
TestLCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  0800eca8  0800eca8  0001eca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800edec  0800edec  000200e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800edec  0800edec  0001edec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800edf4  0800edf4  000200e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800edf4  0800edf4  0001edf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800edf8  0800edf8  0001edf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  0800edfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008ba8  200000e8  0800eee4  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008c90  0800eee4  00028c90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e8ef  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005a1c  00000000  00000000  0004ea07  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001fb8  00000000  00000000  00054428  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d08  00000000  00000000  000563e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002e906  00000000  00000000  000580e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e33d  00000000  00000000  000869ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00102f57  00000000  00000000  000a4d2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a7c82  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008594  00000000  00000000  001a7d00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e8 	.word	0x200000e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ec90 	.word	0x0800ec90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ec 	.word	0x200000ec
 80001cc:	0800ec90 	.word	0x0800ec90

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af00      	add	r7, sp, #0
 8000576:	607b      	str	r3, [r7, #4]
 8000578:	4603      	mov	r3, r0
 800057a:	81fb      	strh	r3, [r7, #14]
 800057c:	460b      	mov	r3, r1
 800057e:	81bb      	strh	r3, [r7, #12]
 8000580:	4613      	mov	r3, r2
 8000582:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	617b      	str	r3, [r7, #20]

  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8000588:	f001 ff22 	bl	80023d0 <AUDIO_IO_Init>

  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 800058c:	89fb      	ldrh	r3, [r7, #14]
 800058e:	b2db      	uxtb	r3, r3
 8000590:	2201      	movs	r2, #1
 8000592:	2102      	movs	r1, #2
 8000594:	4618      	mov	r0, r3
 8000596:	f000 fb01 	bl	8000b9c <CODEC_IO_Write>
 800059a:	4603      	mov	r3, r0
 800059c:	461a      	mov	r2, r3
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	4413      	add	r3, r2
 80005a2:	617b      	str	r3, [r7, #20]

  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80005a4:	89bb      	ldrh	r3, [r7, #12]
 80005a6:	3b01      	subs	r3, #1
 80005a8:	2b03      	cmp	r3, #3
 80005aa:	d81b      	bhi.n	80005e4 <cs43l22_Init+0x74>
 80005ac:	a201      	add	r2, pc, #4	; (adr r2, 80005b4 <cs43l22_Init+0x44>)
 80005ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b2:	bf00      	nop
 80005b4:	080005c5 	.word	0x080005c5
 80005b8:	080005cd 	.word	0x080005cd
 80005bc:	080005d5 	.word	0x080005d5
 80005c0:	080005dd 	.word	0x080005dd
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80005c4:	4b5b      	ldr	r3, [pc, #364]	; (8000734 <cs43l22_Init+0x1c4>)
 80005c6:	22fa      	movs	r2, #250	; 0xfa
 80005c8:	701a      	strb	r2, [r3, #0]
    break;
 80005ca:	e00f      	b.n	80005ec <cs43l22_Init+0x7c>

  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80005cc:	4b59      	ldr	r3, [pc, #356]	; (8000734 <cs43l22_Init+0x1c4>)
 80005ce:	22af      	movs	r2, #175	; 0xaf
 80005d0:	701a      	strb	r2, [r3, #0]
    break;
 80005d2:	e00b      	b.n	80005ec <cs43l22_Init+0x7c>

  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80005d4:	4b57      	ldr	r3, [pc, #348]	; (8000734 <cs43l22_Init+0x1c4>)
 80005d6:	22aa      	movs	r2, #170	; 0xaa
 80005d8:	701a      	strb	r2, [r3, #0]
    break;
 80005da:	e007      	b.n	80005ec <cs43l22_Init+0x7c>

  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80005dc:	4b55      	ldr	r3, [pc, #340]	; (8000734 <cs43l22_Init+0x1c4>)
 80005de:	2205      	movs	r2, #5
 80005e0:	701a      	strb	r2, [r3, #0]
    break;
 80005e2:	e003      	b.n	80005ec <cs43l22_Init+0x7c>

  default:
    OutputDev = 0x05;
 80005e4:	4b53      	ldr	r3, [pc, #332]	; (8000734 <cs43l22_Init+0x1c4>)
 80005e6:	2205      	movs	r2, #5
 80005e8:	701a      	strb	r2, [r3, #0]
    break;
 80005ea:	bf00      	nop
  }

  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80005ec:	89fb      	ldrh	r3, [r7, #14]
 80005ee:	b2d8      	uxtb	r0, r3
 80005f0:	4b50      	ldr	r3, [pc, #320]	; (8000734 <cs43l22_Init+0x1c4>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	461a      	mov	r2, r3
 80005f8:	2104      	movs	r1, #4
 80005fa:	f000 facf 	bl	8000b9c <CODEC_IO_Write>
 80005fe:	4603      	mov	r3, r0
 8000600:	461a      	mov	r2, r3
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	4413      	add	r3, r2
 8000606:	617b      	str	r3, [r7, #20]

  /* Clock configuration: Auto detection */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000608:	89fb      	ldrh	r3, [r7, #14]
 800060a:	b2db      	uxtb	r3, r3
 800060c:	2281      	movs	r2, #129	; 0x81
 800060e:	2105      	movs	r1, #5
 8000610:	4618      	mov	r0, r3
 8000612:	f000 fac3 	bl	8000b9c <CODEC_IO_Write>
 8000616:	4603      	mov	r3, r0
 8000618:	461a      	mov	r2, r3
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	4413      	add	r3, r2
 800061e:	617b      	str	r3, [r7, #20]

  /* Set the Slave Mode and the audio Standard */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000620:	89fb      	ldrh	r3, [r7, #14]
 8000622:	b2db      	uxtb	r3, r3
 8000624:	2204      	movs	r2, #4
 8000626:	2106      	movs	r1, #6
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fab7 	bl	8000b9c <CODEC_IO_Write>
 800062e:	4603      	mov	r3, r0
 8000630:	461a      	mov	r2, r3
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	4413      	add	r3, r2
 8000636:	617b      	str	r3, [r7, #20]

  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000638:	7afa      	ldrb	r2, [r7, #11]
 800063a:	89fb      	ldrh	r3, [r7, #14]
 800063c:	4611      	mov	r1, r2
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f964 	bl	800090c <cs43l22_SetVolume>
 8000644:	4602      	mov	r2, r0
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	4413      	add	r3, r2
 800064a:	617b      	str	r3, [r7, #20]

  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 800064c:	89bb      	ldrh	r3, [r7, #12]
 800064e:	2b02      	cmp	r3, #2
 8000650:	d023      	beq.n	800069a <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000652:	89fb      	ldrh	r3, [r7, #14]
 8000654:	b2db      	uxtb	r3, r3
 8000656:	2206      	movs	r2, #6
 8000658:	210f      	movs	r1, #15
 800065a:	4618      	mov	r0, r3
 800065c:	f000 fa9e 	bl	8000b9c <CODEC_IO_Write>
 8000660:	4603      	mov	r3, r0
 8000662:	461a      	mov	r2, r3
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	4413      	add	r3, r2
 8000668:	617b      	str	r3, [r7, #20]

    /* Set the Speaker attenuation level */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800066a:	89fb      	ldrh	r3, [r7, #14]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	2200      	movs	r2, #0
 8000670:	2124      	movs	r1, #36	; 0x24
 8000672:	4618      	mov	r0, r3
 8000674:	f000 fa92 	bl	8000b9c <CODEC_IO_Write>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	4413      	add	r3, r2
 8000680:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000682:	89fb      	ldrh	r3, [r7, #14]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2200      	movs	r2, #0
 8000688:	2125      	movs	r1, #37	; 0x25
 800068a:	4618      	mov	r0, r3
 800068c:	f000 fa86 	bl	8000b9c <CODEC_IO_Write>
 8000690:	4603      	mov	r3, r0
 8000692:	461a      	mov	r2, r3
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	4413      	add	r3, r2
 8000698:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */

  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 800069a:	89fb      	ldrh	r3, [r7, #14]
 800069c:	b2db      	uxtb	r3, r3
 800069e:	2200      	movs	r2, #0
 80006a0:	210a      	movs	r1, #10
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fa7a 	bl	8000b9c <CODEC_IO_Write>
 80006a8:	4603      	mov	r3, r0
 80006aa:	461a      	mov	r2, r3
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	4413      	add	r3, r2
 80006b0:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80006b2:	89fb      	ldrh	r3, [r7, #14]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	2204      	movs	r2, #4
 80006b8:	210e      	movs	r1, #14
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fa6e 	bl	8000b9c <CODEC_IO_Write>
 80006c0:	4603      	mov	r3, r0
 80006c2:	461a      	mov	r2, r3
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	4413      	add	r3, r2
 80006c8:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2200      	movs	r2, #0
 80006d0:	2127      	movs	r1, #39	; 0x27
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fa62 	bl	8000b9c <CODEC_IO_Write>
 80006d8:	4603      	mov	r3, r0
 80006da:	461a      	mov	r2, r3
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	4413      	add	r3, r2
 80006e0:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80006e2:	89fb      	ldrh	r3, [r7, #14]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	220f      	movs	r2, #15
 80006e8:	211f      	movs	r1, #31
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 fa56 	bl	8000b9c <CODEC_IO_Write>
 80006f0:	4603      	mov	r3, r0
 80006f2:	461a      	mov	r2, r3
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	4413      	add	r3, r2
 80006f8:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 80006fa:	89fb      	ldrh	r3, [r7, #14]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	220a      	movs	r2, #10
 8000700:	211a      	movs	r1, #26
 8000702:	4618      	mov	r0, r3
 8000704:	f000 fa4a 	bl	8000b9c <CODEC_IO_Write>
 8000708:	4603      	mov	r3, r0
 800070a:	461a      	mov	r2, r3
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	4413      	add	r3, r2
 8000710:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000712:	89fb      	ldrh	r3, [r7, #14]
 8000714:	b2db      	uxtb	r3, r3
 8000716:	220a      	movs	r2, #10
 8000718:	211b      	movs	r1, #27
 800071a:	4618      	mov	r0, r3
 800071c:	f000 fa3e 	bl	8000b9c <CODEC_IO_Write>
 8000720:	4603      	mov	r3, r0
 8000722:	461a      	mov	r2, r3
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	4413      	add	r3, r2
 8000728:	617b      	str	r3, [r7, #20]

  /* Return communication control value */
  return counter;
 800072a:	697b      	ldr	r3, [r7, #20]
}
 800072c:	4618      	mov	r0, r3
 800072e:	3718      	adds	r7, #24
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000104 	.word	0x20000104

08000738 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800073c:	f001 fe7e 	bl	800243c <AUDIO_IO_DeInit>
}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}

08000744 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The CS43L22 ID
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 800074e:	f001 fe3f 	bl	80023d0 <AUDIO_IO_Init>

  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000752:	88fb      	ldrh	r3, [r7, #6]
 8000754:	b2db      	uxtb	r3, r3
 8000756:	2101      	movs	r1, #1
 8000758:	4618      	mov	r0, r3
 800075a:	f001 fec7 	bl	80024ec <AUDIO_IO_Read>
 800075e:	4603      	mov	r3, r0
 8000760:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	f023 0307 	bic.w	r3, r3, #7
 8000768:	73fb      	strb	r3, [r7, #15]

  return((uint32_t) Value);
 800076a:	7bfb      	ldrb	r3, [r7, #15]
}
 800076c:	4618      	mov	r0, r3
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	6039      	str	r1, [r7, #0]
 800077e:	80fb      	strh	r3, [r7, #6]
 8000780:	4613      	mov	r3, r2
 8000782:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	60fb      	str	r3, [r7, #12]

  if(Is_cs43l22_Stop == 1)
 8000788:	4b16      	ldr	r3, [pc, #88]	; (80007e4 <cs43l22_Play+0x70>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d123      	bne.n	80007d8 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8000790:	88fb      	ldrh	r3, [r7, #6]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	2206      	movs	r2, #6
 8000796:	210e      	movs	r1, #14
 8000798:	4618      	mov	r0, r3
 800079a:	f000 f9ff 	bl	8000b9c <CODEC_IO_Write>
 800079e:	4603      	mov	r3, r0
 80007a0:	461a      	mov	r2, r3
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	4413      	add	r3, r2
 80007a6:	60fb      	str	r3, [r7, #12]

    /* Enable Output device */
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80007a8:	88fb      	ldrh	r3, [r7, #6]
 80007aa:	2100      	movs	r1, #0
 80007ac:	4618      	mov	r0, r3
 80007ae:	f000 f919 	bl	80009e4 <cs43l22_SetMute>
 80007b2:	4602      	mov	r2, r0
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	4413      	add	r3, r2
 80007b8:	60fb      	str	r3, [r7, #12]

    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);
 80007ba:	88fb      	ldrh	r3, [r7, #6]
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	229e      	movs	r2, #158	; 0x9e
 80007c0:	2102      	movs	r1, #2
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f9ea 	bl	8000b9c <CODEC_IO_Write>
 80007c8:	4603      	mov	r3, r0
 80007ca:	461a      	mov	r2, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	4413      	add	r3, r2
 80007d0:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80007d2:	4b04      	ldr	r3, [pc, #16]	; (80007e4 <cs43l22_Play+0x70>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return communication control value */
  return counter;
 80007d8:	68fb      	ldr	r3, [r7, #12]
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3710      	adds	r7, #16
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	20000030 	.word	0x20000030

080007e8 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]

  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80007f6:	88fb      	ldrh	r3, [r7, #6]
 80007f8:	2101      	movs	r1, #1
 80007fa:	4618      	mov	r0, r3
 80007fc:	f000 f8f2 	bl	80009e4 <cs43l22_SetMute>
 8000800:	4602      	mov	r2, r0
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	4413      	add	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]

  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000808:	88fb      	ldrh	r3, [r7, #6]
 800080a:	b2db      	uxtb	r3, r3
 800080c:	2201      	movs	r2, #1
 800080e:	2102      	movs	r1, #2
 8000810:	4618      	mov	r0, r3
 8000812:	f000 f9c3 	bl	8000b9c <CODEC_IO_Write>
 8000816:	4603      	mov	r3, r0
 8000818:	461a      	mov	r2, r3
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	4413      	add	r3, r2
 800081e:	60fb      	str	r3, [r7, #12]

  return counter;
 8000820:	68fb      	ldr	r3, [r7, #12]
}
 8000822:	4618      	mov	r0, r3
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800083a:	2300      	movs	r3, #0
 800083c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800083e:	88fb      	ldrh	r3, [r7, #6]
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f000 f8ce 	bl	80009e4 <cs43l22_SetMute>
 8000848:	4602      	mov	r2, r0
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	4413      	add	r3, r2
 800084e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8000850:	2300      	movs	r3, #0
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	e002      	b.n	800085c <cs43l22_Resume+0x30>
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	3301      	adds	r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	2bfe      	cmp	r3, #254	; 0xfe
 8000860:	d9f9      	bls.n	8000856 <cs43l22_Resume+0x2a>

  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000862:	88fb      	ldrh	r3, [r7, #6]
 8000864:	b2d8      	uxtb	r0, r3
 8000866:	4b0e      	ldr	r3, [pc, #56]	; (80008a0 <cs43l22_Resume+0x74>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	461a      	mov	r2, r3
 800086e:	2104      	movs	r1, #4
 8000870:	f000 f994 	bl	8000b9c <CODEC_IO_Write>
 8000874:	4603      	mov	r3, r0
 8000876:	461a      	mov	r2, r3
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	4413      	add	r3, r2
 800087c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);
 800087e:	88fb      	ldrh	r3, [r7, #6]
 8000880:	b2db      	uxtb	r3, r3
 8000882:	229e      	movs	r2, #158	; 0x9e
 8000884:	2102      	movs	r1, #2
 8000886:	4618      	mov	r0, r3
 8000888:	f000 f988 	bl	8000b9c <CODEC_IO_Write>
 800088c:	4603      	mov	r3, r0
 800088e:	461a      	mov	r2, r3
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	4413      	add	r3, r2
 8000894:	60fb      	str	r3, [r7, #12]

  return counter;
 8000896:	68fb      	ldr	r3, [r7, #12]
}
 8000898:	4618      	mov	r0, r3
 800089a:	3710      	adds	r7, #16
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000104 	.word	0x20000104

080008a4 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	6039      	str	r1, [r7, #0]
 80008ae:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80008b0:	2300      	movs	r3, #0
 80008b2:	60fb      	str	r3, [r7, #12]

  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80008b4:	88fb      	ldrh	r3, [r7, #6]
 80008b6:	2101      	movs	r1, #1
 80008b8:	4618      	mov	r0, r3
 80008ba:	f000 f893 	bl	80009e4 <cs43l22_SetMute>
 80008be:	4602      	mov	r2, r0
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	4413      	add	r3, r2
 80008c4:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80008c6:	88fb      	ldrh	r3, [r7, #6]
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	2204      	movs	r2, #4
 80008cc:	210e      	movs	r1, #14
 80008ce:	4618      	mov	r0, r3
 80008d0:	f000 f964 	bl	8000b9c <CODEC_IO_Write>
 80008d4:	4603      	mov	r3, r0
 80008d6:	461a      	mov	r2, r3
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	4413      	add	r3, r2
 80008dc:	60fb      	str	r3, [r7, #12]

  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80008de:	88fb      	ldrh	r3, [r7, #6]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	229f      	movs	r2, #159	; 0x9f
 80008e4:	2102      	movs	r1, #2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 f958 	bl	8000b9c <CODEC_IO_Write>
 80008ec:	4603      	mov	r3, r0
 80008ee:	461a      	mov	r2, r3
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	4413      	add	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]

  Is_cs43l22_Stop = 1;
 80008f6:	4b04      	ldr	r3, [pc, #16]	; (8000908 <cs43l22_Stop+0x64>)
 80008f8:	2201      	movs	r2, #1
 80008fa:	701a      	strb	r2, [r3, #0]
  return counter;
 80008fc:	68fb      	ldr	r3, [r7, #12]
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3710      	adds	r7, #16
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000030 	.word	0x20000030

0800090c <cs43l22_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	460a      	mov	r2, r1
 8000916:	80fb      	strh	r3, [r7, #6]
 8000918:	4613      	mov	r3, r2
 800091a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000920:	797b      	ldrb	r3, [r7, #5]
 8000922:	2b64      	cmp	r3, #100	; 0x64
 8000924:	d80b      	bhi.n	800093e <cs43l22_SetVolume+0x32>
 8000926:	797a      	ldrb	r2, [r7, #5]
 8000928:	4613      	mov	r3, r2
 800092a:	021b      	lsls	r3, r3, #8
 800092c:	1a9b      	subs	r3, r3, r2
 800092e:	4a25      	ldr	r2, [pc, #148]	; (80009c4 <cs43l22_SetVolume+0xb8>)
 8000930:	fb82 1203 	smull	r1, r2, r2, r3
 8000934:	1152      	asrs	r2, r2, #5
 8000936:	17db      	asrs	r3, r3, #31
 8000938:	1ad3      	subs	r3, r2, r3
 800093a:	b2db      	uxtb	r3, r3
 800093c:	e000      	b.n	8000940 <cs43l22_SetVolume+0x34>
 800093e:	2364      	movs	r3, #100	; 0x64
 8000940:	72fb      	strb	r3, [r7, #11]

  if(Volume > 0xE6)
 8000942:	797b      	ldrb	r3, [r7, #5]
 8000944:	2be6      	cmp	r3, #230	; 0xe6
 8000946:	d91c      	bls.n	8000982 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7);
 8000948:	88fb      	ldrh	r3, [r7, #6]
 800094a:	b2d8      	uxtb	r0, r3
 800094c:	7afb      	ldrb	r3, [r7, #11]
 800094e:	3319      	adds	r3, #25
 8000950:	b2db      	uxtb	r3, r3
 8000952:	461a      	mov	r2, r3
 8000954:	2120      	movs	r1, #32
 8000956:	f000 f921 	bl	8000b9c <CODEC_IO_Write>
 800095a:	4603      	mov	r3, r0
 800095c:	461a      	mov	r2, r3
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	4413      	add	r3, r2
 8000962:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);
 8000964:	88fb      	ldrh	r3, [r7, #6]
 8000966:	b2d8      	uxtb	r0, r3
 8000968:	7afb      	ldrb	r3, [r7, #11]
 800096a:	3319      	adds	r3, #25
 800096c:	b2db      	uxtb	r3, r3
 800096e:	461a      	mov	r2, r3
 8000970:	2121      	movs	r1, #33	; 0x21
 8000972:	f000 f913 	bl	8000b9c <CODEC_IO_Write>
 8000976:	4603      	mov	r3, r0
 8000978:	461a      	mov	r2, r3
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	4413      	add	r3, r2
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	e01b      	b.n	80009ba <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19);
 8000982:	88fb      	ldrh	r3, [r7, #6]
 8000984:	b2d8      	uxtb	r0, r3
 8000986:	7afb      	ldrb	r3, [r7, #11]
 8000988:	3319      	adds	r3, #25
 800098a:	b2db      	uxtb	r3, r3
 800098c:	461a      	mov	r2, r3
 800098e:	2120      	movs	r1, #32
 8000990:	f000 f904 	bl	8000b9c <CODEC_IO_Write>
 8000994:	4603      	mov	r3, r0
 8000996:	461a      	mov	r2, r3
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	4413      	add	r3, r2
 800099c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19);
 800099e:	88fb      	ldrh	r3, [r7, #6]
 80009a0:	b2d8      	uxtb	r0, r3
 80009a2:	7afb      	ldrb	r3, [r7, #11]
 80009a4:	3319      	adds	r3, #25
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	461a      	mov	r2, r3
 80009aa:	2121      	movs	r1, #33	; 0x21
 80009ac:	f000 f8f6 	bl	8000b9c <CODEC_IO_Write>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	4413      	add	r3, r2
 80009b8:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80009ba:	68fb      	ldr	r3, [r7, #12]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	51eb851f 	.word	0x51eb851f

080009c8 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	6039      	str	r1, [r7, #0]
 80009d2:	80fb      	strh	r3, [r7, #6]
  return 0;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
	...

080009e4 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	6039      	str	r1, [r7, #0]
 80009ee:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]

  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d124      	bne.n	8000a44 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80009fa:	88fb      	ldrh	r3, [r7, #6]
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	22ff      	movs	r2, #255	; 0xff
 8000a00:	2104      	movs	r1, #4
 8000a02:	4618      	mov	r0, r3
 8000a04:	f000 f8ca 	bl	8000b9c <CODEC_IO_Write>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	4413      	add	r3, r2
 8000a10:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8000a12:	88fb      	ldrh	r3, [r7, #6]
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	2201      	movs	r2, #1
 8000a18:	2122      	movs	r1, #34	; 0x22
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f000 f8be 	bl	8000b9c <CODEC_IO_Write>
 8000a20:	4603      	mov	r3, r0
 8000a22:	461a      	mov	r2, r3
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	4413      	add	r3, r2
 8000a28:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8000a2a:	88fb      	ldrh	r3, [r7, #6]
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	2201      	movs	r2, #1
 8000a30:	2123      	movs	r1, #35	; 0x23
 8000a32:	4618      	mov	r0, r3
 8000a34:	f000 f8b2 	bl	8000b9c <CODEC_IO_Write>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	4413      	add	r3, r2
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	e025      	b.n	8000a90 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8000a44:	88fb      	ldrh	r3, [r7, #6]
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2122      	movs	r1, #34	; 0x22
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f000 f8a5 	bl	8000b9c <CODEC_IO_Write>
 8000a52:	4603      	mov	r3, r0
 8000a54:	461a      	mov	r2, r3
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	4413      	add	r3, r2
 8000a5a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8000a5c:	88fb      	ldrh	r3, [r7, #6]
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	2200      	movs	r2, #0
 8000a62:	2123      	movs	r1, #35	; 0x23
 8000a64:	4618      	mov	r0, r3
 8000a66:	f000 f899 	bl	8000b9c <CODEC_IO_Write>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	4413      	add	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000a74:	88fb      	ldrh	r3, [r7, #6]
 8000a76:	b2d8      	uxtb	r0, r3
 8000a78:	4b08      	ldr	r3, [pc, #32]	; (8000a9c <cs43l22_SetMute+0xb8>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	461a      	mov	r2, r3
 8000a80:	2104      	movs	r1, #4
 8000a82:	f000 f88b 	bl	8000b9c <CODEC_IO_Write>
 8000a86:	4603      	mov	r3, r0
 8000a88:	461a      	mov	r2, r3
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8000a90:	68fb      	ldr	r3, [r7, #12]
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3710      	adds	r7, #16
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000104 	.word	0x20000104

08000aa0 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	460a      	mov	r2, r1
 8000aaa:	80fb      	strh	r3, [r7, #6]
 8000aac:	4613      	mov	r3, r2
 8000aae:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]

  switch (Output)
 8000ab4:	797b      	ldrb	r3, [r7, #5]
 8000ab6:	3b01      	subs	r3, #1
 8000ab8:	2b03      	cmp	r3, #3
 8000aba:	d84b      	bhi.n	8000b54 <cs43l22_SetOutputMode+0xb4>
 8000abc:	a201      	add	r2, pc, #4	; (adr r2, 8000ac4 <cs43l22_SetOutputMode+0x24>)
 8000abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac2:	bf00      	nop
 8000ac4:	08000ad5 	.word	0x08000ad5
 8000ac8:	08000af5 	.word	0x08000af5
 8000acc:	08000b15 	.word	0x08000b15
 8000ad0:	08000b35 	.word	0x08000b35
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8000ad4:	88fb      	ldrh	r3, [r7, #6]
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	22fa      	movs	r2, #250	; 0xfa
 8000ada:	2104      	movs	r1, #4
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 f85d 	bl	8000b9c <CODEC_IO_Write>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	4413      	add	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8000aec:	4b24      	ldr	r3, [pc, #144]	; (8000b80 <cs43l22_SetOutputMode+0xe0>)
 8000aee:	22fa      	movs	r2, #250	; 0xfa
 8000af0:	701a      	strb	r2, [r3, #0]
      break;
 8000af2:	e03f      	b.n	8000b74 <cs43l22_SetOutputMode+0xd4>

    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	22af      	movs	r2, #175	; 0xaf
 8000afa:	2104      	movs	r1, #4
 8000afc:	4618      	mov	r0, r3
 8000afe:	f000 f84d 	bl	8000b9c <CODEC_IO_Write>
 8000b02:	4603      	mov	r3, r0
 8000b04:	461a      	mov	r2, r3
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	4413      	add	r3, r2
 8000b0a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8000b0c:	4b1c      	ldr	r3, [pc, #112]	; (8000b80 <cs43l22_SetOutputMode+0xe0>)
 8000b0e:	22af      	movs	r2, #175	; 0xaf
 8000b10:	701a      	strb	r2, [r3, #0]
      break;
 8000b12:	e02f      	b.n	8000b74 <cs43l22_SetOutputMode+0xd4>

    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8000b14:	88fb      	ldrh	r3, [r7, #6]
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	22aa      	movs	r2, #170	; 0xaa
 8000b1a:	2104      	movs	r1, #4
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f000 f83d 	bl	8000b9c <CODEC_IO_Write>
 8000b22:	4603      	mov	r3, r0
 8000b24:	461a      	mov	r2, r3
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	4413      	add	r3, r2
 8000b2a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8000b2c:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <cs43l22_SetOutputMode+0xe0>)
 8000b2e:	22aa      	movs	r2, #170	; 0xaa
 8000b30:	701a      	strb	r2, [r3, #0]
      break;
 8000b32:	e01f      	b.n	8000b74 <cs43l22_SetOutputMode+0xd4>

    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000b34:	88fb      	ldrh	r3, [r7, #6]
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	2205      	movs	r2, #5
 8000b3a:	2104      	movs	r1, #4
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f000 f82d 	bl	8000b9c <CODEC_IO_Write>
 8000b42:	4603      	mov	r3, r0
 8000b44:	461a      	mov	r2, r3
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	4413      	add	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <cs43l22_SetOutputMode+0xe0>)
 8000b4e:	2205      	movs	r2, #5
 8000b50:	701a      	strb	r2, [r3, #0]
      break;
 8000b52:	e00f      	b.n	8000b74 <cs43l22_SetOutputMode+0xd4>

    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000b54:	88fb      	ldrh	r3, [r7, #6]
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	2205      	movs	r2, #5
 8000b5a:	2104      	movs	r1, #4
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f000 f81d 	bl	8000b9c <CODEC_IO_Write>
 8000b62:	4603      	mov	r3, r0
 8000b64:	461a      	mov	r2, r3
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	4413      	add	r3, r2
 8000b6a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8000b6c:	4b04      	ldr	r3, [pc, #16]	; (8000b80 <cs43l22_SetOutputMode+0xe0>)
 8000b6e:	2205      	movs	r2, #5
 8000b70:	701a      	strb	r2, [r3, #0]
      break;
 8000b72:	bf00      	nop
  }
  return counter;
 8000b74:	68fb      	ldr	r3, [r7, #12]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	20000104 	.word	0x20000104

08000b84 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	80fb      	strh	r3, [r7, #6]
  return 0;
 8000b8e:	2300      	movs	r3, #0
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	370c      	adds	r7, #12
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr

08000b9c <CODEC_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	71bb      	strb	r3, [r7, #6]
 8000baa:	4613      	mov	r3, r2
 8000bac:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60fb      	str	r3, [r7, #12]

  AUDIO_IO_Write(Addr, Reg, Value);
 8000bb2:	797a      	ldrb	r2, [r7, #5]
 8000bb4:	79b9      	ldrb	r1, [r7, #6]
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f001 fc7f 	bl	80024bc <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */

  return result;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	b2db      	uxtb	r3, r3
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3710      	adds	r7, #16
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <MX_DFSDM1_Init>:
DFSDM_Channel_HandleTypeDef hdfsdm1_channel2;
DMA_HandleTypeDef hdma_dfsdm1_flt0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0

  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000bd0:	4b39      	ldr	r3, [pc, #228]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000bd2:	4a3a      	ldr	r2, [pc, #232]	; (8000cbc <MX_DFSDM1_Init+0xf0>)
 8000bd4:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000bd6:	4b38      	ldr	r3, [pc, #224]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000bdc:	4b36      	ldr	r3, [pc, #216]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000be2:	4b35      	ldr	r3, [pc, #212]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.InjectedParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000be8:	4b33      	ldr	r3, [pc, #204]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]
  hdfsdm1_filter0.Init.InjectedParam.ScanMode = ENABLE;
 8000bee:	4b32      	ldr	r3, [pc, #200]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	741a      	strb	r2, [r3, #16]
  hdfsdm1_filter0.Init.InjectedParam.DmaMode = DISABLE;
 8000bf4:	4b30      	ldr	r3, [pc, #192]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	745a      	strb	r2, [r3, #17]
  hdfsdm1_filter0.Init.InjectedParam.ExtTrigger = DFSDM_FILTER_EXT_TRIG_TIM1_TRGO;
 8000bfa:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	615a      	str	r2, [r3, #20]
  hdfsdm1_filter0.Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_RISING_EDGE;
 8000c00:	4b2d      	ldr	r3, [pc, #180]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000c02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c06:	619a      	str	r2, [r3, #24]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8000c08:	4b2b      	ldr	r3, [pc, #172]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000c0a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c0e:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 64;
 8000c10:	4b29      	ldr	r3, [pc, #164]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000c12:	2240      	movs	r2, #64	; 0x40
 8000c14:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000c16:	4b28      	ldr	r3, [pc, #160]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000c1c:	4826      	ldr	r0, [pc, #152]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000c1e:	f003 fa41 	bl	80040a4 <HAL_DFSDM_FilterInit>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <MX_DFSDM1_Init+0x60>
  {
    Error_Handler();
 8000c28:	f000 fff6 	bl	8001c18 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8000c2c:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c2e:	4a25      	ldr	r2, [pc, #148]	; (8000cc4 <MX_DFSDM1_Init+0xf8>)
 8000c30:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000c32:	4b23      	ldr	r3, [pc, #140]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c34:	2201      	movs	r2, #1
 8000c36:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 8000c38:	4b21      	ldr	r3, [pc, #132]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c3e:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 4;
 8000c40:	4b1f      	ldr	r3, [pc, #124]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c42:	2204      	movs	r2, #4
 8000c44:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000c46:	4b1e      	ldr	r3, [pc, #120]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000c4c:	4b1c      	ldr	r3, [pc, #112]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000c52:	4b1b      	ldr	r3, [pc, #108]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000c58:	4b19      	ldr	r3, [pc, #100]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000c5e:	4b18      	ldr	r3, [pc, #96]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c60:	2204      	movs	r2, #4
 8000c62:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000c64:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 10;
 8000c6a:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c6c:	220a      	movs	r2, #10
 8000c6e:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000c70:	4b13      	ldr	r3, [pc, #76]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 2;
 8000c76:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c78:	2202      	movs	r2, #2
 8000c7a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000c7c:	4810      	ldr	r0, [pc, #64]	; (8000cc0 <MX_DFSDM1_Init+0xf4>)
 8000c7e:	f003 f93d 	bl	8003efc <HAL_DFSDM_ChannelInit>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_DFSDM1_Init+0xc0>
  {
    Error_Handler();
 8000c88:	f000 ffc6 	bl	8001c18 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	490e      	ldr	r1, [pc, #56]	; (8000cc8 <MX_DFSDM1_Init+0xfc>)
 8000c90:	4809      	ldr	r0, [pc, #36]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000c92:	f003 fae1 	bl	8004258 <HAL_DFSDM_FilterConfigRegChannel>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_DFSDM1_Init+0xd4>
  {
    Error_Handler();
 8000c9c:	f000 ffbc 	bl	8001c18 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigInjChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2) != HAL_OK)
 8000ca0:	4909      	ldr	r1, [pc, #36]	; (8000cc8 <MX_DFSDM1_Init+0xfc>)
 8000ca2:	4805      	ldr	r0, [pc, #20]	; (8000cb8 <MX_DFSDM1_Init+0xec>)
 8000ca4:	f003 fb1d 	bl	80042e2 <HAL_DFSDM_FilterConfigInjChannel>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_DFSDM1_Init+0xe6>
  {
    Error_Handler();
 8000cae:	f000 ffb3 	bl	8001c18 <Error_Handler>
  }

}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	200001bc 	.word	0x200001bc
 8000cbc:	40016100 	.word	0x40016100
 8000cc0:	20000258 	.word	0x20000258
 8000cc4:	40016040 	.word	0x40016040
 8000cc8:	00020004 	.word	0x00020004

08000ccc <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b08a      	sub	sp, #40	; 0x28
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd4:	f107 0314 	add.w	r3, r7, #20
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	605a      	str	r2, [r3, #4]
 8000cde:	609a      	str	r2, [r3, #8]
 8000ce0:	60da      	str	r2, [r3, #12]
 8000ce2:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8000ce4:	4b3a      	ldr	r3, [pc, #232]	; (8000dd0 <HAL_DFSDM_FilterMspInit+0x104>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d136      	bne.n	8000d5a <HAL_DFSDM_FilterMspInit+0x8e>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000cec:	4b39      	ldr	r3, [pc, #228]	; (8000dd4 <HAL_DFSDM_FilterMspInit+0x108>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	4a38      	ldr	r2, [pc, #224]	; (8000dd4 <HAL_DFSDM_FilterMspInit+0x108>)
 8000cf4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000cf6:	4b37      	ldr	r3, [pc, #220]	; (8000dd4 <HAL_DFSDM_FilterMspInit+0x108>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d10b      	bne.n	8000d16 <HAL_DFSDM_FilterMspInit+0x4a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000cfe:	4b36      	ldr	r3, [pc, #216]	; (8000dd8 <HAL_DFSDM_FilterMspInit+0x10c>)
 8000d00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d02:	4a35      	ldr	r2, [pc, #212]	; (8000dd8 <HAL_DFSDM_FilterMspInit+0x10c>)
 8000d04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d08:	6613      	str	r3, [r2, #96]	; 0x60
 8000d0a:	4b33      	ldr	r3, [pc, #204]	; (8000dd8 <HAL_DFSDM_FilterMspInit+0x10c>)
 8000d0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d16:	4b30      	ldr	r3, [pc, #192]	; (8000dd8 <HAL_DFSDM_FilterMspInit+0x10c>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d1a:	4a2f      	ldr	r2, [pc, #188]	; (8000dd8 <HAL_DFSDM_FilterMspInit+0x10c>)
 8000d1c:	f043 0310 	orr.w	r3, r3, #16
 8000d20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d22:	4b2d      	ldr	r3, [pc, #180]	; (8000dd8 <HAL_DFSDM_FilterMspInit+0x10c>)
 8000d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d26:	f003 0310 	and.w	r3, r3, #16
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000d2e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000d32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d34:	2302      	movs	r3, #2
 8000d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000d40:	2306      	movs	r3, #6
 8000d42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4824      	ldr	r0, [pc, #144]	; (8000ddc <HAL_DFSDM_FilterMspInit+0x110>)
 8000d4c:	f004 f864 	bl	8004e18 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000d50:	4b1f      	ldr	r3, [pc, #124]	; (8000dd0 <HAL_DFSDM_FilterMspInit+0x104>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	3301      	adds	r3, #1
 8000d56:	4a1e      	ldr	r2, [pc, #120]	; (8000dd0 <HAL_DFSDM_FilterMspInit+0x104>)
 8000d58:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a20      	ldr	r2, [pc, #128]	; (8000de0 <HAL_DFSDM_FilterMspInit+0x114>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d131      	bne.n	8000dc8 <HAL_DFSDM_FilterMspInit+0xfc>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8000d64:	4b1f      	ldr	r3, [pc, #124]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d66:	4a20      	ldr	r2, [pc, #128]	; (8000de8 <HAL_DFSDM_FilterMspInit+0x11c>)
 8000d68:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8000d6a:	4b1e      	ldr	r3, [pc, #120]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d70:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d76:	4b1b      	ldr	r3, [pc, #108]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000d7c:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d7e:	2280      	movs	r2, #128	; 0x80
 8000d80:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d82:	4b18      	ldr	r3, [pc, #96]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d88:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d8a:	4b16      	ldr	r3, [pc, #88]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d90:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8000d92:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d94:	2220      	movs	r2, #32
 8000d96:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
 8000d98:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000d9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000da0:	4810      	ldr	r0, [pc, #64]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000da2:	f003 fdc3 	bl	800492c <HAL_DMA_Init>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <HAL_DFSDM_FilterMspInit+0xe4>
    {
      Error_Handler();
 8000dac:	f000 ff34 	bl	8001c18 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a0c      	ldr	r2, [pc, #48]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000db4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000db6:	4a0b      	ldr	r2, [pc, #44]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4a09      	ldr	r2, [pc, #36]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000dc0:	629a      	str	r2, [r3, #40]	; 0x28
 8000dc2:	4a08      	ldr	r2, [pc, #32]	; (8000de4 <HAL_DFSDM_FilterMspInit+0x118>)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8000dc8:	bf00      	nop
 8000dca:	3728      	adds	r7, #40	; 0x28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	2000010c 	.word	0x2000010c
 8000dd4:	20000108 	.word	0x20000108
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	48001000 	.word	0x48001000
 8000de0:	40016100 	.word	0x40016100
 8000de4:	20000210 	.word	0x20000210
 8000de8:	40020044 	.word	0x40020044

08000dec <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08a      	sub	sp, #40	; 0x28
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8000e04:	4b23      	ldr	r3, [pc, #140]	; (8000e94 <HAL_DFSDM_ChannelMspInit+0xa8>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d13e      	bne.n	8000e8a <HAL_DFSDM_ChannelMspInit+0x9e>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000e0c:	4b22      	ldr	r3, [pc, #136]	; (8000e98 <HAL_DFSDM_ChannelMspInit+0xac>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	3301      	adds	r3, #1
 8000e12:	4a21      	ldr	r2, [pc, #132]	; (8000e98 <HAL_DFSDM_ChannelMspInit+0xac>)
 8000e14:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000e16:	4b20      	ldr	r3, [pc, #128]	; (8000e98 <HAL_DFSDM_ChannelMspInit+0xac>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d10b      	bne.n	8000e36 <HAL_DFSDM_ChannelMspInit+0x4a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000e1e:	4b1f      	ldr	r3, [pc, #124]	; (8000e9c <HAL_DFSDM_ChannelMspInit+0xb0>)
 8000e20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e22:	4a1e      	ldr	r2, [pc, #120]	; (8000e9c <HAL_DFSDM_ChannelMspInit+0xb0>)
 8000e24:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e28:	6613      	str	r3, [r2, #96]	; 0x60
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	; (8000e9c <HAL_DFSDM_ChannelMspInit+0xb0>)
 8000e2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e36:	4b19      	ldr	r3, [pc, #100]	; (8000e9c <HAL_DFSDM_ChannelMspInit+0xb0>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e3a:	4a18      	ldr	r2, [pc, #96]	; (8000e9c <HAL_DFSDM_ChannelMspInit+0xb0>)
 8000e3c:	f043 0310 	orr.w	r3, r3, #16
 8000e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e42:	4b16      	ldr	r3, [pc, #88]	; (8000e9c <HAL_DFSDM_ChannelMspInit+0xb0>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e46:	f003 0310 	and.w	r3, r3, #16
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000e4e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e54:	2302      	movs	r3, #2
 8000e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000e60:	2306      	movs	r3, #6
 8000e62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	4619      	mov	r1, r3
 8000e6a:	480d      	ldr	r0, [pc, #52]	; (8000ea0 <HAL_DFSDM_ChannelMspInit+0xb4>)
 8000e6c:	f003 ffd4 	bl	8004e18 <HAL_GPIO_Init>

    /* DFSDM1 interrupt Init */
    HAL_NVIC_SetPriority(DFSDM1_FLT0_IRQn, 0, 0);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2100      	movs	r1, #0
 8000e74:	203d      	movs	r0, #61	; 0x3d
 8000e76:	f002 fffc 	bl	8003e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DFSDM1_FLT0_IRQn);
 8000e7a:	203d      	movs	r0, #61	; 0x3d
 8000e7c:	f003 f815 	bl	8003eaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000e80:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <HAL_DFSDM_ChannelMspInit+0xa8>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	3301      	adds	r3, #1
 8000e86:	4a03      	ldr	r2, [pc, #12]	; (8000e94 <HAL_DFSDM_ChannelMspInit+0xa8>)
 8000e88:	6013      	str	r3, [r2, #0]
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	3728      	adds	r7, #40	; 0x28
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	2000010c 	.word	0x2000010c
 8000e98:	20000108 	.word	0x20000108
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	48001000 	.word	0x48001000

08000ea4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eaa:	4b16      	ldr	r3, [pc, #88]	; (8000f04 <MX_DMA_Init+0x60>)
 8000eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eae:	4a15      	ldr	r2, [pc, #84]	; (8000f04 <MX_DMA_Init+0x60>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	6493      	str	r3, [r2, #72]	; 0x48
 8000eb6:	4b13      	ldr	r3, [pc, #76]	; (8000f04 <MX_DMA_Init+0x60>)
 8000eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ec2:	4b10      	ldr	r3, [pc, #64]	; (8000f04 <MX_DMA_Init+0x60>)
 8000ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ec6:	4a0f      	ldr	r2, [pc, #60]	; (8000f04 <MX_DMA_Init+0x60>)
 8000ec8:	f043 0302 	orr.w	r3, r3, #2
 8000ecc:	6493      	str	r3, [r2, #72]	; 0x48
 8000ece:	4b0d      	ldr	r3, [pc, #52]	; (8000f04 <MX_DMA_Init+0x60>)
 8000ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ed2:	f003 0302 	and.w	r3, r3, #2
 8000ed6:	603b      	str	r3, [r7, #0]
 8000ed8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	200e      	movs	r0, #14
 8000ee0:	f002 ffc7 	bl	8003e72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000ee4:	200e      	movs	r0, #14
 8000ee6:	f002 ffe0 	bl	8003eaa <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2100      	movs	r1, #0
 8000eee:	2038      	movs	r0, #56	; 0x38
 8000ef0:	f002 ffbf 	bl	8003e72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000ef4:	2038      	movs	r0, #56	; 0x38
 8000ef6:	f002 ffd8 	bl	8003eaa <HAL_NVIC_EnableIRQ>

}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40021000 	.word	0x40021000

08000f08 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08c      	sub	sp, #48	; 0x30
 8000f0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
 8000f1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f1e:	4b92      	ldr	r3, [pc, #584]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f22:	4a91      	ldr	r2, [pc, #580]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f24:	f043 0310 	orr.w	r3, r3, #16
 8000f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2a:	4b8f      	ldr	r3, [pc, #572]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2e:	f003 0310 	and.w	r3, r3, #16
 8000f32:	61bb      	str	r3, [r7, #24]
 8000f34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f36:	4b8c      	ldr	r3, [pc, #560]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3a:	4a8b      	ldr	r2, [pc, #556]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f3c:	f043 0304 	orr.w	r3, r3, #4
 8000f40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f42:	4b89      	ldr	r3, [pc, #548]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f46:	f003 0304 	and.w	r3, r3, #4
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f4e:	4b86      	ldr	r3, [pc, #536]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f52:	4a85      	ldr	r2, [pc, #532]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f5a:	4b83      	ldr	r3, [pc, #524]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f62:	613b      	str	r3, [r7, #16]
 8000f64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f66:	4b80      	ldr	r3, [pc, #512]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f6a:	4a7f      	ldr	r2, [pc, #508]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f72:	4b7d      	ldr	r3, [pc, #500]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7e:	4b7a      	ldr	r3, [pc, #488]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f82:	4a79      	ldr	r2, [pc, #484]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f84:	f043 0302 	orr.w	r3, r3, #2
 8000f88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f8a:	4b77      	ldr	r3, [pc, #476]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f96:	4b74      	ldr	r3, [pc, #464]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9a:	4a73      	ldr	r2, [pc, #460]	; (8001168 <MX_GPIO_Init+0x260>)
 8000f9c:	f043 0308 	orr.w	r3, r3, #8
 8000fa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa2:	4b71      	ldr	r3, [pc, #452]	; (8001168 <MX_GPIO_Init+0x260>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa6:	f003 0308 	and.w	r3, r3, #8
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f240 1109 	movw	r1, #265	; 0x109
 8000fb4:	486d      	ldr	r0, [pc, #436]	; (800116c <MX_GPIO_Init+0x264>)
 8000fb6:	f004 f9e3 	bl	8005380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	210c      	movs	r1, #12
 8000fbe:	486c      	ldr	r0, [pc, #432]	; (8001170 <MX_GPIO_Init+0x268>)
 8000fc0:	f004 f9de 	bl	8005380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fca:	486a      	ldr	r0, [pc, #424]	; (8001174 <MX_GPIO_Init+0x26c>)
 8000fcc:	f004 f9d8 	bl	8005380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fd6:	4867      	ldr	r0, [pc, #412]	; (8001174 <MX_GPIO_Init+0x26c>)
 8000fd8:	f004 f9d2 	bl	8005380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2180      	movs	r1, #128	; 0x80
 8000fe0:	4865      	ldr	r0, [pc, #404]	; (8001178 <MX_GPIO_Init+0x270>)
 8000fe2:	f004 f9cd 	bl	8005380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8000fe6:	2308      	movs	r3, #8
 8000fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	485b      	ldr	r0, [pc, #364]	; (800116c <MX_GPIO_Init+0x264>)
 8000ffe:	f003 ff0b 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001002:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001006:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001008:	4b5c      	ldr	r3, [pc, #368]	; (800117c <MX_GPIO_Init+0x274>)
 800100a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001010:	f107 031c 	add.w	r3, r7, #28
 8001014:	4619      	mov	r1, r3
 8001016:	4857      	ldr	r0, [pc, #348]	; (8001174 <MX_GPIO_Init+0x26c>)
 8001018:	f003 fefe 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 800101c:	2307      	movs	r3, #7
 800101e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001020:	2300      	movs	r3, #0
 8001022:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001028:	f107 031c 	add.w	r3, r7, #28
 800102c:	4619      	mov	r1, r3
 800102e:	4851      	ldr	r0, [pc, #324]	; (8001174 <MX_GPIO_Init+0x26c>)
 8001030:	f003 fef2 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 8001034:	232f      	movs	r3, #47	; 0x2f
 8001036:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001038:	2300      	movs	r3, #0
 800103a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800103c:	2302      	movs	r3, #2
 800103e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001040:	f107 031c 	add.w	r3, r7, #28
 8001044:	4619      	mov	r1, r3
 8001046:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800104a:	f003 fee5 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 800104e:	2310      	movs	r3, #16
 8001050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001052:	4b4a      	ldr	r3, [pc, #296]	; (800117c <MX_GPIO_Init+0x274>)
 8001054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 800105a:	f107 031c 	add.w	r3, r7, #28
 800105e:	4619      	mov	r1, r3
 8001060:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001064:	f003 fed8 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001068:	2304      	movs	r3, #4
 800106a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106c:	2301      	movs	r3, #1
 800106e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001070:	2301      	movs	r3, #1
 8001072:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001074:	2303      	movs	r3, #3
 8001076:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001078:	f107 031c 	add.w	r3, r7, #28
 800107c:	4619      	mov	r1, r3
 800107e:	483c      	ldr	r0, [pc, #240]	; (8001170 <MX_GPIO_Init+0x268>)
 8001080:	f003 feca 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001084:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001088:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108a:	2301      	movs	r3, #1
 800108c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800108e:	2301      	movs	r3, #1
 8001090:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001092:	2303      	movs	r3, #3
 8001094:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001096:	f107 031c 	add.w	r3, r7, #28
 800109a:	4619      	mov	r1, r3
 800109c:	4833      	ldr	r0, [pc, #204]	; (800116c <MX_GPIO_Init+0x264>)
 800109e:	f003 febb 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 80010a2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80010a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a8:	2301      	movs	r3, #1
 80010aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b0:	2300      	movs	r3, #0
 80010b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b4:	f107 031c 	add.w	r3, r7, #28
 80010b8:	4619      	mov	r1, r3
 80010ba:	482e      	ldr	r0, [pc, #184]	; (8001174 <MX_GPIO_Init+0x26c>)
 80010bc:	f003 feac 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 80010c0:	2305      	movs	r3, #5
 80010c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80010c4:	4b2d      	ldr	r3, [pc, #180]	; (800117c <MX_GPIO_Init+0x274>)
 80010c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010cc:	f107 031c 	add.w	r3, r7, #28
 80010d0:	4619      	mov	r1, r3
 80010d2:	4829      	ldr	r0, [pc, #164]	; (8001178 <MX_GPIO_Init+0x270>)
 80010d4:	f003 fea0 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 80010d8:	2380      	movs	r3, #128	; 0x80
 80010da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010dc:	2301      	movs	r3, #1
 80010de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e4:	2303      	movs	r3, #3
 80010e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80010e8:	f107 031c 	add.w	r3, r7, #28
 80010ec:	4619      	mov	r1, r3
 80010ee:	4822      	ldr	r0, [pc, #136]	; (8001178 <MX_GPIO_Init+0x270>)
 80010f0:	f003 fe92 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 80010f4:	2308      	movs	r3, #8
 80010f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	4619      	mov	r1, r3
 800110a:	4819      	ldr	r0, [pc, #100]	; (8001170 <MX_GPIO_Init+0x268>)
 800110c:	f003 fe84 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001110:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001116:	4b19      	ldr	r3, [pc, #100]	; (800117c <MX_GPIO_Init+0x274>)
 8001118:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 031c 	add.w	r3, r7, #28
 8001122:	4619      	mov	r1, r3
 8001124:	4812      	ldr	r0, [pc, #72]	; (8001170 <MX_GPIO_Init+0x268>)
 8001126:	f003 fe77 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 800112a:	2301      	movs	r3, #1
 800112c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112e:	2301      	movs	r3, #1
 8001130:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001136:	2300      	movs	r3, #0
 8001138:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	4619      	mov	r1, r3
 8001140:	480a      	ldr	r0, [pc, #40]	; (800116c <MX_GPIO_Init+0x264>)
 8001142:	f003 fe69 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001146:	2302      	movs	r3, #2
 8001148:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800114a:	4b0c      	ldr	r3, [pc, #48]	; (800117c <MX_GPIO_Init+0x274>)
 800114c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001152:	f107 031c 	add.w	r3, r7, #28
 8001156:	4619      	mov	r1, r3
 8001158:	4804      	ldr	r0, [pc, #16]	; (800116c <MX_GPIO_Init+0x264>)
 800115a:	f003 fe5d 	bl	8004e18 <HAL_GPIO_Init>

}
 800115e:	bf00      	nop
 8001160:	3730      	adds	r7, #48	; 0x30
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40021000 	.word	0x40021000
 800116c:	48001000 	.word	0x48001000
 8001170:	48000400 	.word	0x48000400
 8001174:	48000800 	.word	0x48000800
 8001178:	48000c00 	.word	0x48000c00
 800117c:	10120000 	.word	0x10120000

08001180 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001184:	4b1b      	ldr	r3, [pc, #108]	; (80011f4 <MX_I2C1_Init+0x74>)
 8001186:	4a1c      	ldr	r2, [pc, #112]	; (80011f8 <MX_I2C1_Init+0x78>)
 8001188:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909BEB;
 800118a:	4b1a      	ldr	r3, [pc, #104]	; (80011f4 <MX_I2C1_Init+0x74>)
 800118c:	4a1b      	ldr	r2, [pc, #108]	; (80011fc <MX_I2C1_Init+0x7c>)
 800118e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001190:	4b18      	ldr	r3, [pc, #96]	; (80011f4 <MX_I2C1_Init+0x74>)
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001196:	4b17      	ldr	r3, [pc, #92]	; (80011f4 <MX_I2C1_Init+0x74>)
 8001198:	2201      	movs	r2, #1
 800119a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800119c:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <MX_I2C1_Init+0x74>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011a2:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <MX_I2C1_Init+0x74>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011a8:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <MX_I2C1_Init+0x74>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ae:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <MX_I2C1_Init+0x74>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_I2C1_Init+0x74>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ba:	480e      	ldr	r0, [pc, #56]	; (80011f4 <MX_I2C1_Init+0x74>)
 80011bc:	f005 fd9f 	bl	8006cfe <HAL_I2C_Init>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011c6:	f000 fd27 	bl	8001c18 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ca:	2100      	movs	r1, #0
 80011cc:	4809      	ldr	r0, [pc, #36]	; (80011f4 <MX_I2C1_Init+0x74>)
 80011ce:	f006 faad 	bl	800772c <HAL_I2CEx_ConfigAnalogFilter>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011d8:	f000 fd1e 	bl	8001c18 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011dc:	2100      	movs	r1, #0
 80011de:	4805      	ldr	r0, [pc, #20]	; (80011f4 <MX_I2C1_Init+0x74>)
 80011e0:	f006 faef 	bl	80077c2 <HAL_I2CEx_ConfigDigitalFilter>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011ea:	f000 fd15 	bl	8001c18 <Error_Handler>
  }

}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000290 	.word	0x20000290
 80011f8:	40005400 	.word	0x40005400
 80011fc:	00909beb 	.word	0x00909beb

08001200 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001204:	4b1b      	ldr	r3, [pc, #108]	; (8001274 <MX_I2C2_Init+0x74>)
 8001206:	4a1c      	ldr	r2, [pc, #112]	; (8001278 <MX_I2C2_Init+0x78>)
 8001208:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 800120a:	4b1a      	ldr	r3, [pc, #104]	; (8001274 <MX_I2C2_Init+0x74>)
 800120c:	4a1b      	ldr	r2, [pc, #108]	; (800127c <MX_I2C2_Init+0x7c>)
 800120e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001210:	4b18      	ldr	r3, [pc, #96]	; (8001274 <MX_I2C2_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001216:	4b17      	ldr	r3, [pc, #92]	; (8001274 <MX_I2C2_Init+0x74>)
 8001218:	2201      	movs	r2, #1
 800121a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800121c:	4b15      	ldr	r3, [pc, #84]	; (8001274 <MX_I2C2_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001222:	4b14      	ldr	r3, [pc, #80]	; (8001274 <MX_I2C2_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <MX_I2C2_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800122e:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_I2C2_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <MX_I2C2_Init+0x74>)
 8001236:	2200      	movs	r2, #0
 8001238:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800123a:	480e      	ldr	r0, [pc, #56]	; (8001274 <MX_I2C2_Init+0x74>)
 800123c:	f005 fd5f 	bl	8006cfe <HAL_I2C_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001246:	f000 fce7 	bl	8001c18 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800124a:	2100      	movs	r1, #0
 800124c:	4809      	ldr	r0, [pc, #36]	; (8001274 <MX_I2C2_Init+0x74>)
 800124e:	f006 fa6d 	bl	800772c <HAL_I2CEx_ConfigAnalogFilter>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001258:	f000 fcde 	bl	8001c18 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800125c:	2100      	movs	r1, #0
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_I2C2_Init+0x74>)
 8001260:	f006 faaf 	bl	80077c2 <HAL_I2CEx_ConfigDigitalFilter>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800126a:	f000 fcd5 	bl	8001c18 <Error_Handler>
  }

}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200002dc 	.word	0x200002dc
 8001278:	40005800 	.word	0x40005800
 800127c:	00909beb 	.word	0x00909beb

08001280 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08c      	sub	sp, #48	; 0x30
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 031c 	add.w	r3, r7, #28
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a2e      	ldr	r2, [pc, #184]	; (8001358 <HAL_I2C_MspInit+0xd8>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d128      	bne.n	80012f4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a2:	4b2e      	ldr	r3, [pc, #184]	; (800135c <HAL_I2C_MspInit+0xdc>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a6:	4a2d      	ldr	r2, [pc, #180]	; (800135c <HAL_I2C_MspInit+0xdc>)
 80012a8:	f043 0302 	orr.w	r3, r3, #2
 80012ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ae:	4b2b      	ldr	r3, [pc, #172]	; (800135c <HAL_I2C_MspInit+0xdc>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b2:	f003 0302 	and.w	r3, r3, #2
 80012b6:	61bb      	str	r3, [r7, #24]
 80012b8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80012ba:	23c0      	movs	r3, #192	; 0xc0
 80012bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012be:	2312      	movs	r3, #18
 80012c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012c2:	2301      	movs	r3, #1
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c6:	2303      	movs	r3, #3
 80012c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012ca:	2304      	movs	r3, #4
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ce:	f107 031c 	add.w	r3, r7, #28
 80012d2:	4619      	mov	r1, r3
 80012d4:	4822      	ldr	r0, [pc, #136]	; (8001360 <HAL_I2C_MspInit+0xe0>)
 80012d6:	f003 fd9f 	bl	8004e18 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012da:	4b20      	ldr	r3, [pc, #128]	; (800135c <HAL_I2C_MspInit+0xdc>)
 80012dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012de:	4a1f      	ldr	r2, [pc, #124]	; (800135c <HAL_I2C_MspInit+0xdc>)
 80012e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012e4:	6593      	str	r3, [r2, #88]	; 0x58
 80012e6:	4b1d      	ldr	r3, [pc, #116]	; (800135c <HAL_I2C_MspInit+0xdc>)
 80012e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ee:	617b      	str	r3, [r7, #20]
 80012f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80012f2:	e02d      	b.n	8001350 <HAL_I2C_MspInit+0xd0>
  else if(i2cHandle->Instance==I2C2)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a1a      	ldr	r2, [pc, #104]	; (8001364 <HAL_I2C_MspInit+0xe4>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d128      	bne.n	8001350 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fe:	4b17      	ldr	r3, [pc, #92]	; (800135c <HAL_I2C_MspInit+0xdc>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001302:	4a16      	ldr	r2, [pc, #88]	; (800135c <HAL_I2C_MspInit+0xdc>)
 8001304:	f043 0302 	orr.w	r3, r3, #2
 8001308:	64d3      	str	r3, [r2, #76]	; 0x4c
 800130a:	4b14      	ldr	r3, [pc, #80]	; (800135c <HAL_I2C_MspInit+0xdc>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001316:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800131a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800131c:	2312      	movs	r3, #18
 800131e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001320:	2301      	movs	r3, #1
 8001322:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001324:	2303      	movs	r3, #3
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001328:	2304      	movs	r3, #4
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	4619      	mov	r1, r3
 8001332:	480b      	ldr	r0, [pc, #44]	; (8001360 <HAL_I2C_MspInit+0xe0>)
 8001334:	f003 fd70 	bl	8004e18 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001338:	4b08      	ldr	r3, [pc, #32]	; (800135c <HAL_I2C_MspInit+0xdc>)
 800133a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800133c:	4a07      	ldr	r2, [pc, #28]	; (800135c <HAL_I2C_MspInit+0xdc>)
 800133e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001342:	6593      	str	r3, [r2, #88]	; 0x58
 8001344:	4b05      	ldr	r3, [pc, #20]	; (800135c <HAL_I2C_MspInit+0xdc>)
 8001346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001348:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	68fb      	ldr	r3, [r7, #12]
}
 8001350:	bf00      	nop
 8001352:	3730      	adds	r7, #48	; 0x30
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40005400 	.word	0x40005400
 800135c:	40021000 	.word	0x40021000
 8001360:	48000400 	.word	0x48000400
 8001364:	40005800 	.word	0x40005800

08001368 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a15      	ldr	r2, [pc, #84]	; (80013cc <HAL_I2C_MspDeInit+0x64>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d10e      	bne.n	8001398 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800137a:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <HAL_I2C_MspDeInit+0x68>)
 800137c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800137e:	4a14      	ldr	r2, [pc, #80]	; (80013d0 <HAL_I2C_MspDeInit+0x68>)
 8001380:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001384:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(I2C1_SCL_GPIO_Port, I2C1_SCL_Pin);
 8001386:	2140      	movs	r1, #64	; 0x40
 8001388:	4812      	ldr	r0, [pc, #72]	; (80013d4 <HAL_I2C_MspDeInit+0x6c>)
 800138a:	f003 feed 	bl	8005168 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C1_SDA_GPIO_Port, I2C1_SDA_Pin);
 800138e:	2180      	movs	r1, #128	; 0x80
 8001390:	4810      	ldr	r0, [pc, #64]	; (80013d4 <HAL_I2C_MspDeInit+0x6c>)
 8001392:	f003 fee9 	bl	8005168 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 8001396:	e014      	b.n	80013c2 <HAL_I2C_MspDeInit+0x5a>
  else if(i2cHandle->Instance==I2C2)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <HAL_I2C_MspDeInit+0x70>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d10f      	bne.n	80013c2 <HAL_I2C_MspDeInit+0x5a>
    __HAL_RCC_I2C2_CLK_DISABLE();
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <HAL_I2C_MspDeInit+0x68>)
 80013a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a6:	4a0a      	ldr	r2, [pc, #40]	; (80013d0 <HAL_I2C_MspDeInit+0x68>)
 80013a8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80013ac:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(MFX_I2C_SLC_GPIO_Port, MFX_I2C_SLC_Pin);
 80013ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013b2:	4808      	ldr	r0, [pc, #32]	; (80013d4 <HAL_I2C_MspDeInit+0x6c>)
 80013b4:	f003 fed8 	bl	8005168 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(MFX_I2C_SDA_GPIO_Port, MFX_I2C_SDA_Pin);
 80013b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013bc:	4805      	ldr	r0, [pc, #20]	; (80013d4 <HAL_I2C_MspDeInit+0x6c>)
 80013be:	f003 fed3 	bl	8005168 <HAL_GPIO_DeInit>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40005400 	.word	0x40005400
 80013d0:	40021000 	.word	0x40021000
 80013d4:	48000400 	.word	0x48000400
 80013d8:	40005800 	.word	0x40005800

080013dc <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0

  hlcd.Instance = LCD;
 80013e0:	4b18      	ldr	r3, [pc, #96]	; (8001444 <MX_LCD_Init+0x68>)
 80013e2:	4a19      	ldr	r2, [pc, #100]	; (8001448 <MX_LCD_Init+0x6c>)
 80013e4:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80013e6:	4b17      	ldr	r3, [pc, #92]	; (8001444 <MX_LCD_Init+0x68>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80013ec:	4b15      	ldr	r3, [pc, #84]	; (8001444 <MX_LCD_Init+0x68>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80013f2:	4b14      	ldr	r3, [pc, #80]	; (8001444 <MX_LCD_Init+0x68>)
 80013f4:	220c      	movs	r2, #12
 80013f6:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <MX_LCD_Init+0x68>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_LCD_Init+0x68>)
 8001400:	2200      	movs	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001404:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <MX_LCD_Init+0x68>)
 8001406:	2200      	movs	r2, #0
 8001408:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_LCD_Init+0x68>)
 800140c:	2200      	movs	r2, #0
 800140e:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_LCD_Init+0x68>)
 8001412:	2200      	movs	r2, #0
 8001414:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <MX_LCD_Init+0x68>)
 8001418:	2200      	movs	r2, #0
 800141a:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_LCD_Init+0x68>)
 800141e:	2200      	movs	r2, #0
 8001420:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001422:	4b08      	ldr	r3, [pc, #32]	; (8001444 <MX_LCD_Init+0x68>)
 8001424:	2200      	movs	r2, #0
 8001426:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_LCD_Init+0x68>)
 800142a:	2200      	movs	r2, #0
 800142c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800142e:	4805      	ldr	r0, [pc, #20]	; (8001444 <MX_LCD_Init+0x68>)
 8001430:	f006 fa14 	bl	800785c <HAL_LCD_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800143a:	f000 fbed 	bl	8001c18 <Error_Handler>
  }

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000328 	.word	0x20000328
 8001448:	40002400 	.word	0x40002400

0800144c <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08c      	sub	sp, #48	; 0x30
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 031c 	add.w	r3, r7, #28
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  if(lcdHandle->Instance==LCD)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a44      	ldr	r2, [pc, #272]	; (800157c <HAL_LCD_MspInit+0x130>)
 800146a:	4293      	cmp	r3, r2
 800146c:	f040 8081 	bne.w	8001572 <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001470:	4b43      	ldr	r3, [pc, #268]	; (8001580 <HAL_LCD_MspInit+0x134>)
 8001472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001474:	4a42      	ldr	r2, [pc, #264]	; (8001580 <HAL_LCD_MspInit+0x134>)
 8001476:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800147a:	6593      	str	r3, [r2, #88]	; 0x58
 800147c:	4b40      	ldr	r3, [pc, #256]	; (8001580 <HAL_LCD_MspInit+0x134>)
 800147e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001480:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001484:	61bb      	str	r3, [r7, #24]
 8001486:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001488:	4b3d      	ldr	r3, [pc, #244]	; (8001580 <HAL_LCD_MspInit+0x134>)
 800148a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148c:	4a3c      	ldr	r2, [pc, #240]	; (8001580 <HAL_LCD_MspInit+0x134>)
 800148e:	f043 0304 	orr.w	r3, r3, #4
 8001492:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001494:	4b3a      	ldr	r3, [pc, #232]	; (8001580 <HAL_LCD_MspInit+0x134>)
 8001496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	617b      	str	r3, [r7, #20]
 800149e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a0:	4b37      	ldr	r3, [pc, #220]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a4:	4a36      	ldr	r2, [pc, #216]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ac:	4b34      	ldr	r3, [pc, #208]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b8:	4b31      	ldr	r3, [pc, #196]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014bc:	4a30      	ldr	r2, [pc, #192]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014be:	f043 0302 	orr.w	r3, r3, #2
 80014c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014c4:	4b2e      	ldr	r3, [pc, #184]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d0:	4b2b      	ldr	r3, [pc, #172]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d4:	4a2a      	ldr	r2, [pc, #168]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014d6:	f043 0308 	orr.w	r3, r3, #8
 80014da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014dc:	4b28      	ldr	r3, [pc, #160]	; (8001580 <HAL_LCD_MspInit+0x134>)
 80014de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e0:	f003 0308 	and.w	r3, r3, #8
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 80014e8:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80014ec:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	2302      	movs	r3, #2
 80014f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f6:	2300      	movs	r3, #0
 80014f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80014fa:	230b      	movs	r3, #11
 80014fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014fe:	f107 031c 	add.w	r3, r7, #28
 8001502:	4619      	mov	r1, r3
 8001504:	481f      	ldr	r0, [pc, #124]	; (8001584 <HAL_LCD_MspInit+0x138>)
 8001506:	f003 fc87 	bl	8004e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 800150a:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800150e:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001518:	2300      	movs	r3, #0
 800151a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800151c:	230b      	movs	r3, #11
 800151e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	4619      	mov	r1, r3
 8001526:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800152a:	f003 fc75 	bl	8004e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 800152e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8001532:	61fb      	str	r3, [r7, #28]
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001534:	2302      	movs	r3, #2
 8001536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153c:	2300      	movs	r3, #0
 800153e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001540:	230b      	movs	r3, #11
 8001542:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001544:	f107 031c 	add.w	r3, r7, #28
 8001548:	4619      	mov	r1, r3
 800154a:	480f      	ldr	r0, [pc, #60]	; (8001588 <HAL_LCD_MspInit+0x13c>)
 800154c:	f003 fc64 	bl	8004e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 8001550:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001554:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001556:	2302      	movs	r3, #2
 8001558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	2300      	movs	r3, #0
 8001560:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001562:	230b      	movs	r3, #11
 8001564:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001566:	f107 031c 	add.w	r3, r7, #28
 800156a:	4619      	mov	r1, r3
 800156c:	4807      	ldr	r0, [pc, #28]	; (800158c <HAL_LCD_MspInit+0x140>)
 800156e:	f003 fc53 	bl	8004e18 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8001572:	bf00      	nop
 8001574:	3730      	adds	r7, #48	; 0x30
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40002400 	.word	0x40002400
 8001580:	40021000 	.word	0x40021000
 8001584:	48000800 	.word	0x48000800
 8001588:	48000400 	.word	0x48000400
 800158c:	48000c00 	.word	0x48000c00

08001590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001590:	b590      	push	{r4, r7, lr}
 8001592:	b089      	sub	sp, #36	; 0x24
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint32_t i, j=0;
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800159a:	f002 facf 	bl	8003b3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800159e:	f000 fa6f 	bl	8001a80 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_DMA_Init();
 80015a2:	f7ff fc7f 	bl	8000ea4 <MX_DMA_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a6:	f7ff fcaf 	bl	8000f08 <MX_GPIO_Init>
  //MX_DMA_Init();
  MX_I2C1_Init();
 80015aa:	f7ff fde9 	bl	8001180 <MX_I2C1_Init>
  MX_I2C2_Init();
 80015ae:	f7ff fe27 	bl	8001200 <MX_I2C2_Init>
  MX_LCD_Init();
 80015b2:	f7ff ff13 	bl	80013dc <MX_LCD_Init>
  MX_QUADSPI_Init();
 80015b6:	f000 fb39 	bl	8001c2c <MX_QUADSPI_Init>
  MX_SAI1_Init();
 80015ba:	f000 fbcb 	bl	8001d54 <MX_SAI1_Init>
  MX_SPI2_Init();
 80015be:	f000 fc9d 	bl	8001efc <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80015c2:	f002 fa1d 	bl	8003a00 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 80015c6:	f00c fc63 	bl	800de90 <MX_USB_HOST_Init>
  MX_DFSDM1_Init();
 80015ca:	f7ff faff 	bl	8000bcc <MX_DFSDM1_Init>
  /* USER CODE BEGIN 2 */
  if(HAL_OK != HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, RecBuff, 2048))
 80015ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015d2:	4975      	ldr	r1, [pc, #468]	; (80017a8 <main+0x218>)
 80015d4:	4875      	ldr	r0, [pc, #468]	; (80017ac <main+0x21c>)
 80015d6:	f002 feb3 	bl	8004340 <HAL_DFSDM_FilterRegularStart_DMA>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <main+0x54>
    {
         Error_Handler();
 80015e0:	f000 fb1a 	bl	8001c18 <Error_Handler>
     }


  __HAL_SAI_ENABLE(&hsai_BlockA1);
 80015e4:	4b72      	ldr	r3, [pc, #456]	; (80017b0 <main+0x220>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	4b71      	ldr	r3, [pc, #452]	; (80017b0 <main+0x220>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80015f2:	601a      	str	r2, [r3, #0]

      if(CS43L22_ID != cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS))
 80015f4:	4b6f      	ldr	r3, [pc, #444]	; (80017b4 <main+0x224>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	2094      	movs	r0, #148	; 0x94
 80015fa:	4798      	blx	r3
 80015fc:	4603      	mov	r3, r0
 80015fe:	2be0      	cmp	r3, #224	; 0xe0
 8001600:	d001      	beq.n	8001606 <main+0x76>
        {
          Error_Handler();
 8001602:	f000 fb09 	bl	8001c18 <Error_Handler>
        }
      	audio_drv = &cs43l22_drv;
 8001606:	4b6c      	ldr	r3, [pc, #432]	; (80017b8 <main+0x228>)
 8001608:	4a6a      	ldr	r2, [pc, #424]	; (80017b4 <main+0x224>)
 800160a:	601a      	str	r2, [r3, #0]
        audio_drv->Reset(AUDIO_I2C_ADDRESS);
 800160c:	4b6a      	ldr	r3, [pc, #424]	; (80017b8 <main+0x228>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001612:	2094      	movs	r0, #148	; 0x94
 8001614:	4798      	blx	r3
        if(0 != audio_drv->Init(AUDIO_I2C_ADDRESS, OUTPUT_DEVICE_HEADPHONE, 90, AUDIO_FREQUENCY_44K))
 8001616:	4b68      	ldr	r3, [pc, #416]	; (80017b8 <main+0x228>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681c      	ldr	r4, [r3, #0]
 800161c:	f64a 4344 	movw	r3, #44100	; 0xac44
 8001620:	225a      	movs	r2, #90	; 0x5a
 8001622:	2102      	movs	r1, #2
 8001624:	2094      	movs	r0, #148	; 0x94
 8001626:	47a0      	blx	r4
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <main+0xa2>
        {
          Error_Handler();
 800162e:	f000 faf3 	bl	8001c18 <Error_Handler>
        }


  BSP_LCD_GLASS_Init();
 8001632:	f000 ff77 	bl	8002524 <BSP_LCD_GLASS_Init>


  if (QSPI_OK == BSP_QSPI_Init())
 8001636:	f001 fd9b 	bl	8003170 <BSP_QSPI_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d13b      	bne.n	80016b8 <main+0x128>
  {
	  pQSPI_Info.FlashSize          = (uint32_t)0x00;
 8001640:	4b5e      	ldr	r3, [pc, #376]	; (80017bc <main+0x22c>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
	  pQSPI_Info.EraseSectorSize    = (uint32_t)0x00;
 8001646:	4b5d      	ldr	r3, [pc, #372]	; (80017bc <main+0x22c>)
 8001648:	2200      	movs	r2, #0
 800164a:	605a      	str	r2, [r3, #4]
	  pQSPI_Info.EraseSectorsNumber = (uint32_t)0x00;
 800164c:	4b5b      	ldr	r3, [pc, #364]	; (80017bc <main+0x22c>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
	  pQSPI_Info.ProgPageSize       = (uint32_t)0x00;
 8001652:	4b5a      	ldr	r3, [pc, #360]	; (80017bc <main+0x22c>)
 8001654:	2200      	movs	r2, #0
 8001656:	60da      	str	r2, [r3, #12]
	  pQSPI_Info.ProgPagesNumber    = (uint32_t)0x00;
 8001658:	4b58      	ldr	r3, [pc, #352]	; (80017bc <main+0x22c>)
 800165a:	2200      	movs	r2, #0
 800165c:	611a      	str	r2, [r3, #16]
	  /* Read the QSPI memory info */
	  BSP_QSPI_GetInfo(&pQSPI_Info);
 800165e:	4857      	ldr	r0, [pc, #348]	; (80017bc <main+0x22c>)
 8001660:	f001 ff20 	bl	80034a4 <BSP_QSPI_GetInfo>

	  /* Test the correctness */
	  if((pQSPI_Info.FlashSize != 0x1000000) || (pQSPI_Info.EraseSectorSize != 0x1000)  ||
 8001664:	4b55      	ldr	r3, [pc, #340]	; (80017bc <main+0x22c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800166c:	d113      	bne.n	8001696 <main+0x106>
 800166e:	4b53      	ldr	r3, [pc, #332]	; (80017bc <main+0x22c>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001676:	d10e      	bne.n	8001696 <main+0x106>
	    (pQSPI_Info.ProgPageSize != 0x100)  || (pQSPI_Info.EraseSectorsNumber != 4096) ||
 8001678:	4b50      	ldr	r3, [pc, #320]	; (80017bc <main+0x22c>)
 800167a:	68db      	ldr	r3, [r3, #12]
	  if((pQSPI_Info.FlashSize != 0x1000000) || (pQSPI_Info.EraseSectorSize != 0x1000)  ||
 800167c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001680:	d109      	bne.n	8001696 <main+0x106>
	    (pQSPI_Info.ProgPageSize != 0x100)  || (pQSPI_Info.EraseSectorsNumber != 4096) ||
 8001682:	4b4e      	ldr	r3, [pc, #312]	; (80017bc <main+0x22c>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800168a:	d104      	bne.n	8001696 <main+0x106>
	    (pQSPI_Info.ProgPagesNumber != 65536))
 800168c:	4b4b      	ldr	r3, [pc, #300]	; (80017bc <main+0x22c>)
 800168e:	691b      	ldr	r3, [r3, #16]
	    (pQSPI_Info.ProgPageSize != 0x100)  || (pQSPI_Info.EraseSectorsNumber != 4096) ||
 8001690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001694:	d005      	beq.n	80016a2 <main+0x112>
	  {
		  BSP_LCD_GLASS_ScrollSentence((uint8_t *)"      QSPI GET INFO : FAILED.", 1, SCROLL_SPEED_HIGH);
 8001696:	2296      	movs	r2, #150	; 0x96
 8001698:	2101      	movs	r1, #1
 800169a:	4849      	ldr	r0, [pc, #292]	; (80017c0 <main+0x230>)
 800169c:	f000 ffb4 	bl	8002608 <BSP_LCD_GLASS_ScrollSentence>
 80016a0:	e00a      	b.n	80016b8 <main+0x128>
	  }
	  else
	  {
		  /*##-3- Erase QSPI memory ################################################*/
		  if(BSP_QSPI_Erase_Block(WRITE_READ_ADDR) != QSPI_OK)
 80016a2:	2000      	movs	r0, #0
 80016a4:	f001 fe7a 	bl	800339c <BSP_QSPI_Erase_Block>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d004      	beq.n	80016b8 <main+0x128>
		  {
			  BSP_LCD_GLASS_ScrollSentence((uint8_t *)"      QSPI ERASE : FAILED.", 1, SCROLL_SPEED_HIGH);
 80016ae:	2296      	movs	r2, #150	; 0x96
 80016b0:	2101      	movs	r1, #1
 80016b2:	4844      	ldr	r0, [pc, #272]	; (80017c4 <main+0x234>)
 80016b4:	f000 ffa8 	bl	8002608 <BSP_LCD_GLASS_ScrollSentence>





  int index = 0; //ilosc wiadomosci
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]

for (uint32_t l = 0; l < 256; l++)
 80016bc:	2300      	movs	r3, #0
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	e00a      	b.n	80016d8 <main+0x148>
{
  if(BSP_QSPI_Erase_Sector(l) != QSPI_OK)
 80016c2:	6938      	ldr	r0, [r7, #16]
 80016c4:	f001 feae 	bl	8003424 <BSP_QSPI_Erase_Sector>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <main+0x142>
  {
	  Error_Handler();
 80016ce:	f000 faa3 	bl	8001c18 <Error_Handler>
for (uint32_t l = 0; l < 256; l++)
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	3301      	adds	r3, #1
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	2bff      	cmp	r3, #255	; 0xff
 80016dc:	d9f1      	bls.n	80016c2 <main+0x132>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  if (tryb == -1)
 80016de:	4b3a      	ldr	r3, [pc, #232]	; (80017c8 <main+0x238>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e6:	d102      	bne.n	80016ee <main+0x15e>
	  {
		  BSP_LCD_GLASS_DisplayString((uint8_t *)"WITAM");
 80016e8:	4838      	ldr	r0, [pc, #224]	; (80017cc <main+0x23c>)
 80016ea:	f000 ff55 	bl	8002598 <BSP_LCD_GLASS_DisplayString>
	  }
      	  switch(BSP_JOY_GetState())
 80016ee:	f000 fcd3 	bl	8002098 <BSP_JOY_GetState>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b03      	cmp	r3, #3
 80016f6:	d002      	beq.n	80016fe <main+0x16e>
 80016f8:	2b04      	cmp	r3, #4
 80016fa:	d004      	beq.n	8001706 <main+0x176>
 80016fc:	e007      	b.n	800170e <main+0x17e>
      	  {
      	  case JOY_DOWN: //tryb odtwarzania
      		  tryb = 0;
 80016fe:	4b32      	ldr	r3, [pc, #200]	; (80017c8 <main+0x238>)
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
      		  break;
 8001704:	e003      	b.n	800170e <main+0x17e>
      	  case JOY_UP:
      		  tryb = 1;
 8001706:	4b30      	ldr	r3, [pc, #192]	; (80017c8 <main+0x238>)
 8001708:	2201      	movs	r2, #1
 800170a:	601a      	str	r2, [r3, #0]
      		  break;
 800170c:	bf00      	nop
      	  }
      	  while(tryb == 0) // nagrywanie
 800170e:	e020      	b.n	8001752 <main+0x1c2>
      	  {
      		  BSP_LCD_GLASS_DisplayString("NAGRAJ");
 8001710:	482f      	ldr	r0, [pc, #188]	; (80017d0 <main+0x240>)
 8001712:	f000 ff41 	bl	8002598 <BSP_LCD_GLASS_DisplayString>
      		  if(BSP_JOY_GetState() == JOY_SEL)
 8001716:	f000 fcbf 	bl	8002098 <BSP_JOY_GetState>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d108      	bne.n	8001732 <main+0x1a2>
      		  {
      			  BSP_LCD_GLASS_Clear();
 8001720:	f000 ff68 	bl	80025f4 <BSP_LCD_GLASS_Clear>
      			  tryb = 3; // wybranie slota albo zaczecie nagrywania
 8001724:	4b28      	ldr	r3, [pc, #160]	; (80017c8 <main+0x238>)
 8001726:	2203      	movs	r2, #3
 8001728:	601a      	str	r2, [r3, #0]
      			  HAL_Delay(200);
 800172a:	20c8      	movs	r0, #200	; 0xc8
 800172c:	f002 fa82 	bl	8003c34 <HAL_Delay>
 8001730:	e00f      	b.n	8001752 <main+0x1c2>
      		  }
      		  else if (BSP_JOY_GetState() == JOY_DOWN || BSP_JOY_GetState() == JOY_UP)
 8001732:	f000 fcb1 	bl	8002098 <BSP_JOY_GetState>
 8001736:	4603      	mov	r3, r0
 8001738:	2b03      	cmp	r3, #3
 800173a:	d004      	beq.n	8001746 <main+0x1b6>
 800173c:	f000 fcac 	bl	8002098 <BSP_JOY_GetState>
 8001740:	4603      	mov	r3, r0
 8001742:	2b04      	cmp	r3, #4
 8001744:	d105      	bne.n	8001752 <main+0x1c2>
      		  {
      			  tryb = 1;
 8001746:	4b20      	ldr	r3, [pc, #128]	; (80017c8 <main+0x238>)
 8001748:	2201      	movs	r2, #1
 800174a:	601a      	str	r2, [r3, #0]
      			  HAL_Delay(200);
 800174c:	20c8      	movs	r0, #200	; 0xc8
 800174e:	f002 fa71 	bl	8003c34 <HAL_Delay>
      	  while(tryb == 0) // nagrywanie
 8001752:	4b1d      	ldr	r3, [pc, #116]	; (80017c8 <main+0x238>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0da      	beq.n	8001710 <main+0x180>
      		  }
      	  }
      	  while(tryb == 1) //odtwarzanie
 800175a:	e020      	b.n	800179e <main+0x20e>
      	  {
      		  BSP_LCD_GLASS_DisplayString("ODTWORZ");
 800175c:	481d      	ldr	r0, [pc, #116]	; (80017d4 <main+0x244>)
 800175e:	f000 ff1b 	bl	8002598 <BSP_LCD_GLASS_DisplayString>
      		  if(BSP_JOY_GetState() == JOY_SEL)
 8001762:	f000 fc99 	bl	8002098 <BSP_JOY_GetState>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d108      	bne.n	800177e <main+0x1ee>
      		  {
      			  BSP_LCD_GLASS_Clear();
 800176c:	f000 ff42 	bl	80025f4 <BSP_LCD_GLASS_Clear>
      			  tryb = 2; // wybranie wiadomości
 8001770:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <main+0x238>)
 8001772:	2202      	movs	r2, #2
 8001774:	601a      	str	r2, [r3, #0]
      			  HAL_Delay(200);
 8001776:	20c8      	movs	r0, #200	; 0xc8
 8001778:	f002 fa5c 	bl	8003c34 <HAL_Delay>
 800177c:	e00f      	b.n	800179e <main+0x20e>
      		  }
      		  else if (BSP_JOY_GetState() == JOY_DOWN || BSP_JOY_GetState() == JOY_UP)
 800177e:	f000 fc8b 	bl	8002098 <BSP_JOY_GetState>
 8001782:	4603      	mov	r3, r0
 8001784:	2b03      	cmp	r3, #3
 8001786:	d004      	beq.n	8001792 <main+0x202>
 8001788:	f000 fc86 	bl	8002098 <BSP_JOY_GetState>
 800178c:	4603      	mov	r3, r0
 800178e:	2b04      	cmp	r3, #4
 8001790:	d105      	bne.n	800179e <main+0x20e>
      		  {
      			  tryb = 0;
 8001792:	4b0d      	ldr	r3, [pc, #52]	; (80017c8 <main+0x238>)
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
      			  HAL_Delay(200);
 8001798:	20c8      	movs	r0, #200	; 0xc8
 800179a:	f002 fa4b 	bl	8003c34 <HAL_Delay>
      	  while(tryb == 1) //odtwarzanie
 800179e:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <main+0x238>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d0da      	beq.n	800175c <main+0x1cc>
      		  }
      	  }
      	  while(tryb == 2)
 80017a6:	e09a      	b.n	80018de <main+0x34e>
 80017a8:	20000364 	.word	0x20000364
 80017ac:	200001bc 	.word	0x200001bc
 80017b0:	200083f4 	.word	0x200083f4
 80017b4:	20000000 	.word	0x20000000
 80017b8:	20004364 	.word	0x20004364
 80017bc:	2000011c 	.word	0x2000011c
 80017c0:	0800eca8 	.word	0x0800eca8
 80017c4:	0800ecc8 	.word	0x0800ecc8
 80017c8:	20000034 	.word	0x20000034
 80017cc:	0800ece4 	.word	0x0800ece4
 80017d0:	0800ecec 	.word	0x0800ecec
 80017d4:	0800ecf4 	.word	0x0800ecf4
      	  {
      		  uint8_t str_index[8];
      		  int index_cpy = index;
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	60bb      	str	r3, [r7, #8]
      		  sprintf(str_index, "Wiad %d", index_cpy);
 80017dc:	463b      	mov	r3, r7
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	499b      	ldr	r1, [pc, #620]	; (8001a50 <main+0x4c0>)
 80017e2:	4618      	mov	r0, r3
 80017e4:	f00c ff06 	bl	800e5f4 <siprintf>
      		  BSP_LCD_GLASS_DisplayString(str_index);
 80017e8:	463b      	mov	r3, r7
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 fed4 	bl	8002598 <BSP_LCD_GLASS_DisplayString>
      		  if(BSP_JOY_GetState() == JOY_UP)
 80017f0:	f000 fc52 	bl	8002098 <BSP_JOY_GetState>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	d10c      	bne.n	8001814 <main+0x284>
      		  {
      			  if(index_cpy < 9 && index_cpy <= index)
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	2b08      	cmp	r3, #8
 80017fe:	dc09      	bgt.n	8001814 <main+0x284>
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	429a      	cmp	r2, r3
 8001806:	dc05      	bgt.n	8001814 <main+0x284>
      			  {
      				  index++;
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	3301      	adds	r3, #1
 800180c:	617b      	str	r3, [r7, #20]
      				  HAL_Delay(200);
 800180e:	20c8      	movs	r0, #200	; 0xc8
 8001810:	f002 fa10 	bl	8003c34 <HAL_Delay>
      			  }
      		  }
      		  if(BSP_JOY_GetState() == JOY_DOWN)
 8001814:	f000 fc40 	bl	8002098 <BSP_JOY_GetState>
 8001818:	4603      	mov	r3, r0
 800181a:	2b03      	cmp	r3, #3
 800181c:	d108      	bne.n	8001830 <main+0x2a0>
      		  {
      			  if(index > 0)
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2b00      	cmp	r3, #0
 8001822:	dd05      	ble.n	8001830 <main+0x2a0>
      			  {
      				  index--;
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	3b01      	subs	r3, #1
 8001828:	617b      	str	r3, [r7, #20]
      				  HAL_Delay(200);
 800182a:	20c8      	movs	r0, #200	; 0xc8
 800182c:	f002 fa02 	bl	8003c34 <HAL_Delay>
      			  }
      		  }
      		  if(BSP_JOY_GetState() == JOY_LEFT)
 8001830:	f000 fc32 	bl	8002098 <BSP_JOY_GetState>
 8001834:	4603      	mov	r3, r0
 8001836:	2b01      	cmp	r3, #1
 8001838:	d104      	bne.n	8001844 <main+0x2b4>
      		  {
      		 	BSP_LCD_GLASS_Clear();
 800183a:	f000 fedb 	bl	80025f4 <BSP_LCD_GLASS_Clear>
      		 	tryb = 1;
 800183e:	4b85      	ldr	r3, [pc, #532]	; (8001a54 <main+0x4c4>)
 8001840:	2201      	movs	r2, #1
 8001842:	601a      	str	r2, [r3, #0]
      		  }

      		  if(BSP_JOY_GetState() == JOY_SEL)
 8001844:	f000 fc28 	bl	8002098 <BSP_JOY_GetState>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d147      	bne.n	80018de <main+0x34e>
      			 {
      			  //for(int j = 0; j<1000; j++)
      			  //{

      				if(BSP_QSPI_Read(PlayBuff, WRITE_READ_ADDR+(BUFFER_SIZE*2*j), 2*BUFFER_SIZE) != QSPI_OK) Error_Handler();
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	031b      	lsls	r3, r3, #12
 8001852:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001856:	4619      	mov	r1, r3
 8001858:	487f      	ldr	r0, [pc, #508]	; (8001a58 <main+0x4c8>)
 800185a:	f001 fcdf 	bl	800321c <BSP_QSPI_Read>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <main+0x2d8>
 8001864:	f000 f9d8 	bl	8001c18 <Error_Handler>

      				if(PlaybackStarted == 0)
 8001868:	4b7c      	ldr	r3, [pc, #496]	; (8001a5c <main+0x4cc>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d117      	bne.n	80018a0 <main+0x310>
      				{
      					if(HAL_OK != HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *) &PlayBuff[0], 2*BUFFER_SIZE))
 8001870:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001874:	4978      	ldr	r1, [pc, #480]	; (8001a58 <main+0x4c8>)
 8001876:	487a      	ldr	r0, [pc, #488]	; (8001a60 <main+0x4d0>)
 8001878:	f009 fc2a 	bl	800b0d0 <HAL_SAI_Transmit_DMA>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <main+0x2f6>
      					{
      						Error_Handler();
 8001882:	f000 f9c9 	bl	8001c18 <Error_Handler>
      					}
      					if(0 != audio_drv->Play(AUDIO_I2C_ADDRESS, (uint16_t *) &PlayBuff[0], 2*BUFFER_SIZE))
 8001886:	4b77      	ldr	r3, [pc, #476]	; (8001a64 <main+0x4d4>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001890:	4971      	ldr	r1, [pc, #452]	; (8001a58 <main+0x4c8>)
 8001892:	2094      	movs	r0, #148	; 0x94
 8001894:	4798      	blx	r3
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <main+0x310>
      					{
      						Error_Handler();
 800189c:	f000 f9bc 	bl	8001c18 <Error_Handler>
      					}
      				}
      				PlaybackStarted = 1;
 80018a0:	4b6e      	ldr	r3, [pc, #440]	; (8001a5c <main+0x4cc>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	601a      	str	r2, [r3, #0]
      				j++;
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	3301      	adds	r3, #1
 80018aa:	61bb      	str	r3, [r7, #24]
      			  //}
      				      /* Store values on Play buff */
      			if(0 != audio_drv->Stop(AUDIO_I2C_ADDRESS, CODEC_PDWN_HW))
 80018ac:	4b6d      	ldr	r3, [pc, #436]	; (8001a64 <main+0x4d4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	2101      	movs	r1, #1
 80018b4:	2094      	movs	r0, #148	; 0x94
 80018b6:	4798      	blx	r3
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <main+0x332>
      					{
      				Error_Handler();
 80018be:	f000 f9ab 	bl	8001c18 <Error_Handler>
      					}
      			if(HAL_SAI_DMAStop(&hsai_BlockA1) != HAL_OK)
 80018c2:	4867      	ldr	r0, [pc, #412]	; (8001a60 <main+0x4d0>)
 80018c4:	f009 fb4a 	bl	800af5c <HAL_SAI_DMAStop>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <main+0x342>
      			{
      				Error_Handler();
 80018ce:	f000 f9a3 	bl	8001c18 <Error_Handler>
      			}
      			PlaybackStarted = 0;
 80018d2:	4b62      	ldr	r3, [pc, #392]	; (8001a5c <main+0x4cc>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
      			tryb = 1;
 80018d8:	4b5e      	ldr	r3, [pc, #376]	; (8001a54 <main+0x4c4>)
 80018da:	2201      	movs	r2, #1
 80018dc:	601a      	str	r2, [r3, #0]
      	  while(tryb == 2)
 80018de:	4b5d      	ldr	r3, [pc, #372]	; (8001a54 <main+0x4c4>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	f43f af78 	beq.w	80017d8 <main+0x248>
      			 }
      	  }
      	  while(tryb == 3)
 80018e8:	e0ac      	b.n	8001a44 <main+0x4b4>
      	  {
      		  if(BSP_JOY_GetState() == JOY_LEFT)
 80018ea:	f000 fbd5 	bl	8002098 <BSP_JOY_GetState>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d104      	bne.n	80018fe <main+0x36e>
      		  {
      			  BSP_LCD_GLASS_Clear();
 80018f4:	f000 fe7e 	bl	80025f4 <BSP_LCD_GLASS_Clear>
      			  tryb = 1;
 80018f8:	4b56      	ldr	r3, [pc, #344]	; (8001a54 <main+0x4c4>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	601a      	str	r2, [r3, #0]
      		  }

      		BSP_LED_On(LED_GREEN);
 80018fe:	2001      	movs	r0, #1
 8001900:	f000 fb7e 	bl	8002000 <BSP_LED_On>


      		for(int k = 0; k < 1000; k++)
 8001904:	2300      	movs	r3, #0
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	e089      	b.n	8001a1e <main+0x48e>
      		{
      		if(DmaRecHalfBuffCplt == 1)
 800190a:	4b57      	ldr	r3, [pc, #348]	; (8001a68 <main+0x4d8>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d13d      	bne.n	800198e <main+0x3fe>
      		{
      		      				      /* Store values on Play buff */
      			for(i = 0; i < BUFFER_SIZE/2; i++)
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
 8001916:	e026      	b.n	8001966 <main+0x3d6>
      			{
      				filter_arr[2*i]     = SaturaLH((RecBuff[i] >> 8), -32768, 32767);
 8001918:	4a54      	ldr	r2, [pc, #336]	; (8001a6c <main+0x4dc>)
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001920:	121b      	asrs	r3, r3, #8
 8001922:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001926:	db0a      	blt.n	800193e <main+0x3ae>
 8001928:	4a50      	ldr	r2, [pc, #320]	; (8001a6c <main+0x4dc>)
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001930:	121b      	asrs	r3, r3, #8
 8001932:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001936:	4293      	cmp	r3, r2
 8001938:	bfa8      	it	ge
 800193a:	4613      	movge	r3, r2
 800193c:	e000      	b.n	8001940 <main+0x3b0>
 800193e:	4b4c      	ldr	r3, [pc, #304]	; (8001a70 <main+0x4e0>)
 8001940:	69fa      	ldr	r2, [r7, #28]
 8001942:	0052      	lsls	r2, r2, #1
 8001944:	494b      	ldr	r1, [pc, #300]	; (8001a74 <main+0x4e4>)
 8001946:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      				filter_arr[(2*i)+1] = filter_arr[2*i];
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	005a      	lsls	r2, r3, #1
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	3301      	adds	r3, #1
 8001954:	4947      	ldr	r1, [pc, #284]	; (8001a74 <main+0x4e4>)
 8001956:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800195a:	4946      	ldr	r1, [pc, #280]	; (8001a74 <main+0x4e4>)
 800195c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      			for(i = 0; i < BUFFER_SIZE/2; i++)
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	3301      	adds	r3, #1
 8001964:	61fb      	str	r3, [r7, #28]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800196c:	d3d4      	bcc.n	8001918 <main+0x388>
      			}
      			if (BSP_QSPI_Write(filter_arr, WRITE_READ_ADDR+(BUFFER_SIZE*2*k), BUFFER_SIZE) != QSPI_OK) Error_Handler();
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	031b      	lsls	r3, r3, #12
 8001972:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001976:	4619      	mov	r1, r3
 8001978:	483e      	ldr	r0, [pc, #248]	; (8001a74 <main+0x4e4>)
 800197a:	f001 fc91 	bl	80032a0 <BSP_QSPI_Write>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <main+0x3f8>
 8001984:	f000 f948 	bl	8001c18 <Error_Handler>
      			DmaRecHalfBuffCplt  = 0;
 8001988:	4b37      	ldr	r3, [pc, #220]	; (8001a68 <main+0x4d8>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
      		}
      		if(DmaRecBuffCplt == 1)
 800198e:	4b3a      	ldr	r3, [pc, #232]	; (8001a78 <main+0x4e8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d140      	bne.n	8001a18 <main+0x488>
      		{
      			/* Store values on Play buff */
      			for(i = BUFFER_SIZE/2; i < BUFFER_SIZE; i++)
 8001996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800199a:	61fb      	str	r3, [r7, #28]
 800199c:	e026      	b.n	80019ec <main+0x45c>
      			{
      				filter_arr[2*i]     = SaturaLH((RecBuff[i] >> 8), -32768, 32767);
 800199e:	4a33      	ldr	r2, [pc, #204]	; (8001a6c <main+0x4dc>)
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a6:	121b      	asrs	r3, r3, #8
 80019a8:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80019ac:	db0a      	blt.n	80019c4 <main+0x434>
 80019ae:	4a2f      	ldr	r2, [pc, #188]	; (8001a6c <main+0x4dc>)
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b6:	121b      	asrs	r3, r3, #8
 80019b8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80019bc:	4293      	cmp	r3, r2
 80019be:	bfa8      	it	ge
 80019c0:	4613      	movge	r3, r2
 80019c2:	e000      	b.n	80019c6 <main+0x436>
 80019c4:	4b2a      	ldr	r3, [pc, #168]	; (8001a70 <main+0x4e0>)
 80019c6:	69fa      	ldr	r2, [r7, #28]
 80019c8:	0052      	lsls	r2, r2, #1
 80019ca:	492a      	ldr	r1, [pc, #168]	; (8001a74 <main+0x4e4>)
 80019cc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      				filter_arr[(2*i)+1] = filter_arr[2*i];
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	005a      	lsls	r2, r3, #1
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	3301      	adds	r3, #1
 80019da:	4926      	ldr	r1, [pc, #152]	; (8001a74 <main+0x4e4>)
 80019dc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80019e0:	4924      	ldr	r1, [pc, #144]	; (8001a74 <main+0x4e4>)
 80019e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      			for(i = BUFFER_SIZE/2; i < BUFFER_SIZE; i++)
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	3301      	adds	r3, #1
 80019ea:	61fb      	str	r3, [r7, #28]
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019f2:	d3d4      	bcc.n	800199e <main+0x40e>
      			}
      			if (BSP_QSPI_Write(filter_arr, WRITE_READ_ADDR+(BUFFER_SIZE*2*k)+(BUFFER_SIZE), BUFFER_SIZE) != QSPI_OK) Error_Handler();
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	031b      	lsls	r3, r3, #12
 80019f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a00:	4619      	mov	r1, r3
 8001a02:	481c      	ldr	r0, [pc, #112]	; (8001a74 <main+0x4e4>)
 8001a04:	f001 fc4c 	bl	80032a0 <BSP_QSPI_Write>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <main+0x482>
 8001a0e:	f000 f903 	bl	8001c18 <Error_Handler>
      			DmaRecBuffCplt  = 0;
 8001a12:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <main+0x4e8>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
      		for(int k = 0; k < 1000; k++)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a24:	f6ff af71 	blt.w	800190a <main+0x37a>
      		}
      		}


      		BSP_LCD_GLASS_ScrollSentence((uint8_t *)"      NAGRANIE.", 1, SCROLL_SPEED_HIGH);
 8001a28:	2296      	movs	r2, #150	; 0x96
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	4813      	ldr	r0, [pc, #76]	; (8001a7c <main+0x4ec>)
 8001a2e:	f000 fdeb 	bl	8002608 <BSP_LCD_GLASS_ScrollSentence>
      		//HAL_Delay(1000);
      		BSP_LED_Off(LED_GREEN);
 8001a32:	2001      	movs	r0, #1
 8001a34:	f000 fafe 	bl	8002034 <BSP_LED_Off>

      		tryb = 1;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <main+0x4c4>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	601a      	str	r2, [r3, #0]
      		index++;
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	3301      	adds	r3, #1
 8001a42:	617b      	str	r3, [r7, #20]
      	  while(tryb == 3)
 8001a44:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <main+0x4c4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	f43f af4e 	beq.w	80018ea <main+0x35a>
	  if (tryb == -1)
 8001a4e:	e646      	b.n	80016de <main+0x14e>
 8001a50:	0800ecfc 	.word	0x0800ecfc
 8001a54:	20000034 	.word	0x20000034
 8001a58:	20002364 	.word	0x20002364
 8001a5c:	20000118 	.word	0x20000118
 8001a60:	200083f4 	.word	0x200083f4
 8001a64:	20004364 	.word	0x20004364
 8001a68:	20000110 	.word	0x20000110
 8001a6c:	20000364 	.word	0x20000364
 8001a70:	ffff8000 	.word	0xffff8000
 8001a74:	20004368 	.word	0x20004368
 8001a78:	20000114 	.word	0x20000114
 8001a7c:	0800ed04 	.word	0x0800ed04

08001a80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b0b8      	sub	sp, #224	; 0xe0
 8001a84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a86:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a8a:	2244      	movs	r2, #68	; 0x44
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f00c fcf0 	bl	800e474 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a94:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001aa4:	463b      	mov	r3, r7
 8001aa6:	2288      	movs	r2, #136	; 0x88
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f00c fce2 	bl	800e474 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001ab0:	f006 f8a0 	bl	8007bf4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001ab4:	4b46      	ldr	r3, [pc, #280]	; (8001bd0 <SystemClock_Config+0x150>)
 8001ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001aba:	4a45      	ldr	r2, [pc, #276]	; (8001bd0 <SystemClock_Config+0x150>)
 8001abc:	f023 0318 	bic.w	r3, r3, #24
 8001ac0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8001ac4:	231c      	movs	r3, #28
 8001ac6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001aca:	2301      	movs	r3, #1
 8001acc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001ae2:	2360      	movs	r3, #96	; 0x60
 8001ae4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001aee:	2301      	movs	r3, #1
 8001af0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001af4:	2301      	movs	r3, #1
 8001af6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001afa:	2328      	movs	r3, #40	; 0x28
 8001afc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b00:	2307      	movs	r3, #7
 8001b02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8001b06:	2304      	movs	r3, #4
 8001b08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b12:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b16:	4618      	mov	r0, r3
 8001b18:	f007 f890 	bl	8008c3c <HAL_RCC_OscConfig>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001b22:	f000 f879 	bl	8001c18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b26:	230f      	movs	r3, #15
 8001b28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001b32:	2380      	movs	r3, #128	; 0x80
 8001b34:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b44:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001b48:	2102      	movs	r1, #2
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f007 fc5c 	bl	8009408 <HAL_RCC_ClockConfig>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001b56:	f000 f85f 	bl	8001c18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001b5a:	4b1e      	ldr	r3, [pc, #120]	; (8001bd4 <SystemClock_Config+0x154>)
 8001b5c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b62:	2300      	movs	r3, #0
 8001b64:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001b66:	2300      	movs	r3, #0
 8001b68:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001b74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001b7c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001b80:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001b82:	2301      	movs	r3, #1
 8001b84:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001b86:	2301      	movs	r3, #1
 8001b88:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 48;
 8001b8a:	2330      	movs	r3, #48	; 0x30
 8001b8c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8001b8e:	2311      	movs	r3, #17
 8001b90:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8001b92:	2304      	movs	r3, #4
 8001b94:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001b96:	2302      	movs	r3, #2
 8001b98:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 8001b9a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b9e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ba0:	463b      	mov	r3, r7
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f007 fe34 	bl	8009810 <HAL_RCCEx_PeriphCLKConfig>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <SystemClock_Config+0x132>
  {
    Error_Handler();
 8001bae:	f000 f833 	bl	8001c18 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bb2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bb6:	f006 f83b 	bl	8007c30 <HAL_PWREx_ControlVoltageScaling>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <SystemClock_Config+0x144>
  {
    Error_Handler();
 8001bc0:	f000 f82a 	bl	8001c18 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001bc4:	f008 fd90 	bl	800a6e8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001bc8:	bf00      	nop
 8001bca:	37e0      	adds	r7, #224	; 0xe0
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	000328c2 	.word	0x000328c2

08001bd8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm1_filter0)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]

	DmaRecHalfBuffCplt = 1;
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1c>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	601a      	str	r2, [r3, #0]

}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	20000110 	.word	0x20000110

08001bf8 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm1_filter0)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]

  DmaRecBuffCplt = 1;
 8001c00:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <HAL_DFSDM_FilterRegConvCpltCallback+0x1c>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	601a      	str	r2, [r3, #0]

}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	20000114 	.word	0x20000114

08001c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	 while (1)
	  {
		  BSP_LED_Toggle(LED4);
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f000 fa23 	bl	8002068 <BSP_LED_Toggle>
		  HAL_Delay(1000);
 8001c22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c26:	f002 f805 	bl	8003c34 <HAL_Delay>
		  BSP_LED_Toggle(LED4);
 8001c2a:	e7f7      	b.n	8001c1c <Error_Handler+0x4>

08001c2c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 8001c30:	4b0f      	ldr	r3, [pc, #60]	; (8001c70 <MX_QUADSPI_Init+0x44>)
 8001c32:	4a10      	ldr	r2, [pc, #64]	; (8001c74 <MX_QUADSPI_Init+0x48>)
 8001c34:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 0;
 8001c36:	4b0e      	ldr	r3, [pc, #56]	; (8001c70 <MX_QUADSPI_Init+0x44>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <MX_QUADSPI_Init+0x44>)
 8001c3e:	2204      	movs	r2, #4
 8001c40:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001c42:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <MX_QUADSPI_Init+0x44>)
 8001c44:	2210      	movs	r2, #16
 8001c46:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8001c48:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <MX_QUADSPI_Init+0x44>)
 8001c4a:	2218      	movs	r2, #24
 8001c4c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001c4e:	4b08      	ldr	r3, [pc, #32]	; (8001c70 <MX_QUADSPI_Init+0x44>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <MX_QUADSPI_Init+0x44>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001c5a:	4805      	ldr	r0, [pc, #20]	; (8001c70 <MX_QUADSPI_Init+0x44>)
 8001c5c:	f006 f86e 	bl	8007d3c <HAL_QSPI_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001c66:	f7ff ffd7 	bl	8001c18 <Error_Handler>
  }

}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20008368 	.word	0x20008368
 8001c74:	a0001000 	.word	0xa0001000

08001c78 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08a      	sub	sp, #40	; 0x28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a1b      	ldr	r2, [pc, #108]	; (8001d04 <HAL_QSPI_MspInit+0x8c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d130      	bne.n	8001cfc <HAL_QSPI_MspInit+0x84>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001c9a:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <HAL_QSPI_MspInit+0x90>)
 8001c9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c9e:	4a1a      	ldr	r2, [pc, #104]	; (8001d08 <HAL_QSPI_MspInit+0x90>)
 8001ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ca4:	6513      	str	r3, [r2, #80]	; 0x50
 8001ca6:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <HAL_QSPI_MspInit+0x90>)
 8001ca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cb2:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <HAL_QSPI_MspInit+0x90>)
 8001cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb6:	4a14      	ldr	r2, [pc, #80]	; (8001d08 <HAL_QSPI_MspInit+0x90>)
 8001cb8:	f043 0310 	orr.w	r3, r3, #16
 8001cbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cbe:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <HAL_QSPI_MspInit+0x90>)
 8001cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc2:	f003 0310 	and.w	r3, r3, #16
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8001cca:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001cce:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001cdc:	230a      	movs	r3, #10
 8001cde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4809      	ldr	r0, [pc, #36]	; (8001d0c <HAL_QSPI_MspInit+0x94>)
 8001ce8:	f003 f896 	bl	8004e18 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 8001cec:	2200      	movs	r2, #0
 8001cee:	2100      	movs	r1, #0
 8001cf0:	2047      	movs	r0, #71	; 0x47
 8001cf2:	f002 f8be 	bl	8003e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8001cf6:	2047      	movs	r0, #71	; 0x47
 8001cf8:	f002 f8d7 	bl	8003eaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001cfc:	bf00      	nop
 8001cfe:	3728      	adds	r7, #40	; 0x28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	a0001000 	.word	0xa0001000
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	48001000 	.word	0x48001000

08001d10 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a0a      	ldr	r2, [pc, #40]	; (8001d48 <HAL_QSPI_MspDeInit+0x38>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d10d      	bne.n	8001d3e <HAL_QSPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 8001d22:	4b0a      	ldr	r3, [pc, #40]	; (8001d4c <HAL_QSPI_MspDeInit+0x3c>)
 8001d24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d26:	4a09      	ldr	r2, [pc, #36]	; (8001d4c <HAL_QSPI_MspDeInit+0x3c>)
 8001d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d2c:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8001d2e:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8001d32:	4807      	ldr	r0, [pc, #28]	; (8001d50 <HAL_QSPI_MspDeInit+0x40>)
 8001d34:	f003 fa18 	bl	8005168 <HAL_GPIO_DeInit>
                          |QSPI_D2_Pin|QSPI_D3_Pin);

    /* QUADSPI interrupt Deinit */
    HAL_NVIC_DisableIRQ(QUADSPI_IRQn);
 8001d38:	2047      	movs	r0, #71	; 0x47
 8001d3a:	f002 f8c4 	bl	8003ec6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
}
 8001d3e:	bf00      	nop
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	a0001000 	.word	0xa0001000
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	48001000 	.word	0x48001000

08001d54 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 8001d58:	4b2a      	ldr	r3, [pc, #168]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d5a:	4a2b      	ldr	r2, [pc, #172]	; (8001e08 <MX_SAI1_Init+0xb4>)
 8001d5c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001d5e:	4b29      	ldr	r3, [pc, #164]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001d64:	4b27      	ldr	r3, [pc, #156]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8001d6a:	4b26      	ldr	r3, [pc, #152]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d6c:	2280      	movs	r2, #128	; 0x80
 8001d6e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001d70:	4b24      	ldr	r3, [pc, #144]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001d76:	4b23      	ldr	r3, [pc, #140]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001d7c:	4b21      	ldr	r3, [pc, #132]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8001d82:	4b20      	ldr	r3, [pc, #128]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d88:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001d8a:	4b1e      	ldr	r3, [pc, #120]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8001d90:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_44K;
 8001d96:	4b1b      	ldr	r3, [pc, #108]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001d98:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001d9c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001d9e:	4b19      	ldr	r3, [pc, #100]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001da4:	4b17      	ldr	r3, [pc, #92]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001daa:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001db0:	4b14      	ldr	r3, [pc, #80]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 32;
 8001db6:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001db8:	2220      	movs	r2, #32
 8001dba:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 16;
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001dbe:	2210      	movs	r2, #16
 8001dc0:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001dc4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001dc8:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001dca:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001dd2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001dd6:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001dde:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 8001de4:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001de6:	2202      	movs	r2, #2
 8001de8:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 8001dea:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001dec:	2203      	movs	r2, #3
 8001dee:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001df0:	4804      	ldr	r0, [pc, #16]	; (8001e04 <MX_SAI1_Init+0xb0>)
 8001df2:	f008 ff43 	bl	800ac7c <HAL_SAI_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_SAI1_Init+0xac>
  {
    Error_Handler();
 8001dfc:	f7ff ff0c 	bl	8001c18 <Error_Handler>
  }

}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200083f4 	.word	0x200083f4
 8001e08:	40015404 	.word	0x40015404

08001e0c <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a32      	ldr	r2, [pc, #200]	; (8001ee4 <HAL_SAI_MspInit+0xd8>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d15e      	bne.n	8001edc <HAL_SAI_MspInit+0xd0>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8001e1e:	4b32      	ldr	r3, [pc, #200]	; (8001ee8 <HAL_SAI_MspInit+0xdc>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d113      	bne.n	8001e4e <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001e26:	4b31      	ldr	r3, [pc, #196]	; (8001eec <HAL_SAI_MspInit+0xe0>)
 8001e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e2a:	4a30      	ldr	r2, [pc, #192]	; (8001eec <HAL_SAI_MspInit+0xe0>)
 8001e2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e30:	6613      	str	r3, [r2, #96]	; 0x60
 8001e32:	4b2e      	ldr	r3, [pc, #184]	; (8001eec <HAL_SAI_MspInit+0xe0>)
 8001e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2100      	movs	r1, #0
 8001e42:	204a      	movs	r0, #74	; 0x4a
 8001e44:	f002 f815 	bl	8003e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8001e48:	204a      	movs	r0, #74	; 0x4a
 8001e4a:	f002 f82e 	bl	8003eaa <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8001e4e:	4b26      	ldr	r3, [pc, #152]	; (8001ee8 <HAL_SAI_MspInit+0xdc>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	3301      	adds	r3, #1
 8001e54:	4a24      	ldr	r2, [pc, #144]	; (8001ee8 <HAL_SAI_MspInit+0xdc>)
 8001e56:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 8001e58:	2374      	movs	r3, #116	; 0x74
 8001e5a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e64:	2303      	movs	r3, #3
 8001e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001e68:	230d      	movs	r3, #13
 8001e6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e6c:	f107 030c 	add.w	r3, r7, #12
 8001e70:	4619      	mov	r1, r3
 8001e72:	481f      	ldr	r0, [pc, #124]	; (8001ef0 <HAL_SAI_MspInit+0xe4>)
 8001e74:	f002 ffd0 	bl	8004e18 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Channel1;
 8001e78:	4b1e      	ldr	r3, [pc, #120]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001e7a:	4a1f      	ldr	r2, [pc, #124]	; (8001ef8 <HAL_SAI_MspInit+0xec>)
 8001e7c:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8001e7e:	4b1d      	ldr	r3, [pc, #116]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e84:	4b1b      	ldr	r3, [pc, #108]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001e86:	2210      	movs	r2, #16
 8001e88:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e8a:	4b1a      	ldr	r3, [pc, #104]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001e90:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001e92:	2280      	movs	r2, #128	; 0x80
 8001e94:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e96:	4b17      	ldr	r3, [pc, #92]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001e98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e9c:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001ea0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ea4:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001ea6:	4b13      	ldr	r3, [pc, #76]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001ea8:	2220      	movs	r2, #32
 8001eaa:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8001eac:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001eae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001eb2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001eb4:	480f      	ldr	r0, [pc, #60]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001eb6:	f002 fd39 	bl	800492c <HAL_DMA_Init>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001ec0:	f7ff feaa 	bl	8001c18 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a0b      	ldr	r2, [pc, #44]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001ec8:	671a      	str	r2, [r3, #112]	; 0x70
 8001eca:	4a0a      	ldr	r2, [pc, #40]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a08      	ldr	r2, [pc, #32]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001ed4:	66da      	str	r2, [r3, #108]	; 0x6c
 8001ed6:	4a07      	ldr	r2, [pc, #28]	; (8001ef4 <HAL_SAI_MspInit+0xe8>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6293      	str	r3, [r2, #40]	; 0x28
    }
}
 8001edc:	bf00      	nop
 8001ede:	3720      	adds	r7, #32
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40015404 	.word	0x40015404
 8001ee8:	20000130 	.word	0x20000130
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	48001000 	.word	0x48001000
 8001ef4:	200083ac 	.word	0x200083ac
 8001ef8:	40020408 	.word	0x40020408

08001efc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001f00:	4b1b      	ldr	r3, [pc, #108]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f02:	4a1c      	ldr	r2, [pc, #112]	; (8001f74 <MX_SPI2_Init+0x78>)
 8001f04:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f06:	4b1a      	ldr	r3, [pc, #104]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f0c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f0e:	4b18      	ldr	r3, [pc, #96]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001f14:	4b16      	ldr	r3, [pc, #88]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f16:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001f1a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f1c:	4b14      	ldr	r3, [pc, #80]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f22:	4b13      	ldr	r3, [pc, #76]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f28:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f2e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f30:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f36:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f42:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f4a:	2207      	movs	r2, #7
 8001f4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f56:	2208      	movs	r2, #8
 8001f58:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f5a:	4805      	ldr	r0, [pc, #20]	; (8001f70 <MX_SPI2_Init+0x74>)
 8001f5c:	f009 fc39 	bl	800b7d2 <HAL_SPI_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001f66:	f7ff fe57 	bl	8001c18 <Error_Handler>
  }

}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20008478 	.word	0x20008478
 8001f74:	40003800 	.word	0x40003800

08001f78 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a17      	ldr	r2, [pc, #92]	; (8001ff4 <HAL_SPI_MspInit+0x7c>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d127      	bne.n	8001fea <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f9a:	4b17      	ldr	r3, [pc, #92]	; (8001ff8 <HAL_SPI_MspInit+0x80>)
 8001f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f9e:	4a16      	ldr	r2, [pc, #88]	; (8001ff8 <HAL_SPI_MspInit+0x80>)
 8001fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa4:	6593      	str	r3, [r2, #88]	; 0x58
 8001fa6:	4b14      	ldr	r3, [pc, #80]	; (8001ff8 <HAL_SPI_MspInit+0x80>)
 8001fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fb2:	4b11      	ldr	r3, [pc, #68]	; (8001ff8 <HAL_SPI_MspInit+0x80>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb6:	4a10      	ldr	r2, [pc, #64]	; (8001ff8 <HAL_SPI_MspInit+0x80>)
 8001fb8:	f043 0308 	orr.w	r3, r3, #8
 8001fbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <HAL_SPI_MspInit+0x80>)
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc2:	f003 0308 	and.w	r3, r3, #8
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001fca:	231a      	movs	r3, #26
 8001fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fda:	2305      	movs	r3, #5
 8001fdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fde:	f107 0314 	add.w	r3, r7, #20
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4805      	ldr	r0, [pc, #20]	; (8001ffc <HAL_SPI_MspInit+0x84>)
 8001fe6:	f002 ff17 	bl	8004e18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001fea:	bf00      	nop
 8001fec:	3728      	adds	r7, #40	; 0x28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40003800 	.word	0x40003800
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	48000c00 	.word	0x48000c00

08002000 <BSP_LED_On>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_On(Led_TypeDef Led)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	4a07      	ldr	r2, [pc, #28]	; (800202c <BSP_LED_On+0x2c>)
 800200e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	4a06      	ldr	r2, [pc, #24]	; (8002030 <BSP_LED_On+0x30>)
 8002016:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800201a:	2201      	movs	r2, #1
 800201c:	4619      	mov	r1, r3
 800201e:	f003 f9af 	bl	8005380 <HAL_GPIO_WritePin>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000038 	.word	0x20000038
 8002030:	0800ed18 	.word	0x0800ed18

08002034 <BSP_LED_Off>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Off(Led_TypeDef Led)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	4a07      	ldr	r2, [pc, #28]	; (8002060 <BSP_LED_Off+0x2c>)
 8002042:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	4a06      	ldr	r2, [pc, #24]	; (8002064 <BSP_LED_Off+0x30>)
 800204a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800204e:	2200      	movs	r2, #0
 8002050:	4619      	mov	r1, r3
 8002052:	f003 f995 	bl	8005380 <HAL_GPIO_WritePin>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000038 	.word	0x20000038
 8002064:	0800ed18 	.word	0x0800ed18

08002068 <BSP_LED_Toggle>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	4a06      	ldr	r2, [pc, #24]	; (8002090 <BSP_LED_Toggle+0x28>)
 8002076:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800207a:	79fb      	ldrb	r3, [r7, #7]
 800207c:	4a05      	ldr	r2, [pc, #20]	; (8002094 <BSP_LED_Toggle+0x2c>)
 800207e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002082:	4619      	mov	r1, r3
 8002084:	f003 f994 	bl	80053b0 <HAL_GPIO_TogglePin>
}
 8002088:	bf00      	nop
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000038 	.word	0x20000038
 8002094:	0800ed18 	.word	0x0800ed18

08002098 <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 800209e:	2300      	movs	r3, #0
 80020a0:	71fb      	strb	r3, [r7, #7]
 80020a2:	e012      	b.n	80020ca <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	4a0d      	ldr	r2, [pc, #52]	; (80020dc <BSP_JOY_GetState+0x44>)
 80020a8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	4a0c      	ldr	r2, [pc, #48]	; (80020e0 <BSP_JOY_GetState+0x48>)
 80020b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020b4:	4619      	mov	r1, r3
 80020b6:	f003 f94b 	bl	8005350 <HAL_GPIO_ReadPin>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d101      	bne.n	80020c4 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	e006      	b.n	80020d2 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	3301      	adds	r3, #1
 80020c8:	71fb      	strb	r3, [r7, #7]
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	2b04      	cmp	r3, #4
 80020ce:	d9e9      	bls.n	80020a4 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 80020d0:	2305      	movs	r3, #5
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000040 	.word	0x20000040
 80020e0:	0800ed1c 	.word	0x0800ed1c

080020e4 <I2C1_Init>:
/**
  * @brief Discovery I2C1 Bus initialization
  * @retval None
  */
static void I2C1_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2c1Handle) == HAL_I2C_STATE_RESET)
 80020e8:	4812      	ldr	r0, [pc, #72]	; (8002134 <I2C1_Init+0x50>)
 80020ea:	f005 f8f5 	bl	80072d8 <HAL_I2C_GetState>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d11d      	bne.n	8002130 <I2C1_Init+0x4c>
  {
    I2c1Handle.Instance              = DISCOVERY_I2C1;
 80020f4:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <I2C1_Init+0x50>)
 80020f6:	4a10      	ldr	r2, [pc, #64]	; (8002138 <I2C1_Init+0x54>)
 80020f8:	601a      	str	r2, [r3, #0]
    I2c1Handle.Init.Timing           = DISCOVERY_I2C1_TIMING;
 80020fa:	4b0e      	ldr	r3, [pc, #56]	; (8002134 <I2C1_Init+0x50>)
 80020fc:	4a0f      	ldr	r2, [pc, #60]	; (800213c <I2C1_Init+0x58>)
 80020fe:	605a      	str	r2, [r3, #4]
    I2c1Handle.Init.OwnAddress1      = 0;
 8002100:	4b0c      	ldr	r3, [pc, #48]	; (8002134 <I2C1_Init+0x50>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
    I2c1Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002106:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <I2C1_Init+0x50>)
 8002108:	2201      	movs	r2, #1
 800210a:	60da      	str	r2, [r3, #12]
    I2c1Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800210c:	4b09      	ldr	r3, [pc, #36]	; (8002134 <I2C1_Init+0x50>)
 800210e:	2200      	movs	r2, #0
 8002110:	611a      	str	r2, [r3, #16]
    I2c1Handle.Init.OwnAddress2      = 0;
 8002112:	4b08      	ldr	r3, [pc, #32]	; (8002134 <I2C1_Init+0x50>)
 8002114:	2200      	movs	r2, #0
 8002116:	615a      	str	r2, [r3, #20]
    I2c1Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002118:	4b06      	ldr	r3, [pc, #24]	; (8002134 <I2C1_Init+0x50>)
 800211a:	2200      	movs	r2, #0
 800211c:	61da      	str	r2, [r3, #28]
    I2c1Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800211e:	4b05      	ldr	r3, [pc, #20]	; (8002134 <I2C1_Init+0x50>)
 8002120:	2200      	movs	r2, #0
 8002122:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C1_MspInit(&I2c1Handle);
 8002124:	4803      	ldr	r0, [pc, #12]	; (8002134 <I2C1_Init+0x50>)
 8002126:	f000 f80b 	bl	8002140 <I2C1_MspInit>
    HAL_I2C_Init(&I2c1Handle);
 800212a:	4802      	ldr	r0, [pc, #8]	; (8002134 <I2C1_Init+0x50>)
 800212c:	f004 fde7 	bl	8006cfe <HAL_I2C_Init>
  }
}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000134 	.word	0x20000134
 8002138:	40005400 	.word	0x40005400
 800213c:	90112626 	.word	0x90112626

08002140 <I2C1_MspInit>:
  * @brief Discovery I2C1 MSP Initialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b0ae      	sub	sp, #184	; 0xb8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  /* IOSV bit MUST be set to access GPIO port G[2:15] */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002148:	4b3a      	ldr	r3, [pc, #232]	; (8002234 <I2C1_MspInit+0xf4>)
 800214a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214c:	4a39      	ldr	r2, [pc, #228]	; (8002234 <I2C1_MspInit+0xf4>)
 800214e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002152:	6593      	str	r3, [r2, #88]	; 0x58
 8002154:	4b37      	ldr	r3, [pc, #220]	; (8002234 <I2C1_MspInit+0xf4>)
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215c:	61bb      	str	r3, [r7, #24]
 800215e:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 8002160:	f005 fdcc 	bl	8007cfc <HAL_PWREx_EnableVddIO2>

  if (hi2c->Instance == DISCOVERY_I2C1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a33      	ldr	r2, [pc, #204]	; (8002238 <I2C1_MspInit+0xf8>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d15e      	bne.n	800222c <I2C1_MspInit+0xec>
  {
    /*##-1- Configure the Discovery I2C clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800216e:	2340      	movs	r3, #64	; 0x40
 8002170:	61fb      	str	r3, [r7, #28]
    RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8002172:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002176:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 8002178:	f107 031c 	add.w	r3, r7, #28
 800217c:	4618      	mov	r0, r3
 800217e:	f007 fb47 	bl	8009810 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 8002182:	4b2c      	ldr	r3, [pc, #176]	; (8002234 <I2C1_MspInit+0xf4>)
 8002184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002186:	4a2b      	ldr	r2, [pc, #172]	; (8002234 <I2C1_MspInit+0xf4>)
 8002188:	f043 0302 	orr.w	r3, r3, #2
 800218c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800218e:	4b29      	ldr	r3, [pc, #164]	; (8002234 <I2C1_MspInit+0xf4>)
 8002190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 800219a:	4b26      	ldr	r3, [pc, #152]	; (8002234 <I2C1_MspInit+0xf4>)
 800219c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800219e:	4a25      	ldr	r2, [pc, #148]	; (8002234 <I2C1_MspInit+0xf4>)
 80021a0:	f043 0302 	orr.w	r3, r3, #2
 80021a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021a6:	4b23      	ldr	r3, [pc, #140]	; (8002234 <I2C1_MspInit+0xf4>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN;
 80021b2:	23c0      	movs	r3, #192	; 0xc0
 80021b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 80021b8:	2312      	movs	r3, #18
 80021ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = GPIO_PULLUP;
 80021be:	2301      	movs	r3, #1
 80021c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = GPIO_SPEED_HIGH;
 80021c4:	2303      	movs	r3, #3
 80021c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C1_SCL_SDA_AF;
 80021ca:	2304      	movs	r3, #4
 80021cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C1_SCL_GPIO_PORT, &GPIO_InitStructure);
 80021d0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021d4:	4619      	mov	r1, r3
 80021d6:	4819      	ldr	r0, [pc, #100]	; (800223c <I2C1_MspInit+0xfc>)
 80021d8:	f002 fe1e 	bl	8004e18 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C1 peripheral #######################################*/
    /* Enable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_ENABLE();
 80021dc:	4b15      	ldr	r3, [pc, #84]	; (8002234 <I2C1_MspInit+0xf4>)
 80021de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e0:	4a14      	ldr	r2, [pc, #80]	; (8002234 <I2C1_MspInit+0xf4>)
 80021e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021e6:	6593      	str	r3, [r2, #88]	; 0x58
 80021e8:	4b12      	ldr	r3, [pc, #72]	; (8002234 <I2C1_MspInit+0xf4>)
 80021ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 80021f4:	4b0f      	ldr	r3, [pc, #60]	; (8002234 <I2C1_MspInit+0xf4>)
 80021f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021f8:	4a0e      	ldr	r2, [pc, #56]	; (8002234 <I2C1_MspInit+0xf4>)
 80021fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021fe:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 8002200:	4b0c      	ldr	r3, [pc, #48]	; (8002234 <I2C1_MspInit+0xf4>)
 8002202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002204:	4a0b      	ldr	r2, [pc, #44]	; (8002234 <I2C1_MspInit+0xf4>)
 8002206:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800220a:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_EV_IRQn, 0x00, 0);
 800220c:	2200      	movs	r2, #0
 800220e:	2100      	movs	r1, #0
 8002210:	201f      	movs	r0, #31
 8002212:	f001 fe2e 	bl	8003e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8002216:	201f      	movs	r0, #31
 8002218:	f001 fe47 	bl	8003eaa <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_ER_IRQn, 0x00, 0);
 800221c:	2200      	movs	r2, #0
 800221e:	2100      	movs	r1, #0
 8002220:	2020      	movs	r0, #32
 8002222:	f001 fe26 	bl	8003e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8002226:	2020      	movs	r0, #32
 8002228:	f001 fe3f 	bl	8003eaa <HAL_NVIC_EnableIRQ>
  }
}
 800222c:	bf00      	nop
 800222e:	37b8      	adds	r7, #184	; 0xb8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40021000 	.word	0x40021000
 8002238:	40005400 	.word	0x40005400
 800223c:	48000400 	.word	0x48000400

08002240 <I2C1_DeInit>:
/**
  * @brief Discovery I2C1 Bus Deitialization
  * @retval None
  */
static void I2C1_DeInit(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2c1Handle) != HAL_I2C_STATE_RESET)
 8002244:	4806      	ldr	r0, [pc, #24]	; (8002260 <I2C1_DeInit+0x20>)
 8002246:	f005 f847 	bl	80072d8 <HAL_I2C_GetState>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d005      	beq.n	800225c <I2C1_DeInit+0x1c>
  {
    /* Deinit the I2C */
    HAL_I2C_DeInit(&I2c1Handle);
 8002250:	4803      	ldr	r0, [pc, #12]	; (8002260 <I2C1_DeInit+0x20>)
 8002252:	f004 fde3 	bl	8006e1c <HAL_I2C_DeInit>
    I2C1_MspDeInit(&I2c1Handle);
 8002256:	4802      	ldr	r0, [pc, #8]	; (8002260 <I2C1_DeInit+0x20>)
 8002258:	f000 f804 	bl	8002264 <I2C1_MspDeInit>
  }
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20000134 	.word	0x20000134

08002264 <I2C1_MspDeInit>:
  * @brief Discovery I2C1 MSP Deinitialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance == DISCOVERY_I2C1)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a24      	ldr	r2, [pc, #144]	; (8002304 <I2C1_MspDeInit+0xa0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d141      	bne.n	80022fa <I2C1_MspDeInit+0x96>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 8002276:	4b24      	ldr	r3, [pc, #144]	; (8002308 <I2C1_MspDeInit+0xa4>)
 8002278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800227a:	4a23      	ldr	r2, [pc, #140]	; (8002308 <I2C1_MspDeInit+0xa4>)
 800227c:	f043 0302 	orr.w	r3, r3, #2
 8002280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002282:	4b21      	ldr	r3, [pc, #132]	; (8002308 <I2C1_MspDeInit+0xa4>)
 8002284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	617b      	str	r3, [r7, #20]
 800228c:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 800228e:	4b1e      	ldr	r3, [pc, #120]	; (8002308 <I2C1_MspDeInit+0xa4>)
 8002290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002292:	4a1d      	ldr	r2, [pc, #116]	; (8002308 <I2C1_MspDeInit+0xa4>)
 8002294:	f043 0302 	orr.w	r3, r3, #2
 8002298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800229a:	4b1b      	ldr	r3, [pc, #108]	; (8002308 <I2C1_MspDeInit+0xa4>)
 800229c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	613b      	str	r3, [r7, #16]
 80022a4:	693b      	ldr	r3, [r7, #16]

    /* Deinit Rx/Tx pins */
    HAL_GPIO_DeInit(DISCOVERY_I2C1_SCL_GPIO_PORT, (DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN));
 80022a6:	21c0      	movs	r1, #192	; 0xc0
 80022a8:	4818      	ldr	r0, [pc, #96]	; (800230c <I2C1_MspDeInit+0xa8>)
 80022aa:	f002 ff5d 	bl	8005168 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C1 peripheral ############################*/
    /* Force & Release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 80022ae:	4b16      	ldr	r3, [pc, #88]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b2:	4a15      	ldr	r2, [pc, #84]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022b8:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 80022ba:	4b13      	ldr	r3, [pc, #76]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022be:	4a12      	ldr	r2, [pc, #72]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022c0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80022c4:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_DISABLE();
 80022c6:	4b10      	ldr	r3, [pc, #64]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ca:	4a0f      	ldr	r2, [pc, #60]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80022d0:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C1 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_EV_IRQn);
 80022d2:	201f      	movs	r0, #31
 80022d4:	f001 fdf7 	bl	8003ec6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_ER_IRQn);
 80022d8:	2020      	movs	r0, #32
 80022da:	f001 fdf4 	bl	8003ec6 <HAL_NVIC_DisableIRQ>

    __HAL_RCC_PWR_CLK_ENABLE();
 80022de:	4b0a      	ldr	r3, [pc, #40]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e2:	4a09      	ldr	r2, [pc, #36]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e8:	6593      	str	r3, [r2, #88]	; 0x58
 80022ea:	4b07      	ldr	r3, [pc, #28]	; (8002308 <I2C1_MspDeInit+0xa4>)
 80022ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_DisableVddIO2();
 80022f6:	f005 fd11 	bl	8007d1c <HAL_PWREx_DisableVddIO2>
  }
}
 80022fa:	bf00      	nop
 80022fc:	3718      	adds	r7, #24
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40005400 	.word	0x40005400
 8002308:	40021000 	.word	0x40021000
 800230c:	48000400 	.word	0x48000400

08002310 <I2C1_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C1_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b08a      	sub	sp, #40	; 0x28
 8002314:	af04      	add	r7, sp, #16
 8002316:	607b      	str	r3, [r7, #4]
 8002318:	4603      	mov	r3, r0
 800231a:	81fb      	strh	r3, [r7, #14]
 800231c:	460b      	mov	r3, r1
 800231e:	81bb      	strh	r3, [r7, #12]
 8002320:	4613      	mov	r3, r2
 8002322:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8002324:	2300      	movs	r3, #0
 8002326:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8002328:	4b0c      	ldr	r3, [pc, #48]	; (800235c <I2C1_WriteBuffer+0x4c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	8978      	ldrh	r0, [r7, #10]
 800232e:	89ba      	ldrh	r2, [r7, #12]
 8002330:	89f9      	ldrh	r1, [r7, #14]
 8002332:	9302      	str	r3, [sp, #8]
 8002334:	8c3b      	ldrh	r3, [r7, #32]
 8002336:	9301      	str	r3, [sp, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	4603      	mov	r3, r0
 800233e:	4808      	ldr	r0, [pc, #32]	; (8002360 <I2C1_WriteBuffer+0x50>)
 8002340:	f004 fd9c 	bl	8006e7c <HAL_I2C_Mem_Write>
 8002344:	4603      	mov	r3, r0
 8002346:	75fb      	strb	r3, [r7, #23]

/* Check the communication status */
  if(status != HAL_OK)
 8002348:	7dfb      	ldrb	r3, [r7, #23]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <I2C1_WriteBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 800234e:	f000 f833 	bl	80023b8 <I2C1_Error>
  }
  return status;
 8002352:	7dfb      	ldrb	r3, [r7, #23]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20000054 	.word	0x20000054
 8002360:	20000134 	.word	0x20000134

08002364 <I2C1_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C1_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08a      	sub	sp, #40	; 0x28
 8002368:	af04      	add	r7, sp, #16
 800236a:	607b      	str	r3, [r7, #4]
 800236c:	4603      	mov	r3, r0
 800236e:	81fb      	strh	r3, [r7, #14]
 8002370:	460b      	mov	r3, r1
 8002372:	81bb      	strh	r3, [r7, #12]
 8002374:	4613      	mov	r3, r2
 8002376:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 800237c:	4b0c      	ldr	r3, [pc, #48]	; (80023b0 <I2C1_ReadBuffer+0x4c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	8978      	ldrh	r0, [r7, #10]
 8002382:	89ba      	ldrh	r2, [r7, #12]
 8002384:	89f9      	ldrh	r1, [r7, #14]
 8002386:	9302      	str	r3, [sp, #8]
 8002388:	8c3b      	ldrh	r3, [r7, #32]
 800238a:	9301      	str	r3, [sp, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	4603      	mov	r3, r0
 8002392:	4808      	ldr	r0, [pc, #32]	; (80023b4 <I2C1_ReadBuffer+0x50>)
 8002394:	f004 fe86 	bl	80070a4 <HAL_I2C_Mem_Read>
 8002398:	4603      	mov	r3, r0
 800239a:	75fb      	strb	r3, [r7, #23]

/* Check the communication status */
  if(status != HAL_OK)
 800239c:	7dfb      	ldrb	r3, [r7, #23]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <I2C1_ReadBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 80023a2:	f000 f809 	bl	80023b8 <I2C1_Error>
  }
  return status;
 80023a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3718      	adds	r7, #24
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	20000054 	.word	0x20000054
 80023b4:	20000134 	.word	0x20000134

080023b8 <I2C1_Error>:
/**
  * @brief Discovery I2C1 error treatment function
  * @retval None
  */
static void I2C1_Error (void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c1Handle);
 80023bc:	4803      	ldr	r0, [pc, #12]	; (80023cc <I2C1_Error+0x14>)
 80023be:	f004 fd2d 	bl	8006e1c <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C1_Init();
 80023c2:	f7ff fe8f 	bl	80020e4 <I2C1_Init>
}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000134 	.word	0x20000134

080023d0 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 80023d6:	4b17      	ldr	r3, [pc, #92]	; (8002434 <AUDIO_IO_Init+0x64>)
 80023d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023da:	4a16      	ldr	r2, [pc, #88]	; (8002434 <AUDIO_IO_Init+0x64>)
 80023dc:	f043 0310 	orr.w	r3, r3, #16
 80023e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e2:	4b14      	ldr	r3, [pc, #80]	; (8002434 <AUDIO_IO_Init+0x64>)
 80023e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e6:	f003 0310 	and.w	r3, r3, #16
 80023ea:	603b      	str	r3, [r7, #0]
 80023ec:	683b      	ldr	r3, [r7, #0]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 80023ee:	2308      	movs	r3, #8
 80023f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f2:	2301      	movs	r3, #1
 80023f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80023f6:	2302      	movs	r3, #2
 80023f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 80023fe:	1d3b      	adds	r3, r7, #4
 8002400:	4619      	mov	r1, r3
 8002402:	480d      	ldr	r0, [pc, #52]	; (8002438 <AUDIO_IO_Init+0x68>)
 8002404:	f002 fd08 	bl	8004e18 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C1_Init();
 8002408:	f7ff fe6c 	bl	80020e4 <I2C1_Init>

  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 800240c:	2200      	movs	r2, #0
 800240e:	2108      	movs	r1, #8
 8002410:	4809      	ldr	r0, [pc, #36]	; (8002438 <AUDIO_IO_Init+0x68>)
 8002412:	f002 ffb5 	bl	8005380 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8002416:	2005      	movs	r0, #5
 8002418:	f001 fc0c 	bl	8003c34 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 800241c:	2201      	movs	r2, #1
 800241e:	2108      	movs	r1, #8
 8002420:	4805      	ldr	r0, [pc, #20]	; (8002438 <AUDIO_IO_Init+0x68>)
 8002422:	f002 ffad 	bl	8005380 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8002426:	2005      	movs	r0, #5
 8002428:	f001 fc04 	bl	8003c34 <HAL_Delay>
}
 800242c:	bf00      	nop
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40021000 	.word	0x40021000
 8002438:	48001000 	.word	0x48001000

0800243c <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)                       /* TO DO */
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0

  /***********************************************************************/
  /* In case of battery-supplied powered, there is no audio codec-based
     features available. Set audio codec I/O default setting */
  /***********************************************************************/
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002442:	4b1c      	ldr	r3, [pc, #112]	; (80024b4 <AUDIO_IO_DeInit+0x78>)
 8002444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002446:	4a1b      	ldr	r2, [pc, #108]	; (80024b4 <AUDIO_IO_DeInit+0x78>)
 8002448:	f043 0310 	orr.w	r3, r3, #16
 800244c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800244e:	4b19      	ldr	r3, [pc, #100]	; (80024b4 <AUDIO_IO_DeInit+0x78>)
 8002450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002452:	f003 0310 	and.w	r3, r3, #16
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP  ;
 800245a:	2301      	movs	r3, #1
 800245c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pin       = (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6);
 800245e:	237c      	movs	r3, #124	; 0x7c
 8002460:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8002462:	2302      	movs	r3, #2
 8002464:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8002466:	2303      	movs	r3, #3
 8002468:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800246a:	1d3b      	adds	r3, r7, #4
 800246c:	4619      	mov	r1, r3
 800246e:	4812      	ldr	r0, [pc, #72]	; (80024b8 <AUDIO_IO_DeInit+0x7c>)
 8002470:	f002 fcd2 	bl	8004e18 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8002474:	2200      	movs	r2, #0
 8002476:	2104      	movs	r1, #4
 8002478:	480f      	ldr	r0, [pc, #60]	; (80024b8 <AUDIO_IO_DeInit+0x7c>)
 800247a:	f002 ff81 	bl	8005380 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800247e:	2200      	movs	r2, #0
 8002480:	2108      	movs	r1, #8
 8002482:	480d      	ldr	r0, [pc, #52]	; (80024b8 <AUDIO_IO_DeInit+0x7c>)
 8002484:	f002 ff7c 	bl	8005380 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8002488:	2200      	movs	r2, #0
 800248a:	2110      	movs	r1, #16
 800248c:	480a      	ldr	r0, [pc, #40]	; (80024b8 <AUDIO_IO_DeInit+0x7c>)
 800248e:	f002 ff77 	bl	8005380 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8002492:	2200      	movs	r2, #0
 8002494:	2120      	movs	r1, #32
 8002496:	4808      	ldr	r0, [pc, #32]	; (80024b8 <AUDIO_IO_DeInit+0x7c>)
 8002498:	f002 ff72 	bl	8005380 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 800249c:	2200      	movs	r2, #0
 800249e:	2140      	movs	r1, #64	; 0x40
 80024a0:	4805      	ldr	r0, [pc, #20]	; (80024b8 <AUDIO_IO_DeInit+0x7c>)
 80024a2:	f002 ff6d 	bl	8005380 <HAL_GPIO_WritePin>

  /* I2C bus Deinit */
  I2C1_DeInit();
 80024a6:	f7ff fecb 	bl	8002240 <I2C1_DeInit>
}
 80024aa:	bf00      	nop
 80024ac:	3718      	adds	r7, #24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40021000 	.word	0x40021000
 80024b8:	48001000 	.word	0x48001000

080024bc <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af02      	add	r7, sp, #8
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
 80024c6:	460b      	mov	r3, r1
 80024c8:	71bb      	strb	r3, [r7, #6]
 80024ca:	4613      	mov	r3, r2
 80024cc:	717b      	strb	r3, [r7, #5]
  I2C1_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	b298      	uxth	r0, r3
 80024d2:	79bb      	ldrb	r3, [r7, #6]
 80024d4:	b299      	uxth	r1, r3
 80024d6:	1d7a      	adds	r2, r7, #5
 80024d8:	2301      	movs	r3, #1
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	4613      	mov	r3, r2
 80024de:	2201      	movs	r2, #1
 80024e0:	f7ff ff16 	bl	8002310 <I2C1_WriteBuffer>
}
 80024e4:	bf00      	nop
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af02      	add	r7, sp, #8
 80024f2:	4603      	mov	r3, r0
 80024f4:	460a      	mov	r2, r1
 80024f6:	71fb      	strb	r3, [r7, #7]
 80024f8:	4613      	mov	r3, r2
 80024fa:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]

  I2C1_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	b298      	uxth	r0, r3
 8002504:	79bb      	ldrb	r3, [r7, #6]
 8002506:	b299      	uxth	r1, r3
 8002508:	f107 020f 	add.w	r2, r7, #15
 800250c:	2301      	movs	r3, #1
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	4613      	mov	r3, r2
 8002512:	2201      	movs	r2, #1
 8002514:	f7ff ff26 	bl	8002364 <I2C1_ReadBuffer>

  return Read_Value;
 8002518:	7bfb      	ldrb	r3, [r7, #15]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8002528:	4b19      	ldr	r3, [pc, #100]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 800252a:	4a1a      	ldr	r2, [pc, #104]	; (8002594 <BSP_LCD_GLASS_Init+0x70>)
 800252c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800252e:	4b18      	ldr	r3, [pc, #96]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002530:	2200      	movs	r2, #0
 8002532:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002534:	4b16      	ldr	r3, [pc, #88]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002536:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800253a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 800253c:	4b14      	ldr	r3, [pc, #80]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 800253e:	220c      	movs	r2, #12
 8002540:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002542:	4b13      	ldr	r3, [pc, #76]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002544:	2240      	movs	r2, #64	; 0x40
 8002546:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8002548:	4b11      	ldr	r3, [pc, #68]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 800254a:	2200      	movs	r2, #0
 800254c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800254e:	4b10      	ldr	r3, [pc, #64]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002550:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002554:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8002556:	4b0e      	ldr	r3, [pc, #56]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002558:	2200      	movs	r2, #0
 800255a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 800255c:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 800255e:	2240      	movs	r2, #64	; 0x40
 8002560:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002562:	4b0b      	ldr	r3, [pc, #44]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002564:	2200      	movs	r2, #0
 8002566:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8002568:	4b09      	ldr	r3, [pc, #36]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 800256a:	2200      	movs	r2, #0
 800256c:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800256e:	4b08      	ldr	r3, [pc, #32]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002570:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002574:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8002576:	4b06      	ldr	r3, [pc, #24]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002578:	2200      	movs	r2, #0
 800257a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 800257c:	4804      	ldr	r0, [pc, #16]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 800257e:	f000 f8f5 	bl	800276c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002582:	4803      	ldr	r0, [pc, #12]	; (8002590 <BSP_LCD_GLASS_Init+0x6c>)
 8002584:	f005 f96a 	bl	800785c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8002588:	f000 f834 	bl	80025f4 <BSP_LCD_GLASS_Clear>
}
 800258c:	bf00      	nop
 800258e:	bd80      	pop	{r7, pc}
 8002590:	200084ec 	.word	0x200084ec
 8002594:	40002400 	.word	0x40002400

08002598 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80025a0:	2300      	movs	r3, #0
 80025a2:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80025a4:	e00b      	b.n	80025be <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	2200      	movs	r2, #0
 80025aa:	2100      	movs	r1, #0
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f000 fa5f 	bl	8002a70 <WriteChar>

    /* Point on the next character */
    ptr++;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3301      	adds	r3, #1
 80025b6:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	3301      	adds	r3, #1
 80025bc:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	bf14      	ite	ne
 80025c6:	2301      	movne	r3, #1
 80025c8:	2300      	moveq	r3, #0
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	2b05      	cmp	r3, #5
 80025d0:	bf94      	ite	ls
 80025d2:	2301      	movls	r3, #1
 80025d4:	2300      	movhi	r3, #0
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	4013      	ands	r3, r2
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1e2      	bne.n	80025a6 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80025e0:	4803      	ldr	r0, [pc, #12]	; (80025f0 <BSP_LCD_GLASS_DisplayString+0x58>)
 80025e2:	f005 faac 	bl	8007b3e <HAL_LCD_UpdateDisplayRequest>
}
 80025e6:	bf00      	nop
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	200084ec 	.word	0x200084ec

080025f4 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80025f8:	4802      	ldr	r0, [pc, #8]	; (8002604 <BSP_LCD_GLASS_Clear+0x10>)
 80025fa:	f005 fa4a 	bl	8007a92 <HAL_LCD_Clear>
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	200084ec 	.word	0x200084ec

08002608 <BSP_LCD_GLASS_ScrollSentence>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_ScrollSentence(uint8_t* ptr, uint16_t nScroll, uint16_t ScrollSpeed)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	807b      	strh	r3, [r7, #2]
 8002614:	4613      	mov	r3, r2
 8002616:	803b      	strh	r3, [r7, #0]
  uint8_t repetition = 0, nbrchar = 0, sizestr = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	75fb      	strb	r3, [r7, #23]
 800261c:	2300      	movs	r3, #0
 800261e:	75bb      	strb	r3, [r7, #22]
 8002620:	2300      	movs	r3, #0
 8002622:	757b      	strb	r3, [r7, #21]
  uint8_t* ptr1;
  uint8_t str[6] = "";
 8002624:	2300      	movs	r3, #0
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	2300      	movs	r3, #0
 800262a:	81bb      	strh	r3, [r7, #12]

  /* Reset interrupt variable in case key was press before entering function */
  bLCDGlass_KeyPressed = 0;
 800262c:	4b4e      	ldr	r3, [pc, #312]	; (8002768 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 800262e:	2200      	movs	r2, #0
 8002630:	701a      	strb	r2, [r3, #0]

  if(ptr == 0)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2b00      	cmp	r3, #0
 8002636:	f000 8092 	beq.w	800275e <BSP_LCD_GLASS_ScrollSentence+0x156>
  {
    return;
  }

  /* To calculate end of string */
  for(ptr1 = ptr, sizestr = 0; *ptr1 != 0; sizestr++, ptr1++);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	2300      	movs	r3, #0
 8002640:	757b      	strb	r3, [r7, #21]
 8002642:	e005      	b.n	8002650 <BSP_LCD_GLASS_ScrollSentence+0x48>
 8002644:	7d7b      	ldrb	r3, [r7, #21]
 8002646:	3301      	adds	r3, #1
 8002648:	757b      	strb	r3, [r7, #21]
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	3301      	adds	r3, #1
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1f5      	bne.n	8002644 <BSP_LCD_GLASS_ScrollSentence+0x3c>

  ptr1 = ptr;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	613b      	str	r3, [r7, #16]

  BSP_LCD_GLASS_DisplayString(str);
 800265c:	f107 0308 	add.w	r3, r7, #8
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff ff99 	bl	8002598 <BSP_LCD_GLASS_DisplayString>
  HAL_Delay(ScrollSpeed);
 8002666:	883b      	ldrh	r3, [r7, #0]
 8002668:	4618      	mov	r0, r3
 800266a:	f001 fae3 	bl	8003c34 <HAL_Delay>

  /* To shift the string for scrolling display*/
  for (repetition = 0; repetition < nScroll; repetition++)
 800266e:	2300      	movs	r3, #0
 8002670:	75fb      	strb	r3, [r7, #23]
 8002672:	e06e      	b.n	8002752 <BSP_LCD_GLASS_ScrollSentence+0x14a>
  {
    for(nbrchar = 0; nbrchar < sizestr; nbrchar++)
 8002674:	2300      	movs	r3, #0
 8002676:	75bb      	strb	r3, [r7, #22]
 8002678:	e064      	b.n	8002744 <BSP_LCD_GLASS_ScrollSentence+0x13c>
    {
      *(str) =* (ptr1+((nbrchar+1)%sizestr));
 800267a:	7dbb      	ldrb	r3, [r7, #22]
 800267c:	3301      	adds	r3, #1
 800267e:	7d7a      	ldrb	r2, [r7, #21]
 8002680:	fb93 f1f2 	sdiv	r1, r3, r2
 8002684:	fb02 f201 	mul.w	r2, r2, r1
 8002688:	1a9b      	subs	r3, r3, r2
 800268a:	461a      	mov	r2, r3
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	4413      	add	r3, r2
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	723b      	strb	r3, [r7, #8]
      *(str+1) =* (ptr1+((nbrchar+2)%sizestr));
 8002694:	7dbb      	ldrb	r3, [r7, #22]
 8002696:	3302      	adds	r3, #2
 8002698:	7d7a      	ldrb	r2, [r7, #21]
 800269a:	fb93 f1f2 	sdiv	r1, r3, r2
 800269e:	fb02 f201 	mul.w	r2, r2, r1
 80026a2:	1a9b      	subs	r3, r3, r2
 80026a4:	461a      	mov	r2, r3
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	4413      	add	r3, r2
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	727b      	strb	r3, [r7, #9]
      *(str+2) =* (ptr1+((nbrchar+3)%sizestr));
 80026ae:	7dbb      	ldrb	r3, [r7, #22]
 80026b0:	3303      	adds	r3, #3
 80026b2:	7d7a      	ldrb	r2, [r7, #21]
 80026b4:	fb93 f1f2 	sdiv	r1, r3, r2
 80026b8:	fb02 f201 	mul.w	r2, r2, r1
 80026bc:	1a9b      	subs	r3, r3, r2
 80026be:	461a      	mov	r2, r3
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	4413      	add	r3, r2
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	72bb      	strb	r3, [r7, #10]
      *(str+3) =* (ptr1+((nbrchar+4)%sizestr));
 80026c8:	7dbb      	ldrb	r3, [r7, #22]
 80026ca:	3304      	adds	r3, #4
 80026cc:	7d7a      	ldrb	r2, [r7, #21]
 80026ce:	fb93 f1f2 	sdiv	r1, r3, r2
 80026d2:	fb02 f201 	mul.w	r2, r2, r1
 80026d6:	1a9b      	subs	r3, r3, r2
 80026d8:	461a      	mov	r2, r3
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4413      	add	r3, r2
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	72fb      	strb	r3, [r7, #11]
      *(str+4) =* (ptr1+((nbrchar+5)%sizestr));
 80026e2:	7dbb      	ldrb	r3, [r7, #22]
 80026e4:	3305      	adds	r3, #5
 80026e6:	7d7a      	ldrb	r2, [r7, #21]
 80026e8:	fb93 f1f2 	sdiv	r1, r3, r2
 80026ec:	fb02 f201 	mul.w	r2, r2, r1
 80026f0:	1a9b      	subs	r3, r3, r2
 80026f2:	461a      	mov	r2, r3
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	4413      	add	r3, r2
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	733b      	strb	r3, [r7, #12]
      *(str+5) =* (ptr1+((nbrchar+6)%sizestr));
 80026fc:	7dbb      	ldrb	r3, [r7, #22]
 80026fe:	3306      	adds	r3, #6
 8002700:	7d7a      	ldrb	r2, [r7, #21]
 8002702:	fb93 f1f2 	sdiv	r1, r3, r2
 8002706:	fb02 f201 	mul.w	r2, r2, r1
 800270a:	1a9b      	subs	r3, r3, r2
 800270c:	461a      	mov	r2, r3
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	4413      	add	r3, r2
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	737b      	strb	r3, [r7, #13]
      BSP_LCD_GLASS_Clear();
 8002716:	f7ff ff6d 	bl	80025f4 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString(str);
 800271a:	f107 0308 	add.w	r3, r7, #8
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff ff3a 	bl	8002598 <BSP_LCD_GLASS_DisplayString>

      /* user button pressed stop the scrolling sentence */
      if(bLCDGlass_KeyPressed)
 8002724:	4b10      	ldr	r3, [pc, #64]	; (8002768 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <BSP_LCD_GLASS_ScrollSentence+0x12e>
      {
        bLCDGlass_KeyPressed = 0;
 800272e:	4b0e      	ldr	r3, [pc, #56]	; (8002768 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8002730:	2200      	movs	r2, #0
 8002732:	701a      	strb	r2, [r3, #0]
        return;
 8002734:	e014      	b.n	8002760 <BSP_LCD_GLASS_ScrollSentence+0x158>
      }
       HAL_Delay(ScrollSpeed);
 8002736:	883b      	ldrh	r3, [r7, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f001 fa7b 	bl	8003c34 <HAL_Delay>
    for(nbrchar = 0; nbrchar < sizestr; nbrchar++)
 800273e:	7dbb      	ldrb	r3, [r7, #22]
 8002740:	3301      	adds	r3, #1
 8002742:	75bb      	strb	r3, [r7, #22]
 8002744:	7dba      	ldrb	r2, [r7, #22]
 8002746:	7d7b      	ldrb	r3, [r7, #21]
 8002748:	429a      	cmp	r2, r3
 800274a:	d396      	bcc.n	800267a <BSP_LCD_GLASS_ScrollSentence+0x72>
  for (repetition = 0; repetition < nScroll; repetition++)
 800274c:	7dfb      	ldrb	r3, [r7, #23]
 800274e:	3301      	adds	r3, #1
 8002750:	75fb      	strb	r3, [r7, #23]
 8002752:	7dfb      	ldrb	r3, [r7, #23]
 8002754:	b29b      	uxth	r3, r3
 8002756:	887a      	ldrh	r2, [r7, #2]
 8002758:	429a      	cmp	r2, r3
 800275a:	d88b      	bhi.n	8002674 <BSP_LCD_GLASS_ScrollSentence+0x6c>
 800275c:	e000      	b.n	8002760 <BSP_LCD_GLASS_ScrollSentence+0x158>
    return;
 800275e:	bf00      	nop
    }
  }
}
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	20000180 	.word	0x20000180

0800276c <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b0c0      	sub	sp, #256	; 0x100
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002774:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002784:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002788:	2244      	movs	r2, #68	; 0x44
 800278a:	2100      	movs	r1, #0
 800278c:	4618      	mov	r0, r3
 800278e:	f00b fe71 	bl	800e474 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8002792:	f107 0320 	add.w	r3, r7, #32
 8002796:	2288      	movs	r2, #136	; 0x88
 8002798:	2100      	movs	r1, #0
 800279a:	4618      	mov	r0, r3
 800279c:	f00b fe6a 	bl	800e474 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80027a0:	4b51      	ldr	r3, [pc, #324]	; (80028e8 <LCD_MspInit+0x17c>)
 80027a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a4:	4a50      	ldr	r2, [pc, #320]	; (80028e8 <LCD_MspInit+0x17c>)
 80027a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027aa:	6593      	str	r3, [r2, #88]	; 0x58
 80027ac:	4b4e      	ldr	r3, [pc, #312]	; (80028e8 <LCD_MspInit+0x17c>)
 80027ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80027b8:	2304      	movs	r3, #4
 80027ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80027c4:	2301      	movs	r3, #1
 80027c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80027ca:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80027ce:	4618      	mov	r0, r3
 80027d0:	f006 fa34 	bl	8008c3c <HAL_RCC_OscConfig>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d000      	beq.n	80027dc <LCD_MspInit+0x70>
  {
    while(1);
 80027da:	e7fe      	b.n	80027da <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80027dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027e0:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80027e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80027ea:	f107 0320 	add.w	r3, r7, #32
 80027ee:	4618      	mov	r0, r3
 80027f0:	f007 f80e 	bl	8009810 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f4:	4b3c      	ldr	r3, [pc, #240]	; (80028e8 <LCD_MspInit+0x17c>)
 80027f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f8:	4a3b      	ldr	r2, [pc, #236]	; (80028e8 <LCD_MspInit+0x17c>)
 80027fa:	f043 0301 	orr.w	r3, r3, #1
 80027fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002800:	4b39      	ldr	r3, [pc, #228]	; (80028e8 <LCD_MspInit+0x17c>)
 8002802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	61bb      	str	r3, [r7, #24]
 800280a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800280c:	4b36      	ldr	r3, [pc, #216]	; (80028e8 <LCD_MspInit+0x17c>)
 800280e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002810:	4a35      	ldr	r2, [pc, #212]	; (80028e8 <LCD_MspInit+0x17c>)
 8002812:	f043 0302 	orr.w	r3, r3, #2
 8002816:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002818:	4b33      	ldr	r3, [pc, #204]	; (80028e8 <LCD_MspInit+0x17c>)
 800281a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002824:	4b30      	ldr	r3, [pc, #192]	; (80028e8 <LCD_MspInit+0x17c>)
 8002826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002828:	4a2f      	ldr	r2, [pc, #188]	; (80028e8 <LCD_MspInit+0x17c>)
 800282a:	f043 0304 	orr.w	r3, r3, #4
 800282e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002830:	4b2d      	ldr	r3, [pc, #180]	; (80028e8 <LCD_MspInit+0x17c>)
 8002832:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	613b      	str	r3, [r7, #16]
 800283a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800283c:	4b2a      	ldr	r3, [pc, #168]	; (80028e8 <LCD_MspInit+0x17c>)
 800283e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002840:	4a29      	ldr	r2, [pc, #164]	; (80028e8 <LCD_MspInit+0x17c>)
 8002842:	f043 0308 	orr.w	r3, r3, #8
 8002846:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002848:	4b27      	ldr	r3, [pc, #156]	; (80028e8 <LCD_MspInit+0x17c>)
 800284a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002854:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002858:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800285c:	2302      	movs	r3, #2
 800285e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002862:	2300      	movs	r3, #0
 8002864:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8002868:	2303      	movs	r3, #3
 800286a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800286e:	230b      	movs	r3, #11
 8002870:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002874:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002878:	4619      	mov	r1, r3
 800287a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800287e:	f002 facb 	bl	8004e18 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8002882:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002886:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800288a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800288e:	4619      	mov	r1, r3
 8002890:	4816      	ldr	r0, [pc, #88]	; (80028ec <LCD_MspInit+0x180>)
 8002892:	f002 fac1 	bl	8004e18 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002896:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800289a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800289e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80028a2:	4619      	mov	r1, r3
 80028a4:	4812      	ldr	r0, [pc, #72]	; (80028f0 <LCD_MspInit+0x184>)
 80028a6:	f002 fab7 	bl	8004e18 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80028aa:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80028ae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80028b2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80028b6:	4619      	mov	r1, r3
 80028b8:	480e      	ldr	r0, [pc, #56]	; (80028f4 <LCD_MspInit+0x188>)
 80028ba:	f002 faad 	bl	8004e18 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80028be:	2002      	movs	r0, #2
 80028c0:	f001 f9b8 	bl	8003c34 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80028c4:	4b08      	ldr	r3, [pc, #32]	; (80028e8 <LCD_MspInit+0x17c>)
 80028c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c8:	4a07      	ldr	r2, [pc, #28]	; (80028e8 <LCD_MspInit+0x17c>)
 80028ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028ce:	6593      	str	r3, [r2, #88]	; 0x58
 80028d0:	4b05      	ldr	r3, [pc, #20]	; (80028e8 <LCD_MspInit+0x17c>)
 80028d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028d8:	60bb      	str	r3, [r7, #8]
 80028da:	68bb      	ldr	r3, [r7, #8]
}
 80028dc:	bf00      	nop
 80028de:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40021000 	.word	0x40021000
 80028ec:	48000400 	.word	0x48000400
 80028f0:	48000800 	.word	0x48000800
 80028f4:	48000c00 	.word	0x48000c00

080028f8 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	70fb      	strb	r3, [r7, #3]
 8002904:	4613      	mov	r3, r2
 8002906:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002908:	2300      	movs	r3, #0
 800290a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	737b      	strb	r3, [r7, #13]
 8002910:	2300      	movs	r3, #0
 8002912:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b2d      	cmp	r3, #45	; 0x2d
 800291a:	d03c      	beq.n	8002996 <Convert+0x9e>
 800291c:	2b2d      	cmp	r3, #45	; 0x2d
 800291e:	dc0f      	bgt.n	8002940 <Convert+0x48>
 8002920:	2b28      	cmp	r3, #40	; 0x28
 8002922:	d026      	beq.n	8002972 <Convert+0x7a>
 8002924:	2b28      	cmp	r3, #40	; 0x28
 8002926:	dc04      	bgt.n	8002932 <Convert+0x3a>
 8002928:	2b20      	cmp	r3, #32
 800292a:	d01b      	beq.n	8002964 <Convert+0x6c>
 800292c:	2b25      	cmp	r3, #37	; 0x25
 800292e:	d03d      	beq.n	80029ac <Convert+0xb4>
 8002930:	e04c      	b.n	80029cc <Convert+0xd4>
 8002932:	2b2a      	cmp	r3, #42	; 0x2a
 8002934:	d019      	beq.n	800296a <Convert+0x72>
 8002936:	2b2a      	cmp	r3, #42	; 0x2a
 8002938:	db1e      	blt.n	8002978 <Convert+0x80>
 800293a:	2b2b      	cmp	r3, #43	; 0x2b
 800293c:	d02f      	beq.n	800299e <Convert+0xa6>
 800293e:	e045      	b.n	80029cc <Convert+0xd4>
 8002940:	2b64      	cmp	r3, #100	; 0x64
 8002942:	d01c      	beq.n	800297e <Convert+0x86>
 8002944:	2b64      	cmp	r3, #100	; 0x64
 8002946:	dc06      	bgt.n	8002956 <Convert+0x5e>
 8002948:	2b2f      	cmp	r3, #47	; 0x2f
 800294a:	d02c      	beq.n	80029a6 <Convert+0xae>
 800294c:	2b2f      	cmp	r3, #47	; 0x2f
 800294e:	db3d      	blt.n	80029cc <Convert+0xd4>
 8002950:	2b39      	cmp	r3, #57	; 0x39
 8002952:	dc3b      	bgt.n	80029cc <Convert+0xd4>
 8002954:	e032      	b.n	80029bc <Convert+0xc4>
 8002956:	2b6e      	cmp	r3, #110	; 0x6e
 8002958:	d019      	beq.n	800298e <Convert+0x96>
 800295a:	2bff      	cmp	r3, #255	; 0xff
 800295c:	d02a      	beq.n	80029b4 <Convert+0xbc>
 800295e:	2b6d      	cmp	r3, #109	; 0x6d
 8002960:	d011      	beq.n	8002986 <Convert+0x8e>
 8002962:	e033      	b.n	80029cc <Convert+0xd4>
    {
    case ' ' :
      ch = 0x00;
 8002964:	2300      	movs	r3, #0
 8002966:	81fb      	strh	r3, [r7, #14]
      break;
 8002968:	e04f      	b.n	8002a0a <Convert+0x112>

    case '*':
      ch = C_STAR;
 800296a:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 800296e:	81fb      	strh	r3, [r7, #14]
      break;
 8002970:	e04b      	b.n	8002a0a <Convert+0x112>

    case '(' :
      ch = C_OPENPARMAP;
 8002972:	2328      	movs	r3, #40	; 0x28
 8002974:	81fb      	strh	r3, [r7, #14]
      break;
 8002976:	e048      	b.n	8002a0a <Convert+0x112>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002978:	2311      	movs	r3, #17
 800297a:	81fb      	strh	r3, [r7, #14]
      break;
 800297c:	e045      	b.n	8002a0a <Convert+0x112>

    case 'd' :
      ch = C_DMAP;
 800297e:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002982:	81fb      	strh	r3, [r7, #14]
      break;
 8002984:	e041      	b.n	8002a0a <Convert+0x112>

    case 'm' :
      ch = C_MMAP;
 8002986:	f24b 2310 	movw	r3, #45584	; 0xb210
 800298a:	81fb      	strh	r3, [r7, #14]
      break;
 800298c:	e03d      	b.n	8002a0a <Convert+0x112>

    case 'n' :
      ch = C_NMAP;
 800298e:	f242 2310 	movw	r3, #8720	; 0x2210
 8002992:	81fb      	strh	r3, [r7, #14]
      break;
 8002994:	e039      	b.n	8002a0a <Convert+0x112>
    case 'µ' :
      ch = C_UMAP;
      break;

    case '-' :
      ch = C_MINUS;
 8002996:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800299a:	81fb      	strh	r3, [r7, #14]
      break;
 800299c:	e035      	b.n	8002a0a <Convert+0x112>

    case '+' :
      ch = C_PLUS;
 800299e:	f24a 0314 	movw	r3, #40980	; 0xa014
 80029a2:	81fb      	strh	r3, [r7, #14]
      break;
 80029a4:	e031      	b.n	8002a0a <Convert+0x112>

    case '/' :
      ch = C_SLATCH;
 80029a6:	23c0      	movs	r3, #192	; 0xc0
 80029a8:	81fb      	strh	r3, [r7, #14]
      break;
 80029aa:	e02e      	b.n	8002a0a <Convert+0x112>

    case '°' :
      ch = C_PERCENT_1;
      break;
    case '%' :
      ch = C_PERCENT_2;
 80029ac:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80029b0:	81fb      	strh	r3, [r7, #14]
      break;
 80029b2:	e02a      	b.n	8002a0a <Convert+0x112>
    case 255 :
      ch = C_FULL;
 80029b4:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80029b8:	81fb      	strh	r3, [r7, #14]
      break ;
 80029ba:	e026      	b.n	8002a0a <Convert+0x112>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	3b30      	subs	r3, #48	; 0x30
 80029c2:	4a28      	ldr	r2, [pc, #160]	; (8002a64 <Convert+0x16c>)
 80029c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029c8:	81fb      	strh	r3, [r7, #14]
      break;
 80029ca:	e01e      	b.n	8002a0a <Convert+0x112>

    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b5a      	cmp	r3, #90	; 0x5a
 80029d2:	d80a      	bhi.n	80029ea <Convert+0xf2>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b40      	cmp	r3, #64	; 0x40
 80029da:	d906      	bls.n	80029ea <Convert+0xf2>
      {
        ch = CapLetterMap[*Char - 'A'];
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	3b41      	subs	r3, #65	; 0x41
 80029e2:	4a21      	ldr	r2, [pc, #132]	; (8002a68 <Convert+0x170>)
 80029e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029e8:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b7a      	cmp	r3, #122	; 0x7a
 80029f0:	d80a      	bhi.n	8002a08 <Convert+0x110>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b60      	cmp	r3, #96	; 0x60
 80029f8:	d906      	bls.n	8002a08 <Convert+0x110>
      {
        ch = CapLetterMap[*Char - 'a'];
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	3b61      	subs	r3, #97	; 0x61
 8002a00:	4a19      	ldr	r2, [pc, #100]	; (8002a68 <Convert+0x170>)
 8002a02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a06:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002a08:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002a0a:	78fb      	ldrb	r3, [r7, #3]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d103      	bne.n	8002a18 <Convert+0x120>
  {
    ch |= 0x0002;
 8002a10:	89fb      	ldrh	r3, [r7, #14]
 8002a12:	f043 0302 	orr.w	r3, r3, #2
 8002a16:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002a18:	78bb      	ldrb	r3, [r7, #2]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d103      	bne.n	8002a26 <Convert+0x12e>
  {
    ch |= 0x0020;
 8002a1e:	89fb      	ldrh	r3, [r7, #14]
 8002a20:	f043 0320 	orr.w	r3, r3, #32
 8002a24:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8002a26:	230c      	movs	r3, #12
 8002a28:	737b      	strb	r3, [r7, #13]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	733b      	strb	r3, [r7, #12]
 8002a2e:	e010      	b.n	8002a52 <Convert+0x15a>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002a30:	89fa      	ldrh	r2, [r7, #14]
 8002a32:	7b7b      	ldrb	r3, [r7, #13]
 8002a34:	fa42 f303 	asr.w	r3, r2, r3
 8002a38:	461a      	mov	r2, r3
 8002a3a:	7b3b      	ldrb	r3, [r7, #12]
 8002a3c:	f002 020f 	and.w	r2, r2, #15
 8002a40:	490a      	ldr	r1, [pc, #40]	; (8002a6c <Convert+0x174>)
 8002a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8002a46:	7b7b      	ldrb	r3, [r7, #13]
 8002a48:	3b04      	subs	r3, #4
 8002a4a:	737b      	strb	r3, [r7, #13]
 8002a4c:	7b3b      	ldrb	r3, [r7, #12]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	733b      	strb	r3, [r7, #12]
 8002a52:	7b3b      	ldrb	r3, [r7, #12]
 8002a54:	2b03      	cmp	r3, #3
 8002a56:	d9eb      	bls.n	8002a30 <Convert+0x138>
  }
}
 8002a58:	bf00      	nop
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	0800ed5c 	.word	0x0800ed5c
 8002a68:	0800ed28 	.word	0x0800ed28
 8002a6c:	200084dc 	.word	0x200084dc

08002a70 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	4608      	mov	r0, r1
 8002a7a:	4611      	mov	r1, r2
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4603      	mov	r3, r0
 8002a80:	70fb      	strb	r3, [r7, #3]
 8002a82:	460b      	mov	r3, r1
 8002a84:	70bb      	strb	r3, [r7, #2]
 8002a86:	4613      	mov	r3, r2
 8002a88:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002a8e:	78ba      	ldrb	r2, [r7, #2]
 8002a90:	78fb      	ldrb	r3, [r7, #3]
 8002a92:	4619      	mov	r1, r3
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ff2f 	bl	80028f8 <Convert>

  switch (Position)
 8002a9a:	787b      	ldrb	r3, [r7, #1]
 8002a9c:	2b05      	cmp	r3, #5
 8002a9e:	f200 835b 	bhi.w	8003158 <WriteChar+0x6e8>
 8002aa2:	a201      	add	r2, pc, #4	; (adr r2, 8002aa8 <WriteChar+0x38>)
 8002aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa8:	08002ac1 	.word	0x08002ac1
 8002aac:	08002bbb 	.word	0x08002bbb
 8002ab0:	08002cd5 	.word	0x08002cd5
 8002ab4:	08002dd7 	.word	0x08002dd7
 8002ab8:	08002f05 	.word	0x08002f05
 8002abc:	0800304f 	.word	0x0800304f
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ac0:	4b80      	ldr	r3, [pc, #512]	; (8002cc4 <WriteChar+0x254>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	011b      	lsls	r3, r3, #4
 8002ac6:	f003 0210 	and.w	r2, r3, #16
 8002aca:	4b7e      	ldr	r3, [pc, #504]	; (8002cc4 <WriteChar+0x254>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	085b      	lsrs	r3, r3, #1
 8002ad0:	05db      	lsls	r3, r3, #23
 8002ad2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ad6:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002ad8:	4b7a      	ldr	r3, [pc, #488]	; (8002cc4 <WriteChar+0x254>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	089b      	lsrs	r3, r3, #2
 8002ade:	059b      	lsls	r3, r3, #22
 8002ae0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	4b77      	ldr	r3, [pc, #476]	; (8002cc4 <WriteChar+0x254>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4a74      	ldr	r2, [pc, #464]	; (8002cc8 <WriteChar+0x258>)
 8002af6:	2100      	movs	r1, #0
 8002af8:	4874      	ldr	r0, [pc, #464]	; (8002ccc <WriteChar+0x25c>)
 8002afa:	f004 ff6f 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002afe:	4b71      	ldr	r3, [pc, #452]	; (8002cc4 <WriteChar+0x254>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	f003 0210 	and.w	r2, r3, #16
 8002b08:	4b6e      	ldr	r3, [pc, #440]	; (8002cc4 <WriteChar+0x254>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	085b      	lsrs	r3, r3, #1
 8002b0e:	05db      	lsls	r3, r3, #23
 8002b10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b14:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b16:	4b6b      	ldr	r3, [pc, #428]	; (8002cc4 <WriteChar+0x254>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	089b      	lsrs	r3, r3, #2
 8002b1c:	059b      	lsls	r3, r3, #22
 8002b1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b22:	431a      	orrs	r2, r3
 8002b24:	4b67      	ldr	r3, [pc, #412]	; (8002cc4 <WriteChar+0x254>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4a65      	ldr	r2, [pc, #404]	; (8002cc8 <WriteChar+0x258>)
 8002b34:	2102      	movs	r1, #2
 8002b36:	4865      	ldr	r0, [pc, #404]	; (8002ccc <WriteChar+0x25c>)
 8002b38:	f004 ff50 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b3c:	4b61      	ldr	r3, [pc, #388]	; (8002cc4 <WriteChar+0x254>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	f003 0210 	and.w	r2, r3, #16
 8002b46:	4b5f      	ldr	r3, [pc, #380]	; (8002cc4 <WriteChar+0x254>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	085b      	lsrs	r3, r3, #1
 8002b4c:	05db      	lsls	r3, r3, #23
 8002b4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b52:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b54:	4b5b      	ldr	r3, [pc, #364]	; (8002cc4 <WriteChar+0x254>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	089b      	lsrs	r3, r3, #2
 8002b5a:	059b      	lsls	r3, r3, #22
 8002b5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b60:	431a      	orrs	r2, r3
 8002b62:	4b58      	ldr	r3, [pc, #352]	; (8002cc4 <WriteChar+0x254>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	4a55      	ldr	r2, [pc, #340]	; (8002cc8 <WriteChar+0x258>)
 8002b72:	2104      	movs	r1, #4
 8002b74:	4855      	ldr	r0, [pc, #340]	; (8002ccc <WriteChar+0x25c>)
 8002b76:	f004 ff31 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b7a:	4b52      	ldr	r3, [pc, #328]	; (8002cc4 <WriteChar+0x254>)
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	011b      	lsls	r3, r3, #4
 8002b80:	f003 0210 	and.w	r2, r3, #16
 8002b84:	4b4f      	ldr	r3, [pc, #316]	; (8002cc4 <WriteChar+0x254>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	085b      	lsrs	r3, r3, #1
 8002b8a:	05db      	lsls	r3, r3, #23
 8002b8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b90:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b92:	4b4c      	ldr	r3, [pc, #304]	; (8002cc4 <WriteChar+0x254>)
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	089b      	lsrs	r3, r3, #2
 8002b98:	059b      	lsls	r3, r3, #22
 8002b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	4b48      	ldr	r3, [pc, #288]	; (8002cc4 <WriteChar+0x254>)
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	4a46      	ldr	r2, [pc, #280]	; (8002cc8 <WriteChar+0x258>)
 8002bb0:	2106      	movs	r1, #6
 8002bb2:	4846      	ldr	r0, [pc, #280]	; (8002ccc <WriteChar+0x25c>)
 8002bb4:	f004 ff12 	bl	80079dc <HAL_LCD_Write>
      break;
 8002bb8:	e2cf      	b.n	800315a <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bba:	4b42      	ldr	r3, [pc, #264]	; (8002cc4 <WriteChar+0x254>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	019b      	lsls	r3, r3, #6
 8002bc0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002bc4:	4b3f      	ldr	r3, [pc, #252]	; (8002cc4 <WriteChar+0x254>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	085b      	lsrs	r3, r3, #1
 8002bca:	035b      	lsls	r3, r3, #13
 8002bcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bd0:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002bd2:	4b3c      	ldr	r3, [pc, #240]	; (8002cc4 <WriteChar+0x254>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	089b      	lsrs	r3, r3, #2
 8002bd8:	031b      	lsls	r3, r3, #12
 8002bda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bde:	431a      	orrs	r2, r3
 8002be0:	4b38      	ldr	r3, [pc, #224]	; (8002cc4 <WriteChar+0x254>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	08db      	lsrs	r3, r3, #3
 8002be6:	015b      	lsls	r3, r3, #5
 8002be8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	4a37      	ldr	r2, [pc, #220]	; (8002cd0 <WriteChar+0x260>)
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	4835      	ldr	r0, [pc, #212]	; (8002ccc <WriteChar+0x25c>)
 8002bf8:	f004 fef0 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bfc:	4b31      	ldr	r3, [pc, #196]	; (8002cc4 <WriteChar+0x254>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	019b      	lsls	r3, r3, #6
 8002c02:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c06:	4b2f      	ldr	r3, [pc, #188]	; (8002cc4 <WriteChar+0x254>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	085b      	lsrs	r3, r3, #1
 8002c0c:	035b      	lsls	r3, r3, #13
 8002c0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c12:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c14:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <WriteChar+0x254>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	089b      	lsrs	r3, r3, #2
 8002c1a:	031b      	lsls	r3, r3, #12
 8002c1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c20:	431a      	orrs	r2, r3
 8002c22:	4b28      	ldr	r3, [pc, #160]	; (8002cc4 <WriteChar+0x254>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	08db      	lsrs	r3, r3, #3
 8002c28:	015b      	lsls	r3, r3, #5
 8002c2a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	4a26      	ldr	r2, [pc, #152]	; (8002cd0 <WriteChar+0x260>)
 8002c36:	2102      	movs	r1, #2
 8002c38:	4824      	ldr	r0, [pc, #144]	; (8002ccc <WriteChar+0x25c>)
 8002c3a:	f004 fecf 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c3e:	4b21      	ldr	r3, [pc, #132]	; (8002cc4 <WriteChar+0x254>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	019b      	lsls	r3, r3, #6
 8002c44:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c48:	4b1e      	ldr	r3, [pc, #120]	; (8002cc4 <WriteChar+0x254>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	085b      	lsrs	r3, r3, #1
 8002c4e:	035b      	lsls	r3, r3, #13
 8002c50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c54:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c56:	4b1b      	ldr	r3, [pc, #108]	; (8002cc4 <WriteChar+0x254>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	089b      	lsrs	r3, r3, #2
 8002c5c:	031b      	lsls	r3, r3, #12
 8002c5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c62:	431a      	orrs	r2, r3
 8002c64:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <WriteChar+0x254>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	08db      	lsrs	r3, r3, #3
 8002c6a:	015b      	lsls	r3, r3, #5
 8002c6c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	4a16      	ldr	r2, [pc, #88]	; (8002cd0 <WriteChar+0x260>)
 8002c78:	2104      	movs	r1, #4
 8002c7a:	4814      	ldr	r0, [pc, #80]	; (8002ccc <WriteChar+0x25c>)
 8002c7c:	f004 feae 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c80:	4b10      	ldr	r3, [pc, #64]	; (8002cc4 <WriteChar+0x254>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	019b      	lsls	r3, r3, #6
 8002c86:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c8a:	4b0e      	ldr	r3, [pc, #56]	; (8002cc4 <WriteChar+0x254>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	085b      	lsrs	r3, r3, #1
 8002c90:	035b      	lsls	r3, r3, #13
 8002c92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c96:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c98:	4b0a      	ldr	r3, [pc, #40]	; (8002cc4 <WriteChar+0x254>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	089b      	lsrs	r3, r3, #2
 8002c9e:	031b      	lsls	r3, r3, #12
 8002ca0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	4b07      	ldr	r3, [pc, #28]	; (8002cc4 <WriteChar+0x254>)
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	08db      	lsrs	r3, r3, #3
 8002cac:	015b      	lsls	r3, r3, #5
 8002cae:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4a05      	ldr	r2, [pc, #20]	; (8002cd0 <WriteChar+0x260>)
 8002cba:	2106      	movs	r1, #6
 8002cbc:	4803      	ldr	r0, [pc, #12]	; (8002ccc <WriteChar+0x25c>)
 8002cbe:	f004 fe8d 	bl	80079dc <HAL_LCD_Write>
      break;
 8002cc2:	e24a      	b.n	800315a <WriteChar+0x6ea>
 8002cc4:	200084dc 	.word	0x200084dc
 8002cc8:	ff3fffe7 	.word	0xff3fffe7
 8002ccc:	200084ec 	.word	0x200084ec
 8002cd0:	ffffcf9f 	.word	0xffffcf9f

    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002cd4:	4b88      	ldr	r3, [pc, #544]	; (8002ef8 <WriteChar+0x488>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	03db      	lsls	r3, r3, #15
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	4b86      	ldr	r3, [pc, #536]	; (8002ef8 <WriteChar+0x488>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	085b      	lsrs	r3, r3, #1
 8002ce2:	075b      	lsls	r3, r3, #29
 8002ce4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ce8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002cea:	4b83      	ldr	r3, [pc, #524]	; (8002ef8 <WriteChar+0x488>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	089b      	lsrs	r3, r3, #2
 8002cf0:	071b      	lsls	r3, r3, #28
 8002cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	4b7f      	ldr	r3, [pc, #508]	; (8002ef8 <WriteChar+0x488>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	08db      	lsrs	r3, r3, #3
 8002cfe:	039b      	lsls	r3, r3, #14
 8002d00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4a7c      	ldr	r2, [pc, #496]	; (8002efc <WriteChar+0x48c>)
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	487c      	ldr	r0, [pc, #496]	; (8002f00 <WriteChar+0x490>)
 8002d10:	f004 fe64 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d14:	4b78      	ldr	r3, [pc, #480]	; (8002ef8 <WriteChar+0x488>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	03db      	lsls	r3, r3, #15
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	4b76      	ldr	r3, [pc, #472]	; (8002ef8 <WriteChar+0x488>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	085b      	lsrs	r3, r3, #1
 8002d22:	075b      	lsls	r3, r3, #29
 8002d24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d28:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d2a:	4b73      	ldr	r3, [pc, #460]	; (8002ef8 <WriteChar+0x488>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	089b      	lsrs	r3, r3, #2
 8002d30:	071b      	lsls	r3, r3, #28
 8002d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d36:	431a      	orrs	r2, r3
 8002d38:	4b6f      	ldr	r3, [pc, #444]	; (8002ef8 <WriteChar+0x488>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	08db      	lsrs	r3, r3, #3
 8002d3e:	039b      	lsls	r3, r3, #14
 8002d40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4a6c      	ldr	r2, [pc, #432]	; (8002efc <WriteChar+0x48c>)
 8002d4c:	2102      	movs	r1, #2
 8002d4e:	486c      	ldr	r0, [pc, #432]	; (8002f00 <WriteChar+0x490>)
 8002d50:	f004 fe44 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d54:	4b68      	ldr	r3, [pc, #416]	; (8002ef8 <WriteChar+0x488>)
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	03db      	lsls	r3, r3, #15
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	4b66      	ldr	r3, [pc, #408]	; (8002ef8 <WriteChar+0x488>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	085b      	lsrs	r3, r3, #1
 8002d62:	075b      	lsls	r3, r3, #29
 8002d64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d68:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d6a:	4b63      	ldr	r3, [pc, #396]	; (8002ef8 <WriteChar+0x488>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	089b      	lsrs	r3, r3, #2
 8002d70:	071b      	lsls	r3, r3, #28
 8002d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d76:	431a      	orrs	r2, r3
 8002d78:	4b5f      	ldr	r3, [pc, #380]	; (8002ef8 <WriteChar+0x488>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	08db      	lsrs	r3, r3, #3
 8002d7e:	039b      	lsls	r3, r3, #14
 8002d80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4a5c      	ldr	r2, [pc, #368]	; (8002efc <WriteChar+0x48c>)
 8002d8c:	2104      	movs	r1, #4
 8002d8e:	485c      	ldr	r0, [pc, #368]	; (8002f00 <WriteChar+0x490>)
 8002d90:	f004 fe24 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d94:	4b58      	ldr	r3, [pc, #352]	; (8002ef8 <WriteChar+0x488>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	03db      	lsls	r3, r3, #15
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	4b56      	ldr	r3, [pc, #344]	; (8002ef8 <WriteChar+0x488>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	085b      	lsrs	r3, r3, #1
 8002da2:	075b      	lsls	r3, r3, #29
 8002da4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002da8:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002daa:	4b53      	ldr	r3, [pc, #332]	; (8002ef8 <WriteChar+0x488>)
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	089b      	lsrs	r3, r3, #2
 8002db0:	071b      	lsls	r3, r3, #28
 8002db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db6:	431a      	orrs	r2, r3
 8002db8:	4b4f      	ldr	r3, [pc, #316]	; (8002ef8 <WriteChar+0x488>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	08db      	lsrs	r3, r3, #3
 8002dbe:	039b      	lsls	r3, r3, #14
 8002dc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4a4c      	ldr	r2, [pc, #304]	; (8002efc <WriteChar+0x48c>)
 8002dcc:	2106      	movs	r1, #6
 8002dce:	484c      	ldr	r0, [pc, #304]	; (8002f00 <WriteChar+0x490>)
 8002dd0:	f004 fe04 	bl	80079dc <HAL_LCD_Write>
      break;
 8002dd4:	e1c1      	b.n	800315a <WriteChar+0x6ea>

    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002dd6:	4b48      	ldr	r3, [pc, #288]	; (8002ef8 <WriteChar+0x488>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	07da      	lsls	r2, r3, #31
 8002ddc:	4b46      	ldr	r3, [pc, #280]	; (8002ef8 <WriteChar+0x488>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	08db      	lsrs	r3, r3, #3
 8002de2:	079b      	lsls	r3, r3, #30
 8002de4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002df2:	2100      	movs	r1, #0
 8002df4:	4842      	ldr	r0, [pc, #264]	; (8002f00 <WriteChar+0x490>)
 8002df6:	f004 fdf1 	bl	80079dc <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002dfa:	4b3f      	ldr	r3, [pc, #252]	; (8002ef8 <WriteChar+0x488>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0202 	and.w	r2, r3, #2
 8002e02:	4b3d      	ldr	r3, [pc, #244]	; (8002ef8 <WriteChar+0x488>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	089b      	lsrs	r3, r3, #2
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f06f 0203 	mvn.w	r2, #3
 8002e16:	2101      	movs	r1, #1
 8002e18:	4839      	ldr	r0, [pc, #228]	; (8002f00 <WriteChar+0x490>)
 8002e1a:	f004 fddf 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e1e:	4b36      	ldr	r3, [pc, #216]	; (8002ef8 <WriteChar+0x488>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	07da      	lsls	r2, r3, #31
 8002e24:	4b34      	ldr	r3, [pc, #208]	; (8002ef8 <WriteChar+0x488>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	08db      	lsrs	r3, r3, #3
 8002e2a:	079b      	lsls	r3, r3, #30
 8002e2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e30:	4313      	orrs	r3, r2
 8002e32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002e3a:	2102      	movs	r1, #2
 8002e3c:	4830      	ldr	r0, [pc, #192]	; (8002f00 <WriteChar+0x490>)
 8002e3e:	f004 fdcd 	bl	80079dc <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e42:	4b2d      	ldr	r3, [pc, #180]	; (8002ef8 <WriteChar+0x488>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f003 0202 	and.w	r2, r3, #2
 8002e4a:	4b2b      	ldr	r3, [pc, #172]	; (8002ef8 <WriteChar+0x488>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	089b      	lsrs	r3, r3, #2
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	4313      	orrs	r3, r2
 8002e56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f06f 0203 	mvn.w	r2, #3
 8002e5e:	2103      	movs	r1, #3
 8002e60:	4827      	ldr	r0, [pc, #156]	; (8002f00 <WriteChar+0x490>)
 8002e62:	f004 fdbb 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e66:	4b24      	ldr	r3, [pc, #144]	; (8002ef8 <WriteChar+0x488>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	07da      	lsls	r2, r3, #31
 8002e6c:	4b22      	ldr	r3, [pc, #136]	; (8002ef8 <WriteChar+0x488>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	08db      	lsrs	r3, r3, #3
 8002e72:	079b      	lsls	r3, r3, #30
 8002e74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002e82:	2104      	movs	r1, #4
 8002e84:	481e      	ldr	r0, [pc, #120]	; (8002f00 <WriteChar+0x490>)
 8002e86:	f004 fda9 	bl	80079dc <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e8a:	4b1b      	ldr	r3, [pc, #108]	; (8002ef8 <WriteChar+0x488>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 0202 	and.w	r2, r3, #2
 8002e92:	4b19      	ldr	r3, [pc, #100]	; (8002ef8 <WriteChar+0x488>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	089b      	lsrs	r3, r3, #2
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f06f 0203 	mvn.w	r2, #3
 8002ea6:	2105      	movs	r1, #5
 8002ea8:	4815      	ldr	r0, [pc, #84]	; (8002f00 <WriteChar+0x490>)
 8002eaa:	f004 fd97 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002eae:	4b12      	ldr	r3, [pc, #72]	; (8002ef8 <WriteChar+0x488>)
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	07da      	lsls	r2, r3, #31
 8002eb4:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <WriteChar+0x488>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	08db      	lsrs	r3, r3, #3
 8002eba:	079b      	lsls	r3, r3, #30
 8002ebc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002eca:	2106      	movs	r1, #6
 8002ecc:	480c      	ldr	r0, [pc, #48]	; (8002f00 <WriteChar+0x490>)
 8002ece:	f004 fd85 	bl	80079dc <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002ed2:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <WriteChar+0x488>)
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	f003 0202 	and.w	r2, r3, #2
 8002eda:	4b07      	ldr	r3, [pc, #28]	; (8002ef8 <WriteChar+0x488>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	089b      	lsrs	r3, r3, #2
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f06f 0203 	mvn.w	r2, #3
 8002eee:	2107      	movs	r1, #7
 8002ef0:	4803      	ldr	r0, [pc, #12]	; (8002f00 <WriteChar+0x490>)
 8002ef2:	f004 fd73 	bl	80079dc <HAL_LCD_Write>
      break;
 8002ef6:	e130      	b.n	800315a <WriteChar+0x6ea>
 8002ef8:	200084dc 	.word	0x200084dc
 8002efc:	cfff3fff 	.word	0xcfff3fff
 8002f00:	200084ec 	.word	0x200084ec

    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f04:	4b97      	ldr	r3, [pc, #604]	; (8003164 <WriteChar+0x6f4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	085b      	lsrs	r3, r3, #1
 8002f0a:	065b      	lsls	r3, r3, #25
 8002f0c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002f10:	4b94      	ldr	r3, [pc, #592]	; (8003164 <WriteChar+0x6f4>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	089b      	lsrs	r3, r3, #2
 8002f16:	061b      	lsls	r3, r3, #24
 8002f18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002f26:	2100      	movs	r1, #0
 8002f28:	488f      	ldr	r0, [pc, #572]	; (8003168 <WriteChar+0x6f8>)
 8002f2a:	f004 fd57 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f2e:	4b8d      	ldr	r3, [pc, #564]	; (8003164 <WriteChar+0x6f4>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	f003 0208 	and.w	r2, r3, #8
 8002f38:	4b8a      	ldr	r3, [pc, #552]	; (8003164 <WriteChar+0x6f4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	08db      	lsrs	r3, r3, #3
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	f003 0304 	and.w	r3, r3, #4
 8002f44:	4313      	orrs	r3, r2
 8002f46:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f06f 020c 	mvn.w	r2, #12
 8002f4e:	2101      	movs	r1, #1
 8002f50:	4885      	ldr	r0, [pc, #532]	; (8003168 <WriteChar+0x6f8>)
 8002f52:	f004 fd43 	bl	80079dc <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f56:	4b83      	ldr	r3, [pc, #524]	; (8003164 <WriteChar+0x6f4>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	085b      	lsrs	r3, r3, #1
 8002f5c:	065b      	lsls	r3, r3, #25
 8002f5e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002f62:	4b80      	ldr	r3, [pc, #512]	; (8003164 <WriteChar+0x6f4>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	089b      	lsrs	r3, r3, #2
 8002f68:	061b      	lsls	r3, r3, #24
 8002f6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002f78:	2102      	movs	r1, #2
 8002f7a:	487b      	ldr	r0, [pc, #492]	; (8003168 <WriteChar+0x6f8>)
 8002f7c:	f004 fd2e 	bl	80079dc <HAL_LCD_Write>

       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f80:	4b78      	ldr	r3, [pc, #480]	; (8003164 <WriteChar+0x6f4>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	f003 0208 	and.w	r2, r3, #8
 8002f8a:	4b76      	ldr	r3, [pc, #472]	; (8003164 <WriteChar+0x6f4>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	08db      	lsrs	r3, r3, #3
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	f003 0304 	and.w	r3, r3, #4
 8002f96:	4313      	orrs	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f06f 020c 	mvn.w	r2, #12
 8002fa0:	2103      	movs	r1, #3
 8002fa2:	4871      	ldr	r0, [pc, #452]	; (8003168 <WriteChar+0x6f8>)
 8002fa4:	f004 fd1a 	bl	80079dc <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002fa8:	4b6e      	ldr	r3, [pc, #440]	; (8003164 <WriteChar+0x6f4>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	085b      	lsrs	r3, r3, #1
 8002fae:	065b      	lsls	r3, r3, #25
 8002fb0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002fb4:	4b6b      	ldr	r3, [pc, #428]	; (8003164 <WriteChar+0x6f4>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	089b      	lsrs	r3, r3, #2
 8002fba:	061b      	lsls	r3, r3, #24
 8002fbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002fca:	2104      	movs	r1, #4
 8002fcc:	4866      	ldr	r0, [pc, #408]	; (8003168 <WriteChar+0x6f8>)
 8002fce:	f004 fd05 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002fd2:	4b64      	ldr	r3, [pc, #400]	; (8003164 <WriteChar+0x6f4>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	f003 0208 	and.w	r2, r3, #8
 8002fdc:	4b61      	ldr	r3, [pc, #388]	; (8003164 <WriteChar+0x6f4>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	08db      	lsrs	r3, r3, #3
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	f003 0304 	and.w	r3, r3, #4
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f06f 020c 	mvn.w	r2, #12
 8002ff2:	2105      	movs	r1, #5
 8002ff4:	485c      	ldr	r0, [pc, #368]	; (8003168 <WriteChar+0x6f8>)
 8002ff6:	f004 fcf1 	bl	80079dc <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002ffa:	4b5a      	ldr	r3, [pc, #360]	; (8003164 <WriteChar+0x6f4>)
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	085b      	lsrs	r3, r3, #1
 8003000:	065b      	lsls	r3, r3, #25
 8003002:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8003006:	4b57      	ldr	r3, [pc, #348]	; (8003164 <WriteChar+0x6f4>)
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	061b      	lsls	r3, r3, #24
 800300e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003012:	4313      	orrs	r3, r2
 8003014:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800301c:	2106      	movs	r1, #6
 800301e:	4852      	ldr	r0, [pc, #328]	; (8003168 <WriteChar+0x6f8>)
 8003020:	f004 fcdc 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003024:	4b4f      	ldr	r3, [pc, #316]	; (8003164 <WriteChar+0x6f4>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	f003 0208 	and.w	r2, r3, #8
 800302e:	4b4d      	ldr	r3, [pc, #308]	; (8003164 <WriteChar+0x6f4>)
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	08db      	lsrs	r3, r3, #3
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	f003 0304 	and.w	r3, r3, #4
 800303a:	4313      	orrs	r3, r2
 800303c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f06f 020c 	mvn.w	r2, #12
 8003044:	2107      	movs	r1, #7
 8003046:	4848      	ldr	r0, [pc, #288]	; (8003168 <WriteChar+0x6f8>)
 8003048:	f004 fcc8 	bl	80079dc <HAL_LCD_Write>
      break;
 800304c:	e085      	b.n	800315a <WriteChar+0x6ea>

    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800304e:	4b45      	ldr	r3, [pc, #276]	; (8003164 <WriteChar+0x6f4>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	045b      	lsls	r3, r3, #17
 8003054:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003058:	4b42      	ldr	r3, [pc, #264]	; (8003164 <WriteChar+0x6f4>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	085b      	lsrs	r3, r3, #1
 800305e:	021b      	lsls	r3, r3, #8
 8003060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003064:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003066:	4b3f      	ldr	r3, [pc, #252]	; (8003164 <WriteChar+0x6f4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	089b      	lsrs	r3, r3, #2
 800306c:	025b      	lsls	r3, r3, #9
 800306e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003072:	431a      	orrs	r2, r3
 8003074:	4b3b      	ldr	r3, [pc, #236]	; (8003164 <WriteChar+0x6f4>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	08db      	lsrs	r3, r3, #3
 800307a:	069b      	lsls	r3, r3, #26
 800307c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003080:	4313      	orrs	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	4a39      	ldr	r2, [pc, #228]	; (800316c <WriteChar+0x6fc>)
 8003088:	2100      	movs	r1, #0
 800308a:	4837      	ldr	r0, [pc, #220]	; (8003168 <WriteChar+0x6f8>)
 800308c:	f004 fca6 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003090:	4b34      	ldr	r3, [pc, #208]	; (8003164 <WriteChar+0x6f4>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	045b      	lsls	r3, r3, #17
 8003096:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800309a:	4b32      	ldr	r3, [pc, #200]	; (8003164 <WriteChar+0x6f4>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	085b      	lsrs	r3, r3, #1
 80030a0:	021b      	lsls	r3, r3, #8
 80030a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a6:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80030a8:	4b2e      	ldr	r3, [pc, #184]	; (8003164 <WriteChar+0x6f4>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	089b      	lsrs	r3, r3, #2
 80030ae:	025b      	lsls	r3, r3, #9
 80030b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030b4:	431a      	orrs	r2, r3
 80030b6:	4b2b      	ldr	r3, [pc, #172]	; (8003164 <WriteChar+0x6f4>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	08db      	lsrs	r3, r3, #3
 80030bc:	069b      	lsls	r3, r3, #26
 80030be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	4a28      	ldr	r2, [pc, #160]	; (800316c <WriteChar+0x6fc>)
 80030ca:	2102      	movs	r1, #2
 80030cc:	4826      	ldr	r0, [pc, #152]	; (8003168 <WriteChar+0x6f8>)
 80030ce:	f004 fc85 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030d2:	4b24      	ldr	r3, [pc, #144]	; (8003164 <WriteChar+0x6f4>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	045b      	lsls	r3, r3, #17
 80030d8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80030dc:	4b21      	ldr	r3, [pc, #132]	; (8003164 <WriteChar+0x6f4>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	085b      	lsrs	r3, r3, #1
 80030e2:	021b      	lsls	r3, r3, #8
 80030e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80030ea:	4b1e      	ldr	r3, [pc, #120]	; (8003164 <WriteChar+0x6f4>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	089b      	lsrs	r3, r3, #2
 80030f0:	025b      	lsls	r3, r3, #9
 80030f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030f6:	431a      	orrs	r2, r3
 80030f8:	4b1a      	ldr	r3, [pc, #104]	; (8003164 <WriteChar+0x6f4>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	08db      	lsrs	r3, r3, #3
 80030fe:	069b      	lsls	r3, r3, #26
 8003100:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003104:	4313      	orrs	r3, r2
 8003106:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	4a18      	ldr	r2, [pc, #96]	; (800316c <WriteChar+0x6fc>)
 800310c:	2104      	movs	r1, #4
 800310e:	4816      	ldr	r0, [pc, #88]	; (8003168 <WriteChar+0x6f8>)
 8003110:	f004 fc64 	bl	80079dc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003114:	4b13      	ldr	r3, [pc, #76]	; (8003164 <WriteChar+0x6f4>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	045b      	lsls	r3, r3, #17
 800311a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800311e:	4b11      	ldr	r3, [pc, #68]	; (8003164 <WriteChar+0x6f4>)
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	085b      	lsrs	r3, r3, #1
 8003124:	021b      	lsls	r3, r3, #8
 8003126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800312c:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <WriteChar+0x6f4>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	089b      	lsrs	r3, r3, #2
 8003132:	025b      	lsls	r3, r3, #9
 8003134:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003138:	431a      	orrs	r2, r3
 800313a:	4b0a      	ldr	r3, [pc, #40]	; (8003164 <WriteChar+0x6f4>)
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	08db      	lsrs	r3, r3, #3
 8003140:	069b      	lsls	r3, r3, #26
 8003142:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003146:	4313      	orrs	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	4a07      	ldr	r2, [pc, #28]	; (800316c <WriteChar+0x6fc>)
 800314e:	2106      	movs	r1, #6
 8003150:	4805      	ldr	r0, [pc, #20]	; (8003168 <WriteChar+0x6f8>)
 8003152:	f004 fc43 	bl	80079dc <HAL_LCD_Write>
      break;
 8003156:	e000      	b.n	800315a <WriteChar+0x6ea>

     default:
      break;
 8003158:	bf00      	nop
  }
}
 800315a:	bf00      	nop
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	200084dc 	.word	0x200084dc
 8003168:	200084ec 	.word	0x200084ec
 800316c:	fbfdfcff 	.word	0xfbfdfcff

08003170 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8003176:	4b27      	ldr	r3, [pc, #156]	; (8003214 <BSP_QSPI_Init+0xa4>)
 8003178:	4a27      	ldr	r2, [pc, #156]	; (8003218 <BSP_QSPI_Init+0xa8>)
 800317a:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 800317c:	4825      	ldr	r0, [pc, #148]	; (8003214 <BSP_QSPI_Init+0xa4>)
 800317e:	f004 fe53 	bl	8007e28 <HAL_QSPI_DeInit>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e03f      	b.n	800320c <BSP_QSPI_Init+0x9c>
  }

  /* System level initialization */
  QSPI_MspInit();
 800318c:	f000 f9aa 	bl	80034e4 <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8003190:	4b20      	ldr	r3, [pc, #128]	; (8003214 <BSP_QSPI_Init+0xa4>)
 8003192:	2201      	movs	r2, #1
 8003194:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8003196:	4b1f      	ldr	r3, [pc, #124]	; (8003214 <BSP_QSPI_Init+0xa4>)
 8003198:	2204      	movs	r2, #4
 800319a:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800319c:	4b1d      	ldr	r3, [pc, #116]	; (8003214 <BSP_QSPI_Init+0xa4>)
 800319e:	2210      	movs	r2, #16
 80031a0:	60da      	str	r2, [r3, #12]
 80031a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031a6:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	fa93 f3a3 	rbit	r3, r3
 80031ae:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <BSP_QSPI_Init+0x4e>
  {
    return 32U;
 80031ba:	2320      	movs	r3, #32
 80031bc:	e003      	b.n	80031c6 <BSP_QSPI_Init+0x56>
  }
  return __builtin_clz(value);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	fab3 f383 	clz	r3, r3
 80031c4:	b2db      	uxtb	r3, r3
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 80031c6:	3b01      	subs	r3, #1
 80031c8:	461a      	mov	r2, r3
 80031ca:	4b12      	ldr	r3, [pc, #72]	; (8003214 <BSP_QSPI_Init+0xa4>)
 80031cc:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80031ce:	4b11      	ldr	r3, [pc, #68]	; (8003214 <BSP_QSPI_Init+0xa4>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 80031d4:	4b0f      	ldr	r3, [pc, #60]	; (8003214 <BSP_QSPI_Init+0xa4>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 80031da:	480e      	ldr	r0, [pc, #56]	; (8003214 <BSP_QSPI_Init+0xa4>)
 80031dc:	f004 fdae 	bl	8007d3c <HAL_QSPI_Init>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <BSP_QSPI_Init+0x7a>
  {
    return QSPI_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e010      	b.n	800320c <BSP_QSPI_Init+0x9c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 80031ea:	480a      	ldr	r0, [pc, #40]	; (8003214 <BSP_QSPI_Init+0xa4>)
 80031ec:	f000 f9c6 	bl	800357c <QSPI_ResetMemory>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 80031f6:	2304      	movs	r3, #4
 80031f8:	e008      	b.n	800320c <BSP_QSPI_Init+0x9c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 80031fa:	4806      	ldr	r0, [pc, #24]	; (8003214 <BSP_QSPI_Init+0xa4>)
 80031fc:	f000 fa02 	bl	8003604 <QSPI_DummyCyclesCfg>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <BSP_QSPI_Init+0x9a>
  {
    return QSPI_NOT_SUPPORTED;
 8003206:	2304      	movs	r3, #4
 8003208:	e000      	b.n	800320c <BSP_QSPI_Init+0x9c>
  }

  return QSPI_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	20008528 	.word	0x20008528
 8003218:	a0001000 	.word	0xa0001000

0800321c <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b092      	sub	sp, #72	; 0x48
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003228:	f44f 7380 	mov.w	r3, #256	; 0x100
 800322c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 800322e:	23eb      	movs	r3, #235	; 0xeb
 8003230:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8003232:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003236:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8003238:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800323c:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003242:	2300      	movs	r3, #0
 8003244:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8003246:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800324a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 800324c:	230a      	movs	r3, #10
 800324e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003254:	2300      	movs	r3, #0
 8003256:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003258:	2300      	movs	r3, #0
 800325a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800325c:	2300      	movs	r3, #0
 800325e:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003260:	f107 0310 	add.w	r3, r7, #16
 8003264:	f241 3288 	movw	r2, #5000	; 0x1388
 8003268:	4619      	mov	r1, r3
 800326a:	480c      	ldr	r0, [pc, #48]	; (800329c <BSP_QSPI_Read+0x80>)
 800326c:	f004 ffc0 	bl	80081f0 <HAL_QSPI_Command>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e00b      	b.n	8003292 <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800327a:	f241 3288 	movw	r2, #5000	; 0x1388
 800327e:	68f9      	ldr	r1, [r7, #12]
 8003280:	4806      	ldr	r0, [pc, #24]	; (800329c <BSP_QSPI_Read+0x80>)
 8003282:	f005 f8aa 	bl	80083da <HAL_QSPI_Receive>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e000      	b.n	8003292 <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	3748      	adds	r7, #72	; 0x48
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	20008528 	.word	0x20008528

080032a0 <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b096      	sub	sp, #88	; 0x58
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80032b4:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80032b6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d901      	bls.n	80032c2 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4413      	add	r3, r2
 80032cc:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80032ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 80032d4:	2312      	movs	r3, #18
 80032d6:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80032d8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80032dc:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80032de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032e2:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80032e4:	2300      	movs	r3, #0
 80032e6:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80032e8:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80032ec:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 80032ee:	2300      	movs	r3, #0
 80032f0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80032f2:	2300      	movs	r3, #0
 80032f4:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80032f6:	2300      	movs	r3, #0
 80032f8:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80032fa:	2300      	movs	r3, #0
 80032fc:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80032fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003300:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 8003302:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003304:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8003306:	4824      	ldr	r0, [pc, #144]	; (8003398 <BSP_QSPI_Write+0xf8>)
 8003308:	f000 f9fa 	bl	8003700 <QSPI_WriteEnable>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e03b      	b.n	800338e <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003316:	f107 0314 	add.w	r3, r7, #20
 800331a:	f241 3288 	movw	r2, #5000	; 0x1388
 800331e:	4619      	mov	r1, r3
 8003320:	481d      	ldr	r0, [pc, #116]	; (8003398 <BSP_QSPI_Write+0xf8>)
 8003322:	f004 ff65 	bl	80081f0 <HAL_QSPI_Command>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e02e      	b.n	800338e <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003330:	f241 3288 	movw	r2, #5000	; 0x1388
 8003334:	68f9      	ldr	r1, [r7, #12]
 8003336:	4818      	ldr	r0, [pc, #96]	; (8003398 <BSP_QSPI_Write+0xf8>)
 8003338:	f004 ffb8 	bl	80082ac <HAL_QSPI_Transmit>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e023      	b.n	800338e <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8003346:	f241 3188 	movw	r1, #5000	; 0x1388
 800334a:	4813      	ldr	r0, [pc, #76]	; (8003398 <BSP_QSPI_Write+0xf8>)
 800334c:	f000 fa24 	bl	8003798 <QSPI_AutoPollingMemReady>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e019      	b.n	800338e <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 800335a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800335c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800335e:	4413      	add	r3, r2
 8003360:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8003362:	68fa      	ldr	r2, [r7, #12]
 8003364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003366:	4413      	add	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 800336a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800336c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003370:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003372:	429a      	cmp	r2, r3
 8003374:	d203      	bcs.n	800337e <BSP_QSPI_Write+0xde>
 8003376:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003378:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	e001      	b.n	8003382 <BSP_QSPI_Write+0xe2>
 800337e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003382:	657b      	str	r3, [r7, #84]	; 0x54
  }
  while (current_addr < end_addr);
 8003384:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003386:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003388:	429a      	cmp	r2, r3
 800338a:	d3b8      	bcc.n	80032fe <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3758      	adds	r7, #88	; 0x58
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20008528 	.word	0x20008528

0800339c <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b090      	sub	sp, #64	; 0x40
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80033a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033a8:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 80033aa:	2320      	movs	r3, #32
 80033ac:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 80033ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033b2:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80033b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033b8:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80033be:	2300      	movs	r3, #0
 80033c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 80033c2:	2300      	movs	r3, #0
 80033c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80033ca:	2300      	movs	r3, #0
 80033cc:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80033ce:	2300      	movs	r3, #0
 80033d0:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80033d2:	2300      	movs	r3, #0
 80033d4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80033d6:	4812      	ldr	r0, [pc, #72]	; (8003420 <BSP_QSPI_Erase_Block+0x84>)
 80033d8:	f000 f992 	bl	8003700 <QSPI_WriteEnable>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e017      	b.n	8003416 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80033e6:	f107 0308 	add.w	r3, r7, #8
 80033ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ee:	4619      	mov	r1, r3
 80033f0:	480b      	ldr	r0, [pc, #44]	; (8003420 <BSP_QSPI_Erase_Block+0x84>)
 80033f2:	f004 fefd 	bl	80081f0 <HAL_QSPI_Command>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e00a      	b.n	8003416 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 8003400:	f44f 7148 	mov.w	r1, #800	; 0x320
 8003404:	4806      	ldr	r0, [pc, #24]	; (8003420 <BSP_QSPI_Erase_Block+0x84>)
 8003406:	f000 f9c7 	bl	8003798 <QSPI_AutoPollingMemReady>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3740      	adds	r7, #64	; 0x40
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	20008528 	.word	0x20008528

08003424 <BSP_QSPI_Erase_Sector>:
  *       returns. Application has to call BSP_QSPI_GetStatus()
  *       to know when the device is available again (i.e. erase operation
  *       completed).
  */
uint8_t BSP_QSPI_Erase_Sector(uint32_t Sector)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b090      	sub	sp, #64	; 0x40
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  if (Sector >= (uint32_t)(N25Q128A_FLASH_SIZE / N25Q128A_SECTOR_SIZE))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2bff      	cmp	r3, #255	; 0xff
 8003430:	d901      	bls.n	8003436 <BSP_QSPI_Erase_Sector+0x12>
  {
    return QSPI_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e02f      	b.n	8003496 <BSP_QSPI_Erase_Sector+0x72>
  }

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003436:	f44f 7380 	mov.w	r3, #256	; 0x100
 800343a:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SECTOR_ERASE_CMD;
 800343c:	23d8      	movs	r3, #216	; 0xd8
 800343e:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8003440:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8003446:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800344a:	617b      	str	r3, [r7, #20]
  sCommand.Address           = (Sector * N25Q128A_SECTOR_SIZE);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	041b      	lsls	r3, r3, #16
 8003450:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003452:	2300      	movs	r3, #0
 8003454:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8003456:	2300      	movs	r3, #0
 8003458:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 800345a:	2300      	movs	r3, #0
 800345c:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800345e:	2300      	movs	r3, #0
 8003460:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003462:	2300      	movs	r3, #0
 8003464:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003466:	2300      	movs	r3, #0
 8003468:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800346a:	480d      	ldr	r0, [pc, #52]	; (80034a0 <BSP_QSPI_Erase_Sector+0x7c>)
 800346c:	f000 f948 	bl	8003700 <QSPI_WriteEnable>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <BSP_QSPI_Erase_Sector+0x56>
  {
    return QSPI_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e00d      	b.n	8003496 <BSP_QSPI_Erase_Sector+0x72>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800347a:	f107 0308 	add.w	r3, r7, #8
 800347e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003482:	4619      	mov	r1, r3
 8003484:	4806      	ldr	r0, [pc, #24]	; (80034a0 <BSP_QSPI_Erase_Sector+0x7c>)
 8003486:	f004 feb3 	bl	80081f0 <HAL_QSPI_Command>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <BSP_QSPI_Erase_Sector+0x70>
  {
    return QSPI_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e000      	b.n	8003496 <BSP_QSPI_Erase_Sector+0x72>
  }

  return QSPI_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3740      	adds	r7, #64	; 0x40
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	20008528 	.word	0x20008528

080034a4 <BSP_QSPI_GetInfo>:
  * @brief  Return the configuration of the QSPI memory.
  * @param  pInfo: pointer on the configuration structure
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_GetInfo(QSPI_Info *pInfo)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize          = N25Q128A_FLASH_SIZE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80034b2:	601a      	str	r2, [r3, #0]
  pInfo->EraseSectorSize    = N25Q128A_SUBSECTOR_SIZE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034ba:	605a      	str	r2, [r3, #4]
  pInfo->EraseSectorsNumber = (N25Q128A_FLASH_SIZE / N25Q128A_SUBSECTOR_SIZE);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034c2:	609a      	str	r2, [r3, #8]
  pInfo->ProgPageSize       = N25Q128A_PAGE_SIZE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80034ca:	60da      	str	r2, [r3, #12]
  pInfo->ProgPagesNumber    = (N25Q128A_FLASH_SIZE / N25Q128A_PAGE_SIZE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80034d2:	611a      	str	r2, [r3, #16]

  return QSPI_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
	...

080034e4 <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b088      	sub	sp, #32
 80034e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 80034ea:	4b22      	ldr	r3, [pc, #136]	; (8003574 <QSPI_MspInit+0x90>)
 80034ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034ee:	4a21      	ldr	r2, [pc, #132]	; (8003574 <QSPI_MspInit+0x90>)
 80034f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034f4:	6513      	str	r3, [r2, #80]	; 0x50
 80034f6:	4b1f      	ldr	r3, [pc, #124]	; (8003574 <QSPI_MspInit+0x90>)
 80034f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034fe:	60bb      	str	r3, [r7, #8]
 8003500:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8003502:	4b1c      	ldr	r3, [pc, #112]	; (8003574 <QSPI_MspInit+0x90>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	4a1b      	ldr	r2, [pc, #108]	; (8003574 <QSPI_MspInit+0x90>)
 8003508:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800350c:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 800350e:	4b19      	ldr	r3, [pc, #100]	; (8003574 <QSPI_MspInit+0x90>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	4a18      	ldr	r2, [pc, #96]	; (8003574 <QSPI_MspInit+0x90>)
 8003514:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003518:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800351a:	4b16      	ldr	r3, [pc, #88]	; (8003574 <QSPI_MspInit+0x90>)
 800351c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800351e:	4a15      	ldr	r2, [pc, #84]	; (8003574 <QSPI_MspInit+0x90>)
 8003520:	f043 0310 	orr.w	r3, r3, #16
 8003524:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003526:	4b13      	ldr	r3, [pc, #76]	; (8003574 <QSPI_MspInit+0x90>)
 8003528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800352a:	f003 0310 	and.w	r3, r3, #16
 800352e:	607b      	str	r3, [r7, #4]
 8003530:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 8003532:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003536:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8003538:	2302      	movs	r3, #2
 800353a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800353c:	2301      	movs	r3, #1
 800353e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8003540:	2303      	movs	r3, #3
 8003542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003544:	230a      	movs	r3, #10
 8003546:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003548:	f107 030c 	add.w	r3, r7, #12
 800354c:	4619      	mov	r1, r3
 800354e:	480a      	ldr	r0, [pc, #40]	; (8003578 <QSPI_MspInit+0x94>)
 8003550:	f001 fc62 	bl	8004e18 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 8003554:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8003558:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800355e:	f107 030c 	add.w	r3, r7, #12
 8003562:	4619      	mov	r1, r3
 8003564:	4804      	ldr	r0, [pc, #16]	; (8003578 <QSPI_MspInit+0x94>)
 8003566:	f001 fc57 	bl	8004e18 <HAL_GPIO_Init>
}
 800356a:	bf00      	nop
 800356c:	3720      	adds	r7, #32
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	40021000 	.word	0x40021000
 8003578:	48001000 	.word	0x48001000

0800357c <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b090      	sub	sp, #64	; 0x40
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003584:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003588:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 800358a:	2366      	movs	r3, #102	; 0x66
 800358c:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800358e:	2300      	movs	r3, #0
 8003590:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003592:	2300      	movs	r3, #0
 8003594:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8003596:	2300      	movs	r3, #0
 8003598:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 800359a:	2300      	movs	r3, #0
 800359c:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800359e:	2300      	movs	r3, #0
 80035a0:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80035a2:	2300      	movs	r3, #0
 80035a4:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80035a6:	2300      	movs	r3, #0
 80035a8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80035aa:	f107 0308 	add.w	r3, r7, #8
 80035ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80035b2:	4619      	mov	r1, r3
 80035b4:	4812      	ldr	r0, [pc, #72]	; (8003600 <QSPI_ResetMemory+0x84>)
 80035b6:	f004 fe1b 	bl	80081f0 <HAL_QSPI_Command>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e019      	b.n	80035f8 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 80035c4:	2399      	movs	r3, #153	; 0x99
 80035c6:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80035c8:	f107 0308 	add.w	r3, r7, #8
 80035cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80035d0:	4619      	mov	r1, r3
 80035d2:	480b      	ldr	r0, [pc, #44]	; (8003600 <QSPI_ResetMemory+0x84>)
 80035d4:	f004 fe0c 	bl	80081f0 <HAL_QSPI_Command>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e00a      	b.n	80035f8 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80035e2:	f241 3188 	movw	r1, #5000	; 0x1388
 80035e6:	4806      	ldr	r0, [pc, #24]	; (8003600 <QSPI_ResetMemory+0x84>)
 80035e8:	f000 f8d6 	bl	8003798 <QSPI_AutoPollingMemReady>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e000      	b.n	80035f8 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3740      	adds	r7, #64	; 0x40
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	20008528 	.word	0x20008528

08003604 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b094      	sub	sp, #80	; 0x50
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800360c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003610:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8003612:	2385      	movs	r3, #133	; 0x85
 8003614:	60fb      	str	r3, [r7, #12]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003616:	2300      	movs	r3, #0
 8003618:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800361a:	2300      	movs	r3, #0
 800361c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 800361e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003622:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DummyCycles       = 0;
 8003624:	2300      	movs	r3, #0
 8003626:	623b      	str	r3, [r7, #32]
  sCommand.NbData            = 1;
 8003628:	2301      	movs	r3, #1
 800362a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800362c:	2300      	movs	r3, #0
 800362e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003630:	2300      	movs	r3, #0
 8003632:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003634:	2300      	movs	r3, #0
 8003636:	643b      	str	r3, [r7, #64]	; 0x40

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003638:	f107 030c 	add.w	r3, r7, #12
 800363c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003640:	4619      	mov	r1, r3
 8003642:	482e      	ldr	r0, [pc, #184]	; (80036fc <QSPI_DummyCyclesCfg+0xf8>)
 8003644:	f004 fdd4 	bl	80081f0 <HAL_QSPI_Command>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e04f      	b.n	80036f2 <QSPI_DummyCyclesCfg+0xee>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003652:	f107 030b 	add.w	r3, r7, #11
 8003656:	f241 3288 	movw	r2, #5000	; 0x1388
 800365a:	4619      	mov	r1, r3
 800365c:	4827      	ldr	r0, [pc, #156]	; (80036fc <QSPI_DummyCyclesCfg+0xf8>)
 800365e:	f004 febc 	bl	80083da <HAL_QSPI_Receive>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e042      	b.n	80036f2 <QSPI_DummyCyclesCfg+0xee>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800366c:	4823      	ldr	r0, [pc, #140]	; (80036fc <QSPI_DummyCyclesCfg+0xf8>)
 800366e:	f000 f847 	bl	8003700 <QSPI_WriteEnable>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e03a      	b.n	80036f2 <QSPI_DummyCyclesCfg+0xee>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 800367c:	2381      	movs	r3, #129	; 0x81
 800367e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8003680:	7afb      	ldrb	r3, [r7, #11]
 8003682:	b25b      	sxtb	r3, r3
 8003684:	f003 030f 	and.w	r3, r3, #15
 8003688:	b25a      	sxtb	r2, r3
 800368a:	23f0      	movs	r3, #240	; 0xf0
 800368c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003690:	fa93 f3a3 	rbit	r3, r3
 8003694:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8003696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003698:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (value == 0U)
 800369a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <QSPI_DummyCyclesCfg+0xa0>
    return 32U;
 80036a0:	2320      	movs	r3, #32
 80036a2:	e003      	b.n	80036ac <QSPI_DummyCyclesCfg+0xa8>
  return __builtin_clz(value);
 80036a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036a6:	fab3 f383 	clz	r3, r3
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	4619      	mov	r1, r3
 80036ae:	230a      	movs	r3, #10
 80036b0:	408b      	lsls	r3, r1
 80036b2:	b25b      	sxtb	r3, r3
 80036b4:	4313      	orrs	r3, r2
 80036b6:	b25b      	sxtb	r3, r3
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	72fb      	strb	r3, [r7, #11]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80036bc:	f107 030c 	add.w	r3, r7, #12
 80036c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c4:	4619      	mov	r1, r3
 80036c6:	480d      	ldr	r0, [pc, #52]	; (80036fc <QSPI_DummyCyclesCfg+0xf8>)
 80036c8:	f004 fd92 	bl	80081f0 <HAL_QSPI_Command>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <QSPI_DummyCyclesCfg+0xd2>
  {
    return QSPI_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e00d      	b.n	80036f2 <QSPI_DummyCyclesCfg+0xee>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80036d6:	f107 030b 	add.w	r3, r7, #11
 80036da:	f241 3288 	movw	r2, #5000	; 0x1388
 80036de:	4619      	mov	r1, r3
 80036e0:	4806      	ldr	r0, [pc, #24]	; (80036fc <QSPI_DummyCyclesCfg+0xf8>)
 80036e2:	f004 fde3 	bl	80082ac <HAL_QSPI_Transmit>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <QSPI_DummyCyclesCfg+0xec>
  {
    return QSPI_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e000      	b.n	80036f2 <QSPI_DummyCyclesCfg+0xee>
  }

  return QSPI_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3750      	adds	r7, #80	; 0x50
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20008528 	.word	0x20008528

08003700 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b096      	sub	sp, #88	; 0x58
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003708:	f44f 7380 	mov.w	r3, #256	; 0x100
 800370c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 800370e:	2306      	movs	r3, #6
 8003710:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003712:	2300      	movs	r3, #0
 8003714:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003716:	2300      	movs	r3, #0
 8003718:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 800371a:	2300      	movs	r3, #0
 800371c:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 800371e:	2300      	movs	r3, #0
 8003720:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003722:	2300      	movs	r3, #0
 8003724:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003726:	2300      	movs	r3, #0
 8003728:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800372a:	2300      	movs	r3, #0
 800372c:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800372e:	f107 0320 	add.w	r3, r7, #32
 8003732:	f241 3288 	movw	r2, #5000	; 0x1388
 8003736:	4619      	mov	r1, r3
 8003738:	4816      	ldr	r0, [pc, #88]	; (8003794 <QSPI_WriteEnable+0x94>)
 800373a:	f004 fd59 	bl	80081f0 <HAL_QSPI_Command>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e020      	b.n	800378a <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 8003748:	2302      	movs	r3, #2
 800374a:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 800374c:	2302      	movs	r3, #2
 800374e:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8003750:	2300      	movs	r3, #0
 8003752:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8003754:	2301      	movs	r3, #1
 8003756:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8003758:	2310      	movs	r3, #16
 800375a:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 800375c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003760:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8003762:	2305      	movs	r3, #5
 8003764:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8003766:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800376a:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800376c:	f107 0208 	add.w	r2, r7, #8
 8003770:	f107 0120 	add.w	r1, r7, #32
 8003774:	f241 3388 	movw	r3, #5000	; 0x1388
 8003778:	4806      	ldr	r0, [pc, #24]	; (8003794 <QSPI_WriteEnable+0x94>)
 800377a:	f004 fed0 	bl	800851e <HAL_QSPI_AutoPolling>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e000      	b.n	800378a <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3758      	adds	r7, #88	; 0x58
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	20008528 	.word	0x20008528

08003798 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b096      	sub	sp, #88	; 0x58
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80037a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037a6:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 80037a8:	2305      	movs	r3, #5
 80037aa:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80037ac:	2300      	movs	r3, #0
 80037ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80037b0:	2300      	movs	r3, #0
 80037b2:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80037b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037b8:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 80037ba:	2300      	movs	r3, #0
 80037bc:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80037be:	2300      	movs	r3, #0
 80037c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80037c2:	2300      	movs	r3, #0
 80037c4:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80037c6:	2300      	movs	r3, #0
 80037c8:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 80037ca:	2300      	movs	r3, #0
 80037cc:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 80037ce:	2301      	movs	r3, #1
 80037d0:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 80037d2:	2300      	movs	r3, #0
 80037d4:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 80037d6:	2301      	movs	r3, #1
 80037d8:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 80037da:	2310      	movs	r3, #16
 80037dc:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80037de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80037e2:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 80037e4:	f107 0208 	add.w	r2, r7, #8
 80037e8:	f107 0120 	add.w	r1, r7, #32
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	4806      	ldr	r0, [pc, #24]	; (8003808 <QSPI_AutoPollingMemReady+0x70>)
 80037f0:	f004 fe95 	bl	800851e <HAL_QSPI_AutoPolling>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e000      	b.n	8003800 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3758      	adds	r7, #88	; 0x58
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	20008528 	.word	0x20008528

0800380c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003812:	4b0f      	ldr	r3, [pc, #60]	; (8003850 <HAL_MspInit+0x44>)
 8003814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003816:	4a0e      	ldr	r2, [pc, #56]	; (8003850 <HAL_MspInit+0x44>)
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	6613      	str	r3, [r2, #96]	; 0x60
 800381e:	4b0c      	ldr	r3, [pc, #48]	; (8003850 <HAL_MspInit+0x44>)
 8003820:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	607b      	str	r3, [r7, #4]
 8003828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800382a:	4b09      	ldr	r3, [pc, #36]	; (8003850 <HAL_MspInit+0x44>)
 800382c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800382e:	4a08      	ldr	r2, [pc, #32]	; (8003850 <HAL_MspInit+0x44>)
 8003830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003834:	6593      	str	r3, [r2, #88]	; 0x58
 8003836:	4b06      	ldr	r3, [pc, #24]	; (8003850 <HAL_MspInit+0x44>)
 8003838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800383e:	603b      	str	r3, [r7, #0]
 8003840:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003842:	bf00      	nop
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40021000 	.word	0x40021000

08003854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003858:	bf00      	nop
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003862:	b480      	push	{r7}
 8003864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003866:	e7fe      	b.n	8003866 <HardFault_Handler+0x4>

08003868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800386c:	e7fe      	b.n	800386c <MemManage_Handler+0x4>

0800386e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800386e:	b480      	push	{r7}
 8003870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003872:	e7fe      	b.n	8003872 <BusFault_Handler+0x4>

08003874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003878:	e7fe      	b.n	8003878 <UsageFault_Handler+0x4>

0800387a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800387a:	b480      	push	{r7}
 800387c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800387e:	bf00      	nop
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800388c:	bf00      	nop
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003896:	b480      	push	{r7}
 8003898:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800389a:	bf00      	nop
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038a8:	f000 f9a4 	bl	8003bf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038ac:	bf00      	nop
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 80038b4:	4802      	ldr	r0, [pc, #8]	; (80038c0 <DMA1_Channel4_IRQHandler+0x10>)
 80038b6:	f001 f9d0 	bl	8004c5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80038ba:	bf00      	nop
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000210 	.word	0x20000210

080038c4 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80038c8:	4802      	ldr	r0, [pc, #8]	; (80038d4 <DMA2_Channel1_IRQHandler+0x10>)
 80038ca:	f001 f9c6 	bl	8004c5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80038ce:	bf00      	nop
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	200083ac 	.word	0x200083ac

080038d8 <DFSDM1_FLT0_IRQHandler>:

/**
  * @brief This function handles DFSDM1 filter0 global interrupt.
  */
void DFSDM1_FLT0_IRQHandler(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 0 */

  /* USER CODE END DFSDM1_FLT0_IRQn 0 */
  HAL_DFSDM_IRQHandler(&hdfsdm1_filter0);
 80038dc:	4802      	ldr	r0, [pc, #8]	; (80038e8 <DFSDM1_FLT0_IRQHandler+0x10>)
 80038de:	f000 fdb1 	bl	8004444 <HAL_DFSDM_IRQHandler>
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 1 */

  /* USER CODE END DFSDM1_FLT0_IRQn 1 */
}
 80038e2:	bf00      	nop
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	200001bc 	.word	0x200001bc

080038ec <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80038f0:	4802      	ldr	r0, [pc, #8]	; (80038fc <OTG_FS_IRQHandler+0x10>)
 80038f2:	f002 f803 	bl	80058fc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80038f6:	bf00      	nop
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	200089c8 	.word	0x200089c8

08003900 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8003904:	4802      	ldr	r0, [pc, #8]	; (8003910 <QUADSPI_IRQHandler+0x10>)
 8003906:	f004 fab3 	bl	8007e70 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 800390a:	bf00      	nop
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	20008368 	.word	0x20008368

08003914 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8003918:	4802      	ldr	r0, [pc, #8]	; (8003924 <SAI1_IRQHandler+0x10>)
 800391a:	f007 fc89 	bl	800b230 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800391e:	bf00      	nop
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	200083f4 	.word	0x200083f4

08003928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003930:	4a14      	ldr	r2, [pc, #80]	; (8003984 <_sbrk+0x5c>)
 8003932:	4b15      	ldr	r3, [pc, #84]	; (8003988 <_sbrk+0x60>)
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800393c:	4b13      	ldr	r3, [pc, #76]	; (800398c <_sbrk+0x64>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d102      	bne.n	800394a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003944:	4b11      	ldr	r3, [pc, #68]	; (800398c <_sbrk+0x64>)
 8003946:	4a12      	ldr	r2, [pc, #72]	; (8003990 <_sbrk+0x68>)
 8003948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800394a:	4b10      	ldr	r3, [pc, #64]	; (800398c <_sbrk+0x64>)
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4413      	add	r3, r2
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	429a      	cmp	r2, r3
 8003956:	d207      	bcs.n	8003968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003958:	f00a fd52 	bl	800e400 <__errno>
 800395c:	4602      	mov	r2, r0
 800395e:	230c      	movs	r3, #12
 8003960:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003962:	f04f 33ff 	mov.w	r3, #4294967295
 8003966:	e009      	b.n	800397c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003968:	4b08      	ldr	r3, [pc, #32]	; (800398c <_sbrk+0x64>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800396e:	4b07      	ldr	r3, [pc, #28]	; (800398c <_sbrk+0x64>)
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4413      	add	r3, r2
 8003976:	4a05      	ldr	r2, [pc, #20]	; (800398c <_sbrk+0x64>)
 8003978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800397a:	68fb      	ldr	r3, [r7, #12]
}
 800397c:	4618      	mov	r0, r3
 800397e:	3718      	adds	r7, #24
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	20018000 	.word	0x20018000
 8003988:	00000400 	.word	0x00000400
 800398c:	20000184 	.word	0x20000184
 8003990:	20008c90 	.word	0x20008c90

08003994 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003998:	4b17      	ldr	r3, [pc, #92]	; (80039f8 <SystemInit+0x64>)
 800399a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800399e:	4a16      	ldr	r2, [pc, #88]	; (80039f8 <SystemInit+0x64>)
 80039a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80039a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80039a8:	4b14      	ldr	r3, [pc, #80]	; (80039fc <SystemInit+0x68>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a13      	ldr	r2, [pc, #76]	; (80039fc <SystemInit+0x68>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80039b4:	4b11      	ldr	r3, [pc, #68]	; (80039fc <SystemInit+0x68>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80039ba:	4b10      	ldr	r3, [pc, #64]	; (80039fc <SystemInit+0x68>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a0f      	ldr	r2, [pc, #60]	; (80039fc <SystemInit+0x68>)
 80039c0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80039c4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80039c8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80039ca:	4b0c      	ldr	r3, [pc, #48]	; (80039fc <SystemInit+0x68>)
 80039cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039d0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80039d2:	4b0a      	ldr	r3, [pc, #40]	; (80039fc <SystemInit+0x68>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a09      	ldr	r2, [pc, #36]	; (80039fc <SystemInit+0x68>)
 80039d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039dc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80039de:	4b07      	ldr	r3, [pc, #28]	; (80039fc <SystemInit+0x68>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80039e4:	4b04      	ldr	r3, [pc, #16]	; (80039f8 <SystemInit+0x64>)
 80039e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039ea:	609a      	str	r2, [r3, #8]
#endif
}
 80039ec:	bf00      	nop
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	e000ed00 	.word	0xe000ed00
 80039fc:	40021000 	.word	0x40021000

08003a00 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8003a04:	4b14      	ldr	r3, [pc, #80]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a06:	4a15      	ldr	r2, [pc, #84]	; (8003a5c <MX_USART2_UART_Init+0x5c>)
 8003a08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003a0a:	4b13      	ldr	r3, [pc, #76]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a12:	4b11      	ldr	r3, [pc, #68]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a18:	4b0f      	ldr	r3, [pc, #60]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a1e:	4b0e      	ldr	r3, [pc, #56]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a24:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a26:	220c      	movs	r2, #12
 8003a28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a30:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a36:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a3c:	4b06      	ldr	r3, [pc, #24]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a42:	4805      	ldr	r0, [pc, #20]	; (8003a58 <MX_USART2_UART_Init+0x58>)
 8003a44:	f007 ff68 	bl	800b918 <HAL_UART_Init>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003a4e:	f7fe f8e3 	bl	8001c18 <Error_Handler>
  }

}
 8003a52:	bf00      	nop
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	2000856c 	.word	0x2000856c
 8003a5c:	40004400 	.word	0x40004400

08003a60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08a      	sub	sp, #40	; 0x28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a68:	f107 0314 	add.w	r3, r7, #20
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
 8003a70:	605a      	str	r2, [r3, #4]
 8003a72:	609a      	str	r2, [r3, #8]
 8003a74:	60da      	str	r2, [r3, #12]
 8003a76:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a17      	ldr	r2, [pc, #92]	; (8003adc <HAL_UART_MspInit+0x7c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d127      	bne.n	8003ad2 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a82:	4b17      	ldr	r3, [pc, #92]	; (8003ae0 <HAL_UART_MspInit+0x80>)
 8003a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a86:	4a16      	ldr	r2, [pc, #88]	; (8003ae0 <HAL_UART_MspInit+0x80>)
 8003a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a8c:	6593      	str	r3, [r2, #88]	; 0x58
 8003a8e:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <HAL_UART_MspInit+0x80>)
 8003a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a9a:	4b11      	ldr	r3, [pc, #68]	; (8003ae0 <HAL_UART_MspInit+0x80>)
 8003a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a9e:	4a10      	ldr	r2, [pc, #64]	; (8003ae0 <HAL_UART_MspInit+0x80>)
 8003aa0:	f043 0308 	orr.w	r3, r3, #8
 8003aa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <HAL_UART_MspInit+0x80>)
 8003aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aaa:	f003 0308 	and.w	r3, r3, #8
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003ab2:	2360      	movs	r3, #96	; 0x60
 8003ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aba:	2301      	movs	r3, #1
 8003abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ac2:	2307      	movs	r3, #7
 8003ac4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ac6:	f107 0314 	add.w	r3, r7, #20
 8003aca:	4619      	mov	r1, r3
 8003acc:	4805      	ldr	r0, [pc, #20]	; (8003ae4 <HAL_UART_MspInit+0x84>)
 8003ace:	f001 f9a3 	bl	8004e18 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003ad2:	bf00      	nop
 8003ad4:	3728      	adds	r7, #40	; 0x28
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	40004400 	.word	0x40004400
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	48000c00 	.word	0x48000c00

08003ae8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003ae8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b20 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003aec:	f7ff ff52 	bl	8003994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003af0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003af2:	e003      	b.n	8003afc <LoopCopyDataInit>

08003af4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003af4:	4b0b      	ldr	r3, [pc, #44]	; (8003b24 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003af6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003af8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003afa:	3104      	adds	r1, #4

08003afc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003afc:	480a      	ldr	r0, [pc, #40]	; (8003b28 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003afe:	4b0b      	ldr	r3, [pc, #44]	; (8003b2c <LoopForever+0xe>)
	adds	r2, r0, r1
 8003b00:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003b02:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003b04:	d3f6      	bcc.n	8003af4 <CopyDataInit>
	ldr	r2, =_sbss
 8003b06:	4a0a      	ldr	r2, [pc, #40]	; (8003b30 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003b08:	e002      	b.n	8003b10 <LoopFillZerobss>

08003b0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003b0a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003b0c:	f842 3b04 	str.w	r3, [r2], #4

08003b10 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003b10:	4b08      	ldr	r3, [pc, #32]	; (8003b34 <LoopForever+0x16>)
	cmp	r2, r3
 8003b12:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003b14:	d3f9      	bcc.n	8003b0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b16:	f00a fc79 	bl	800e40c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b1a:	f7fd fd39 	bl	8001590 <main>

08003b1e <LoopForever>:

LoopForever:
    b LoopForever
 8003b1e:	e7fe      	b.n	8003b1e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003b20:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8003b24:	0800edfc 	.word	0x0800edfc
	ldr	r0, =_sdata
 8003b28:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003b2c:	200000e8 	.word	0x200000e8
	ldr	r2, =_sbss
 8003b30:	200000e8 	.word	0x200000e8
	ldr	r3, = _ebss
 8003b34:	20008c90 	.word	0x20008c90

08003b38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b38:	e7fe      	b.n	8003b38 <ADC1_2_IRQHandler>
	...

08003b3c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b42:	2300      	movs	r3, #0
 8003b44:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b46:	4b0c      	ldr	r3, [pc, #48]	; (8003b78 <HAL_Init+0x3c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a0b      	ldr	r2, [pc, #44]	; (8003b78 <HAL_Init+0x3c>)
 8003b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b50:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b52:	2003      	movs	r0, #3
 8003b54:	f000 f982 	bl	8003e5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b58:	2000      	movs	r0, #0
 8003b5a:	f000 f80f 	bl	8003b7c <HAL_InitTick>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d002      	beq.n	8003b6a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	71fb      	strb	r3, [r7, #7]
 8003b68:	e001      	b.n	8003b6e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003b6a:	f7ff fe4f 	bl	800380c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003b6e:	79fb      	ldrb	r3, [r7, #7]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3708      	adds	r7, #8
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40022000 	.word	0x40022000

08003b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003b84:	2300      	movs	r3, #0
 8003b86:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003b88:	4b17      	ldr	r3, [pc, #92]	; (8003be8 <HAL_InitTick+0x6c>)
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d023      	beq.n	8003bd8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003b90:	4b16      	ldr	r3, [pc, #88]	; (8003bec <HAL_InitTick+0x70>)
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	4b14      	ldr	r3, [pc, #80]	; (8003be8 <HAL_InitTick+0x6c>)
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	4619      	mov	r1, r3
 8003b9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 f99b 	bl	8003ee2 <HAL_SYSTICK_Config>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10f      	bne.n	8003bd2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b0f      	cmp	r3, #15
 8003bb6:	d809      	bhi.n	8003bcc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bb8:	2200      	movs	r2, #0
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc0:	f000 f957 	bl	8003e72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003bc4:	4a0a      	ldr	r2, [pc, #40]	; (8003bf0 <HAL_InitTick+0x74>)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6013      	str	r3, [r2, #0]
 8003bca:	e007      	b.n	8003bdc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	73fb      	strb	r3, [r7, #15]
 8003bd0:	e004      	b.n	8003bdc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	73fb      	strb	r3, [r7, #15]
 8003bd6:	e001      	b.n	8003bdc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	20000060 	.word	0x20000060
 8003bec:	20000058 	.word	0x20000058
 8003bf0:	2000005c 	.word	0x2000005c

08003bf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003bf8:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <HAL_IncTick+0x20>)
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <HAL_IncTick+0x24>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4413      	add	r3, r2
 8003c04:	4a04      	ldr	r2, [pc, #16]	; (8003c18 <HAL_IncTick+0x24>)
 8003c06:	6013      	str	r3, [r2, #0]
}
 8003c08:	bf00      	nop
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	20000060 	.word	0x20000060
 8003c18:	200085ec 	.word	0x200085ec

08003c1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c20:	4b03      	ldr	r3, [pc, #12]	; (8003c30 <HAL_GetTick+0x14>)
 8003c22:	681b      	ldr	r3, [r3, #0]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	200085ec 	.word	0x200085ec

08003c34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c3c:	f7ff ffee 	bl	8003c1c <HAL_GetTick>
 8003c40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c4c:	d005      	beq.n	8003c5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003c4e:	4b09      	ldr	r3, [pc, #36]	; (8003c74 <HAL_Delay+0x40>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	461a      	mov	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	4413      	add	r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c5a:	bf00      	nop
 8003c5c:	f7ff ffde 	bl	8003c1c <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d8f7      	bhi.n	8003c5c <HAL_Delay+0x28>
  {
  }
}
 8003c6c:	bf00      	nop
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	20000060 	.word	0x20000060

08003c78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f003 0307 	and.w	r3, r3, #7
 8003c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c88:	4b0c      	ldr	r3, [pc, #48]	; (8003cbc <__NVIC_SetPriorityGrouping+0x44>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c94:	4013      	ands	r3, r2
 8003c96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ca0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003caa:	4a04      	ldr	r2, [pc, #16]	; (8003cbc <__NVIC_SetPriorityGrouping+0x44>)
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	60d3      	str	r3, [r2, #12]
}
 8003cb0:	bf00      	nop
 8003cb2:	3714      	adds	r7, #20
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr
 8003cbc:	e000ed00 	.word	0xe000ed00

08003cc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cc4:	4b04      	ldr	r3, [pc, #16]	; (8003cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	0a1b      	lsrs	r3, r3, #8
 8003cca:	f003 0307 	and.w	r3, r3, #7
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	e000ed00 	.word	0xe000ed00

08003cdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	db0b      	blt.n	8003d06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cee:	79fb      	ldrb	r3, [r7, #7]
 8003cf0:	f003 021f 	and.w	r2, r3, #31
 8003cf4:	4907      	ldr	r1, [pc, #28]	; (8003d14 <__NVIC_EnableIRQ+0x38>)
 8003cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cfa:	095b      	lsrs	r3, r3, #5
 8003cfc:	2001      	movs	r0, #1
 8003cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8003d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	e000e100 	.word	0xe000e100

08003d18 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	db10      	blt.n	8003d4c <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d2a:	79fb      	ldrb	r3, [r7, #7]
 8003d2c:	f003 021f 	and.w	r2, r3, #31
 8003d30:	4909      	ldr	r1, [pc, #36]	; (8003d58 <__NVIC_DisableIRQ+0x40>)
 8003d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d36:	095b      	lsrs	r3, r3, #5
 8003d38:	2001      	movs	r0, #1
 8003d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d3e:	3320      	adds	r3, #32
 8003d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003d44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003d48:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr
 8003d58:	e000e100 	.word	0xe000e100

08003d5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	4603      	mov	r3, r0
 8003d64:	6039      	str	r1, [r7, #0]
 8003d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	db0a      	blt.n	8003d86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	b2da      	uxtb	r2, r3
 8003d74:	490c      	ldr	r1, [pc, #48]	; (8003da8 <__NVIC_SetPriority+0x4c>)
 8003d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d7a:	0112      	lsls	r2, r2, #4
 8003d7c:	b2d2      	uxtb	r2, r2
 8003d7e:	440b      	add	r3, r1
 8003d80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d84:	e00a      	b.n	8003d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	b2da      	uxtb	r2, r3
 8003d8a:	4908      	ldr	r1, [pc, #32]	; (8003dac <__NVIC_SetPriority+0x50>)
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	f003 030f 	and.w	r3, r3, #15
 8003d92:	3b04      	subs	r3, #4
 8003d94:	0112      	lsls	r2, r2, #4
 8003d96:	b2d2      	uxtb	r2, r2
 8003d98:	440b      	add	r3, r1
 8003d9a:	761a      	strb	r2, [r3, #24]
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr
 8003da8:	e000e100 	.word	0xe000e100
 8003dac:	e000ed00 	.word	0xe000ed00

08003db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b089      	sub	sp, #36	; 0x24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f003 0307 	and.w	r3, r3, #7
 8003dc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	f1c3 0307 	rsb	r3, r3, #7
 8003dca:	2b04      	cmp	r3, #4
 8003dcc:	bf28      	it	cs
 8003dce:	2304      	movcs	r3, #4
 8003dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	2b06      	cmp	r3, #6
 8003dd8:	d902      	bls.n	8003de0 <NVIC_EncodePriority+0x30>
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	3b03      	subs	r3, #3
 8003dde:	e000      	b.n	8003de2 <NVIC_EncodePriority+0x32>
 8003de0:	2300      	movs	r3, #0
 8003de2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de4:	f04f 32ff 	mov.w	r2, #4294967295
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	43da      	mvns	r2, r3
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	401a      	ands	r2, r3
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003df8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003e02:	43d9      	mvns	r1, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e08:	4313      	orrs	r3, r2
         );
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3724      	adds	r7, #36	; 0x24
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
	...

08003e18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e28:	d301      	bcc.n	8003e2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e00f      	b.n	8003e4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e2e:	4a0a      	ldr	r2, [pc, #40]	; (8003e58 <SysTick_Config+0x40>)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	3b01      	subs	r3, #1
 8003e34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e36:	210f      	movs	r1, #15
 8003e38:	f04f 30ff 	mov.w	r0, #4294967295
 8003e3c:	f7ff ff8e 	bl	8003d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e40:	4b05      	ldr	r3, [pc, #20]	; (8003e58 <SysTick_Config+0x40>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e46:	4b04      	ldr	r3, [pc, #16]	; (8003e58 <SysTick_Config+0x40>)
 8003e48:	2207      	movs	r2, #7
 8003e4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3708      	adds	r7, #8
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	e000e010 	.word	0xe000e010

08003e5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff ff07 	bl	8003c78 <__NVIC_SetPriorityGrouping>
}
 8003e6a:	bf00      	nop
 8003e6c:	3708      	adds	r7, #8
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b086      	sub	sp, #24
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	4603      	mov	r3, r0
 8003e7a:	60b9      	str	r1, [r7, #8]
 8003e7c:	607a      	str	r2, [r7, #4]
 8003e7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e80:	2300      	movs	r3, #0
 8003e82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e84:	f7ff ff1c 	bl	8003cc0 <__NVIC_GetPriorityGrouping>
 8003e88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	68b9      	ldr	r1, [r7, #8]
 8003e8e:	6978      	ldr	r0, [r7, #20]
 8003e90:	f7ff ff8e 	bl	8003db0 <NVIC_EncodePriority>
 8003e94:	4602      	mov	r2, r0
 8003e96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e9a:	4611      	mov	r1, r2
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7ff ff5d 	bl	8003d5c <__NVIC_SetPriority>
}
 8003ea2:	bf00      	nop
 8003ea4:	3718      	adds	r7, #24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b082      	sub	sp, #8
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7ff ff0f 	bl	8003cdc <__NVIC_EnableIRQ>
}
 8003ebe:	bf00      	nop
 8003ec0:	3708      	adds	r7, #8
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003ec6:	b580      	push	{r7, lr}
 8003ec8:	b082      	sub	sp, #8
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	4603      	mov	r3, r0
 8003ece:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7ff ff1f 	bl	8003d18 <__NVIC_DisableIRQ>
}
 8003eda:	bf00      	nop
 8003edc:	3708      	adds	r7, #8
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7ff ff94 	bl	8003e18 <SysTick_Config>
 8003ef0:	4603      	mov	r3, r0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
	...

08003efc <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e0ac      	b.n	8004068 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f000 fc68 	bl	80047e8 <DFSDM_GetChannelFromInstance>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	4b55      	ldr	r3, [pc, #340]	; (8004070 <HAL_DFSDM_ChannelInit+0x174>)
 8003f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d001      	beq.n	8003f28 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e09f      	b.n	8004068 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f7fc ff5f 	bl	8000dec <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003f2e:	4b51      	ldr	r3, [pc, #324]	; (8004074 <HAL_DFSDM_ChannelInit+0x178>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	3301      	adds	r3, #1
 8003f34:	4a4f      	ldr	r2, [pc, #316]	; (8004074 <HAL_DFSDM_ChannelInit+0x178>)
 8003f36:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003f38:	4b4e      	ldr	r3, [pc, #312]	; (8004074 <HAL_DFSDM_ChannelInit+0x178>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d125      	bne.n	8003f8c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003f40:	4b4d      	ldr	r3, [pc, #308]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a4c      	ldr	r2, [pc, #304]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f46:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003f4a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003f4c:	4b4a      	ldr	r3, [pc, #296]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	4948      	ldr	r1, [pc, #288]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003f5a:	4b47      	ldr	r3, [pc, #284]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a46      	ldr	r2, [pc, #280]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f60:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003f64:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	791b      	ldrb	r3, [r3, #4]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d108      	bne.n	8003f80 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003f6e:	4b42      	ldr	r3, [pc, #264]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	3b01      	subs	r3, #1
 8003f78:	041b      	lsls	r3, r3, #16
 8003f7a:	493f      	ldr	r1, [pc, #252]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003f80:	4b3d      	ldr	r3, [pc, #244]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a3c      	ldr	r2, [pc, #240]	; (8004078 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f8a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8003f9a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6819      	ldr	r1, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003faa:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003fb0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 020f 	bic.w	r2, r2, #15
 8003fc8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6819      	ldr	r1, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003ff0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6899      	ldr	r1, [r3, #8]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	3b01      	subs	r3, #1
 8004002:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004004:	431a      	orrs	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f002 0207 	and.w	r2, r2, #7
 800401c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6859      	ldr	r1, [r3, #4]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004028:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004030:	431a      	orrs	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004048:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4618      	mov	r0, r3
 8004058:	f000 fbc6 	bl	80047e8 <DFSDM_GetChannelFromInstance>
 800405c:	4601      	mov	r1, r0
 800405e:	4a04      	ldr	r2, [pc, #16]	; (8004070 <HAL_DFSDM_ChannelInit+0x174>)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	2000018c 	.word	0x2000018c
 8004074:	20000188 	.word	0x20000188
 8004078:	40016000 	.word	0x40016000

0800407c <HAL_DFSDM_ChannelCkabCallback>:
  * @brief  Clock absence detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelCkabCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelCkabCallback could be implemented in the user file
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <HAL_DFSDM_ChannelScdCallback>:
  * @brief  Short circuit detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelScdCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelScdCallback could be implemented in the user file
   */
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e0ca      	b.n	800424c <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a66      	ldr	r2, [pc, #408]	; (8004254 <HAL_DFSDM_FilterInit+0x1b0>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d109      	bne.n	80040d4 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d003      	beq.n	80040d0 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d101      	bne.n	80040d4 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e0bb      	b.n	800424c <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7fc fded 	bl	8000ccc <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8004100:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	7a1b      	ldrb	r3, [r3, #8]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d108      	bne.n	800411c <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004118:	601a      	str	r2, [r3, #0]
 800411a:	e007      	b.n	800412c <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800412a:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	7a5b      	ldrb	r3, [r3, #9]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d108      	bne.n	8004146 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004142:	601a      	str	r2, [r3, #0]
 8004144:	e007      	b.n	8004156 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8004154:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6812      	ldr	r2, [r2, #0]
 8004160:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8004164:	f023 0308 	bic.w	r3, r3, #8
 8004168:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	2b02      	cmp	r3, #2
 8004170:	d108      	bne.n	8004184 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6819      	ldr	r1, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	695a      	ldr	r2, [r3, #20]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	430a      	orrs	r2, r1
 8004182:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	7c1b      	ldrb	r3, [r3, #16]
 8004188:	2b01      	cmp	r3, #1
 800418a:	d108      	bne.n	800419e <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f042 0210 	orr.w	r2, r2, #16
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	e007      	b.n	80041ae <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0210 	bic.w	r2, r2, #16
 80041ac:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	7c5b      	ldrb	r3, [r3, #17]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d108      	bne.n	80041c8 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f042 0220 	orr.w	r2, r2, #32
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	e007      	b.n	80041d8 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0220 	bic.w	r2, r2, #32
 80041d6:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6812      	ldr	r2, [r2, #0]
 80041e2:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 80041e6:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 80041ea:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6959      	ldr	r1, [r3, #20]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80041fe:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004204:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8004206:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	430a      	orrs	r2, r1
 800420e:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68da      	ldr	r2, [r3, #12]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	699a      	ldr	r2, [r3, #24]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	7c1a      	ldrb	r2, [r3, #16]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f042 0201 	orr.w	r2, r2, #1
 8004240:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3708      	adds	r7, #8
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40016100 	.word	0x40016100

08004258 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8004258:	b480      	push	{r7}
 800425a:	b087      	sub	sp, #28
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004264:	2300      	movs	r3, #0
 8004266:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800426e:	2b00      	cmp	r3, #0
 8004270:	d02e      	beq.n	80042d0 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8004278:	2bff      	cmp	r3, #255	; 0xff
 800427a:	d029      	beq.n	80042d0 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	6812      	ldr	r2, [r2, #0]
 8004286:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800428a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800428e:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d10d      	bne.n	80042b2 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	021b      	lsls	r3, r3, #8
 80042a0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80042a4:	431a      	orrs	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	e00a      	b.n	80042c8 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	6819      	ldr	r1, [r3, #0]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	021b      	lsls	r3, r3, #8
 80042bc:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	631a      	str	r2, [r3, #48]	; 0x30
 80042ce:	e001      	b.n	80042d4 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80042d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	371c      	adds	r7, #28
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <HAL_DFSDM_FilterConfigInjChannel>:
  *         This parameter can be a values combination of @ref DFSDM_Channel_Selection.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigInjChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b084      	sub	sp, #16
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
 80042ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	73fb      	strb	r3, [r7, #15]
  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_INJECTED_CHANNEL(Channel));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d01b      	beq.n	8004332 <HAL_DFSDM_FilterConfigInjChannel+0x50>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8004300:	2bff      	cmp	r3, #255	; 0xff
 8004302:	d016      	beq.n	8004332 <HAL_DFSDM_FilterConfigInjChannel+0x50>
  {
    /* Configure channel for injected conversion */
    hdfsdm_filter->Instance->FLTJCHGR = (uint32_t)(Channel & DFSDM_LSB_MASK);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	683a      	ldr	r2, [r7, #0]
 800430a:	b292      	uxth	r2, r2
 800430c:	611a      	str	r2, [r3, #16]
    /* Store number of injected channels */
    hdfsdm_filter->InjectedChannelsNbr = DFSDM_GetInjChannelsNbr(Channel);
 800430e:	6838      	ldr	r0, [r7, #0]
 8004310:	f000 fa4b 	bl	80047aa <DFSDM_GetInjChannelsNbr>
 8004314:	4602      	mov	r2, r0
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	645a      	str	r2, [r3, #68]	; 0x44
    /* Update number of injected channels remaining */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8004320:	2b01      	cmp	r3, #1
 8004322:	d102      	bne.n	800432a <HAL_DFSDM_FilterConfigInjChannel+0x48>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004328:	e000      	b.n	800432c <HAL_DFSDM_FilterConfigInjChannel+0x4a>
 800432a:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	6493      	str	r3, [r2, #72]	; 0x48
 8004330:	e001      	b.n	8004336 <HAL_DFSDM_FilterConfigInjChannel+0x54>
  }
  else
  {
    status = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	73fb      	strb	r3, [r7, #15]
  }
  /* Return function status */
  return status;
 8004336:	7bfb      	ldrb	r3, [r7, #15]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800434c:	2300      	movs	r3, #0
 800434e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d002      	beq.n	800435c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d102      	bne.n	8004362 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	75fb      	strb	r3, [r7, #23]
 8004360:	e064      	b.n	800442c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800436c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004370:	d002      	beq.n	8004378 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	75fb      	strb	r3, [r7, #23]
 8004376:	e059      	b.n	800442c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800437c:	2b00      	cmp	r3, #0
 800437e:	d10e      	bne.n	800439e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004384:	2b00      	cmp	r3, #0
 8004386:	d10a      	bne.n	800439e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800438e:	2b00      	cmp	r3, #0
 8004390:	d105      	bne.n	800439e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b01      	cmp	r3, #1
 8004396:	d002      	beq.n	800439e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	75fb      	strb	r3, [r7, #23]
 800439c:	e046      	b.n	800442c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10b      	bne.n	80043be <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d107      	bne.n	80043be <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b2:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80043b4:	2b20      	cmp	r3, #32
 80043b6:	d102      	bne.n	80043be <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	75fb      	strb	r3, [r7, #23]
 80043bc:	e036      	b.n	800442c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d004      	beq.n	80043d2 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80043ce:	2b03      	cmp	r3, #3
 80043d0:	d12a      	bne.n	8004428 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d6:	4a18      	ldr	r2, [pc, #96]	; (8004438 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80043d8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043de:	4a17      	ldr	r2, [pc, #92]	; (800443c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80043e0:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e6:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80043e8:	2b20      	cmp	r3, #32
 80043ea:	d101      	bne.n	80043f0 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80043ec:	4a14      	ldr	r2, [pc, #80]	; (8004440 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80043ee:	e000      	b.n	80043f2 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80043f0:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	331c      	adds	r3, #28
 8004402:	4619      	mov	r1, r3
 8004404:	68ba      	ldr	r2, [r7, #8]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f000 fb48 	bl	8004a9c <HAL_DMA_Start_IT>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d006      	beq.n	8004420 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	22ff      	movs	r2, #255	; 0xff
 8004416:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800441e:	e005      	b.n	800442c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 fa2d 	bl	8004880 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004426:	e001      	b.n	800442c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 800442c:	7dfb      	ldrb	r3, [r7, #23]
}
 800442e:	4618      	mov	r0, r3
 8004430:	3718      	adds	r7, #24
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	0800476d 	.word	0x0800476d
 800443c:	08004789 	.word	0x08004789
 8004440:	08004751 	.word	0x08004751

08004444 <HAL_DFSDM_IRQHandler>:
  * @brief  This function handles the DFSDM interrupts.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_IRQHandler(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08c      	sub	sp, #48	; 0x30
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Get FTLISR and FLTCR2 register values */
  const uint32_t temp_fltisr = hdfsdm_filter->Instance->FLTISR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	617b      	str	r3, [r7, #20]
  const uint32_t temp_fltcr2 = hdfsdm_filter->Instance->FLTCR2;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	613b      	str	r3, [r7, #16]

  /* Check if overrun occurs during regular conversion */
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00f      	beq.n	8004486 <HAL_DFSDM_IRQHandler+0x42>
      ((temp_fltcr2 & DFSDM_FLTCR2_ROVRIE) != 0U))
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f003 0308 	and.w	r3, r3, #8
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00a      	beq.n	8004486 <HAL_DFSDM_IRQHandler+0x42>
  {
    /* Clear regular overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2208      	movs	r2, #8
 8004476:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f95c 	bl	800473c <HAL_DFSDM_FilterErrorCallback>
 8004484:	e13b      	b.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if overrun occurs during injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f003 0304 	and.w	r3, r3, #4
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00f      	beq.n	80044b0 <HAL_DFSDM_IRQHandler+0x6c>
           ((temp_fltcr2 & DFSDM_FLTCR2_JOVRIE) != 0U))
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	f003 0304 	and.w	r3, r3, #4
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00a      	beq.n	80044b0 <HAL_DFSDM_IRQHandler+0x6c>
  {
    /* Clear injected overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRJOVRF;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2204      	movs	r2, #4
 80044a0:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_INJECTED_OVERRUN;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2202      	movs	r2, #2
 80044a6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f000 f947 	bl	800473c <HAL_DFSDM_FilterErrorCallback>
 80044ae:	e126      	b.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if end of regular conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d025      	beq.n	8004506 <HAL_DFSDM_IRQHandler+0xc2>
           ((temp_fltcr2 & DFSDM_FLTCR2_REOCIE) != 0U))
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	f003 0302 	and.w	r3, r3, #2
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d020      	beq.n	8004506 <HAL_DFSDM_IRQHandler+0xc2>
  {
    /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f7fd fb97 	bl	8001bf8 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif

    /* End of conversion if mode is not continuous and software trigger */
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f040 8114 	bne.w	80046fc <HAL_DFSDM_IRQHandler+0x2b8>
        (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f040 810f 	bne.w	80046fc <HAL_DFSDM_IRQHandler+0x2b8>
    {
      /* Disable interrupts for regular conversions */
      hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_REOCIE);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685a      	ldr	r2, [r3, #4]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f022 0202 	bic.w	r2, r2, #2
 80044ec:	605a      	str	r2, [r3, #4]

      /* Update DFSDM filter state */
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d101      	bne.n	80044fc <HAL_DFSDM_IRQHandler+0xb8>
 80044f8:	2201      	movs	r2, #1
 80044fa:	e000      	b.n	80044fe <HAL_DFSDM_IRQHandler+0xba>
 80044fc:	2203      	movs	r2, #3
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004504:	e0fa      	b.n	80046fc <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if end of injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	d034      	beq.n	800457a <HAL_DFSDM_IRQHandler+0x136>
           ((temp_fltcr2 & DFSDM_FLTCR2_JEOCIE) != 0U))
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	f003 0301 	and.w	r3, r3, #1
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8004516:	2b00      	cmp	r3, #0
 8004518:	d02f      	beq.n	800457a <HAL_DFSDM_IRQHandler+0x136>
  {
    /* Call injected conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->InjConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterInjConvCpltCallback(hdfsdm_filter);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f8f8 	bl	8004710 <HAL_DFSDM_FilterInjConvCpltCallback>
#endif

    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining--;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004524:	1e5a      	subs	r2, r3, #1
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	649a      	str	r2, [r3, #72]	; 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800452e:	2b00      	cmp	r3, #0
 8004530:	f040 80e5 	bne.w	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
    {
      /* End of conversion if trigger is software */
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004538:	2b00      	cmp	r3, #0
 800453a:	d112      	bne.n	8004562 <HAL_DFSDM_IRQHandler+0x11e>
      {
        /* Disable interrupts for injected conversions */
        hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_JEOCIE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f022 0201 	bic.w	r2, r2, #1
 800454a:	605a      	str	r2, [r3, #4]

        /* Update DFSDM filter state */
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                               HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_REG;
 8004552:	2b03      	cmp	r3, #3
 8004554:	d101      	bne.n	800455a <HAL_DFSDM_IRQHandler+0x116>
 8004556:	2201      	movs	r2, #1
 8004558:	e000      	b.n	800455c <HAL_DFSDM_IRQHandler+0x118>
 800455a:	2202      	movs	r2, #2
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      /* end of injected sequence, reset the value */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8004568:	2b01      	cmp	r3, #1
 800456a:	d102      	bne.n	8004572 <HAL_DFSDM_IRQHandler+0x12e>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004570:	e000      	b.n	8004574 <HAL_DFSDM_IRQHandler+0x130>
 8004572:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6493      	str	r3, [r2, #72]	; 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 8004578:	e0c1      	b.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
    }
  }
  /* Check if analog watchdog occurs */
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f003 0310 	and.w	r3, r3, #16
 8004580:	2b00      	cmp	r3, #0
 8004582:	d03d      	beq.n	8004600 <HAL_DFSDM_IRQHandler+0x1bc>
           ((temp_fltcr2 & DFSDM_FLTCR2_AWDIE) != 0U))
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f003 0310 	and.w	r3, r3, #16
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 800458a:	2b00      	cmp	r3, #0
 800458c:	d038      	beq.n	8004600 <HAL_DFSDM_IRQHandler+0x1bc>
  {
    uint32_t reg;
    uint32_t threshold;
    uint32_t channel = 0;
 800458e:	2300      	movs	r3, #0
 8004590:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get channel and threshold */
    reg = hdfsdm_filter->Instance->FLTAWSR;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004598:	62fb      	str	r3, [r7, #44]	; 0x2c
    threshold = ((reg & DFSDM_FLTAWSR_AWLTF) != 0U) ? DFSDM_AWD_LOW_THRESHOLD : DFSDM_AWD_HIGH_THRESHOLD;
 800459a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <HAL_DFSDM_IRQHandler+0x162>
 80045a2:	2301      	movs	r3, #1
 80045a4:	e000      	b.n	80045a8 <HAL_DFSDM_IRQHandler+0x164>
 80045a6:	2300      	movs	r3, #0
 80045a8:	60fb      	str	r3, [r7, #12]
    if (threshold == DFSDM_AWD_HIGH_THRESHOLD)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d109      	bne.n	80045c4 <HAL_DFSDM_IRQHandler+0x180>
    {
      reg = reg >> DFSDM_FLTAWSR_AWHTF_Pos;
 80045b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b2:	0a1b      	lsrs	r3, r3, #8
 80045b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80045b6:	e005      	b.n	80045c4 <HAL_DFSDM_IRQHandler+0x180>
    {
      channel++;
 80045b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ba:	3301      	adds	r3, #1
 80045bc:	62bb      	str	r3, [r7, #40]	; 0x28
      reg = reg >> 1;
 80045be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c0:	085b      	lsrs	r3, r3, #1
 80045c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80045c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d102      	bne.n	80045d4 <HAL_DFSDM_IRQHandler+0x190>
 80045ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d0:	2b06      	cmp	r3, #6
 80045d2:	d9f1      	bls.n	80045b8 <HAL_DFSDM_IRQHandler+0x174>
    }
    /* Clear analog watchdog flag */
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d105      	bne.n	80045e6 <HAL_DFSDM_IRQHandler+0x1a2>
 80045da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045dc:	3308      	adds	r3, #8
 80045de:	2201      	movs	r2, #1
 80045e0:	fa02 f303 	lsl.w	r3, r2, r3
 80045e4:	e003      	b.n	80045ee <HAL_DFSDM_IRQHandler+0x1aa>
 80045e6:	2201      	movs	r2, #1
 80045e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6812      	ldr	r2, [r2, #0]
 80045f2:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Call analog watchdog callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->AwdCallback(hdfsdm_filter, channel, threshold);
#else
    HAL_DFSDM_FilterAwdCallback(hdfsdm_filter, channel, threshold);
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f893 	bl	8004724 <HAL_DFSDM_FilterAwdCallback>
  {
 80045fe:	e07e      	b.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if clock absence occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a40      	ldr	r2, [pc, #256]	; (8004708 <HAL_DFSDM_IRQHandler+0x2c4>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d141      	bne.n	800468e <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8004610:	2b00      	cmp	r3, #0
 8004612:	d03c      	beq.n	800468e <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltcr2 & DFSDM_FLTCR2_CKABIE) != 0U))
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f003 0340 	and.w	r3, r3, #64	; 0x40
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800461a:	2b00      	cmp	r3, #0
 800461c:	d037      	beq.n	800468e <HAL_DFSDM_IRQHandler+0x24a>
  {
    uint32_t reg;
    uint32_t channel = 0;
 800461e:	2300      	movs	r3, #0
 8004620:	623b      	str	r3, [r7, #32]

    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	0c1b      	lsrs	r3, r3, #16
 800462a:	b2db      	uxtb	r3, r3
 800462c:	627b      	str	r3, [r7, #36]	; 0x24

    while (channel < DFSDM1_CHANNEL_NUMBER)
 800462e:	e02a      	b.n	8004686 <HAL_DFSDM_IRQHandler+0x242>
    {
      /* Check if flag is set and corresponding channel is enabled */
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 8004630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d01f      	beq.n	800467a <HAL_DFSDM_IRQHandler+0x236>
 800463a:	4a34      	ldr	r2, [pc, #208]	; (800470c <HAL_DFSDM_IRQHandler+0x2c8>)
 800463c:	6a3b      	ldr	r3, [r7, #32]
 800463e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d019      	beq.n	800467a <HAL_DFSDM_IRQHandler+0x236>
      {
        /* Check clock absence has been enabled for this channel */
        if ((a_dfsdm1ChannelHandle[channel]->Instance->CHCFGR1 & DFSDM_CHCFGR1_CKABEN) != 0U)
 8004646:	4a31      	ldr	r2, [pc, #196]	; (800470c <HAL_DFSDM_IRQHandler+0x2c8>)
 8004648:	6a3b      	ldr	r3, [r7, #32]
 800464a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00f      	beq.n	800467a <HAL_DFSDM_IRQHandler+0x236>
        {
          /* Clear clock absence flag */
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	f103 0210 	add.w	r2, r3, #16
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2101      	movs	r1, #1
 8004666:	fa01 f202 	lsl.w	r2, r1, r2
 800466a:	60da      	str	r2, [r3, #12]

          /* Call clock absence callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
          a_dfsdm1ChannelHandle[channel]->CkabCallback(a_dfsdm1ChannelHandle[channel]);
#else
          HAL_DFSDM_ChannelCkabCallback(a_dfsdm1ChannelHandle[channel]);
 800466c:	4a27      	ldr	r2, [pc, #156]	; (800470c <HAL_DFSDM_IRQHandler+0x2c8>)
 800466e:	6a3b      	ldr	r3, [r7, #32]
 8004670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff fd01 	bl	800407c <HAL_DFSDM_ChannelCkabCallback>
#endif
        }
      }
      channel++;
 800467a:	6a3b      	ldr	r3, [r7, #32]
 800467c:	3301      	adds	r3, #1
 800467e:	623b      	str	r3, [r7, #32]
      reg = reg >> 1;
 8004680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004682:	085b      	lsrs	r3, r3, #1
 8004684:	627b      	str	r3, [r7, #36]	; 0x24
    while (channel < DFSDM1_CHANNEL_NUMBER)
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	2b07      	cmp	r3, #7
 800468a:	d9d1      	bls.n	8004630 <HAL_DFSDM_IRQHandler+0x1ec>
  {
 800468c:	e037      	b.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
    }
  }
  /* Check if short circuit detection occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a1d      	ldr	r2, [pc, #116]	; (8004708 <HAL_DFSDM_IRQHandler+0x2c4>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d132      	bne.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d02d      	beq.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
           ((temp_fltcr2 & DFSDM_FLTCR2_SCDIE) != 0U))
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	f003 0320 	and.w	r3, r3, #32
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d028      	beq.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
  {
    uint32_t reg;
    uint32_t channel = 0;
 80046ac:	2300      	movs	r3, #0
 80046ae:	61bb      	str	r3, [r7, #24]

    /* Get channel */
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	0e1b      	lsrs	r3, r3, #24
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80046bc:	e005      	b.n	80046ca <HAL_DFSDM_IRQHandler+0x286>
    {
      channel++;
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	3301      	adds	r3, #1
 80046c2:	61bb      	str	r3, [r7, #24]
      reg = reg >> 1;
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	085b      	lsrs	r3, r3, #1
 80046c8:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d102      	bne.n	80046da <HAL_DFSDM_IRQHandler+0x296>
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	2b06      	cmp	r3, #6
 80046d8:	d9f1      	bls.n	80046be <HAL_DFSDM_IRQHandler+0x27a>
    }

    /* Clear short circuit detection flag */
    hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRSCDF_Pos + channel));
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	f103 0218 	add.w	r2, r3, #24
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2101      	movs	r1, #1
 80046e6:	fa01 f202 	lsl.w	r2, r1, r2
 80046ea:	60da      	str	r2, [r3, #12]

    /* Call short circuit detection callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    a_dfsdm1ChannelHandle[channel]->ScdCallback(a_dfsdm1ChannelHandle[channel]);
#else
    HAL_DFSDM_ChannelScdCallback(a_dfsdm1ChannelHandle[channel]);
 80046ec:	4a07      	ldr	r2, [pc, #28]	; (800470c <HAL_DFSDM_IRQHandler+0x2c8>)
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7ff fccb 	bl	8004090 <HAL_DFSDM_ChannelScdCallback>
#endif
  }
}
 80046fa:	e000      	b.n	80046fe <HAL_DFSDM_IRQHandler+0x2ba>
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80046fc:	bf00      	nop
}
 80046fe:	bf00      	nop
 8004700:	3730      	adds	r7, #48	; 0x30
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40016100 	.word	0x40016100
 800470c:	2000018c 	.word	0x2000018c

08004710 <HAL_DFSDM_FilterInjConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetInjectedValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterInjConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterInjConvCpltCallback could be implemented in the user file.
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_DFSDM_FilterAwdCallback>:
  * @param  Threshold Low or high threshold has been reached.
  * @retval None
  */
__weak void HAL_DFSDM_FilterAwdCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                        uint32_t Channel, uint32_t Threshold)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
  UNUSED(Threshold);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterAwdCallback could be implemented in the user file.
   */
}
 8004730:	bf00      	nop
 8004732:	3714      	adds	r7, #20
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475c:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f7fd fa3a 	bl	8001bd8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8004764:	bf00      	nop
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004778:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f7fd fa3c 	bl	8001bf8 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8004780:	bf00      	nop
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004794:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2203      	movs	r2, #3
 800479a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f7ff ffcd 	bl	800473c <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80047a2:	bf00      	nop
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <DFSDM_GetInjChannelsNbr>:
  * @brief  This function allows to get the number of injected channels.
  * @param  Channels bitfield of injected channels.
  * @retval Number of injected channels.
  */
static uint32_t DFSDM_GetInjChannelsNbr(uint32_t Channels)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b085      	sub	sp, #20
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
  uint32_t nbChannels = 0;
 80047b2:	2300      	movs	r3, #0
 80047b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp;

  /* Get the number of channels from bitfield */
  tmp = (uint32_t)(Channels & DFSDM_LSB_MASK);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	60bb      	str	r3, [r7, #8]
  while (tmp != 0U)
 80047bc:	e00a      	b.n	80047d4 <DFSDM_GetInjChannelsNbr+0x2a>
  {
    if ((tmp & 1U) != 0U)
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d002      	beq.n	80047ce <DFSDM_GetInjChannelsNbr+0x24>
    {
      nbChannels++;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	3301      	adds	r3, #1
 80047cc:	60fb      	str	r3, [r7, #12]
    }
    tmp = (uint32_t)(tmp >> 1);
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	085b      	lsrs	r3, r3, #1
 80047d2:	60bb      	str	r3, [r7, #8]
  while (tmp != 0U)
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d1f1      	bne.n	80047be <DFSDM_GetInjChannelsNbr+0x14>
  }
  return nbChannels;
 80047da:	68fb      	ldr	r3, [r7, #12]
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a1c      	ldr	r2, [pc, #112]	; (8004864 <DFSDM_GetChannelFromInstance+0x7c>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d102      	bne.n	80047fe <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80047f8:	2300      	movs	r3, #0
 80047fa:	60fb      	str	r3, [r7, #12]
 80047fc:	e02b      	b.n	8004856 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a19      	ldr	r2, [pc, #100]	; (8004868 <DFSDM_GetChannelFromInstance+0x80>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d102      	bne.n	800480c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004806:	2301      	movs	r3, #1
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	e024      	b.n	8004856 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a17      	ldr	r2, [pc, #92]	; (800486c <DFSDM_GetChannelFromInstance+0x84>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d102      	bne.n	800481a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004814:	2302      	movs	r3, #2
 8004816:	60fb      	str	r3, [r7, #12]
 8004818:	e01d      	b.n	8004856 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a14      	ldr	r2, [pc, #80]	; (8004870 <DFSDM_GetChannelFromInstance+0x88>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d102      	bne.n	8004828 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004822:	2304      	movs	r3, #4
 8004824:	60fb      	str	r3, [r7, #12]
 8004826:	e016      	b.n	8004856 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a12      	ldr	r2, [pc, #72]	; (8004874 <DFSDM_GetChannelFromInstance+0x8c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d102      	bne.n	8004836 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004830:	2305      	movs	r3, #5
 8004832:	60fb      	str	r3, [r7, #12]
 8004834:	e00f      	b.n	8004856 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a0f      	ldr	r2, [pc, #60]	; (8004878 <DFSDM_GetChannelFromInstance+0x90>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d102      	bne.n	8004844 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800483e:	2306      	movs	r3, #6
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	e008      	b.n	8004856 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a0d      	ldr	r2, [pc, #52]	; (800487c <DFSDM_GetChannelFromInstance+0x94>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d102      	bne.n	8004852 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800484c:	2307      	movs	r3, #7
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	e001      	b.n	8004856 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8004852:	2303      	movs	r3, #3
 8004854:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004856:	68fb      	ldr	r3, [r7, #12]
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	40016000 	.word	0x40016000
 8004868:	40016020 	.word	0x40016020
 800486c:	40016040 	.word	0x40016040
 8004870:	40016080 	.word	0x40016080
 8004874:	400160a0 	.word	0x400160a0
 8004878:	400160c0 	.word	0x400160c0
 800487c:	400160e0 	.word	0x400160e0

08004880 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800488c:	2b00      	cmp	r3, #0
 800488e:	d108      	bne.n	80048a2 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	e033      	b.n	800490a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0201 	bic.w	r2, r2, #1
 80048b0:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80048c0:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80048d8:	2b03      	cmp	r3, #3
 80048da:	d116      	bne.n	800490a <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d107      	bne.n	80048f4 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f042 0202 	orr.w	r2, r2, #2
 80048f2:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d102      	bne.n	8004904 <DFSDM_RegConvStart+0x84>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004902:	e000      	b.n	8004906 <DFSDM_RegConvStart+0x86>
 8004904:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8004910:	2b01      	cmp	r3, #1
 8004912:	d101      	bne.n	8004918 <DFSDM_RegConvStart+0x98>
 8004914:	2202      	movs	r2, #2
 8004916:	e000      	b.n	800491a <DFSDM_RegConvStart+0x9a>
 8004918:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e098      	b.n	8004a70 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	461a      	mov	r2, r3
 8004944:	4b4d      	ldr	r3, [pc, #308]	; (8004a7c <HAL_DMA_Init+0x150>)
 8004946:	429a      	cmp	r2, r3
 8004948:	d80f      	bhi.n	800496a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	461a      	mov	r2, r3
 8004950:	4b4b      	ldr	r3, [pc, #300]	; (8004a80 <HAL_DMA_Init+0x154>)
 8004952:	4413      	add	r3, r2
 8004954:	4a4b      	ldr	r2, [pc, #300]	; (8004a84 <HAL_DMA_Init+0x158>)
 8004956:	fba2 2303 	umull	r2, r3, r2, r3
 800495a:	091b      	lsrs	r3, r3, #4
 800495c:	009a      	lsls	r2, r3, #2
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a48      	ldr	r2, [pc, #288]	; (8004a88 <HAL_DMA_Init+0x15c>)
 8004966:	641a      	str	r2, [r3, #64]	; 0x40
 8004968:	e00e      	b.n	8004988 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	461a      	mov	r2, r3
 8004970:	4b46      	ldr	r3, [pc, #280]	; (8004a8c <HAL_DMA_Init+0x160>)
 8004972:	4413      	add	r3, r2
 8004974:	4a43      	ldr	r2, [pc, #268]	; (8004a84 <HAL_DMA_Init+0x158>)
 8004976:	fba2 2303 	umull	r2, r3, r2, r3
 800497a:	091b      	lsrs	r3, r3, #4
 800497c:	009a      	lsls	r2, r3, #2
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a42      	ldr	r2, [pc, #264]	; (8004a90 <HAL_DMA_Init+0x164>)
 8004986:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800499e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80049ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049e2:	d039      	beq.n	8004a58 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e8:	4a27      	ldr	r2, [pc, #156]	; (8004a88 <HAL_DMA_Init+0x15c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d11a      	bne.n	8004a24 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80049ee:	4b29      	ldr	r3, [pc, #164]	; (8004a94 <HAL_DMA_Init+0x168>)
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f6:	f003 031c 	and.w	r3, r3, #28
 80049fa:	210f      	movs	r1, #15
 80049fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004a00:	43db      	mvns	r3, r3
 8004a02:	4924      	ldr	r1, [pc, #144]	; (8004a94 <HAL_DMA_Init+0x168>)
 8004a04:	4013      	ands	r3, r2
 8004a06:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004a08:	4b22      	ldr	r3, [pc, #136]	; (8004a94 <HAL_DMA_Init+0x168>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6859      	ldr	r1, [r3, #4]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a14:	f003 031c 	and.w	r3, r3, #28
 8004a18:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1c:	491d      	ldr	r1, [pc, #116]	; (8004a94 <HAL_DMA_Init+0x168>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	600b      	str	r3, [r1, #0]
 8004a22:	e019      	b.n	8004a58 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004a24:	4b1c      	ldr	r3, [pc, #112]	; (8004a98 <HAL_DMA_Init+0x16c>)
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2c:	f003 031c 	and.w	r3, r3, #28
 8004a30:	210f      	movs	r1, #15
 8004a32:	fa01 f303 	lsl.w	r3, r1, r3
 8004a36:	43db      	mvns	r3, r3
 8004a38:	4917      	ldr	r1, [pc, #92]	; (8004a98 <HAL_DMA_Init+0x16c>)
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004a3e:	4b16      	ldr	r3, [pc, #88]	; (8004a98 <HAL_DMA_Init+0x16c>)
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6859      	ldr	r1, [r3, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4a:	f003 031c 	and.w	r3, r3, #28
 8004a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a52:	4911      	ldr	r1, [pc, #68]	; (8004a98 <HAL_DMA_Init+0x16c>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	40020407 	.word	0x40020407
 8004a80:	bffdfff8 	.word	0xbffdfff8
 8004a84:	cccccccd 	.word	0xcccccccd
 8004a88:	40020000 	.word	0x40020000
 8004a8c:	bffdfbf8 	.word	0xbffdfbf8
 8004a90:	40020400 	.word	0x40020400
 8004a94:	400200a8 	.word	0x400200a8
 8004a98:	400204a8 	.word	0x400204a8

08004a9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
 8004aa8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d101      	bne.n	8004abc <HAL_DMA_Start_IT+0x20>
 8004ab8:	2302      	movs	r3, #2
 8004aba:	e04b      	b.n	8004b54 <HAL_DMA_Start_IT+0xb8>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d13a      	bne.n	8004b46 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 0201 	bic.w	r2, r2, #1
 8004aec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	68b9      	ldr	r1, [r7, #8]
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f000 f95f 	bl	8004db8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d008      	beq.n	8004b14 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 020e 	orr.w	r2, r2, #14
 8004b10:	601a      	str	r2, [r3, #0]
 8004b12:	e00f      	b.n	8004b34 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f022 0204 	bic.w	r2, r2, #4
 8004b22:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f042 020a 	orr.w	r2, r2, #10
 8004b32:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	e005      	b.n	8004b52 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004b4e:	2302      	movs	r3, #2
 8004b50:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3718      	adds	r7, #24
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b64:	2300      	movs	r3, #0
 8004b66:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d008      	beq.n	8004b86 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2204      	movs	r2, #4
 8004b78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e022      	b.n	8004bcc <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 020e 	bic.w	r2, r2, #14
 8004b94:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 0201 	bic.w	r2, r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004baa:	f003 021c 	and.w	r2, r3, #28
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb2:	2101      	movs	r1, #1
 8004bb4:	fa01 f202 	lsl.w	r2, r1, r2
 8004bb8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d005      	beq.n	8004bfc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2204      	movs	r2, #4
 8004bf4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	73fb      	strb	r3, [r7, #15]
 8004bfa:	e029      	b.n	8004c50 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f022 020e 	bic.w	r2, r2, #14
 8004c0a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0201 	bic.w	r2, r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c20:	f003 021c 	and.w	r2, r3, #28
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c28:	2101      	movs	r1, #1
 8004c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d003      	beq.n	8004c50 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	4798      	blx	r3
    }
  }
  return status;
 8004c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3710      	adds	r7, #16
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b084      	sub	sp, #16
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c76:	f003 031c 	and.w	r3, r3, #28
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	409a      	lsls	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	4013      	ands	r3, r2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d026      	beq.n	8004cd4 <HAL_DMA_IRQHandler+0x7a>
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	f003 0304 	and.w	r3, r3, #4
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d021      	beq.n	8004cd4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d107      	bne.n	8004cae <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0204 	bic.w	r2, r2, #4
 8004cac:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb2:	f003 021c 	and.w	r2, r3, #28
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	2104      	movs	r1, #4
 8004cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8004cc0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d071      	beq.n	8004dae <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004cd2:	e06c      	b.n	8004dae <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd8:	f003 031c 	and.w	r3, r3, #28
 8004cdc:	2202      	movs	r2, #2
 8004cde:	409a      	lsls	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d02e      	beq.n	8004d46 <HAL_DMA_IRQHandler+0xec>
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d029      	beq.n	8004d46 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0320 	and.w	r3, r3, #32
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d10b      	bne.n	8004d18 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 020a 	bic.w	r2, r2, #10
 8004d0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1c:	f003 021c 	and.w	r2, r3, #28
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d24:	2102      	movs	r1, #2
 8004d26:	fa01 f202 	lsl.w	r2, r1, r2
 8004d2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d038      	beq.n	8004dae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004d44:	e033      	b.n	8004dae <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d4a:	f003 031c 	and.w	r3, r3, #28
 8004d4e:	2208      	movs	r2, #8
 8004d50:	409a      	lsls	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	4013      	ands	r3, r2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d02a      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x156>
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d025      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 020e 	bic.w	r2, r2, #14
 8004d72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d78:	f003 021c 	and.w	r2, r3, #28
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d80:	2101      	movs	r1, #1
 8004d82:	fa01 f202 	lsl.w	r2, r1, r2
 8004d86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d004      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004dae:	bf00      	nop
 8004db0:	bf00      	nop
}
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
 8004dc4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dca:	f003 021c 	and.w	r2, r3, #28
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd2:	2101      	movs	r1, #1
 8004dd4:	fa01 f202 	lsl.w	r2, r1, r2
 8004dd8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	2b10      	cmp	r3, #16
 8004de8:	d108      	bne.n	8004dfc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004dfa:	e007      	b.n	8004e0c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	60da      	str	r2, [r3, #12]
}
 8004e0c:	bf00      	nop
 8004e0e:	3714      	adds	r7, #20
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b087      	sub	sp, #28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e26:	e17f      	b.n	8005128 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	2101      	movs	r1, #1
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	fa01 f303 	lsl.w	r3, r1, r3
 8004e34:	4013      	ands	r3, r2
 8004e36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 8171 	beq.w	8005122 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d00b      	beq.n	8004e60 <HAL_GPIO_Init+0x48>
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d007      	beq.n	8004e60 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e54:	2b11      	cmp	r3, #17
 8004e56:	d003      	beq.n	8004e60 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	2b12      	cmp	r3, #18
 8004e5e:	d130      	bne.n	8004ec2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	005b      	lsls	r3, r3, #1
 8004e6a:	2203      	movs	r2, #3
 8004e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e70:	43db      	mvns	r3, r3
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	4013      	ands	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	68da      	ldr	r2, [r3, #12]
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	fa02 f303 	lsl.w	r3, r2, r3
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e96:	2201      	movs	r2, #1
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9e:	43db      	mvns	r3, r3
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	091b      	lsrs	r3, r3, #4
 8004eac:	f003 0201 	and.w	r2, r3, #1
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f003 0303 	and.w	r3, r3, #3
 8004eca:	2b03      	cmp	r3, #3
 8004ecc:	d118      	bne.n	8004f00 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	43db      	mvns	r3, r3
 8004ede:	693a      	ldr	r2, [r7, #16]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	08db      	lsrs	r3, r3, #3
 8004eea:	f003 0201 	and.w	r2, r3, #1
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	2203      	movs	r2, #3
 8004f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f10:	43db      	mvns	r3, r3
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	4013      	ands	r3, r2
 8004f16:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	693a      	ldr	r2, [r7, #16]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d003      	beq.n	8004f40 <HAL_GPIO_Init+0x128>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	2b12      	cmp	r3, #18
 8004f3e:	d123      	bne.n	8004f88 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	08da      	lsrs	r2, r3, #3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3208      	adds	r2, #8
 8004f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	220f      	movs	r2, #15
 8004f58:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5c:	43db      	mvns	r3, r3
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	4013      	ands	r3, r2
 8004f62:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	691a      	ldr	r2, [r3, #16]
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	f003 0307 	and.w	r3, r3, #7
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	08da      	lsrs	r2, r3, #3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	3208      	adds	r2, #8
 8004f82:	6939      	ldr	r1, [r7, #16]
 8004f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	005b      	lsls	r3, r3, #1
 8004f92:	2203      	movs	r2, #3
 8004f94:	fa02 f303 	lsl.w	r3, r2, r3
 8004f98:	43db      	mvns	r3, r3
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f003 0203 	and.w	r2, r3, #3
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f000 80ac 	beq.w	8005122 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fca:	4b5e      	ldr	r3, [pc, #376]	; (8005144 <HAL_GPIO_Init+0x32c>)
 8004fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fce:	4a5d      	ldr	r2, [pc, #372]	; (8005144 <HAL_GPIO_Init+0x32c>)
 8004fd0:	f043 0301 	orr.w	r3, r3, #1
 8004fd4:	6613      	str	r3, [r2, #96]	; 0x60
 8004fd6:	4b5b      	ldr	r3, [pc, #364]	; (8005144 <HAL_GPIO_Init+0x32c>)
 8004fd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fda:	f003 0301 	and.w	r3, r3, #1
 8004fde:	60bb      	str	r3, [r7, #8]
 8004fe0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004fe2:	4a59      	ldr	r2, [pc, #356]	; (8005148 <HAL_GPIO_Init+0x330>)
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	089b      	lsrs	r3, r3, #2
 8004fe8:	3302      	adds	r3, #2
 8004fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f003 0303 	and.w	r3, r3, #3
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	220f      	movs	r2, #15
 8004ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffe:	43db      	mvns	r3, r3
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	4013      	ands	r3, r2
 8005004:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800500c:	d025      	beq.n	800505a <HAL_GPIO_Init+0x242>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a4e      	ldr	r2, [pc, #312]	; (800514c <HAL_GPIO_Init+0x334>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d01f      	beq.n	8005056 <HAL_GPIO_Init+0x23e>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a4d      	ldr	r2, [pc, #308]	; (8005150 <HAL_GPIO_Init+0x338>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d019      	beq.n	8005052 <HAL_GPIO_Init+0x23a>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a4c      	ldr	r2, [pc, #304]	; (8005154 <HAL_GPIO_Init+0x33c>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d013      	beq.n	800504e <HAL_GPIO_Init+0x236>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a4b      	ldr	r2, [pc, #300]	; (8005158 <HAL_GPIO_Init+0x340>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00d      	beq.n	800504a <HAL_GPIO_Init+0x232>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a4a      	ldr	r2, [pc, #296]	; (800515c <HAL_GPIO_Init+0x344>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d007      	beq.n	8005046 <HAL_GPIO_Init+0x22e>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a49      	ldr	r2, [pc, #292]	; (8005160 <HAL_GPIO_Init+0x348>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d101      	bne.n	8005042 <HAL_GPIO_Init+0x22a>
 800503e:	2306      	movs	r3, #6
 8005040:	e00c      	b.n	800505c <HAL_GPIO_Init+0x244>
 8005042:	2307      	movs	r3, #7
 8005044:	e00a      	b.n	800505c <HAL_GPIO_Init+0x244>
 8005046:	2305      	movs	r3, #5
 8005048:	e008      	b.n	800505c <HAL_GPIO_Init+0x244>
 800504a:	2304      	movs	r3, #4
 800504c:	e006      	b.n	800505c <HAL_GPIO_Init+0x244>
 800504e:	2303      	movs	r3, #3
 8005050:	e004      	b.n	800505c <HAL_GPIO_Init+0x244>
 8005052:	2302      	movs	r3, #2
 8005054:	e002      	b.n	800505c <HAL_GPIO_Init+0x244>
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <HAL_GPIO_Init+0x244>
 800505a:	2300      	movs	r3, #0
 800505c:	697a      	ldr	r2, [r7, #20]
 800505e:	f002 0203 	and.w	r2, r2, #3
 8005062:	0092      	lsls	r2, r2, #2
 8005064:	4093      	lsls	r3, r2
 8005066:	693a      	ldr	r2, [r7, #16]
 8005068:	4313      	orrs	r3, r2
 800506a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800506c:	4936      	ldr	r1, [pc, #216]	; (8005148 <HAL_GPIO_Init+0x330>)
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	089b      	lsrs	r3, r3, #2
 8005072:	3302      	adds	r3, #2
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800507a:	4b3a      	ldr	r3, [pc, #232]	; (8005164 <HAL_GPIO_Init+0x34c>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	43db      	mvns	r3, r3
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	4013      	ands	r3, r2
 8005088:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d003      	beq.n	800509e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005096:	693a      	ldr	r2, [r7, #16]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	4313      	orrs	r3, r2
 800509c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800509e:	4a31      	ldr	r2, [pc, #196]	; (8005164 <HAL_GPIO_Init+0x34c>)
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80050a4:	4b2f      	ldr	r3, [pc, #188]	; (8005164 <HAL_GPIO_Init+0x34c>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	43db      	mvns	r3, r3
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	4013      	ands	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d003      	beq.n	80050c8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80050c8:	4a26      	ldr	r2, [pc, #152]	; (8005164 <HAL_GPIO_Init+0x34c>)
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050ce:	4b25      	ldr	r3, [pc, #148]	; (8005164 <HAL_GPIO_Init+0x34c>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	43db      	mvns	r3, r3
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	4013      	ands	r3, r2
 80050dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80050ea:	693a      	ldr	r2, [r7, #16]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80050f2:	4a1c      	ldr	r2, [pc, #112]	; (8005164 <HAL_GPIO_Init+0x34c>)
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80050f8:	4b1a      	ldr	r3, [pc, #104]	; (8005164 <HAL_GPIO_Init+0x34c>)
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	43db      	mvns	r3, r3
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	4013      	ands	r3, r2
 8005106:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005110:	2b00      	cmp	r3, #0
 8005112:	d003      	beq.n	800511c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	4313      	orrs	r3, r2
 800511a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800511c:	4a11      	ldr	r2, [pc, #68]	; (8005164 <HAL_GPIO_Init+0x34c>)
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	3301      	adds	r3, #1
 8005126:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	fa22 f303 	lsr.w	r3, r2, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	f47f ae78 	bne.w	8004e28 <HAL_GPIO_Init+0x10>
  }
}
 8005138:	bf00      	nop
 800513a:	371c      	adds	r7, #28
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr
 8005144:	40021000 	.word	0x40021000
 8005148:	40010000 	.word	0x40010000
 800514c:	48000400 	.word	0x48000400
 8005150:	48000800 	.word	0x48000800
 8005154:	48000c00 	.word	0x48000c00
 8005158:	48001000 	.word	0x48001000
 800515c:	48001400 	.word	0x48001400
 8005160:	48001800 	.word	0x48001800
 8005164:	40010400 	.word	0x40010400

08005168 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005172:	2300      	movs	r3, #0
 8005174:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005176:	e0cd      	b.n	8005314 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005178:	2201      	movs	r2, #1
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	4013      	ands	r3, r2
 8005184:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 80c0 	beq.w	800530e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800518e:	4a68      	ldr	r2, [pc, #416]	; (8005330 <HAL_GPIO_DeInit+0x1c8>)
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	089b      	lsrs	r3, r3, #2
 8005194:	3302      	adds	r3, #2
 8005196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800519a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	f003 0303 	and.w	r3, r3, #3
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	220f      	movs	r2, #15
 80051a6:	fa02 f303 	lsl.w	r3, r2, r3
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	4013      	ands	r3, r2
 80051ae:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80051b6:	d025      	beq.n	8005204 <HAL_GPIO_DeInit+0x9c>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a5e      	ldr	r2, [pc, #376]	; (8005334 <HAL_GPIO_DeInit+0x1cc>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d01f      	beq.n	8005200 <HAL_GPIO_DeInit+0x98>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a5d      	ldr	r2, [pc, #372]	; (8005338 <HAL_GPIO_DeInit+0x1d0>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d019      	beq.n	80051fc <HAL_GPIO_DeInit+0x94>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a5c      	ldr	r2, [pc, #368]	; (800533c <HAL_GPIO_DeInit+0x1d4>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d013      	beq.n	80051f8 <HAL_GPIO_DeInit+0x90>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a5b      	ldr	r2, [pc, #364]	; (8005340 <HAL_GPIO_DeInit+0x1d8>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d00d      	beq.n	80051f4 <HAL_GPIO_DeInit+0x8c>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a5a      	ldr	r2, [pc, #360]	; (8005344 <HAL_GPIO_DeInit+0x1dc>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d007      	beq.n	80051f0 <HAL_GPIO_DeInit+0x88>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a59      	ldr	r2, [pc, #356]	; (8005348 <HAL_GPIO_DeInit+0x1e0>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d101      	bne.n	80051ec <HAL_GPIO_DeInit+0x84>
 80051e8:	2306      	movs	r3, #6
 80051ea:	e00c      	b.n	8005206 <HAL_GPIO_DeInit+0x9e>
 80051ec:	2307      	movs	r3, #7
 80051ee:	e00a      	b.n	8005206 <HAL_GPIO_DeInit+0x9e>
 80051f0:	2305      	movs	r3, #5
 80051f2:	e008      	b.n	8005206 <HAL_GPIO_DeInit+0x9e>
 80051f4:	2304      	movs	r3, #4
 80051f6:	e006      	b.n	8005206 <HAL_GPIO_DeInit+0x9e>
 80051f8:	2303      	movs	r3, #3
 80051fa:	e004      	b.n	8005206 <HAL_GPIO_DeInit+0x9e>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e002      	b.n	8005206 <HAL_GPIO_DeInit+0x9e>
 8005200:	2301      	movs	r3, #1
 8005202:	e000      	b.n	8005206 <HAL_GPIO_DeInit+0x9e>
 8005204:	2300      	movs	r3, #0
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	f002 0203 	and.w	r2, r2, #3
 800520c:	0092      	lsls	r2, r2, #2
 800520e:	4093      	lsls	r3, r2
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	429a      	cmp	r2, r3
 8005214:	d132      	bne.n	800527c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005216:	4b4d      	ldr	r3, [pc, #308]	; (800534c <HAL_GPIO_DeInit+0x1e4>)
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	43db      	mvns	r3, r3
 800521e:	494b      	ldr	r1, [pc, #300]	; (800534c <HAL_GPIO_DeInit+0x1e4>)
 8005220:	4013      	ands	r3, r2
 8005222:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005224:	4b49      	ldr	r3, [pc, #292]	; (800534c <HAL_GPIO_DeInit+0x1e4>)
 8005226:	685a      	ldr	r2, [r3, #4]
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	43db      	mvns	r3, r3
 800522c:	4947      	ldr	r1, [pc, #284]	; (800534c <HAL_GPIO_DeInit+0x1e4>)
 800522e:	4013      	ands	r3, r2
 8005230:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005232:	4b46      	ldr	r3, [pc, #280]	; (800534c <HAL_GPIO_DeInit+0x1e4>)
 8005234:	689a      	ldr	r2, [r3, #8]
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	43db      	mvns	r3, r3
 800523a:	4944      	ldr	r1, [pc, #272]	; (800534c <HAL_GPIO_DeInit+0x1e4>)
 800523c:	4013      	ands	r3, r2
 800523e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8005240:	4b42      	ldr	r3, [pc, #264]	; (800534c <HAL_GPIO_DeInit+0x1e4>)
 8005242:	68da      	ldr	r2, [r3, #12]
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	43db      	mvns	r3, r3
 8005248:	4940      	ldr	r1, [pc, #256]	; (800534c <HAL_GPIO_DeInit+0x1e4>)
 800524a:	4013      	ands	r3, r2
 800524c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f003 0303 	and.w	r3, r3, #3
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	220f      	movs	r2, #15
 8005258:	fa02 f303 	lsl.w	r3, r2, r3
 800525c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800525e:	4a34      	ldr	r2, [pc, #208]	; (8005330 <HAL_GPIO_DeInit+0x1c8>)
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	089b      	lsrs	r3, r3, #2
 8005264:	3302      	adds	r3, #2
 8005266:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	43da      	mvns	r2, r3
 800526e:	4830      	ldr	r0, [pc, #192]	; (8005330 <HAL_GPIO_DeInit+0x1c8>)
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	089b      	lsrs	r3, r3, #2
 8005274:	400a      	ands	r2, r1
 8005276:	3302      	adds	r3, #2
 8005278:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	005b      	lsls	r3, r3, #1
 8005284:	2103      	movs	r1, #3
 8005286:	fa01 f303 	lsl.w	r3, r1, r3
 800528a:	431a      	orrs	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	08da      	lsrs	r2, r3, #3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	3208      	adds	r2, #8
 8005298:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	220f      	movs	r2, #15
 80052a6:	fa02 f303 	lsl.w	r3, r2, r3
 80052aa:	43db      	mvns	r3, r3
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	08d2      	lsrs	r2, r2, #3
 80052b0:	4019      	ands	r1, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	3208      	adds	r2, #8
 80052b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689a      	ldr	r2, [r3, #8]
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	2103      	movs	r1, #3
 80052c4:	fa01 f303 	lsl.w	r3, r1, r3
 80052c8:	43db      	mvns	r3, r3
 80052ca:	401a      	ands	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	2101      	movs	r1, #1
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	fa01 f303 	lsl.w	r3, r1, r3
 80052dc:	43db      	mvns	r3, r3
 80052de:	401a      	ands	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68da      	ldr	r2, [r3, #12]
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	005b      	lsls	r3, r3, #1
 80052ec:	2103      	movs	r1, #3
 80052ee:	fa01 f303 	lsl.w	r3, r1, r3
 80052f2:	43db      	mvns	r3, r3
 80052f4:	401a      	ands	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052fe:	2101      	movs	r1, #1
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	fa01 f303 	lsl.w	r3, r1, r3
 8005306:	43db      	mvns	r3, r3
 8005308:	401a      	ands	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	3301      	adds	r3, #1
 8005312:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	fa22 f303 	lsr.w	r3, r2, r3
 800531c:	2b00      	cmp	r3, #0
 800531e:	f47f af2b 	bne.w	8005178 <HAL_GPIO_DeInit+0x10>
  }
}
 8005322:	bf00      	nop
 8005324:	371c      	adds	r7, #28
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	40010000 	.word	0x40010000
 8005334:	48000400 	.word	0x48000400
 8005338:	48000800 	.word	0x48000800
 800533c:	48000c00 	.word	0x48000c00
 8005340:	48001000 	.word	0x48001000
 8005344:	48001400 	.word	0x48001400
 8005348:	48001800 	.word	0x48001800
 800534c:	40010400 	.word	0x40010400

08005350 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005350:	b480      	push	{r7}
 8005352:	b085      	sub	sp, #20
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	887b      	ldrh	r3, [r7, #2]
 8005362:	4013      	ands	r3, r2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d002      	beq.n	800536e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005368:	2301      	movs	r3, #1
 800536a:	73fb      	strb	r3, [r7, #15]
 800536c:	e001      	b.n	8005372 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800536e:	2300      	movs	r3, #0
 8005370:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005372:	7bfb      	ldrb	r3, [r7, #15]
}
 8005374:	4618      	mov	r0, r3
 8005376:	3714      	adds	r7, #20
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	460b      	mov	r3, r1
 800538a:	807b      	strh	r3, [r7, #2]
 800538c:	4613      	mov	r3, r2
 800538e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005390:	787b      	ldrb	r3, [r7, #1]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d003      	beq.n	800539e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005396:	887a      	ldrh	r2, [r7, #2]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800539c:	e002      	b.n	80053a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800539e:	887a      	ldrh	r2, [r7, #2]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	460b      	mov	r3, r1
 80053ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80053c2:	887a      	ldrh	r2, [r7, #2]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	4013      	ands	r3, r2
 80053c8:	041a      	lsls	r2, r3, #16
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	43d9      	mvns	r1, r3
 80053ce:	887b      	ldrh	r3, [r7, #2]
 80053d0:	400b      	ands	r3, r1
 80053d2:	431a      	orrs	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	619a      	str	r2, [r3, #24]
}
 80053d8:	bf00      	nop
 80053da:	3714      	adds	r7, #20
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80053e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053e6:	b08f      	sub	sp, #60	; 0x3c
 80053e8:	af0a      	add	r7, sp, #40	; 0x28
 80053ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d101      	bne.n	80053f6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e054      	b.n	80054a0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8005402:	b2db      	uxtb	r3, r3
 8005404:	2b00      	cmp	r3, #0
 8005406:	d106      	bne.n	8005416 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f008 fd91 	bl	800df38 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2203      	movs	r2, #3
 800541a:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005426:	2b00      	cmp	r3, #0
 8005428:	d102      	bne.n	8005430 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4618      	mov	r0, r3
 8005436:	f006 ff0c 	bl	800c252 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	603b      	str	r3, [r7, #0]
 8005440:	687e      	ldr	r6, [r7, #4]
 8005442:	466d      	mov	r5, sp
 8005444:	f106 0410 	add.w	r4, r6, #16
 8005448:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800544a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800544c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800544e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005450:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005454:	e885 0003 	stmia.w	r5, {r0, r1}
 8005458:	1d33      	adds	r3, r6, #4
 800545a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800545c:	6838      	ldr	r0, [r7, #0]
 800545e:	f006 fe95 	bl	800c18c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2101      	movs	r1, #1
 8005468:	4618      	mov	r0, r3
 800546a:	f006 ff03 	bl	800c274 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	603b      	str	r3, [r7, #0]
 8005474:	687e      	ldr	r6, [r7, #4]
 8005476:	466d      	mov	r5, sp
 8005478:	f106 0410 	add.w	r4, r6, #16
 800547c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800547e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005480:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005482:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005484:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005488:	e885 0003 	stmia.w	r5, {r0, r1}
 800548c:	1d33      	adds	r3, r6, #4
 800548e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005490:	6838      	ldr	r0, [r7, #0]
 8005492:	f007 f811 	bl	800c4b8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3714      	adds	r7, #20
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080054a8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80054a8:	b590      	push	{r4, r7, lr}
 80054aa:	b089      	sub	sp, #36	; 0x24
 80054ac:	af04      	add	r7, sp, #16
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	4608      	mov	r0, r1
 80054b2:	4611      	mov	r1, r2
 80054b4:	461a      	mov	r2, r3
 80054b6:	4603      	mov	r3, r0
 80054b8:	70fb      	strb	r3, [r7, #3]
 80054ba:	460b      	mov	r3, r1
 80054bc:	70bb      	strb	r3, [r7, #2]
 80054be:	4613      	mov	r3, r2
 80054c0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d101      	bne.n	80054d0 <HAL_HCD_HC_Init+0x28>
 80054cc:	2302      	movs	r3, #2
 80054ce:	e07f      	b.n	80055d0 <HAL_HCD_HC_Init+0x128>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 80054d8:	78fa      	ldrb	r2, [r7, #3]
 80054da:	6879      	ldr	r1, [r7, #4]
 80054dc:	4613      	mov	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	00db      	lsls	r3, r3, #3
 80054e4:	440b      	add	r3, r1
 80054e6:	333d      	adds	r3, #61	; 0x3d
 80054e8:	2200      	movs	r2, #0
 80054ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80054ec:	78fa      	ldrb	r2, [r7, #3]
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	4613      	mov	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	4413      	add	r3, r2
 80054f6:	00db      	lsls	r3, r3, #3
 80054f8:	440b      	add	r3, r1
 80054fa:	3338      	adds	r3, #56	; 0x38
 80054fc:	787a      	ldrb	r2, [r7, #1]
 80054fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005500:	78fa      	ldrb	r2, [r7, #3]
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	4613      	mov	r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	440b      	add	r3, r1
 800550e:	3340      	adds	r3, #64	; 0x40
 8005510:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005512:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005514:	78fa      	ldrb	r2, [r7, #3]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	4413      	add	r3, r2
 800551e:	00db      	lsls	r3, r3, #3
 8005520:	440b      	add	r3, r1
 8005522:	3339      	adds	r3, #57	; 0x39
 8005524:	78fa      	ldrb	r2, [r7, #3]
 8005526:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005528:	78fa      	ldrb	r2, [r7, #3]
 800552a:	6879      	ldr	r1, [r7, #4]
 800552c:	4613      	mov	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4413      	add	r3, r2
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	440b      	add	r3, r1
 8005536:	333f      	adds	r3, #63	; 0x3f
 8005538:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800553c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800553e:	78fa      	ldrb	r2, [r7, #3]
 8005540:	78bb      	ldrb	r3, [r7, #2]
 8005542:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005546:	b2d8      	uxtb	r0, r3
 8005548:	6879      	ldr	r1, [r7, #4]
 800554a:	4613      	mov	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	4413      	add	r3, r2
 8005550:	00db      	lsls	r3, r3, #3
 8005552:	440b      	add	r3, r1
 8005554:	333a      	adds	r3, #58	; 0x3a
 8005556:	4602      	mov	r2, r0
 8005558:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800555a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800555e:	2b00      	cmp	r3, #0
 8005560:	da0a      	bge.n	8005578 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005562:	78fa      	ldrb	r2, [r7, #3]
 8005564:	6879      	ldr	r1, [r7, #4]
 8005566:	4613      	mov	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4413      	add	r3, r2
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	440b      	add	r3, r1
 8005570:	333b      	adds	r3, #59	; 0x3b
 8005572:	2201      	movs	r2, #1
 8005574:	701a      	strb	r2, [r3, #0]
 8005576:	e009      	b.n	800558c <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005578:	78fa      	ldrb	r2, [r7, #3]
 800557a:	6879      	ldr	r1, [r7, #4]
 800557c:	4613      	mov	r3, r2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	4413      	add	r3, r2
 8005582:	00db      	lsls	r3, r3, #3
 8005584:	440b      	add	r3, r1
 8005586:	333b      	adds	r3, #59	; 0x3b
 8005588:	2200      	movs	r2, #0
 800558a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800558c:	78fa      	ldrb	r2, [r7, #3]
 800558e:	6879      	ldr	r1, [r7, #4]
 8005590:	4613      	mov	r3, r2
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	4413      	add	r3, r2
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	440b      	add	r3, r1
 800559a:	333c      	adds	r3, #60	; 0x3c
 800559c:	f897 2020 	ldrb.w	r2, [r7, #32]
 80055a0:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6818      	ldr	r0, [r3, #0]
 80055a6:	787c      	ldrb	r4, [r7, #1]
 80055a8:	78ba      	ldrb	r2, [r7, #2]
 80055aa:	78f9      	ldrb	r1, [r7, #3]
 80055ac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80055ae:	9302      	str	r3, [sp, #8]
 80055b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80055b4:	9301      	str	r3, [sp, #4]
 80055b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	4623      	mov	r3, r4
 80055be:	f007 f87d 	bl	800c6bc <USB_HC_Init>
 80055c2:	4603      	mov	r3, r0
 80055c4:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80055ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd90      	pop	{r4, r7, pc}

080055d8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	460b      	mov	r3, r1
 80055e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80055e4:	2300      	movs	r3, #0
 80055e6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d101      	bne.n	80055f6 <HAL_HCD_HC_Halt+0x1e>
 80055f2:	2302      	movs	r3, #2
 80055f4:	e00f      	b.n	8005616 <HAL_HCD_HC_Halt+0x3e>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	78fa      	ldrb	r2, [r7, #3]
 8005604:	4611      	mov	r1, r2
 8005606:	4618      	mov	r0, r3
 8005608:	f007 fa5b 	bl	800cac2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8005614:	7bfb      	ldrb	r3, [r7, #15]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
	...

08005620 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	4608      	mov	r0, r1
 800562a:	4611      	mov	r1, r2
 800562c:	461a      	mov	r2, r3
 800562e:	4603      	mov	r3, r0
 8005630:	70fb      	strb	r3, [r7, #3]
 8005632:	460b      	mov	r3, r1
 8005634:	70bb      	strb	r3, [r7, #2]
 8005636:	4613      	mov	r3, r2
 8005638:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800563a:	78fa      	ldrb	r2, [r7, #3]
 800563c:	6879      	ldr	r1, [r7, #4]
 800563e:	4613      	mov	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	00db      	lsls	r3, r3, #3
 8005646:	440b      	add	r3, r1
 8005648:	333b      	adds	r3, #59	; 0x3b
 800564a:	78ba      	ldrb	r2, [r7, #2]
 800564c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800564e:	78fa      	ldrb	r2, [r7, #3]
 8005650:	6879      	ldr	r1, [r7, #4]
 8005652:	4613      	mov	r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	00db      	lsls	r3, r3, #3
 800565a:	440b      	add	r3, r1
 800565c:	333f      	adds	r3, #63	; 0x3f
 800565e:	787a      	ldrb	r2, [r7, #1]
 8005660:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005662:	7c3b      	ldrb	r3, [r7, #16]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d114      	bne.n	8005692 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005668:	78fa      	ldrb	r2, [r7, #3]
 800566a:	6879      	ldr	r1, [r7, #4]
 800566c:	4613      	mov	r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	4413      	add	r3, r2
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	440b      	add	r3, r1
 8005676:	3342      	adds	r3, #66	; 0x42
 8005678:	2203      	movs	r2, #3
 800567a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800567c:	78fa      	ldrb	r2, [r7, #3]
 800567e:	6879      	ldr	r1, [r7, #4]
 8005680:	4613      	mov	r3, r2
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	4413      	add	r3, r2
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	440b      	add	r3, r1
 800568a:	333d      	adds	r3, #61	; 0x3d
 800568c:	7f3a      	ldrb	r2, [r7, #28]
 800568e:	701a      	strb	r2, [r3, #0]
 8005690:	e009      	b.n	80056a6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005692:	78fa      	ldrb	r2, [r7, #3]
 8005694:	6879      	ldr	r1, [r7, #4]
 8005696:	4613      	mov	r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4413      	add	r3, r2
 800569c:	00db      	lsls	r3, r3, #3
 800569e:	440b      	add	r3, r1
 80056a0:	3342      	adds	r3, #66	; 0x42
 80056a2:	2202      	movs	r2, #2
 80056a4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80056a6:	787b      	ldrb	r3, [r7, #1]
 80056a8:	2b03      	cmp	r3, #3
 80056aa:	f200 80d6 	bhi.w	800585a <HAL_HCD_HC_SubmitRequest+0x23a>
 80056ae:	a201      	add	r2, pc, #4	; (adr r2, 80056b4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80056b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b4:	080056c5 	.word	0x080056c5
 80056b8:	08005845 	.word	0x08005845
 80056bc:	08005731 	.word	0x08005731
 80056c0:	080057bb 	.word	0x080057bb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80056c4:	7c3b      	ldrb	r3, [r7, #16]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	f040 80c9 	bne.w	800585e <HAL_HCD_HC_SubmitRequest+0x23e>
 80056cc:	78bb      	ldrb	r3, [r7, #2]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f040 80c5 	bne.w	800585e <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 80056d4:	8b3b      	ldrh	r3, [r7, #24]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d109      	bne.n	80056ee <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80056da:	78fa      	ldrb	r2, [r7, #3]
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	4613      	mov	r3, r2
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	4413      	add	r3, r2
 80056e4:	00db      	lsls	r3, r3, #3
 80056e6:	440b      	add	r3, r1
 80056e8:	3351      	adds	r3, #81	; 0x51
 80056ea:	2201      	movs	r2, #1
 80056ec:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80056ee:	78fa      	ldrb	r2, [r7, #3]
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	4613      	mov	r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	4413      	add	r3, r2
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	440b      	add	r3, r1
 80056fc:	3351      	adds	r3, #81	; 0x51
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10a      	bne.n	800571a <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005704:	78fa      	ldrb	r2, [r7, #3]
 8005706:	6879      	ldr	r1, [r7, #4]
 8005708:	4613      	mov	r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4413      	add	r3, r2
 800570e:	00db      	lsls	r3, r3, #3
 8005710:	440b      	add	r3, r1
 8005712:	3342      	adds	r3, #66	; 0x42
 8005714:	2200      	movs	r2, #0
 8005716:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005718:	e0a1      	b.n	800585e <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800571a:	78fa      	ldrb	r2, [r7, #3]
 800571c:	6879      	ldr	r1, [r7, #4]
 800571e:	4613      	mov	r3, r2
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	4413      	add	r3, r2
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	440b      	add	r3, r1
 8005728:	3342      	adds	r3, #66	; 0x42
 800572a:	2202      	movs	r2, #2
 800572c:	701a      	strb	r2, [r3, #0]
      break;
 800572e:	e096      	b.n	800585e <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005730:	78bb      	ldrb	r3, [r7, #2]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d120      	bne.n	8005778 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005736:	78fa      	ldrb	r2, [r7, #3]
 8005738:	6879      	ldr	r1, [r7, #4]
 800573a:	4613      	mov	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4413      	add	r3, r2
 8005740:	00db      	lsls	r3, r3, #3
 8005742:	440b      	add	r3, r1
 8005744:	3351      	adds	r3, #81	; 0x51
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10a      	bne.n	8005762 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800574c:	78fa      	ldrb	r2, [r7, #3]
 800574e:	6879      	ldr	r1, [r7, #4]
 8005750:	4613      	mov	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	00db      	lsls	r3, r3, #3
 8005758:	440b      	add	r3, r1
 800575a:	3342      	adds	r3, #66	; 0x42
 800575c:	2200      	movs	r2, #0
 800575e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005760:	e07e      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005762:	78fa      	ldrb	r2, [r7, #3]
 8005764:	6879      	ldr	r1, [r7, #4]
 8005766:	4613      	mov	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4413      	add	r3, r2
 800576c:	00db      	lsls	r3, r3, #3
 800576e:	440b      	add	r3, r1
 8005770:	3342      	adds	r3, #66	; 0x42
 8005772:	2202      	movs	r2, #2
 8005774:	701a      	strb	r2, [r3, #0]
      break;
 8005776:	e073      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005778:	78fa      	ldrb	r2, [r7, #3]
 800577a:	6879      	ldr	r1, [r7, #4]
 800577c:	4613      	mov	r3, r2
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	4413      	add	r3, r2
 8005782:	00db      	lsls	r3, r3, #3
 8005784:	440b      	add	r3, r1
 8005786:	3350      	adds	r3, #80	; 0x50
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10a      	bne.n	80057a4 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800578e:	78fa      	ldrb	r2, [r7, #3]
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	00db      	lsls	r3, r3, #3
 800579a:	440b      	add	r3, r1
 800579c:	3342      	adds	r3, #66	; 0x42
 800579e:	2200      	movs	r2, #0
 80057a0:	701a      	strb	r2, [r3, #0]
      break;
 80057a2:	e05d      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80057a4:	78fa      	ldrb	r2, [r7, #3]
 80057a6:	6879      	ldr	r1, [r7, #4]
 80057a8:	4613      	mov	r3, r2
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	4413      	add	r3, r2
 80057ae:	00db      	lsls	r3, r3, #3
 80057b0:	440b      	add	r3, r1
 80057b2:	3342      	adds	r3, #66	; 0x42
 80057b4:	2202      	movs	r2, #2
 80057b6:	701a      	strb	r2, [r3, #0]
      break;
 80057b8:	e052      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80057ba:	78bb      	ldrb	r3, [r7, #2]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d120      	bne.n	8005802 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80057c0:	78fa      	ldrb	r2, [r7, #3]
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	4613      	mov	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	4413      	add	r3, r2
 80057ca:	00db      	lsls	r3, r3, #3
 80057cc:	440b      	add	r3, r1
 80057ce:	3351      	adds	r3, #81	; 0x51
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10a      	bne.n	80057ec <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80057d6:	78fa      	ldrb	r2, [r7, #3]
 80057d8:	6879      	ldr	r1, [r7, #4]
 80057da:	4613      	mov	r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	4413      	add	r3, r2
 80057e0:	00db      	lsls	r3, r3, #3
 80057e2:	440b      	add	r3, r1
 80057e4:	3342      	adds	r3, #66	; 0x42
 80057e6:	2200      	movs	r2, #0
 80057e8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80057ea:	e039      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80057ec:	78fa      	ldrb	r2, [r7, #3]
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	4613      	mov	r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	4413      	add	r3, r2
 80057f6:	00db      	lsls	r3, r3, #3
 80057f8:	440b      	add	r3, r1
 80057fa:	3342      	adds	r3, #66	; 0x42
 80057fc:	2202      	movs	r2, #2
 80057fe:	701a      	strb	r2, [r3, #0]
      break;
 8005800:	e02e      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005802:	78fa      	ldrb	r2, [r7, #3]
 8005804:	6879      	ldr	r1, [r7, #4]
 8005806:	4613      	mov	r3, r2
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	4413      	add	r3, r2
 800580c:	00db      	lsls	r3, r3, #3
 800580e:	440b      	add	r3, r1
 8005810:	3350      	adds	r3, #80	; 0x50
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10a      	bne.n	800582e <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005818:	78fa      	ldrb	r2, [r7, #3]
 800581a:	6879      	ldr	r1, [r7, #4]
 800581c:	4613      	mov	r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	4413      	add	r3, r2
 8005822:	00db      	lsls	r3, r3, #3
 8005824:	440b      	add	r3, r1
 8005826:	3342      	adds	r3, #66	; 0x42
 8005828:	2200      	movs	r2, #0
 800582a:	701a      	strb	r2, [r3, #0]
      break;
 800582c:	e018      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800582e:	78fa      	ldrb	r2, [r7, #3]
 8005830:	6879      	ldr	r1, [r7, #4]
 8005832:	4613      	mov	r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	4413      	add	r3, r2
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	440b      	add	r3, r1
 800583c:	3342      	adds	r3, #66	; 0x42
 800583e:	2202      	movs	r2, #2
 8005840:	701a      	strb	r2, [r3, #0]
      break;
 8005842:	e00d      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005844:	78fa      	ldrb	r2, [r7, #3]
 8005846:	6879      	ldr	r1, [r7, #4]
 8005848:	4613      	mov	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	00db      	lsls	r3, r3, #3
 8005850:	440b      	add	r3, r1
 8005852:	3342      	adds	r3, #66	; 0x42
 8005854:	2200      	movs	r2, #0
 8005856:	701a      	strb	r2, [r3, #0]
      break;
 8005858:	e002      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 800585a:	bf00      	nop
 800585c:	e000      	b.n	8005860 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 800585e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8005860:	78fa      	ldrb	r2, [r7, #3]
 8005862:	6879      	ldr	r1, [r7, #4]
 8005864:	4613      	mov	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	00db      	lsls	r3, r3, #3
 800586c:	440b      	add	r3, r1
 800586e:	3344      	adds	r3, #68	; 0x44
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8005874:	78fa      	ldrb	r2, [r7, #3]
 8005876:	8b39      	ldrh	r1, [r7, #24]
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	4613      	mov	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	4413      	add	r3, r2
 8005880:	00db      	lsls	r3, r3, #3
 8005882:	4403      	add	r3, r0
 8005884:	3348      	adds	r3, #72	; 0x48
 8005886:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8005888:	78fa      	ldrb	r2, [r7, #3]
 800588a:	6879      	ldr	r1, [r7, #4]
 800588c:	4613      	mov	r3, r2
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	4413      	add	r3, r2
 8005892:	00db      	lsls	r3, r3, #3
 8005894:	440b      	add	r3, r1
 8005896:	335c      	adds	r3, #92	; 0x5c
 8005898:	2200      	movs	r2, #0
 800589a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800589c:	78fa      	ldrb	r2, [r7, #3]
 800589e:	6879      	ldr	r1, [r7, #4]
 80058a0:	4613      	mov	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	4413      	add	r3, r2
 80058a6:	00db      	lsls	r3, r3, #3
 80058a8:	440b      	add	r3, r1
 80058aa:	334c      	adds	r3, #76	; 0x4c
 80058ac:	2200      	movs	r2, #0
 80058ae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80058b0:	78fa      	ldrb	r2, [r7, #3]
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	4613      	mov	r3, r2
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	4413      	add	r3, r2
 80058ba:	00db      	lsls	r3, r3, #3
 80058bc:	440b      	add	r3, r1
 80058be:	3339      	adds	r3, #57	; 0x39
 80058c0:	78fa      	ldrb	r2, [r7, #3]
 80058c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80058c4:	78fa      	ldrb	r2, [r7, #3]
 80058c6:	6879      	ldr	r1, [r7, #4]
 80058c8:	4613      	mov	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	4413      	add	r3, r2
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	440b      	add	r3, r1
 80058d2:	335d      	adds	r3, #93	; 0x5d
 80058d4:	2200      	movs	r2, #0
 80058d6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6818      	ldr	r0, [r3, #0]
 80058dc:	78fa      	ldrb	r2, [r7, #3]
 80058de:	4613      	mov	r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	4413      	add	r3, r2
 80058e4:	00db      	lsls	r3, r3, #3
 80058e6:	3338      	adds	r3, #56	; 0x38
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	4413      	add	r3, r2
 80058ec:	4619      	mov	r1, r3
 80058ee:	f006 ffd7 	bl	800c8a0 <USB_HC_StartXfer>
 80058f2:	4603      	mov	r3, r0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3708      	adds	r7, #8
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b086      	sub	sp, #24
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4618      	mov	r0, r3
 8005914:	f006 fd8d 	bl	800c432 <USB_GetMode>
 8005918:	4603      	mov	r3, r0
 800591a:	2b01      	cmp	r3, #1
 800591c:	f040 80ef 	bne.w	8005afe <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4618      	mov	r0, r3
 8005926:	f006 fd71 	bl	800c40c <USB_ReadInterrupts>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 80e5 	beq.w	8005afc <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4618      	mov	r0, r3
 8005938:	f006 fd68 	bl	800c40c <USB_ReadInterrupts>
 800593c:	4603      	mov	r3, r0
 800593e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005942:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005946:	d104      	bne.n	8005952 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005950:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4618      	mov	r0, r3
 8005958:	f006 fd58 	bl	800c40c <USB_ReadInterrupts>
 800595c:	4603      	mov	r3, r0
 800595e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005962:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005966:	d104      	bne.n	8005972 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005970:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4618      	mov	r0, r3
 8005978:	f006 fd48 	bl	800c40c <USB_ReadInterrupts>
 800597c:	4603      	mov	r3, r0
 800597e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005982:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005986:	d104      	bne.n	8005992 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005990:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f006 fd38 	bl	800c40c <USB_ReadInterrupts>
 800599c:	4603      	mov	r3, r0
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d103      	bne.n	80059ae <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2202      	movs	r2, #2
 80059ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f006 fd2a 	bl	800c40c <USB_ReadInterrupts>
 80059b8:	4603      	mov	r3, r0
 80059ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059c2:	d115      	bne.n	80059f0 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80059cc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d108      	bne.n	80059f0 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f008 fb2c 	bl	800e03c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2101      	movs	r1, #1
 80059ea:	4618      	mov	r0, r3
 80059ec:	f006 fde2 	bl	800c5b4 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4618      	mov	r0, r3
 80059f6:	f006 fd09 	bl	800c40c <USB_ReadInterrupts>
 80059fa:	4603      	mov	r3, r0
 80059fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a04:	d102      	bne.n	8005a0c <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f001 f906 	bl	8006c18 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4618      	mov	r0, r3
 8005a12:	f006 fcfb 	bl	800c40c <USB_ReadInterrupts>
 8005a16:	4603      	mov	r3, r0
 8005a18:	f003 0308 	and.w	r3, r3, #8
 8005a1c:	2b08      	cmp	r3, #8
 8005a1e:	d106      	bne.n	8005a2e <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f008 faef 	bl	800e004 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2208      	movs	r2, #8
 8005a2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f006 fcea 	bl	800c40c <USB_ReadInterrupts>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a42:	d138      	bne.n	8005ab6 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f007 f829 	bl	800caa0 <USB_HC_ReadInterrupt>
 8005a4e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005a50:	2300      	movs	r3, #0
 8005a52:	617b      	str	r3, [r7, #20]
 8005a54:	e025      	b.n	8005aa2 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f003 030f 	and.w	r3, r3, #15
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d018      	beq.n	8005a9c <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	015a      	lsls	r2, r3, #5
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	4413      	add	r3, r2
 8005a72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a80:	d106      	bne.n	8005a90 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	4619      	mov	r1, r3
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f8b3 	bl	8005bf4 <HCD_HC_IN_IRQHandler>
 8005a8e:	e005      	b.n	8005a9c <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	4619      	mov	r1, r3
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 fcbd 	bl	8006416 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	617b      	str	r3, [r7, #20]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d3d4      	bcc.n	8005a56 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ab4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f006 fca6 	bl	800c40c <USB_ReadInterrupts>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	f003 0310 	and.w	r3, r3, #16
 8005ac6:	2b10      	cmp	r3, #16
 8005ac8:	d101      	bne.n	8005ace <HAL_HCD_IRQHandler+0x1d2>
 8005aca:	2301      	movs	r3, #1
 8005acc:	e000      	b.n	8005ad0 <HAL_HCD_IRQHandler+0x1d4>
 8005ace:	2300      	movs	r3, #0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d014      	beq.n	8005afe <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	699a      	ldr	r2, [r3, #24]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0210 	bic.w	r2, r2, #16
 8005ae2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 ffeb 	bl	8006ac0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	699a      	ldr	r2, [r3, #24]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f042 0210 	orr.w	r2, r2, #16
 8005af8:	619a      	str	r2, [r3, #24]
 8005afa:	e000      	b.n	8005afe <HAL_HCD_IRQHandler+0x202>
      return;
 8005afc:	bf00      	nop
    }
  }
}
 8005afe:	3718      	adds	r7, #24
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d101      	bne.n	8005b1a <HAL_HCD_Start+0x16>
 8005b16:	2302      	movs	r3, #2
 8005b18:	e013      	b.n	8005b42 <HAL_HCD_Start+0x3e>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4618      	mov	r0, r3
 8005b28:	f006 fb82 	bl	800c230 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2101      	movs	r1, #1
 8005b32:	4618      	mov	r0, r3
 8005b34:	f006 fd78 	bl	800c628 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3708      	adds	r7, #8
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b082      	sub	sp, #8
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d101      	bne.n	8005b60 <HAL_HCD_Stop+0x16>
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	e00d      	b.n	8005b7c <HAL_HCD_Stop+0x32>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f007 f8a7 	bl	800ccc0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3708      	adds	r7, #8
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005b90:	78fa      	ldrb	r2, [r7, #3]
 8005b92:	6879      	ldr	r1, [r7, #4]
 8005b94:	4613      	mov	r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	00db      	lsls	r3, r3, #3
 8005b9c:	440b      	add	r3, r1
 8005b9e:	335c      	adds	r3, #92	; 0x5c
 8005ba0:	781b      	ldrb	r3, [r3, #0]
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005bba:	78fa      	ldrb	r2, [r7, #3]
 8005bbc:	6879      	ldr	r1, [r7, #4]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	00db      	lsls	r3, r3, #3
 8005bc6:	440b      	add	r3, r1
 8005bc8:	334c      	adds	r3, #76	; 0x4c
 8005bca:	681b      	ldr	r3, [r3, #0]
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f006 fd58 	bl	800c69a <USB_GetCurrentFrame>
 8005bea:	4603      	mov	r3, r0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3708      	adds	r7, #8
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005c0a:	78fb      	ldrb	r3, [r7, #3]
 8005c0c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	015a      	lsls	r2, r3, #5
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	4413      	add	r3, r2
 8005c16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 0304 	and.w	r3, r3, #4
 8005c20:	2b04      	cmp	r3, #4
 8005c22:	d119      	bne.n	8005c58 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	015a      	lsls	r2, r3, #5
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c30:	461a      	mov	r2, r3
 8005c32:	2304      	movs	r3, #4
 8005c34:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	015a      	lsls	r2, r3, #5
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	0151      	lsls	r1, r2, #5
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	440a      	add	r2, r1
 8005c4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c50:	f043 0302 	orr.w	r3, r3, #2
 8005c54:	60d3      	str	r3, [r2, #12]
 8005c56:	e0ce      	b.n	8005df6 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	015a      	lsls	r2, r3, #5
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	4413      	add	r3, r2
 8005c60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c6e:	d12c      	bne.n	8005cca <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	015a      	lsls	r2, r3, #5
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	4413      	add	r3, r2
 8005c78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c82:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005c84:	6879      	ldr	r1, [r7, #4]
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	4613      	mov	r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	4413      	add	r3, r2
 8005c8e:	00db      	lsls	r3, r3, #3
 8005c90:	440b      	add	r3, r1
 8005c92:	335d      	adds	r3, #93	; 0x5d
 8005c94:	2207      	movs	r2, #7
 8005c96:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	015a      	lsls	r2, r3, #5
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	0151      	lsls	r1, r2, #5
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	440a      	add	r2, r1
 8005cae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cb2:	f043 0302 	orr.w	r3, r3, #2
 8005cb6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	b2d2      	uxtb	r2, r2
 8005cc0:	4611      	mov	r1, r2
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f006 fefd 	bl	800cac2 <USB_HC_Halt>
 8005cc8:	e095      	b.n	8005df6 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	015a      	lsls	r2, r3, #5
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f003 0320 	and.w	r3, r3, #32
 8005cdc:	2b20      	cmp	r3, #32
 8005cde:	d109      	bne.n	8005cf4 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cec:	461a      	mov	r2, r3
 8005cee:	2320      	movs	r3, #32
 8005cf0:	6093      	str	r3, [r2, #8]
 8005cf2:	e080      	b.n	8005df6 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	015a      	lsls	r2, r3, #5
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	4413      	add	r3, r2
 8005cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 0308 	and.w	r3, r3, #8
 8005d06:	2b08      	cmp	r3, #8
 8005d08:	d134      	bne.n	8005d74 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	015a      	lsls	r2, r3, #5
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	4413      	add	r3, r2
 8005d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	0151      	lsls	r1, r2, #5
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	440a      	add	r2, r1
 8005d20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d24:	f043 0302 	orr.w	r3, r3, #2
 8005d28:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005d2a:	6879      	ldr	r1, [r7, #4]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	4413      	add	r3, r2
 8005d34:	00db      	lsls	r3, r3, #3
 8005d36:	440b      	add	r3, r1
 8005d38:	335d      	adds	r3, #93	; 0x5d
 8005d3a:	2205      	movs	r2, #5
 8005d3c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	2310      	movs	r3, #16
 8005d4e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	015a      	lsls	r2, r3, #5
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	4413      	add	r3, r2
 8005d58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	2308      	movs	r3, #8
 8005d60:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	b2d2      	uxtb	r2, r2
 8005d6a:	4611      	mov	r1, r2
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f006 fea8 	bl	800cac2 <USB_HC_Halt>
 8005d72:	e040      	b.n	8005df6 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	015a      	lsls	r2, r3, #5
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	4413      	add	r3, r2
 8005d7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d8a:	d134      	bne.n	8005df6 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	0151      	lsls	r1, r2, #5
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	440a      	add	r2, r1
 8005da2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005da6:	f043 0302 	orr.w	r3, r3, #2
 8005daa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	b2d2      	uxtb	r2, r2
 8005db4:	4611      	mov	r1, r2
 8005db6:	4618      	mov	r0, r3
 8005db8:	f006 fe83 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dc8:	461a      	mov	r2, r3
 8005dca:	2310      	movs	r3, #16
 8005dcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005dce:	6879      	ldr	r1, [r7, #4]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4613      	mov	r3, r2
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	4413      	add	r3, r2
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	440b      	add	r3, r1
 8005ddc:	335d      	adds	r3, #93	; 0x5d
 8005dde:	2208      	movs	r2, #8
 8005de0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	015a      	lsls	r2, r3, #5
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	4413      	add	r3, r2
 8005dea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dee:	461a      	mov	r2, r3
 8005df0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005df4:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	015a      	lsls	r2, r3, #5
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e0c:	d122      	bne.n	8005e54 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	015a      	lsls	r2, r3, #5
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	4413      	add	r3, r2
 8005e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	0151      	lsls	r1, r2, #5
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	440a      	add	r2, r1
 8005e24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e28:	f043 0302 	orr.w	r3, r3, #2
 8005e2c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	b2d2      	uxtb	r2, r2
 8005e36:	4611      	mov	r1, r2
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f006 fe42 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	015a      	lsls	r2, r3, #5
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	4413      	add	r3, r2
 8005e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e50:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005e52:	e2dc      	b.n	800640e <HCD_HC_IN_IRQHandler+0x81a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	015a      	lsls	r2, r3, #5
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	f040 80dd 	bne.w	8006026 <HCD_HC_IN_IRQHandler+0x432>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005e6c:	6879      	ldr	r1, [r7, #4]
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	4613      	mov	r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	4413      	add	r3, r2
 8005e76:	00db      	lsls	r3, r3, #3
 8005e78:	440b      	add	r3, r1
 8005e7a:	335d      	adds	r3, #93	; 0x5d
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005e80:	6879      	ldr	r1, [r7, #4]
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	4613      	mov	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	00db      	lsls	r3, r3, #3
 8005e8c:	440b      	add	r3, r1
 8005e8e:	3358      	adds	r3, #88	; 0x58
 8005e90:	2200      	movs	r2, #0
 8005e92:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	015a      	lsls	r2, r3, #5
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005ea6:	6879      	ldr	r1, [r7, #4]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	4413      	add	r3, r2
 8005eb0:	00db      	lsls	r3, r3, #3
 8005eb2:	440b      	add	r3, r1
 8005eb4:	333f      	adds	r3, #63	; 0x3f
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00a      	beq.n	8005ed2 <HCD_HC_IN_IRQHandler+0x2de>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005ebc:	6879      	ldr	r1, [r7, #4]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	4413      	add	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	440b      	add	r3, r1
 8005eca:	333f      	adds	r3, #63	; 0x3f
 8005ecc:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005ece:	2b02      	cmp	r3, #2
 8005ed0:	d121      	bne.n	8005f16 <HCD_HC_IN_IRQHandler+0x322>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	015a      	lsls	r2, r3, #5
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	0151      	lsls	r1, r2, #5
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	440a      	add	r2, r1
 8005ee8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005eec:	f043 0302 	orr.w	r3, r3, #2
 8005ef0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	b2d2      	uxtb	r2, r2
 8005efa:	4611      	mov	r1, r2
 8005efc:	4618      	mov	r0, r3
 8005efe:	f006 fde0 	bl	800cac2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	015a      	lsls	r2, r3, #5
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	4413      	add	r3, r2
 8005f0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f0e:	461a      	mov	r2, r3
 8005f10:	2310      	movs	r3, #16
 8005f12:	6093      	str	r3, [r2, #8]
 8005f14:	e070      	b.n	8005ff8 <HCD_HC_IN_IRQHandler+0x404>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005f16:	6879      	ldr	r1, [r7, #4]
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4413      	add	r3, r2
 8005f20:	00db      	lsls	r3, r3, #3
 8005f22:	440b      	add	r3, r1
 8005f24:	333f      	adds	r3, #63	; 0x3f
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	2b03      	cmp	r3, #3
 8005f2a:	d12a      	bne.n	8005f82 <HCD_HC_IN_IRQHandler+0x38e>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	015a      	lsls	r2, r3, #5
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	4413      	add	r3, r2
 8005f34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	0151      	lsls	r1, r2, #5
 8005f3e:	693a      	ldr	r2, [r7, #16]
 8005f40:	440a      	add	r2, r1
 8005f42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f46:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f4a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005f4c:	6879      	ldr	r1, [r7, #4]
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	4613      	mov	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	440b      	add	r3, r1
 8005f5a:	335c      	adds	r3, #92	; 0x5c
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	b2d8      	uxtb	r0, r3
 8005f64:	6879      	ldr	r1, [r7, #4]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	4413      	add	r3, r2
 8005f6e:	00db      	lsls	r3, r3, #3
 8005f70:	440b      	add	r3, r1
 8005f72:	335c      	adds	r3, #92	; 0x5c
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	461a      	mov	r2, r3
 8005f78:	4601      	mov	r1, r0
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f008 f86c 	bl	800e058 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005f80:	e03a      	b.n	8005ff8 <HCD_HC_IN_IRQHandler+0x404>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8005f82:	6879      	ldr	r1, [r7, #4]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	4613      	mov	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4413      	add	r3, r2
 8005f8c:	00db      	lsls	r3, r3, #3
 8005f8e:	440b      	add	r3, r1
 8005f90:	333f      	adds	r3, #63	; 0x3f
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d12f      	bne.n	8005ff8 <HCD_HC_IN_IRQHandler+0x404>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005f98:	6879      	ldr	r1, [r7, #4]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	4413      	add	r3, r2
 8005fa2:	00db      	lsls	r3, r3, #3
 8005fa4:	440b      	add	r3, r1
 8005fa6:	335c      	adds	r3, #92	; 0x5c
 8005fa8:	2201      	movs	r2, #1
 8005faa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005fac:	6879      	ldr	r1, [r7, #4]
 8005fae:	68fa      	ldr	r2, [r7, #12]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	00db      	lsls	r3, r3, #3
 8005fb8:	440b      	add	r3, r1
 8005fba:	3350      	adds	r3, #80	; 0x50
 8005fbc:	781b      	ldrb	r3, [r3, #0]
 8005fbe:	f083 0301 	eor.w	r3, r3, #1
 8005fc2:	b2d8      	uxtb	r0, r3
 8005fc4:	6879      	ldr	r1, [r7, #4]
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	4413      	add	r3, r2
 8005fce:	00db      	lsls	r3, r3, #3
 8005fd0:	440b      	add	r3, r1
 8005fd2:	3350      	adds	r3, #80	; 0x50
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	b2d8      	uxtb	r0, r3
 8005fdc:	6879      	ldr	r1, [r7, #4]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	4613      	mov	r3, r2
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	4413      	add	r3, r2
 8005fe6:	00db      	lsls	r3, r3, #3
 8005fe8:	440b      	add	r3, r1
 8005fea:	335c      	adds	r3, #92	; 0x5c
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	461a      	mov	r2, r3
 8005ff0:	4601      	mov	r1, r0
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f008 f830 	bl	800e058 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005ff8:	6879      	ldr	r1, [r7, #4]
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4413      	add	r3, r2
 8006002:	00db      	lsls	r3, r3, #3
 8006004:	440b      	add	r3, r1
 8006006:	3350      	adds	r3, #80	; 0x50
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	f083 0301 	eor.w	r3, r3, #1
 800600e:	b2d8      	uxtb	r0, r3
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	4613      	mov	r3, r2
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	4413      	add	r3, r2
 800601a:	00db      	lsls	r3, r3, #3
 800601c:	440b      	add	r3, r1
 800601e:	3350      	adds	r3, #80	; 0x50
 8006020:	4602      	mov	r2, r0
 8006022:	701a      	strb	r2, [r3, #0]
}
 8006024:	e1f3      	b.n	800640e <HCD_HC_IN_IRQHandler+0x81a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	015a      	lsls	r2, r3, #5
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	4413      	add	r3, r2
 800602e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b02      	cmp	r3, #2
 800603a:	f040 811a 	bne.w	8006272 <HCD_HC_IN_IRQHandler+0x67e>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	015a      	lsls	r2, r3, #5
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	4413      	add	r3, r2
 8006046:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	0151      	lsls	r1, r2, #5
 8006050:	693a      	ldr	r2, [r7, #16]
 8006052:	440a      	add	r2, r1
 8006054:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006058:	f023 0302 	bic.w	r3, r3, #2
 800605c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800605e:	6879      	ldr	r1, [r7, #4]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	4613      	mov	r3, r2
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	4413      	add	r3, r2
 8006068:	00db      	lsls	r3, r3, #3
 800606a:	440b      	add	r3, r1
 800606c:	335d      	adds	r3, #93	; 0x5d
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d10a      	bne.n	800608a <HCD_HC_IN_IRQHandler+0x496>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8006074:	6879      	ldr	r1, [r7, #4]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	4613      	mov	r3, r2
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	4413      	add	r3, r2
 800607e:	00db      	lsls	r3, r3, #3
 8006080:	440b      	add	r3, r1
 8006082:	335c      	adds	r3, #92	; 0x5c
 8006084:	2201      	movs	r2, #1
 8006086:	701a      	strb	r2, [r3, #0]
 8006088:	e0d9      	b.n	800623e <HCD_HC_IN_IRQHandler+0x64a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800608a:	6879      	ldr	r1, [r7, #4]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	4613      	mov	r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	4413      	add	r3, r2
 8006094:	00db      	lsls	r3, r3, #3
 8006096:	440b      	add	r3, r1
 8006098:	335d      	adds	r3, #93	; 0x5d
 800609a:	781b      	ldrb	r3, [r3, #0]
 800609c:	2b05      	cmp	r3, #5
 800609e:	d10a      	bne.n	80060b6 <HCD_HC_IN_IRQHandler+0x4c2>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80060a0:	6879      	ldr	r1, [r7, #4]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	4613      	mov	r3, r2
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	4413      	add	r3, r2
 80060aa:	00db      	lsls	r3, r3, #3
 80060ac:	440b      	add	r3, r1
 80060ae:	335c      	adds	r3, #92	; 0x5c
 80060b0:	2205      	movs	r2, #5
 80060b2:	701a      	strb	r2, [r3, #0]
 80060b4:	e0c3      	b.n	800623e <HCD_HC_IN_IRQHandler+0x64a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80060b6:	6879      	ldr	r1, [r7, #4]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	00db      	lsls	r3, r3, #3
 80060c2:	440b      	add	r3, r1
 80060c4:	335d      	adds	r3, #93	; 0x5d
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	2b06      	cmp	r3, #6
 80060ca:	d00a      	beq.n	80060e2 <HCD_HC_IN_IRQHandler+0x4ee>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80060cc:	6879      	ldr	r1, [r7, #4]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	4613      	mov	r3, r2
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4413      	add	r3, r2
 80060d6:	00db      	lsls	r3, r3, #3
 80060d8:	440b      	add	r3, r1
 80060da:	335d      	adds	r3, #93	; 0x5d
 80060dc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80060de:	2b08      	cmp	r3, #8
 80060e0:	d156      	bne.n	8006190 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].ErrCnt++;
 80060e2:	6879      	ldr	r1, [r7, #4]
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	4613      	mov	r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	4413      	add	r3, r2
 80060ec:	00db      	lsls	r3, r3, #3
 80060ee:	440b      	add	r3, r1
 80060f0:	3358      	adds	r3, #88	; 0x58
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	1c59      	adds	r1, r3, #1
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	4613      	mov	r3, r2
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	4413      	add	r3, r2
 8006100:	00db      	lsls	r3, r3, #3
 8006102:	4403      	add	r3, r0
 8006104:	3358      	adds	r3, #88	; 0x58
 8006106:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006108:	6879      	ldr	r1, [r7, #4]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	4613      	mov	r3, r2
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	4413      	add	r3, r2
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	440b      	add	r3, r1
 8006116:	3358      	adds	r3, #88	; 0x58
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2b03      	cmp	r3, #3
 800611c:	d914      	bls.n	8006148 <HCD_HC_IN_IRQHandler+0x554>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800611e:	6879      	ldr	r1, [r7, #4]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	4613      	mov	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	4413      	add	r3, r2
 8006128:	00db      	lsls	r3, r3, #3
 800612a:	440b      	add	r3, r1
 800612c:	3358      	adds	r3, #88	; 0x58
 800612e:	2200      	movs	r2, #0
 8006130:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006132:	6879      	ldr	r1, [r7, #4]
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	4613      	mov	r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	4413      	add	r3, r2
 800613c:	00db      	lsls	r3, r3, #3
 800613e:	440b      	add	r3, r1
 8006140:	335c      	adds	r3, #92	; 0x5c
 8006142:	2204      	movs	r2, #4
 8006144:	701a      	strb	r2, [r3, #0]
 8006146:	e009      	b.n	800615c <HCD_HC_IN_IRQHandler+0x568>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006148:	6879      	ldr	r1, [r7, #4]
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	4613      	mov	r3, r2
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	4413      	add	r3, r2
 8006152:	00db      	lsls	r3, r3, #3
 8006154:	440b      	add	r3, r1
 8006156:	335c      	adds	r3, #92	; 0x5c
 8006158:	2202      	movs	r2, #2
 800615a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	4413      	add	r3, r2
 8006164:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006172:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800617a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	015a      	lsls	r2, r3, #5
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	4413      	add	r3, r2
 8006184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006188:	461a      	mov	r2, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	6013      	str	r3, [r2, #0]
 800618e:	e056      	b.n	800623e <HCD_HC_IN_IRQHandler+0x64a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	4613      	mov	r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	4413      	add	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	440b      	add	r3, r1
 800619e:	335d      	adds	r3, #93	; 0x5d
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	2b03      	cmp	r3, #3
 80061a4:	d123      	bne.n	80061ee <HCD_HC_IN_IRQHandler+0x5fa>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80061a6:	6879      	ldr	r1, [r7, #4]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	4613      	mov	r3, r2
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	4413      	add	r3, r2
 80061b0:	00db      	lsls	r3, r3, #3
 80061b2:	440b      	add	r3, r1
 80061b4:	335c      	adds	r3, #92	; 0x5c
 80061b6:	2202      	movs	r2, #2
 80061b8:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	015a      	lsls	r2, r3, #5
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	4413      	add	r3, r2
 80061c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80061d0:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061d8:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	015a      	lsls	r2, r3, #5
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061e6:	461a      	mov	r2, r3
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	6013      	str	r3, [r2, #0]
 80061ec:	e027      	b.n	800623e <HCD_HC_IN_IRQHandler+0x64a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80061ee:	6879      	ldr	r1, [r7, #4]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	4613      	mov	r3, r2
 80061f4:	009b      	lsls	r3, r3, #2
 80061f6:	4413      	add	r3, r2
 80061f8:	00db      	lsls	r3, r3, #3
 80061fa:	440b      	add	r3, r1
 80061fc:	335d      	adds	r3, #93	; 0x5d
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	2b07      	cmp	r3, #7
 8006202:	d11c      	bne.n	800623e <HCD_HC_IN_IRQHandler+0x64a>
      hhcd->hc[ch_num].ErrCnt++;
 8006204:	6879      	ldr	r1, [r7, #4]
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	4613      	mov	r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	00db      	lsls	r3, r3, #3
 8006210:	440b      	add	r3, r1
 8006212:	3358      	adds	r3, #88	; 0x58
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	1c59      	adds	r1, r3, #1
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	4613      	mov	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	00db      	lsls	r3, r3, #3
 8006224:	4403      	add	r3, r0
 8006226:	3358      	adds	r3, #88	; 0x58
 8006228:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800622a:	6879      	ldr	r1, [r7, #4]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	4613      	mov	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4413      	add	r3, r2
 8006234:	00db      	lsls	r3, r3, #3
 8006236:	440b      	add	r3, r1
 8006238:	335c      	adds	r3, #92	; 0x5c
 800623a:	2204      	movs	r2, #4
 800623c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	015a      	lsls	r2, r3, #5
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	4413      	add	r3, r2
 8006246:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800624a:	461a      	mov	r2, r3
 800624c:	2302      	movs	r3, #2
 800624e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	b2d8      	uxtb	r0, r3
 8006254:	6879      	ldr	r1, [r7, #4]
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	4613      	mov	r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	4413      	add	r3, r2
 800625e:	00db      	lsls	r3, r3, #3
 8006260:	440b      	add	r3, r1
 8006262:	335c      	adds	r3, #92	; 0x5c
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	461a      	mov	r2, r3
 8006268:	4601      	mov	r1, r0
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f007 fef4 	bl	800e058 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006270:	e0cd      	b.n	800640e <HCD_HC_IN_IRQHandler+0x81a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	4413      	add	r3, r2
 800627a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006284:	2b80      	cmp	r3, #128	; 0x80
 8006286:	d13e      	bne.n	8006306 <HCD_HC_IN_IRQHandler+0x712>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	015a      	lsls	r2, r3, #5
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	4413      	add	r3, r2
 8006290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	0151      	lsls	r1, r2, #5
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	440a      	add	r2, r1
 800629e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062a2:	f043 0302 	orr.w	r3, r3, #2
 80062a6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80062a8:	6879      	ldr	r1, [r7, #4]
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	4613      	mov	r3, r2
 80062ae:	009b      	lsls	r3, r3, #2
 80062b0:	4413      	add	r3, r2
 80062b2:	00db      	lsls	r3, r3, #3
 80062b4:	440b      	add	r3, r1
 80062b6:	3358      	adds	r3, #88	; 0x58
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	1c59      	adds	r1, r3, #1
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4613      	mov	r3, r2
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	4413      	add	r3, r2
 80062c6:	00db      	lsls	r3, r3, #3
 80062c8:	4403      	add	r3, r0
 80062ca:	3358      	adds	r3, #88	; 0x58
 80062cc:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80062ce:	6879      	ldr	r1, [r7, #4]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	4613      	mov	r3, r2
 80062d4:	009b      	lsls	r3, r3, #2
 80062d6:	4413      	add	r3, r2
 80062d8:	00db      	lsls	r3, r3, #3
 80062da:	440b      	add	r3, r1
 80062dc:	335d      	adds	r3, #93	; 0x5d
 80062de:	2206      	movs	r2, #6
 80062e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	b2d2      	uxtb	r2, r2
 80062ea:	4611      	mov	r1, r2
 80062ec:	4618      	mov	r0, r3
 80062ee:	f006 fbe8 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	015a      	lsls	r2, r3, #5
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	4413      	add	r3, r2
 80062fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062fe:	461a      	mov	r2, r3
 8006300:	2380      	movs	r3, #128	; 0x80
 8006302:	6093      	str	r3, [r2, #8]
}
 8006304:	e083      	b.n	800640e <HCD_HC_IN_IRQHandler+0x81a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	015a      	lsls	r2, r3, #5
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	4413      	add	r3, r2
 800630e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	f003 0310 	and.w	r3, r3, #16
 8006318:	2b10      	cmp	r3, #16
 800631a:	d178      	bne.n	800640e <HCD_HC_IN_IRQHandler+0x81a>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800631c:	6879      	ldr	r1, [r7, #4]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	4613      	mov	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	00db      	lsls	r3, r3, #3
 8006328:	440b      	add	r3, r1
 800632a:	333f      	adds	r3, #63	; 0x3f
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	2b03      	cmp	r3, #3
 8006330:	d122      	bne.n	8006378 <HCD_HC_IN_IRQHandler+0x784>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006332:	6879      	ldr	r1, [r7, #4]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	4613      	mov	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4413      	add	r3, r2
 800633c:	00db      	lsls	r3, r3, #3
 800633e:	440b      	add	r3, r1
 8006340:	3358      	adds	r3, #88	; 0x58
 8006342:	2200      	movs	r2, #0
 8006344:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	015a      	lsls	r2, r3, #5
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	4413      	add	r3, r2
 800634e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	0151      	lsls	r1, r2, #5
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	440a      	add	r2, r1
 800635c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006360:	f043 0302 	orr.w	r3, r3, #2
 8006364:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	b2d2      	uxtb	r2, r2
 800636e:	4611      	mov	r1, r2
 8006370:	4618      	mov	r0, r3
 8006372:	f006 fba6 	bl	800cac2 <USB_HC_Halt>
 8006376:	e041      	b.n	80063fc <HCD_HC_IN_IRQHandler+0x808>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006378:	6879      	ldr	r1, [r7, #4]
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	4613      	mov	r3, r2
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	4413      	add	r3, r2
 8006382:	00db      	lsls	r3, r3, #3
 8006384:	440b      	add	r3, r1
 8006386:	333f      	adds	r3, #63	; 0x3f
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00a      	beq.n	80063a4 <HCD_HC_IN_IRQHandler+0x7b0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800638e:	6879      	ldr	r1, [r7, #4]
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	4613      	mov	r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	4413      	add	r3, r2
 8006398:	00db      	lsls	r3, r3, #3
 800639a:	440b      	add	r3, r1
 800639c:	333f      	adds	r3, #63	; 0x3f
 800639e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d12b      	bne.n	80063fc <HCD_HC_IN_IRQHandler+0x808>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80063a4:	6879      	ldr	r1, [r7, #4]
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	4613      	mov	r3, r2
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	4413      	add	r3, r2
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	440b      	add	r3, r1
 80063b2:	3358      	adds	r3, #88	; 0x58
 80063b4:	2200      	movs	r2, #0
 80063b6:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 80063b8:	6879      	ldr	r1, [r7, #4]
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	4613      	mov	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	00db      	lsls	r3, r3, #3
 80063c4:	440b      	add	r3, r1
 80063c6:	335d      	adds	r3, #93	; 0x5d
 80063c8:	2203      	movs	r2, #3
 80063ca:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	015a      	lsls	r2, r3, #5
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	4413      	add	r3, r2
 80063d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	0151      	lsls	r1, r2, #5
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	440a      	add	r2, r1
 80063e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063e6:	f043 0302 	orr.w	r3, r3, #2
 80063ea:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	b2d2      	uxtb	r2, r2
 80063f4:	4611      	mov	r1, r2
 80063f6:	4618      	mov	r0, r3
 80063f8:	f006 fb63 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	015a      	lsls	r2, r3, #5
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	4413      	add	r3, r2
 8006404:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006408:	461a      	mov	r2, r3
 800640a:	2310      	movs	r3, #16
 800640c:	6093      	str	r3, [r2, #8]
}
 800640e:	bf00      	nop
 8006410:	3718      	adds	r7, #24
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006416:	b580      	push	{r7, lr}
 8006418:	b086      	sub	sp, #24
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
 800641e:	460b      	mov	r3, r1
 8006420:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800642c:	78fb      	ldrb	r3, [r7, #3]
 800642e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	015a      	lsls	r2, r3, #5
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	4413      	add	r3, r2
 8006438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f003 0304 	and.w	r3, r3, #4
 8006442:	2b04      	cmp	r3, #4
 8006444:	d119      	bne.n	800647a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	015a      	lsls	r2, r3, #5
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	4413      	add	r3, r2
 800644e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006452:	461a      	mov	r2, r3
 8006454:	2304      	movs	r3, #4
 8006456:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	4413      	add	r3, r2
 8006460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	0151      	lsls	r1, r2, #5
 800646a:	693a      	ldr	r2, [r7, #16]
 800646c:	440a      	add	r2, r1
 800646e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006472:	f043 0302 	orr.w	r3, r3, #2
 8006476:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8006478:	e31e      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	015a      	lsls	r2, r3, #5
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	4413      	add	r3, r2
 8006482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f003 0320 	and.w	r3, r3, #32
 800648c:	2b20      	cmp	r3, #32
 800648e:	d141      	bne.n	8006514 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	015a      	lsls	r2, r3, #5
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	4413      	add	r3, r2
 8006498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800649c:	461a      	mov	r2, r3
 800649e:	2320      	movs	r3, #32
 80064a0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80064a2:	6879      	ldr	r1, [r7, #4]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	4613      	mov	r3, r2
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	4413      	add	r3, r2
 80064ac:	00db      	lsls	r3, r3, #3
 80064ae:	440b      	add	r3, r1
 80064b0:	333d      	adds	r3, #61	; 0x3d
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	f040 82ff 	bne.w	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 80064ba:	6879      	ldr	r1, [r7, #4]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	4613      	mov	r3, r2
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	4413      	add	r3, r2
 80064c4:	00db      	lsls	r3, r3, #3
 80064c6:	440b      	add	r3, r1
 80064c8:	333d      	adds	r3, #61	; 0x3d
 80064ca:	2200      	movs	r2, #0
 80064cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80064ce:	6879      	ldr	r1, [r7, #4]
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	4613      	mov	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4413      	add	r3, r2
 80064d8:	00db      	lsls	r3, r3, #3
 80064da:	440b      	add	r3, r1
 80064dc:	335c      	adds	r3, #92	; 0x5c
 80064de:	2202      	movs	r2, #2
 80064e0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	015a      	lsls	r2, r3, #5
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	4413      	add	r3, r2
 80064ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	0151      	lsls	r1, r2, #5
 80064f4:	693a      	ldr	r2, [r7, #16]
 80064f6:	440a      	add	r2, r1
 80064f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064fc:	f043 0302 	orr.w	r3, r3, #2
 8006500:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	4611      	mov	r1, r2
 800650c:	4618      	mov	r0, r3
 800650e:	f006 fad8 	bl	800cac2 <USB_HC_Halt>
}
 8006512:	e2d1      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	015a      	lsls	r2, r3, #5
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	4413      	add	r3, r2
 800651c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006526:	2b40      	cmp	r3, #64	; 0x40
 8006528:	d13f      	bne.n	80065aa <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 800652a:	6879      	ldr	r1, [r7, #4]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	4613      	mov	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	4413      	add	r3, r2
 8006534:	00db      	lsls	r3, r3, #3
 8006536:	440b      	add	r3, r1
 8006538:	335d      	adds	r3, #93	; 0x5d
 800653a:	2204      	movs	r2, #4
 800653c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800653e:	6879      	ldr	r1, [r7, #4]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	4613      	mov	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	00db      	lsls	r3, r3, #3
 800654a:	440b      	add	r3, r1
 800654c:	333d      	adds	r3, #61	; 0x3d
 800654e:	2201      	movs	r2, #1
 8006550:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006552:	6879      	ldr	r1, [r7, #4]
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	4613      	mov	r3, r2
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	4413      	add	r3, r2
 800655c:	00db      	lsls	r3, r3, #3
 800655e:	440b      	add	r3, r1
 8006560:	3358      	adds	r3, #88	; 0x58
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	4413      	add	r3, r2
 800656e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	68fa      	ldr	r2, [r7, #12]
 8006576:	0151      	lsls	r1, r2, #5
 8006578:	693a      	ldr	r2, [r7, #16]
 800657a:	440a      	add	r2, r1
 800657c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006580:	f043 0302 	orr.w	r3, r3, #2
 8006584:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	b2d2      	uxtb	r2, r2
 800658e:	4611      	mov	r1, r2
 8006590:	4618      	mov	r0, r3
 8006592:	f006 fa96 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	015a      	lsls	r2, r3, #5
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	4413      	add	r3, r2
 800659e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065a2:	461a      	mov	r2, r3
 80065a4:	2340      	movs	r3, #64	; 0x40
 80065a6:	6093      	str	r3, [r2, #8]
}
 80065a8:	e286      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	015a      	lsls	r2, r3, #5
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	4413      	add	r3, r2
 80065b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065c0:	d122      	bne.n	8006608 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	015a      	lsls	r2, r3, #5
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	4413      	add	r3, r2
 80065ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	68fa      	ldr	r2, [r7, #12]
 80065d2:	0151      	lsls	r1, r2, #5
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	440a      	add	r2, r1
 80065d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065dc:	f043 0302 	orr.w	r3, r3, #2
 80065e0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	b2d2      	uxtb	r2, r2
 80065ea:	4611      	mov	r1, r2
 80065ec:	4618      	mov	r0, r3
 80065ee:	f006 fa68 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	015a      	lsls	r2, r3, #5
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	4413      	add	r3, r2
 80065fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065fe:	461a      	mov	r2, r3
 8006600:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006604:	6093      	str	r3, [r2, #8]
}
 8006606:	e257      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	015a      	lsls	r2, r3, #5
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	4413      	add	r3, r2
 8006610:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b01      	cmp	r3, #1
 800661c:	d135      	bne.n	800668a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800661e:	6879      	ldr	r1, [r7, #4]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	4613      	mov	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	4413      	add	r3, r2
 8006628:	00db      	lsls	r3, r3, #3
 800662a:	440b      	add	r3, r1
 800662c:	3358      	adds	r3, #88	; 0x58
 800662e:	2200      	movs	r2, #0
 8006630:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	015a      	lsls	r2, r3, #5
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	4413      	add	r3, r2
 800663a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	0151      	lsls	r1, r2, #5
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	440a      	add	r2, r1
 8006648:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800664c:	f043 0302 	orr.w	r3, r3, #2
 8006650:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	b2d2      	uxtb	r2, r2
 800665a:	4611      	mov	r1, r2
 800665c:	4618      	mov	r0, r3
 800665e:	f006 fa30 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	015a      	lsls	r2, r3, #5
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	4413      	add	r3, r2
 800666a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800666e:	461a      	mov	r2, r3
 8006670:	2301      	movs	r3, #1
 8006672:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006674:	6879      	ldr	r1, [r7, #4]
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	4613      	mov	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	440b      	add	r3, r1
 8006682:	335d      	adds	r3, #93	; 0x5d
 8006684:	2201      	movs	r2, #1
 8006686:	701a      	strb	r2, [r3, #0]
}
 8006688:	e216      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	015a      	lsls	r2, r3, #5
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	4413      	add	r3, r2
 8006692:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 0308 	and.w	r3, r3, #8
 800669c:	2b08      	cmp	r3, #8
 800669e:	d12b      	bne.n	80066f8 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	015a      	lsls	r2, r3, #5
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	4413      	add	r3, r2
 80066a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ac:	461a      	mov	r2, r3
 80066ae:	2308      	movs	r3, #8
 80066b0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	015a      	lsls	r2, r3, #5
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	4413      	add	r3, r2
 80066ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	0151      	lsls	r1, r2, #5
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	440a      	add	r2, r1
 80066c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066cc:	f043 0302 	orr.w	r3, r3, #2
 80066d0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	b2d2      	uxtb	r2, r2
 80066da:	4611      	mov	r1, r2
 80066dc:	4618      	mov	r0, r3
 80066de:	f006 f9f0 	bl	800cac2 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80066e2:	6879      	ldr	r1, [r7, #4]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	4613      	mov	r3, r2
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	4413      	add	r3, r2
 80066ec:	00db      	lsls	r3, r3, #3
 80066ee:	440b      	add	r3, r1
 80066f0:	335d      	adds	r3, #93	; 0x5d
 80066f2:	2205      	movs	r2, #5
 80066f4:	701a      	strb	r2, [r3, #0]
}
 80066f6:	e1df      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	015a      	lsls	r2, r3, #5
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	f003 0310 	and.w	r3, r3, #16
 800670a:	2b10      	cmp	r3, #16
 800670c:	d135      	bne.n	800677a <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800670e:	6879      	ldr	r1, [r7, #4]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	4613      	mov	r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	4413      	add	r3, r2
 8006718:	00db      	lsls	r3, r3, #3
 800671a:	440b      	add	r3, r1
 800671c:	3358      	adds	r3, #88	; 0x58
 800671e:	2200      	movs	r2, #0
 8006720:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006722:	6879      	ldr	r1, [r7, #4]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	4613      	mov	r3, r2
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	4413      	add	r3, r2
 800672c:	00db      	lsls	r3, r3, #3
 800672e:	440b      	add	r3, r1
 8006730:	335d      	adds	r3, #93	; 0x5d
 8006732:	2203      	movs	r2, #3
 8006734:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	015a      	lsls	r2, r3, #5
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	4413      	add	r3, r2
 800673e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	0151      	lsls	r1, r2, #5
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	440a      	add	r2, r1
 800674c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006750:	f043 0302 	orr.w	r3, r3, #2
 8006754:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	b2d2      	uxtb	r2, r2
 800675e:	4611      	mov	r1, r2
 8006760:	4618      	mov	r0, r3
 8006762:	f006 f9ae 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	015a      	lsls	r2, r3, #5
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	4413      	add	r3, r2
 800676e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006772:	461a      	mov	r2, r3
 8006774:	2310      	movs	r3, #16
 8006776:	6093      	str	r3, [r2, #8]
}
 8006778:	e19e      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	015a      	lsls	r2, r3, #5
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	4413      	add	r3, r2
 8006782:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800678c:	2b80      	cmp	r3, #128	; 0x80
 800678e:	d12b      	bne.n	80067e8 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	015a      	lsls	r2, r3, #5
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	4413      	add	r3, r2
 8006798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	0151      	lsls	r1, r2, #5
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	440a      	add	r2, r1
 80067a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067aa:	f043 0302 	orr.w	r3, r3, #2
 80067ae:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	b2d2      	uxtb	r2, r2
 80067b8:	4611      	mov	r1, r2
 80067ba:	4618      	mov	r0, r3
 80067bc:	f006 f981 	bl	800cac2 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80067c0:	6879      	ldr	r1, [r7, #4]
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4613      	mov	r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	4413      	add	r3, r2
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	440b      	add	r3, r1
 80067ce:	335d      	adds	r3, #93	; 0x5d
 80067d0:	2206      	movs	r2, #6
 80067d2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	015a      	lsls	r2, r3, #5
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	4413      	add	r3, r2
 80067dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067e0:	461a      	mov	r2, r3
 80067e2:	2380      	movs	r3, #128	; 0x80
 80067e4:	6093      	str	r3, [r2, #8]
}
 80067e6:	e167      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	015a      	lsls	r2, r3, #5
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	4413      	add	r3, r2
 80067f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067fe:	d135      	bne.n	800686c <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	015a      	lsls	r2, r3, #5
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	4413      	add	r3, r2
 8006808:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	0151      	lsls	r1, r2, #5
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	440a      	add	r2, r1
 8006816:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800681a:	f043 0302 	orr.w	r3, r3, #2
 800681e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68fa      	ldr	r2, [r7, #12]
 8006826:	b2d2      	uxtb	r2, r2
 8006828:	4611      	mov	r1, r2
 800682a:	4618      	mov	r0, r3
 800682c:	f006 f949 	bl	800cac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	015a      	lsls	r2, r3, #5
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	4413      	add	r3, r2
 8006838:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800683c:	461a      	mov	r2, r3
 800683e:	2310      	movs	r3, #16
 8006840:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	015a      	lsls	r2, r3, #5
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	4413      	add	r3, r2
 800684a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800684e:	461a      	mov	r2, r3
 8006850:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006854:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006856:	6879      	ldr	r1, [r7, #4]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	4613      	mov	r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	4413      	add	r3, r2
 8006860:	00db      	lsls	r3, r3, #3
 8006862:	440b      	add	r3, r1
 8006864:	335d      	adds	r3, #93	; 0x5d
 8006866:	2208      	movs	r2, #8
 8006868:	701a      	strb	r2, [r3, #0]
}
 800686a:	e125      	b.n	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	015a      	lsls	r2, r3, #5
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	4413      	add	r3, r2
 8006874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	f003 0302 	and.w	r3, r3, #2
 800687e:	2b02      	cmp	r3, #2
 8006880:	f040 811a 	bne.w	8006ab8 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	015a      	lsls	r2, r3, #5
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	4413      	add	r3, r2
 800688c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	0151      	lsls	r1, r2, #5
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	440a      	add	r2, r1
 800689a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800689e:	f023 0302 	bic.w	r3, r3, #2
 80068a2:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80068a4:	6879      	ldr	r1, [r7, #4]
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	4613      	mov	r3, r2
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	4413      	add	r3, r2
 80068ae:	00db      	lsls	r3, r3, #3
 80068b0:	440b      	add	r3, r1
 80068b2:	335d      	adds	r3, #93	; 0x5d
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d137      	bne.n	800692a <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80068ba:	6879      	ldr	r1, [r7, #4]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	4613      	mov	r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	4413      	add	r3, r2
 80068c4:	00db      	lsls	r3, r3, #3
 80068c6:	440b      	add	r3, r1
 80068c8:	335c      	adds	r3, #92	; 0x5c
 80068ca:	2201      	movs	r2, #1
 80068cc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80068ce:	6879      	ldr	r1, [r7, #4]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	4613      	mov	r3, r2
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	4413      	add	r3, r2
 80068d8:	00db      	lsls	r3, r3, #3
 80068da:	440b      	add	r3, r1
 80068dc:	333f      	adds	r3, #63	; 0x3f
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d00b      	beq.n	80068fc <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80068e4:	6879      	ldr	r1, [r7, #4]
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	4613      	mov	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4413      	add	r3, r2
 80068ee:	00db      	lsls	r3, r3, #3
 80068f0:	440b      	add	r3, r1
 80068f2:	333f      	adds	r3, #63	; 0x3f
 80068f4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80068f6:	2b03      	cmp	r3, #3
 80068f8:	f040 80c5 	bne.w	8006a86 <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80068fc:	6879      	ldr	r1, [r7, #4]
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	4613      	mov	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	00db      	lsls	r3, r3, #3
 8006908:	440b      	add	r3, r1
 800690a:	3351      	adds	r3, #81	; 0x51
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	f083 0301 	eor.w	r3, r3, #1
 8006912:	b2d8      	uxtb	r0, r3
 8006914:	6879      	ldr	r1, [r7, #4]
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	4613      	mov	r3, r2
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	4413      	add	r3, r2
 800691e:	00db      	lsls	r3, r3, #3
 8006920:	440b      	add	r3, r1
 8006922:	3351      	adds	r3, #81	; 0x51
 8006924:	4602      	mov	r2, r0
 8006926:	701a      	strb	r2, [r3, #0]
 8006928:	e0ad      	b.n	8006a86 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800692a:	6879      	ldr	r1, [r7, #4]
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	4613      	mov	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4413      	add	r3, r2
 8006934:	00db      	lsls	r3, r3, #3
 8006936:	440b      	add	r3, r1
 8006938:	335d      	adds	r3, #93	; 0x5d
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	2b03      	cmp	r3, #3
 800693e:	d10a      	bne.n	8006956 <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006940:	6879      	ldr	r1, [r7, #4]
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	4613      	mov	r3, r2
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	4413      	add	r3, r2
 800694a:	00db      	lsls	r3, r3, #3
 800694c:	440b      	add	r3, r1
 800694e:	335c      	adds	r3, #92	; 0x5c
 8006950:	2202      	movs	r2, #2
 8006952:	701a      	strb	r2, [r3, #0]
 8006954:	e097      	b.n	8006a86 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006956:	6879      	ldr	r1, [r7, #4]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4613      	mov	r3, r2
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	4413      	add	r3, r2
 8006960:	00db      	lsls	r3, r3, #3
 8006962:	440b      	add	r3, r1
 8006964:	335d      	adds	r3, #93	; 0x5d
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	2b04      	cmp	r3, #4
 800696a:	d10a      	bne.n	8006982 <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800696c:	6879      	ldr	r1, [r7, #4]
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	4613      	mov	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	00db      	lsls	r3, r3, #3
 8006978:	440b      	add	r3, r1
 800697a:	335c      	adds	r3, #92	; 0x5c
 800697c:	2202      	movs	r2, #2
 800697e:	701a      	strb	r2, [r3, #0]
 8006980:	e081      	b.n	8006a86 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006982:	6879      	ldr	r1, [r7, #4]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4613      	mov	r3, r2
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	4413      	add	r3, r2
 800698c:	00db      	lsls	r3, r3, #3
 800698e:	440b      	add	r3, r1
 8006990:	335d      	adds	r3, #93	; 0x5d
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	2b05      	cmp	r3, #5
 8006996:	d10a      	bne.n	80069ae <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006998:	6879      	ldr	r1, [r7, #4]
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	4613      	mov	r3, r2
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	00db      	lsls	r3, r3, #3
 80069a4:	440b      	add	r3, r1
 80069a6:	335c      	adds	r3, #92	; 0x5c
 80069a8:	2205      	movs	r2, #5
 80069aa:	701a      	strb	r2, [r3, #0]
 80069ac:	e06b      	b.n	8006a86 <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80069ae:	6879      	ldr	r1, [r7, #4]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	4613      	mov	r3, r2
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	4413      	add	r3, r2
 80069b8:	00db      	lsls	r3, r3, #3
 80069ba:	440b      	add	r3, r1
 80069bc:	335d      	adds	r3, #93	; 0x5d
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	2b06      	cmp	r3, #6
 80069c2:	d00a      	beq.n	80069da <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	4613      	mov	r3, r2
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	440b      	add	r3, r1
 80069d2:	335d      	adds	r3, #93	; 0x5d
 80069d4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80069d6:	2b08      	cmp	r3, #8
 80069d8:	d155      	bne.n	8006a86 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 80069da:	6879      	ldr	r1, [r7, #4]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	4613      	mov	r3, r2
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	4413      	add	r3, r2
 80069e4:	00db      	lsls	r3, r3, #3
 80069e6:	440b      	add	r3, r1
 80069e8:	3358      	adds	r3, #88	; 0x58
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	1c59      	adds	r1, r3, #1
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	4613      	mov	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4413      	add	r3, r2
 80069f8:	00db      	lsls	r3, r3, #3
 80069fa:	4403      	add	r3, r0
 80069fc:	3358      	adds	r3, #88	; 0x58
 80069fe:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006a00:	6879      	ldr	r1, [r7, #4]
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	4613      	mov	r3, r2
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	4413      	add	r3, r2
 8006a0a:	00db      	lsls	r3, r3, #3
 8006a0c:	440b      	add	r3, r1
 8006a0e:	3358      	adds	r3, #88	; 0x58
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2b03      	cmp	r3, #3
 8006a14:	d914      	bls.n	8006a40 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006a16:	6879      	ldr	r1, [r7, #4]
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	4413      	add	r3, r2
 8006a20:	00db      	lsls	r3, r3, #3
 8006a22:	440b      	add	r3, r1
 8006a24:	3358      	adds	r3, #88	; 0x58
 8006a26:	2200      	movs	r2, #0
 8006a28:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006a2a:	6879      	ldr	r1, [r7, #4]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	00db      	lsls	r3, r3, #3
 8006a36:	440b      	add	r3, r1
 8006a38:	335c      	adds	r3, #92	; 0x5c
 8006a3a:	2204      	movs	r2, #4
 8006a3c:	701a      	strb	r2, [r3, #0]
 8006a3e:	e009      	b.n	8006a54 <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006a40:	6879      	ldr	r1, [r7, #4]
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	4613      	mov	r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4413      	add	r3, r2
 8006a4a:	00db      	lsls	r3, r3, #3
 8006a4c:	440b      	add	r3, r1
 8006a4e:	335c      	adds	r3, #92	; 0x5c
 8006a50:	2202      	movs	r2, #2
 8006a52:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	015a      	lsls	r2, r3, #5
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006a6a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a72:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	015a      	lsls	r2, r3, #5
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a80:	461a      	mov	r2, r3
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	015a      	lsls	r2, r3, #5
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a92:	461a      	mov	r2, r3
 8006a94:	2302      	movs	r3, #2
 8006a96:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	b2d8      	uxtb	r0, r3
 8006a9c:	6879      	ldr	r1, [r7, #4]
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	00db      	lsls	r3, r3, #3
 8006aa8:	440b      	add	r3, r1
 8006aaa:	335c      	adds	r3, #92	; 0x5c
 8006aac:	781b      	ldrb	r3, [r3, #0]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	4601      	mov	r1, r0
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f007 fad0 	bl	800e058 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006ab8:	bf00      	nop
 8006aba:	3718      	adds	r7, #24
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b08a      	sub	sp, #40	; 0x28
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad0:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	6a1b      	ldr	r3, [r3, #32]
 8006ad8:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	f003 030f 	and.w	r3, r3, #15
 8006ae0:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	0c5b      	lsrs	r3, r3, #17
 8006ae6:	f003 030f 	and.w	r3, r3, #15
 8006aea:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	091b      	lsrs	r3, r3, #4
 8006af0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006af4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d003      	beq.n	8006b04 <HCD_RXQLVL_IRQHandler+0x44>
 8006afc:	2b05      	cmp	r3, #5
 8006afe:	f000 8082 	beq.w	8006c06 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006b02:	e083      	b.n	8006c0c <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d07f      	beq.n	8006c0a <HCD_RXQLVL_IRQHandler+0x14a>
 8006b0a:	6879      	ldr	r1, [r7, #4]
 8006b0c:	69ba      	ldr	r2, [r7, #24]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4413      	add	r3, r2
 8006b14:	00db      	lsls	r3, r3, #3
 8006b16:	440b      	add	r3, r1
 8006b18:	3344      	adds	r3, #68	; 0x44
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d074      	beq.n	8006c0a <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6818      	ldr	r0, [r3, #0]
 8006b24:	6879      	ldr	r1, [r7, #4]
 8006b26:	69ba      	ldr	r2, [r7, #24]
 8006b28:	4613      	mov	r3, r2
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	4413      	add	r3, r2
 8006b2e:	00db      	lsls	r3, r3, #3
 8006b30:	440b      	add	r3, r1
 8006b32:	3344      	adds	r3, #68	; 0x44
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	b292      	uxth	r2, r2
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	f005 fc3d 	bl	800c3ba <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006b40:	6879      	ldr	r1, [r7, #4]
 8006b42:	69ba      	ldr	r2, [r7, #24]
 8006b44:	4613      	mov	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	4413      	add	r3, r2
 8006b4a:	00db      	lsls	r3, r3, #3
 8006b4c:	440b      	add	r3, r1
 8006b4e:	3344      	adds	r3, #68	; 0x44
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	18d1      	adds	r1, r2, r3
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4413      	add	r3, r2
 8006b60:	00db      	lsls	r3, r3, #3
 8006b62:	4403      	add	r3, r0
 8006b64:	3344      	adds	r3, #68	; 0x44
 8006b66:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8006b68:	6879      	ldr	r1, [r7, #4]
 8006b6a:	69ba      	ldr	r2, [r7, #24]
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4413      	add	r3, r2
 8006b72:	00db      	lsls	r3, r3, #3
 8006b74:	440b      	add	r3, r1
 8006b76:	334c      	adds	r3, #76	; 0x4c
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	18d1      	adds	r1, r2, r3
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	69ba      	ldr	r2, [r7, #24]
 8006b82:	4613      	mov	r3, r2
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	4413      	add	r3, r2
 8006b88:	00db      	lsls	r3, r3, #3
 8006b8a:	4403      	add	r3, r0
 8006b8c:	334c      	adds	r3, #76	; 0x4c
 8006b8e:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	015a      	lsls	r2, r3, #5
 8006b94:	6a3b      	ldr	r3, [r7, #32]
 8006b96:	4413      	add	r3, r2
 8006b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b9c:	691a      	ldr	r2, [r3, #16]
 8006b9e:	4b1d      	ldr	r3, [pc, #116]	; (8006c14 <HCD_RXQLVL_IRQHandler+0x154>)
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d031      	beq.n	8006c0a <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006bbc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006bc4:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	015a      	lsls	r2, r3, #5
 8006bca:	6a3b      	ldr	r3, [r7, #32]
 8006bcc:	4413      	add	r3, r2
 8006bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8006bd8:	6879      	ldr	r1, [r7, #4]
 8006bda:	69ba      	ldr	r2, [r7, #24]
 8006bdc:	4613      	mov	r3, r2
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	4413      	add	r3, r2
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	440b      	add	r3, r1
 8006be6:	3350      	adds	r3, #80	; 0x50
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	f083 0301 	eor.w	r3, r3, #1
 8006bee:	b2d8      	uxtb	r0, r3
 8006bf0:	6879      	ldr	r1, [r7, #4]
 8006bf2:	69ba      	ldr	r2, [r7, #24]
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	4413      	add	r3, r2
 8006bfa:	00db      	lsls	r3, r3, #3
 8006bfc:	440b      	add	r3, r1
 8006bfe:	3350      	adds	r3, #80	; 0x50
 8006c00:	4602      	mov	r2, r0
 8006c02:	701a      	strb	r2, [r3, #0]
      break;
 8006c04:	e001      	b.n	8006c0a <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8006c06:	bf00      	nop
 8006c08:	e000      	b.n	8006c0c <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8006c0a:	bf00      	nop
  }
}
 8006c0c:	bf00      	nop
 8006c0e:	3728      	adds	r7, #40	; 0x28
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	1ff80000 	.word	0x1ff80000

08006c18 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006c44:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d10b      	bne.n	8006c68 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f003 0301 	and.w	r3, r3, #1
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d102      	bne.n	8006c60 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f007 f9e0 	bl	800e020 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	f043 0302 	orr.w	r3, r3, #2
 8006c66:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f003 0308 	and.w	r3, r3, #8
 8006c6e:	2b08      	cmp	r3, #8
 8006c70:	d132      	bne.n	8006cd8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	f043 0308 	orr.w	r3, r3, #8
 8006c78:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f003 0304 	and.w	r3, r3, #4
 8006c80:	2b04      	cmp	r3, #4
 8006c82:	d126      	bne.n	8006cd2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d113      	bne.n	8006cb4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006c92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006c96:	d106      	bne.n	8006ca6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2102      	movs	r1, #2
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f005 fc88 	bl	800c5b4 <USB_InitFSLSPClkSel>
 8006ca4:	e011      	b.n	8006cca <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2101      	movs	r1, #1
 8006cac:	4618      	mov	r0, r3
 8006cae:	f005 fc81 	bl	800c5b4 <USB_InitFSLSPClkSel>
 8006cb2:	e00a      	b.n	8006cca <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d106      	bne.n	8006cca <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006cc8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f007 f9d2 	bl	800e074 <HAL_HCD_PortEnabled_Callback>
 8006cd0:	e002      	b.n	8006cd8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f007 f9dc 	bl	800e090 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f003 0320 	and.w	r3, r3, #32
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	d103      	bne.n	8006cea <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	f043 0320 	orr.w	r3, r3, #32
 8006ce8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	6013      	str	r3, [r2, #0]
}
 8006cf6:	bf00      	nop
 8006cf8:	3718      	adds	r7, #24
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b082      	sub	sp, #8
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e081      	b.n	8006e14 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d106      	bne.n	8006d2a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f7fa faab 	bl	8001280 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2224      	movs	r2, #36	; 0x24
 8006d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f022 0201 	bic.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	685a      	ldr	r2, [r3, #4]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006d4e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	689a      	ldr	r2, [r3, #8]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006d5e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d107      	bne.n	8006d78 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	689a      	ldr	r2, [r3, #8]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d74:	609a      	str	r2, [r3, #8]
 8006d76:	e006      	b.n	8006d86 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006d84:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d104      	bne.n	8006d98 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d96:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6812      	ldr	r2, [r2, #0]
 8006da2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006da6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006daa:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68da      	ldr	r2, [r3, #12]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006dba:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	691a      	ldr	r2, [r3, #16]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	695b      	ldr	r3, [r3, #20]
 8006dc4:	ea42 0103 	orr.w	r1, r2, r3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	021a      	lsls	r2, r3, #8
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	430a      	orrs	r2, r1
 8006dd4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	69d9      	ldr	r1, [r3, #28]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a1a      	ldr	r2, [r3, #32]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	430a      	orrs	r2, r1
 8006de4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f042 0201 	orr.w	r2, r2, #1
 8006df4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2220      	movs	r2, #32
 8006e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3708      	adds	r7, #8
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e021      	b.n	8006e72 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2224      	movs	r2, #36	; 0x24
 8006e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f022 0201 	bic.w	r2, r2, #1
 8006e44:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f7fa fa8e 	bl	8001368 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3708      	adds	r7, #8
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
	...

08006e7c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b088      	sub	sp, #32
 8006e80:	af02      	add	r7, sp, #8
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	4608      	mov	r0, r1
 8006e86:	4611      	mov	r1, r2
 8006e88:	461a      	mov	r2, r3
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	817b      	strh	r3, [r7, #10]
 8006e8e:	460b      	mov	r3, r1
 8006e90:	813b      	strh	r3, [r7, #8]
 8006e92:	4613      	mov	r3, r2
 8006e94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b20      	cmp	r3, #32
 8006ea0:	f040 80f9 	bne.w	8007096 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d002      	beq.n	8006eb0 <HAL_I2C_Mem_Write+0x34>
 8006eaa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d105      	bne.n	8006ebc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006eb6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e0ed      	b.n	8007098 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d101      	bne.n	8006eca <HAL_I2C_Mem_Write+0x4e>
 8006ec6:	2302      	movs	r3, #2
 8006ec8:	e0e6      	b.n	8007098 <HAL_I2C_Mem_Write+0x21c>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006ed2:	f7fc fea3 	bl	8003c1c <HAL_GetTick>
 8006ed6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	2319      	movs	r3, #25
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 fad1 	bl	800748c <I2C_WaitOnFlagUntilTimeout>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e0d1      	b.n	8007098 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2221      	movs	r2, #33	; 0x21
 8006ef8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2240      	movs	r2, #64	; 0x40
 8006f00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2200      	movs	r2, #0
 8006f08:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6a3a      	ldr	r2, [r7, #32]
 8006f0e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006f14:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006f1c:	88f8      	ldrh	r0, [r7, #6]
 8006f1e:	893a      	ldrh	r2, [r7, #8]
 8006f20:	8979      	ldrh	r1, [r7, #10]
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	9301      	str	r3, [sp, #4]
 8006f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	68f8      	ldr	r0, [r7, #12]
 8006f2e:	f000 f9e1 	bl	80072f4 <I2C_RequestMemoryWrite>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d005      	beq.n	8006f44 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e0a9      	b.n	8007098 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2bff      	cmp	r3, #255	; 0xff
 8006f4c:	d90e      	bls.n	8006f6c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	22ff      	movs	r2, #255	; 0xff
 8006f52:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	8979      	ldrh	r1, [r7, #10]
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	9300      	str	r3, [sp, #0]
 8006f60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 fbb3 	bl	80076d0 <I2C_TransferConfig>
 8006f6a:	e00f      	b.n	8006f8c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f7a:	b2da      	uxtb	r2, r3
 8006f7c:	8979      	ldrh	r1, [r7, #10]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f000 fba2 	bl	80076d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f000 fabb 	bl	800750c <I2C_WaitOnTXISFlagUntilTimeout>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d001      	beq.n	8006fa0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e07b      	b.n	8007098 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa4:	781a      	ldrb	r2, [r3, #0]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb0:	1c5a      	adds	r2, r3, #1
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	b29a      	uxth	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fc8:	3b01      	subs	r3, #1
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d034      	beq.n	8007044 <HAL_I2C_Mem_Write+0x1c8>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d130      	bne.n	8007044 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe8:	2200      	movs	r2, #0
 8006fea:	2180      	movs	r1, #128	; 0x80
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f000 fa4d 	bl	800748c <I2C_WaitOnFlagUntilTimeout>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d001      	beq.n	8006ffc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e04d      	b.n	8007098 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007000:	b29b      	uxth	r3, r3
 8007002:	2bff      	cmp	r3, #255	; 0xff
 8007004:	d90e      	bls.n	8007024 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	22ff      	movs	r2, #255	; 0xff
 800700a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007010:	b2da      	uxtb	r2, r3
 8007012:	8979      	ldrh	r1, [r7, #10]
 8007014:	2300      	movs	r3, #0
 8007016:	9300      	str	r3, [sp, #0]
 8007018:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 fb57 	bl	80076d0 <I2C_TransferConfig>
 8007022:	e00f      	b.n	8007044 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007028:	b29a      	uxth	r2, r3
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007032:	b2da      	uxtb	r2, r3
 8007034:	8979      	ldrh	r1, [r7, #10]
 8007036:	2300      	movs	r3, #0
 8007038:	9300      	str	r3, [sp, #0]
 800703a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800703e:	68f8      	ldr	r0, [r7, #12]
 8007040:	f000 fb46 	bl	80076d0 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007048:	b29b      	uxth	r3, r3
 800704a:	2b00      	cmp	r3, #0
 800704c:	d19e      	bne.n	8006f8c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007052:	68f8      	ldr	r0, [r7, #12]
 8007054:	f000 fa9a 	bl	800758c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d001      	beq.n	8007062 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e01a      	b.n	8007098 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2220      	movs	r2, #32
 8007068:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	6859      	ldr	r1, [r3, #4]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	4b0a      	ldr	r3, [pc, #40]	; (80070a0 <HAL_I2C_Mem_Write+0x224>)
 8007076:	400b      	ands	r3, r1
 8007078:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2220      	movs	r2, #32
 800707e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007092:	2300      	movs	r3, #0
 8007094:	e000      	b.n	8007098 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007096:	2302      	movs	r3, #2
  }
}
 8007098:	4618      	mov	r0, r3
 800709a:	3718      	adds	r7, #24
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	fe00e800 	.word	0xfe00e800

080070a4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b088      	sub	sp, #32
 80070a8:	af02      	add	r7, sp, #8
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	4608      	mov	r0, r1
 80070ae:	4611      	mov	r1, r2
 80070b0:	461a      	mov	r2, r3
 80070b2:	4603      	mov	r3, r0
 80070b4:	817b      	strh	r3, [r7, #10]
 80070b6:	460b      	mov	r3, r1
 80070b8:	813b      	strh	r3, [r7, #8]
 80070ba:	4613      	mov	r3, r2
 80070bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	2b20      	cmp	r3, #32
 80070c8:	f040 80fd 	bne.w	80072c6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80070cc:	6a3b      	ldr	r3, [r7, #32]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d002      	beq.n	80070d8 <HAL_I2C_Mem_Read+0x34>
 80070d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d105      	bne.n	80070e4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070de:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e0f1      	b.n	80072c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d101      	bne.n	80070f2 <HAL_I2C_Mem_Read+0x4e>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e0ea      	b.n	80072c8 <HAL_I2C_Mem_Read+0x224>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80070fa:	f7fc fd8f 	bl	8003c1c <HAL_GetTick>
 80070fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	9300      	str	r3, [sp, #0]
 8007104:	2319      	movs	r3, #25
 8007106:	2201      	movs	r2, #1
 8007108:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800710c:	68f8      	ldr	r0, [r7, #12]
 800710e:	f000 f9bd 	bl	800748c <I2C_WaitOnFlagUntilTimeout>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d001      	beq.n	800711c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	e0d5      	b.n	80072c8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2222      	movs	r2, #34	; 0x22
 8007120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2240      	movs	r2, #64	; 0x40
 8007128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6a3a      	ldr	r2, [r7, #32]
 8007136:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800713c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2200      	movs	r2, #0
 8007142:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007144:	88f8      	ldrh	r0, [r7, #6]
 8007146:	893a      	ldrh	r2, [r7, #8]
 8007148:	8979      	ldrh	r1, [r7, #10]
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	9301      	str	r3, [sp, #4]
 800714e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	4603      	mov	r3, r0
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f000 f921 	bl	800739c <I2C_RequestMemoryRead>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d005      	beq.n	800716c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2200      	movs	r2, #0
 8007164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	e0ad      	b.n	80072c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007170:	b29b      	uxth	r3, r3
 8007172:	2bff      	cmp	r3, #255	; 0xff
 8007174:	d90e      	bls.n	8007194 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	22ff      	movs	r2, #255	; 0xff
 800717a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007180:	b2da      	uxtb	r2, r3
 8007182:	8979      	ldrh	r1, [r7, #10]
 8007184:	4b52      	ldr	r3, [pc, #328]	; (80072d0 <HAL_I2C_Mem_Read+0x22c>)
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f000 fa9f 	bl	80076d0 <I2C_TransferConfig>
 8007192:	e00f      	b.n	80071b4 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007198:	b29a      	uxth	r2, r3
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071a2:	b2da      	uxtb	r2, r3
 80071a4:	8979      	ldrh	r1, [r7, #10]
 80071a6:	4b4a      	ldr	r3, [pc, #296]	; (80072d0 <HAL_I2C_Mem_Read+0x22c>)
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f000 fa8e 	bl	80076d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	9300      	str	r3, [sp, #0]
 80071b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ba:	2200      	movs	r2, #0
 80071bc:	2104      	movs	r1, #4
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f000 f964 	bl	800748c <I2C_WaitOnFlagUntilTimeout>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d001      	beq.n	80071ce <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e07c      	b.n	80072c8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d8:	b2d2      	uxtb	r2, r2
 80071da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e0:	1c5a      	adds	r2, r3, #1
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071ea:	3b01      	subs	r3, #1
 80071ec:	b29a      	uxth	r2, r3
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	3b01      	subs	r3, #1
 80071fa:	b29a      	uxth	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007204:	b29b      	uxth	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d034      	beq.n	8007274 <HAL_I2C_Mem_Read+0x1d0>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800720e:	2b00      	cmp	r3, #0
 8007210:	d130      	bne.n	8007274 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007218:	2200      	movs	r2, #0
 800721a:	2180      	movs	r1, #128	; 0x80
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f000 f935 	bl	800748c <I2C_WaitOnFlagUntilTimeout>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	e04d      	b.n	80072c8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007230:	b29b      	uxth	r3, r3
 8007232:	2bff      	cmp	r3, #255	; 0xff
 8007234:	d90e      	bls.n	8007254 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	22ff      	movs	r2, #255	; 0xff
 800723a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007240:	b2da      	uxtb	r2, r3
 8007242:	8979      	ldrh	r1, [r7, #10]
 8007244:	2300      	movs	r3, #0
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800724c:	68f8      	ldr	r0, [r7, #12]
 800724e:	f000 fa3f 	bl	80076d0 <I2C_TransferConfig>
 8007252:	e00f      	b.n	8007274 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007258:	b29a      	uxth	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007262:	b2da      	uxtb	r2, r3
 8007264:	8979      	ldrh	r1, [r7, #10]
 8007266:	2300      	movs	r3, #0
 8007268:	9300      	str	r3, [sp, #0]
 800726a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800726e:	68f8      	ldr	r0, [r7, #12]
 8007270:	f000 fa2e 	bl	80076d0 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007278:	b29b      	uxth	r3, r3
 800727a:	2b00      	cmp	r3, #0
 800727c:	d19a      	bne.n	80071b4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800727e:	697a      	ldr	r2, [r7, #20]
 8007280:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007282:	68f8      	ldr	r0, [r7, #12]
 8007284:	f000 f982 	bl	800758c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e01a      	b.n	80072c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2220      	movs	r2, #32
 8007298:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	6859      	ldr	r1, [r3, #4]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	4b0b      	ldr	r3, [pc, #44]	; (80072d4 <HAL_I2C_Mem_Read+0x230>)
 80072a6:	400b      	ands	r3, r1
 80072a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2220      	movs	r2, #32
 80072ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80072c2:	2300      	movs	r3, #0
 80072c4:	e000      	b.n	80072c8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80072c6:	2302      	movs	r3, #2
  }
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3718      	adds	r7, #24
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	80002400 	.word	0x80002400
 80072d4:	fe00e800 	.word	0xfe00e800

080072d8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072e6:	b2db      	uxtb	r3, r3
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af02      	add	r7, sp, #8
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	4608      	mov	r0, r1
 80072fe:	4611      	mov	r1, r2
 8007300:	461a      	mov	r2, r3
 8007302:	4603      	mov	r3, r0
 8007304:	817b      	strh	r3, [r7, #10]
 8007306:	460b      	mov	r3, r1
 8007308:	813b      	strh	r3, [r7, #8]
 800730a:	4613      	mov	r3, r2
 800730c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800730e:	88fb      	ldrh	r3, [r7, #6]
 8007310:	b2da      	uxtb	r2, r3
 8007312:	8979      	ldrh	r1, [r7, #10]
 8007314:	4b20      	ldr	r3, [pc, #128]	; (8007398 <I2C_RequestMemoryWrite+0xa4>)
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 f9d7 	bl	80076d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007322:	69fa      	ldr	r2, [r7, #28]
 8007324:	69b9      	ldr	r1, [r7, #24]
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f000 f8f0 	bl	800750c <I2C_WaitOnTXISFlagUntilTimeout>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e02c      	b.n	8007390 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007336:	88fb      	ldrh	r3, [r7, #6]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d105      	bne.n	8007348 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800733c:	893b      	ldrh	r3, [r7, #8]
 800733e:	b2da      	uxtb	r2, r3
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	629a      	str	r2, [r3, #40]	; 0x28
 8007346:	e015      	b.n	8007374 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007348:	893b      	ldrh	r3, [r7, #8]
 800734a:	0a1b      	lsrs	r3, r3, #8
 800734c:	b29b      	uxth	r3, r3
 800734e:	b2da      	uxtb	r2, r3
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007356:	69fa      	ldr	r2, [r7, #28]
 8007358:	69b9      	ldr	r1, [r7, #24]
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f000 f8d6 	bl	800750c <I2C_WaitOnTXISFlagUntilTimeout>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d001      	beq.n	800736a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e012      	b.n	8007390 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800736a:	893b      	ldrh	r3, [r7, #8]
 800736c:	b2da      	uxtb	r2, r3
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	9300      	str	r3, [sp, #0]
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	2200      	movs	r2, #0
 800737c:	2180      	movs	r1, #128	; 0x80
 800737e:	68f8      	ldr	r0, [r7, #12]
 8007380:	f000 f884 	bl	800748c <I2C_WaitOnFlagUntilTimeout>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d001      	beq.n	800738e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e000      	b.n	8007390 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3710      	adds	r7, #16
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}
 8007398:	80002000 	.word	0x80002000

0800739c <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b086      	sub	sp, #24
 80073a0:	af02      	add	r7, sp, #8
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	4608      	mov	r0, r1
 80073a6:	4611      	mov	r1, r2
 80073a8:	461a      	mov	r2, r3
 80073aa:	4603      	mov	r3, r0
 80073ac:	817b      	strh	r3, [r7, #10]
 80073ae:	460b      	mov	r3, r1
 80073b0:	813b      	strh	r3, [r7, #8]
 80073b2:	4613      	mov	r3, r2
 80073b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80073b6:	88fb      	ldrh	r3, [r7, #6]
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	8979      	ldrh	r1, [r7, #10]
 80073bc:	4b20      	ldr	r3, [pc, #128]	; (8007440 <I2C_RequestMemoryRead+0xa4>)
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	2300      	movs	r3, #0
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f000 f984 	bl	80076d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073c8:	69fa      	ldr	r2, [r7, #28]
 80073ca:	69b9      	ldr	r1, [r7, #24]
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f000 f89d 	bl	800750c <I2C_WaitOnTXISFlagUntilTimeout>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d001      	beq.n	80073dc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	e02c      	b.n	8007436 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80073dc:	88fb      	ldrh	r3, [r7, #6]
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d105      	bne.n	80073ee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80073e2:	893b      	ldrh	r3, [r7, #8]
 80073e4:	b2da      	uxtb	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	629a      	str	r2, [r3, #40]	; 0x28
 80073ec:	e015      	b.n	800741a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80073ee:	893b      	ldrh	r3, [r7, #8]
 80073f0:	0a1b      	lsrs	r3, r3, #8
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	b2da      	uxtb	r2, r3
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073fc:	69fa      	ldr	r2, [r7, #28]
 80073fe:	69b9      	ldr	r1, [r7, #24]
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 f883 	bl	800750c <I2C_WaitOnTXISFlagUntilTimeout>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e012      	b.n	8007436 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007410:	893b      	ldrh	r3, [r7, #8]
 8007412:	b2da      	uxtb	r2, r3
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	9300      	str	r3, [sp, #0]
 800741e:	69bb      	ldr	r3, [r7, #24]
 8007420:	2200      	movs	r2, #0
 8007422:	2140      	movs	r1, #64	; 0x40
 8007424:	68f8      	ldr	r0, [r7, #12]
 8007426:	f000 f831 	bl	800748c <I2C_WaitOnFlagUntilTimeout>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d001      	beq.n	8007434 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e000      	b.n	8007436 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}
 800743e:	bf00      	nop
 8007440:	80002000 	.word	0x80002000

08007444 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	f003 0302 	and.w	r3, r3, #2
 8007456:	2b02      	cmp	r3, #2
 8007458:	d103      	bne.n	8007462 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2200      	movs	r2, #0
 8007460:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	699b      	ldr	r3, [r3, #24]
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b01      	cmp	r3, #1
 800746e:	d007      	beq.n	8007480 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	699a      	ldr	r2, [r3, #24]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f042 0201 	orr.w	r2, r2, #1
 800747e:	619a      	str	r2, [r3, #24]
  }
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	603b      	str	r3, [r7, #0]
 8007498:	4613      	mov	r3, r2
 800749a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800749c:	e022      	b.n	80074e4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a4:	d01e      	beq.n	80074e4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074a6:	f7fc fbb9 	bl	8003c1c <HAL_GetTick>
 80074aa:	4602      	mov	r2, r0
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	1ad3      	subs	r3, r2, r3
 80074b0:	683a      	ldr	r2, [r7, #0]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d302      	bcc.n	80074bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d113      	bne.n	80074e4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074c0:	f043 0220 	orr.w	r2, r3, #32
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2220      	movs	r2, #32
 80074cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	e00f      	b.n	8007504 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	699a      	ldr	r2, [r3, #24]
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	4013      	ands	r3, r2
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	bf0c      	ite	eq
 80074f4:	2301      	moveq	r3, #1
 80074f6:	2300      	movne	r3, #0
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	79fb      	ldrb	r3, [r7, #7]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d0cd      	beq.n	800749e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3710      	adds	r7, #16
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007518:	e02c      	b.n	8007574 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f000 f870 	bl	8007604 <I2C_IsAcknowledgeFailed>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d001      	beq.n	800752e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	e02a      	b.n	8007584 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007534:	d01e      	beq.n	8007574 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007536:	f7fc fb71 	bl	8003c1c <HAL_GetTick>
 800753a:	4602      	mov	r2, r0
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	68ba      	ldr	r2, [r7, #8]
 8007542:	429a      	cmp	r2, r3
 8007544:	d302      	bcc.n	800754c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d113      	bne.n	8007574 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007550:	f043 0220 	orr.w	r2, r3, #32
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2220      	movs	r2, #32
 800755c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2200      	movs	r2, #0
 800756c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e007      	b.n	8007584 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	699b      	ldr	r3, [r3, #24]
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b02      	cmp	r3, #2
 8007580:	d1cb      	bne.n	800751a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3710      	adds	r7, #16
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007598:	e028      	b.n	80075ec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	68b9      	ldr	r1, [r7, #8]
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	f000 f830 	bl	8007604 <I2C_IsAcknowledgeFailed>
 80075a4:	4603      	mov	r3, r0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d001      	beq.n	80075ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e026      	b.n	80075fc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075ae:	f7fc fb35 	bl	8003c1c <HAL_GetTick>
 80075b2:	4602      	mov	r2, r0
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d302      	bcc.n	80075c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d113      	bne.n	80075ec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075c8:	f043 0220 	orr.w	r2, r3, #32
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2220      	movs	r2, #32
 80075d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e007      	b.n	80075fc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	f003 0320 	and.w	r3, r3, #32
 80075f6:	2b20      	cmp	r3, #32
 80075f8:	d1cf      	bne.n	800759a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	699b      	ldr	r3, [r3, #24]
 8007616:	f003 0310 	and.w	r3, r3, #16
 800761a:	2b10      	cmp	r3, #16
 800761c:	d151      	bne.n	80076c2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800761e:	e022      	b.n	8007666 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007626:	d01e      	beq.n	8007666 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007628:	f7fc faf8 	bl	8003c1c <HAL_GetTick>
 800762c:	4602      	mov	r2, r0
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	1ad3      	subs	r3, r2, r3
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	429a      	cmp	r2, r3
 8007636:	d302      	bcc.n	800763e <I2C_IsAcknowledgeFailed+0x3a>
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d113      	bne.n	8007666 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007642:	f043 0220 	orr.w	r2, r3, #32
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2220      	movs	r2, #32
 800764e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e02e      	b.n	80076c4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	f003 0320 	and.w	r3, r3, #32
 8007670:	2b20      	cmp	r3, #32
 8007672:	d1d5      	bne.n	8007620 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2210      	movs	r2, #16
 800767a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2220      	movs	r2, #32
 8007682:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f7ff fedd 	bl	8007444 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	6859      	ldr	r1, [r3, #4]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	4b0d      	ldr	r3, [pc, #52]	; (80076cc <I2C_IsAcknowledgeFailed+0xc8>)
 8007696:	400b      	ands	r3, r1
 8007698:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800769e:	f043 0204 	orr.w	r2, r3, #4
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2220      	movs	r2, #32
 80076aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e000      	b.n	80076c4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3710      	adds	r7, #16
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	fe00e800 	.word	0xfe00e800

080076d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	607b      	str	r3, [r7, #4]
 80076da:	460b      	mov	r3, r1
 80076dc:	817b      	strh	r3, [r7, #10]
 80076de:	4613      	mov	r3, r2
 80076e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	685a      	ldr	r2, [r3, #4]
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	0d5b      	lsrs	r3, r3, #21
 80076ec:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80076f0:	4b0d      	ldr	r3, [pc, #52]	; (8007728 <I2C_TransferConfig+0x58>)
 80076f2:	430b      	orrs	r3, r1
 80076f4:	43db      	mvns	r3, r3
 80076f6:	ea02 0103 	and.w	r1, r2, r3
 80076fa:	897b      	ldrh	r3, [r7, #10]
 80076fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007700:	7a7b      	ldrb	r3, [r7, #9]
 8007702:	041b      	lsls	r3, r3, #16
 8007704:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007708:	431a      	orrs	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	431a      	orrs	r2, r3
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	431a      	orrs	r2, r3
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	430a      	orrs	r2, r1
 8007718:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800771a:	bf00      	nop
 800771c:	3714      	adds	r7, #20
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop
 8007728:	03ff63ff 	.word	0x03ff63ff

0800772c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b20      	cmp	r3, #32
 8007740:	d138      	bne.n	80077b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007748:	2b01      	cmp	r3, #1
 800774a:	d101      	bne.n	8007750 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800774c:	2302      	movs	r3, #2
 800774e:	e032      	b.n	80077b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2224      	movs	r2, #36	; 0x24
 800775c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f022 0201 	bic.w	r2, r2, #1
 800776e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800777e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	6819      	ldr	r1, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	683a      	ldr	r2, [r7, #0]
 800778c:	430a      	orrs	r2, r1
 800778e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f042 0201 	orr.w	r2, r2, #1
 800779e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2220      	movs	r2, #32
 80077a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2200      	movs	r2, #0
 80077ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80077b0:	2300      	movs	r3, #0
 80077b2:	e000      	b.n	80077b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80077b4:	2302      	movs	r3, #2
  }
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	370c      	adds	r7, #12
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr

080077c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80077c2:	b480      	push	{r7}
 80077c4:	b085      	sub	sp, #20
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	2b20      	cmp	r3, #32
 80077d6:	d139      	bne.n	800784c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d101      	bne.n	80077e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80077e2:	2302      	movs	r3, #2
 80077e4:	e033      	b.n	800784e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2201      	movs	r2, #1
 80077ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2224      	movs	r2, #36	; 0x24
 80077f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f022 0201 	bic.w	r2, r2, #1
 8007804:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007814:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	021b      	lsls	r3, r3, #8
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	4313      	orrs	r3, r2
 800781e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	68fa      	ldr	r2, [r7, #12]
 8007826:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f042 0201 	orr.w	r2, r2, #1
 8007836:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2220      	movs	r2, #32
 800783c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007848:	2300      	movs	r3, #0
 800784a:	e000      	b.n	800784e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800784c:	2302      	movs	r3, #2
  }
}
 800784e:	4618      	mov	r0, r3
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
	...

0800785c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b086      	sub	sp, #24
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d101      	bne.n	800786e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e0af      	b.n	80079ce <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007874:	b2db      	uxtb	r3, r3
 8007876:	2b00      	cmp	r3, #0
 8007878:	d106      	bne.n	8007888 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f7f9 fde2 	bl	800144c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2202      	movs	r2, #2
 800788c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f022 0201 	bic.w	r2, r2, #1
 800789e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80078a0:	2300      	movs	r3, #0
 80078a2:	617b      	str	r3, [r7, #20]
 80078a4:	e00a      	b.n	80078bc <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	3304      	adds	r3, #4
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	4413      	add	r3, r2
 80078b2:	2200      	movs	r2, #0
 80078b4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	3301      	adds	r3, #1
 80078ba:	617b      	str	r3, [r7, #20]
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	2b0f      	cmp	r3, #15
 80078c0:	d9f1      	bls.n	80078a6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	689a      	ldr	r2, [r3, #8]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f042 0204 	orr.w	r2, r2, #4
 80078d0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	685a      	ldr	r2, [r3, #4]
 80078d8:	4b3f      	ldr	r3, [pc, #252]	; (80079d8 <HAL_LCD_Init+0x17c>)
 80078da:	4013      	ands	r3, r2
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	6851      	ldr	r1, [r2, #4]
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	6892      	ldr	r2, [r2, #8]
 80078e4:	4311      	orrs	r1, r2
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80078ea:	4311      	orrs	r1, r2
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80078f0:	4311      	orrs	r1, r2
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	69d2      	ldr	r2, [r2, #28]
 80078f6:	4311      	orrs	r1, r2
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	6a12      	ldr	r2, [r2, #32]
 80078fc:	4311      	orrs	r1, r2
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	6992      	ldr	r2, [r2, #24]
 8007902:	4311      	orrs	r1, r2
 8007904:	687a      	ldr	r2, [r7, #4]
 8007906:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007908:	4311      	orrs	r1, r2
 800790a:	687a      	ldr	r2, [r7, #4]
 800790c:	6812      	ldr	r2, [r2, #0]
 800790e:	430b      	orrs	r3, r1
 8007910:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 f94c 	bl	8007bb0 <LCD_WaitForSynchro>
 8007918:	4603      	mov	r3, r0
 800791a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 800791c:	7cfb      	ldrb	r3, [r7, #19]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <HAL_LCD_Init+0xca>
  {
    return status;
 8007922:	7cfb      	ldrb	r3, [r7, #19]
 8007924:	e053      	b.n	80079ce <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	68da      	ldr	r2, [r3, #12]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	691b      	ldr	r3, [r3, #16]
 8007938:	431a      	orrs	r2, r3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	695b      	ldr	r3, [r3, #20]
 800793e:	431a      	orrs	r2, r3
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007944:	431a      	orrs	r2, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	430a      	orrs	r2, r1
 800794c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f042 0201 	orr.w	r2, r2, #1
 800795c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800795e:	f7fc f95d 	bl	8003c1c <HAL_GetTick>
 8007962:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8007964:	e00c      	b.n	8007980 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8007966:	f7fc f959 	bl	8003c1c <HAL_GetTick>
 800796a:	4602      	mov	r2, r0
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	1ad3      	subs	r3, r2, r3
 8007970:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007974:	d904      	bls.n	8007980 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2208      	movs	r2, #8
 800797a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	e026      	b.n	80079ce <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f003 0301 	and.w	r3, r3, #1
 800798a:	2b01      	cmp	r3, #1
 800798c:	d1eb      	bne.n	8007966 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800798e:	f7fc f945 	bl	8003c1c <HAL_GetTick>
 8007992:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8007994:	e00c      	b.n	80079b0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8007996:	f7fc f941 	bl	8003c1c <HAL_GetTick>
 800799a:	4602      	mov	r2, r0
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80079a4:	d904      	bls.n	80079b0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2210      	movs	r2, #16
 80079aa:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80079ac:	2303      	movs	r3, #3
 80079ae:	e00e      	b.n	80079ce <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f003 0310 	and.w	r3, r3, #16
 80079ba:	2b10      	cmp	r3, #16
 80079bc:	d1eb      	bne.n	8007996 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80079cc:	7cfb      	ldrb	r3, [r7, #19]
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3718      	adds	r7, #24
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	fc00000e 	.word	0xfc00000e

080079dc <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b086      	sub	sp, #24
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	607a      	str	r2, [r7, #4]
 80079e8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80079f0:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80079f2:	7dfb      	ldrb	r3, [r7, #23]
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d002      	beq.n	80079fe <HAL_LCD_Write+0x22>
 80079f8:	7dfb      	ldrb	r3, [r7, #23]
 80079fa:	2b02      	cmp	r3, #2
 80079fc:	d144      	bne.n	8007a88 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d12a      	bne.n	8007a60 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d101      	bne.n	8007a18 <HAL_LCD_Write+0x3c>
 8007a14:	2302      	movs	r3, #2
 8007a16:	e038      	b.n	8007a8a <HAL_LCD_Write+0xae>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2202      	movs	r2, #2
 8007a24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8007a28:	f7fc f8f8 	bl	8003c1c <HAL_GetTick>
 8007a2c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007a2e:	e010      	b.n	8007a52 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8007a30:	f7fc f8f4 	bl	8003c1c <HAL_GetTick>
 8007a34:	4602      	mov	r2, r0
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	1ad3      	subs	r3, r2, r3
 8007a3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a3e:	d908      	bls.n	8007a52 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2202      	movs	r2, #2
 8007a44:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e01b      	b.n	8007a8a <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f003 0304 	and.w	r3, r3, #4
 8007a5c:	2b04      	cmp	r3, #4
 8007a5e:	d0e7      	beq.n	8007a30 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	3304      	adds	r3, #4
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4413      	add	r3, r2
 8007a6c:	685a      	ldr	r2, [r3, #4]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	401a      	ands	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6819      	ldr	r1, [r3, #0]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	431a      	orrs	r2, r3
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	3304      	adds	r3, #4
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	440b      	add	r3, r1
 8007a82:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8007a84:	2300      	movs	r3, #0
 8007a86:	e000      	b.n	8007a8a <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
  }
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3718      	adds	r7, #24
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b086      	sub	sp, #24
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007aa4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8007aa6:	7cbb      	ldrb	r3, [r7, #18]
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d002      	beq.n	8007ab2 <HAL_LCD_Clear+0x20>
 8007aac:	7cbb      	ldrb	r3, [r7, #18]
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	d140      	bne.n	8007b34 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d101      	bne.n	8007ac0 <HAL_LCD_Clear+0x2e>
 8007abc:	2302      	movs	r3, #2
 8007abe:	e03a      	b.n	8007b36 <HAL_LCD_Clear+0xa4>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2202      	movs	r2, #2
 8007acc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8007ad0:	f7fc f8a4 	bl	8003c1c <HAL_GetTick>
 8007ad4:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007ad6:	e010      	b.n	8007afa <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8007ad8:	f7fc f8a0 	bl	8003c1c <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ae6:	d908      	bls.n	8007afa <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2202      	movs	r2, #2
 8007aec:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8007af6:	2303      	movs	r3, #3
 8007af8:	e01d      	b.n	8007b36 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	f003 0304 	and.w	r3, r3, #4
 8007b04:	2b04      	cmp	r3, #4
 8007b06:	d0e7      	beq.n	8007ad8 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8007b08:	2300      	movs	r3, #0
 8007b0a:	617b      	str	r3, [r7, #20]
 8007b0c:	e00a      	b.n	8007b24 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	3304      	adds	r3, #4
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	4413      	add	r3, r2
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	3301      	adds	r3, #1
 8007b22:	617b      	str	r3, [r7, #20]
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	2b0f      	cmp	r3, #15
 8007b28:	d9f1      	bls.n	8007b0e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f000 f807 	bl	8007b3e <HAL_LCD_UpdateDisplayRequest>
 8007b30:	4603      	mov	r3, r0
 8007b32:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8007b34:	7cfb      	ldrb	r3, [r7, #19]
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3718      	adds	r7, #24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8007b3e:	b580      	push	{r7, lr}
 8007b40:	b084      	sub	sp, #16
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	2208      	movs	r2, #8
 8007b4c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	689a      	ldr	r2, [r3, #8]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f042 0204 	orr.w	r2, r2, #4
 8007b5c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8007b5e:	f7fc f85d 	bl	8003c1c <HAL_GetTick>
 8007b62:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8007b64:	e010      	b.n	8007b88 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8007b66:	f7fc f859 	bl	8003c1c <HAL_GetTick>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b74:	d908      	bls.n	8007b88 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2204      	movs	r2, #4
 8007b7a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8007b84:	2303      	movs	r3, #3
 8007b86:	e00f      	b.n	8007ba8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	f003 0308 	and.w	r3, r3, #8
 8007b92:	2b08      	cmp	r3, #8
 8007b94:	d1e7      	bne.n	8007b66 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3710      	adds	r7, #16
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8007bb8:	f7fc f830 	bl	8003c1c <HAL_GetTick>
 8007bbc:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8007bbe:	e00c      	b.n	8007bda <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8007bc0:	f7fc f82c 	bl	8003c1c <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bce:	d904      	bls.n	8007bda <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8007bd6:	2303      	movs	r3, #3
 8007bd8:	e007      	b.n	8007bea <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f003 0320 	and.w	r3, r3, #32
 8007be4:	2b20      	cmp	r3, #32
 8007be6:	d1eb      	bne.n	8007bc0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8007be8:	2300      	movs	r3, #0
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
	...

08007bf4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007bf8:	4b05      	ldr	r3, [pc, #20]	; (8007c10 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a04      	ldr	r2, [pc, #16]	; (8007c10 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007bfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c02:	6013      	str	r3, [r2, #0]
}
 8007c04:	bf00      	nop
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr
 8007c0e:	bf00      	nop
 8007c10:	40007000 	.word	0x40007000

08007c14 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007c14:	b480      	push	{r7}
 8007c16:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007c18:	4b04      	ldr	r3, [pc, #16]	; (8007c2c <HAL_PWREx_GetVoltageRange+0x18>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	40007000 	.word	0x40007000

08007c30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b085      	sub	sp, #20
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c3e:	d130      	bne.n	8007ca2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c40:	4b23      	ldr	r3, [pc, #140]	; (8007cd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c4c:	d038      	beq.n	8007cc0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007c4e:	4b20      	ldr	r3, [pc, #128]	; (8007cd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007c56:	4a1e      	ldr	r2, [pc, #120]	; (8007cd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007c58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c5c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007c5e:	4b1d      	ldr	r3, [pc, #116]	; (8007cd4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2232      	movs	r2, #50	; 0x32
 8007c64:	fb02 f303 	mul.w	r3, r2, r3
 8007c68:	4a1b      	ldr	r2, [pc, #108]	; (8007cd8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c6e:	0c9b      	lsrs	r3, r3, #18
 8007c70:	3301      	adds	r3, #1
 8007c72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007c74:	e002      	b.n	8007c7c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007c7c:	4b14      	ldr	r3, [pc, #80]	; (8007cd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c88:	d102      	bne.n	8007c90 <HAL_PWREx_ControlVoltageScaling+0x60>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1f2      	bne.n	8007c76 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007c90:	4b0f      	ldr	r3, [pc, #60]	; (8007cd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007c92:	695b      	ldr	r3, [r3, #20]
 8007c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c9c:	d110      	bne.n	8007cc0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8007c9e:	2303      	movs	r3, #3
 8007ca0:	e00f      	b.n	8007cc2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007ca2:	4b0b      	ldr	r3, [pc, #44]	; (8007cd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cae:	d007      	beq.n	8007cc0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007cb0:	4b07      	ldr	r3, [pc, #28]	; (8007cd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007cb8:	4a05      	ldr	r2, [pc, #20]	; (8007cd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007cba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007cbe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3714      	adds	r7, #20
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop
 8007cd0:	40007000 	.word	0x40007000
 8007cd4:	20000058 	.word	0x20000058
 8007cd8:	431bde83 	.word	0x431bde83

08007cdc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8007ce0:	4b05      	ldr	r3, [pc, #20]	; (8007cf8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	4a04      	ldr	r2, [pc, #16]	; (8007cf8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007ce6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007cea:	6053      	str	r3, [r2, #4]
}
 8007cec:	bf00      	nop
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr
 8007cf6:	bf00      	nop
 8007cf8:	40007000 	.word	0x40007000

08007cfc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8007d00:	4b05      	ldr	r3, [pc, #20]	; (8007d18 <HAL_PWREx_EnableVddIO2+0x1c>)
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	4a04      	ldr	r2, [pc, #16]	; (8007d18 <HAL_PWREx_EnableVddIO2+0x1c>)
 8007d06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d0a:	6053      	str	r3, [r2, #4]
}
 8007d0c:	bf00      	nop
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	40007000 	.word	0x40007000

08007d1c <HAL_PWREx_DisableVddIO2>:
/**
  * @brief Disable VDDIO2 supply.
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 8007d20:	4b05      	ldr	r3, [pc, #20]	; (8007d38 <HAL_PWREx_DisableVddIO2+0x1c>)
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	4a04      	ldr	r2, [pc, #16]	; (8007d38 <HAL_PWREx_DisableVddIO2+0x1c>)
 8007d26:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d2a:	6053      	str	r3, [r2, #4]
}
 8007d2c:	bf00      	nop
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	40007000 	.word	0x40007000

08007d3c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b086      	sub	sp, #24
 8007d40:	af02      	add	r7, sp, #8
 8007d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007d44:	f7fb ff6a 	bl	8003c1c <HAL_GetTick>
 8007d48:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d101      	bne.n	8007d54 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007d50:	2301      	movs	r3, #1
 8007d52:	e063      	b.n	8007e1c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10b      	bne.n	8007d78 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7f9 ff85 	bl	8001c78 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007d6e:	f241 3188 	movw	r1, #5000	; 0x1388
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 fd64 	bl	8008840 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	3b01      	subs	r3, #1
 8007d88:	021a      	lsls	r2, r3, #8
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d96:	9300      	str	r3, [sp, #0]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	2120      	movs	r1, #32
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 fd8f 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 8007da4:	4603      	mov	r3, r0
 8007da6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007da8:	7afb      	ldrb	r3, [r7, #11]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d131      	bne.n	8007e12 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007db8:	f023 0310 	bic.w	r3, r3, #16
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	6852      	ldr	r2, [r2, #4]
 8007dc0:	0611      	lsls	r1, r2, #24
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	68d2      	ldr	r2, [r2, #12]
 8007dc6:	4311      	orrs	r1, r2
 8007dc8:	687a      	ldr	r2, [r7, #4]
 8007dca:	6812      	ldr	r2, [r2, #0]
 8007dcc:	430b      	orrs	r3, r1
 8007dce:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685a      	ldr	r2, [r3, #4]
 8007dd6:	4b13      	ldr	r3, [pc, #76]	; (8007e24 <HAL_QSPI_Init+0xe8>)
 8007dd8:	4013      	ands	r3, r2
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	6912      	ldr	r2, [r2, #16]
 8007dde:	0411      	lsls	r1, r2, #16
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	6952      	ldr	r2, [r2, #20]
 8007de4:	4311      	orrs	r1, r2
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	6992      	ldr	r2, [r2, #24]
 8007dea:	4311      	orrs	r1, r2
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	6812      	ldr	r2, [r2, #0]
 8007df0:	430b      	orrs	r3, r1
 8007df2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681a      	ldr	r2, [r3, #0]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f042 0201 	orr.w	r2, r2, #1
 8007e02:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8007e1a:	7afb      	ldrb	r3, [r7, #11]
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}
 8007e24:	ffe0f8fe 	.word	0xffe0f8fe

08007e28 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e016      	b.n	8007e68 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f022 0201 	bic.w	r2, r2, #1
 8007e48:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f7f9 ff60 	bl	8001d10 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3708      	adds	r7, #8
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	f003 0304 	and.w	r3, r3, #4
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d064      	beq.n	8007f5c <HAL_QSPI_IRQHandler+0xec>
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d05f      	beq.n	8007f5c <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	3320      	adds	r3, #32
 8007ea2:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	2b12      	cmp	r3, #18
 8007eae:	d125      	bne.n	8007efc <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8007eb0:	e01c      	b.n	8007eec <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00f      	beq.n	8007eda <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	69db      	ldr	r3, [r3, #28]
 8007ebe:	781a      	ldrb	r2, [r3, #0]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	69db      	ldr	r3, [r3, #28]
 8007ec8:	1c5a      	adds	r2, r3, #1
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	61da      	str	r2, [r3, #28]
          hqspi->TxXferCount--;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed2:	1e5a      	subs	r2, r3, #1
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	625a      	str	r2, [r3, #36]	; 0x24
 8007ed8:	e008      	b.n	8007eec <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007ee8:	601a      	str	r2, [r3, #0]
          break;
 8007eea:	e033      	b.n	8007f54 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f003 0304 	and.w	r3, r3, #4
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1db      	bne.n	8007eb2 <HAL_QSPI_IRQHandler+0x42>
 8007efa:	e02b      	b.n	8007f54 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	2b22      	cmp	r3, #34	; 0x22
 8007f06:	d125      	bne.n	8007f54 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8007f08:	e01d      	b.n	8007f46 <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d010      	beq.n	8007f34 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f16:	68fa      	ldr	r2, [r7, #12]
 8007f18:	7812      	ldrb	r2, [r2, #0]
 8007f1a:	b2d2      	uxtb	r2, r2
 8007f1c:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f22:	1c5a      	adds	r2, r3, #1
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	629a      	str	r2, [r3, #40]	; 0x28
          hqspi->RxXferCount--;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f2c:	1e5a      	subs	r2, r3, #1
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	631a      	str	r2, [r3, #48]	; 0x30
 8007f32:	e008      	b.n	8007f46 <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	681a      	ldr	r2, [r3, #0]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007f42:	601a      	str	r2, [r3, #0]
          break;
 8007f44:	e006      	b.n	8007f54 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	f003 0304 	and.w	r3, r3, #4
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d1da      	bne.n	8007f0a <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 fb8b 	bl	8008670 <HAL_QSPI_FifoThresholdCallback>
 8007f5a:	e142      	b.n	80081e2 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	f003 0302 	and.w	r3, r3, #2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 80b6 	beq.w	80080d4 <HAL_QSPI_IRQHandler+0x264>
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f000 80b0 	beq.w	80080d4 <HAL_QSPI_IRQHandler+0x264>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2202      	movs	r2, #2
 8007f7a:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8007f8a:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	2b12      	cmp	r3, #18
 8007f96:	d123      	bne.n	8007fe0 <HAL_QSPI_IRQHandler+0x170>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0304 	and.w	r3, r3, #4
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d011      	beq.n	8007fca <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f022 0204 	bic.w	r2, r2, #4
 8007fb4:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f022 0201 	bic.w	r2, r2, #1
 8007fc8:	601a      	str	r2, [r3, #0]
      }

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 fbdc 	bl	8008788 <HAL_QSPI_Abort_IT>
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fb3f 	bl	800865c <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007fde:	e0fd      	b.n	80081dc <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	2b22      	cmp	r3, #34	; 0x22
 8007fea:	d146      	bne.n	800807a <HAL_QSPI_IRQHandler+0x20a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f003 0304 	and.w	r3, r3, #4
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d012      	beq.n	8008020 <HAL_QSPI_IRQHandler+0x1b0>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f022 0204 	bic.w	r2, r2, #4
 8008008:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f022 0201 	bic.w	r2, r2, #1
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	e021      	b.n	8008064 <HAL_QSPI_IRQHandler+0x1f4>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	3320      	adds	r3, #32
 8008026:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8008028:	e013      	b.n	8008052 <HAL_QSPI_IRQHandler+0x1e2>
        {
          if (hqspi->RxXferCount > 0U)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800802e:	2b00      	cmp	r3, #0
 8008030:	d017      	beq.n	8008062 <HAL_QSPI_IRQHandler+0x1f2>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	7812      	ldrb	r2, [r2, #0]
 800803a:	b2d2      	uxtb	r2, r2
 800803c:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008042:	1c5a      	adds	r2, r3, #1
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	629a      	str	r2, [r3, #40]	; 0x28
            hqspi->RxXferCount--;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800804c:	1e5a      	subs	r2, r3, #1
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	631a      	str	r2, [r3, #48]	; 0x30
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 800805c:	2b00      	cmp	r3, #0
 800805e:	d1e4      	bne.n	800802a <HAL_QSPI_IRQHandler+0x1ba>
 8008060:	e000      	b.n	8008064 <HAL_QSPI_IRQHandler+0x1f4>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8008062:	bf00      	nop
        }
      }

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 fb8f 	bl	8008788 <HAL_QSPI_Abort_IT>
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 fae8 	bl	8008648 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008078:	e0b0      	b.n	80081dc <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008080:	b2db      	uxtb	r3, r3
 8008082:	2b02      	cmp	r3, #2
 8008084:	d107      	bne.n	8008096 <HAL_QSPI_IRQHandler+0x226>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 fad0 	bl	8008634 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008094:	e0a2      	b.n	80081dc <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800809c:	b2db      	uxtb	r3, r3
 800809e:	2b08      	cmp	r3, #8
 80080a0:	f040 809c 	bne.w	80081dc <HAL_QSPI_IRQHandler+0x36c>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	695a      	ldr	r2, [r3, #20]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80080b2:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d103      	bne.n	80080cc <HAL_QSPI_IRQHandler+0x25c>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 faab 	bl	8008620 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80080ca:	e087      	b.n	80081dc <HAL_QSPI_IRQHandler+0x36c>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 fa9d 	bl	800860c <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80080d2:	e083      	b.n	80081dc <HAL_QSPI_IRQHandler+0x36c>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	f003 0308 	and.w	r3, r3, #8
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d01f      	beq.n	800811e <HAL_QSPI_IRQHandler+0x2ae>
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d01a      	beq.n	800811e <HAL_QSPI_IRQHandler+0x2ae>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2208      	movs	r2, #8
 80080ee:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00b      	beq.n	8008116 <HAL_QSPI_IRQHandler+0x2a6>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800810c:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 fab4 	bl	8008684 <HAL_QSPI_StatusMatchCallback>
 800811c:	e061      	b.n	80081e2 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	f003 0301 	and.w	r3, r3, #1
 8008124:	2b00      	cmp	r3, #0
 8008126:	d047      	beq.n	80081b8 <HAL_QSPI_IRQHandler+0x348>
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800812e:	2b00      	cmp	r3, #0
 8008130:	d042      	beq.n	80081b8 <HAL_QSPI_IRQHandler+0x348>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2201      	movs	r2, #1
 8008138:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8008148:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800814e:	f043 0202 	orr.w	r2, r3, #2
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	63da      	str	r2, [r3, #60]	; 0x3c

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0304 	and.w	r3, r3, #4
 8008160:	2b00      	cmp	r3, #0
 8008162:	d021      	beq.n	80081a8 <HAL_QSPI_IRQHandler+0x338>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f022 0204 	bic.w	r2, r2, #4
 8008172:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008178:	4a1c      	ldr	r2, [pc, #112]	; (80081ec <HAL_QSPI_IRQHandler+0x37c>)
 800817a:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008180:	4618      	mov	r0, r3
 8008182:	f7fc fd29 	bl	8004bd8 <HAL_DMA_Abort_IT>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d029      	beq.n	80081e0 <HAL_QSPI_IRQHandler+0x370>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008190:	f043 0204 	orr.w	r2, r3, #4
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        
        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 fa33 	bl	800860c <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80081a6:	e01b      	b.n	80081e0 <HAL_QSPI_IRQHandler+0x370>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 fa2b 	bl	800860c <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80081b6:	e013      	b.n	80081e0 <HAL_QSPI_IRQHandler+0x370>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	f003 0310 	and.w	r3, r3, #16
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00f      	beq.n	80081e2 <HAL_QSPI_IRQHandler+0x372>
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d00a      	beq.n	80081e2 <HAL_QSPI_IRQHandler+0x372>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2210      	movs	r2, #16
 80081d2:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f000 fa5f 	bl	8008698 <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 80081da:	e002      	b.n	80081e2 <HAL_QSPI_IRQHandler+0x372>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80081dc:	bf00      	nop
 80081de:	e000      	b.n	80081e2 <HAL_QSPI_IRQHandler+0x372>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80081e0:	bf00      	nop
}
 80081e2:	bf00      	nop
 80081e4:	3718      	adds	r7, #24
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
 80081ea:	bf00      	nop
 80081ec:	0800885d 	.word	0x0800885d

080081f0 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b088      	sub	sp, #32
 80081f4:	af02      	add	r7, sp, #8
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80081fc:	f7fb fd0e 	bl	8003c1c <HAL_GetTick>
 8008200:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008208:	b2db      	uxtb	r3, r3
 800820a:	2b01      	cmp	r3, #1
 800820c:	d101      	bne.n	8008212 <HAL_QSPI_Command+0x22>
 800820e:	2302      	movs	r3, #2
 8008210:	e048      	b.n	80082a4 <HAL_QSPI_Command+0xb4>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008220:	b2db      	uxtb	r3, r3
 8008222:	2b01      	cmp	r3, #1
 8008224:	d137      	bne.n	8008296 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2202      	movs	r2, #2
 8008230:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	9300      	str	r3, [sp, #0]
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	2200      	movs	r2, #0
 800823c:	2120      	movs	r1, #32
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f000 fb3f 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 8008244:	4603      	mov	r3, r0
 8008246:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8008248:	7dfb      	ldrb	r3, [r7, #23]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d125      	bne.n	800829a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800824e:	2200      	movs	r2, #0
 8008250:	68b9      	ldr	r1, [r7, #8]
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 fb6c 	bl	8008930 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800825c:	2b00      	cmp	r3, #0
 800825e:	d115      	bne.n	800828c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	9300      	str	r3, [sp, #0]
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	2201      	movs	r2, #1
 8008268:	2102      	movs	r1, #2
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f000 fb29 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 8008270:	4603      	mov	r3, r0
 8008272:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8008274:	7dfb      	ldrb	r3, [r7, #23]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d10f      	bne.n	800829a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2202      	movs	r2, #2
 8008280:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2201      	movs	r2, #1
 8008286:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800828a:	e006      	b.n	800829a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8008294:	e001      	b.n	800829a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8008296:	2302      	movs	r3, #2
 8008298:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2200      	movs	r2, #0
 800829e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80082a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3718      	adds	r7, #24
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b08a      	sub	sp, #40	; 0x28
 80082b0:	af02      	add	r7, sp, #8
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082b8:	2300      	movs	r3, #0
 80082ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80082bc:	f7fb fcae 	bl	8003c1c <HAL_GetTick>
 80082c0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	3320      	adds	r3, #32
 80082c8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d101      	bne.n	80082da <HAL_QSPI_Transmit+0x2e>
 80082d6:	2302      	movs	r3, #2
 80082d8:	e07b      	b.n	80083d2 <HAL_QSPI_Transmit+0x126>
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2201      	movs	r2, #1
 80082de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d16a      	bne.n	80083c4 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2200      	movs	r2, #0
 80082f2:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d05b      	beq.n	80083b2 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2212      	movs	r2, #18
 80082fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	691b      	ldr	r3, [r3, #16]
 8008308:	1c5a      	adds	r2, r3, #1
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	691b      	ldr	r3, [r3, #16]
 8008314:	1c5a      	adds	r2, r3, #1
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	68ba      	ldr	r2, [r7, #8]
 800831e:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	695a      	ldr	r2, [r3, #20]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800832e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8008330:	e01b      	b.n	800836a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	9300      	str	r3, [sp, #0]
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	2201      	movs	r2, #1
 800833a:	2104      	movs	r1, #4
 800833c:	68f8      	ldr	r0, [r7, #12]
 800833e:	f000 fac0 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 8008342:	4603      	mov	r3, r0
 8008344:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8008346:	7ffb      	ldrb	r3, [r7, #31]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d113      	bne.n	8008374 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	69db      	ldr	r3, [r3, #28]
 8008350:	781a      	ldrb	r2, [r3, #0]
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	69db      	ldr	r3, [r3, #28]
 800835a:	1c5a      	adds	r2, r3, #1
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008364:	1e5a      	subs	r2, r3, #1
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1df      	bne.n	8008332 <HAL_QSPI_Transmit+0x86>
 8008372:	e000      	b.n	8008376 <HAL_QSPI_Transmit+0xca>
          break;
 8008374:	bf00      	nop
      }

      if (status == HAL_OK)
 8008376:	7ffb      	ldrb	r3, [r7, #31]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d115      	bne.n	80083a8 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	2201      	movs	r2, #1
 8008384:	2102      	movs	r1, #2
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f000 fa9b 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 800838c:	4603      	mov	r3, r0
 800838e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8008390:	7ffb      	ldrb	r3, [r7, #31]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d108      	bne.n	80083a8 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2202      	movs	r2, #2
 800839c:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 800839e:	68f8      	ldr	r0, [r7, #12]
 80083a0:	f000 f984 	bl	80086ac <HAL_QSPI_Abort>
 80083a4:	4603      	mov	r3, r0
 80083a6:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80083b0:	e00a      	b.n	80083c8 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083b6:	f043 0208 	orr.w	r2, r3, #8
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	77fb      	strb	r3, [r7, #31]
 80083c2:	e001      	b.n	80083c8 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 80083c4:	2302      	movs	r3, #2
 80083c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80083d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3720      	adds	r7, #32
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b08a      	sub	sp, #40	; 0x28
 80083de:	af02      	add	r7, sp, #8
 80083e0:	60f8      	str	r0, [r7, #12]
 80083e2:	60b9      	str	r1, [r7, #8]
 80083e4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083e6:	2300      	movs	r3, #0
 80083e8:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80083ea:	f7fb fc17 	bl	8003c1c <HAL_GetTick>
 80083ee:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	699b      	ldr	r3, [r3, #24]
 80083f6:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	3320      	adds	r3, #32
 80083fe:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008406:	b2db      	uxtb	r3, r3
 8008408:	2b01      	cmp	r3, #1
 800840a:	d101      	bne.n	8008410 <HAL_QSPI_Receive+0x36>
 800840c:	2302      	movs	r3, #2
 800840e:	e082      	b.n	8008516 <HAL_QSPI_Receive+0x13c>
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800841e:	b2db      	uxtb	r3, r3
 8008420:	2b01      	cmp	r3, #1
 8008422:	d171      	bne.n	8008508 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d062      	beq.n	80084f6 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2222      	movs	r2, #34	; 0x22
 8008434:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	691b      	ldr	r3, [r3, #16]
 800843e:	1c5a      	adds	r2, r3, #1
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	1c5a      	adds	r2, r3, #1
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	68ba      	ldr	r2, [r7, #8]
 8008454:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	695b      	ldr	r3, [r3, #20]
 800845c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008468:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8008472:	e01c      	b.n	80084ae <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	9300      	str	r3, [sp, #0]
 8008478:	69bb      	ldr	r3, [r7, #24]
 800847a:	2201      	movs	r2, #1
 800847c:	2106      	movs	r1, #6
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	f000 fa1f 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 8008484:	4603      	mov	r3, r0
 8008486:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8008488:	7ffb      	ldrb	r3, [r7, #31]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d114      	bne.n	80084b8 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008492:	693a      	ldr	r2, [r7, #16]
 8008494:	7812      	ldrb	r2, [r2, #0]
 8008496:	b2d2      	uxtb	r2, r2
 8008498:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800849e:	1c5a      	adds	r2, r3, #1
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084a8:	1e5a      	subs	r2, r3, #1
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1de      	bne.n	8008474 <HAL_QSPI_Receive+0x9a>
 80084b6:	e000      	b.n	80084ba <HAL_QSPI_Receive+0xe0>
          break;
 80084b8:	bf00      	nop
      }

      if (status == HAL_OK)
 80084ba:	7ffb      	ldrb	r3, [r7, #31]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d115      	bne.n	80084ec <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	9300      	str	r3, [sp, #0]
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	2201      	movs	r2, #1
 80084c8:	2102      	movs	r1, #2
 80084ca:	68f8      	ldr	r0, [r7, #12]
 80084cc:	f000 f9f9 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 80084d0:	4603      	mov	r3, r0
 80084d2:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80084d4:	7ffb      	ldrb	r3, [r7, #31]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d108      	bne.n	80084ec <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2202      	movs	r2, #2
 80084e0:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 80084e2:	68f8      	ldr	r0, [r7, #12]
 80084e4:	f000 f8e2 	bl	80086ac <HAL_QSPI_Abort>
 80084e8:	4603      	mov	r3, r0
 80084ea:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80084f4:	e00a      	b.n	800850c <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084fa:	f043 0208 	orr.w	r2, r3, #8
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	77fb      	strb	r3, [r7, #31]
 8008506:	e001      	b.n	800850c <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 8008508:	2302      	movs	r3, #2
 800850a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2200      	movs	r2, #0
 8008510:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8008514:	7ffb      	ldrb	r3, [r7, #31]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3720      	adds	r7, #32
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800851e:	b580      	push	{r7, lr}
 8008520:	b088      	sub	sp, #32
 8008522:	af02      	add	r7, sp, #8
 8008524:	60f8      	str	r0, [r7, #12]
 8008526:	60b9      	str	r1, [r7, #8]
 8008528:	607a      	str	r2, [r7, #4]
 800852a:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800852c:	f7fb fb76 	bl	8003c1c <HAL_GetTick>
 8008530:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b01      	cmp	r3, #1
 800853c:	d101      	bne.n	8008542 <HAL_QSPI_AutoPolling+0x24>
 800853e:	2302      	movs	r3, #2
 8008540:	e060      	b.n	8008604 <HAL_QSPI_AutoPolling+0xe6>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008550:	b2db      	uxtb	r3, r3
 8008552:	2b01      	cmp	r3, #1
 8008554:	d14f      	bne.n	80085f6 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2200      	movs	r2, #0
 800855a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2242      	movs	r2, #66	; 0x42
 8008560:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	9300      	str	r3, [sp, #0]
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	2200      	movs	r2, #0
 800856c:	2120      	movs	r1, #32
 800856e:	68f8      	ldr	r0, [r7, #12]
 8008570:	f000 f9a7 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 8008574:	4603      	mov	r3, r0
 8008576:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8008578:	7dfb      	ldrb	r3, [r7, #23]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d13d      	bne.n	80085fa <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	6812      	ldr	r2, [r2, #0]
 8008586:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	6852      	ldr	r2, [r2, #4]
 8008590:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	6892      	ldr	r2, [r2, #8]
 800859a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	691b      	ldr	r3, [r3, #16]
 80085aa:	431a      	orrs	r2, r3
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80085b4:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	68da      	ldr	r2, [r3, #12]
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80085be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80085c2:	68b9      	ldr	r1, [r7, #8]
 80085c4:	68f8      	ldr	r0, [r7, #12]
 80085c6:	f000 f9b3 	bl	8008930 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	9300      	str	r3, [sp, #0]
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	2201      	movs	r2, #1
 80085d2:	2108      	movs	r1, #8
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f000 f974 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 80085da:	4603      	mov	r3, r0
 80085dc:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80085de:	7dfb      	ldrb	r3, [r7, #23]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d10a      	bne.n	80085fa <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2208      	movs	r2, #8
 80085ea:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80085f4:	e001      	b.n	80085fa <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80085f6:	2302      	movs	r3, #2
 80085f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8008602:	7dfb      	ldrb	r3, [r7, #23]
}
 8008604:	4618      	mov	r0, r3
 8008606:	3718      	adds	r7, #24
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 8008614:	bf00      	nop
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8008620:	b480      	push	{r7}
 8008622:	b083      	sub	sp, #12
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8008628:	bf00      	nop
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8008634:	b480      	push	{r7}
 8008636:	b083      	sub	sp, #12
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800863c:	bf00      	nop
 800863e:	370c      	adds	r7, #12
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8008650:	bf00      	nop
 8008652:	370c      	adds	r7, #12
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 8008664:	bf00      	nop
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8008678:	bf00      	nop
 800867a:	370c      	adds	r7, #12
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr

08008684 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800868c:	bf00      	nop
 800868e:	370c      	adds	r7, #12
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr

08008698 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8008698:	b480      	push	{r7}
 800869a:	b083      	sub	sp, #12
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 80086a0:	bf00      	nop
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b086      	sub	sp, #24
 80086b0:	af02      	add	r7, sp, #8
 80086b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086b4:	2300      	movs	r3, #0
 80086b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80086b8:	f7fb fab0 	bl	8003c1c <HAL_GetTick>
 80086bc:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	f003 0302 	and.w	r3, r3, #2
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d056      	beq.n	800877c <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 0304 	and.w	r3, r3, #4
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d017      	beq.n	8008714 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f022 0204 	bic.w	r2, r2, #4
 80086f2:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f8:	4618      	mov	r0, r3
 80086fa:	f7fc fa2f 	bl	8004b5c <HAL_DMA_Abort>
 80086fe:	4603      	mov	r3, r0
 8008700:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8008702:	7bfb      	ldrb	r3, [r7, #15]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d005      	beq.n	8008714 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800870c:	f043 0204 	orr.w	r2, r3, #4
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f042 0202 	orr.w	r2, r2, #2
 8008722:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	2201      	movs	r2, #1
 800872e:	2102      	movs	r1, #2
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 f8c6 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 8008736:	4603      	mov	r3, r0
 8008738:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800873a:	7bfb      	ldrb	r3, [r7, #15]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10e      	bne.n	800875e <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2202      	movs	r2, #2
 8008746:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874c:	9300      	str	r3, [sp, #0]
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	2200      	movs	r2, #0
 8008752:	2120      	movs	r1, #32
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f000 f8b4 	bl	80088c2 <QSPI_WaitFlagStateUntilTimeout>
 800875a:	4603      	mov	r3, r0
 800875c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800875e:	7bfb      	ldrb	r3, [r7, #15]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d10b      	bne.n	800877c <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	695a      	ldr	r2, [r3, #20]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8008772:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 800877c:	7bfb      	ldrb	r3, [r7, #15]
}
 800877e:	4618      	mov	r0, r3
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
	...

08008788 <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008790:	2300      	movs	r3, #0
 8008792:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800879a:	b2db      	uxtb	r3, r3
 800879c:	f003 0302 	and.w	r3, r3, #2
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d046      	beq.n	8008832 <HAL_QSPI_Abort_IT+0xaa>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2208      	movs	r2, #8
 80087b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80087c2:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f003 0304 	and.w	r3, r3, #4
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d01b      	beq.n	800880a <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f022 0204 	bic.w	r2, r2, #4
 80087e0:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e6:	4a15      	ldr	r2, [pc, #84]	; (800883c <HAL_QSPI_Abort_IT+0xb4>)
 80087e8:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ee:	4618      	mov	r0, r3
 80087f0:	f7fc f9f2 	bl	8004bd8 <HAL_DMA_Abort_IT>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d01b      	beq.n	8008832 <HAL_QSPI_Abort_IT+0xaa>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2201      	movs	r2, #1
 80087fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        
        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f7ff ff0c 	bl	8008620 <HAL_QSPI_AbortCpltCallback>
 8008808:	e013      	b.n	8008832 <HAL_QSPI_Abort_IT+0xaa>
      }
    }
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	2202      	movs	r2, #2
 8008810:	60da      	str	r2, [r3, #12]

      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008820:	601a      	str	r2, [r3, #0]

      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f042 0202 	orr.w	r2, r2, #2
 8008830:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 8008832:	7bfb      	ldrb	r3, [r7, #15]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3710      	adds	r7, #16
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	0800885d 	.word	0x0800885d

08008840 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8008840:	b480      	push	{r7}
 8008842:	b083      	sub	sp, #12
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	683a      	ldr	r2, [r7, #0]
 800884e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008850:	bf00      	nop
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008868:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2200      	movs	r2, #0
 800886e:	631a      	str	r2, [r3, #48]	; 0x30
  hqspi->TxXferCount = 0U;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	625a      	str	r2, [r3, #36]	; 0x24

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800887c:	b2db      	uxtb	r3, r3
 800887e:	2b08      	cmp	r3, #8
 8008880:	d114      	bne.n	80088ac <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	2202      	movs	r2, #2
 8008888:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008898:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f042 0202 	orr.w	r2, r2, #2
 80088a8:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 80088aa:	e006      	b.n	80088ba <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    HAL_QSPI_ErrorCallback(hqspi);
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f7ff fea9 	bl	800860c <HAL_QSPI_ErrorCallback>
}
 80088ba:	bf00      	nop
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}

080088c2 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80088c2:	b580      	push	{r7, lr}
 80088c4:	b084      	sub	sp, #16
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	60f8      	str	r0, [r7, #12]
 80088ca:	60b9      	str	r1, [r7, #8]
 80088cc:	603b      	str	r3, [r7, #0]
 80088ce:	4613      	mov	r3, r2
 80088d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80088d2:	e01a      	b.n	800890a <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088d4:	69bb      	ldr	r3, [r7, #24]
 80088d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088da:	d016      	beq.n	800890a <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088dc:	f7fb f99e 	bl	8003c1c <HAL_GetTick>
 80088e0:	4602      	mov	r2, r0
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	1ad3      	subs	r3, r2, r3
 80088e6:	69ba      	ldr	r2, [r7, #24]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d302      	bcc.n	80088f2 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80088ec:	69bb      	ldr	r3, [r7, #24]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d10b      	bne.n	800890a <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2204      	movs	r2, #4
 80088f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088fe:	f043 0201 	orr.w	r2, r3, #1
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e00e      	b.n	8008928 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	689a      	ldr	r2, [r3, #8]
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	4013      	ands	r3, r2
 8008914:	2b00      	cmp	r3, #0
 8008916:	bf14      	ite	ne
 8008918:	2301      	movne	r3, #1
 800891a:	2300      	moveq	r3, #0
 800891c:	b2db      	uxtb	r3, r3
 800891e:	461a      	mov	r2, r3
 8008920:	79fb      	ldrb	r3, [r7, #7]
 8008922:	429a      	cmp	r2, r3
 8008924:	d1d6      	bne.n	80088d4 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008926:	2300      	movs	r3, #0
}
 8008928:	4618      	mov	r0, r3
 800892a:	3710      	adds	r7, #16
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	60f8      	str	r0, [r7, #12]
 8008938:	60b9      	str	r1, [r7, #8]
 800893a:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008940:	2b00      	cmp	r3, #0
 8008942:	d009      	beq.n	8008958 <QSPI_Config+0x28>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800894a:	d005      	beq.n	8008958 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	3a01      	subs	r2, #1
 8008956:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	699b      	ldr	r3, [r3, #24]
 800895c:	2b00      	cmp	r3, #0
 800895e:	f000 80b9 	beq.w	8008ad4 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	6a1b      	ldr	r3, [r3, #32]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d05f      	beq.n	8008a2a <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	68ba      	ldr	r2, [r7, #8]
 8008970:	6892      	ldr	r2, [r2, #8]
 8008972:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	69db      	ldr	r3, [r3, #28]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d031      	beq.n	80089e0 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008984:	431a      	orrs	r2, r3
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800898a:	431a      	orrs	r2, r3
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008990:	431a      	orrs	r2, r3
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	049b      	lsls	r3, r3, #18
 8008998:	431a      	orrs	r2, r3
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	691b      	ldr	r3, [r3, #16]
 800899e:	431a      	orrs	r2, r3
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	6a1b      	ldr	r3, [r3, #32]
 80089a4:	431a      	orrs	r2, r3
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	431a      	orrs	r2, r3
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	69db      	ldr	r3, [r3, #28]
 80089b0:	431a      	orrs	r2, r3
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	699b      	ldr	r3, [r3, #24]
 80089b6:	431a      	orrs	r2, r3
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	ea42 0103 	orr.w	r1, r2, r3
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	430a      	orrs	r2, r1
 80089c8:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80089d0:	f000 812e 	beq.w	8008c30 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	68ba      	ldr	r2, [r7, #8]
 80089da:	6852      	ldr	r2, [r2, #4]
 80089dc:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 80089de:	e127      	b.n	8008c30 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089e8:	431a      	orrs	r2, r3
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089ee:	431a      	orrs	r2, r3
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f4:	431a      	orrs	r2, r3
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	695b      	ldr	r3, [r3, #20]
 80089fa:	049b      	lsls	r3, r3, #18
 80089fc:	431a      	orrs	r2, r3
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	691b      	ldr	r3, [r3, #16]
 8008a02:	431a      	orrs	r2, r3
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	6a1b      	ldr	r3, [r3, #32]
 8008a08:	431a      	orrs	r2, r3
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	69db      	ldr	r3, [r3, #28]
 8008a0e:	431a      	orrs	r2, r3
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	699b      	ldr	r3, [r3, #24]
 8008a14:	431a      	orrs	r2, r3
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	ea42 0103 	orr.w	r1, r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	430a      	orrs	r2, r1
 8008a26:	615a      	str	r2, [r3, #20]
}
 8008a28:	e102      	b.n	8008c30 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	69db      	ldr	r3, [r3, #28]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d02e      	beq.n	8008a90 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a3a:	431a      	orrs	r2, r3
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a40:	431a      	orrs	r2, r3
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a46:	431a      	orrs	r2, r3
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	695b      	ldr	r3, [r3, #20]
 8008a4c:	049b      	lsls	r3, r3, #18
 8008a4e:	431a      	orrs	r2, r3
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	6a1b      	ldr	r3, [r3, #32]
 8008a54:	431a      	orrs	r2, r3
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	68db      	ldr	r3, [r3, #12]
 8008a5a:	431a      	orrs	r2, r3
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	69db      	ldr	r3, [r3, #28]
 8008a60:	431a      	orrs	r2, r3
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	699b      	ldr	r3, [r3, #24]
 8008a66:	431a      	orrs	r2, r3
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	ea42 0103 	orr.w	r1, r2, r3
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	430a      	orrs	r2, r1
 8008a78:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008a80:	f000 80d6 	beq.w	8008c30 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	6852      	ldr	r2, [r2, #4]
 8008a8c:	619a      	str	r2, [r3, #24]
}
 8008a8e:	e0cf      	b.n	8008c30 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a98:	431a      	orrs	r2, r3
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a9e:	431a      	orrs	r2, r3
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aa4:	431a      	orrs	r2, r3
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	695b      	ldr	r3, [r3, #20]
 8008aaa:	049b      	lsls	r3, r3, #18
 8008aac:	431a      	orrs	r2, r3
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	6a1b      	ldr	r3, [r3, #32]
 8008ab2:	431a      	orrs	r2, r3
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	431a      	orrs	r2, r3
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	699b      	ldr	r3, [r3, #24]
 8008abe:	431a      	orrs	r2, r3
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	ea42 0103 	orr.w	r1, r2, r3
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	430a      	orrs	r2, r1
 8008ad0:	615a      	str	r2, [r3, #20]
}
 8008ad2:	e0ad      	b.n	8008c30 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	6a1b      	ldr	r3, [r3, #32]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d058      	beq.n	8008b8e <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	6892      	ldr	r2, [r2, #8]
 8008ae4:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	69db      	ldr	r3, [r3, #28]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d02d      	beq.n	8008b4a <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008af6:	431a      	orrs	r2, r3
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008afc:	431a      	orrs	r2, r3
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	431a      	orrs	r2, r3
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	695b      	ldr	r3, [r3, #20]
 8008b08:	049b      	lsls	r3, r3, #18
 8008b0a:	431a      	orrs	r2, r3
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	691b      	ldr	r3, [r3, #16]
 8008b10:	431a      	orrs	r2, r3
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	6a1b      	ldr	r3, [r3, #32]
 8008b16:	431a      	orrs	r2, r3
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	431a      	orrs	r2, r3
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	69db      	ldr	r3, [r3, #28]
 8008b22:	431a      	orrs	r2, r3
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	699b      	ldr	r3, [r3, #24]
 8008b28:	ea42 0103 	orr.w	r1, r2, r3
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	687a      	ldr	r2, [r7, #4]
 8008b32:	430a      	orrs	r2, r1
 8008b34:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008b3c:	d078      	beq.n	8008c30 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68ba      	ldr	r2, [r7, #8]
 8008b44:	6852      	ldr	r2, [r2, #4]
 8008b46:	619a      	str	r2, [r3, #24]
}
 8008b48:	e072      	b.n	8008c30 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b52:	431a      	orrs	r2, r3
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b58:	431a      	orrs	r2, r3
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b5e:	431a      	orrs	r2, r3
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	695b      	ldr	r3, [r3, #20]
 8008b64:	049b      	lsls	r3, r3, #18
 8008b66:	431a      	orrs	r2, r3
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	691b      	ldr	r3, [r3, #16]
 8008b6c:	431a      	orrs	r2, r3
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	6a1b      	ldr	r3, [r3, #32]
 8008b72:	431a      	orrs	r2, r3
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	69db      	ldr	r3, [r3, #28]
 8008b78:	431a      	orrs	r2, r3
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	699b      	ldr	r3, [r3, #24]
 8008b7e:	ea42 0103 	orr.w	r1, r2, r3
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	430a      	orrs	r2, r1
 8008b8a:	615a      	str	r2, [r3, #20]
}
 8008b8c:	e050      	b.n	8008c30 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	69db      	ldr	r3, [r3, #28]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d02a      	beq.n	8008bec <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b9e:	431a      	orrs	r2, r3
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ba4:	431a      	orrs	r2, r3
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008baa:	431a      	orrs	r2, r3
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	695b      	ldr	r3, [r3, #20]
 8008bb0:	049b      	lsls	r3, r3, #18
 8008bb2:	431a      	orrs	r2, r3
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	6a1b      	ldr	r3, [r3, #32]
 8008bb8:	431a      	orrs	r2, r3
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	68db      	ldr	r3, [r3, #12]
 8008bbe:	431a      	orrs	r2, r3
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	69db      	ldr	r3, [r3, #28]
 8008bc4:	431a      	orrs	r2, r3
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	699b      	ldr	r3, [r3, #24]
 8008bca:	ea42 0103 	orr.w	r1, r2, r3
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	687a      	ldr	r2, [r7, #4]
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008bde:	d027      	beq.n	8008c30 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	6852      	ldr	r2, [r2, #4]
 8008be8:	619a      	str	r2, [r3, #24]
}
 8008bea:	e021      	b.n	8008c30 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d01d      	beq.n	8008c30 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bfc:	431a      	orrs	r2, r3
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c02:	431a      	orrs	r2, r3
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c08:	431a      	orrs	r2, r3
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	695b      	ldr	r3, [r3, #20]
 8008c0e:	049b      	lsls	r3, r3, #18
 8008c10:	431a      	orrs	r2, r3
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	6a1b      	ldr	r3, [r3, #32]
 8008c16:	431a      	orrs	r2, r3
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	69db      	ldr	r3, [r3, #28]
 8008c1c:	431a      	orrs	r2, r3
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	699b      	ldr	r3, [r3, #24]
 8008c22:	ea42 0103 	orr.w	r1, r2, r3
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	430a      	orrs	r2, r1
 8008c2e:	615a      	str	r2, [r3, #20]
}
 8008c30:	bf00      	nop
 8008c32:	3714      	adds	r7, #20
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b088      	sub	sp, #32
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d101      	bne.n	8008c4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e3d4      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c4e:	4ba1      	ldr	r3, [pc, #644]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	f003 030c 	and.w	r3, r3, #12
 8008c56:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008c58:	4b9e      	ldr	r3, [pc, #632]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	f003 0303 	and.w	r3, r3, #3
 8008c60:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f003 0310 	and.w	r3, r3, #16
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	f000 80e4 	beq.w	8008e38 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d007      	beq.n	8008c86 <HAL_RCC_OscConfig+0x4a>
 8008c76:	69bb      	ldr	r3, [r7, #24]
 8008c78:	2b0c      	cmp	r3, #12
 8008c7a:	f040 808b 	bne.w	8008d94 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	f040 8087 	bne.w	8008d94 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008c86:	4b93      	ldr	r3, [pc, #588]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 0302 	and.w	r3, r3, #2
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d005      	beq.n	8008c9e <HAL_RCC_OscConfig+0x62>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d101      	bne.n	8008c9e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	e3ac      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6a1a      	ldr	r2, [r3, #32]
 8008ca2:	4b8c      	ldr	r3, [pc, #560]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f003 0308 	and.w	r3, r3, #8
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d004      	beq.n	8008cb8 <HAL_RCC_OscConfig+0x7c>
 8008cae:	4b89      	ldr	r3, [pc, #548]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008cb6:	e005      	b.n	8008cc4 <HAL_RCC_OscConfig+0x88>
 8008cb8:	4b86      	ldr	r3, [pc, #536]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008cbe:	091b      	lsrs	r3, r3, #4
 8008cc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d223      	bcs.n	8008d10 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6a1b      	ldr	r3, [r3, #32]
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f000 fd3f 	bl	8009750 <RCC_SetFlashLatencyFromMSIRange>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d001      	beq.n	8008cdc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e38d      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008cdc:	4b7d      	ldr	r3, [pc, #500]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a7c      	ldr	r2, [pc, #496]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008ce2:	f043 0308 	orr.w	r3, r3, #8
 8008ce6:	6013      	str	r3, [r2, #0]
 8008ce8:	4b7a      	ldr	r3, [pc, #488]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6a1b      	ldr	r3, [r3, #32]
 8008cf4:	4977      	ldr	r1, [pc, #476]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008cfa:	4b76      	ldr	r3, [pc, #472]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	69db      	ldr	r3, [r3, #28]
 8008d06:	021b      	lsls	r3, r3, #8
 8008d08:	4972      	ldr	r1, [pc, #456]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	604b      	str	r3, [r1, #4]
 8008d0e:	e025      	b.n	8008d5c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008d10:	4b70      	ldr	r3, [pc, #448]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a6f      	ldr	r2, [pc, #444]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d16:	f043 0308 	orr.w	r3, r3, #8
 8008d1a:	6013      	str	r3, [r2, #0]
 8008d1c:	4b6d      	ldr	r3, [pc, #436]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6a1b      	ldr	r3, [r3, #32]
 8008d28:	496a      	ldr	r1, [pc, #424]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008d2e:	4b69      	ldr	r3, [pc, #420]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	69db      	ldr	r3, [r3, #28]
 8008d3a:	021b      	lsls	r3, r3, #8
 8008d3c:	4965      	ldr	r1, [pc, #404]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d109      	bne.n	8008d5c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6a1b      	ldr	r3, [r3, #32]
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f000 fcff 	bl	8009750 <RCC_SetFlashLatencyFromMSIRange>
 8008d52:	4603      	mov	r3, r0
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d001      	beq.n	8008d5c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	e34d      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008d5c:	f000 fc36 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 8008d60:	4601      	mov	r1, r0
 8008d62:	4b5c      	ldr	r3, [pc, #368]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	091b      	lsrs	r3, r3, #4
 8008d68:	f003 030f 	and.w	r3, r3, #15
 8008d6c:	4a5a      	ldr	r2, [pc, #360]	; (8008ed8 <HAL_RCC_OscConfig+0x29c>)
 8008d6e:	5cd3      	ldrb	r3, [r2, r3]
 8008d70:	f003 031f 	and.w	r3, r3, #31
 8008d74:	fa21 f303 	lsr.w	r3, r1, r3
 8008d78:	4a58      	ldr	r2, [pc, #352]	; (8008edc <HAL_RCC_OscConfig+0x2a0>)
 8008d7a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008d7c:	4b58      	ldr	r3, [pc, #352]	; (8008ee0 <HAL_RCC_OscConfig+0x2a4>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7fa fefb 	bl	8003b7c <HAL_InitTick>
 8008d86:	4603      	mov	r3, r0
 8008d88:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d052      	beq.n	8008e36 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8008d90:	7bfb      	ldrb	r3, [r7, #15]
 8008d92:	e331      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	699b      	ldr	r3, [r3, #24]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d032      	beq.n	8008e02 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008d9c:	4b4d      	ldr	r3, [pc, #308]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a4c      	ldr	r2, [pc, #304]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008da2:	f043 0301 	orr.w	r3, r3, #1
 8008da6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008da8:	f7fa ff38 	bl	8003c1c <HAL_GetTick>
 8008dac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008dae:	e008      	b.n	8008dc2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008db0:	f7fa ff34 	bl	8003c1c <HAL_GetTick>
 8008db4:	4602      	mov	r2, r0
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	1ad3      	subs	r3, r2, r3
 8008dba:	2b02      	cmp	r3, #2
 8008dbc:	d901      	bls.n	8008dc2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e31a      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008dc2:	4b44      	ldr	r3, [pc, #272]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f003 0302 	and.w	r3, r3, #2
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d0f0      	beq.n	8008db0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008dce:	4b41      	ldr	r3, [pc, #260]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a40      	ldr	r2, [pc, #256]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008dd4:	f043 0308 	orr.w	r3, r3, #8
 8008dd8:	6013      	str	r3, [r2, #0]
 8008dda:	4b3e      	ldr	r3, [pc, #248]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6a1b      	ldr	r3, [r3, #32]
 8008de6:	493b      	ldr	r1, [pc, #236]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008de8:	4313      	orrs	r3, r2
 8008dea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008dec:	4b39      	ldr	r3, [pc, #228]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	69db      	ldr	r3, [r3, #28]
 8008df8:	021b      	lsls	r3, r3, #8
 8008dfa:	4936      	ldr	r1, [pc, #216]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	604b      	str	r3, [r1, #4]
 8008e00:	e01a      	b.n	8008e38 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008e02:	4b34      	ldr	r3, [pc, #208]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a33      	ldr	r2, [pc, #204]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e08:	f023 0301 	bic.w	r3, r3, #1
 8008e0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008e0e:	f7fa ff05 	bl	8003c1c <HAL_GetTick>
 8008e12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008e14:	e008      	b.n	8008e28 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008e16:	f7fa ff01 	bl	8003c1c <HAL_GetTick>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	1ad3      	subs	r3, r2, r3
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d901      	bls.n	8008e28 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	e2e7      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008e28:	4b2a      	ldr	r3, [pc, #168]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f003 0302 	and.w	r3, r3, #2
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d1f0      	bne.n	8008e16 <HAL_RCC_OscConfig+0x1da>
 8008e34:	e000      	b.n	8008e38 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008e36:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f003 0301 	and.w	r3, r3, #1
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d074      	beq.n	8008f2e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008e44:	69bb      	ldr	r3, [r7, #24]
 8008e46:	2b08      	cmp	r3, #8
 8008e48:	d005      	beq.n	8008e56 <HAL_RCC_OscConfig+0x21a>
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	2b0c      	cmp	r3, #12
 8008e4e:	d10e      	bne.n	8008e6e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	2b03      	cmp	r3, #3
 8008e54:	d10b      	bne.n	8008e6e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e56:	4b1f      	ldr	r3, [pc, #124]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d064      	beq.n	8008f2c <HAL_RCC_OscConfig+0x2f0>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d160      	bne.n	8008f2c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e2c4      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e76:	d106      	bne.n	8008e86 <HAL_RCC_OscConfig+0x24a>
 8008e78:	4b16      	ldr	r3, [pc, #88]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a15      	ldr	r2, [pc, #84]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e82:	6013      	str	r3, [r2, #0]
 8008e84:	e01d      	b.n	8008ec2 <HAL_RCC_OscConfig+0x286>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e8e:	d10c      	bne.n	8008eaa <HAL_RCC_OscConfig+0x26e>
 8008e90:	4b10      	ldr	r3, [pc, #64]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a0f      	ldr	r2, [pc, #60]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e9a:	6013      	str	r3, [r2, #0]
 8008e9c:	4b0d      	ldr	r3, [pc, #52]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a0c      	ldr	r2, [pc, #48]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008ea2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ea6:	6013      	str	r3, [r2, #0]
 8008ea8:	e00b      	b.n	8008ec2 <HAL_RCC_OscConfig+0x286>
 8008eaa:	4b0a      	ldr	r3, [pc, #40]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a09      	ldr	r2, [pc, #36]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008eb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008eb4:	6013      	str	r3, [r2, #0]
 8008eb6:	4b07      	ldr	r3, [pc, #28]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a06      	ldr	r2, [pc, #24]	; (8008ed4 <HAL_RCC_OscConfig+0x298>)
 8008ebc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008ec0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d01c      	beq.n	8008f04 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008eca:	f7fa fea7 	bl	8003c1c <HAL_GetTick>
 8008ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ed0:	e011      	b.n	8008ef6 <HAL_RCC_OscConfig+0x2ba>
 8008ed2:	bf00      	nop
 8008ed4:	40021000 	.word	0x40021000
 8008ed8:	0800ed70 	.word	0x0800ed70
 8008edc:	20000058 	.word	0x20000058
 8008ee0:	2000005c 	.word	0x2000005c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ee4:	f7fa fe9a 	bl	8003c1c <HAL_GetTick>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	1ad3      	subs	r3, r2, r3
 8008eee:	2b64      	cmp	r3, #100	; 0x64
 8008ef0:	d901      	bls.n	8008ef6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	e280      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ef6:	4baf      	ldr	r3, [pc, #700]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d0f0      	beq.n	8008ee4 <HAL_RCC_OscConfig+0x2a8>
 8008f02:	e014      	b.n	8008f2e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f04:	f7fa fe8a 	bl	8003c1c <HAL_GetTick>
 8008f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008f0a:	e008      	b.n	8008f1e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008f0c:	f7fa fe86 	bl	8003c1c <HAL_GetTick>
 8008f10:	4602      	mov	r2, r0
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	2b64      	cmp	r3, #100	; 0x64
 8008f18:	d901      	bls.n	8008f1e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008f1a:	2303      	movs	r3, #3
 8008f1c:	e26c      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008f1e:	4ba5      	ldr	r3, [pc, #660]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1f0      	bne.n	8008f0c <HAL_RCC_OscConfig+0x2d0>
 8008f2a:	e000      	b.n	8008f2e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f003 0302 	and.w	r3, r3, #2
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d060      	beq.n	8008ffc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	2b04      	cmp	r3, #4
 8008f3e:	d005      	beq.n	8008f4c <HAL_RCC_OscConfig+0x310>
 8008f40:	69bb      	ldr	r3, [r7, #24]
 8008f42:	2b0c      	cmp	r3, #12
 8008f44:	d119      	bne.n	8008f7a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	2b02      	cmp	r3, #2
 8008f4a:	d116      	bne.n	8008f7a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f4c:	4b99      	ldr	r3, [pc, #612]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d005      	beq.n	8008f64 <HAL_RCC_OscConfig+0x328>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68db      	ldr	r3, [r3, #12]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d101      	bne.n	8008f64 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8008f60:	2301      	movs	r3, #1
 8008f62:	e249      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f64:	4b93      	ldr	r3, [pc, #588]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	691b      	ldr	r3, [r3, #16]
 8008f70:	061b      	lsls	r3, r3, #24
 8008f72:	4990      	ldr	r1, [pc, #576]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008f74:	4313      	orrs	r3, r2
 8008f76:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f78:	e040      	b.n	8008ffc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	68db      	ldr	r3, [r3, #12]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d023      	beq.n	8008fca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f82:	4b8c      	ldr	r3, [pc, #560]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a8b      	ldr	r2, [pc, #556]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f8e:	f7fa fe45 	bl	8003c1c <HAL_GetTick>
 8008f92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f94:	e008      	b.n	8008fa8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f96:	f7fa fe41 	bl	8003c1c <HAL_GetTick>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	1ad3      	subs	r3, r2, r3
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	d901      	bls.n	8008fa8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008fa4:	2303      	movs	r3, #3
 8008fa6:	e227      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008fa8:	4b82      	ldr	r3, [pc, #520]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d0f0      	beq.n	8008f96 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fb4:	4b7f      	ldr	r3, [pc, #508]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	691b      	ldr	r3, [r3, #16]
 8008fc0:	061b      	lsls	r3, r3, #24
 8008fc2:	497c      	ldr	r1, [pc, #496]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	604b      	str	r3, [r1, #4]
 8008fc8:	e018      	b.n	8008ffc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008fca:	4b7a      	ldr	r3, [pc, #488]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4a79      	ldr	r2, [pc, #484]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fd6:	f7fa fe21 	bl	8003c1c <HAL_GetTick>
 8008fda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008fdc:	e008      	b.n	8008ff0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008fde:	f7fa fe1d 	bl	8003c1c <HAL_GetTick>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	1ad3      	subs	r3, r2, r3
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d901      	bls.n	8008ff0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008fec:	2303      	movs	r3, #3
 8008fee:	e203      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008ff0:	4b70      	ldr	r3, [pc, #448]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d1f0      	bne.n	8008fde <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f003 0308 	and.w	r3, r3, #8
 8009004:	2b00      	cmp	r3, #0
 8009006:	d03c      	beq.n	8009082 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	695b      	ldr	r3, [r3, #20]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d01c      	beq.n	800904a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009010:	4b68      	ldr	r3, [pc, #416]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009012:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009016:	4a67      	ldr	r2, [pc, #412]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009018:	f043 0301 	orr.w	r3, r3, #1
 800901c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009020:	f7fa fdfc 	bl	8003c1c <HAL_GetTick>
 8009024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009026:	e008      	b.n	800903a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009028:	f7fa fdf8 	bl	8003c1c <HAL_GetTick>
 800902c:	4602      	mov	r2, r0
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	1ad3      	subs	r3, r2, r3
 8009032:	2b02      	cmp	r3, #2
 8009034:	d901      	bls.n	800903a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8009036:	2303      	movs	r3, #3
 8009038:	e1de      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800903a:	4b5e      	ldr	r3, [pc, #376]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 800903c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009040:	f003 0302 	and.w	r3, r3, #2
 8009044:	2b00      	cmp	r3, #0
 8009046:	d0ef      	beq.n	8009028 <HAL_RCC_OscConfig+0x3ec>
 8009048:	e01b      	b.n	8009082 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800904a:	4b5a      	ldr	r3, [pc, #360]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 800904c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009050:	4a58      	ldr	r2, [pc, #352]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009052:	f023 0301 	bic.w	r3, r3, #1
 8009056:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800905a:	f7fa fddf 	bl	8003c1c <HAL_GetTick>
 800905e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009060:	e008      	b.n	8009074 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009062:	f7fa fddb 	bl	8003c1c <HAL_GetTick>
 8009066:	4602      	mov	r2, r0
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	2b02      	cmp	r3, #2
 800906e:	d901      	bls.n	8009074 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009070:	2303      	movs	r3, #3
 8009072:	e1c1      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009074:	4b4f      	ldr	r3, [pc, #316]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009076:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800907a:	f003 0302 	and.w	r3, r3, #2
 800907e:	2b00      	cmp	r3, #0
 8009080:	d1ef      	bne.n	8009062 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f003 0304 	and.w	r3, r3, #4
 800908a:	2b00      	cmp	r3, #0
 800908c:	f000 80a6 	beq.w	80091dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009090:	2300      	movs	r3, #0
 8009092:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009094:	4b47      	ldr	r3, [pc, #284]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800909c:	2b00      	cmp	r3, #0
 800909e:	d10d      	bne.n	80090bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80090a0:	4b44      	ldr	r3, [pc, #272]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 80090a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090a4:	4a43      	ldr	r2, [pc, #268]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 80090a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80090aa:	6593      	str	r3, [r2, #88]	; 0x58
 80090ac:	4b41      	ldr	r3, [pc, #260]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 80090ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090b4:	60bb      	str	r3, [r7, #8]
 80090b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80090b8:	2301      	movs	r3, #1
 80090ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80090bc:	4b3e      	ldr	r3, [pc, #248]	; (80091b8 <HAL_RCC_OscConfig+0x57c>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d118      	bne.n	80090fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80090c8:	4b3b      	ldr	r3, [pc, #236]	; (80091b8 <HAL_RCC_OscConfig+0x57c>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4a3a      	ldr	r2, [pc, #232]	; (80091b8 <HAL_RCC_OscConfig+0x57c>)
 80090ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80090d4:	f7fa fda2 	bl	8003c1c <HAL_GetTick>
 80090d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80090da:	e008      	b.n	80090ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090dc:	f7fa fd9e 	bl	8003c1c <HAL_GetTick>
 80090e0:	4602      	mov	r2, r0
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	1ad3      	subs	r3, r2, r3
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d901      	bls.n	80090ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80090ea:	2303      	movs	r3, #3
 80090ec:	e184      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80090ee:	4b32      	ldr	r3, [pc, #200]	; (80091b8 <HAL_RCC_OscConfig+0x57c>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d0f0      	beq.n	80090dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d108      	bne.n	8009114 <HAL_RCC_OscConfig+0x4d8>
 8009102:	4b2c      	ldr	r3, [pc, #176]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009108:	4a2a      	ldr	r2, [pc, #168]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 800910a:	f043 0301 	orr.w	r3, r3, #1
 800910e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009112:	e024      	b.n	800915e <HAL_RCC_OscConfig+0x522>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	2b05      	cmp	r3, #5
 800911a:	d110      	bne.n	800913e <HAL_RCC_OscConfig+0x502>
 800911c:	4b25      	ldr	r3, [pc, #148]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 800911e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009122:	4a24      	ldr	r2, [pc, #144]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009124:	f043 0304 	orr.w	r3, r3, #4
 8009128:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800912c:	4b21      	ldr	r3, [pc, #132]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 800912e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009132:	4a20      	ldr	r2, [pc, #128]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009134:	f043 0301 	orr.w	r3, r3, #1
 8009138:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800913c:	e00f      	b.n	800915e <HAL_RCC_OscConfig+0x522>
 800913e:	4b1d      	ldr	r3, [pc, #116]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009144:	4a1b      	ldr	r2, [pc, #108]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009146:	f023 0301 	bic.w	r3, r3, #1
 800914a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800914e:	4b19      	ldr	r3, [pc, #100]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009154:	4a17      	ldr	r2, [pc, #92]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009156:	f023 0304 	bic.w	r3, r3, #4
 800915a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d016      	beq.n	8009194 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009166:	f7fa fd59 	bl	8003c1c <HAL_GetTick>
 800916a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800916c:	e00a      	b.n	8009184 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800916e:	f7fa fd55 	bl	8003c1c <HAL_GetTick>
 8009172:	4602      	mov	r2, r0
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	1ad3      	subs	r3, r2, r3
 8009178:	f241 3288 	movw	r2, #5000	; 0x1388
 800917c:	4293      	cmp	r3, r2
 800917e:	d901      	bls.n	8009184 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8009180:	2303      	movs	r3, #3
 8009182:	e139      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009184:	4b0b      	ldr	r3, [pc, #44]	; (80091b4 <HAL_RCC_OscConfig+0x578>)
 8009186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800918a:	f003 0302 	and.w	r3, r3, #2
 800918e:	2b00      	cmp	r3, #0
 8009190:	d0ed      	beq.n	800916e <HAL_RCC_OscConfig+0x532>
 8009192:	e01a      	b.n	80091ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009194:	f7fa fd42 	bl	8003c1c <HAL_GetTick>
 8009198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800919a:	e00f      	b.n	80091bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800919c:	f7fa fd3e 	bl	8003c1c <HAL_GetTick>
 80091a0:	4602      	mov	r2, r0
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	1ad3      	subs	r3, r2, r3
 80091a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d906      	bls.n	80091bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e122      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
 80091b2:	bf00      	nop
 80091b4:	40021000 	.word	0x40021000
 80091b8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80091bc:	4b90      	ldr	r3, [pc, #576]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80091be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091c2:	f003 0302 	and.w	r3, r3, #2
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1e8      	bne.n	800919c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80091ca:	7ffb      	ldrb	r3, [r7, #31]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d105      	bne.n	80091dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80091d0:	4b8b      	ldr	r3, [pc, #556]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80091d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091d4:	4a8a      	ldr	r2, [pc, #552]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80091d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091da:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	f000 8108 	beq.w	80093f6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091ea:	2b02      	cmp	r3, #2
 80091ec:	f040 80d0 	bne.w	8009390 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80091f0:	4b83      	ldr	r3, [pc, #524]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	f003 0203 	and.w	r2, r3, #3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009200:	429a      	cmp	r2, r3
 8009202:	d130      	bne.n	8009266 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800920e:	3b01      	subs	r3, #1
 8009210:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009212:	429a      	cmp	r2, r3
 8009214:	d127      	bne.n	8009266 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009220:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009222:	429a      	cmp	r2, r3
 8009224:	d11f      	bne.n	8009266 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009230:	2a07      	cmp	r2, #7
 8009232:	bf14      	ite	ne
 8009234:	2201      	movne	r2, #1
 8009236:	2200      	moveq	r2, #0
 8009238:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800923a:	4293      	cmp	r3, r2
 800923c:	d113      	bne.n	8009266 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009248:	085b      	lsrs	r3, r3, #1
 800924a:	3b01      	subs	r3, #1
 800924c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800924e:	429a      	cmp	r2, r3
 8009250:	d109      	bne.n	8009266 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800925c:	085b      	lsrs	r3, r3, #1
 800925e:	3b01      	subs	r3, #1
 8009260:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009262:	429a      	cmp	r2, r3
 8009264:	d06e      	beq.n	8009344 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	2b0c      	cmp	r3, #12
 800926a:	d069      	beq.n	8009340 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800926c:	4b64      	ldr	r3, [pc, #400]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009274:	2b00      	cmp	r3, #0
 8009276:	d105      	bne.n	8009284 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8009278:	4b61      	ldr	r3, [pc, #388]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009280:	2b00      	cmp	r3, #0
 8009282:	d001      	beq.n	8009288 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8009284:	2301      	movs	r3, #1
 8009286:	e0b7      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009288:	4b5d      	ldr	r3, [pc, #372]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a5c      	ldr	r2, [pc, #368]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 800928e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009292:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009294:	f7fa fcc2 	bl	8003c1c <HAL_GetTick>
 8009298:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800929a:	e008      	b.n	80092ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800929c:	f7fa fcbe 	bl	8003c1c <HAL_GetTick>
 80092a0:	4602      	mov	r2, r0
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	1ad3      	subs	r3, r2, r3
 80092a6:	2b02      	cmp	r3, #2
 80092a8:	d901      	bls.n	80092ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80092aa:	2303      	movs	r3, #3
 80092ac:	e0a4      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092ae:	4b54      	ldr	r3, [pc, #336]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1f0      	bne.n	800929c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80092ba:	4b51      	ldr	r3, [pc, #324]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80092bc:	68da      	ldr	r2, [r3, #12]
 80092be:	4b51      	ldr	r3, [pc, #324]	; (8009404 <HAL_RCC_OscConfig+0x7c8>)
 80092c0:	4013      	ands	r3, r2
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80092ca:	3a01      	subs	r2, #1
 80092cc:	0112      	lsls	r2, r2, #4
 80092ce:	4311      	orrs	r1, r2
 80092d0:	687a      	ldr	r2, [r7, #4]
 80092d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80092d4:	0212      	lsls	r2, r2, #8
 80092d6:	4311      	orrs	r1, r2
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80092dc:	0852      	lsrs	r2, r2, #1
 80092de:	3a01      	subs	r2, #1
 80092e0:	0552      	lsls	r2, r2, #21
 80092e2:	4311      	orrs	r1, r2
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80092e8:	0852      	lsrs	r2, r2, #1
 80092ea:	3a01      	subs	r2, #1
 80092ec:	0652      	lsls	r2, r2, #25
 80092ee:	4311      	orrs	r1, r2
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80092f4:	0912      	lsrs	r2, r2, #4
 80092f6:	0452      	lsls	r2, r2, #17
 80092f8:	430a      	orrs	r2, r1
 80092fa:	4941      	ldr	r1, [pc, #260]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80092fc:	4313      	orrs	r3, r2
 80092fe:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009300:	4b3f      	ldr	r3, [pc, #252]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a3e      	ldr	r2, [pc, #248]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009306:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800930a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800930c:	4b3c      	ldr	r3, [pc, #240]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	4a3b      	ldr	r2, [pc, #236]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009312:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009316:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009318:	f7fa fc80 	bl	8003c1c <HAL_GetTick>
 800931c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800931e:	e008      	b.n	8009332 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009320:	f7fa fc7c 	bl	8003c1c <HAL_GetTick>
 8009324:	4602      	mov	r2, r0
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	1ad3      	subs	r3, r2, r3
 800932a:	2b02      	cmp	r3, #2
 800932c:	d901      	bls.n	8009332 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800932e:	2303      	movs	r3, #3
 8009330:	e062      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009332:	4b33      	ldr	r3, [pc, #204]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800933a:	2b00      	cmp	r3, #0
 800933c:	d0f0      	beq.n	8009320 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800933e:	e05a      	b.n	80093f6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009340:	2301      	movs	r3, #1
 8009342:	e059      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009344:	4b2e      	ldr	r3, [pc, #184]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800934c:	2b00      	cmp	r3, #0
 800934e:	d152      	bne.n	80093f6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009350:	4b2b      	ldr	r3, [pc, #172]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a2a      	ldr	r2, [pc, #168]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009356:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800935a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800935c:	4b28      	ldr	r3, [pc, #160]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	4a27      	ldr	r2, [pc, #156]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009362:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009366:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009368:	f7fa fc58 	bl	8003c1c <HAL_GetTick>
 800936c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800936e:	e008      	b.n	8009382 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009370:	f7fa fc54 	bl	8003c1c <HAL_GetTick>
 8009374:	4602      	mov	r2, r0
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	1ad3      	subs	r3, r2, r3
 800937a:	2b02      	cmp	r3, #2
 800937c:	d901      	bls.n	8009382 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800937e:	2303      	movs	r3, #3
 8009380:	e03a      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009382:	4b1f      	ldr	r3, [pc, #124]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800938a:	2b00      	cmp	r3, #0
 800938c:	d0f0      	beq.n	8009370 <HAL_RCC_OscConfig+0x734>
 800938e:	e032      	b.n	80093f6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009390:	69bb      	ldr	r3, [r7, #24]
 8009392:	2b0c      	cmp	r3, #12
 8009394:	d02d      	beq.n	80093f2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009396:	4b1a      	ldr	r3, [pc, #104]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a19      	ldr	r2, [pc, #100]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 800939c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80093a0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80093a2:	4b17      	ldr	r3, [pc, #92]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d105      	bne.n	80093ba <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80093ae:	4b14      	ldr	r3, [pc, #80]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80093b0:	68db      	ldr	r3, [r3, #12]
 80093b2:	4a13      	ldr	r2, [pc, #76]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80093b4:	f023 0303 	bic.w	r3, r3, #3
 80093b8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80093ba:	4b11      	ldr	r3, [pc, #68]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80093bc:	68db      	ldr	r3, [r3, #12]
 80093be:	4a10      	ldr	r2, [pc, #64]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80093c0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80093c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80093c8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093ca:	f7fa fc27 	bl	8003c1c <HAL_GetTick>
 80093ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093d0:	e008      	b.n	80093e4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093d2:	f7fa fc23 	bl	8003c1c <HAL_GetTick>
 80093d6:	4602      	mov	r2, r0
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	1ad3      	subs	r3, r2, r3
 80093dc:	2b02      	cmp	r3, #2
 80093de:	d901      	bls.n	80093e4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80093e0:	2303      	movs	r3, #3
 80093e2:	e009      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093e4:	4b06      	ldr	r3, [pc, #24]	; (8009400 <HAL_RCC_OscConfig+0x7c4>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d1f0      	bne.n	80093d2 <HAL_RCC_OscConfig+0x796>
 80093f0:	e001      	b.n	80093f6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80093f2:	2301      	movs	r3, #1
 80093f4:	e000      	b.n	80093f8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80093f6:	2300      	movs	r3, #0
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	3720      	adds	r7, #32
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}
 8009400:	40021000 	.word	0x40021000
 8009404:	f99d808c 	.word	0xf99d808c

08009408 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b084      	sub	sp, #16
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
 8009410:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d101      	bne.n	800941c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009418:	2301      	movs	r3, #1
 800941a:	e0c8      	b.n	80095ae <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800941c:	4b66      	ldr	r3, [pc, #408]	; (80095b8 <HAL_RCC_ClockConfig+0x1b0>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f003 0307 	and.w	r3, r3, #7
 8009424:	683a      	ldr	r2, [r7, #0]
 8009426:	429a      	cmp	r2, r3
 8009428:	d910      	bls.n	800944c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800942a:	4b63      	ldr	r3, [pc, #396]	; (80095b8 <HAL_RCC_ClockConfig+0x1b0>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f023 0207 	bic.w	r2, r3, #7
 8009432:	4961      	ldr	r1, [pc, #388]	; (80095b8 <HAL_RCC_ClockConfig+0x1b0>)
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	4313      	orrs	r3, r2
 8009438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800943a:	4b5f      	ldr	r3, [pc, #380]	; (80095b8 <HAL_RCC_ClockConfig+0x1b0>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f003 0307 	and.w	r3, r3, #7
 8009442:	683a      	ldr	r2, [r7, #0]
 8009444:	429a      	cmp	r2, r3
 8009446:	d001      	beq.n	800944c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009448:	2301      	movs	r3, #1
 800944a:	e0b0      	b.n	80095ae <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f003 0301 	and.w	r3, r3, #1
 8009454:	2b00      	cmp	r3, #0
 8009456:	d04c      	beq.n	80094f2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	2b03      	cmp	r3, #3
 800945e:	d107      	bne.n	8009470 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009460:	4b56      	ldr	r3, [pc, #344]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009468:	2b00      	cmp	r3, #0
 800946a:	d121      	bne.n	80094b0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800946c:	2301      	movs	r3, #1
 800946e:	e09e      	b.n	80095ae <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	2b02      	cmp	r3, #2
 8009476:	d107      	bne.n	8009488 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009478:	4b50      	ldr	r3, [pc, #320]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009480:	2b00      	cmp	r3, #0
 8009482:	d115      	bne.n	80094b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e092      	b.n	80095ae <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d107      	bne.n	80094a0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009490:	4b4a      	ldr	r3, [pc, #296]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f003 0302 	and.w	r3, r3, #2
 8009498:	2b00      	cmp	r3, #0
 800949a:	d109      	bne.n	80094b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800949c:	2301      	movs	r3, #1
 800949e:	e086      	b.n	80095ae <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80094a0:	4b46      	ldr	r3, [pc, #280]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d101      	bne.n	80094b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80094ac:	2301      	movs	r3, #1
 80094ae:	e07e      	b.n	80095ae <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80094b0:	4b42      	ldr	r3, [pc, #264]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	f023 0203 	bic.w	r2, r3, #3
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	493f      	ldr	r1, [pc, #252]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 80094be:	4313      	orrs	r3, r2
 80094c0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094c2:	f7fa fbab 	bl	8003c1c <HAL_GetTick>
 80094c6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094c8:	e00a      	b.n	80094e0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094ca:	f7fa fba7 	bl	8003c1c <HAL_GetTick>
 80094ce:	4602      	mov	r2, r0
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	1ad3      	subs	r3, r2, r3
 80094d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80094d8:	4293      	cmp	r3, r2
 80094da:	d901      	bls.n	80094e0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80094dc:	2303      	movs	r3, #3
 80094de:	e066      	b.n	80095ae <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094e0:	4b36      	ldr	r3, [pc, #216]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	f003 020c 	and.w	r2, r3, #12
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d1eb      	bne.n	80094ca <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f003 0302 	and.w	r3, r3, #2
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d008      	beq.n	8009510 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80094fe:	4b2f      	ldr	r3, [pc, #188]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	492c      	ldr	r1, [pc, #176]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 800950c:	4313      	orrs	r3, r2
 800950e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009510:	4b29      	ldr	r3, [pc, #164]	; (80095b8 <HAL_RCC_ClockConfig+0x1b0>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f003 0307 	and.w	r3, r3, #7
 8009518:	683a      	ldr	r2, [r7, #0]
 800951a:	429a      	cmp	r2, r3
 800951c:	d210      	bcs.n	8009540 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800951e:	4b26      	ldr	r3, [pc, #152]	; (80095b8 <HAL_RCC_ClockConfig+0x1b0>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f023 0207 	bic.w	r2, r3, #7
 8009526:	4924      	ldr	r1, [pc, #144]	; (80095b8 <HAL_RCC_ClockConfig+0x1b0>)
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	4313      	orrs	r3, r2
 800952c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800952e:	4b22      	ldr	r3, [pc, #136]	; (80095b8 <HAL_RCC_ClockConfig+0x1b0>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f003 0307 	and.w	r3, r3, #7
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	429a      	cmp	r2, r3
 800953a:	d001      	beq.n	8009540 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e036      	b.n	80095ae <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 0304 	and.w	r3, r3, #4
 8009548:	2b00      	cmp	r3, #0
 800954a:	d008      	beq.n	800955e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800954c:	4b1b      	ldr	r3, [pc, #108]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 800954e:	689b      	ldr	r3, [r3, #8]
 8009550:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	4918      	ldr	r1, [pc, #96]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 800955a:	4313      	orrs	r3, r2
 800955c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f003 0308 	and.w	r3, r3, #8
 8009566:	2b00      	cmp	r3, #0
 8009568:	d009      	beq.n	800957e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800956a:	4b14      	ldr	r3, [pc, #80]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 800956c:	689b      	ldr	r3, [r3, #8]
 800956e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	00db      	lsls	r3, r3, #3
 8009578:	4910      	ldr	r1, [pc, #64]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 800957a:	4313      	orrs	r3, r2
 800957c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800957e:	f000 f825 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 8009582:	4601      	mov	r1, r0
 8009584:	4b0d      	ldr	r3, [pc, #52]	; (80095bc <HAL_RCC_ClockConfig+0x1b4>)
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	091b      	lsrs	r3, r3, #4
 800958a:	f003 030f 	and.w	r3, r3, #15
 800958e:	4a0c      	ldr	r2, [pc, #48]	; (80095c0 <HAL_RCC_ClockConfig+0x1b8>)
 8009590:	5cd3      	ldrb	r3, [r2, r3]
 8009592:	f003 031f 	and.w	r3, r3, #31
 8009596:	fa21 f303 	lsr.w	r3, r1, r3
 800959a:	4a0a      	ldr	r2, [pc, #40]	; (80095c4 <HAL_RCC_ClockConfig+0x1bc>)
 800959c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800959e:	4b0a      	ldr	r3, [pc, #40]	; (80095c8 <HAL_RCC_ClockConfig+0x1c0>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7fa faea 	bl	8003b7c <HAL_InitTick>
 80095a8:	4603      	mov	r3, r0
 80095aa:	72fb      	strb	r3, [r7, #11]

  return status;
 80095ac:	7afb      	ldrb	r3, [r7, #11]
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3710      	adds	r7, #16
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	40022000 	.word	0x40022000
 80095bc:	40021000 	.word	0x40021000
 80095c0:	0800ed70 	.word	0x0800ed70
 80095c4:	20000058 	.word	0x20000058
 80095c8:	2000005c 	.word	0x2000005c

080095cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b089      	sub	sp, #36	; 0x24
 80095d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80095d2:	2300      	movs	r3, #0
 80095d4:	61fb      	str	r3, [r7, #28]
 80095d6:	2300      	movs	r3, #0
 80095d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80095da:	4b3d      	ldr	r3, [pc, #244]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	f003 030c 	and.w	r3, r3, #12
 80095e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80095e4:	4b3a      	ldr	r3, [pc, #232]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 80095e6:	68db      	ldr	r3, [r3, #12]
 80095e8:	f003 0303 	and.w	r3, r3, #3
 80095ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d005      	beq.n	8009600 <HAL_RCC_GetSysClockFreq+0x34>
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	2b0c      	cmp	r3, #12
 80095f8:	d121      	bne.n	800963e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	d11e      	bne.n	800963e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009600:	4b33      	ldr	r3, [pc, #204]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f003 0308 	and.w	r3, r3, #8
 8009608:	2b00      	cmp	r3, #0
 800960a:	d107      	bne.n	800961c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800960c:	4b30      	ldr	r3, [pc, #192]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 800960e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009612:	0a1b      	lsrs	r3, r3, #8
 8009614:	f003 030f 	and.w	r3, r3, #15
 8009618:	61fb      	str	r3, [r7, #28]
 800961a:	e005      	b.n	8009628 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800961c:	4b2c      	ldr	r3, [pc, #176]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	091b      	lsrs	r3, r3, #4
 8009622:	f003 030f 	and.w	r3, r3, #15
 8009626:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009628:	4a2a      	ldr	r2, [pc, #168]	; (80096d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800962a:	69fb      	ldr	r3, [r7, #28]
 800962c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009630:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d10d      	bne.n	8009654 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009638:	69fb      	ldr	r3, [r7, #28]
 800963a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800963c:	e00a      	b.n	8009654 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	2b04      	cmp	r3, #4
 8009642:	d102      	bne.n	800964a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009644:	4b24      	ldr	r3, [pc, #144]	; (80096d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009646:	61bb      	str	r3, [r7, #24]
 8009648:	e004      	b.n	8009654 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	2b08      	cmp	r3, #8
 800964e:	d101      	bne.n	8009654 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009650:	4b22      	ldr	r3, [pc, #136]	; (80096dc <HAL_RCC_GetSysClockFreq+0x110>)
 8009652:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	2b0c      	cmp	r3, #12
 8009658:	d133      	bne.n	80096c2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800965a:	4b1d      	ldr	r3, [pc, #116]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 800965c:	68db      	ldr	r3, [r3, #12]
 800965e:	f003 0303 	and.w	r3, r3, #3
 8009662:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	2b02      	cmp	r3, #2
 8009668:	d002      	beq.n	8009670 <HAL_RCC_GetSysClockFreq+0xa4>
 800966a:	2b03      	cmp	r3, #3
 800966c:	d003      	beq.n	8009676 <HAL_RCC_GetSysClockFreq+0xaa>
 800966e:	e005      	b.n	800967c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009670:	4b19      	ldr	r3, [pc, #100]	; (80096d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009672:	617b      	str	r3, [r7, #20]
      break;
 8009674:	e005      	b.n	8009682 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009676:	4b19      	ldr	r3, [pc, #100]	; (80096dc <HAL_RCC_GetSysClockFreq+0x110>)
 8009678:	617b      	str	r3, [r7, #20]
      break;
 800967a:	e002      	b.n	8009682 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	617b      	str	r3, [r7, #20]
      break;
 8009680:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009682:	4b13      	ldr	r3, [pc, #76]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	091b      	lsrs	r3, r3, #4
 8009688:	f003 0307 	and.w	r3, r3, #7
 800968c:	3301      	adds	r3, #1
 800968e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009690:	4b0f      	ldr	r3, [pc, #60]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 8009692:	68db      	ldr	r3, [r3, #12]
 8009694:	0a1b      	lsrs	r3, r3, #8
 8009696:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800969a:	697a      	ldr	r2, [r7, #20]
 800969c:	fb02 f203 	mul.w	r2, r2, r3
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80096a6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80096a8:	4b09      	ldr	r3, [pc, #36]	; (80096d0 <HAL_RCC_GetSysClockFreq+0x104>)
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	0e5b      	lsrs	r3, r3, #25
 80096ae:	f003 0303 	and.w	r3, r3, #3
 80096b2:	3301      	adds	r3, #1
 80096b4:	005b      	lsls	r3, r3, #1
 80096b6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80096c0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80096c2:	69bb      	ldr	r3, [r7, #24]
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3724      	adds	r7, #36	; 0x24
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr
 80096d0:	40021000 	.word	0x40021000
 80096d4:	0800ed88 	.word	0x0800ed88
 80096d8:	00f42400 	.word	0x00f42400
 80096dc:	007a1200 	.word	0x007a1200

080096e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80096e0:	b480      	push	{r7}
 80096e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80096e4:	4b03      	ldr	r3, [pc, #12]	; (80096f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80096e6:	681b      	ldr	r3, [r3, #0]
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	20000058 	.word	0x20000058

080096f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80096fc:	f7ff fff0 	bl	80096e0 <HAL_RCC_GetHCLKFreq>
 8009700:	4601      	mov	r1, r0
 8009702:	4b06      	ldr	r3, [pc, #24]	; (800971c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	0a1b      	lsrs	r3, r3, #8
 8009708:	f003 0307 	and.w	r3, r3, #7
 800970c:	4a04      	ldr	r2, [pc, #16]	; (8009720 <HAL_RCC_GetPCLK1Freq+0x28>)
 800970e:	5cd3      	ldrb	r3, [r2, r3]
 8009710:	f003 031f 	and.w	r3, r3, #31
 8009714:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009718:	4618      	mov	r0, r3
 800971a:	bd80      	pop	{r7, pc}
 800971c:	40021000 	.word	0x40021000
 8009720:	0800ed80 	.word	0x0800ed80

08009724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009728:	f7ff ffda 	bl	80096e0 <HAL_RCC_GetHCLKFreq>
 800972c:	4601      	mov	r1, r0
 800972e:	4b06      	ldr	r3, [pc, #24]	; (8009748 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	0adb      	lsrs	r3, r3, #11
 8009734:	f003 0307 	and.w	r3, r3, #7
 8009738:	4a04      	ldr	r2, [pc, #16]	; (800974c <HAL_RCC_GetPCLK2Freq+0x28>)
 800973a:	5cd3      	ldrb	r3, [r2, r3]
 800973c:	f003 031f 	and.w	r3, r3, #31
 8009740:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009744:	4618      	mov	r0, r3
 8009746:	bd80      	pop	{r7, pc}
 8009748:	40021000 	.word	0x40021000
 800974c:	0800ed80 	.word	0x0800ed80

08009750 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b086      	sub	sp, #24
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009758:	2300      	movs	r3, #0
 800975a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800975c:	4b2a      	ldr	r3, [pc, #168]	; (8009808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800975e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009764:	2b00      	cmp	r3, #0
 8009766:	d003      	beq.n	8009770 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009768:	f7fe fa54 	bl	8007c14 <HAL_PWREx_GetVoltageRange>
 800976c:	6178      	str	r0, [r7, #20]
 800976e:	e014      	b.n	800979a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009770:	4b25      	ldr	r3, [pc, #148]	; (8009808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009774:	4a24      	ldr	r2, [pc, #144]	; (8009808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009776:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800977a:	6593      	str	r3, [r2, #88]	; 0x58
 800977c:	4b22      	ldr	r3, [pc, #136]	; (8009808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800977e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009784:	60fb      	str	r3, [r7, #12]
 8009786:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009788:	f7fe fa44 	bl	8007c14 <HAL_PWREx_GetVoltageRange>
 800978c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800978e:	4b1e      	ldr	r3, [pc, #120]	; (8009808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009792:	4a1d      	ldr	r2, [pc, #116]	; (8009808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009794:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009798:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097a0:	d10b      	bne.n	80097ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2b80      	cmp	r3, #128	; 0x80
 80097a6:	d919      	bls.n	80097dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2ba0      	cmp	r3, #160	; 0xa0
 80097ac:	d902      	bls.n	80097b4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80097ae:	2302      	movs	r3, #2
 80097b0:	613b      	str	r3, [r7, #16]
 80097b2:	e013      	b.n	80097dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80097b4:	2301      	movs	r3, #1
 80097b6:	613b      	str	r3, [r7, #16]
 80097b8:	e010      	b.n	80097dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2b80      	cmp	r3, #128	; 0x80
 80097be:	d902      	bls.n	80097c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80097c0:	2303      	movs	r3, #3
 80097c2:	613b      	str	r3, [r7, #16]
 80097c4:	e00a      	b.n	80097dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2b80      	cmp	r3, #128	; 0x80
 80097ca:	d102      	bne.n	80097d2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80097cc:	2302      	movs	r3, #2
 80097ce:	613b      	str	r3, [r7, #16]
 80097d0:	e004      	b.n	80097dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2b70      	cmp	r3, #112	; 0x70
 80097d6:	d101      	bne.n	80097dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80097d8:	2301      	movs	r3, #1
 80097da:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80097dc:	4b0b      	ldr	r3, [pc, #44]	; (800980c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f023 0207 	bic.w	r2, r3, #7
 80097e4:	4909      	ldr	r1, [pc, #36]	; (800980c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	4313      	orrs	r3, r2
 80097ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80097ec:	4b07      	ldr	r3, [pc, #28]	; (800980c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f003 0307 	and.w	r3, r3, #7
 80097f4:	693a      	ldr	r2, [r7, #16]
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d001      	beq.n	80097fe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80097fa:	2301      	movs	r3, #1
 80097fc:	e000      	b.n	8009800 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80097fe:	2300      	movs	r3, #0
}
 8009800:	4618      	mov	r0, r3
 8009802:	3718      	adds	r7, #24
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}
 8009808:	40021000 	.word	0x40021000
 800980c:	40022000 	.word	0x40022000

08009810 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b086      	sub	sp, #24
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009818:	2300      	movs	r3, #0
 800981a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800981c:	2300      	movs	r3, #0
 800981e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009828:	2b00      	cmp	r3, #0
 800982a:	d03f      	beq.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009830:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009834:	d01c      	beq.n	8009870 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8009836:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800983a:	d802      	bhi.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00e      	beq.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8009840:	e01f      	b.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8009842:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009846:	d003      	beq.n	8009850 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8009848:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800984c:	d01c      	beq.n	8009888 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800984e:	e018      	b.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009850:	4b85      	ldr	r3, [pc, #532]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009852:	68db      	ldr	r3, [r3, #12]
 8009854:	4a84      	ldr	r2, [pc, #528]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009856:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800985a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800985c:	e015      	b.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	3304      	adds	r3, #4
 8009862:	2100      	movs	r1, #0
 8009864:	4618      	mov	r0, r3
 8009866:	f000 ff4f 	bl	800a708 <RCCEx_PLLSAI1_Config>
 800986a:	4603      	mov	r3, r0
 800986c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800986e:	e00c      	b.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	3320      	adds	r3, #32
 8009874:	2100      	movs	r1, #0
 8009876:	4618      	mov	r0, r3
 8009878:	f001 f836 	bl	800a8e8 <RCCEx_PLLSAI2_Config>
 800987c:	4603      	mov	r3, r0
 800987e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009880:	e003      	b.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009882:	2301      	movs	r3, #1
 8009884:	74fb      	strb	r3, [r7, #19]
      break;
 8009886:	e000      	b.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8009888:	bf00      	nop
    }

    if(ret == HAL_OK)
 800988a:	7cfb      	ldrb	r3, [r7, #19]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d10b      	bne.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009890:	4b75      	ldr	r3, [pc, #468]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009896:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800989e:	4972      	ldr	r1, [pc, #456]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80098a0:	4313      	orrs	r3, r2
 80098a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80098a6:	e001      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098a8:	7cfb      	ldrb	r3, [r7, #19]
 80098aa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d03f      	beq.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80098c0:	d01c      	beq.n	80098fc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80098c2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80098c6:	d802      	bhi.n	80098ce <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d00e      	beq.n	80098ea <HAL_RCCEx_PeriphCLKConfig+0xda>
 80098cc:	e01f      	b.n	800990e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80098ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80098d2:	d003      	beq.n	80098dc <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80098d4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80098d8:	d01c      	beq.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80098da:	e018      	b.n	800990e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80098dc:	4b62      	ldr	r3, [pc, #392]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80098de:	68db      	ldr	r3, [r3, #12]
 80098e0:	4a61      	ldr	r2, [pc, #388]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80098e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098e6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80098e8:	e015      	b.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	3304      	adds	r3, #4
 80098ee:	2100      	movs	r1, #0
 80098f0:	4618      	mov	r0, r3
 80098f2:	f000 ff09 	bl	800a708 <RCCEx_PLLSAI1_Config>
 80098f6:	4603      	mov	r3, r0
 80098f8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80098fa:	e00c      	b.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	3320      	adds	r3, #32
 8009900:	2100      	movs	r1, #0
 8009902:	4618      	mov	r0, r3
 8009904:	f000 fff0 	bl	800a8e8 <RCCEx_PLLSAI2_Config>
 8009908:	4603      	mov	r3, r0
 800990a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800990c:	e003      	b.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800990e:	2301      	movs	r3, #1
 8009910:	74fb      	strb	r3, [r7, #19]
      break;
 8009912:	e000      	b.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8009914:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009916:	7cfb      	ldrb	r3, [r7, #19]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d10b      	bne.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800991c:	4b52      	ldr	r3, [pc, #328]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800991e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009922:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800992a:	494f      	ldr	r1, [pc, #316]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800992c:	4313      	orrs	r3, r2
 800992e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009932:	e001      	b.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009934:	7cfb      	ldrb	r3, [r7, #19]
 8009936:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009940:	2b00      	cmp	r3, #0
 8009942:	f000 80a0 	beq.w	8009a86 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009946:	2300      	movs	r3, #0
 8009948:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800994a:	4b47      	ldr	r3, [pc, #284]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800994c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800994e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009952:	2b00      	cmp	r3, #0
 8009954:	d101      	bne.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8009956:	2301      	movs	r3, #1
 8009958:	e000      	b.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800995a:	2300      	movs	r3, #0
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00d      	beq.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009960:	4b41      	ldr	r3, [pc, #260]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009964:	4a40      	ldr	r2, [pc, #256]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800996a:	6593      	str	r3, [r2, #88]	; 0x58
 800996c:	4b3e      	ldr	r3, [pc, #248]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800996e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009974:	60bb      	str	r3, [r7, #8]
 8009976:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009978:	2301      	movs	r3, #1
 800997a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800997c:	4b3b      	ldr	r3, [pc, #236]	; (8009a6c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a3a      	ldr	r2, [pc, #232]	; (8009a6c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009982:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009986:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009988:	f7fa f948 	bl	8003c1c <HAL_GetTick>
 800998c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800998e:	e009      	b.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009990:	f7fa f944 	bl	8003c1c <HAL_GetTick>
 8009994:	4602      	mov	r2, r0
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	1ad3      	subs	r3, r2, r3
 800999a:	2b02      	cmp	r3, #2
 800999c:	d902      	bls.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800999e:	2303      	movs	r3, #3
 80099a0:	74fb      	strb	r3, [r7, #19]
        break;
 80099a2:	e005      	b.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80099a4:	4b31      	ldr	r3, [pc, #196]	; (8009a6c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d0ef      	beq.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80099b0:	7cfb      	ldrb	r3, [r7, #19]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d15c      	bne.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80099b6:	4b2c      	ldr	r3, [pc, #176]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099c0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d01f      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80099ce:	697a      	ldr	r2, [r7, #20]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d019      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80099d4:	4b24      	ldr	r3, [pc, #144]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80099e0:	4b21      	ldr	r3, [pc, #132]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099e6:	4a20      	ldr	r2, [pc, #128]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80099f0:	4b1d      	ldr	r3, [pc, #116]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099f6:	4a1c      	ldr	r2, [pc, #112]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009a00:	4a19      	ldr	r2, [pc, #100]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	f003 0301 	and.w	r3, r3, #1
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d016      	beq.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a12:	f7fa f903 	bl	8003c1c <HAL_GetTick>
 8009a16:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a18:	e00b      	b.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a1a:	f7fa f8ff 	bl	8003c1c <HAL_GetTick>
 8009a1e:	4602      	mov	r2, r0
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	1ad3      	subs	r3, r2, r3
 8009a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d902      	bls.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8009a2c:	2303      	movs	r3, #3
 8009a2e:	74fb      	strb	r3, [r7, #19]
            break;
 8009a30:	e006      	b.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a32:	4b0d      	ldr	r3, [pc, #52]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a38:	f003 0302 	and.w	r3, r3, #2
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d0ec      	beq.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8009a40:	7cfb      	ldrb	r3, [r7, #19]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d10c      	bne.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a46:	4b08      	ldr	r3, [pc, #32]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a56:	4904      	ldr	r1, [pc, #16]	; (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009a5e:	e009      	b.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009a60:	7cfb      	ldrb	r3, [r7, #19]
 8009a62:	74bb      	strb	r3, [r7, #18]
 8009a64:	e006      	b.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8009a66:	bf00      	nop
 8009a68:	40021000 	.word	0x40021000
 8009a6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a70:	7cfb      	ldrb	r3, [r7, #19]
 8009a72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009a74:	7c7b      	ldrb	r3, [r7, #17]
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	d105      	bne.n	8009a86 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a7a:	4b9e      	ldr	r3, [pc, #632]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a7e:	4a9d      	ldr	r2, [pc, #628]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009a80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a84:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f003 0301 	and.w	r3, r3, #1
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d00a      	beq.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009a92:	4b98      	ldr	r3, [pc, #608]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a98:	f023 0203 	bic.w	r2, r3, #3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aa0:	4994      	ldr	r1, [pc, #592]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f003 0302 	and.w	r3, r3, #2
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d00a      	beq.n	8009aca <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009ab4:	4b8f      	ldr	r3, [pc, #572]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aba:	f023 020c 	bic.w	r2, r3, #12
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ac2:	498c      	ldr	r1, [pc, #560]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f003 0304 	and.w	r3, r3, #4
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d00a      	beq.n	8009aec <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009ad6:	4b87      	ldr	r3, [pc, #540]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009adc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ae4:	4983      	ldr	r1, [pc, #524]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f003 0308 	and.w	r3, r3, #8
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00a      	beq.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009af8:	4b7e      	ldr	r3, [pc, #504]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009afe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b06:	497b      	ldr	r1, [pc, #492]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f003 0310 	and.w	r3, r3, #16
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d00a      	beq.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009b1a:	4b76      	ldr	r3, [pc, #472]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b28:	4972      	ldr	r1, [pc, #456]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f003 0320 	and.w	r3, r3, #32
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d00a      	beq.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009b3c:	4b6d      	ldr	r3, [pc, #436]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b42:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b4a:	496a      	ldr	r1, [pc, #424]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d00a      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009b5e:	4b65      	ldr	r3, [pc, #404]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b64:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b6c:	4961      	ldr	r1, [pc, #388]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d00a      	beq.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009b80:	4b5c      	ldr	r3, [pc, #368]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b86:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b8e:	4959      	ldr	r1, [pc, #356]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009b90:	4313      	orrs	r3, r2
 8009b92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d00a      	beq.n	8009bb8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009ba2:	4b54      	ldr	r3, [pc, #336]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ba8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bb0:	4950      	ldr	r1, [pc, #320]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d00a      	beq.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009bc4:	4b4b      	ldr	r3, [pc, #300]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bd2:	4948      	ldr	r1, [pc, #288]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d00a      	beq.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009be6:	4b43      	ldr	r3, [pc, #268]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bf4:	493f      	ldr	r1, [pc, #252]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d028      	beq.n	8009c5a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009c08:	4b3a      	ldr	r3, [pc, #232]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c0e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c16:	4937      	ldr	r1, [pc, #220]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c26:	d106      	bne.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c28:	4b32      	ldr	r3, [pc, #200]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c2a:	68db      	ldr	r3, [r3, #12]
 8009c2c:	4a31      	ldr	r2, [pc, #196]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c32:	60d3      	str	r3, [r2, #12]
 8009c34:	e011      	b.n	8009c5a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c3a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009c3e:	d10c      	bne.n	8009c5a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	3304      	adds	r3, #4
 8009c44:	2101      	movs	r1, #1
 8009c46:	4618      	mov	r0, r3
 8009c48:	f000 fd5e 	bl	800a708 <RCCEx_PLLSAI1_Config>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009c50:	7cfb      	ldrb	r3, [r7, #19]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d001      	beq.n	8009c5a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8009c56:	7cfb      	ldrb	r3, [r7, #19]
 8009c58:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d028      	beq.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009c66:	4b23      	ldr	r3, [pc, #140]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c6c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c74:	491f      	ldr	r1, [pc, #124]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c76:	4313      	orrs	r3, r2
 8009c78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c84:	d106      	bne.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c86:	4b1b      	ldr	r3, [pc, #108]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c88:	68db      	ldr	r3, [r3, #12]
 8009c8a:	4a1a      	ldr	r2, [pc, #104]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c90:	60d3      	str	r3, [r2, #12]
 8009c92:	e011      	b.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009c9c:	d10c      	bne.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	2101      	movs	r1, #1
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f000 fd2f 	bl	800a708 <RCCEx_PLLSAI1_Config>
 8009caa:	4603      	mov	r3, r0
 8009cac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009cae:	7cfb      	ldrb	r3, [r7, #19]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d001      	beq.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8009cb4:	7cfb      	ldrb	r3, [r7, #19]
 8009cb6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d02b      	beq.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009cc4:	4b0b      	ldr	r3, [pc, #44]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009cd2:	4908      	ldr	r1, [pc, #32]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009cd4:	4313      	orrs	r3, r2
 8009cd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009cde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009ce2:	d109      	bne.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ce4:	4b03      	ldr	r3, [pc, #12]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	4a02      	ldr	r2, [pc, #8]	; (8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009cea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cee:	60d3      	str	r3, [r2, #12]
 8009cf0:	e014      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8009cf2:	bf00      	nop
 8009cf4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009cfc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009d00:	d10c      	bne.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	3304      	adds	r3, #4
 8009d06:	2101      	movs	r1, #1
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f000 fcfd 	bl	800a708 <RCCEx_PLLSAI1_Config>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009d12:	7cfb      	ldrb	r3, [r7, #19]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d001      	beq.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8009d18:	7cfb      	ldrb	r3, [r7, #19]
 8009d1a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d02f      	beq.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009d28:	4b2b      	ldr	r3, [pc, #172]	; (8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d2e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d36:	4928      	ldr	r1, [pc, #160]	; (8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009d46:	d10d      	bne.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	3304      	adds	r3, #4
 8009d4c:	2102      	movs	r1, #2
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f000 fcda 	bl	800a708 <RCCEx_PLLSAI1_Config>
 8009d54:	4603      	mov	r3, r0
 8009d56:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009d58:	7cfb      	ldrb	r3, [r7, #19]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d014      	beq.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8009d5e:	7cfb      	ldrb	r3, [r7, #19]
 8009d60:	74bb      	strb	r3, [r7, #18]
 8009d62:	e011      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d6c:	d10c      	bne.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	3320      	adds	r3, #32
 8009d72:	2102      	movs	r1, #2
 8009d74:	4618      	mov	r0, r3
 8009d76:	f000 fdb7 	bl	800a8e8 <RCCEx_PLLSAI2_Config>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009d7e:	7cfb      	ldrb	r3, [r7, #19]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d001      	beq.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8009d84:	7cfb      	ldrb	r3, [r7, #19]
 8009d86:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d00a      	beq.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009d94:	4b10      	ldr	r3, [pc, #64]	; (8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d9a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009da2:	490d      	ldr	r1, [pc, #52]	; (8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009da4:	4313      	orrs	r3, r2
 8009da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d00b      	beq.n	8009dce <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009db6:	4b08      	ldr	r3, [pc, #32]	; (8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dbc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009dc6:	4904      	ldr	r1, [pc, #16]	; (8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009dce:	7cbb      	ldrb	r3, [r7, #18]
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	3718      	adds	r7, #24
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	bd80      	pop	{r7, pc}
 8009dd8:	40021000 	.word	0x40021000

08009ddc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b088      	sub	sp, #32
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8009de4:	2300      	movs	r3, #0
 8009de6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009dee:	d137      	bne.n	8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8009df0:	4bb8      	ldr	r3, [pc, #736]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009dfa:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e02:	d014      	beq.n	8009e2e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8009e04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009e08:	d01e      	beq.n	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8009e0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e0e:	d001      	beq.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8009e10:	f000 bc60 	b.w	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009e14:	4baf      	ldr	r3, [pc, #700]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e1a:	f003 0302 	and.w	r3, r3, #2
 8009e1e:	2b02      	cmp	r3, #2
 8009e20:	f040 8453 	bne.w	800a6ca <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = LSE_VALUE;
 8009e24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e28:	61fb      	str	r3, [r7, #28]
      break;
 8009e2a:	f000 bc4e 	b.w	800a6ca <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8009e2e:	4ba9      	ldr	r3, [pc, #676]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e34:	f003 0302 	and.w	r3, r3, #2
 8009e38:	2b02      	cmp	r3, #2
 8009e3a:	f040 8448 	bne.w	800a6ce <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = LSI_VALUE;
 8009e3e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8009e42:	61fb      	str	r3, [r7, #28]
      break;
 8009e44:	f000 bc43 	b.w	800a6ce <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009e48:	4ba2      	ldr	r3, [pc, #648]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e50:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009e54:	f040 843d 	bne.w	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
        frequency = HSE_VALUE / 32U;
 8009e58:	4b9f      	ldr	r3, [pc, #636]	; (800a0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009e5a:	61fb      	str	r3, [r7, #28]
      break;
 8009e5c:	f000 bc39 	b.w	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009e60:	4b9c      	ldr	r3, [pc, #624]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e62:	68db      	ldr	r3, [r3, #12]
 8009e64:	f003 0303 	and.w	r3, r3, #3
 8009e68:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	2b02      	cmp	r3, #2
 8009e6e:	d023      	beq.n	8009eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8009e70:	2b03      	cmp	r3, #3
 8009e72:	d02e      	beq.n	8009ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d139      	bne.n	8009eec <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009e78:	4b96      	ldr	r3, [pc, #600]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0302 	and.w	r3, r3, #2
 8009e80:	2b02      	cmp	r3, #2
 8009e82:	d116      	bne.n	8009eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009e84:	4b93      	ldr	r3, [pc, #588]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f003 0308 	and.w	r3, r3, #8
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d005      	beq.n	8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8009e90:	4b90      	ldr	r3, [pc, #576]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	091b      	lsrs	r3, r3, #4
 8009e96:	f003 030f 	and.w	r3, r3, #15
 8009e9a:	e005      	b.n	8009ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8009e9c:	4b8d      	ldr	r3, [pc, #564]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ea2:	0a1b      	lsrs	r3, r3, #8
 8009ea4:	f003 030f 	and.w	r3, r3, #15
 8009ea8:	4a8c      	ldr	r2, [pc, #560]	; (800a0dc <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009eae:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009eb0:	e01f      	b.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	61bb      	str	r3, [r7, #24]
      break;
 8009eb6:	e01c      	b.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009eb8:	4b86      	ldr	r3, [pc, #536]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ec0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ec4:	d102      	bne.n	8009ecc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8009ec6:	4b86      	ldr	r3, [pc, #536]	; (800a0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8009ec8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009eca:	e012      	b.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	61bb      	str	r3, [r7, #24]
      break;
 8009ed0:	e00f      	b.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009ed2:	4b80      	ldr	r3, [pc, #512]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009eda:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ede:	d102      	bne.n	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8009ee0:	4b80      	ldr	r3, [pc, #512]	; (800a0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8009ee2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009ee4:	e005      	b.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	61bb      	str	r3, [r7, #24]
      break;
 8009eea:	e002      	b.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8009eec:	2300      	movs	r3, #0
 8009eee:	61bb      	str	r3, [r7, #24]
      break;
 8009ef0:	bf00      	nop
    }

    switch(PeriphClk)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ef8:	f000 8345 	beq.w	800a586 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
 8009efc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f00:	d825      	bhi.n	8009f4e <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8009f02:	2b10      	cmp	r3, #16
 8009f04:	f000 81df 	beq.w	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8009f08:	2b10      	cmp	r3, #16
 8009f0a:	d80f      	bhi.n	8009f2c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8009f0c:	2b02      	cmp	r3, #2
 8009f0e:	f000 8128 	beq.w	800a162 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d803      	bhi.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	f000 80ec 	beq.w	800a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8009f1c:	e3da      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 8009f1e:	2b04      	cmp	r3, #4
 8009f20:	f000 8169 	beq.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8009f24:	2b08      	cmp	r3, #8
 8009f26:	f000 819a 	beq.w	800a25e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 8009f2a:	e3d3      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 8009f2c:	2b40      	cmp	r3, #64	; 0x40
 8009f2e:	f000 82c1 	beq.w	800a4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8009f32:	2b40      	cmp	r3, #64	; 0x40
 8009f34:	d803      	bhi.n	8009f3e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8009f36:	2b20      	cmp	r3, #32
 8009f38:	f000 81fd 	beq.w	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8009f3c:	e3ca      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 8009f3e:	2b80      	cmp	r3, #128	; 0x80
 8009f40:	f000 82db 	beq.w	800a4fa <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 8009f44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f48:	f000 82fa 	beq.w	800a540 <HAL_RCCEx_GetPeriphCLKFreq+0x764>
      break;
 8009f4c:	e3c2      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 8009f4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f52:	f000 822d 	beq.w	800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8009f56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f5a:	d811      	bhi.n	8009f80 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8009f5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f60:	d021      	beq.n	8009fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8009f62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f66:	d804      	bhi.n	8009f72 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8009f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f6c:	f000 834c 	beq.w	800a608 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      break;
 8009f70:	e3b0      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 8009f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f76:	d01d      	beq.n	8009fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8009f78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f7c:	d021      	beq.n	8009fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8009f7e:	e3a9      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 8009f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f84:	f000 8285 	beq.w	800a492 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8009f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f8c:	d804      	bhi.n	8009f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8009f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f92:	f000 837e 	beq.w	800a692 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
      break;
 8009f96:	e39d      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 8009f98:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009f9c:	d011      	beq.n	8009fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009f9e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009fa2:	d00e      	beq.n	8009fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8009fa4:	e396      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8009fa6:	69b9      	ldr	r1, [r7, #24]
 8009fa8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009fac:	f000 fd76 	bl	800aa9c <RCCEx_GetSAIxPeriphCLKFreq>
 8009fb0:	61f8      	str	r0, [r7, #28]
      break;
 8009fb2:	e38f      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8009fb4:	69b9      	ldr	r1, [r7, #24]
 8009fb6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009fba:	f000 fd6f 	bl	800aa9c <RCCEx_GetSAIxPeriphCLKFreq>
 8009fbe:	61f8      	str	r0, [r7, #28]
      break;
 8009fc0:	e388      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8009fc2:	4b44      	ldr	r3, [pc, #272]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fc8:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8009fcc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009fd4:	d023      	beq.n	800a01e <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 8009fd6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009fda:	d003      	beq.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8009fdc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009fe0:	d04a      	beq.n	800a078 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 8009fe2:	e086      	b.n	800a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009fe4:	4b3b      	ldr	r3, [pc, #236]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f003 0302 	and.w	r3, r3, #2
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	d17b      	bne.n	800a0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009ff0:	4b38      	ldr	r3, [pc, #224]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f003 0308 	and.w	r3, r3, #8
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d005      	beq.n	800a008 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8009ffc:	4b35      	ldr	r3, [pc, #212]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	091b      	lsrs	r3, r3, #4
 800a002:	f003 030f 	and.w	r3, r3, #15
 800a006:	e005      	b.n	800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 800a008:	4b32      	ldr	r3, [pc, #200]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a00a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a00e:	0a1b      	lsrs	r3, r3, #8
 800a010:	f003 030f 	and.w	r3, r3, #15
 800a014:	4a31      	ldr	r2, [pc, #196]	; (800a0dc <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800a016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a01a:	61fb      	str	r3, [r7, #28]
          break;
 800a01c:	e064      	b.n	800a0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a01e:	4b2d      	ldr	r3, [pc, #180]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a026:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a02a:	d15f      	bne.n	800a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a02c:	4b29      	ldr	r3, [pc, #164]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a02e:	68db      	ldr	r3, [r3, #12]
 800a030:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a034:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a038:	d158      	bne.n	800a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a03a:	4b26      	ldr	r3, [pc, #152]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a03c:	68db      	ldr	r3, [r3, #12]
 800a03e:	0a1b      	lsrs	r3, r3, #8
 800a040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a044:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a046:	69bb      	ldr	r3, [r7, #24]
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	fb02 f203 	mul.w	r2, r2, r3
 800a04e:	4b21      	ldr	r3, [pc, #132]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a050:	68db      	ldr	r3, [r3, #12]
 800a052:	091b      	lsrs	r3, r3, #4
 800a054:	f003 0307 	and.w	r3, r3, #7
 800a058:	3301      	adds	r3, #1
 800a05a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a05e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800a060:	4b1c      	ldr	r3, [pc, #112]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	0d5b      	lsrs	r3, r3, #21
 800a066:	f003 0303 	and.w	r3, r3, #3
 800a06a:	3301      	adds	r3, #1
 800a06c:	005b      	lsls	r3, r3, #1
 800a06e:	69ba      	ldr	r2, [r7, #24]
 800a070:	fbb2 f3f3 	udiv	r3, r2, r3
 800a074:	61fb      	str	r3, [r7, #28]
          break;
 800a076:	e039      	b.n	800a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800a078:	4b16      	ldr	r3, [pc, #88]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a080:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a084:	d134      	bne.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800a086:	4b13      	ldr	r3, [pc, #76]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a088:	691b      	ldr	r3, [r3, #16]
 800a08a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a08e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a092:	d12d      	bne.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a094:	4b0f      	ldr	r3, [pc, #60]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a096:	691b      	ldr	r3, [r3, #16]
 800a098:	0a1b      	lsrs	r3, r3, #8
 800a09a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a09e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a0a0:	69bb      	ldr	r3, [r7, #24]
 800a0a2:	68fa      	ldr	r2, [r7, #12]
 800a0a4:	fb02 f203 	mul.w	r2, r2, r3
 800a0a8:	4b0a      	ldr	r3, [pc, #40]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	091b      	lsrs	r3, r3, #4
 800a0ae:	f003 0307 	and.w	r3, r3, #7
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0b8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800a0ba:	4b06      	ldr	r3, [pc, #24]	; (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a0bc:	691b      	ldr	r3, [r3, #16]
 800a0be:	0d5b      	lsrs	r3, r3, #21
 800a0c0:	f003 0303 	and.w	r3, r3, #3
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	005b      	lsls	r3, r3, #1
 800a0c8:	69ba      	ldr	r2, [r7, #24]
 800a0ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0ce:	61fb      	str	r3, [r7, #28]
          break;
 800a0d0:	e00e      	b.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800a0d2:	bf00      	nop
 800a0d4:	40021000 	.word	0x40021000
 800a0d8:	0003d090 	.word	0x0003d090
 800a0dc:	0800ed88 	.word	0x0800ed88
 800a0e0:	00f42400 	.word	0x00f42400
 800a0e4:	007a1200 	.word	0x007a1200
          break;
 800a0e8:	bf00      	nop
 800a0ea:	e2f3      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a0ec:	bf00      	nop
 800a0ee:	e2f1      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a0f0:	bf00      	nop
        break;
 800a0f2:	e2ef      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800a0f4:	4bac      	ldr	r3, [pc, #688]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a0f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0fa:	f003 0303 	and.w	r3, r3, #3
 800a0fe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	2b03      	cmp	r3, #3
 800a104:	d827      	bhi.n	800a156 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800a106:	a201      	add	r2, pc, #4	; (adr r2, 800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800a108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a10c:	0800a11d 	.word	0x0800a11d
 800a110:	0800a125 	.word	0x0800a125
 800a114:	0800a12d 	.word	0x0800a12d
 800a118:	0800a141 	.word	0x0800a141
          frequency = HAL_RCC_GetPCLK2Freq();
 800a11c:	f7ff fb02 	bl	8009724 <HAL_RCC_GetPCLK2Freq>
 800a120:	61f8      	str	r0, [r7, #28]
          break;
 800a122:	e01d      	b.n	800a160 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 800a124:	f7ff fa52 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a128:	61f8      	str	r0, [r7, #28]
          break;
 800a12a:	e019      	b.n	800a160 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a12c:	4b9e      	ldr	r3, [pc, #632]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a138:	d10f      	bne.n	800a15a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 800a13a:	4b9c      	ldr	r3, [pc, #624]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a13c:	61fb      	str	r3, [r7, #28]
          break;
 800a13e:	e00c      	b.n	800a15a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a140:	4b99      	ldr	r3, [pc, #612]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a146:	f003 0302 	and.w	r3, r3, #2
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	d107      	bne.n	800a15e <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 800a14e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a152:	61fb      	str	r3, [r7, #28]
          break;
 800a154:	e003      	b.n	800a15e <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 800a156:	bf00      	nop
 800a158:	e2bc      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a15a:	bf00      	nop
 800a15c:	e2ba      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a15e:	bf00      	nop
        break;
 800a160:	e2b8      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800a162:	4b91      	ldr	r3, [pc, #580]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a168:	f003 030c 	and.w	r3, r3, #12
 800a16c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	2b0c      	cmp	r3, #12
 800a172:	d83a      	bhi.n	800a1ea <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 800a174:	a201      	add	r2, pc, #4	; (adr r2, 800a17c <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 800a176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a17a:	bf00      	nop
 800a17c:	0800a1b1 	.word	0x0800a1b1
 800a180:	0800a1eb 	.word	0x0800a1eb
 800a184:	0800a1eb 	.word	0x0800a1eb
 800a188:	0800a1eb 	.word	0x0800a1eb
 800a18c:	0800a1b9 	.word	0x0800a1b9
 800a190:	0800a1eb 	.word	0x0800a1eb
 800a194:	0800a1eb 	.word	0x0800a1eb
 800a198:	0800a1eb 	.word	0x0800a1eb
 800a19c:	0800a1c1 	.word	0x0800a1c1
 800a1a0:	0800a1eb 	.word	0x0800a1eb
 800a1a4:	0800a1eb 	.word	0x0800a1eb
 800a1a8:	0800a1eb 	.word	0x0800a1eb
 800a1ac:	0800a1d5 	.word	0x0800a1d5
          frequency = HAL_RCC_GetPCLK1Freq();
 800a1b0:	f7ff faa2 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a1b4:	61f8      	str	r0, [r7, #28]
          break;
 800a1b6:	e01d      	b.n	800a1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 800a1b8:	f7ff fa08 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a1bc:	61f8      	str	r0, [r7, #28]
          break;
 800a1be:	e019      	b.n	800a1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a1c0:	4b79      	ldr	r3, [pc, #484]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a1c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1cc:	d10f      	bne.n	800a1ee <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 800a1ce:	4b77      	ldr	r3, [pc, #476]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a1d0:	61fb      	str	r3, [r7, #28]
          break;
 800a1d2:	e00c      	b.n	800a1ee <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a1d4:	4b74      	ldr	r3, [pc, #464]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a1d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1da:	f003 0302 	and.w	r3, r3, #2
 800a1de:	2b02      	cmp	r3, #2
 800a1e0:	d107      	bne.n	800a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 800a1e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a1e6:	61fb      	str	r3, [r7, #28]
          break;
 800a1e8:	e003      	b.n	800a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 800a1ea:	bf00      	nop
 800a1ec:	e272      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a1ee:	bf00      	nop
 800a1f0:	e270      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a1f2:	bf00      	nop
        break;
 800a1f4:	e26e      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800a1f6:	4b6c      	ldr	r3, [pc, #432]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a1f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1fc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a200:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	2b10      	cmp	r3, #16
 800a206:	d00d      	beq.n	800a224 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 800a208:	2b10      	cmp	r3, #16
 800a20a:	d802      	bhi.n	800a212 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d005      	beq.n	800a21c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 800a210:	e024      	b.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 800a212:	2b20      	cmp	r3, #32
 800a214:	d00a      	beq.n	800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 800a216:	2b30      	cmp	r3, #48	; 0x30
 800a218:	d012      	beq.n	800a240 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 800a21a:	e01f      	b.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a21c:	f7ff fa6c 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a220:	61f8      	str	r0, [r7, #28]
          break;
 800a222:	e01b      	b.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 800a224:	f7ff f9d2 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a228:	61f8      	str	r0, [r7, #28]
          break;
 800a22a:	e017      	b.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a22c:	4b5e      	ldr	r3, [pc, #376]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a238:	d10d      	bne.n	800a256 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 800a23a:	4b5c      	ldr	r3, [pc, #368]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a23c:	61fb      	str	r3, [r7, #28]
          break;
 800a23e:	e00a      	b.n	800a256 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a240:	4b59      	ldr	r3, [pc, #356]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a246:	f003 0302 	and.w	r3, r3, #2
 800a24a:	2b02      	cmp	r3, #2
 800a24c:	d105      	bne.n	800a25a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 800a24e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a252:	61fb      	str	r3, [r7, #28]
          break;
 800a254:	e001      	b.n	800a25a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800a256:	bf00      	nop
 800a258:	e23c      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a25a:	bf00      	nop
        break;
 800a25c:	e23a      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800a25e:	4b52      	ldr	r3, [pc, #328]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a264:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a268:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	2b40      	cmp	r3, #64	; 0x40
 800a26e:	d00d      	beq.n	800a28c <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 800a270:	2b40      	cmp	r3, #64	; 0x40
 800a272:	d802      	bhi.n	800a27a <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 800a274:	2b00      	cmp	r3, #0
 800a276:	d005      	beq.n	800a284 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 800a278:	e024      	b.n	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 800a27a:	2b80      	cmp	r3, #128	; 0x80
 800a27c:	d00a      	beq.n	800a294 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 800a27e:	2bc0      	cmp	r3, #192	; 0xc0
 800a280:	d012      	beq.n	800a2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 800a282:	e01f      	b.n	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a284:	f7ff fa38 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a288:	61f8      	str	r0, [r7, #28]
          break;
 800a28a:	e01b      	b.n	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a28c:	f7ff f99e 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a290:	61f8      	str	r0, [r7, #28]
          break;
 800a292:	e017      	b.n	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a294:	4b44      	ldr	r3, [pc, #272]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a29c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2a0:	d10d      	bne.n	800a2be <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 800a2a2:	4b42      	ldr	r3, [pc, #264]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a2a4:	61fb      	str	r3, [r7, #28]
          break;
 800a2a6:	e00a      	b.n	800a2be <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a2a8:	4b3f      	ldr	r3, [pc, #252]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a2aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2ae:	f003 0302 	and.w	r3, r3, #2
 800a2b2:	2b02      	cmp	r3, #2
 800a2b4:	d105      	bne.n	800a2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 800a2b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2ba:	61fb      	str	r3, [r7, #28]
          break;
 800a2bc:	e001      	b.n	800a2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 800a2be:	bf00      	nop
 800a2c0:	e208      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a2c2:	bf00      	nop
        break;
 800a2c4:	e206      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800a2c6:	4b38      	ldr	r3, [pc, #224]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a2c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a2d0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2d8:	d010      	beq.n	800a2fc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 800a2da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2de:	d802      	bhi.n	800a2e6 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d007      	beq.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 800a2e4:	e026      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 800a2e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2ea:	d00b      	beq.n	800a304 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 800a2ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a2f0:	d012      	beq.n	800a318 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 800a2f2:	e01f      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a2f4:	f7ff fa00 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a2f8:	61f8      	str	r0, [r7, #28]
          break;
 800a2fa:	e01b      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 800a2fc:	f7ff f966 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a300:	61f8      	str	r0, [r7, #28]
          break;
 800a302:	e017      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a304:	4b28      	ldr	r3, [pc, #160]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a30c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a310:	d10d      	bne.n	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 800a312:	4b26      	ldr	r3, [pc, #152]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a314:	61fb      	str	r3, [r7, #28]
          break;
 800a316:	e00a      	b.n	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a318:	4b23      	ldr	r3, [pc, #140]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a31a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a31e:	f003 0302 	and.w	r3, r3, #2
 800a322:	2b02      	cmp	r3, #2
 800a324:	d105      	bne.n	800a332 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 800a326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a32a:	61fb      	str	r3, [r7, #28]
          break;
 800a32c:	e001      	b.n	800a332 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 800a32e:	bf00      	nop
 800a330:	e1d0      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a332:	bf00      	nop
        break;
 800a334:	e1ce      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a336:	4b1c      	ldr	r3, [pc, #112]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a33c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a340:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a348:	d010      	beq.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 800a34a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a34e:	d802      	bhi.n	800a356 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 800a350:	2b00      	cmp	r3, #0
 800a352:	d007      	beq.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 800a354:	e026      	b.n	800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 800a356:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a35a:	d00b      	beq.n	800a374 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 800a35c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a360:	d012      	beq.n	800a388 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 800a362:	e01f      	b.n	800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a364:	f7ff f9c8 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a368:	61f8      	str	r0, [r7, #28]
          break;
 800a36a:	e01b      	b.n	800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a36c:	f7ff f92e 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a370:	61f8      	str	r0, [r7, #28]
          break;
 800a372:	e017      	b.n	800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a374:	4b0c      	ldr	r3, [pc, #48]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a37c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a380:	d10d      	bne.n	800a39e <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 800a382:	4b0a      	ldr	r3, [pc, #40]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a384:	61fb      	str	r3, [r7, #28]
          break;
 800a386:	e00a      	b.n	800a39e <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a388:	4b07      	ldr	r3, [pc, #28]	; (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a38a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a38e:	f003 0302 	and.w	r3, r3, #2
 800a392:	2b02      	cmp	r3, #2
 800a394:	d105      	bne.n	800a3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 800a396:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a39a:	61fb      	str	r3, [r7, #28]
          break;
 800a39c:	e001      	b.n	800a3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 800a39e:	bf00      	nop
 800a3a0:	e198      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a3a2:	bf00      	nop
        break;
 800a3a4:	e196      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800a3a6:	bf00      	nop
 800a3a8:	40021000 	.word	0x40021000
 800a3ac:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a3b0:	4bad      	ldr	r3, [pc, #692]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a3b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a3ba:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a3c2:	d036      	beq.n	800a432 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 800a3c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a3c8:	d003      	beq.n	800a3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800a3ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a3ce:	d004      	beq.n	800a3da <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 800a3d0:	e05e      	b.n	800a490 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 800a3d2:	f7ff f8fb 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a3d6:	61f8      	str	r0, [r7, #28]
          break;
 800a3d8:	e05a      	b.n	800a490 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800a3da:	4ba3      	ldr	r3, [pc, #652]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a3e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a3e6:	d150      	bne.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800a3e8:	4b9f      	ldr	r3, [pc, #636]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a3ea:	691b      	ldr	r3, [r3, #16]
 800a3ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d04a      	beq.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a3f4:	4b9c      	ldr	r3, [pc, #624]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a3f6:	691b      	ldr	r3, [r3, #16]
 800a3f8:	0a1b      	lsrs	r3, r3, #8
 800a3fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3fe:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a400:	69bb      	ldr	r3, [r7, #24]
 800a402:	68fa      	ldr	r2, [r7, #12]
 800a404:	fb02 f203 	mul.w	r2, r2, r3
 800a408:	4b97      	ldr	r3, [pc, #604]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	091b      	lsrs	r3, r3, #4
 800a40e:	f003 0307 	and.w	r3, r3, #7
 800a412:	3301      	adds	r3, #1
 800a414:	fbb2 f3f3 	udiv	r3, r2, r3
 800a418:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800a41a:	4b93      	ldr	r3, [pc, #588]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a41c:	691b      	ldr	r3, [r3, #16]
 800a41e:	0e5b      	lsrs	r3, r3, #25
 800a420:	f003 0303 	and.w	r3, r3, #3
 800a424:	3301      	adds	r3, #1
 800a426:	005b      	lsls	r3, r3, #1
 800a428:	69ba      	ldr	r2, [r7, #24]
 800a42a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a42e:	61fb      	str	r3, [r7, #28]
          break;
 800a430:	e02b      	b.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800a432:	4b8d      	ldr	r3, [pc, #564]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a43a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a43e:	d126      	bne.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 800a440:	4b89      	ldr	r3, [pc, #548]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a442:	695b      	ldr	r3, [r3, #20]
 800a444:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d020      	beq.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800a44c:	4b86      	ldr	r3, [pc, #536]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a44e:	695b      	ldr	r3, [r3, #20]
 800a450:	0a1b      	lsrs	r3, r3, #8
 800a452:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a456:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a458:	69bb      	ldr	r3, [r7, #24]
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	fb02 f203 	mul.w	r2, r2, r3
 800a460:	4b81      	ldr	r3, [pc, #516]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a462:	68db      	ldr	r3, [r3, #12]
 800a464:	091b      	lsrs	r3, r3, #4
 800a466:	f003 0307 	and.w	r3, r3, #7
 800a46a:	3301      	adds	r3, #1
 800a46c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a470:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800a472:	4b7d      	ldr	r3, [pc, #500]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a474:	695b      	ldr	r3, [r3, #20]
 800a476:	0e5b      	lsrs	r3, r3, #25
 800a478:	f003 0303 	and.w	r3, r3, #3
 800a47c:	3301      	adds	r3, #1
 800a47e:	005b      	lsls	r3, r3, #1
 800a480:	69ba      	ldr	r2, [r7, #24]
 800a482:	fbb2 f3f3 	udiv	r3, r2, r3
 800a486:	61fb      	str	r3, [r7, #28]
          break;
 800a488:	e001      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 800a48a:	bf00      	nop
 800a48c:	e122      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a48e:	bf00      	nop
        break;
 800a490:	e120      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800a492:	4b75      	ldr	r3, [pc, #468]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a494:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a498:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a49c:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d103      	bne.n	800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
          frequency = HAL_RCC_GetPCLK2Freq();
 800a4a4:	f7ff f93e 	bl	8009724 <HAL_RCC_GetPCLK2Freq>
 800a4a8:	61f8      	str	r0, [r7, #28]
        break;
 800a4aa:	e113      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a4ac:	f7ff f88e 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a4b0:	61f8      	str	r0, [r7, #28]
        break;
 800a4b2:	e10f      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a4b4:	4b6c      	ldr	r3, [pc, #432]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a4b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4ba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a4be:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4c6:	d009      	beq.n	800a4dc <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a4c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a4cc:	d00a      	beq.n	800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x708>
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d000      	beq.n	800a4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          break;
 800a4d2:	e011      	b.n	800a4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a4d4:	f7ff f910 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a4d8:	61f8      	str	r0, [r7, #28]
          break;
 800a4da:	e00d      	b.n	800a4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 800a4dc:	f7ff f876 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a4e0:	61f8      	str	r0, [r7, #28]
          break;
 800a4e2:	e009      	b.n	800a4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a4e4:	4b60      	ldr	r3, [pc, #384]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4f0:	d101      	bne.n	800a4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = HSI_VALUE;
 800a4f2:	4b5e      	ldr	r3, [pc, #376]	; (800a66c <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a4f4:	61fb      	str	r3, [r7, #28]
          break;
 800a4f6:	bf00      	nop
        break;
 800a4f8:	e0ec      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a4fa:	4b5b      	ldr	r3, [pc, #364]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a4fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a500:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a504:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a50c:	d009      	beq.n	800a522 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800a50e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a512:	d00a      	beq.n	800a52a <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800a514:	2b00      	cmp	r3, #0
 800a516:	d000      	beq.n	800a51a <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
          break;
 800a518:	e011      	b.n	800a53e <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a51a:	f7ff f8ed 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a51e:	61f8      	str	r0, [r7, #28]
          break;
 800a520:	e00d      	b.n	800a53e <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = HAL_RCC_GetSysClockFreq();
 800a522:	f7ff f853 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a526:	61f8      	str	r0, [r7, #28]
          break;
 800a528:	e009      	b.n	800a53e <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a52a:	4b4f      	ldr	r3, [pc, #316]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a532:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a536:	d101      	bne.n	800a53c <HAL_RCCEx_GetPeriphCLKFreq+0x760>
            frequency = HSI_VALUE;
 800a538:	4b4c      	ldr	r3, [pc, #304]	; (800a66c <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a53a:	61fb      	str	r3, [r7, #28]
          break;
 800a53c:	bf00      	nop
        break;
 800a53e:	e0c9      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a540:	4b49      	ldr	r3, [pc, #292]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a546:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a54a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a552:	d009      	beq.n	800a568 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 800a554:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a558:	d00a      	beq.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d000      	beq.n	800a560 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
          break;
 800a55e:	e011      	b.n	800a584 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a560:	f7ff f8ca 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a564:	61f8      	str	r0, [r7, #28]
          break;
 800a566:	e00d      	b.n	800a584 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a568:	f7ff f830 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800a56c:	61f8      	str	r0, [r7, #28]
          break;
 800a56e:	e009      	b.n	800a584 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a570:	4b3d      	ldr	r3, [pc, #244]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a57c:	d101      	bne.n	800a582 <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
            frequency = HSI_VALUE;
 800a57e:	4b3b      	ldr	r3, [pc, #236]	; (800a66c <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a580:	61fb      	str	r3, [r7, #28]
          break;
 800a582:	bf00      	nop
        break;
 800a584:	e0a6      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a586:	4b38      	ldr	r3, [pc, #224]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a58c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a590:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a592:	693b      	ldr	r3, [r7, #16]
 800a594:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a598:	d010      	beq.n	800a5bc <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
 800a59a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a59e:	d802      	bhi.n	800a5a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d007      	beq.n	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
          break;
 800a5a4:	e02f      	b.n	800a606 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
        switch(srcclk)
 800a5a6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a5aa:	d012      	beq.n	800a5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
 800a5ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a5b0:	d019      	beq.n	800a5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          break;
 800a5b2:	e028      	b.n	800a606 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a5b4:	f7ff f8a0 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a5b8:	61f8      	str	r0, [r7, #28]
          break;
 800a5ba:	e024      	b.n	800a606 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a5bc:	4b2a      	ldr	r3, [pc, #168]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a5be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a5c2:	f003 0302 	and.w	r3, r3, #2
 800a5c6:	2b02      	cmp	r3, #2
 800a5c8:	d118      	bne.n	800a5fc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
              frequency = LSI_VALUE;
 800a5ca:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a5ce:	61fb      	str	r3, [r7, #28]
          break;
 800a5d0:	e014      	b.n	800a5fc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a5d2:	4b25      	ldr	r3, [pc, #148]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a5de:	d10f      	bne.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
            frequency = HSI_VALUE;
 800a5e0:	4b22      	ldr	r3, [pc, #136]	; (800a66c <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a5e2:	61fb      	str	r3, [r7, #28]
          break;
 800a5e4:	e00c      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a5e6:	4b20      	ldr	r3, [pc, #128]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a5e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5ec:	f003 0302 	and.w	r3, r3, #2
 800a5f0:	2b02      	cmp	r3, #2
 800a5f2:	d107      	bne.n	800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
            frequency = LSE_VALUE;
 800a5f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a5f8:	61fb      	str	r3, [r7, #28]
          break;
 800a5fa:	e003      	b.n	800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 800a5fc:	bf00      	nop
 800a5fe:	e069      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a600:	bf00      	nop
 800a602:	e067      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a604:	bf00      	nop
        break;
 800a606:	e065      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a608:	4b17      	ldr	r3, [pc, #92]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a60a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a60e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a612:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a61a:	d010      	beq.n	800a63e <HAL_RCCEx_GetPeriphCLKFreq+0x862>
 800a61c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a620:	d802      	bhi.n	800a628 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
 800a622:	2b00      	cmp	r3, #0
 800a624:	d007      	beq.n	800a636 <HAL_RCCEx_GetPeriphCLKFreq+0x85a>
          break;
 800a626:	e033      	b.n	800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        switch(srcclk)
 800a628:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a62c:	d012      	beq.n	800a654 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 800a62e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a632:	d01d      	beq.n	800a670 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          break;
 800a634:	e02c      	b.n	800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a636:	f7ff f85f 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a63a:	61f8      	str	r0, [r7, #28]
          break;
 800a63c:	e028      	b.n	800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a63e:	4b0a      	ldr	r3, [pc, #40]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a640:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a644:	f003 0302 	and.w	r3, r3, #2
 800a648:	2b02      	cmp	r3, #2
 800a64a:	d11c      	bne.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
              frequency = LSI_VALUE;
 800a64c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a650:	61fb      	str	r3, [r7, #28]
          break;
 800a652:	e018      	b.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a654:	4b04      	ldr	r3, [pc, #16]	; (800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a65c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a660:	d113      	bne.n	800a68a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
            frequency = HSI_VALUE;
 800a662:	4b02      	ldr	r3, [pc, #8]	; (800a66c <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a664:	61fb      	str	r3, [r7, #28]
          break;
 800a666:	e010      	b.n	800a68a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800a668:	40021000 	.word	0x40021000
 800a66c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a670:	4b1b      	ldr	r3, [pc, #108]	; (800a6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
 800a672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a676:	f003 0302 	and.w	r3, r3, #2
 800a67a:	2b02      	cmp	r3, #2
 800a67c:	d107      	bne.n	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
            frequency = LSE_VALUE;
 800a67e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a682:	61fb      	str	r3, [r7, #28]
          break;
 800a684:	e003      	b.n	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
 800a686:	bf00      	nop
 800a688:	e024      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a68a:	bf00      	nop
 800a68c:	e022      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a68e:	bf00      	nop
        break;
 800a690:	e020      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800a692:	4b13      	ldr	r3, [pc, #76]	; (800a6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
 800a694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a698:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a69c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d003      	beq.n	800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 800a6a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6a8:	d004      	beq.n	800a6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          break;
 800a6aa:	e00d      	b.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a6ac:	f7ff f824 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800a6b0:	61f8      	str	r0, [r7, #28]
          break;
 800a6b2:	e009      	b.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a6b4:	4b0a      	ldr	r3, [pc, #40]	; (800a6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a6bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6c0:	d101      	bne.n	800a6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
            frequency = HSI_VALUE;
 800a6c2:	4b08      	ldr	r3, [pc, #32]	; (800a6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
 800a6c4:	61fb      	str	r3, [r7, #28]
          break;
 800a6c6:	bf00      	nop
        break;
 800a6c8:	e004      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      break;
 800a6ca:	bf00      	nop
 800a6cc:	e002      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      break;
 800a6ce:	bf00      	nop
 800a6d0:	e000      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      break;
 800a6d2:	bf00      	nop
    }
  }

  return(frequency);
 800a6d4:	69fb      	ldr	r3, [r7, #28]
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3720      	adds	r7, #32
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}
 800a6de:	bf00      	nop
 800a6e0:	40021000 	.word	0x40021000
 800a6e4:	00f42400 	.word	0x00f42400

0800a6e8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800a6ec:	4b05      	ldr	r3, [pc, #20]	; (800a704 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a04      	ldr	r2, [pc, #16]	; (800a704 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a6f2:	f043 0304 	orr.w	r3, r3, #4
 800a6f6:	6013      	str	r3, [r2, #0]
}
 800a6f8:	bf00      	nop
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr
 800a702:	bf00      	nop
 800a704:	40021000 	.word	0x40021000

0800a708 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b084      	sub	sp, #16
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a712:	2300      	movs	r3, #0
 800a714:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a716:	4b73      	ldr	r3, [pc, #460]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	f003 0303 	and.w	r3, r3, #3
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d018      	beq.n	800a754 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a722:	4b70      	ldr	r3, [pc, #448]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a724:	68db      	ldr	r3, [r3, #12]
 800a726:	f003 0203 	and.w	r2, r3, #3
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	429a      	cmp	r2, r3
 800a730:	d10d      	bne.n	800a74e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
       ||
 800a736:	2b00      	cmp	r3, #0
 800a738:	d009      	beq.n	800a74e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a73a:	4b6a      	ldr	r3, [pc, #424]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a73c:	68db      	ldr	r3, [r3, #12]
 800a73e:	091b      	lsrs	r3, r3, #4
 800a740:	f003 0307 	and.w	r3, r3, #7
 800a744:	1c5a      	adds	r2, r3, #1
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	685b      	ldr	r3, [r3, #4]
       ||
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d044      	beq.n	800a7d8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800a74e:	2301      	movs	r3, #1
 800a750:	73fb      	strb	r3, [r7, #15]
 800a752:	e041      	b.n	800a7d8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	2b02      	cmp	r3, #2
 800a75a:	d00c      	beq.n	800a776 <RCCEx_PLLSAI1_Config+0x6e>
 800a75c:	2b03      	cmp	r3, #3
 800a75e:	d013      	beq.n	800a788 <RCCEx_PLLSAI1_Config+0x80>
 800a760:	2b01      	cmp	r3, #1
 800a762:	d120      	bne.n	800a7a6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a764:	4b5f      	ldr	r3, [pc, #380]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f003 0302 	and.w	r3, r3, #2
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d11d      	bne.n	800a7ac <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800a770:	2301      	movs	r3, #1
 800a772:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a774:	e01a      	b.n	800a7ac <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a776:	4b5b      	ldr	r3, [pc, #364]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d116      	bne.n	800a7b0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800a782:	2301      	movs	r3, #1
 800a784:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a786:	e013      	b.n	800a7b0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a788:	4b56      	ldr	r3, [pc, #344]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a790:	2b00      	cmp	r3, #0
 800a792:	d10f      	bne.n	800a7b4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a794:	4b53      	ldr	r3, [pc, #332]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d109      	bne.n	800a7b4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a7a4:	e006      	b.n	800a7b4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	73fb      	strb	r3, [r7, #15]
      break;
 800a7aa:	e004      	b.n	800a7b6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a7ac:	bf00      	nop
 800a7ae:	e002      	b.n	800a7b6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a7b0:	bf00      	nop
 800a7b2:	e000      	b.n	800a7b6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a7b4:	bf00      	nop
    }

    if(status == HAL_OK)
 800a7b6:	7bfb      	ldrb	r3, [r7, #15]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d10d      	bne.n	800a7d8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a7bc:	4b49      	ldr	r3, [pc, #292]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a7be:	68db      	ldr	r3, [r3, #12]
 800a7c0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6819      	ldr	r1, [r3, #0]
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	3b01      	subs	r3, #1
 800a7ce:	011b      	lsls	r3, r3, #4
 800a7d0:	430b      	orrs	r3, r1
 800a7d2:	4944      	ldr	r1, [pc, #272]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a7d8:	7bfb      	ldrb	r3, [r7, #15]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d17d      	bne.n	800a8da <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a7de:	4b41      	ldr	r3, [pc, #260]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4a40      	ldr	r2, [pc, #256]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a7e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a7e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a7ea:	f7f9 fa17 	bl	8003c1c <HAL_GetTick>
 800a7ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a7f0:	e009      	b.n	800a806 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a7f2:	f7f9 fa13 	bl	8003c1c <HAL_GetTick>
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	1ad3      	subs	r3, r2, r3
 800a7fc:	2b02      	cmp	r3, #2
 800a7fe:	d902      	bls.n	800a806 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800a800:	2303      	movs	r3, #3
 800a802:	73fb      	strb	r3, [r7, #15]
        break;
 800a804:	e005      	b.n	800a812 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a806:	4b37      	ldr	r3, [pc, #220]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d1ef      	bne.n	800a7f2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800a812:	7bfb      	ldrb	r3, [r7, #15]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d160      	bne.n	800a8da <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d111      	bne.n	800a842 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a81e:	4b31      	ldr	r3, [pc, #196]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a820:	691b      	ldr	r3, [r3, #16]
 800a822:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800a826:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a82a:	687a      	ldr	r2, [r7, #4]
 800a82c:	6892      	ldr	r2, [r2, #8]
 800a82e:	0211      	lsls	r1, r2, #8
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	68d2      	ldr	r2, [r2, #12]
 800a834:	0912      	lsrs	r2, r2, #4
 800a836:	0452      	lsls	r2, r2, #17
 800a838:	430a      	orrs	r2, r1
 800a83a:	492a      	ldr	r1, [pc, #168]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a83c:	4313      	orrs	r3, r2
 800a83e:	610b      	str	r3, [r1, #16]
 800a840:	e027      	b.n	800a892 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	2b01      	cmp	r3, #1
 800a846:	d112      	bne.n	800a86e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a848:	4b26      	ldr	r3, [pc, #152]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a84a:	691b      	ldr	r3, [r3, #16]
 800a84c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a850:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a854:	687a      	ldr	r2, [r7, #4]
 800a856:	6892      	ldr	r2, [r2, #8]
 800a858:	0211      	lsls	r1, r2, #8
 800a85a:	687a      	ldr	r2, [r7, #4]
 800a85c:	6912      	ldr	r2, [r2, #16]
 800a85e:	0852      	lsrs	r2, r2, #1
 800a860:	3a01      	subs	r2, #1
 800a862:	0552      	lsls	r2, r2, #21
 800a864:	430a      	orrs	r2, r1
 800a866:	491f      	ldr	r1, [pc, #124]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a868:	4313      	orrs	r3, r2
 800a86a:	610b      	str	r3, [r1, #16]
 800a86c:	e011      	b.n	800a892 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a86e:	4b1d      	ldr	r3, [pc, #116]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a876:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	6892      	ldr	r2, [r2, #8]
 800a87e:	0211      	lsls	r1, r2, #8
 800a880:	687a      	ldr	r2, [r7, #4]
 800a882:	6952      	ldr	r2, [r2, #20]
 800a884:	0852      	lsrs	r2, r2, #1
 800a886:	3a01      	subs	r2, #1
 800a888:	0652      	lsls	r2, r2, #25
 800a88a:	430a      	orrs	r2, r1
 800a88c:	4915      	ldr	r1, [pc, #84]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a88e:	4313      	orrs	r3, r2
 800a890:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a892:	4b14      	ldr	r3, [pc, #80]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	4a13      	ldr	r2, [pc, #76]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a898:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a89c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a89e:	f7f9 f9bd 	bl	8003c1c <HAL_GetTick>
 800a8a2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a8a4:	e009      	b.n	800a8ba <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a8a6:	f7f9 f9b9 	bl	8003c1c <HAL_GetTick>
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	1ad3      	subs	r3, r2, r3
 800a8b0:	2b02      	cmp	r3, #2
 800a8b2:	d902      	bls.n	800a8ba <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800a8b4:	2303      	movs	r3, #3
 800a8b6:	73fb      	strb	r3, [r7, #15]
          break;
 800a8b8:	e005      	b.n	800a8c6 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a8ba:	4b0a      	ldr	r3, [pc, #40]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d0ef      	beq.n	800a8a6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800a8c6:	7bfb      	ldrb	r3, [r7, #15]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d106      	bne.n	800a8da <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a8cc:	4b05      	ldr	r3, [pc, #20]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8ce:	691a      	ldr	r2, [r3, #16]
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	699b      	ldr	r3, [r3, #24]
 800a8d4:	4903      	ldr	r1, [pc, #12]	; (800a8e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8d6:	4313      	orrs	r3, r2
 800a8d8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a8da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3710      	adds	r7, #16
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}
 800a8e4:	40021000 	.word	0x40021000

0800a8e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b084      	sub	sp, #16
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a8f6:	4b68      	ldr	r3, [pc, #416]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a8f8:	68db      	ldr	r3, [r3, #12]
 800a8fa:	f003 0303 	and.w	r3, r3, #3
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d018      	beq.n	800a934 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800a902:	4b65      	ldr	r3, [pc, #404]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a904:	68db      	ldr	r3, [r3, #12]
 800a906:	f003 0203 	and.w	r2, r3, #3
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d10d      	bne.n	800a92e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
       ||
 800a916:	2b00      	cmp	r3, #0
 800a918:	d009      	beq.n	800a92e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800a91a:	4b5f      	ldr	r3, [pc, #380]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	091b      	lsrs	r3, r3, #4
 800a920:	f003 0307 	and.w	r3, r3, #7
 800a924:	1c5a      	adds	r2, r3, #1
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	685b      	ldr	r3, [r3, #4]
       ||
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d044      	beq.n	800a9b8 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	73fb      	strb	r3, [r7, #15]
 800a932:	e041      	b.n	800a9b8 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2b02      	cmp	r3, #2
 800a93a:	d00c      	beq.n	800a956 <RCCEx_PLLSAI2_Config+0x6e>
 800a93c:	2b03      	cmp	r3, #3
 800a93e:	d013      	beq.n	800a968 <RCCEx_PLLSAI2_Config+0x80>
 800a940:	2b01      	cmp	r3, #1
 800a942:	d120      	bne.n	800a986 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a944:	4b54      	ldr	r3, [pc, #336]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f003 0302 	and.w	r3, r3, #2
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d11d      	bne.n	800a98c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800a950:	2301      	movs	r3, #1
 800a952:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a954:	e01a      	b.n	800a98c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a956:	4b50      	ldr	r3, [pc, #320]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d116      	bne.n	800a990 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800a962:	2301      	movs	r3, #1
 800a964:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a966:	e013      	b.n	800a990 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a968:	4b4b      	ldr	r3, [pc, #300]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a970:	2b00      	cmp	r3, #0
 800a972:	d10f      	bne.n	800a994 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a974:	4b48      	ldr	r3, [pc, #288]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d109      	bne.n	800a994 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800a980:	2301      	movs	r3, #1
 800a982:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a984:	e006      	b.n	800a994 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800a986:	2301      	movs	r3, #1
 800a988:	73fb      	strb	r3, [r7, #15]
      break;
 800a98a:	e004      	b.n	800a996 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800a98c:	bf00      	nop
 800a98e:	e002      	b.n	800a996 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800a990:	bf00      	nop
 800a992:	e000      	b.n	800a996 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800a994:	bf00      	nop
    }

    if(status == HAL_OK)
 800a996:	7bfb      	ldrb	r3, [r7, #15]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d10d      	bne.n	800a9b8 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a99c:	4b3e      	ldr	r3, [pc, #248]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a99e:	68db      	ldr	r3, [r3, #12]
 800a9a0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6819      	ldr	r1, [r3, #0]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	685b      	ldr	r3, [r3, #4]
 800a9ac:	3b01      	subs	r3, #1
 800a9ae:	011b      	lsls	r3, r3, #4
 800a9b0:	430b      	orrs	r3, r1
 800a9b2:	4939      	ldr	r1, [pc, #228]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a9b8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d167      	bne.n	800aa8e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800a9be:	4b36      	ldr	r3, [pc, #216]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4a35      	ldr	r2, [pc, #212]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a9c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a9c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a9ca:	f7f9 f927 	bl	8003c1c <HAL_GetTick>
 800a9ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a9d0:	e009      	b.n	800a9e6 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a9d2:	f7f9 f923 	bl	8003c1c <HAL_GetTick>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	2b02      	cmp	r3, #2
 800a9de:	d902      	bls.n	800a9e6 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	73fb      	strb	r3, [r7, #15]
        break;
 800a9e4:	e005      	b.n	800a9f2 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a9e6:	4b2c      	ldr	r3, [pc, #176]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d1ef      	bne.n	800a9d2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800a9f2:	7bfb      	ldrb	r3, [r7, #15]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d14a      	bne.n	800aa8e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d111      	bne.n	800aa22 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a9fe:	4b26      	ldr	r3, [pc, #152]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa00:	695b      	ldr	r3, [r3, #20]
 800aa02:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800aa06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa0a:	687a      	ldr	r2, [r7, #4]
 800aa0c:	6892      	ldr	r2, [r2, #8]
 800aa0e:	0211      	lsls	r1, r2, #8
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	68d2      	ldr	r2, [r2, #12]
 800aa14:	0912      	lsrs	r2, r2, #4
 800aa16:	0452      	lsls	r2, r2, #17
 800aa18:	430a      	orrs	r2, r1
 800aa1a:	491f      	ldr	r1, [pc, #124]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa1c:	4313      	orrs	r3, r2
 800aa1e:	614b      	str	r3, [r1, #20]
 800aa20:	e011      	b.n	800aa46 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800aa22:	4b1d      	ldr	r3, [pc, #116]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa24:	695b      	ldr	r3, [r3, #20]
 800aa26:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800aa2a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	6892      	ldr	r2, [r2, #8]
 800aa32:	0211      	lsls	r1, r2, #8
 800aa34:	687a      	ldr	r2, [r7, #4]
 800aa36:	6912      	ldr	r2, [r2, #16]
 800aa38:	0852      	lsrs	r2, r2, #1
 800aa3a:	3a01      	subs	r2, #1
 800aa3c:	0652      	lsls	r2, r2, #25
 800aa3e:	430a      	orrs	r2, r1
 800aa40:	4915      	ldr	r1, [pc, #84]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa42:	4313      	orrs	r3, r2
 800aa44:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800aa46:	4b14      	ldr	r3, [pc, #80]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	4a13      	ldr	r2, [pc, #76]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa50:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa52:	f7f9 f8e3 	bl	8003c1c <HAL_GetTick>
 800aa56:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800aa58:	e009      	b.n	800aa6e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800aa5a:	f7f9 f8df 	bl	8003c1c <HAL_GetTick>
 800aa5e:	4602      	mov	r2, r0
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	1ad3      	subs	r3, r2, r3
 800aa64:	2b02      	cmp	r3, #2
 800aa66:	d902      	bls.n	800aa6e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 800aa68:	2303      	movs	r3, #3
 800aa6a:	73fb      	strb	r3, [r7, #15]
          break;
 800aa6c:	e005      	b.n	800aa7a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800aa6e:	4b0a      	ldr	r3, [pc, #40]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d0ef      	beq.n	800aa5a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800aa7a:	7bfb      	ldrb	r3, [r7, #15]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d106      	bne.n	800aa8e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800aa80:	4b05      	ldr	r3, [pc, #20]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa82:	695a      	ldr	r2, [r3, #20]
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	695b      	ldr	r3, [r3, #20]
 800aa88:	4903      	ldr	r1, [pc, #12]	; (800aa98 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800aa8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3710      	adds	r7, #16
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	40021000 	.word	0x40021000

0800aa9c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b089      	sub	sp, #36	; 0x24
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800aaae:	2300      	movs	r3, #0
 800aab0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aab8:	d10c      	bne.n	800aad4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800aaba:	4b6e      	ldr	r3, [pc, #440]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800aabc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aac0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800aac4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800aac6:	69bb      	ldr	r3, [r7, #24]
 800aac8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800aacc:	d112      	bne.n	800aaf4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800aace:	4b6a      	ldr	r3, [pc, #424]	; (800ac78 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800aad0:	61fb      	str	r3, [r7, #28]
 800aad2:	e00f      	b.n	800aaf4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aada:	d10b      	bne.n	800aaf4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800aadc:	4b65      	ldr	r3, [pc, #404]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800aade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aae2:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800aae6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800aae8:	69bb      	ldr	r3, [r7, #24]
 800aaea:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aaee:	d101      	bne.n	800aaf4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800aaf0:	4b61      	ldr	r3, [pc, #388]	; (800ac78 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800aaf2:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	f040 80b4 	bne.w	800ac64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800ab00:	69bb      	ldr	r3, [r7, #24]
 800ab02:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ab06:	d003      	beq.n	800ab10 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800ab08:	69bb      	ldr	r3, [r7, #24]
 800ab0a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab0e:	d135      	bne.n	800ab7c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ab10:	4b58      	ldr	r3, [pc, #352]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab18:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab1c:	f040 80a1 	bne.w	800ac62 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 800ab20:	4b54      	ldr	r3, [pc, #336]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ab22:	68db      	ldr	r3, [r3, #12]
 800ab24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	f000 809a 	beq.w	800ac62 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ab2e:	4b51      	ldr	r3, [pc, #324]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ab30:	68db      	ldr	r3, [r3, #12]
 800ab32:	091b      	lsrs	r3, r3, #4
 800ab34:	f003 0307 	and.w	r3, r3, #7
 800ab38:	3301      	adds	r3, #1
 800ab3a:	693a      	ldr	r2, [r7, #16]
 800ab3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab40:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800ab42:	4b4c      	ldr	r3, [pc, #304]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ab44:	68db      	ldr	r3, [r3, #12]
 800ab46:	0a1b      	lsrs	r3, r3, #8
 800ab48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab4c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d10a      	bne.n	800ab6a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800ab54:	4b47      	ldr	r3, [pc, #284]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ab56:	68db      	ldr	r3, [r3, #12]
 800ab58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d002      	beq.n	800ab66 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800ab60:	2311      	movs	r3, #17
 800ab62:	617b      	str	r3, [r7, #20]
 800ab64:	e001      	b.n	800ab6a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800ab66:	2307      	movs	r3, #7
 800ab68:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	68fa      	ldr	r2, [r7, #12]
 800ab6e:	fb02 f203 	mul.w	r2, r2, r3
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab78:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ab7a:	e072      	b.n	800ac62 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800ab7c:	69bb      	ldr	r3, [r7, #24]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d133      	bne.n	800abea <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800ab82:	4b3c      	ldr	r3, [pc, #240]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ab8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab8e:	d169      	bne.n	800ac64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800ab90:	4b38      	ldr	r3, [pc, #224]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ab92:	691b      	ldr	r3, [r3, #16]
 800ab94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d063      	beq.n	800ac64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ab9c:	4b35      	ldr	r3, [pc, #212]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	091b      	lsrs	r3, r3, #4
 800aba2:	f003 0307 	and.w	r3, r3, #7
 800aba6:	3301      	adds	r3, #1
 800aba8:	693a      	ldr	r2, [r7, #16]
 800abaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800abae:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800abb0:	4b30      	ldr	r3, [pc, #192]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800abb2:	691b      	ldr	r3, [r3, #16]
 800abb4:	0a1b      	lsrs	r3, r3, #8
 800abb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abba:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d10a      	bne.n	800abd8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800abc2:	4b2c      	ldr	r3, [pc, #176]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800abc4:	691b      	ldr	r3, [r3, #16]
 800abc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d002      	beq.n	800abd4 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800abce:	2311      	movs	r3, #17
 800abd0:	617b      	str	r3, [r7, #20]
 800abd2:	e001      	b.n	800abd8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800abd4:	2307      	movs	r3, #7
 800abd6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	68fa      	ldr	r2, [r7, #12]
 800abdc:	fb02 f203 	mul.w	r2, r2, r3
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	fbb2 f3f3 	udiv	r3, r2, r3
 800abe6:	61fb      	str	r3, [r7, #28]
 800abe8:	e03c      	b.n	800ac64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800abea:	69bb      	ldr	r3, [r7, #24]
 800abec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800abf0:	d003      	beq.n	800abfa <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800abf2:	69bb      	ldr	r3, [r7, #24]
 800abf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800abf8:	d134      	bne.n	800ac64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800abfa:	4b1e      	ldr	r3, [pc, #120]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ac02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ac06:	d12d      	bne.n	800ac64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800ac08:	4b1a      	ldr	r3, [pc, #104]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac0a:	695b      	ldr	r3, [r3, #20]
 800ac0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d027      	beq.n	800ac64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ac14:	4b17      	ldr	r3, [pc, #92]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac16:	68db      	ldr	r3, [r3, #12]
 800ac18:	091b      	lsrs	r3, r3, #4
 800ac1a:	f003 0307 	and.w	r3, r3, #7
 800ac1e:	3301      	adds	r3, #1
 800ac20:	693a      	ldr	r2, [r7, #16]
 800ac22:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac26:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800ac28:	4b12      	ldr	r3, [pc, #72]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac2a:	695b      	ldr	r3, [r3, #20]
 800ac2c:	0a1b      	lsrs	r3, r3, #8
 800ac2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac32:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10a      	bne.n	800ac50 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800ac3a:	4b0e      	ldr	r3, [pc, #56]	; (800ac74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac3c:	695b      	ldr	r3, [r3, #20]
 800ac3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d002      	beq.n	800ac4c <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800ac46:	2311      	movs	r3, #17
 800ac48:	617b      	str	r3, [r7, #20]
 800ac4a:	e001      	b.n	800ac50 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800ac4c:	2307      	movs	r3, #7
 800ac4e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	68fa      	ldr	r2, [r7, #12]
 800ac54:	fb02 f203 	mul.w	r2, r2, r3
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac5e:	61fb      	str	r3, [r7, #28]
 800ac60:	e000      	b.n	800ac64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ac62:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800ac64:	69fb      	ldr	r3, [r7, #28]
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3724      	adds	r7, #36	; 0x24
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac70:	4770      	bx	lr
 800ac72:	bf00      	nop
 800ac74:	40021000 	.word	0x40021000
 800ac78:	001fff68 	.word	0x001fff68

0800ac7c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b088      	sub	sp, #32
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d101      	bne.n	800ac8e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	e153      	b.n	800af36 <HAL_SAI_Init+0x2ba>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800ac94:	b2db      	uxtb	r3, r3
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d106      	bne.n	800aca8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f7f7 f8b2 	bl	8001e0c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f000 fcbb 	bl	800b624 <SAI_Disable>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d001      	beq.n	800acb8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800acb4:	2301      	movs	r3, #1
 800acb6:	e13e      	b.n	800af36 <HAL_SAI_Init+0x2ba>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2202      	movs	r2, #2
 800acbc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d007      	beq.n	800acd8 <HAL_SAI_Init+0x5c>
 800acc8:	2b01      	cmp	r3, #1
 800acca:	d302      	bcc.n	800acd2 <HAL_SAI_Init+0x56>
 800accc:	2b02      	cmp	r3, #2
 800acce:	d006      	beq.n	800acde <HAL_SAI_Init+0x62>
 800acd0:	e008      	b.n	800ace4 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800acd2:	2300      	movs	r3, #0
 800acd4:	61fb      	str	r3, [r7, #28]
      break;
 800acd6:	e008      	b.n	800acea <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800acd8:	2310      	movs	r3, #16
 800acda:	61fb      	str	r3, [r7, #28]
      break;
 800acdc:	e005      	b.n	800acea <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800acde:	2320      	movs	r3, #32
 800ace0:	61fb      	str	r3, [r7, #28]
      break;
 800ace2:	e002      	b.n	800acea <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 800ace4:	2300      	movs	r3, #0
 800ace6:	61fb      	str	r3, [r7, #28]
      break;
 800ace8:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	2b03      	cmp	r3, #3
 800acf0:	d81d      	bhi.n	800ad2e <HAL_SAI_Init+0xb2>
 800acf2:	a201      	add	r2, pc, #4	; (adr r2, 800acf8 <HAL_SAI_Init+0x7c>)
 800acf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acf8:	0800ad09 	.word	0x0800ad09
 800acfc:	0800ad0f 	.word	0x0800ad0f
 800ad00:	0800ad17 	.word	0x0800ad17
 800ad04:	0800ad1f 	.word	0x0800ad1f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	617b      	str	r3, [r7, #20]
      break;
 800ad0c:	e012      	b.n	800ad34 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ad0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad12:	617b      	str	r3, [r7, #20]
      break;
 800ad14:	e00e      	b.n	800ad34 <HAL_SAI_Init+0xb8>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ad16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ad1a:	617b      	str	r3, [r7, #20]
      break;
 800ad1c:	e00a      	b.n	800ad34 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ad1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ad22:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ad24:	69fb      	ldr	r3, [r7, #28]
 800ad26:	f043 0301 	orr.w	r3, r3, #1
 800ad2a:	61fb      	str	r3, [r7, #28]
      break;
 800ad2c:	e002      	b.n	800ad34 <HAL_SAI_Init+0xb8>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	617b      	str	r3, [r7, #20]
      break;
 800ad32:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4a81      	ldr	r2, [pc, #516]	; (800af40 <HAL_SAI_Init+0x2c4>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d004      	beq.n	800ad48 <HAL_SAI_Init+0xcc>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a80      	ldr	r2, [pc, #512]	; (800af44 <HAL_SAI_Init+0x2c8>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d103      	bne.n	800ad50 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800ad48:	4a7f      	ldr	r2, [pc, #508]	; (800af48 <HAL_SAI_Init+0x2cc>)
 800ad4a:	69fb      	ldr	r3, [r7, #28]
 800ad4c:	6013      	str	r3, [r2, #0]
 800ad4e:	e002      	b.n	800ad56 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800ad50:	4a7e      	ldr	r2, [pc, #504]	; (800af4c <HAL_SAI_Init+0x2d0>)
 800ad52:	69fb      	ldr	r3, [r7, #28]
 800ad54:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	69db      	ldr	r3, [r3, #28]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d041      	beq.n	800ade2 <HAL_SAI_Init+0x166>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4a77      	ldr	r2, [pc, #476]	; (800af40 <HAL_SAI_Init+0x2c4>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d004      	beq.n	800ad72 <HAL_SAI_Init+0xf6>
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4a75      	ldr	r2, [pc, #468]	; (800af44 <HAL_SAI_Init+0x2c8>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d105      	bne.n	800ad7e <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800ad72:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ad76:	f7ff f831 	bl	8009ddc <HAL_RCCEx_GetPeriphCLKFreq>
 800ad7a:	6138      	str	r0, [r7, #16]
 800ad7c:	e004      	b.n	800ad88 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800ad7e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800ad82:	f7ff f82b 	bl	8009ddc <HAL_RCCEx_GetPeriphCLKFreq>
 800ad86:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800ad88:	693a      	ldr	r2, [r7, #16]
 800ad8a:	4613      	mov	r3, r2
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	4413      	add	r3, r2
 800ad90:	005b      	lsls	r3, r3, #1
 800ad92:	461a      	mov	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	69db      	ldr	r3, [r3, #28]
 800ad98:	025b      	lsls	r3, r3, #9
 800ad9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad9e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	4a6b      	ldr	r2, [pc, #428]	; (800af50 <HAL_SAI_Init+0x2d4>)
 800ada4:	fba2 2303 	umull	r2, r3, r2, r3
 800ada8:	08da      	lsrs	r2, r3, #3
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800adae:	68f9      	ldr	r1, [r7, #12]
 800adb0:	4b67      	ldr	r3, [pc, #412]	; (800af50 <HAL_SAI_Init+0x2d4>)
 800adb2:	fba3 2301 	umull	r2, r3, r3, r1
 800adb6:	08da      	lsrs	r2, r3, #3
 800adb8:	4613      	mov	r3, r2
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4413      	add	r3, r2
 800adbe:	005b      	lsls	r3, r3, #1
 800adc0:	1aca      	subs	r2, r1, r3
 800adc2:	2a08      	cmp	r2, #8
 800adc4:	d904      	bls.n	800add0 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	6a1b      	ldr	r3, [r3, #32]
 800adca:	1c5a      	adds	r2, r3, #1
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800add4:	2b04      	cmp	r3, #4
 800add6:	d104      	bne.n	800ade2 <HAL_SAI_Init+0x166>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6a1b      	ldr	r3, [r3, #32]
 800addc:	085a      	lsrs	r2, r3, #1
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d003      	beq.n	800adf2 <HAL_SAI_Init+0x176>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	2b02      	cmp	r3, #2
 800adf0:	d109      	bne.n	800ae06 <HAL_SAI_Init+0x18a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adf6:	2b01      	cmp	r3, #1
 800adf8:	d101      	bne.n	800adfe <HAL_SAI_Init+0x182>
 800adfa:	2300      	movs	r3, #0
 800adfc:	e001      	b.n	800ae02 <HAL_SAI_Init+0x186>
 800adfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae02:	61bb      	str	r3, [r7, #24]
 800ae04:	e008      	b.n	800ae18 <HAL_SAI_Init+0x19c>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae0a:	2b01      	cmp	r3, #1
 800ae0c:	d102      	bne.n	800ae14 <HAL_SAI_Init+0x198>
 800ae0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae12:	e000      	b.n	800ae16 <HAL_SAI_Init+0x19a>
 800ae14:	2300      	movs	r3, #0
 800ae16:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	6819      	ldr	r1, [r3, #0]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681a      	ldr	r2, [r3, #0]
 800ae22:	4b4c      	ldr	r3, [pc, #304]	; (800af54 <HAL_SAI_Init+0x2d8>)
 800ae24:	400b      	ands	r3, r1
 800ae26:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	6819      	ldr	r1, [r3, #0]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	685a      	ldr	r2, [r3, #4]
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae36:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ae3c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae42:	431a      	orrs	r2, r3
 800ae44:	69bb      	ldr	r3, [r7, #24]
 800ae46:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800ae50:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	691b      	ldr	r3, [r3, #16]
 800ae56:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ae5c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6a1b      	ldr	r3, [r3, #32]
 800ae62:	051b      	lsls	r3, r3, #20
 800ae64:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	430a      	orrs	r2, r1
 800ae6c:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	687a      	ldr	r2, [r7, #4]
 800ae76:	6812      	ldr	r2, [r2, #0]
 800ae78:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800ae7c:	f023 030f 	bic.w	r3, r3, #15
 800ae80:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	6859      	ldr	r1, [r3, #4]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	699a      	ldr	r2, [r3, #24]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae90:	431a      	orrs	r2, r3
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae96:	431a      	orrs	r2, r3
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	430a      	orrs	r2, r1
 800ae9e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	6899      	ldr	r1, [r3, #8]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681a      	ldr	r2, [r3, #0]
 800aeaa:	4b2b      	ldr	r3, [pc, #172]	; (800af58 <HAL_SAI_Init+0x2dc>)
 800aeac:	400b      	ands	r3, r1
 800aeae:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	6899      	ldr	r1, [r3, #8]
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeba:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800aec0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800aec6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800aecc:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aed2:	3b01      	subs	r3, #1
 800aed4:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800aed6:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	430a      	orrs	r2, r1
 800aede:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	68d9      	ldr	r1, [r3, #12]
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681a      	ldr	r2, [r3, #0]
 800aeea:	f24f 0320 	movw	r3, #61472	; 0xf020
 800aeee:	400b      	ands	r3, r1
 800aef0:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	68d9      	ldr	r1, [r3, #12]
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af00:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af06:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800af08:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800af0e:	3b01      	subs	r3, #1
 800af10:	021b      	lsls	r3, r3, #8
 800af12:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	430a      	orrs	r2, r1
 800af1a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2200      	movs	r2, #0
 800af20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2201      	movs	r2, #1
 800af28:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800af34:	2300      	movs	r3, #0
}
 800af36:	4618      	mov	r0, r3
 800af38:	3720      	adds	r7, #32
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}
 800af3e:	bf00      	nop
 800af40:	40015404 	.word	0x40015404
 800af44:	40015424 	.word	0x40015424
 800af48:	40015400 	.word	0x40015400
 800af4c:	40015800 	.word	0x40015800
 800af50:	cccccccd 	.word	0xcccccccd
 800af54:	ff05c010 	.word	0xff05c010
 800af58:	fff88000 	.word	0xfff88000

0800af5c <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af64:	2300      	movs	r3, #0
 800af66:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d101      	bne.n	800af76 <HAL_SAI_DMAStop+0x1a>
 800af72:	2302      	movs	r3, #2
 800af74:	e042      	b.n	800affc <HAL_SAI_DMAStop+0xa0>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2201      	movs	r2, #1
 800af7a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	681a      	ldr	r2, [r3, #0]
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800af8c:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800af94:	b2db      	uxtb	r3, r3
 800af96:	2b12      	cmp	r3, #18
 800af98:	d108      	bne.n	800afac <HAL_SAI_DMAStop+0x50>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d004      	beq.n	800afac <HAL_SAI_DMAStop+0x50>
  {
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
    (void) HAL_DMA_Abort(hsai->hdmatx);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800afa6:	4618      	mov	r0, r3
 800afa8:	f7f9 fdd8 	bl	8004b5c <HAL_DMA_Abort>
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800afb2:	b2db      	uxtb	r3, r3
 800afb4:	2b22      	cmp	r3, #34	; 0x22
 800afb6:	d108      	bne.n	800afca <HAL_SAI_DMAStop+0x6e>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d004      	beq.n	800afca <HAL_SAI_DMAStop+0x6e>
  {
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
    (void) HAL_DMA_Abort(hsai->hdmarx);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afc4:	4618      	mov	r0, r3
 800afc6:	f7f9 fdc9 	bl	8004b5c <HAL_DMA_Abort>
  }

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 fb2a 	bl	800b624 <SAI_Disable>
 800afd0:	4603      	mov	r3, r0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d001      	beq.n	800afda <HAL_SAI_DMAStop+0x7e>
  {
    status = HAL_ERROR;
 800afd6:	2301      	movs	r3, #1
 800afd8:	73fb      	strb	r3, [r7, #15]
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	685a      	ldr	r2, [r3, #4]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f042 0208 	orr.w	r2, r2, #8
 800afe8:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2201      	movs	r2, #1
 800afee:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2200      	movs	r2, #0
 800aff6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return status;
 800affa:	7bfb      	ldrb	r3, [r7, #15]
}
 800affc:	4618      	mov	r0, r3
 800affe:	3710      	adds	r7, #16
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}

0800b004 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b084      	sub	sp, #16
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b00c:	2300      	movs	r3, #0
 800b00e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800b016:	2b01      	cmp	r3, #1
 800b018:	d101      	bne.n	800b01e <HAL_SAI_Abort+0x1a>
 800b01a:	2302      	movs	r3, #2
 800b01c:	e053      	b.n	800b0c6 <HAL_SAI_Abort+0xc2>
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2201      	movs	r2, #1
 800b022:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b030:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b034:	d125      	bne.n	800b082 <HAL_SAI_Abort+0x7e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	681a      	ldr	r2, [r3, #0]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b044:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b04c:	b2db      	uxtb	r3, r3
 800b04e:	2b12      	cmp	r3, #18
 800b050:	d108      	bne.n	800b064 <HAL_SAI_Abort+0x60>
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b056:	2b00      	cmp	r3, #0
 800b058:	d004      	beq.n	800b064 <HAL_SAI_Abort+0x60>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b05e:	4618      	mov	r0, r3
 800b060:	f7f9 fd7c 	bl	8004b5c <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b06a:	b2db      	uxtb	r3, r3
 800b06c:	2b22      	cmp	r3, #34	; 0x22
 800b06e:	d108      	bne.n	800b082 <HAL_SAI_Abort+0x7e>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b074:	2b00      	cmp	r3, #0
 800b076:	d004      	beq.n	800b082 <HAL_SAI_Abort+0x7e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b07c:	4618      	mov	r0, r3
 800b07e:	f7f9 fd6d 	bl	8004b5c <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	2200      	movs	r2, #0
 800b088:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f04f 32ff 	mov.w	r2, #4294967295
 800b092:	619a      	str	r2, [r3, #24]

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f000 fac5 	bl	800b624 <SAI_Disable>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d001      	beq.n	800b0a4 <HAL_SAI_Abort+0xa0>
  {
    status = HAL_ERROR;
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	685a      	ldr	r2, [r3, #4]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f042 0208 	orr.w	r2, r2, #8
 800b0b2:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return status;
 800b0c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3710      	adds	r7, #16
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
	...

0800b0d0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b086      	sub	sp, #24
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	60b9      	str	r1, [r7, #8]
 800b0da:	4613      	mov	r3, r2
 800b0dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800b0de:	f7f8 fd9d 	bl	8003c1c <HAL_GetTick>
 800b0e2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d002      	beq.n	800b0f0 <HAL_SAI_Transmit_DMA+0x20>
 800b0ea:	88fb      	ldrh	r3, [r7, #6]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d101      	bne.n	800b0f4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e093      	b.n	800b21c <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b0fa:	b2db      	uxtb	r3, r3
 800b0fc:	2b01      	cmp	r3, #1
 800b0fe:	f040 808c 	bne.w	800b21a <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d101      	bne.n	800b110 <HAL_SAI_Transmit_DMA+0x40>
 800b10c:	2302      	movs	r3, #2
 800b10e:	e085      	b.n	800b21c <HAL_SAI_Transmit_DMA+0x14c>
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	2201      	movs	r2, #1
 800b114:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->pBuffPtr = pData;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	68ba      	ldr	r2, [r7, #8]
 800b11c:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	88fa      	ldrh	r2, [r7, #6]
 800b122:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	88fa      	ldrh	r2, [r7, #6]
 800b12a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	2200      	movs	r2, #0
 800b132:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2212      	movs	r2, #18
 800b13a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b142:	4a38      	ldr	r2, [pc, #224]	; (800b224 <HAL_SAI_Transmit_DMA+0x154>)
 800b144:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b14a:	4a37      	ldr	r2, [pc, #220]	; (800b228 <HAL_SAI_Transmit_DMA+0x158>)
 800b14c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b152:	4a36      	ldr	r2, [pc, #216]	; (800b22c <HAL_SAI_Transmit_DMA+0x15c>)
 800b154:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b15a:	2200      	movs	r2, #0
 800b15c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b166:	4619      	mov	r1, r3
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	331c      	adds	r3, #28
 800b16e:	461a      	mov	r2, r3
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800b176:	f7f9 fc91 	bl	8004a9c <HAL_DMA_Start_IT>
 800b17a:	4603      	mov	r3, r0
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d005      	beq.n	800b18c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2200      	movs	r2, #0
 800b184:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 800b188:	2301      	movs	r3, #1
 800b18a:	e047      	b.n	800b21c <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800b18c:	2100      	movs	r1, #0
 800b18e:	68f8      	ldr	r0, [r7, #12]
 800b190:	f000 fa10 	bl	800b5b4 <SAI_InterruptFlag>
 800b194:	4601      	mov	r1, r0
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	691a      	ldr	r2, [r3, #16]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	430a      	orrs	r2, r1
 800b1a2:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800b1b2:	601a      	str	r2, [r3, #0]

    /* Wait untill FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800b1b4:	e015      	b.n	800b1e2 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800b1b6:	f7f8 fd31 	bl	8003c1c <HAL_GetTick>
 800b1ba:	4602      	mov	r2, r0
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	1ad3      	subs	r3, r2, r3
 800b1c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b1c4:	d90d      	bls.n	800b1e2 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b1cc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	2200      	movs	r2, #0
 800b1da:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800b1de:	2303      	movs	r3, #3
 800b1e0:	e01c      	b.n	800b21c <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	695b      	ldr	r3, [r3, #20]
 800b1e8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d0e2      	beq.n	800b1b6 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d107      	bne.n	800b20e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	681a      	ldr	r2, [r3, #0]
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b20c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2200      	movs	r2, #0
 800b212:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800b216:	2300      	movs	r3, #0
 800b218:	e000      	b.n	800b21c <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800b21a:	2302      	movs	r3, #2
  }
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3718      	adds	r7, #24
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}
 800b224:	0800b6f7 	.word	0x0800b6f7
 800b228:	0800b699 	.word	0x0800b699
 800b22c:	0800b713 	.word	0x0800b713

0800b230 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b086      	sub	sp, #24
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	2b00      	cmp	r3, #0
 800b242:	f000 8192 	beq.w	800b56a <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	695b      	ldr	r3, [r3, #20]
 800b24c:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	691b      	ldr	r3, [r3, #16]
 800b254:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800b25e:	697b      	ldr	r3, [r7, #20]
 800b260:	f003 0308 	and.w	r3, r3, #8
 800b264:	2b00      	cmp	r3, #0
 800b266:	d009      	beq.n	800b27c <HAL_SAI_IRQHandler+0x4c>
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	f003 0308 	and.w	r3, r3, #8
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d004      	beq.n	800b27c <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	4798      	blx	r3
 800b27a:	e176      	b.n	800b56a <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	f003 0301 	and.w	r3, r3, #1
 800b282:	2b00      	cmp	r3, #0
 800b284:	d01e      	beq.n	800b2c4 <HAL_SAI_IRQHandler+0x94>
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	f003 0301 	and.w	r3, r3, #1
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d019      	beq.n	800b2c4 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	2201      	movs	r2, #1
 800b296:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	2b22      	cmp	r3, #34	; 0x22
 800b2a2:	d101      	bne.n	800b2a8 <HAL_SAI_IRQHandler+0x78>
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	e000      	b.n	800b2aa <HAL_SAI_IRQHandler+0x7a>
 800b2a8:	2302      	movs	r3, #2
 800b2aa:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	431a      	orrs	r2, r3
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 f96f 	bl	800b5a0 <HAL_SAI_ErrorCallback>
 800b2c2:	e152      	b.n	800b56a <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	f003 0302 	and.w	r3, r3, #2
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d011      	beq.n	800b2f2 <HAL_SAI_IRQHandler+0xc2>
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	f003 0302 	and.w	r3, r3, #2
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d00c      	beq.n	800b2f2 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	2202      	movs	r2, #2
 800b2de:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	f000 8140 	beq.w	800b56a <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b2ee:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800b2f0:	e13b      	b.n	800b56a <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	f003 0320 	and.w	r3, r3, #32
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d055      	beq.n	800b3a8 <HAL_SAI_IRQHandler+0x178>
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	f003 0320 	and.w	r3, r3, #32
 800b302:	2b00      	cmp	r3, #0
 800b304:	d050      	beq.n	800b3a8 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	2220      	movs	r2, #32
 800b30c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b314:	f043 0204 	orr.w	r2, r3, #4
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b324:	2b00      	cmp	r3, #0
 800b326:	d038      	beq.n	800b39a <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d016      	beq.n	800b35e <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b334:	4a8f      	ldr	r2, [pc, #572]	; (800b574 <HAL_SAI_IRQHandler+0x344>)
 800b336:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b33c:	4618      	mov	r0, r3
 800b33e:	f7f9 fc4b 	bl	8004bd8 <HAL_DMA_Abort_IT>
 800b342:	4603      	mov	r3, r0
 800b344:	2b00      	cmp	r3, #0
 800b346:	d00a      	beq.n	800b35e <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b34e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f000 f921 	bl	800b5a0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b362:	2b00      	cmp	r3, #0
 800b364:	f000 80fc 	beq.w	800b560 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b36c:	4a81      	ldr	r2, [pc, #516]	; (800b574 <HAL_SAI_IRQHandler+0x344>)
 800b36e:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b374:	4618      	mov	r0, r3
 800b376:	f7f9 fc2f 	bl	8004bd8 <HAL_DMA_Abort_IT>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	f000 80ef 	beq.w	800b560 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b388:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800b392:	6878      	ldr	r0, [r7, #4]
 800b394:	f000 f904 	bl	800b5a0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b398:	e0e2      	b.n	800b560 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f7ff fe32 	bl	800b004 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f000 f8fd 	bl	800b5a0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b3a6:	e0db      	b.n	800b560 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d055      	beq.n	800b45e <HAL_SAI_IRQHandler+0x22e>
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d050      	beq.n	800b45e <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2240      	movs	r2, #64	; 0x40
 800b3c2:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b3ca:	f043 0208 	orr.w	r2, r3, #8
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d038      	beq.n	800b450 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d016      	beq.n	800b414 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3ea:	4a62      	ldr	r2, [pc, #392]	; (800b574 <HAL_SAI_IRQHandler+0x344>)
 800b3ec:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f7f9 fbf0 	bl	8004bd8 <HAL_DMA_Abort_IT>
 800b3f8:	4603      	mov	r3, r0
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d00a      	beq.n	800b414 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b404:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800b40e:	6878      	ldr	r0, [r7, #4]
 800b410:	f000 f8c6 	bl	800b5a0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b418:	2b00      	cmp	r3, #0
 800b41a:	f000 80a3 	beq.w	800b564 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b422:	4a54      	ldr	r2, [pc, #336]	; (800b574 <HAL_SAI_IRQHandler+0x344>)
 800b424:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b42a:	4618      	mov	r0, r3
 800b42c:	f7f9 fbd4 	bl	8004bd8 <HAL_DMA_Abort_IT>
 800b430:	4603      	mov	r3, r0
 800b432:	2b00      	cmp	r3, #0
 800b434:	f000 8096 	beq.w	800b564 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b43e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f000 f8a9 	bl	800b5a0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b44e:	e089      	b.n	800b564 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f7ff fdd7 	bl	800b004 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 f8a2 	bl	800b5a0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b45c:	e082      	b.n	800b564 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	f003 0304 	and.w	r3, r3, #4
 800b464:	2b00      	cmp	r3, #0
 800b466:	d061      	beq.n	800b52c <HAL_SAI_IRQHandler+0x2fc>
 800b468:	693b      	ldr	r3, [r7, #16]
 800b46a:	f003 0304 	and.w	r3, r3, #4
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d05c      	beq.n	800b52c <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2204      	movs	r2, #4
 800b478:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b480:	f043 0220 	orr.w	r2, r3, #32
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b490:	2b00      	cmp	r3, #0
 800b492:	d036      	beq.n	800b502 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d016      	beq.n	800b4ca <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4a0:	4a34      	ldr	r2, [pc, #208]	; (800b574 <HAL_SAI_IRQHandler+0x344>)
 800b4a2:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	f7f9 fb95 	bl	8004bd8 <HAL_DMA_Abort_IT>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d00a      	beq.n	800b4ca <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b4ba:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f000 f86b 	bl	800b5a0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d04a      	beq.n	800b568 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4d6:	4a27      	ldr	r2, [pc, #156]	; (800b574 <HAL_SAI_IRQHandler+0x344>)
 800b4d8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7f9 fb7a 	bl	8004bd8 <HAL_DMA_Abort_IT>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d03e      	beq.n	800b568 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b4f0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f000 f850 	bl	800b5a0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b500:	e032      	b.n	800b568 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2200      	movs	r2, #0
 800b508:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	f04f 32ff 	mov.w	r2, #4294967295
 800b512:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	2201      	movs	r2, #1
 800b518:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2200      	movs	r2, #0
 800b520:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f000 f83b 	bl	800b5a0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b52a:	e01d      	b.n	800b568 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	f003 0310 	and.w	r3, r3, #16
 800b532:	2b00      	cmp	r3, #0
 800b534:	d019      	beq.n	800b56a <HAL_SAI_IRQHandler+0x33a>
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	f003 0310 	and.w	r3, r3, #16
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d014      	beq.n	800b56a <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	2210      	movs	r2, #16
 800b546:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b54e:	f043 0210 	orr.w	r2, r3, #16
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f000 f821 	bl	800b5a0 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800b55e:	e004      	b.n	800b56a <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b560:	bf00      	nop
 800b562:	e002      	b.n	800b56a <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b564:	bf00      	nop
 800b566:	e000      	b.n	800b56a <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b568:	bf00      	nop
}
 800b56a:	bf00      	nop
 800b56c:	3718      	adds	r7, #24
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	0800b765 	.word	0x0800b765

0800b578 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800b578:	b480      	push	{r7}
 800b57a:	b083      	sub	sp, #12
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 800b580:	bf00      	nop
 800b582:	370c      	adds	r7, #12
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr

0800b58c <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800b58c:	b480      	push	{r7}
 800b58e:	b083      	sub	sp, #12
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b594:	bf00      	nop
 800b596:	370c      	adds	r7, #12
 800b598:	46bd      	mov	sp, r7
 800b59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59e:	4770      	bx	lr

0800b5a0 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b083      	sub	sp, #12
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800b5a8:	bf00      	nop
 800b5aa:	370c      	adds	r7, #12
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b085      	sub	sp, #20
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
 800b5bc:	460b      	mov	r3, r1
 800b5be:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800b5c4:	78fb      	ldrb	r3, [r7, #3]
 800b5c6:	2b01      	cmp	r3, #1
 800b5c8:	d103      	bne.n	800b5d2 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f043 0308 	orr.w	r3, r3, #8
 800b5d0:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5d6:	2b08      	cmp	r3, #8
 800b5d8:	d10b      	bne.n	800b5f2 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800b5de:	2b03      	cmp	r3, #3
 800b5e0:	d003      	beq.n	800b5ea <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	2b01      	cmp	r3, #1
 800b5e8:	d103      	bne.n	800b5f2 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	f043 0310 	orr.w	r3, r3, #16
 800b5f0:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	685b      	ldr	r3, [r3, #4]
 800b5f6:	2b03      	cmp	r3, #3
 800b5f8:	d003      	beq.n	800b602 <SAI_InterruptFlag+0x4e>
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	685b      	ldr	r3, [r3, #4]
 800b5fe:	2b02      	cmp	r3, #2
 800b600:	d104      	bne.n	800b60c <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b608:	60fb      	str	r3, [r7, #12]
 800b60a:	e003      	b.n	800b614 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f043 0304 	orr.w	r3, r3, #4
 800b612:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800b614:	68fb      	ldr	r3, [r7, #12]
}
 800b616:	4618      	mov	r0, r3
 800b618:	3714      	adds	r7, #20
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
	...

0800b624 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800b624:	b480      	push	{r7}
 800b626:	b085      	sub	sp, #20
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800b62c:	4b18      	ldr	r3, [pc, #96]	; (800b690 <SAI_Disable+0x6c>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4a18      	ldr	r2, [pc, #96]	; (800b694 <SAI_Disable+0x70>)
 800b632:	fba2 2303 	umull	r2, r3, r2, r3
 800b636:	0b1b      	lsrs	r3, r3, #12
 800b638:	009b      	lsls	r3, r3, #2
 800b63a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800b63c:	2300      	movs	r3, #0
 800b63e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b64e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d10a      	bne.n	800b66c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b65c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800b666:	2303      	movs	r3, #3
 800b668:	72fb      	strb	r3, [r7, #11]
      break;
 800b66a:	e009      	b.n	800b680 <SAI_Disable+0x5c>
    }
    count--;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	3b01      	subs	r3, #1
 800b670:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d1e7      	bne.n	800b650 <SAI_Disable+0x2c>

  return status;
 800b680:	7afb      	ldrb	r3, [r7, #11]
}
 800b682:	4618      	mov	r0, r3
 800b684:	3714      	adds	r7, #20
 800b686:	46bd      	mov	sp, r7
 800b688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68c:	4770      	bx	lr
 800b68e:	bf00      	nop
 800b690:	20000058 	.word	0x20000058
 800b694:	95cbec1b 	.word	0x95cbec1b

0800b698 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6a4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	69db      	ldr	r3, [r3, #28]
 800b6aa:	2b20      	cmp	r3, #32
 800b6ac:	d01c      	beq.n	800b6e8 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	681a      	ldr	r2, [r3, #0]
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b6c4:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	68f8      	ldr	r0, [r7, #12]
 800b6ca:	f7ff ff73 	bl	800b5b4 <SAI_InterruptFlag>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	43d9      	mvns	r1, r3
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	691a      	ldr	r2, [r3, #16]
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	400a      	ands	r2, r1
 800b6de:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800b6e8:	68f8      	ldr	r0, [r7, #12]
 800b6ea:	f7ff ff45 	bl	800b578 <HAL_SAI_TxCpltCallback>
#endif
}
 800b6ee:	bf00      	nop
 800b6f0:	3710      	adds	r7, #16
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}

0800b6f6 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b6f6:	b580      	push	{r7, lr}
 800b6f8:	b084      	sub	sp, #16
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b702:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800b704:	68f8      	ldr	r0, [r7, #12]
 800b706:	f7ff ff41 	bl	800b58c <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800b70a:	bf00      	nop
 800b70c:	3710      	adds	r7, #16
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}

0800b712 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b712:	b580      	push	{r7, lr}
 800b714:	b084      	sub	sp, #16
 800b716:	af00      	add	r7, sp, #0
 800b718:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b71e:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b726:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b73e:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 800b740:	68f8      	ldr	r0, [r7, #12]
 800b742:	f7ff ff6f 	bl	800b624 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2201      	movs	r2, #1
 800b74a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2200      	movs	r2, #0
 800b752:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800b756:	68f8      	ldr	r0, [r7, #12]
 800b758:	f7ff ff22 	bl	800b5a0 <HAL_SAI_ErrorCallback>
#endif
}
 800b75c:	bf00      	nop
 800b75e:	3710      	adds	r7, #16
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}

0800b764 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b084      	sub	sp, #16
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b770:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	681a      	ldr	r2, [r3, #0]
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b780:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	2200      	movs	r2, #0
 800b788:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f04f 32ff 	mov.w	r2, #4294967295
 800b792:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b79a:	2b20      	cmp	r3, #32
 800b79c:	d00a      	beq.n	800b7b4 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800b79e:	68f8      	ldr	r0, [r7, #12]
 800b7a0:	f7ff ff40 	bl	800b624 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	685a      	ldr	r2, [r3, #4]
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f042 0208 	orr.w	r2, r2, #8
 800b7b2:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800b7c4:	68f8      	ldr	r0, [r7, #12]
 800b7c6:	f7ff feeb 	bl	800b5a0 <HAL_SAI_ErrorCallback>
#endif
}
 800b7ca:	bf00      	nop
 800b7cc:	3710      	adds	r7, #16
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}

0800b7d2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b7d2:	b580      	push	{r7, lr}
 800b7d4:	b084      	sub	sp, #16
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d101      	bne.n	800b7e4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	e095      	b.n	800b910 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d108      	bne.n	800b7fe <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	685b      	ldr	r3, [r3, #4]
 800b7f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b7f4:	d009      	beq.n	800b80a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	61da      	str	r2, [r3, #28]
 800b7fc:	e005      	b.n	800b80a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2200      	movs	r2, #0
 800b808:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2200      	movs	r2, #0
 800b80e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b816:	b2db      	uxtb	r3, r3
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d106      	bne.n	800b82a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	2200      	movs	r2, #0
 800b820:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b824:	6878      	ldr	r0, [r7, #4]
 800b826:	f7f6 fba7 	bl	8001f78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	2202      	movs	r2, #2
 800b82e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	681a      	ldr	r2, [r3, #0]
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b840:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	68db      	ldr	r3, [r3, #12]
 800b846:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b84a:	d902      	bls.n	800b852 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b84c:	2300      	movs	r3, #0
 800b84e:	60fb      	str	r3, [r7, #12]
 800b850:	e002      	b.n	800b858 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b852:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b856:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	68db      	ldr	r3, [r3, #12]
 800b85c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b860:	d007      	beq.n	800b872 <HAL_SPI_Init+0xa0>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	68db      	ldr	r3, [r3, #12]
 800b866:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b86a:	d002      	beq.n	800b872 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2200      	movs	r2, #0
 800b870:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	689b      	ldr	r3, [r3, #8]
 800b87e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b882:	431a      	orrs	r2, r3
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	691b      	ldr	r3, [r3, #16]
 800b888:	f003 0302 	and.w	r3, r3, #2
 800b88c:	431a      	orrs	r2, r3
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	695b      	ldr	r3, [r3, #20]
 800b892:	f003 0301 	and.w	r3, r3, #1
 800b896:	431a      	orrs	r2, r3
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	699b      	ldr	r3, [r3, #24]
 800b89c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b8a0:	431a      	orrs	r2, r3
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	69db      	ldr	r3, [r3, #28]
 800b8a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b8aa:	431a      	orrs	r2, r3
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6a1b      	ldr	r3, [r3, #32]
 800b8b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8b4:	ea42 0103 	orr.w	r1, r2, r3
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	430a      	orrs	r2, r1
 800b8c6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	699b      	ldr	r3, [r3, #24]
 800b8cc:	0c1b      	lsrs	r3, r3, #16
 800b8ce:	f003 0204 	and.w	r2, r3, #4
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8d6:	f003 0310 	and.w	r3, r3, #16
 800b8da:	431a      	orrs	r2, r3
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8e0:	f003 0308 	and.w	r3, r3, #8
 800b8e4:	431a      	orrs	r2, r3
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	68db      	ldr	r3, [r3, #12]
 800b8ea:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b8ee:	ea42 0103 	orr.w	r1, r2, r3
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	430a      	orrs	r2, r1
 800b8fe:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2200      	movs	r2, #0
 800b904:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2201      	movs	r2, #1
 800b90a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b90e:	2300      	movs	r3, #0
}
 800b910:	4618      	mov	r0, r3
 800b912:	3710      	adds	r7, #16
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b082      	sub	sp, #8
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d101      	bne.n	800b92a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b926:	2301      	movs	r3, #1
 800b928:	e040      	b.n	800b9ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d106      	bne.n	800b940 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2200      	movs	r2, #0
 800b936:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f7f8 f890 	bl	8003a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2224      	movs	r2, #36	; 0x24
 800b944:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	681a      	ldr	r2, [r3, #0]
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f022 0201 	bic.w	r2, r2, #1
 800b954:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b956:	6878      	ldr	r0, [r7, #4]
 800b958:	f000 f82c 	bl	800b9b4 <UART_SetConfig>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d101      	bne.n	800b966 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b962:	2301      	movs	r3, #1
 800b964:	e022      	b.n	800b9ac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d002      	beq.n	800b974 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f000 faaa 	bl	800bec8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	685a      	ldr	r2, [r3, #4]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b982:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	689a      	ldr	r2, [r3, #8]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b992:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	681a      	ldr	r2, [r3, #0]
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f042 0201 	orr.w	r2, r2, #1
 800b9a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f000 fb31 	bl	800c00c <UART_CheckIdleState>
 800b9aa:	4603      	mov	r3, r0
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3708      	adds	r7, #8
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b9b4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800b9b8:	b088      	sub	sp, #32
 800b9ba:	af00      	add	r7, sp, #0
 800b9bc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b9be:	2300      	movs	r3, #0
 800b9c0:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	689a      	ldr	r2, [r3, #8]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	691b      	ldr	r3, [r3, #16]
 800b9ca:	431a      	orrs	r2, r3
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	695b      	ldr	r3, [r3, #20]
 800b9d0:	431a      	orrs	r2, r3
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	69db      	ldr	r3, [r3, #28]
 800b9d6:	4313      	orrs	r3, r2
 800b9d8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	681a      	ldr	r2, [r3, #0]
 800b9e0:	4bac      	ldr	r3, [pc, #688]	; (800bc94 <UART_SetConfig+0x2e0>)
 800b9e2:	4013      	ands	r3, r2
 800b9e4:	687a      	ldr	r2, [r7, #4]
 800b9e6:	6812      	ldr	r2, [r2, #0]
 800b9e8:	69f9      	ldr	r1, [r7, #28]
 800b9ea:	430b      	orrs	r3, r1
 800b9ec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	685b      	ldr	r3, [r3, #4]
 800b9f4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	68da      	ldr	r2, [r3, #12]
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	430a      	orrs	r2, r1
 800ba02:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	699b      	ldr	r3, [r3, #24]
 800ba08:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	4aa2      	ldr	r2, [pc, #648]	; (800bc98 <UART_SetConfig+0x2e4>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d004      	beq.n	800ba1e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6a1b      	ldr	r3, [r3, #32]
 800ba18:	69fa      	ldr	r2, [r7, #28]
 800ba1a:	4313      	orrs	r3, r2
 800ba1c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	69fa      	ldr	r2, [r7, #28]
 800ba2e:	430a      	orrs	r2, r1
 800ba30:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	4a99      	ldr	r2, [pc, #612]	; (800bc9c <UART_SetConfig+0x2e8>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d121      	bne.n	800ba80 <UART_SetConfig+0xcc>
 800ba3c:	4b98      	ldr	r3, [pc, #608]	; (800bca0 <UART_SetConfig+0x2ec>)
 800ba3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba42:	f003 0303 	and.w	r3, r3, #3
 800ba46:	2b03      	cmp	r3, #3
 800ba48:	d816      	bhi.n	800ba78 <UART_SetConfig+0xc4>
 800ba4a:	a201      	add	r2, pc, #4	; (adr r2, 800ba50 <UART_SetConfig+0x9c>)
 800ba4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba50:	0800ba61 	.word	0x0800ba61
 800ba54:	0800ba6d 	.word	0x0800ba6d
 800ba58:	0800ba67 	.word	0x0800ba67
 800ba5c:	0800ba73 	.word	0x0800ba73
 800ba60:	2301      	movs	r3, #1
 800ba62:	76fb      	strb	r3, [r7, #27]
 800ba64:	e0e8      	b.n	800bc38 <UART_SetConfig+0x284>
 800ba66:	2302      	movs	r3, #2
 800ba68:	76fb      	strb	r3, [r7, #27]
 800ba6a:	e0e5      	b.n	800bc38 <UART_SetConfig+0x284>
 800ba6c:	2304      	movs	r3, #4
 800ba6e:	76fb      	strb	r3, [r7, #27]
 800ba70:	e0e2      	b.n	800bc38 <UART_SetConfig+0x284>
 800ba72:	2308      	movs	r3, #8
 800ba74:	76fb      	strb	r3, [r7, #27]
 800ba76:	e0df      	b.n	800bc38 <UART_SetConfig+0x284>
 800ba78:	2310      	movs	r3, #16
 800ba7a:	76fb      	strb	r3, [r7, #27]
 800ba7c:	bf00      	nop
 800ba7e:	e0db      	b.n	800bc38 <UART_SetConfig+0x284>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	4a87      	ldr	r2, [pc, #540]	; (800bca4 <UART_SetConfig+0x2f0>)
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d134      	bne.n	800baf4 <UART_SetConfig+0x140>
 800ba8a:	4b85      	ldr	r3, [pc, #532]	; (800bca0 <UART_SetConfig+0x2ec>)
 800ba8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba90:	f003 030c 	and.w	r3, r3, #12
 800ba94:	2b0c      	cmp	r3, #12
 800ba96:	d829      	bhi.n	800baec <UART_SetConfig+0x138>
 800ba98:	a201      	add	r2, pc, #4	; (adr r2, 800baa0 <UART_SetConfig+0xec>)
 800ba9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba9e:	bf00      	nop
 800baa0:	0800bad5 	.word	0x0800bad5
 800baa4:	0800baed 	.word	0x0800baed
 800baa8:	0800baed 	.word	0x0800baed
 800baac:	0800baed 	.word	0x0800baed
 800bab0:	0800bae1 	.word	0x0800bae1
 800bab4:	0800baed 	.word	0x0800baed
 800bab8:	0800baed 	.word	0x0800baed
 800babc:	0800baed 	.word	0x0800baed
 800bac0:	0800badb 	.word	0x0800badb
 800bac4:	0800baed 	.word	0x0800baed
 800bac8:	0800baed 	.word	0x0800baed
 800bacc:	0800baed 	.word	0x0800baed
 800bad0:	0800bae7 	.word	0x0800bae7
 800bad4:	2300      	movs	r3, #0
 800bad6:	76fb      	strb	r3, [r7, #27]
 800bad8:	e0ae      	b.n	800bc38 <UART_SetConfig+0x284>
 800bada:	2302      	movs	r3, #2
 800badc:	76fb      	strb	r3, [r7, #27]
 800bade:	e0ab      	b.n	800bc38 <UART_SetConfig+0x284>
 800bae0:	2304      	movs	r3, #4
 800bae2:	76fb      	strb	r3, [r7, #27]
 800bae4:	e0a8      	b.n	800bc38 <UART_SetConfig+0x284>
 800bae6:	2308      	movs	r3, #8
 800bae8:	76fb      	strb	r3, [r7, #27]
 800baea:	e0a5      	b.n	800bc38 <UART_SetConfig+0x284>
 800baec:	2310      	movs	r3, #16
 800baee:	76fb      	strb	r3, [r7, #27]
 800baf0:	bf00      	nop
 800baf2:	e0a1      	b.n	800bc38 <UART_SetConfig+0x284>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	4a6b      	ldr	r2, [pc, #428]	; (800bca8 <UART_SetConfig+0x2f4>)
 800bafa:	4293      	cmp	r3, r2
 800bafc:	d120      	bne.n	800bb40 <UART_SetConfig+0x18c>
 800bafe:	4b68      	ldr	r3, [pc, #416]	; (800bca0 <UART_SetConfig+0x2ec>)
 800bb00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb04:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bb08:	2b10      	cmp	r3, #16
 800bb0a:	d00f      	beq.n	800bb2c <UART_SetConfig+0x178>
 800bb0c:	2b10      	cmp	r3, #16
 800bb0e:	d802      	bhi.n	800bb16 <UART_SetConfig+0x162>
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d005      	beq.n	800bb20 <UART_SetConfig+0x16c>
 800bb14:	e010      	b.n	800bb38 <UART_SetConfig+0x184>
 800bb16:	2b20      	cmp	r3, #32
 800bb18:	d005      	beq.n	800bb26 <UART_SetConfig+0x172>
 800bb1a:	2b30      	cmp	r3, #48	; 0x30
 800bb1c:	d009      	beq.n	800bb32 <UART_SetConfig+0x17e>
 800bb1e:	e00b      	b.n	800bb38 <UART_SetConfig+0x184>
 800bb20:	2300      	movs	r3, #0
 800bb22:	76fb      	strb	r3, [r7, #27]
 800bb24:	e088      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb26:	2302      	movs	r3, #2
 800bb28:	76fb      	strb	r3, [r7, #27]
 800bb2a:	e085      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb2c:	2304      	movs	r3, #4
 800bb2e:	76fb      	strb	r3, [r7, #27]
 800bb30:	e082      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb32:	2308      	movs	r3, #8
 800bb34:	76fb      	strb	r3, [r7, #27]
 800bb36:	e07f      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb38:	2310      	movs	r3, #16
 800bb3a:	76fb      	strb	r3, [r7, #27]
 800bb3c:	bf00      	nop
 800bb3e:	e07b      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a59      	ldr	r2, [pc, #356]	; (800bcac <UART_SetConfig+0x2f8>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d120      	bne.n	800bb8c <UART_SetConfig+0x1d8>
 800bb4a:	4b55      	ldr	r3, [pc, #340]	; (800bca0 <UART_SetConfig+0x2ec>)
 800bb4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb50:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bb54:	2b40      	cmp	r3, #64	; 0x40
 800bb56:	d00f      	beq.n	800bb78 <UART_SetConfig+0x1c4>
 800bb58:	2b40      	cmp	r3, #64	; 0x40
 800bb5a:	d802      	bhi.n	800bb62 <UART_SetConfig+0x1ae>
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d005      	beq.n	800bb6c <UART_SetConfig+0x1b8>
 800bb60:	e010      	b.n	800bb84 <UART_SetConfig+0x1d0>
 800bb62:	2b80      	cmp	r3, #128	; 0x80
 800bb64:	d005      	beq.n	800bb72 <UART_SetConfig+0x1be>
 800bb66:	2bc0      	cmp	r3, #192	; 0xc0
 800bb68:	d009      	beq.n	800bb7e <UART_SetConfig+0x1ca>
 800bb6a:	e00b      	b.n	800bb84 <UART_SetConfig+0x1d0>
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	76fb      	strb	r3, [r7, #27]
 800bb70:	e062      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb72:	2302      	movs	r3, #2
 800bb74:	76fb      	strb	r3, [r7, #27]
 800bb76:	e05f      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb78:	2304      	movs	r3, #4
 800bb7a:	76fb      	strb	r3, [r7, #27]
 800bb7c:	e05c      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb7e:	2308      	movs	r3, #8
 800bb80:	76fb      	strb	r3, [r7, #27]
 800bb82:	e059      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb84:	2310      	movs	r3, #16
 800bb86:	76fb      	strb	r3, [r7, #27]
 800bb88:	bf00      	nop
 800bb8a:	e055      	b.n	800bc38 <UART_SetConfig+0x284>
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4a47      	ldr	r2, [pc, #284]	; (800bcb0 <UART_SetConfig+0x2fc>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d124      	bne.n	800bbe0 <UART_SetConfig+0x22c>
 800bb96:	4b42      	ldr	r3, [pc, #264]	; (800bca0 <UART_SetConfig+0x2ec>)
 800bb98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bba0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bba4:	d012      	beq.n	800bbcc <UART_SetConfig+0x218>
 800bba6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bbaa:	d802      	bhi.n	800bbb2 <UART_SetConfig+0x1fe>
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d007      	beq.n	800bbc0 <UART_SetConfig+0x20c>
 800bbb0:	e012      	b.n	800bbd8 <UART_SetConfig+0x224>
 800bbb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bbb6:	d006      	beq.n	800bbc6 <UART_SetConfig+0x212>
 800bbb8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bbbc:	d009      	beq.n	800bbd2 <UART_SetConfig+0x21e>
 800bbbe:	e00b      	b.n	800bbd8 <UART_SetConfig+0x224>
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	76fb      	strb	r3, [r7, #27]
 800bbc4:	e038      	b.n	800bc38 <UART_SetConfig+0x284>
 800bbc6:	2302      	movs	r3, #2
 800bbc8:	76fb      	strb	r3, [r7, #27]
 800bbca:	e035      	b.n	800bc38 <UART_SetConfig+0x284>
 800bbcc:	2304      	movs	r3, #4
 800bbce:	76fb      	strb	r3, [r7, #27]
 800bbd0:	e032      	b.n	800bc38 <UART_SetConfig+0x284>
 800bbd2:	2308      	movs	r3, #8
 800bbd4:	76fb      	strb	r3, [r7, #27]
 800bbd6:	e02f      	b.n	800bc38 <UART_SetConfig+0x284>
 800bbd8:	2310      	movs	r3, #16
 800bbda:	76fb      	strb	r3, [r7, #27]
 800bbdc:	bf00      	nop
 800bbde:	e02b      	b.n	800bc38 <UART_SetConfig+0x284>
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	4a2c      	ldr	r2, [pc, #176]	; (800bc98 <UART_SetConfig+0x2e4>)
 800bbe6:	4293      	cmp	r3, r2
 800bbe8:	d124      	bne.n	800bc34 <UART_SetConfig+0x280>
 800bbea:	4b2d      	ldr	r3, [pc, #180]	; (800bca0 <UART_SetConfig+0x2ec>)
 800bbec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbf0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800bbf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbf8:	d012      	beq.n	800bc20 <UART_SetConfig+0x26c>
 800bbfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbfe:	d802      	bhi.n	800bc06 <UART_SetConfig+0x252>
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d007      	beq.n	800bc14 <UART_SetConfig+0x260>
 800bc04:	e012      	b.n	800bc2c <UART_SetConfig+0x278>
 800bc06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bc0a:	d006      	beq.n	800bc1a <UART_SetConfig+0x266>
 800bc0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bc10:	d009      	beq.n	800bc26 <UART_SetConfig+0x272>
 800bc12:	e00b      	b.n	800bc2c <UART_SetConfig+0x278>
 800bc14:	2300      	movs	r3, #0
 800bc16:	76fb      	strb	r3, [r7, #27]
 800bc18:	e00e      	b.n	800bc38 <UART_SetConfig+0x284>
 800bc1a:	2302      	movs	r3, #2
 800bc1c:	76fb      	strb	r3, [r7, #27]
 800bc1e:	e00b      	b.n	800bc38 <UART_SetConfig+0x284>
 800bc20:	2304      	movs	r3, #4
 800bc22:	76fb      	strb	r3, [r7, #27]
 800bc24:	e008      	b.n	800bc38 <UART_SetConfig+0x284>
 800bc26:	2308      	movs	r3, #8
 800bc28:	76fb      	strb	r3, [r7, #27]
 800bc2a:	e005      	b.n	800bc38 <UART_SetConfig+0x284>
 800bc2c:	2310      	movs	r3, #16
 800bc2e:	76fb      	strb	r3, [r7, #27]
 800bc30:	bf00      	nop
 800bc32:	e001      	b.n	800bc38 <UART_SetConfig+0x284>
 800bc34:	2310      	movs	r3, #16
 800bc36:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	4a16      	ldr	r2, [pc, #88]	; (800bc98 <UART_SetConfig+0x2e4>)
 800bc3e:	4293      	cmp	r3, r2
 800bc40:	f040 8087 	bne.w	800bd52 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bc44:	7efb      	ldrb	r3, [r7, #27]
 800bc46:	2b08      	cmp	r3, #8
 800bc48:	d836      	bhi.n	800bcb8 <UART_SetConfig+0x304>
 800bc4a:	a201      	add	r2, pc, #4	; (adr r2, 800bc50 <UART_SetConfig+0x29c>)
 800bc4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc50:	0800bc75 	.word	0x0800bc75
 800bc54:	0800bcb9 	.word	0x0800bcb9
 800bc58:	0800bc7d 	.word	0x0800bc7d
 800bc5c:	0800bcb9 	.word	0x0800bcb9
 800bc60:	0800bc83 	.word	0x0800bc83
 800bc64:	0800bcb9 	.word	0x0800bcb9
 800bc68:	0800bcb9 	.word	0x0800bcb9
 800bc6c:	0800bcb9 	.word	0x0800bcb9
 800bc70:	0800bc8b 	.word	0x0800bc8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc74:	f7fd fd40 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800bc78:	6178      	str	r0, [r7, #20]
        break;
 800bc7a:	e022      	b.n	800bcc2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bc7c:	4b0d      	ldr	r3, [pc, #52]	; (800bcb4 <UART_SetConfig+0x300>)
 800bc7e:	617b      	str	r3, [r7, #20]
        break;
 800bc80:	e01f      	b.n	800bcc2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bc82:	f7fd fca3 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800bc86:	6178      	str	r0, [r7, #20]
        break;
 800bc88:	e01b      	b.n	800bcc2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bc8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bc8e:	617b      	str	r3, [r7, #20]
        break;
 800bc90:	e017      	b.n	800bcc2 <UART_SetConfig+0x30e>
 800bc92:	bf00      	nop
 800bc94:	efff69f3 	.word	0xefff69f3
 800bc98:	40008000 	.word	0x40008000
 800bc9c:	40013800 	.word	0x40013800
 800bca0:	40021000 	.word	0x40021000
 800bca4:	40004400 	.word	0x40004400
 800bca8:	40004800 	.word	0x40004800
 800bcac:	40004c00 	.word	0x40004c00
 800bcb0:	40005000 	.word	0x40005000
 800bcb4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800bcbc:	2301      	movs	r3, #1
 800bcbe:	76bb      	strb	r3, [r7, #26]
        break;
 800bcc0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	f000 80f1 	beq.w	800beac <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	685a      	ldr	r2, [r3, #4]
 800bcce:	4613      	mov	r3, r2
 800bcd0:	005b      	lsls	r3, r3, #1
 800bcd2:	4413      	add	r3, r2
 800bcd4:	697a      	ldr	r2, [r7, #20]
 800bcd6:	429a      	cmp	r2, r3
 800bcd8:	d305      	bcc.n	800bce6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	685b      	ldr	r3, [r3, #4]
 800bcde:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800bce0:	697a      	ldr	r2, [r7, #20]
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d902      	bls.n	800bcec <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800bce6:	2301      	movs	r3, #1
 800bce8:	76bb      	strb	r3, [r7, #26]
 800bcea:	e0df      	b.n	800beac <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	4619      	mov	r1, r3
 800bcf0:	f04f 0200 	mov.w	r2, #0
 800bcf4:	f04f 0300 	mov.w	r3, #0
 800bcf8:	f04f 0400 	mov.w	r4, #0
 800bcfc:	0214      	lsls	r4, r2, #8
 800bcfe:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800bd02:	020b      	lsls	r3, r1, #8
 800bd04:	687a      	ldr	r2, [r7, #4]
 800bd06:	6852      	ldr	r2, [r2, #4]
 800bd08:	0852      	lsrs	r2, r2, #1
 800bd0a:	4611      	mov	r1, r2
 800bd0c:	f04f 0200 	mov.w	r2, #0
 800bd10:	eb13 0b01 	adds.w	fp, r3, r1
 800bd14:	eb44 0c02 	adc.w	ip, r4, r2
 800bd18:	4658      	mov	r0, fp
 800bd1a:	4661      	mov	r1, ip
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	685b      	ldr	r3, [r3, #4]
 800bd20:	f04f 0400 	mov.w	r4, #0
 800bd24:	461a      	mov	r2, r3
 800bd26:	4623      	mov	r3, r4
 800bd28:	f7f4 faa2 	bl	8000270 <__aeabi_uldivmod>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	460c      	mov	r4, r1
 800bd30:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bd38:	d308      	bcc.n	800bd4c <UART_SetConfig+0x398>
 800bd3a:	693b      	ldr	r3, [r7, #16]
 800bd3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bd40:	d204      	bcs.n	800bd4c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	693a      	ldr	r2, [r7, #16]
 800bd48:	60da      	str	r2, [r3, #12]
 800bd4a:	e0af      	b.n	800beac <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	76bb      	strb	r3, [r7, #26]
 800bd50:	e0ac      	b.n	800beac <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	69db      	ldr	r3, [r3, #28]
 800bd56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd5a:	d15b      	bne.n	800be14 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800bd5c:	7efb      	ldrb	r3, [r7, #27]
 800bd5e:	2b08      	cmp	r3, #8
 800bd60:	d827      	bhi.n	800bdb2 <UART_SetConfig+0x3fe>
 800bd62:	a201      	add	r2, pc, #4	; (adr r2, 800bd68 <UART_SetConfig+0x3b4>)
 800bd64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd68:	0800bd8d 	.word	0x0800bd8d
 800bd6c:	0800bd95 	.word	0x0800bd95
 800bd70:	0800bd9d 	.word	0x0800bd9d
 800bd74:	0800bdb3 	.word	0x0800bdb3
 800bd78:	0800bda3 	.word	0x0800bda3
 800bd7c:	0800bdb3 	.word	0x0800bdb3
 800bd80:	0800bdb3 	.word	0x0800bdb3
 800bd84:	0800bdb3 	.word	0x0800bdb3
 800bd88:	0800bdab 	.word	0x0800bdab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd8c:	f7fd fcb4 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800bd90:	6178      	str	r0, [r7, #20]
        break;
 800bd92:	e013      	b.n	800bdbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bd94:	f7fd fcc6 	bl	8009724 <HAL_RCC_GetPCLK2Freq>
 800bd98:	6178      	str	r0, [r7, #20]
        break;
 800bd9a:	e00f      	b.n	800bdbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bd9c:	4b49      	ldr	r3, [pc, #292]	; (800bec4 <UART_SetConfig+0x510>)
 800bd9e:	617b      	str	r3, [r7, #20]
        break;
 800bda0:	e00c      	b.n	800bdbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bda2:	f7fd fc13 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800bda6:	6178      	str	r0, [r7, #20]
        break;
 800bda8:	e008      	b.n	800bdbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bdaa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bdae:	617b      	str	r3, [r7, #20]
        break;
 800bdb0:	e004      	b.n	800bdbc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	76bb      	strb	r3, [r7, #26]
        break;
 800bdba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bdbc:	697b      	ldr	r3, [r7, #20]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d074      	beq.n	800beac <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800bdc2:	697b      	ldr	r3, [r7, #20]
 800bdc4:	005a      	lsls	r2, r3, #1
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	685b      	ldr	r3, [r3, #4]
 800bdca:	085b      	lsrs	r3, r3, #1
 800bdcc:	441a      	add	r2, r3
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	685b      	ldr	r3, [r3, #4]
 800bdd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bdda:	693b      	ldr	r3, [r7, #16]
 800bddc:	2b0f      	cmp	r3, #15
 800bdde:	d916      	bls.n	800be0e <UART_SetConfig+0x45a>
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bde6:	d212      	bcs.n	800be0e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	b29b      	uxth	r3, r3
 800bdec:	f023 030f 	bic.w	r3, r3, #15
 800bdf0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	085b      	lsrs	r3, r3, #1
 800bdf6:	b29b      	uxth	r3, r3
 800bdf8:	f003 0307 	and.w	r3, r3, #7
 800bdfc:	b29a      	uxth	r2, r3
 800bdfe:	89fb      	ldrh	r3, [r7, #14]
 800be00:	4313      	orrs	r3, r2
 800be02:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	89fa      	ldrh	r2, [r7, #14]
 800be0a:	60da      	str	r2, [r3, #12]
 800be0c:	e04e      	b.n	800beac <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800be0e:	2301      	movs	r3, #1
 800be10:	76bb      	strb	r3, [r7, #26]
 800be12:	e04b      	b.n	800beac <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800be14:	7efb      	ldrb	r3, [r7, #27]
 800be16:	2b08      	cmp	r3, #8
 800be18:	d827      	bhi.n	800be6a <UART_SetConfig+0x4b6>
 800be1a:	a201      	add	r2, pc, #4	; (adr r2, 800be20 <UART_SetConfig+0x46c>)
 800be1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be20:	0800be45 	.word	0x0800be45
 800be24:	0800be4d 	.word	0x0800be4d
 800be28:	0800be55 	.word	0x0800be55
 800be2c:	0800be6b 	.word	0x0800be6b
 800be30:	0800be5b 	.word	0x0800be5b
 800be34:	0800be6b 	.word	0x0800be6b
 800be38:	0800be6b 	.word	0x0800be6b
 800be3c:	0800be6b 	.word	0x0800be6b
 800be40:	0800be63 	.word	0x0800be63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be44:	f7fd fc58 	bl	80096f8 <HAL_RCC_GetPCLK1Freq>
 800be48:	6178      	str	r0, [r7, #20]
        break;
 800be4a:	e013      	b.n	800be74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be4c:	f7fd fc6a 	bl	8009724 <HAL_RCC_GetPCLK2Freq>
 800be50:	6178      	str	r0, [r7, #20]
        break;
 800be52:	e00f      	b.n	800be74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be54:	4b1b      	ldr	r3, [pc, #108]	; (800bec4 <UART_SetConfig+0x510>)
 800be56:	617b      	str	r3, [r7, #20]
        break;
 800be58:	e00c      	b.n	800be74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be5a:	f7fd fbb7 	bl	80095cc <HAL_RCC_GetSysClockFreq>
 800be5e:	6178      	str	r0, [r7, #20]
        break;
 800be60:	e008      	b.n	800be74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be66:	617b      	str	r3, [r7, #20]
        break;
 800be68:	e004      	b.n	800be74 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800be6a:	2300      	movs	r3, #0
 800be6c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800be6e:	2301      	movs	r3, #1
 800be70:	76bb      	strb	r3, [r7, #26]
        break;
 800be72:	bf00      	nop
    }

    if (pclk != 0U)
 800be74:	697b      	ldr	r3, [r7, #20]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d018      	beq.n	800beac <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	685b      	ldr	r3, [r3, #4]
 800be7e:	085a      	lsrs	r2, r3, #1
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	441a      	add	r2, r3
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	685b      	ldr	r3, [r3, #4]
 800be88:	fbb2 f3f3 	udiv	r3, r2, r3
 800be8c:	b29b      	uxth	r3, r3
 800be8e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	2b0f      	cmp	r3, #15
 800be94:	d908      	bls.n	800bea8 <UART_SetConfig+0x4f4>
 800be96:	693b      	ldr	r3, [r7, #16]
 800be98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be9c:	d204      	bcs.n	800bea8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	693a      	ldr	r2, [r7, #16]
 800bea4:	60da      	str	r2, [r3, #12]
 800bea6:	e001      	b.n	800beac <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800bea8:	2301      	movs	r3, #1
 800beaa:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2200      	movs	r2, #0
 800beb0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2200      	movs	r2, #0
 800beb6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800beb8:	7ebb      	ldrb	r3, [r7, #26]
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3720      	adds	r7, #32
 800bebe:	46bd      	mov	sp, r7
 800bec0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800bec4:	00f42400 	.word	0x00f42400

0800bec8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bec8:	b480      	push	{r7}
 800beca:	b083      	sub	sp, #12
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bed4:	f003 0301 	and.w	r3, r3, #1
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d00a      	beq.n	800bef2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	685b      	ldr	r3, [r3, #4]
 800bee2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	430a      	orrs	r2, r1
 800bef0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bef6:	f003 0302 	and.w	r3, r3, #2
 800befa:	2b00      	cmp	r3, #0
 800befc:	d00a      	beq.n	800bf14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	685b      	ldr	r3, [r3, #4]
 800bf04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	430a      	orrs	r2, r1
 800bf12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf18:	f003 0304 	and.w	r3, r3, #4
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d00a      	beq.n	800bf36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	685b      	ldr	r3, [r3, #4]
 800bf26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	430a      	orrs	r2, r1
 800bf34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf3a:	f003 0308 	and.w	r3, r3, #8
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d00a      	beq.n	800bf58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	685b      	ldr	r3, [r3, #4]
 800bf48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	430a      	orrs	r2, r1
 800bf56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf5c:	f003 0310 	and.w	r3, r3, #16
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d00a      	beq.n	800bf7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	689b      	ldr	r3, [r3, #8]
 800bf6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	430a      	orrs	r2, r1
 800bf78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf7e:	f003 0320 	and.w	r3, r3, #32
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d00a      	beq.n	800bf9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	689b      	ldr	r3, [r3, #8]
 800bf8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	430a      	orrs	r2, r1
 800bf9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d01a      	beq.n	800bfde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	685b      	ldr	r3, [r3, #4]
 800bfae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	430a      	orrs	r2, r1
 800bfbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bfc6:	d10a      	bne.n	800bfde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	685b      	ldr	r3, [r3, #4]
 800bfce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	430a      	orrs	r2, r1
 800bfdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d00a      	beq.n	800c000 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	685b      	ldr	r3, [r3, #4]
 800bff0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	430a      	orrs	r2, r1
 800bffe:	605a      	str	r2, [r3, #4]
  }
}
 800c000:	bf00      	nop
 800c002:	370c      	adds	r7, #12
 800c004:	46bd      	mov	sp, r7
 800c006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00a:	4770      	bx	lr

0800c00c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b086      	sub	sp, #24
 800c010:	af02      	add	r7, sp, #8
 800c012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2200      	movs	r2, #0
 800c018:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c01a:	f7f7 fdff 	bl	8003c1c <HAL_GetTick>
 800c01e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f003 0308 	and.w	r3, r3, #8
 800c02a:	2b08      	cmp	r3, #8
 800c02c:	d10e      	bne.n	800c04c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c02e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c032:	9300      	str	r3, [sp, #0]
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	2200      	movs	r2, #0
 800c038:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f000 f82a 	bl	800c096 <UART_WaitOnFlagUntilTimeout>
 800c042:	4603      	mov	r3, r0
 800c044:	2b00      	cmp	r3, #0
 800c046:	d001      	beq.n	800c04c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c048:	2303      	movs	r3, #3
 800c04a:	e020      	b.n	800c08e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f003 0304 	and.w	r3, r3, #4
 800c056:	2b04      	cmp	r3, #4
 800c058:	d10e      	bne.n	800c078 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c05a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c05e:	9300      	str	r3, [sp, #0]
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2200      	movs	r2, #0
 800c064:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c068:	6878      	ldr	r0, [r7, #4]
 800c06a:	f000 f814 	bl	800c096 <UART_WaitOnFlagUntilTimeout>
 800c06e:	4603      	mov	r3, r0
 800c070:	2b00      	cmp	r3, #0
 800c072:	d001      	beq.n	800c078 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c074:	2303      	movs	r3, #3
 800c076:	e00a      	b.n	800c08e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2220      	movs	r2, #32
 800c07c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2220      	movs	r2, #32
 800c082:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2200      	movs	r2, #0
 800c088:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800c08c:	2300      	movs	r3, #0
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3710      	adds	r7, #16
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}

0800c096 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c096:	b580      	push	{r7, lr}
 800c098:	b084      	sub	sp, #16
 800c09a:	af00      	add	r7, sp, #0
 800c09c:	60f8      	str	r0, [r7, #12]
 800c09e:	60b9      	str	r1, [r7, #8]
 800c0a0:	603b      	str	r3, [r7, #0]
 800c0a2:	4613      	mov	r3, r2
 800c0a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c0a6:	e05d      	b.n	800c164 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c0a8:	69bb      	ldr	r3, [r7, #24]
 800c0aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0ae:	d059      	beq.n	800c164 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c0b0:	f7f7 fdb4 	bl	8003c1c <HAL_GetTick>
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	1ad3      	subs	r3, r2, r3
 800c0ba:	69ba      	ldr	r2, [r7, #24]
 800c0bc:	429a      	cmp	r2, r3
 800c0be:	d302      	bcc.n	800c0c6 <UART_WaitOnFlagUntilTimeout+0x30>
 800c0c0:	69bb      	ldr	r3, [r7, #24]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d11b      	bne.n	800c0fe <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c0d4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	689a      	ldr	r2, [r3, #8]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f022 0201 	bic.w	r2, r2, #1
 800c0e4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	2220      	movs	r2, #32
 800c0ea:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2220      	movs	r2, #32
 800c0f0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800c0fa:	2303      	movs	r3, #3
 800c0fc:	e042      	b.n	800c184 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f003 0304 	and.w	r3, r3, #4
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d02b      	beq.n	800c164 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	69db      	ldr	r3, [r3, #28]
 800c112:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c116:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c11a:	d123      	bne.n	800c164 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c124:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	681a      	ldr	r2, [r3, #0]
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c134:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	689a      	ldr	r2, [r3, #8]
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f022 0201 	bic.w	r2, r2, #1
 800c144:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	2220      	movs	r2, #32
 800c14a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	2220      	movs	r2, #32
 800c150:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2220      	movs	r2, #32
 800c156:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	2200      	movs	r2, #0
 800c15c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 800c160:	2303      	movs	r3, #3
 800c162:	e00f      	b.n	800c184 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	69da      	ldr	r2, [r3, #28]
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	4013      	ands	r3, r2
 800c16e:	68ba      	ldr	r2, [r7, #8]
 800c170:	429a      	cmp	r2, r3
 800c172:	bf0c      	ite	eq
 800c174:	2301      	moveq	r3, #1
 800c176:	2300      	movne	r3, #0
 800c178:	b2db      	uxtb	r3, r3
 800c17a:	461a      	mov	r2, r3
 800c17c:	79fb      	ldrb	r3, [r7, #7]
 800c17e:	429a      	cmp	r2, r3
 800c180:	d092      	beq.n	800c0a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c182:	2300      	movs	r3, #0
}
 800c184:	4618      	mov	r0, r3
 800c186:	3710      	adds	r7, #16
 800c188:	46bd      	mov	sp, r7
 800c18a:	bd80      	pop	{r7, pc}

0800c18c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c18c:	b084      	sub	sp, #16
 800c18e:	b580      	push	{r7, lr}
 800c190:	b084      	sub	sp, #16
 800c192:	af00      	add	r7, sp, #0
 800c194:	6078      	str	r0, [r7, #4]
 800c196:	f107 001c 	add.w	r0, r7, #28
 800c19a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c19e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d122      	bne.n	800c1ea <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	68db      	ldr	r3, [r3, #12]
 800c1b4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800c1b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c1bc:	687a      	ldr	r2, [r7, #4]
 800c1be:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	68db      	ldr	r3, [r3, #12]
 800c1c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c1cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c1ce:	2b01      	cmp	r3, #1
 800c1d0:	d105      	bne.n	800c1de <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	68db      	ldr	r3, [r3, #12]
 800c1d6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f000 f936 	bl	800c450 <USB_CoreReset>
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	73fb      	strb	r3, [r7, #15]
 800c1e8:	e01a      	b.n	800c220 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f000 f92a 	bl	800c450 <USB_CoreReset>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c200:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c202:	2b00      	cmp	r3, #0
 800c204:	d106      	bne.n	800c214 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c20a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	639a      	str	r2, [r3, #56]	; 0x38
 800c212:	e005      	b.n	800c220 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c218:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800c220:	7bfb      	ldrb	r3, [r7, #15]
}
 800c222:	4618      	mov	r0, r3
 800c224:	3710      	adds	r7, #16
 800c226:	46bd      	mov	sp, r7
 800c228:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c22c:	b004      	add	sp, #16
 800c22e:	4770      	bx	lr

0800c230 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c230:	b480      	push	{r7}
 800c232:	b083      	sub	sp, #12
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	689b      	ldr	r3, [r3, #8]
 800c23c:	f043 0201 	orr.w	r2, r3, #1
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c244:	2300      	movs	r3, #0
}
 800c246:	4618      	mov	r0, r3
 800c248:	370c      	adds	r7, #12
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr

0800c252 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c252:	b480      	push	{r7}
 800c254:	b083      	sub	sp, #12
 800c256:	af00      	add	r7, sp, #0
 800c258:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	689b      	ldr	r3, [r3, #8]
 800c25e:	f023 0201 	bic.w	r2, r3, #1
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c266:	2300      	movs	r3, #0
}
 800c268:	4618      	mov	r0, r3
 800c26a:	370c      	adds	r7, #12
 800c26c:	46bd      	mov	sp, r7
 800c26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c272:	4770      	bx	lr

0800c274 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b082      	sub	sp, #8
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
 800c27c:	460b      	mov	r3, r1
 800c27e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	68db      	ldr	r3, [r3, #12]
 800c284:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c28c:	78fb      	ldrb	r3, [r7, #3]
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d106      	bne.n	800c2a0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	68db      	ldr	r3, [r3, #12]
 800c296:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	60da      	str	r2, [r3, #12]
 800c29e:	e00b      	b.n	800c2b8 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c2a0:	78fb      	ldrb	r3, [r7, #3]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d106      	bne.n	800c2b4 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	68db      	ldr	r3, [r3, #12]
 800c2aa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	60da      	str	r2, [r3, #12]
 800c2b2:	e001      	b.n	800c2b8 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c2b4:	2301      	movs	r3, #1
 800c2b6:	e003      	b.n	800c2c0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c2b8:	2032      	movs	r0, #50	; 0x32
 800c2ba:	f7f7 fcbb 	bl	8003c34 <HAL_Delay>

  return HAL_OK;
 800c2be:	2300      	movs	r3, #0
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3708      	adds	r7, #8
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c2c8:	b480      	push	{r7}
 800c2ca:	b085      	sub	sp, #20
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
 800c2d0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	019b      	lsls	r3, r3, #6
 800c2da:	f043 0220 	orr.w	r2, r3, #32
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	3301      	adds	r3, #1
 800c2e6:	60fb      	str	r3, [r7, #12]
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	4a09      	ldr	r2, [pc, #36]	; (800c310 <USB_FlushTxFifo+0x48>)
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	d901      	bls.n	800c2f4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c2f0:	2303      	movs	r3, #3
 800c2f2:	e006      	b.n	800c302 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	691b      	ldr	r3, [r3, #16]
 800c2f8:	f003 0320 	and.w	r3, r3, #32
 800c2fc:	2b20      	cmp	r3, #32
 800c2fe:	d0f0      	beq.n	800c2e2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c300:	2300      	movs	r3, #0
}
 800c302:	4618      	mov	r0, r3
 800c304:	3714      	adds	r7, #20
 800c306:	46bd      	mov	sp, r7
 800c308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30c:	4770      	bx	lr
 800c30e:	bf00      	nop
 800c310:	00030d40 	.word	0x00030d40

0800c314 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c314:	b480      	push	{r7}
 800c316:	b085      	sub	sp, #20
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c31c:	2300      	movs	r3, #0
 800c31e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2210      	movs	r2, #16
 800c324:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	3301      	adds	r3, #1
 800c32a:	60fb      	str	r3, [r7, #12]
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	4a09      	ldr	r2, [pc, #36]	; (800c354 <USB_FlushRxFifo+0x40>)
 800c330:	4293      	cmp	r3, r2
 800c332:	d901      	bls.n	800c338 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c334:	2303      	movs	r3, #3
 800c336:	e006      	b.n	800c346 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	691b      	ldr	r3, [r3, #16]
 800c33c:	f003 0310 	and.w	r3, r3, #16
 800c340:	2b10      	cmp	r3, #16
 800c342:	d0f0      	beq.n	800c326 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c344:	2300      	movs	r3, #0
}
 800c346:	4618      	mov	r0, r3
 800c348:	3714      	adds	r7, #20
 800c34a:	46bd      	mov	sp, r7
 800c34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c350:	4770      	bx	lr
 800c352:	bf00      	nop
 800c354:	00030d40 	.word	0x00030d40

0800c358 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 800c358:	b480      	push	{r7}
 800c35a:	b089      	sub	sp, #36	; 0x24
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	60f8      	str	r0, [r7, #12]
 800c360:	60b9      	str	r1, [r7, #8]
 800c362:	4611      	mov	r1, r2
 800c364:	461a      	mov	r2, r3
 800c366:	460b      	mov	r3, r1
 800c368:	71fb      	strb	r3, [r7, #7]
 800c36a:	4613      	mov	r3, r2
 800c36c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800c376:	88bb      	ldrh	r3, [r7, #4]
 800c378:	3303      	adds	r3, #3
 800c37a:	089b      	lsrs	r3, r3, #2
 800c37c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800c37e:	2300      	movs	r3, #0
 800c380:	61bb      	str	r3, [r7, #24]
 800c382:	e00f      	b.n	800c3a4 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c384:	79fb      	ldrb	r3, [r7, #7]
 800c386:	031a      	lsls	r2, r3, #12
 800c388:	697b      	ldr	r3, [r7, #20]
 800c38a:	4413      	add	r3, r2
 800c38c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c390:	461a      	mov	r2, r3
 800c392:	69fb      	ldr	r3, [r7, #28]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	6013      	str	r3, [r2, #0]
    pSrc++;
 800c398:	69fb      	ldr	r3, [r7, #28]
 800c39a:	3304      	adds	r3, #4
 800c39c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c39e:	69bb      	ldr	r3, [r7, #24]
 800c3a0:	3301      	adds	r3, #1
 800c3a2:	61bb      	str	r3, [r7, #24]
 800c3a4:	69ba      	ldr	r2, [r7, #24]
 800c3a6:	693b      	ldr	r3, [r7, #16]
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d3eb      	bcc.n	800c384 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800c3ac:	2300      	movs	r3, #0
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3724      	adds	r7, #36	; 0x24
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr

0800c3ba <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c3ba:	b480      	push	{r7}
 800c3bc:	b089      	sub	sp, #36	; 0x24
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	60f8      	str	r0, [r7, #12]
 800c3c2:	60b9      	str	r1, [r7, #8]
 800c3c4:	4613      	mov	r3, r2
 800c3c6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800c3d0:	88fb      	ldrh	r3, [r7, #6]
 800c3d2:	3303      	adds	r3, #3
 800c3d4:	089b      	lsrs	r3, r3, #2
 800c3d6:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800c3d8:	2300      	movs	r3, #0
 800c3da:	61bb      	str	r3, [r7, #24]
 800c3dc:	e00b      	b.n	800c3f6 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3e4:	681a      	ldr	r2, [r3, #0]
 800c3e6:	69fb      	ldr	r3, [r7, #28]
 800c3e8:	601a      	str	r2, [r3, #0]
    pDest++;
 800c3ea:	69fb      	ldr	r3, [r7, #28]
 800c3ec:	3304      	adds	r3, #4
 800c3ee:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c3f0:	69bb      	ldr	r3, [r7, #24]
 800c3f2:	3301      	adds	r3, #1
 800c3f4:	61bb      	str	r3, [r7, #24]
 800c3f6:	69ba      	ldr	r2, [r7, #24]
 800c3f8:	693b      	ldr	r3, [r7, #16]
 800c3fa:	429a      	cmp	r2, r3
 800c3fc:	d3ef      	bcc.n	800c3de <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800c3fe:	69fb      	ldr	r3, [r7, #28]
}
 800c400:	4618      	mov	r0, r3
 800c402:	3724      	adds	r7, #36	; 0x24
 800c404:	46bd      	mov	sp, r7
 800c406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40a:	4770      	bx	lr

0800c40c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c40c:	b480      	push	{r7}
 800c40e:	b085      	sub	sp, #20
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	695b      	ldr	r3, [r3, #20]
 800c418:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	699b      	ldr	r3, [r3, #24]
 800c41e:	68fa      	ldr	r2, [r7, #12]
 800c420:	4013      	ands	r3, r2
 800c422:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c424:	68fb      	ldr	r3, [r7, #12]
}
 800c426:	4618      	mov	r0, r3
 800c428:	3714      	adds	r7, #20
 800c42a:	46bd      	mov	sp, r7
 800c42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c430:	4770      	bx	lr

0800c432 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c432:	b480      	push	{r7}
 800c434:	b083      	sub	sp, #12
 800c436:	af00      	add	r7, sp, #0
 800c438:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	695b      	ldr	r3, [r3, #20]
 800c43e:	f003 0301 	and.w	r3, r3, #1
}
 800c442:	4618      	mov	r0, r3
 800c444:	370c      	adds	r7, #12
 800c446:	46bd      	mov	sp, r7
 800c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44c:	4770      	bx	lr
	...

0800c450 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c450:	b480      	push	{r7}
 800c452:	b085      	sub	sp, #20
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800c458:	2300      	movs	r3, #0
 800c45a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	3301      	adds	r3, #1
 800c460:	60fb      	str	r3, [r7, #12]
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	4a13      	ldr	r2, [pc, #76]	; (800c4b4 <USB_CoreReset+0x64>)
 800c466:	4293      	cmp	r3, r2
 800c468:	d901      	bls.n	800c46e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c46a:	2303      	movs	r3, #3
 800c46c:	e01b      	b.n	800c4a6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	691b      	ldr	r3, [r3, #16]
 800c472:	2b00      	cmp	r3, #0
 800c474:	daf2      	bge.n	800c45c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c476:	2300      	movs	r3, #0
 800c478:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	691b      	ldr	r3, [r3, #16]
 800c47e:	f043 0201 	orr.w	r2, r3, #1
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	3301      	adds	r3, #1
 800c48a:	60fb      	str	r3, [r7, #12]
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	4a09      	ldr	r2, [pc, #36]	; (800c4b4 <USB_CoreReset+0x64>)
 800c490:	4293      	cmp	r3, r2
 800c492:	d901      	bls.n	800c498 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c494:	2303      	movs	r3, #3
 800c496:	e006      	b.n	800c4a6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	691b      	ldr	r3, [r3, #16]
 800c49c:	f003 0301 	and.w	r3, r3, #1
 800c4a0:	2b01      	cmp	r3, #1
 800c4a2:	d0f0      	beq.n	800c486 <USB_CoreReset+0x36>

  return HAL_OK;
 800c4a4:	2300      	movs	r3, #0
}
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	3714      	adds	r7, #20
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b0:	4770      	bx	lr
 800c4b2:	bf00      	nop
 800c4b4:	00030d40 	.word	0x00030d40

0800c4b8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c4b8:	b084      	sub	sp, #16
 800c4ba:	b580      	push	{r7, lr}
 800c4bc:	b084      	sub	sp, #16
 800c4be:	af00      	add	r7, sp, #0
 800c4c0:	6078      	str	r0, [r7, #4]
 800c4c2:	f107 001c 	add.w	r0, r7, #28
 800c4c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4de:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	68ba      	ldr	r2, [r7, #8]
 800c4fc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c500:	f023 0304 	bic.w	r3, r3, #4
 800c504:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800c506:	2110      	movs	r1, #16
 800c508:	6878      	ldr	r0, [r7, #4]
 800c50a:	f7ff fedd 	bl	800c2c8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f7ff ff00 	bl	800c314 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800c514:	2300      	movs	r3, #0
 800c516:	60fb      	str	r3, [r7, #12]
 800c518:	e015      	b.n	800c546 <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	015a      	lsls	r2, r3, #5
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	4413      	add	r3, r2
 800c522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c526:	461a      	mov	r2, r3
 800c528:	f04f 33ff 	mov.w	r3, #4294967295
 800c52c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	015a      	lsls	r2, r3, #5
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	4413      	add	r3, r2
 800c536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c53a:	461a      	mov	r2, r3
 800c53c:	2300      	movs	r3, #0
 800c53e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	3301      	adds	r3, #1
 800c544:	60fb      	str	r3, [r7, #12]
 800c546:	6a3b      	ldr	r3, [r7, #32]
 800c548:	68fa      	ldr	r2, [r7, #12]
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d3e5      	bcc.n	800c51a <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800c54e:	2101      	movs	r1, #1
 800c550:	6878      	ldr	r0, [r7, #4]
 800c552:	f000 f869 	bl	800c628 <USB_DriveVbus>

  HAL_Delay(200U);
 800c556:	20c8      	movs	r0, #200	; 0xc8
 800c558:	f7f7 fb6c 	bl	8003c34 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2200      	movs	r2, #0
 800c560:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	f04f 32ff 	mov.w	r2, #4294967295
 800c568:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2280      	movs	r2, #128	; 0x80
 800c56e:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	4a0d      	ldr	r2, [pc, #52]	; (800c5a8 <USB_HostInit+0xf0>)
 800c574:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	4a0c      	ldr	r2, [pc, #48]	; (800c5ac <USB_HostInit+0xf4>)
 800c57a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	699b      	ldr	r3, [r3, #24]
 800c582:	f043 0210 	orr.w	r2, r3, #16
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	699a      	ldr	r2, [r3, #24]
 800c58e:	4b08      	ldr	r3, [pc, #32]	; (800c5b0 <USB_HostInit+0xf8>)
 800c590:	4313      	orrs	r3, r2
 800c592:	687a      	ldr	r2, [r7, #4]
 800c594:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800c596:	2300      	movs	r3, #0
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3710      	adds	r7, #16
 800c59c:	46bd      	mov	sp, r7
 800c59e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c5a2:	b004      	add	sp, #16
 800c5a4:	4770      	bx	lr
 800c5a6:	bf00      	nop
 800c5a8:	00600080 	.word	0x00600080
 800c5ac:	004000e0 	.word	0x004000e0
 800c5b0:	a3200008 	.word	0xa3200008

0800c5b4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b085      	sub	sp, #20
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
 800c5bc:	460b      	mov	r3, r1
 800c5be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	68fa      	ldr	r2, [r7, #12]
 800c5ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c5d2:	f023 0303 	bic.w	r3, r3, #3
 800c5d6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c5de:	681a      	ldr	r2, [r3, #0]
 800c5e0:	78fb      	ldrb	r3, [r7, #3]
 800c5e2:	f003 0303 	and.w	r3, r3, #3
 800c5e6:	68f9      	ldr	r1, [r7, #12]
 800c5e8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c5ec:	4313      	orrs	r3, r2
 800c5ee:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800c5f0:	78fb      	ldrb	r3, [r7, #3]
 800c5f2:	2b01      	cmp	r3, #1
 800c5f4:	d107      	bne.n	800c606 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800c602:	6053      	str	r3, [r2, #4]
 800c604:	e009      	b.n	800c61a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800c606:	78fb      	ldrb	r3, [r7, #3]
 800c608:	2b02      	cmp	r3, #2
 800c60a:	d106      	bne.n	800c61a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c612:	461a      	mov	r2, r3
 800c614:	f241 7370 	movw	r3, #6000	; 0x1770
 800c618:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800c61a:	2300      	movs	r3, #0
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	3714      	adds	r7, #20
 800c620:	46bd      	mov	sp, r7
 800c622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c626:	4770      	bx	lr

0800c628 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800c628:	b480      	push	{r7}
 800c62a:	b085      	sub	sp, #20
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
 800c630:	460b      	mov	r3, r1
 800c632:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c638:	2300      	movs	r3, #0
 800c63a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800c64c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c654:	2b00      	cmp	r3, #0
 800c656:	d109      	bne.n	800c66c <USB_DriveVbus+0x44>
 800c658:	78fb      	ldrb	r3, [r7, #3]
 800c65a:	2b01      	cmp	r3, #1
 800c65c:	d106      	bne.n	800c66c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	68fa      	ldr	r2, [r7, #12]
 800c662:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c666:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c66a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c672:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c676:	d109      	bne.n	800c68c <USB_DriveVbus+0x64>
 800c678:	78fb      	ldrb	r3, [r7, #3]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d106      	bne.n	800c68c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	68fa      	ldr	r2, [r7, #12]
 800c682:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c686:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c68a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800c68c:	2300      	movs	r3, #0
}
 800c68e:	4618      	mov	r0, r3
 800c690:	3714      	adds	r7, #20
 800c692:	46bd      	mov	sp, r7
 800c694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c698:	4770      	bx	lr

0800c69a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800c69a:	b480      	push	{r7}
 800c69c:	b085      	sub	sp, #20
 800c69e:	af00      	add	r7, sp, #0
 800c6a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6ac:	689b      	ldr	r3, [r3, #8]
 800c6ae:	b29b      	uxth	r3, r3
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	3714      	adds	r7, #20
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ba:	4770      	bx	lr

0800c6bc <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b087      	sub	sp, #28
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
 800c6c4:	4608      	mov	r0, r1
 800c6c6:	4611      	mov	r1, r2
 800c6c8:	461a      	mov	r2, r3
 800c6ca:	4603      	mov	r3, r0
 800c6cc:	70fb      	strb	r3, [r7, #3]
 800c6ce:	460b      	mov	r3, r1
 800c6d0:	70bb      	strb	r3, [r7, #2]
 800c6d2:	4613      	mov	r3, r2
 800c6d4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800c6de:	78fb      	ldrb	r3, [r7, #3]
 800c6e0:	015a      	lsls	r2, r3, #5
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	4413      	add	r3, r2
 800c6e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	f04f 33ff 	mov.w	r3, #4294967295
 800c6f0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800c6f2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c6f6:	2b03      	cmp	r3, #3
 800c6f8:	d867      	bhi.n	800c7ca <USB_HC_Init+0x10e>
 800c6fa:	a201      	add	r2, pc, #4	; (adr r2, 800c700 <USB_HC_Init+0x44>)
 800c6fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c700:	0800c711 	.word	0x0800c711
 800c704:	0800c78d 	.word	0x0800c78d
 800c708:	0800c711 	.word	0x0800c711
 800c70c:	0800c74f 	.word	0x0800c74f
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c710:	78fb      	ldrb	r3, [r7, #3]
 800c712:	015a      	lsls	r2, r3, #5
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	4413      	add	r3, r2
 800c718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c71c:	461a      	mov	r2, r3
 800c71e:	f240 439d 	movw	r3, #1181	; 0x49d
 800c722:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800c724:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	da51      	bge.n	800c7d0 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c72c:	78fb      	ldrb	r3, [r7, #3]
 800c72e:	015a      	lsls	r2, r3, #5
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	4413      	add	r3, r2
 800c734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c738:	68db      	ldr	r3, [r3, #12]
 800c73a:	78fa      	ldrb	r2, [r7, #3]
 800c73c:	0151      	lsls	r1, r2, #5
 800c73e:	68ba      	ldr	r2, [r7, #8]
 800c740:	440a      	add	r2, r1
 800c742:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c74a:	60d3      	str	r3, [r2, #12]
      }
      break;
 800c74c:	e040      	b.n	800c7d0 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c74e:	78fb      	ldrb	r3, [r7, #3]
 800c750:	015a      	lsls	r2, r3, #5
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	4413      	add	r3, r2
 800c756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c75a:	461a      	mov	r2, r3
 800c75c:	f240 639d 	movw	r3, #1693	; 0x69d
 800c760:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c762:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c766:	2b00      	cmp	r3, #0
 800c768:	da34      	bge.n	800c7d4 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c76a:	78fb      	ldrb	r3, [r7, #3]
 800c76c:	015a      	lsls	r2, r3, #5
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	4413      	add	r3, r2
 800c772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c776:	68db      	ldr	r3, [r3, #12]
 800c778:	78fa      	ldrb	r2, [r7, #3]
 800c77a:	0151      	lsls	r1, r2, #5
 800c77c:	68ba      	ldr	r2, [r7, #8]
 800c77e:	440a      	add	r2, r1
 800c780:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c788:	60d3      	str	r3, [r2, #12]
      }

      break;
 800c78a:	e023      	b.n	800c7d4 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c78c:	78fb      	ldrb	r3, [r7, #3]
 800c78e:	015a      	lsls	r2, r3, #5
 800c790:	68bb      	ldr	r3, [r7, #8]
 800c792:	4413      	add	r3, r2
 800c794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c798:	461a      	mov	r2, r3
 800c79a:	f240 2325 	movw	r3, #549	; 0x225
 800c79e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c7a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	da17      	bge.n	800c7d8 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800c7a8:	78fb      	ldrb	r3, [r7, #3]
 800c7aa:	015a      	lsls	r2, r3, #5
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	4413      	add	r3, r2
 800c7b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7b4:	68db      	ldr	r3, [r3, #12]
 800c7b6:	78fa      	ldrb	r2, [r7, #3]
 800c7b8:	0151      	lsls	r1, r2, #5
 800c7ba:	68ba      	ldr	r2, [r7, #8]
 800c7bc:	440a      	add	r2, r1
 800c7be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c7c2:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800c7c6:	60d3      	str	r3, [r2, #12]
      }
      break;
 800c7c8:	e006      	b.n	800c7d8 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800c7ca:	2301      	movs	r3, #1
 800c7cc:	75fb      	strb	r3, [r7, #23]
      break;
 800c7ce:	e004      	b.n	800c7da <USB_HC_Init+0x11e>
      break;
 800c7d0:	bf00      	nop
 800c7d2:	e002      	b.n	800c7da <USB_HC_Init+0x11e>
      break;
 800c7d4:	bf00      	nop
 800c7d6:	e000      	b.n	800c7da <USB_HC_Init+0x11e>
      break;
 800c7d8:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c7e0:	699a      	ldr	r2, [r3, #24]
 800c7e2:	78fb      	ldrb	r3, [r7, #3]
 800c7e4:	f003 030f 	and.w	r3, r3, #15
 800c7e8:	2101      	movs	r1, #1
 800c7ea:	fa01 f303 	lsl.w	r3, r1, r3
 800c7ee:	68b9      	ldr	r1, [r7, #8]
 800c7f0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	699b      	ldr	r3, [r3, #24]
 800c7fc:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800c804:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	da03      	bge.n	800c814 <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800c80c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c810:	613b      	str	r3, [r7, #16]
 800c812:	e001      	b.n	800c818 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800c814:	2300      	movs	r3, #0
 800c816:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800c818:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c81c:	2b02      	cmp	r3, #2
 800c81e:	d103      	bne.n	800c828 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800c820:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c824:	60fb      	str	r3, [r7, #12]
 800c826:	e001      	b.n	800c82c <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800c828:	2300      	movs	r3, #0
 800c82a:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c82c:	787b      	ldrb	r3, [r7, #1]
 800c82e:	059b      	lsls	r3, r3, #22
 800c830:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c834:	78bb      	ldrb	r3, [r7, #2]
 800c836:	02db      	lsls	r3, r3, #11
 800c838:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c83c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c83e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c842:	049b      	lsls	r3, r3, #18
 800c844:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c848:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c84a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c84c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c850:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c856:	78fb      	ldrb	r3, [r7, #3]
 800c858:	0159      	lsls	r1, r3, #5
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	440b      	add	r3, r1
 800c85e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c862:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c868:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800c86a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c86e:	2b03      	cmp	r3, #3
 800c870:	d10f      	bne.n	800c892 <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800c872:	78fb      	ldrb	r3, [r7, #3]
 800c874:	015a      	lsls	r2, r3, #5
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	4413      	add	r3, r2
 800c87a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	78fa      	ldrb	r2, [r7, #3]
 800c882:	0151      	lsls	r1, r2, #5
 800c884:	68ba      	ldr	r2, [r7, #8]
 800c886:	440a      	add	r2, r1
 800c888:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c88c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c890:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800c892:	7dfb      	ldrb	r3, [r7, #23]
}
 800c894:	4618      	mov	r0, r3
 800c896:	371c      	adds	r7, #28
 800c898:	46bd      	mov	sp, r7
 800c89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89e:	4770      	bx	lr

0800c8a0 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b088      	sub	sp, #32
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
 800c8a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	785b      	ldrb	r3, [r3, #1]
 800c8b2:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800c8b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c8b8:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	691b      	ldr	r3, [r3, #16]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d018      	beq.n	800c8f4 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800c8c2:	683b      	ldr	r3, [r7, #0]
 800c8c4:	691b      	ldr	r3, [r3, #16]
 800c8c6:	683a      	ldr	r2, [r7, #0]
 800c8c8:	8912      	ldrh	r2, [r2, #8]
 800c8ca:	4413      	add	r3, r2
 800c8cc:	3b01      	subs	r3, #1
 800c8ce:	683a      	ldr	r2, [r7, #0]
 800c8d0:	8912      	ldrh	r2, [r2, #8]
 800c8d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c8d6:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800c8d8:	8bfa      	ldrh	r2, [r7, #30]
 800c8da:	8a7b      	ldrh	r3, [r7, #18]
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	d90b      	bls.n	800c8f8 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800c8e0:	8a7b      	ldrh	r3, [r7, #18]
 800c8e2:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800c8e4:	8bfb      	ldrh	r3, [r7, #30]
 800c8e6:	683a      	ldr	r2, [r7, #0]
 800c8e8:	8912      	ldrh	r2, [r2, #8]
 800c8ea:	fb02 f203 	mul.w	r2, r2, r3
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	611a      	str	r2, [r3, #16]
 800c8f2:	e001      	b.n	800c8f8 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	78db      	ldrb	r3, [r3, #3]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d006      	beq.n	800c90e <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800c900:	8bfb      	ldrh	r3, [r7, #30]
 800c902:	683a      	ldr	r2, [r7, #0]
 800c904:	8912      	ldrh	r2, [r2, #8]
 800c906:	fb02 f203 	mul.w	r2, r2, r3
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	691b      	ldr	r3, [r3, #16]
 800c912:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c916:	8bfb      	ldrh	r3, [r7, #30]
 800c918:	04d9      	lsls	r1, r3, #19
 800c91a:	4b5f      	ldr	r3, [pc, #380]	; (800ca98 <USB_HC_StartXfer+0x1f8>)
 800c91c:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800c91e:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	7a9b      	ldrb	r3, [r3, #10]
 800c924:	075b      	lsls	r3, r3, #29
 800c926:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800c92a:	6979      	ldr	r1, [r7, #20]
 800c92c:	0148      	lsls	r0, r1, #5
 800c92e:	69b9      	ldr	r1, [r7, #24]
 800c930:	4401      	add	r1, r0
 800c932:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c936:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800c938:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800c93a:	69bb      	ldr	r3, [r7, #24]
 800c93c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c940:	689b      	ldr	r3, [r3, #8]
 800c942:	f003 0301 	and.w	r3, r3, #1
 800c946:	2b00      	cmp	r3, #0
 800c948:	bf0c      	ite	eq
 800c94a:	2301      	moveq	r3, #1
 800c94c:	2300      	movne	r3, #0
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	015a      	lsls	r2, r3, #5
 800c956:	69bb      	ldr	r3, [r7, #24]
 800c958:	4413      	add	r3, r2
 800c95a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	697a      	ldr	r2, [r7, #20]
 800c962:	0151      	lsls	r1, r2, #5
 800c964:	69ba      	ldr	r2, [r7, #24]
 800c966:	440a      	add	r2, r1
 800c968:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c96c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c970:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	015a      	lsls	r2, r3, #5
 800c976:	69bb      	ldr	r3, [r7, #24]
 800c978:	4413      	add	r3, r2
 800c97a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c97e:	681a      	ldr	r2, [r3, #0]
 800c980:	7c7b      	ldrb	r3, [r7, #17]
 800c982:	075b      	lsls	r3, r3, #29
 800c984:	6979      	ldr	r1, [r7, #20]
 800c986:	0148      	lsls	r0, r1, #5
 800c988:	69b9      	ldr	r1, [r7, #24]
 800c98a:	4401      	add	r1, r0
 800c98c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800c990:	4313      	orrs	r3, r2
 800c992:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800c994:	697b      	ldr	r3, [r7, #20]
 800c996:	015a      	lsls	r2, r3, #5
 800c998:	69bb      	ldr	r3, [r7, #24]
 800c99a:	4413      	add	r3, r2
 800c99c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	4a3e      	ldr	r2, [pc, #248]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9a4:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c9a6:	4b3d      	ldr	r3, [pc, #244]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c9ae:	4a3b      	ldr	r2, [pc, #236]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9b0:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	78db      	ldrb	r3, [r3, #3]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d006      	beq.n	800c9c8 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800c9ba:	4b38      	ldr	r3, [pc, #224]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c9c2:	4a36      	ldr	r2, [pc, #216]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9c4:	6013      	str	r3, [r2, #0]
 800c9c6:	e005      	b.n	800c9d4 <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800c9c8:	4b34      	ldr	r3, [pc, #208]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c9d0:	4a32      	ldr	r2, [pc, #200]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9d2:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c9d4:	4b31      	ldr	r3, [pc, #196]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c9dc:	4a2f      	ldr	r2, [pc, #188]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9de:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800c9e0:	697b      	ldr	r3, [r7, #20]
 800c9e2:	015a      	lsls	r2, r3, #5
 800c9e4:	69bb      	ldr	r3, [r7, #24]
 800c9e6:	4413      	add	r3, r2
 800c9e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	4b2b      	ldr	r3, [pc, #172]	; (800ca9c <USB_HC_StartXfer+0x1fc>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	78db      	ldrb	r3, [r3, #3]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d148      	bne.n	800ca8e <USB_HC_StartXfer+0x1ee>
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	691b      	ldr	r3, [r3, #16]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d044      	beq.n	800ca8e <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	79db      	ldrb	r3, [r3, #7]
 800ca08:	2b03      	cmp	r3, #3
 800ca0a:	d831      	bhi.n	800ca70 <USB_HC_StartXfer+0x1d0>
 800ca0c:	a201      	add	r2, pc, #4	; (adr r2, 800ca14 <USB_HC_StartXfer+0x174>)
 800ca0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca12:	bf00      	nop
 800ca14:	0800ca25 	.word	0x0800ca25
 800ca18:	0800ca49 	.word	0x0800ca49
 800ca1c:	0800ca25 	.word	0x0800ca25
 800ca20:	0800ca49 	.word	0x0800ca49
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ca24:	683b      	ldr	r3, [r7, #0]
 800ca26:	691b      	ldr	r3, [r3, #16]
 800ca28:	3303      	adds	r3, #3
 800ca2a:	089b      	lsrs	r3, r3, #2
 800ca2c:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ca2e:	89fa      	ldrh	r2, [r7, #14]
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d91c      	bls.n	800ca74 <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	699b      	ldr	r3, [r3, #24]
 800ca3e:	f043 0220 	orr.w	r2, r3, #32
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	619a      	str	r2, [r3, #24]
          }
          break;
 800ca46:	e015      	b.n	800ca74 <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	691b      	ldr	r3, [r3, #16]
 800ca4c:	3303      	adds	r3, #3
 800ca4e:	089b      	lsrs	r3, r3, #2
 800ca50:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ca52:	89fa      	ldrh	r2, [r7, #14]
 800ca54:	69bb      	ldr	r3, [r7, #24]
 800ca56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca5a:	691b      	ldr	r3, [r3, #16]
 800ca5c:	b29b      	uxth	r3, r3
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d90a      	bls.n	800ca78 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	699b      	ldr	r3, [r3, #24]
 800ca66:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	619a      	str	r2, [r3, #24]
          }
          break;
 800ca6e:	e003      	b.n	800ca78 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800ca70:	bf00      	nop
 800ca72:	e002      	b.n	800ca7a <USB_HC_StartXfer+0x1da>
          break;
 800ca74:	bf00      	nop
 800ca76:	e000      	b.n	800ca7a <USB_HC_StartXfer+0x1da>
          break;
 800ca78:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	68d9      	ldr	r1, [r3, #12]
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	785a      	ldrb	r2, [r3, #1]
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	691b      	ldr	r3, [r3, #16]
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	6878      	ldr	r0, [r7, #4]
 800ca8a:	f7ff fc65 	bl	800c358 <USB_WritePacket>
    }

  return HAL_OK;
 800ca8e:	2300      	movs	r3, #0
}
 800ca90:	4618      	mov	r0, r3
 800ca92:	3720      	adds	r7, #32
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}
 800ca98:	1ff80000 	.word	0x1ff80000
 800ca9c:	200001ac 	.word	0x200001ac

0800caa0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800caa0:	b480      	push	{r7}
 800caa2:	b085      	sub	sp, #20
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cab2:	695b      	ldr	r3, [r3, #20]
 800cab4:	b29b      	uxth	r3, r3
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	3714      	adds	r7, #20
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr

0800cac2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800cac2:	b480      	push	{r7}
 800cac4:	b087      	sub	sp, #28
 800cac6:	af00      	add	r7, sp, #0
 800cac8:	6078      	str	r0, [r7, #4]
 800caca:	460b      	mov	r3, r1
 800cacc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800cad2:	78fb      	ldrb	r3, [r7, #3]
 800cad4:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800cad6:	2300      	movs	r3, #0
 800cad8:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	015a      	lsls	r2, r3, #5
 800cade:	693b      	ldr	r3, [r7, #16]
 800cae0:	4413      	add	r3, r2
 800cae2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	0c9b      	lsrs	r3, r3, #18
 800caea:	f003 0303 	and.w	r3, r3, #3
 800caee:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d002      	beq.n	800cafc <USB_HC_Halt+0x3a>
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	2b02      	cmp	r3, #2
 800cafa:	d16c      	bne.n	800cbd6 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	015a      	lsls	r2, r3, #5
 800cb00:	693b      	ldr	r3, [r7, #16]
 800cb02:	4413      	add	r3, r2
 800cb04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	68fa      	ldr	r2, [r7, #12]
 800cb0c:	0151      	lsls	r1, r2, #5
 800cb0e:	693a      	ldr	r2, [r7, #16]
 800cb10:	440a      	add	r2, r1
 800cb12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cb16:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cb1a:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb20:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d143      	bne.n	800cbb0 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	015a      	lsls	r2, r3, #5
 800cb2c:	693b      	ldr	r3, [r7, #16]
 800cb2e:	4413      	add	r3, r2
 800cb30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	68fa      	ldr	r2, [r7, #12]
 800cb38:	0151      	lsls	r1, r2, #5
 800cb3a:	693a      	ldr	r2, [r7, #16]
 800cb3c:	440a      	add	r2, r1
 800cb3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cb42:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cb46:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	015a      	lsls	r2, r3, #5
 800cb4c:	693b      	ldr	r3, [r7, #16]
 800cb4e:	4413      	add	r3, r2
 800cb50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	68fa      	ldr	r2, [r7, #12]
 800cb58:	0151      	lsls	r1, r2, #5
 800cb5a:	693a      	ldr	r2, [r7, #16]
 800cb5c:	440a      	add	r2, r1
 800cb5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cb62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cb66:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	015a      	lsls	r2, r3, #5
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	4413      	add	r3, r2
 800cb70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	68fa      	ldr	r2, [r7, #12]
 800cb78:	0151      	lsls	r1, r2, #5
 800cb7a:	693a      	ldr	r2, [r7, #16]
 800cb7c:	440a      	add	r2, r1
 800cb7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cb82:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cb86:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800cb88:	697b      	ldr	r3, [r7, #20]
 800cb8a:	3301      	adds	r3, #1
 800cb8c:	617b      	str	r3, [r7, #20]
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cb94:	d81d      	bhi.n	800cbd2 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	015a      	lsls	r2, r3, #5
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	4413      	add	r3, r2
 800cb9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cba8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cbac:	d0ec      	beq.n	800cb88 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800cbae:	e080      	b.n	800ccb2 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	015a      	lsls	r2, r3, #5
 800cbb4:	693b      	ldr	r3, [r7, #16]
 800cbb6:	4413      	add	r3, r2
 800cbb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	68fa      	ldr	r2, [r7, #12]
 800cbc0:	0151      	lsls	r1, r2, #5
 800cbc2:	693a      	ldr	r2, [r7, #16]
 800cbc4:	440a      	add	r2, r1
 800cbc6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cbca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cbce:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800cbd0:	e06f      	b.n	800ccb2 <USB_HC_Halt+0x1f0>
          break;
 800cbd2:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800cbd4:	e06d      	b.n	800ccb2 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	015a      	lsls	r2, r3, #5
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	4413      	add	r3, r2
 800cbde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	68fa      	ldr	r2, [r7, #12]
 800cbe6:	0151      	lsls	r1, r2, #5
 800cbe8:	693a      	ldr	r2, [r7, #16]
 800cbea:	440a      	add	r2, r1
 800cbec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cbf0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cbf4:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbfc:	691b      	ldr	r3, [r3, #16]
 800cbfe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d143      	bne.n	800cc8e <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	015a      	lsls	r2, r3, #5
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	4413      	add	r3, r2
 800cc0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	68fa      	ldr	r2, [r7, #12]
 800cc16:	0151      	lsls	r1, r2, #5
 800cc18:	693a      	ldr	r2, [r7, #16]
 800cc1a:	440a      	add	r2, r1
 800cc1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cc20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cc24:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	015a      	lsls	r2, r3, #5
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	4413      	add	r3, r2
 800cc2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	68fa      	ldr	r2, [r7, #12]
 800cc36:	0151      	lsls	r1, r2, #5
 800cc38:	693a      	ldr	r2, [r7, #16]
 800cc3a:	440a      	add	r2, r1
 800cc3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cc40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cc44:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	015a      	lsls	r2, r3, #5
 800cc4a:	693b      	ldr	r3, [r7, #16]
 800cc4c:	4413      	add	r3, r2
 800cc4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	68fa      	ldr	r2, [r7, #12]
 800cc56:	0151      	lsls	r1, r2, #5
 800cc58:	693a      	ldr	r2, [r7, #16]
 800cc5a:	440a      	add	r2, r1
 800cc5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cc60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cc64:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	3301      	adds	r3, #1
 800cc6a:	617b      	str	r3, [r7, #20]
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cc72:	d81d      	bhi.n	800ccb0 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	015a      	lsls	r2, r3, #5
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	4413      	add	r3, r2
 800cc7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc8a:	d0ec      	beq.n	800cc66 <USB_HC_Halt+0x1a4>
 800cc8c:	e011      	b.n	800ccb2 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	015a      	lsls	r2, r3, #5
 800cc92:	693b      	ldr	r3, [r7, #16]
 800cc94:	4413      	add	r3, r2
 800cc96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	68fa      	ldr	r2, [r7, #12]
 800cc9e:	0151      	lsls	r1, r2, #5
 800cca0:	693a      	ldr	r2, [r7, #16]
 800cca2:	440a      	add	r2, r1
 800cca4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cca8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ccac:	6013      	str	r3, [r2, #0]
 800ccae:	e000      	b.n	800ccb2 <USB_HC_Halt+0x1f0>
          break;
 800ccb0:	bf00      	nop
    }
  }

  return HAL_OK;
 800ccb2:	2300      	movs	r3, #0
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	371c      	adds	r7, #28
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbe:	4770      	bx	lr

0800ccc0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b086      	sub	sp, #24
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800cccc:	2300      	movs	r3, #0
 800ccce:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800ccd0:	6878      	ldr	r0, [r7, #4]
 800ccd2:	f7ff fabe 	bl	800c252 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800ccd6:	2110      	movs	r1, #16
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f7ff faf5 	bl	800c2c8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ccde:	6878      	ldr	r0, [r7, #4]
 800cce0:	f7ff fb18 	bl	800c314 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800cce4:	2300      	movs	r3, #0
 800cce6:	613b      	str	r3, [r7, #16]
 800cce8:	e01f      	b.n	800cd2a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	015a      	lsls	r2, r3, #5
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	4413      	add	r3, r2
 800ccf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cd00:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cd08:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cd10:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800cd12:	693b      	ldr	r3, [r7, #16]
 800cd14:	015a      	lsls	r2, r3, #5
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	4413      	add	r3, r2
 800cd1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd1e:	461a      	mov	r2, r3
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	3301      	adds	r3, #1
 800cd28:	613b      	str	r3, [r7, #16]
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	2b0f      	cmp	r3, #15
 800cd2e:	d9dc      	bls.n	800ccea <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800cd30:	2300      	movs	r3, #0
 800cd32:	613b      	str	r3, [r7, #16]
 800cd34:	e034      	b.n	800cda0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800cd36:	693b      	ldr	r3, [r7, #16]
 800cd38:	015a      	lsls	r2, r3, #5
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	4413      	add	r3, r2
 800cd3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cd4c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cd54:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800cd56:	68bb      	ldr	r3, [r7, #8]
 800cd58:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cd5c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	015a      	lsls	r2, r3, #5
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	4413      	add	r3, r2
 800cd66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd6a:	461a      	mov	r2, r3
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800cd70:	697b      	ldr	r3, [r7, #20]
 800cd72:	3301      	adds	r3, #1
 800cd74:	617b      	str	r3, [r7, #20]
 800cd76:	697b      	ldr	r3, [r7, #20]
 800cd78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cd7c:	d80c      	bhi.n	800cd98 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	015a      	lsls	r2, r3, #5
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	4413      	add	r3, r2
 800cd86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cd90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cd94:	d0ec      	beq.n	800cd70 <USB_StopHost+0xb0>
 800cd96:	e000      	b.n	800cd9a <USB_StopHost+0xda>
        break;
 800cd98:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	613b      	str	r3, [r7, #16]
 800cda0:	693b      	ldr	r3, [r7, #16]
 800cda2:	2b0f      	cmp	r3, #15
 800cda4:	d9c7      	bls.n	800cd36 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cdac:	461a      	mov	r2, r3
 800cdae:	f04f 33ff 	mov.w	r3, #4294967295
 800cdb2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	f04f 32ff 	mov.w	r2, #4294967295
 800cdba:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800cdbc:	6878      	ldr	r0, [r7, #4]
 800cdbe:	f7ff fa37 	bl	800c230 <USB_EnableGlobalInt>

  return HAL_OK;
 800cdc2:	2300      	movs	r3, #0
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3718      	adds	r7, #24
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800cdcc:	b590      	push	{r4, r7, lr}
 800cdce:	b089      	sub	sp, #36	; 0x24
 800cdd0:	af04      	add	r7, sp, #16
 800cdd2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	2202      	movs	r2, #2
 800cdd8:	2102      	movs	r1, #2
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f000 fc68 	bl	800d6b0 <USBH_FindInterface>
 800cde0:	4603      	mov	r3, r0
 800cde2:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800cde4:	7bfb      	ldrb	r3, [r7, #15]
 800cde6:	2bff      	cmp	r3, #255	; 0xff
 800cde8:	d002      	beq.n	800cdf0 <USBH_CDC_InterfaceInit+0x24>
 800cdea:	7bfb      	ldrb	r3, [r7, #15]
 800cdec:	2b01      	cmp	r3, #1
 800cdee:	d901      	bls.n	800cdf4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800cdf0:	2302      	movs	r3, #2
 800cdf2:	e13d      	b.n	800d070 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800cdf4:	7bfb      	ldrb	r3, [r7, #15]
 800cdf6:	4619      	mov	r1, r3
 800cdf8:	6878      	ldr	r0, [r7, #4]
 800cdfa:	f000 fc3d 	bl	800d678 <USBH_SelectInterface>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800ce02:	7bbb      	ldrb	r3, [r7, #14]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d001      	beq.n	800ce0c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800ce08:	2302      	movs	r3, #2
 800ce0a:	e131      	b.n	800d070 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800ce12:	2050      	movs	r0, #80	; 0x50
 800ce14:	f001 fb1e 	bl	800e454 <malloc>
 800ce18:	4603      	mov	r3, r0
 800ce1a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ce22:	69db      	ldr	r3, [r3, #28]
 800ce24:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d101      	bne.n	800ce30 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800ce2c:	2302      	movs	r3, #2
 800ce2e:	e11f      	b.n	800d070 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800ce30:	2250      	movs	r2, #80	; 0x50
 800ce32:	2100      	movs	r1, #0
 800ce34:	68b8      	ldr	r0, [r7, #8]
 800ce36:	f001 fb1d 	bl	800e474 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800ce3a:	7bfb      	ldrb	r3, [r7, #15]
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	211a      	movs	r1, #26
 800ce40:	fb01 f303 	mul.w	r3, r1, r3
 800ce44:	4413      	add	r3, r2
 800ce46:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ce4a:	781b      	ldrb	r3, [r3, #0]
 800ce4c:	b25b      	sxtb	r3, r3
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	da15      	bge.n	800ce7e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ce52:	7bfb      	ldrb	r3, [r7, #15]
 800ce54:	687a      	ldr	r2, [r7, #4]
 800ce56:	211a      	movs	r1, #26
 800ce58:	fb01 f303 	mul.w	r3, r1, r3
 800ce5c:	4413      	add	r3, r2
 800ce5e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ce62:	781a      	ldrb	r2, [r3, #0]
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ce68:	7bfb      	ldrb	r3, [r7, #15]
 800ce6a:	687a      	ldr	r2, [r7, #4]
 800ce6c:	211a      	movs	r1, #26
 800ce6e:	fb01 f303 	mul.w	r3, r1, r3
 800ce72:	4413      	add	r3, r2
 800ce74:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800ce78:	881a      	ldrh	r2, [r3, #0]
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	785b      	ldrb	r3, [r3, #1]
 800ce82:	4619      	mov	r1, r3
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f000 ffa0 	bl	800ddca <USBH_AllocPipe>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	7819      	ldrb	r1, [r3, #0]
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	7858      	ldrb	r0, [r3, #1]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cea6:	68ba      	ldr	r2, [r7, #8]
 800cea8:	8952      	ldrh	r2, [r2, #10]
 800ceaa:	9202      	str	r2, [sp, #8]
 800ceac:	2203      	movs	r2, #3
 800ceae:	9201      	str	r2, [sp, #4]
 800ceb0:	9300      	str	r3, [sp, #0]
 800ceb2:	4623      	mov	r3, r4
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	6878      	ldr	r0, [r7, #4]
 800ceb8:	f000 ff58 	bl	800dd6c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	781b      	ldrb	r3, [r3, #0]
 800cec0:	2200      	movs	r2, #0
 800cec2:	4619      	mov	r1, r3
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f001 fa1f 	bl	800e308 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800ceca:	2300      	movs	r3, #0
 800cecc:	2200      	movs	r2, #0
 800cece:	210a      	movs	r1, #10
 800ced0:	6878      	ldr	r0, [r7, #4]
 800ced2:	f000 fbed 	bl	800d6b0 <USBH_FindInterface>
 800ced6:	4603      	mov	r3, r0
 800ced8:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800ceda:	7bfb      	ldrb	r3, [r7, #15]
 800cedc:	2bff      	cmp	r3, #255	; 0xff
 800cede:	d002      	beq.n	800cee6 <USBH_CDC_InterfaceInit+0x11a>
 800cee0:	7bfb      	ldrb	r3, [r7, #15]
 800cee2:	2b01      	cmp	r3, #1
 800cee4:	d901      	bls.n	800ceea <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800cee6:	2302      	movs	r3, #2
 800cee8:	e0c2      	b.n	800d070 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800ceea:	7bfb      	ldrb	r3, [r7, #15]
 800ceec:	687a      	ldr	r2, [r7, #4]
 800ceee:	211a      	movs	r1, #26
 800cef0:	fb01 f303 	mul.w	r3, r1, r3
 800cef4:	4413      	add	r3, r2
 800cef6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cefa:	781b      	ldrb	r3, [r3, #0]
 800cefc:	b25b      	sxtb	r3, r3
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	da16      	bge.n	800cf30 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800cf02:	7bfb      	ldrb	r3, [r7, #15]
 800cf04:	687a      	ldr	r2, [r7, #4]
 800cf06:	211a      	movs	r1, #26
 800cf08:	fb01 f303 	mul.w	r3, r1, r3
 800cf0c:	4413      	add	r3, r2
 800cf0e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cf12:	781a      	ldrb	r2, [r3, #0]
 800cf14:	68bb      	ldr	r3, [r7, #8]
 800cf16:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800cf18:	7bfb      	ldrb	r3, [r7, #15]
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	211a      	movs	r1, #26
 800cf1e:	fb01 f303 	mul.w	r3, r1, r3
 800cf22:	4413      	add	r3, r2
 800cf24:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800cf28:	881a      	ldrh	r2, [r3, #0]
 800cf2a:	68bb      	ldr	r3, [r7, #8]
 800cf2c:	835a      	strh	r2, [r3, #26]
 800cf2e:	e015      	b.n	800cf5c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800cf30:	7bfb      	ldrb	r3, [r7, #15]
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	211a      	movs	r1, #26
 800cf36:	fb01 f303 	mul.w	r3, r1, r3
 800cf3a:	4413      	add	r3, r2
 800cf3c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cf40:	781a      	ldrb	r2, [r3, #0]
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800cf46:	7bfb      	ldrb	r3, [r7, #15]
 800cf48:	687a      	ldr	r2, [r7, #4]
 800cf4a:	211a      	movs	r1, #26
 800cf4c:	fb01 f303 	mul.w	r3, r1, r3
 800cf50:	4413      	add	r3, r2
 800cf52:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800cf56:	881a      	ldrh	r2, [r3, #0]
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800cf5c:	7bfb      	ldrb	r3, [r7, #15]
 800cf5e:	687a      	ldr	r2, [r7, #4]
 800cf60:	211a      	movs	r1, #26
 800cf62:	fb01 f303 	mul.w	r3, r1, r3
 800cf66:	4413      	add	r3, r2
 800cf68:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cf6c:	781b      	ldrb	r3, [r3, #0]
 800cf6e:	b25b      	sxtb	r3, r3
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	da16      	bge.n	800cfa2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800cf74:	7bfb      	ldrb	r3, [r7, #15]
 800cf76:	687a      	ldr	r2, [r7, #4]
 800cf78:	211a      	movs	r1, #26
 800cf7a:	fb01 f303 	mul.w	r3, r1, r3
 800cf7e:	4413      	add	r3, r2
 800cf80:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cf84:	781a      	ldrb	r2, [r3, #0]
 800cf86:	68bb      	ldr	r3, [r7, #8]
 800cf88:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800cf8a:	7bfb      	ldrb	r3, [r7, #15]
 800cf8c:	687a      	ldr	r2, [r7, #4]
 800cf8e:	211a      	movs	r1, #26
 800cf90:	fb01 f303 	mul.w	r3, r1, r3
 800cf94:	4413      	add	r3, r2
 800cf96:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800cf9a:	881a      	ldrh	r2, [r3, #0]
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	835a      	strh	r2, [r3, #26]
 800cfa0:	e015      	b.n	800cfce <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800cfa2:	7bfb      	ldrb	r3, [r7, #15]
 800cfa4:	687a      	ldr	r2, [r7, #4]
 800cfa6:	211a      	movs	r1, #26
 800cfa8:	fb01 f303 	mul.w	r3, r1, r3
 800cfac:	4413      	add	r3, r2
 800cfae:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cfb2:	781a      	ldrb	r2, [r3, #0]
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800cfb8:	7bfb      	ldrb	r3, [r7, #15]
 800cfba:	687a      	ldr	r2, [r7, #4]
 800cfbc:	211a      	movs	r1, #26
 800cfbe:	fb01 f303 	mul.w	r3, r1, r3
 800cfc2:	4413      	add	r3, r2
 800cfc4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800cfc8:	881a      	ldrh	r2, [r3, #0]
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800cfce:	68bb      	ldr	r3, [r7, #8]
 800cfd0:	7b9b      	ldrb	r3, [r3, #14]
 800cfd2:	4619      	mov	r1, r3
 800cfd4:	6878      	ldr	r0, [r7, #4]
 800cfd6:	f000 fef8 	bl	800ddca <USBH_AllocPipe>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	461a      	mov	r2, r3
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800cfe2:	68bb      	ldr	r3, [r7, #8]
 800cfe4:	7bdb      	ldrb	r3, [r3, #15]
 800cfe6:	4619      	mov	r1, r3
 800cfe8:	6878      	ldr	r0, [r7, #4]
 800cfea:	f000 feee 	bl	800ddca <USBH_AllocPipe>
 800cfee:	4603      	mov	r3, r0
 800cff0:	461a      	mov	r2, r3
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800cff6:	68bb      	ldr	r3, [r7, #8]
 800cff8:	7b59      	ldrb	r1, [r3, #13]
 800cffa:	68bb      	ldr	r3, [r7, #8]
 800cffc:	7b98      	ldrb	r0, [r3, #14]
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d00a:	68ba      	ldr	r2, [r7, #8]
 800d00c:	8b12      	ldrh	r2, [r2, #24]
 800d00e:	9202      	str	r2, [sp, #8]
 800d010:	2202      	movs	r2, #2
 800d012:	9201      	str	r2, [sp, #4]
 800d014:	9300      	str	r3, [sp, #0]
 800d016:	4623      	mov	r3, r4
 800d018:	4602      	mov	r2, r0
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f000 fea6 	bl	800dd6c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800d020:	68bb      	ldr	r3, [r7, #8]
 800d022:	7b19      	ldrb	r1, [r3, #12]
 800d024:	68bb      	ldr	r3, [r7, #8]
 800d026:	7bd8      	ldrb	r0, [r3, #15]
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d034:	68ba      	ldr	r2, [r7, #8]
 800d036:	8b52      	ldrh	r2, [r2, #26]
 800d038:	9202      	str	r2, [sp, #8]
 800d03a:	2202      	movs	r2, #2
 800d03c:	9201      	str	r2, [sp, #4]
 800d03e:	9300      	str	r3, [sp, #0]
 800d040:	4623      	mov	r3, r4
 800d042:	4602      	mov	r2, r0
 800d044:	6878      	ldr	r0, [r7, #4]
 800d046:	f000 fe91 	bl	800dd6c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	2200      	movs	r2, #0
 800d04e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	7b5b      	ldrb	r3, [r3, #13]
 800d056:	2200      	movs	r2, #0
 800d058:	4619      	mov	r1, r3
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f001 f954 	bl	800e308 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800d060:	68bb      	ldr	r3, [r7, #8]
 800d062:	7b1b      	ldrb	r3, [r3, #12]
 800d064:	2200      	movs	r2, #0
 800d066:	4619      	mov	r1, r3
 800d068:	6878      	ldr	r0, [r7, #4]
 800d06a:	f001 f94d 	bl	800e308 <USBH_LL_SetToggle>

  return USBH_OK;
 800d06e:	2300      	movs	r3, #0
}
 800d070:	4618      	mov	r0, r3
 800d072:	3714      	adds	r7, #20
 800d074:	46bd      	mov	sp, r7
 800d076:	bd90      	pop	{r4, r7, pc}

0800d078 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b084      	sub	sp, #16
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d086:	69db      	ldr	r3, [r3, #28]
 800d088:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	781b      	ldrb	r3, [r3, #0]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d00e      	beq.n	800d0b0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	781b      	ldrb	r3, [r3, #0]
 800d096:	4619      	mov	r1, r3
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	f000 fe86 	bl	800ddaa <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	4619      	mov	r1, r3
 800d0a4:	6878      	ldr	r0, [r7, #4]
 800d0a6:	f000 feb1 	bl	800de0c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	7b1b      	ldrb	r3, [r3, #12]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d00e      	beq.n	800d0d6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	7b1b      	ldrb	r3, [r3, #12]
 800d0bc:	4619      	mov	r1, r3
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	f000 fe73 	bl	800ddaa <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	7b1b      	ldrb	r3, [r3, #12]
 800d0c8:	4619      	mov	r1, r3
 800d0ca:	6878      	ldr	r0, [r7, #4]
 800d0cc:	f000 fe9e 	bl	800de0c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	7b5b      	ldrb	r3, [r3, #13]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d00e      	beq.n	800d0fc <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	7b5b      	ldrb	r3, [r3, #13]
 800d0e2:	4619      	mov	r1, r3
 800d0e4:	6878      	ldr	r0, [r7, #4]
 800d0e6:	f000 fe60 	bl	800ddaa <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	7b5b      	ldrb	r3, [r3, #13]
 800d0ee:	4619      	mov	r1, r3
 800d0f0:	6878      	ldr	r0, [r7, #4]
 800d0f2:	f000 fe8b 	bl	800de0c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d102:	69db      	ldr	r3, [r3, #28]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d00b      	beq.n	800d120 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d10e:	69db      	ldr	r3, [r3, #28]
 800d110:	4618      	mov	r0, r3
 800d112:	f001 f9a7 	bl	800e464 <free>
    phost->pActiveClass->pData = 0U;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d11c:	2200      	movs	r2, #0
 800d11e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800d120:	2300      	movs	r3, #0
}
 800d122:	4618      	mov	r0, r3
 800d124:	3710      	adds	r7, #16
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}

0800d12a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800d12a:	b580      	push	{r7, lr}
 800d12c:	b084      	sub	sp, #16
 800d12e:	af00      	add	r7, sp, #0
 800d130:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d138:	69db      	ldr	r3, [r3, #28]
 800d13a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	3340      	adds	r3, #64	; 0x40
 800d140:	4619      	mov	r1, r3
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f000 f8b1 	bl	800d2aa <GetLineCoding>
 800d148:	4603      	mov	r3, r0
 800d14a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800d14c:	7afb      	ldrb	r3, [r7, #11]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d105      	bne.n	800d15e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d158:	2102      	movs	r1, #2
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800d15e:	7afb      	ldrb	r3, [r7, #11]
}
 800d160:	4618      	mov	r0, r3
 800d162:	3710      	adds	r7, #16
 800d164:	46bd      	mov	sp, r7
 800d166:	bd80      	pop	{r7, pc}

0800d168 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b084      	sub	sp, #16
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800d170:	2301      	movs	r3, #1
 800d172:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800d174:	2300      	movs	r3, #0
 800d176:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d17e:	69db      	ldr	r3, [r3, #28]
 800d180:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d188:	2b04      	cmp	r3, #4
 800d18a:	d877      	bhi.n	800d27c <USBH_CDC_Process+0x114>
 800d18c:	a201      	add	r2, pc, #4	; (adr r2, 800d194 <USBH_CDC_Process+0x2c>)
 800d18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d192:	bf00      	nop
 800d194:	0800d1a9 	.word	0x0800d1a9
 800d198:	0800d1af 	.word	0x0800d1af
 800d19c:	0800d1df 	.word	0x0800d1df
 800d1a0:	0800d253 	.word	0x0800d253
 800d1a4:	0800d261 	.word	0x0800d261
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	73fb      	strb	r3, [r7, #15]
      break;
 800d1ac:	e06d      	b.n	800d28a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d1b2:	4619      	mov	r1, r3
 800d1b4:	6878      	ldr	r0, [r7, #4]
 800d1b6:	f000 f897 	bl	800d2e8 <SetLineCoding>
 800d1ba:	4603      	mov	r3, r0
 800d1bc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d1be:	7bbb      	ldrb	r3, [r7, #14]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d104      	bne.n	800d1ce <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800d1c4:	68bb      	ldr	r3, [r7, #8]
 800d1c6:	2202      	movs	r2, #2
 800d1c8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800d1cc:	e058      	b.n	800d280 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800d1ce:	7bbb      	ldrb	r3, [r7, #14]
 800d1d0:	2b01      	cmp	r3, #1
 800d1d2:	d055      	beq.n	800d280 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800d1d4:	68bb      	ldr	r3, [r7, #8]
 800d1d6:	2204      	movs	r2, #4
 800d1d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800d1dc:	e050      	b.n	800d280 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	3340      	adds	r3, #64	; 0x40
 800d1e2:	4619      	mov	r1, r3
 800d1e4:	6878      	ldr	r0, [r7, #4]
 800d1e6:	f000 f860 	bl	800d2aa <GetLineCoding>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d1ee:	7bbb      	ldrb	r3, [r7, #14]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d126      	bne.n	800d242 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800d1f4:	68bb      	ldr	r3, [r7, #8]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800d1fc:	68bb      	ldr	r3, [r7, #8]
 800d1fe:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d206:	791b      	ldrb	r3, [r3, #4]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d13b      	bne.n	800d284 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800d212:	68bb      	ldr	r3, [r7, #8]
 800d214:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d216:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800d218:	429a      	cmp	r2, r3
 800d21a:	d133      	bne.n	800d284 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d226:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d228:	429a      	cmp	r2, r3
 800d22a:	d12b      	bne.n	800d284 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d230:	68bb      	ldr	r3, [r7, #8]
 800d232:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d234:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d236:	429a      	cmp	r2, r3
 800d238:	d124      	bne.n	800d284 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800d23a:	6878      	ldr	r0, [r7, #4]
 800d23c:	f000 f95a 	bl	800d4f4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800d240:	e020      	b.n	800d284 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800d242:	7bbb      	ldrb	r3, [r7, #14]
 800d244:	2b01      	cmp	r3, #1
 800d246:	d01d      	beq.n	800d284 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	2204      	movs	r2, #4
 800d24c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800d250:	e018      	b.n	800d284 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f000 f867 	bl	800d326 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800d258:	6878      	ldr	r0, [r7, #4]
 800d25a:	f000 f8dc 	bl	800d416 <CDC_ProcessReception>
      break;
 800d25e:	e014      	b.n	800d28a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800d260:	2100      	movs	r1, #0
 800d262:	6878      	ldr	r0, [r7, #4]
 800d264:	f000 fb0a 	bl	800d87c <USBH_ClrFeature>
 800d268:	4603      	mov	r3, r0
 800d26a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d26c:	7bbb      	ldrb	r3, [r7, #14]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d10a      	bne.n	800d288 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	2200      	movs	r2, #0
 800d276:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800d27a:	e005      	b.n	800d288 <USBH_CDC_Process+0x120>

    default:
      break;
 800d27c:	bf00      	nop
 800d27e:	e004      	b.n	800d28a <USBH_CDC_Process+0x122>
      break;
 800d280:	bf00      	nop
 800d282:	e002      	b.n	800d28a <USBH_CDC_Process+0x122>
      break;
 800d284:	bf00      	nop
 800d286:	e000      	b.n	800d28a <USBH_CDC_Process+0x122>
      break;
 800d288:	bf00      	nop

  }

  return status;
 800d28a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	3710      	adds	r7, #16
 800d290:	46bd      	mov	sp, r7
 800d292:	bd80      	pop	{r7, pc}

0800d294 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800d294:	b480      	push	{r7}
 800d296:	b083      	sub	sp, #12
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800d29c:	2300      	movs	r3, #0
}
 800d29e:	4618      	mov	r0, r3
 800d2a0:	370c      	adds	r7, #12
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a8:	4770      	bx	lr

0800d2aa <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800d2aa:	b580      	push	{r7, lr}
 800d2ac:	b082      	sub	sp, #8
 800d2ae:	af00      	add	r7, sp, #0
 800d2b0:	6078      	str	r0, [r7, #4]
 800d2b2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	22a1      	movs	r2, #161	; 0xa1
 800d2b8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2221      	movs	r2, #33	; 0x21
 800d2be:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2207      	movs	r2, #7
 800d2d0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	2207      	movs	r2, #7
 800d2d6:	4619      	mov	r1, r3
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f000 faf3 	bl	800d8c4 <USBH_CtlReq>
 800d2de:	4603      	mov	r3, r0
}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	3708      	adds	r7, #8
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}

0800d2e8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b082      	sub	sp, #8
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
 800d2f0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2221      	movs	r2, #33	; 0x21
 800d2f6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2220      	movs	r2, #32
 800d2fc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2200      	movs	r2, #0
 800d302:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2200      	movs	r2, #0
 800d308:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2207      	movs	r2, #7
 800d30e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	2207      	movs	r2, #7
 800d314:	4619      	mov	r1, r3
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f000 fad4 	bl	800d8c4 <USBH_CtlReq>
 800d31c:	4603      	mov	r3, r0
}
 800d31e:	4618      	mov	r0, r3
 800d320:	3708      	adds	r7, #8
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}

0800d326 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800d326:	b580      	push	{r7, lr}
 800d328:	b086      	sub	sp, #24
 800d32a:	af02      	add	r7, sp, #8
 800d32c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d334:	69db      	ldr	r3, [r3, #28]
 800d336:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d338:	2300      	movs	r3, #0
 800d33a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800d342:	2b01      	cmp	r3, #1
 800d344:	d002      	beq.n	800d34c <CDC_ProcessTransmission+0x26>
 800d346:	2b02      	cmp	r3, #2
 800d348:	d025      	beq.n	800d396 <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 800d34a:	e060      	b.n	800d40e <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d350:	68fa      	ldr	r2, [r7, #12]
 800d352:	8b12      	ldrh	r2, [r2, #24]
 800d354:	4293      	cmp	r3, r2
 800d356:	d90c      	bls.n	800d372 <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	69d9      	ldr	r1, [r3, #28]
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	8b1a      	ldrh	r2, [r3, #24]
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	7b58      	ldrb	r0, [r3, #13]
 800d364:	2301      	movs	r3, #1
 800d366:	9300      	str	r3, [sp, #0]
 800d368:	4603      	mov	r3, r0
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	f000 fcbb 	bl	800dce6 <USBH_BulkSendData>
 800d370:	e00c      	b.n	800d38c <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800d37a:	b29a      	uxth	r2, r3
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	7b58      	ldrb	r0, [r3, #13]
 800d380:	2301      	movs	r3, #1
 800d382:	9300      	str	r3, [sp, #0]
 800d384:	4603      	mov	r3, r0
 800d386:	6878      	ldr	r0, [r7, #4]
 800d388:	f000 fcad 	bl	800dce6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	2202      	movs	r2, #2
 800d390:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800d394:	e03b      	b.n	800d40e <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	7b5b      	ldrb	r3, [r3, #13]
 800d39a:	4619      	mov	r1, r3
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	f000 ff89 	bl	800e2b4 <USBH_LL_GetURBState>
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800d3a6:	7afb      	ldrb	r3, [r7, #11]
 800d3a8:	2b01      	cmp	r3, #1
 800d3aa:	d128      	bne.n	800d3fe <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3b0:	68fa      	ldr	r2, [r7, #12]
 800d3b2:	8b12      	ldrh	r2, [r2, #24]
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d90e      	bls.n	800d3d6 <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3bc:	68fa      	ldr	r2, [r7, #12]
 800d3be:	8b12      	ldrh	r2, [r2, #24]
 800d3c0:	1a9a      	subs	r2, r3, r2
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	69db      	ldr	r3, [r3, #28]
 800d3ca:	68fa      	ldr	r2, [r7, #12]
 800d3cc:	8b12      	ldrh	r2, [r2, #24]
 800d3ce:	441a      	add	r2, r3
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	61da      	str	r2, [r3, #28]
 800d3d4:	e002      	b.n	800d3dc <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	2200      	movs	r2, #0
 800d3da:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d004      	beq.n	800d3ee <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800d3ec:	e00e      	b.n	800d40c <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 f868 	bl	800d4cc <USBH_CDC_TransmitCallback>
      break;
 800d3fc:	e006      	b.n	800d40c <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 800d3fe:	7afb      	ldrb	r3, [r7, #11]
 800d400:	2b02      	cmp	r3, #2
 800d402:	d103      	bne.n	800d40c <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	2201      	movs	r2, #1
 800d408:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800d40c:	bf00      	nop
  }
}
 800d40e:	bf00      	nop
 800d410:	3710      	adds	r7, #16
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}

0800d416 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800d416:	b580      	push	{r7, lr}
 800d418:	b086      	sub	sp, #24
 800d41a:	af00      	add	r7, sp, #0
 800d41c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d424:	69db      	ldr	r3, [r3, #28]
 800d426:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d428:	2300      	movs	r3, #0
 800d42a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800d42c:	697b      	ldr	r3, [r7, #20]
 800d42e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800d432:	2b03      	cmp	r3, #3
 800d434:	d002      	beq.n	800d43c <CDC_ProcessReception+0x26>
 800d436:	2b04      	cmp	r3, #4
 800d438:	d00e      	beq.n	800d458 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800d43a:	e043      	b.n	800d4c4 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	6a19      	ldr	r1, [r3, #32]
 800d440:	697b      	ldr	r3, [r7, #20]
 800d442:	8b5a      	ldrh	r2, [r3, #26]
 800d444:	697b      	ldr	r3, [r7, #20]
 800d446:	7b1b      	ldrb	r3, [r3, #12]
 800d448:	6878      	ldr	r0, [r7, #4]
 800d44a:	f000 fc71 	bl	800dd30 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	2204      	movs	r2, #4
 800d452:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800d456:	e035      	b.n	800d4c4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800d458:	697b      	ldr	r3, [r7, #20]
 800d45a:	7b1b      	ldrb	r3, [r3, #12]
 800d45c:	4619      	mov	r1, r3
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f000 ff28 	bl	800e2b4 <USBH_LL_GetURBState>
 800d464:	4603      	mov	r3, r0
 800d466:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800d468:	7cfb      	ldrb	r3, [r7, #19]
 800d46a:	2b01      	cmp	r3, #1
 800d46c:	d129      	bne.n	800d4c2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800d46e:	697b      	ldr	r3, [r7, #20]
 800d470:	7b1b      	ldrb	r3, [r3, #12]
 800d472:	4619      	mov	r1, r3
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f000 fe8b 	bl	800e190 <USBH_LL_GetLastXferSize>
 800d47a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d480:	68fa      	ldr	r2, [r7, #12]
 800d482:	429a      	cmp	r2, r3
 800d484:	d016      	beq.n	800d4b4 <CDC_ProcessReception+0x9e>
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	8b5b      	ldrh	r3, [r3, #26]
 800d48a:	461a      	mov	r2, r3
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	4293      	cmp	r3, r2
 800d490:	d910      	bls.n	800d4b4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800d492:	697b      	ldr	r3, [r7, #20]
 800d494:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	1ad2      	subs	r2, r2, r3
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800d49e:	697b      	ldr	r3, [r7, #20]
 800d4a0:	6a1a      	ldr	r2, [r3, #32]
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	441a      	add	r2, r3
 800d4a6:	697b      	ldr	r3, [r7, #20]
 800d4a8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800d4aa:	697b      	ldr	r3, [r7, #20]
 800d4ac:	2203      	movs	r2, #3
 800d4ae:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800d4b2:	e006      	b.n	800d4c2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800d4b4:	697b      	ldr	r3, [r7, #20]
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f000 f80f 	bl	800d4e0 <USBH_CDC_ReceiveCallback>
      break;
 800d4c2:	bf00      	nop
  }
}
 800d4c4:	bf00      	nop
 800d4c6:	3718      	adds	r7, #24
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	bd80      	pop	{r7, pc}

0800d4cc <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	b083      	sub	sp, #12
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d4d4:	bf00      	nop
 800d4d6:	370c      	adds	r7, #12
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4de:	4770      	bx	lr

0800d4e0 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b083      	sub	sp, #12
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d4e8:	bf00      	nop
 800d4ea:	370c      	adds	r7, #12
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f2:	4770      	bx	lr

0800d4f4 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800d4f4:	b480      	push	{r7}
 800d4f6:	b083      	sub	sp, #12
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d4fc:	bf00      	nop
 800d4fe:	370c      	adds	r7, #12
 800d500:	46bd      	mov	sp, r7
 800d502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d506:	4770      	bx	lr

0800d508 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800d508:	b580      	push	{r7, lr}
 800d50a:	b084      	sub	sp, #16
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	60f8      	str	r0, [r7, #12]
 800d510:	60b9      	str	r1, [r7, #8]
 800d512:	4613      	mov	r3, r2
 800d514:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d101      	bne.n	800d520 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800d51c:	2302      	movs	r3, #2
 800d51e:	e029      	b.n	800d574 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	79fa      	ldrb	r2, [r7, #7]
 800d524:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	2200      	movs	r2, #0
 800d52c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2200      	movs	r2, #0
 800d534:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800d538:	68f8      	ldr	r0, [r7, #12]
 800d53a:	f000 f81f 	bl	800d57c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	2200      	movs	r2, #0
 800d542:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	2200      	movs	r2, #0
 800d54a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2200      	movs	r2, #0
 800d552:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	2200      	movs	r2, #0
 800d55a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d55e:	68bb      	ldr	r3, [r7, #8]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d003      	beq.n	800d56c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	68ba      	ldr	r2, [r7, #8]
 800d568:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800d56c:	68f8      	ldr	r0, [r7, #12]
 800d56e:	f000 fd9d 	bl	800e0ac <USBH_LL_Init>

  return USBH_OK;
 800d572:	2300      	movs	r3, #0
}
 800d574:	4618      	mov	r0, r3
 800d576:	3710      	adds	r7, #16
 800d578:	46bd      	mov	sp, r7
 800d57a:	bd80      	pop	{r7, pc}

0800d57c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d57c:	b480      	push	{r7}
 800d57e:	b085      	sub	sp, #20
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d584:	2300      	movs	r3, #0
 800d586:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d588:	2300      	movs	r3, #0
 800d58a:	60fb      	str	r3, [r7, #12]
 800d58c:	e009      	b.n	800d5a2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800d58e:	687a      	ldr	r2, [r7, #4]
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	33e0      	adds	r3, #224	; 0xe0
 800d594:	009b      	lsls	r3, r3, #2
 800d596:	4413      	add	r3, r2
 800d598:	2200      	movs	r2, #0
 800d59a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	3301      	adds	r3, #1
 800d5a0:	60fb      	str	r3, [r7, #12]
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	2b0e      	cmp	r3, #14
 800d5a6:	d9f2      	bls.n	800d58e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	60fb      	str	r3, [r7, #12]
 800d5ac:	e009      	b.n	800d5c2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800d5ae:	687a      	ldr	r2, [r7, #4]
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	4413      	add	r3, r2
 800d5b4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	3301      	adds	r3, #1
 800d5c0:	60fb      	str	r3, [r7, #12]
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d5c8:	d3f1      	bcc.n	800d5ae <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2201      	movs	r2, #1
 800d5da:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2200      	movs	r2, #0
 800d5e0:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2201      	movs	r2, #1
 800d5e8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2240      	movs	r2, #64	; 0x40
 800d5ee:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	2201      	movs	r2, #1
 800d602:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	2200      	movs	r2, #0
 800d60a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2200      	movs	r2, #0
 800d612:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800d616:	2300      	movs	r3, #0
}
 800d618:	4618      	mov	r0, r3
 800d61a:	3714      	adds	r7, #20
 800d61c:	46bd      	mov	sp, r7
 800d61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d622:	4770      	bx	lr

0800d624 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d624:	b480      	push	{r7}
 800d626:	b085      	sub	sp, #20
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
 800d62c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800d62e:	2300      	movs	r3, #0
 800d630:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d016      	beq.n	800d666 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d10e      	bne.n	800d660 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d648:	1c59      	adds	r1, r3, #1
 800d64a:	687a      	ldr	r2, [r7, #4]
 800d64c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800d650:	687a      	ldr	r2, [r7, #4]
 800d652:	33de      	adds	r3, #222	; 0xde
 800d654:	6839      	ldr	r1, [r7, #0]
 800d656:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800d65a:	2300      	movs	r3, #0
 800d65c:	73fb      	strb	r3, [r7, #15]
 800d65e:	e004      	b.n	800d66a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800d660:	2302      	movs	r3, #2
 800d662:	73fb      	strb	r3, [r7, #15]
 800d664:	e001      	b.n	800d66a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800d666:	2302      	movs	r3, #2
 800d668:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d66a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3714      	adds	r7, #20
 800d670:	46bd      	mov	sp, r7
 800d672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d676:	4770      	bx	lr

0800d678 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d678:	b480      	push	{r7}
 800d67a:	b085      	sub	sp, #20
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
 800d680:	460b      	mov	r3, r1
 800d682:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800d684:	2300      	movs	r3, #0
 800d686:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800d68e:	78fa      	ldrb	r2, [r7, #3]
 800d690:	429a      	cmp	r2, r3
 800d692:	d204      	bcs.n	800d69e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	78fa      	ldrb	r2, [r7, #3]
 800d698:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800d69c:	e001      	b.n	800d6a2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800d69e:	2302      	movs	r3, #2
 800d6a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d6a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	3714      	adds	r7, #20
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ae:	4770      	bx	lr

0800d6b0 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d6b0:	b480      	push	{r7}
 800d6b2:	b087      	sub	sp, #28
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
 800d6b8:	4608      	mov	r0, r1
 800d6ba:	4611      	mov	r1, r2
 800d6bc:	461a      	mov	r2, r3
 800d6be:	4603      	mov	r3, r0
 800d6c0:	70fb      	strb	r3, [r7, #3]
 800d6c2:	460b      	mov	r3, r1
 800d6c4:	70bb      	strb	r3, [r7, #2]
 800d6c6:	4613      	mov	r3, r2
 800d6c8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d6d8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d6da:	e025      	b.n	800d728 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d6dc:	7dfb      	ldrb	r3, [r7, #23]
 800d6de:	221a      	movs	r2, #26
 800d6e0:	fb02 f303 	mul.w	r3, r2, r3
 800d6e4:	3308      	adds	r3, #8
 800d6e6:	68fa      	ldr	r2, [r7, #12]
 800d6e8:	4413      	add	r3, r2
 800d6ea:	3302      	adds	r3, #2
 800d6ec:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d6ee:	693b      	ldr	r3, [r7, #16]
 800d6f0:	795b      	ldrb	r3, [r3, #5]
 800d6f2:	78fa      	ldrb	r2, [r7, #3]
 800d6f4:	429a      	cmp	r2, r3
 800d6f6:	d002      	beq.n	800d6fe <USBH_FindInterface+0x4e>
 800d6f8:	78fb      	ldrb	r3, [r7, #3]
 800d6fa:	2bff      	cmp	r3, #255	; 0xff
 800d6fc:	d111      	bne.n	800d722 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d6fe:	693b      	ldr	r3, [r7, #16]
 800d700:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d702:	78ba      	ldrb	r2, [r7, #2]
 800d704:	429a      	cmp	r2, r3
 800d706:	d002      	beq.n	800d70e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d708:	78bb      	ldrb	r3, [r7, #2]
 800d70a:	2bff      	cmp	r3, #255	; 0xff
 800d70c:	d109      	bne.n	800d722 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d70e:	693b      	ldr	r3, [r7, #16]
 800d710:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d712:	787a      	ldrb	r2, [r7, #1]
 800d714:	429a      	cmp	r2, r3
 800d716:	d002      	beq.n	800d71e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d718:	787b      	ldrb	r3, [r7, #1]
 800d71a:	2bff      	cmp	r3, #255	; 0xff
 800d71c:	d101      	bne.n	800d722 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d71e:	7dfb      	ldrb	r3, [r7, #23]
 800d720:	e006      	b.n	800d730 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d722:	7dfb      	ldrb	r3, [r7, #23]
 800d724:	3301      	adds	r3, #1
 800d726:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d728:	7dfb      	ldrb	r3, [r7, #23]
 800d72a:	2b01      	cmp	r3, #1
 800d72c:	d9d6      	bls.n	800d6dc <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d72e:	23ff      	movs	r3, #255	; 0xff
}
 800d730:	4618      	mov	r0, r3
 800d732:	371c      	adds	r7, #28
 800d734:	46bd      	mov	sp, r7
 800d736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73a:	4770      	bx	lr

0800d73c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b082      	sub	sp, #8
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f000 fced 	bl	800e124 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800d74a:	2101      	movs	r1, #1
 800d74c:	6878      	ldr	r0, [r7, #4]
 800d74e:	f000 fdc4 	bl	800e2da <USBH_LL_DriverVBUS>

  return USBH_OK;
 800d752:	2300      	movs	r3, #0
}
 800d754:	4618      	mov	r0, r3
 800d756:	3708      	adds	r7, #8
 800d758:	46bd      	mov	sp, r7
 800d75a:	bd80      	pop	{r7, pc}

0800d75c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800d75c:	b480      	push	{r7}
 800d75e:	b083      	sub	sp, #12
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
 800d764:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	683a      	ldr	r2, [r7, #0]
 800d76a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800d76e:	bf00      	nop
 800d770:	370c      	adds	r7, #12
 800d772:	46bd      	mov	sp, r7
 800d774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d778:	4770      	bx	lr

0800d77a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800d77a:	b580      	push	{r7, lr}
 800d77c:	b082      	sub	sp, #8
 800d77e:	af00      	add	r7, sp, #0
 800d780:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d788:	1c5a      	adds	r2, r3, #1
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800d790:	6878      	ldr	r0, [r7, #4]
 800d792:	f000 f804 	bl	800d79e <USBH_HandleSof>
}
 800d796:	bf00      	nop
 800d798:	3708      	adds	r7, #8
 800d79a:	46bd      	mov	sp, r7
 800d79c:	bd80      	pop	{r7, pc}

0800d79e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800d79e:	b580      	push	{r7, lr}
 800d7a0:	b082      	sub	sp, #8
 800d7a2:	af00      	add	r7, sp, #0
 800d7a4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	781b      	ldrb	r3, [r3, #0]
 800d7aa:	b2db      	uxtb	r3, r3
 800d7ac:	2b0b      	cmp	r3, #11
 800d7ae:	d10a      	bne.n	800d7c6 <USBH_HandleSof+0x28>
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d005      	beq.n	800d7c6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d7c0:	699b      	ldr	r3, [r3, #24]
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	4798      	blx	r3
  }
}
 800d7c6:	bf00      	nop
 800d7c8:	3708      	adds	r7, #8
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	bd80      	pop	{r7, pc}

0800d7ce <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800d7ce:	b480      	push	{r7}
 800d7d0:	b083      	sub	sp, #12
 800d7d2:	af00      	add	r7, sp, #0
 800d7d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	2201      	movs	r2, #1
 800d7da:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800d7de:	bf00      	nop
}
 800d7e0:	370c      	adds	r7, #12
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e8:	4770      	bx	lr

0800d7ea <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800d7ea:	b480      	push	{r7}
 800d7ec:	b083      	sub	sp, #12
 800d7ee:	af00      	add	r7, sp, #0
 800d7f0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800d7fa:	bf00      	nop
}
 800d7fc:	370c      	adds	r7, #12
 800d7fe:	46bd      	mov	sp, r7
 800d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d804:	4770      	bx	lr

0800d806 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800d806:	b480      	push	{r7}
 800d808:	b083      	sub	sp, #12
 800d80a:	af00      	add	r7, sp, #0
 800d80c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	2201      	movs	r2, #1
 800d812:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2200      	movs	r2, #0
 800d81a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	2200      	movs	r2, #0
 800d822:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800d826:	2300      	movs	r3, #0
}
 800d828:	4618      	mov	r0, r3
 800d82a:	370c      	adds	r7, #12
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr

0800d834 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b082      	sub	sp, #8
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	2201      	movs	r2, #1
 800d840:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	2200      	movs	r2, #0
 800d848:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	2200      	movs	r2, #0
 800d850:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800d854:	6878      	ldr	r0, [r7, #4]
 800d856:	f000 fc80 	bl	800e15a <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	791b      	ldrb	r3, [r3, #4]
 800d85e:	4619      	mov	r1, r3
 800d860:	6878      	ldr	r0, [r7, #4]
 800d862:	f000 fad3 	bl	800de0c <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	795b      	ldrb	r3, [r3, #5]
 800d86a:	4619      	mov	r1, r3
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f000 facd 	bl	800de0c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800d872:	2300      	movs	r3, #0
}
 800d874:	4618      	mov	r0, r3
 800d876:	3708      	adds	r7, #8
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd80      	pop	{r7, pc}

0800d87c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b082      	sub	sp, #8
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
 800d884:	460b      	mov	r3, r1
 800d886:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	789b      	ldrb	r3, [r3, #2]
 800d88c:	2b01      	cmp	r3, #1
 800d88e:	d10f      	bne.n	800d8b0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2202      	movs	r2, #2
 800d894:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2201      	movs	r2, #1
 800d89a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800d8a2:	78fb      	ldrb	r3, [r7, #3]
 800d8a4:	b29a      	uxth	r2, r3
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	2100      	movs	r1, #0
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f000 f805 	bl	800d8c4 <USBH_CtlReq>
 800d8ba:	4603      	mov	r3, r0
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	3708      	adds	r7, #8
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}

0800d8c4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b086      	sub	sp, #24
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	60f8      	str	r0, [r7, #12]
 800d8cc:	60b9      	str	r1, [r7, #8]
 800d8ce:	4613      	mov	r3, r2
 800d8d0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	789b      	ldrb	r3, [r3, #2]
 800d8da:	2b01      	cmp	r3, #1
 800d8dc:	d002      	beq.n	800d8e4 <USBH_CtlReq+0x20>
 800d8de:	2b02      	cmp	r3, #2
 800d8e0:	d00f      	beq.n	800d902 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800d8e2:	e027      	b.n	800d934 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	68ba      	ldr	r2, [r7, #8]
 800d8e8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	88fa      	ldrh	r2, [r7, #6]
 800d8ee:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	2202      	movs	r2, #2
 800d8fa:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800d8fc:	2301      	movs	r3, #1
 800d8fe:	75fb      	strb	r3, [r7, #23]
      break;
 800d900:	e018      	b.n	800d934 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800d902:	68f8      	ldr	r0, [r7, #12]
 800d904:	f000 f81c 	bl	800d940 <USBH_HandleControl>
 800d908:	4603      	mov	r3, r0
 800d90a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800d90c:	7dfb      	ldrb	r3, [r7, #23]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d002      	beq.n	800d918 <USBH_CtlReq+0x54>
 800d912:	7dfb      	ldrb	r3, [r7, #23]
 800d914:	2b03      	cmp	r3, #3
 800d916:	d106      	bne.n	800d926 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	2201      	movs	r2, #1
 800d91c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	2200      	movs	r2, #0
 800d922:	761a      	strb	r2, [r3, #24]
      break;
 800d924:	e005      	b.n	800d932 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800d926:	7dfb      	ldrb	r3, [r7, #23]
 800d928:	2b02      	cmp	r3, #2
 800d92a:	d102      	bne.n	800d932 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	2201      	movs	r2, #1
 800d930:	709a      	strb	r2, [r3, #2]
      break;
 800d932:	bf00      	nop
  }
  return status;
 800d934:	7dfb      	ldrb	r3, [r7, #23]
}
 800d936:	4618      	mov	r0, r3
 800d938:	3718      	adds	r7, #24
 800d93a:	46bd      	mov	sp, r7
 800d93c:	bd80      	pop	{r7, pc}
	...

0800d940 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b086      	sub	sp, #24
 800d944:	af02      	add	r7, sp, #8
 800d946:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d948:	2301      	movs	r3, #1
 800d94a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d94c:	2300      	movs	r3, #0
 800d94e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	7e1b      	ldrb	r3, [r3, #24]
 800d954:	3b01      	subs	r3, #1
 800d956:	2b0a      	cmp	r3, #10
 800d958:	f200 8158 	bhi.w	800dc0c <USBH_HandleControl+0x2cc>
 800d95c:	a201      	add	r2, pc, #4	; (adr r2, 800d964 <USBH_HandleControl+0x24>)
 800d95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d962:	bf00      	nop
 800d964:	0800d991 	.word	0x0800d991
 800d968:	0800d9ab 	.word	0x0800d9ab
 800d96c:	0800da15 	.word	0x0800da15
 800d970:	0800da3b 	.word	0x0800da3b
 800d974:	0800da73 	.word	0x0800da73
 800d978:	0800da9f 	.word	0x0800da9f
 800d97c:	0800daf1 	.word	0x0800daf1
 800d980:	0800db13 	.word	0x0800db13
 800d984:	0800db4f 	.word	0x0800db4f
 800d988:	0800db77 	.word	0x0800db77
 800d98c:	0800dbb5 	.word	0x0800dbb5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	f103 0110 	add.w	r1, r3, #16
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	795b      	ldrb	r3, [r3, #5]
 800d99a:	461a      	mov	r2, r3
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	f000 f945 	bl	800dc2c <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2202      	movs	r2, #2
 800d9a6:	761a      	strb	r2, [r3, #24]
      break;
 800d9a8:	e13b      	b.n	800dc22 <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	795b      	ldrb	r3, [r3, #5]
 800d9ae:	4619      	mov	r1, r3
 800d9b0:	6878      	ldr	r0, [r7, #4]
 800d9b2:	f000 fc7f 	bl	800e2b4 <USBH_LL_GetURBState>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800d9ba:	7bbb      	ldrb	r3, [r7, #14]
 800d9bc:	2b01      	cmp	r3, #1
 800d9be:	d11e      	bne.n	800d9fe <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	7c1b      	ldrb	r3, [r3, #16]
 800d9c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d9c8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	8adb      	ldrh	r3, [r3, #22]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d00a      	beq.n	800d9e8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800d9d2:	7b7b      	ldrb	r3, [r7, #13]
 800d9d4:	2b80      	cmp	r3, #128	; 0x80
 800d9d6:	d103      	bne.n	800d9e0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	2203      	movs	r2, #3
 800d9dc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d9de:	e117      	b.n	800dc10 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	2205      	movs	r2, #5
 800d9e4:	761a      	strb	r2, [r3, #24]
      break;
 800d9e6:	e113      	b.n	800dc10 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 800d9e8:	7b7b      	ldrb	r3, [r7, #13]
 800d9ea:	2b80      	cmp	r3, #128	; 0x80
 800d9ec:	d103      	bne.n	800d9f6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2209      	movs	r2, #9
 800d9f2:	761a      	strb	r2, [r3, #24]
      break;
 800d9f4:	e10c      	b.n	800dc10 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	2207      	movs	r2, #7
 800d9fa:	761a      	strb	r2, [r3, #24]
      break;
 800d9fc:	e108      	b.n	800dc10 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d9fe:	7bbb      	ldrb	r3, [r7, #14]
 800da00:	2b04      	cmp	r3, #4
 800da02:	d003      	beq.n	800da0c <USBH_HandleControl+0xcc>
 800da04:	7bbb      	ldrb	r3, [r7, #14]
 800da06:	2b02      	cmp	r3, #2
 800da08:	f040 8102 	bne.w	800dc10 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	220b      	movs	r2, #11
 800da10:	761a      	strb	r2, [r3, #24]
      break;
 800da12:	e0fd      	b.n	800dc10 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800da1a:	b29a      	uxth	r2, r3
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	6899      	ldr	r1, [r3, #8]
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	899a      	ldrh	r2, [r3, #12]
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	791b      	ldrb	r3, [r3, #4]
 800da2c:	6878      	ldr	r0, [r7, #4]
 800da2e:	f000 f93c 	bl	800dcaa <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	2204      	movs	r2, #4
 800da36:	761a      	strb	r2, [r3, #24]
      break;
 800da38:	e0f3      	b.n	800dc22 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	791b      	ldrb	r3, [r3, #4]
 800da3e:	4619      	mov	r1, r3
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f000 fc37 	bl	800e2b4 <USBH_LL_GetURBState>
 800da46:	4603      	mov	r3, r0
 800da48:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800da4a:	7bbb      	ldrb	r3, [r7, #14]
 800da4c:	2b01      	cmp	r3, #1
 800da4e:	d102      	bne.n	800da56 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	2209      	movs	r2, #9
 800da54:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800da56:	7bbb      	ldrb	r3, [r7, #14]
 800da58:	2b05      	cmp	r3, #5
 800da5a:	d102      	bne.n	800da62 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800da5c:	2303      	movs	r3, #3
 800da5e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800da60:	e0d8      	b.n	800dc14 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800da62:	7bbb      	ldrb	r3, [r7, #14]
 800da64:	2b04      	cmp	r3, #4
 800da66:	f040 80d5 	bne.w	800dc14 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	220b      	movs	r2, #11
 800da6e:	761a      	strb	r2, [r3, #24]
      break;
 800da70:	e0d0      	b.n	800dc14 <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	6899      	ldr	r1, [r3, #8]
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	899a      	ldrh	r2, [r3, #12]
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	7958      	ldrb	r0, [r3, #5]
 800da7e:	2301      	movs	r3, #1
 800da80:	9300      	str	r3, [sp, #0]
 800da82:	4603      	mov	r3, r0
 800da84:	6878      	ldr	r0, [r7, #4]
 800da86:	f000 f8eb 	bl	800dc60 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800da90:	b29a      	uxth	r2, r3
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2206      	movs	r2, #6
 800da9a:	761a      	strb	r2, [r3, #24]
      break;
 800da9c:	e0c1      	b.n	800dc22 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	795b      	ldrb	r3, [r3, #5]
 800daa2:	4619      	mov	r1, r3
 800daa4:	6878      	ldr	r0, [r7, #4]
 800daa6:	f000 fc05 	bl	800e2b4 <USBH_LL_GetURBState>
 800daaa:	4603      	mov	r3, r0
 800daac:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800daae:	7bbb      	ldrb	r3, [r7, #14]
 800dab0:	2b01      	cmp	r3, #1
 800dab2:	d103      	bne.n	800dabc <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2207      	movs	r2, #7
 800dab8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800daba:	e0ad      	b.n	800dc18 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 800dabc:	7bbb      	ldrb	r3, [r7, #14]
 800dabe:	2b05      	cmp	r3, #5
 800dac0:	d105      	bne.n	800dace <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	220c      	movs	r2, #12
 800dac6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800dac8:	2303      	movs	r3, #3
 800daca:	73fb      	strb	r3, [r7, #15]
      break;
 800dacc:	e0a4      	b.n	800dc18 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 800dace:	7bbb      	ldrb	r3, [r7, #14]
 800dad0:	2b02      	cmp	r3, #2
 800dad2:	d103      	bne.n	800dadc <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2205      	movs	r2, #5
 800dad8:	761a      	strb	r2, [r3, #24]
      break;
 800dada:	e09d      	b.n	800dc18 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 800dadc:	7bbb      	ldrb	r3, [r7, #14]
 800dade:	2b04      	cmp	r3, #4
 800dae0:	f040 809a 	bne.w	800dc18 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	220b      	movs	r2, #11
 800dae8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800daea:	2302      	movs	r3, #2
 800daec:	73fb      	strb	r3, [r7, #15]
      break;
 800daee:	e093      	b.n	800dc18 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	791b      	ldrb	r3, [r3, #4]
 800daf4:	2200      	movs	r2, #0
 800daf6:	2100      	movs	r1, #0
 800daf8:	6878      	ldr	r0, [r7, #4]
 800dafa:	f000 f8d6 	bl	800dcaa <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800db04:	b29a      	uxth	r2, r3
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2208      	movs	r2, #8
 800db0e:	761a      	strb	r2, [r3, #24]

      break;
 800db10:	e087      	b.n	800dc22 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	791b      	ldrb	r3, [r3, #4]
 800db16:	4619      	mov	r1, r3
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f000 fbcb 	bl	800e2b4 <USBH_LL_GetURBState>
 800db1e:	4603      	mov	r3, r0
 800db20:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800db22:	7bbb      	ldrb	r3, [r7, #14]
 800db24:	2b01      	cmp	r3, #1
 800db26:	d105      	bne.n	800db34 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	220d      	movs	r2, #13
 800db2c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800db2e:	2300      	movs	r3, #0
 800db30:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800db32:	e073      	b.n	800dc1c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 800db34:	7bbb      	ldrb	r3, [r7, #14]
 800db36:	2b04      	cmp	r3, #4
 800db38:	d103      	bne.n	800db42 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	220b      	movs	r2, #11
 800db3e:	761a      	strb	r2, [r3, #24]
      break;
 800db40:	e06c      	b.n	800dc1c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 800db42:	7bbb      	ldrb	r3, [r7, #14]
 800db44:	2b05      	cmp	r3, #5
 800db46:	d169      	bne.n	800dc1c <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 800db48:	2303      	movs	r3, #3
 800db4a:	73fb      	strb	r3, [r7, #15]
      break;
 800db4c:	e066      	b.n	800dc1c <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	795a      	ldrb	r2, [r3, #5]
 800db52:	2301      	movs	r3, #1
 800db54:	9300      	str	r3, [sp, #0]
 800db56:	4613      	mov	r3, r2
 800db58:	2200      	movs	r2, #0
 800db5a:	2100      	movs	r1, #0
 800db5c:	6878      	ldr	r0, [r7, #4]
 800db5e:	f000 f87f 	bl	800dc60 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800db68:	b29a      	uxth	r2, r3
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	220a      	movs	r2, #10
 800db72:	761a      	strb	r2, [r3, #24]
      break;
 800db74:	e055      	b.n	800dc22 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	795b      	ldrb	r3, [r3, #5]
 800db7a:	4619      	mov	r1, r3
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f000 fb99 	bl	800e2b4 <USBH_LL_GetURBState>
 800db82:	4603      	mov	r3, r0
 800db84:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800db86:	7bbb      	ldrb	r3, [r7, #14]
 800db88:	2b01      	cmp	r3, #1
 800db8a:	d105      	bne.n	800db98 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 800db8c:	2300      	movs	r3, #0
 800db8e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	220d      	movs	r2, #13
 800db94:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800db96:	e043      	b.n	800dc20 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 800db98:	7bbb      	ldrb	r3, [r7, #14]
 800db9a:	2b02      	cmp	r3, #2
 800db9c:	d103      	bne.n	800dba6 <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	2209      	movs	r2, #9
 800dba2:	761a      	strb	r2, [r3, #24]
      break;
 800dba4:	e03c      	b.n	800dc20 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 800dba6:	7bbb      	ldrb	r3, [r7, #14]
 800dba8:	2b04      	cmp	r3, #4
 800dbaa:	d139      	bne.n	800dc20 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	220b      	movs	r2, #11
 800dbb0:	761a      	strb	r2, [r3, #24]
      break;
 800dbb2:	e035      	b.n	800dc20 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	7e5b      	ldrb	r3, [r3, #25]
 800dbb8:	3301      	adds	r3, #1
 800dbba:	b2da      	uxtb	r2, r3
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	765a      	strb	r2, [r3, #25]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	7e5b      	ldrb	r3, [r3, #25]
 800dbc4:	2b02      	cmp	r3, #2
 800dbc6:	d806      	bhi.n	800dbd6 <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2201      	movs	r2, #1
 800dbcc:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2201      	movs	r2, #1
 800dbd2:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800dbd4:	e025      	b.n	800dc22 <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dbdc:	2106      	movs	r1, #6
 800dbde:	6878      	ldr	r0, [r7, #4]
 800dbe0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	795b      	ldrb	r3, [r3, #5]
 800dbec:	4619      	mov	r1, r3
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f000 f90c 	bl	800de0c <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	791b      	ldrb	r3, [r3, #4]
 800dbf8:	4619      	mov	r1, r3
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f000 f906 	bl	800de0c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	2200      	movs	r2, #0
 800dc04:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800dc06:	2302      	movs	r3, #2
 800dc08:	73fb      	strb	r3, [r7, #15]
      break;
 800dc0a:	e00a      	b.n	800dc22 <USBH_HandleControl+0x2e2>

    default:
      break;
 800dc0c:	bf00      	nop
 800dc0e:	e008      	b.n	800dc22 <USBH_HandleControl+0x2e2>
      break;
 800dc10:	bf00      	nop
 800dc12:	e006      	b.n	800dc22 <USBH_HandleControl+0x2e2>
      break;
 800dc14:	bf00      	nop
 800dc16:	e004      	b.n	800dc22 <USBH_HandleControl+0x2e2>
      break;
 800dc18:	bf00      	nop
 800dc1a:	e002      	b.n	800dc22 <USBH_HandleControl+0x2e2>
      break;
 800dc1c:	bf00      	nop
 800dc1e:	e000      	b.n	800dc22 <USBH_HandleControl+0x2e2>
      break;
 800dc20:	bf00      	nop
  }

  return status;
 800dc22:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3710      	adds	r7, #16
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	bd80      	pop	{r7, pc}

0800dc2c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b088      	sub	sp, #32
 800dc30:	af04      	add	r7, sp, #16
 800dc32:	60f8      	str	r0, [r7, #12]
 800dc34:	60b9      	str	r1, [r7, #8]
 800dc36:	4613      	mov	r3, r2
 800dc38:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800dc3a:	79f9      	ldrb	r1, [r7, #7]
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	9303      	str	r3, [sp, #12]
 800dc40:	2308      	movs	r3, #8
 800dc42:	9302      	str	r3, [sp, #8]
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	9301      	str	r3, [sp, #4]
 800dc48:	2300      	movs	r3, #0
 800dc4a:	9300      	str	r3, [sp, #0]
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	2200      	movs	r2, #0
 800dc50:	68f8      	ldr	r0, [r7, #12]
 800dc52:	f000 fafe 	bl	800e252 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800dc56:	2300      	movs	r3, #0
}
 800dc58:	4618      	mov	r0, r3
 800dc5a:	3710      	adds	r7, #16
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}

0800dc60 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b088      	sub	sp, #32
 800dc64:	af04      	add	r7, sp, #16
 800dc66:	60f8      	str	r0, [r7, #12]
 800dc68:	60b9      	str	r1, [r7, #8]
 800dc6a:	4611      	mov	r1, r2
 800dc6c:	461a      	mov	r2, r3
 800dc6e:	460b      	mov	r3, r1
 800dc70:	80fb      	strh	r3, [r7, #6]
 800dc72:	4613      	mov	r3, r2
 800dc74:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d001      	beq.n	800dc84 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800dc80:	2300      	movs	r3, #0
 800dc82:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800dc84:	7979      	ldrb	r1, [r7, #5]
 800dc86:	7e3b      	ldrb	r3, [r7, #24]
 800dc88:	9303      	str	r3, [sp, #12]
 800dc8a:	88fb      	ldrh	r3, [r7, #6]
 800dc8c:	9302      	str	r3, [sp, #8]
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	9301      	str	r3, [sp, #4]
 800dc92:	2301      	movs	r3, #1
 800dc94:	9300      	str	r3, [sp, #0]
 800dc96:	2300      	movs	r3, #0
 800dc98:	2200      	movs	r2, #0
 800dc9a:	68f8      	ldr	r0, [r7, #12]
 800dc9c:	f000 fad9 	bl	800e252 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800dca0:	2300      	movs	r3, #0
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3710      	adds	r7, #16
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}

0800dcaa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800dcaa:	b580      	push	{r7, lr}
 800dcac:	b088      	sub	sp, #32
 800dcae:	af04      	add	r7, sp, #16
 800dcb0:	60f8      	str	r0, [r7, #12]
 800dcb2:	60b9      	str	r1, [r7, #8]
 800dcb4:	4611      	mov	r1, r2
 800dcb6:	461a      	mov	r2, r3
 800dcb8:	460b      	mov	r3, r1
 800dcba:	80fb      	strh	r3, [r7, #6]
 800dcbc:	4613      	mov	r3, r2
 800dcbe:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800dcc0:	7979      	ldrb	r1, [r7, #5]
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	9303      	str	r3, [sp, #12]
 800dcc6:	88fb      	ldrh	r3, [r7, #6]
 800dcc8:	9302      	str	r3, [sp, #8]
 800dcca:	68bb      	ldr	r3, [r7, #8]
 800dccc:	9301      	str	r3, [sp, #4]
 800dcce:	2301      	movs	r3, #1
 800dcd0:	9300      	str	r3, [sp, #0]
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	2201      	movs	r2, #1
 800dcd6:	68f8      	ldr	r0, [r7, #12]
 800dcd8:	f000 fabb 	bl	800e252 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800dcdc:	2300      	movs	r3, #0

}
 800dcde:	4618      	mov	r0, r3
 800dce0:	3710      	adds	r7, #16
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}

0800dce6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800dce6:	b580      	push	{r7, lr}
 800dce8:	b088      	sub	sp, #32
 800dcea:	af04      	add	r7, sp, #16
 800dcec:	60f8      	str	r0, [r7, #12]
 800dcee:	60b9      	str	r1, [r7, #8]
 800dcf0:	4611      	mov	r1, r2
 800dcf2:	461a      	mov	r2, r3
 800dcf4:	460b      	mov	r3, r1
 800dcf6:	80fb      	strh	r3, [r7, #6]
 800dcf8:	4613      	mov	r3, r2
 800dcfa:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d001      	beq.n	800dd0a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800dd06:	2300      	movs	r3, #0
 800dd08:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800dd0a:	7979      	ldrb	r1, [r7, #5]
 800dd0c:	7e3b      	ldrb	r3, [r7, #24]
 800dd0e:	9303      	str	r3, [sp, #12]
 800dd10:	88fb      	ldrh	r3, [r7, #6]
 800dd12:	9302      	str	r3, [sp, #8]
 800dd14:	68bb      	ldr	r3, [r7, #8]
 800dd16:	9301      	str	r3, [sp, #4]
 800dd18:	2301      	movs	r3, #1
 800dd1a:	9300      	str	r3, [sp, #0]
 800dd1c:	2302      	movs	r3, #2
 800dd1e:	2200      	movs	r2, #0
 800dd20:	68f8      	ldr	r0, [r7, #12]
 800dd22:	f000 fa96 	bl	800e252 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800dd26:	2300      	movs	r3, #0
}
 800dd28:	4618      	mov	r0, r3
 800dd2a:	3710      	adds	r7, #16
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}

0800dd30 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b088      	sub	sp, #32
 800dd34:	af04      	add	r7, sp, #16
 800dd36:	60f8      	str	r0, [r7, #12]
 800dd38:	60b9      	str	r1, [r7, #8]
 800dd3a:	4611      	mov	r1, r2
 800dd3c:	461a      	mov	r2, r3
 800dd3e:	460b      	mov	r3, r1
 800dd40:	80fb      	strh	r3, [r7, #6]
 800dd42:	4613      	mov	r3, r2
 800dd44:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800dd46:	7979      	ldrb	r1, [r7, #5]
 800dd48:	2300      	movs	r3, #0
 800dd4a:	9303      	str	r3, [sp, #12]
 800dd4c:	88fb      	ldrh	r3, [r7, #6]
 800dd4e:	9302      	str	r3, [sp, #8]
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	9301      	str	r3, [sp, #4]
 800dd54:	2301      	movs	r3, #1
 800dd56:	9300      	str	r3, [sp, #0]
 800dd58:	2302      	movs	r3, #2
 800dd5a:	2201      	movs	r2, #1
 800dd5c:	68f8      	ldr	r0, [r7, #12]
 800dd5e:	f000 fa78 	bl	800e252 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800dd62:	2300      	movs	r3, #0
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3710      	adds	r7, #16
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}

0800dd6c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b086      	sub	sp, #24
 800dd70:	af04      	add	r7, sp, #16
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	4608      	mov	r0, r1
 800dd76:	4611      	mov	r1, r2
 800dd78:	461a      	mov	r2, r3
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	70fb      	strb	r3, [r7, #3]
 800dd7e:	460b      	mov	r3, r1
 800dd80:	70bb      	strb	r3, [r7, #2]
 800dd82:	4613      	mov	r3, r2
 800dd84:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800dd86:	7878      	ldrb	r0, [r7, #1]
 800dd88:	78ba      	ldrb	r2, [r7, #2]
 800dd8a:	78f9      	ldrb	r1, [r7, #3]
 800dd8c:	8b3b      	ldrh	r3, [r7, #24]
 800dd8e:	9302      	str	r3, [sp, #8]
 800dd90:	7d3b      	ldrb	r3, [r7, #20]
 800dd92:	9301      	str	r3, [sp, #4]
 800dd94:	7c3b      	ldrb	r3, [r7, #16]
 800dd96:	9300      	str	r3, [sp, #0]
 800dd98:	4603      	mov	r3, r0
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	f000 fa0b 	bl	800e1b6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800dda0:	2300      	movs	r3, #0
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3708      	adds	r7, #8
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ddaa:	b580      	push	{r7, lr}
 800ddac:	b082      	sub	sp, #8
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	6078      	str	r0, [r7, #4]
 800ddb2:	460b      	mov	r3, r1
 800ddb4:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800ddb6:	78fb      	ldrb	r3, [r7, #3]
 800ddb8:	4619      	mov	r1, r3
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f000 fa2a 	bl	800e214 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ddc0:	2300      	movs	r3, #0
}
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	3708      	adds	r7, #8
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	bd80      	pop	{r7, pc}

0800ddca <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ddca:	b580      	push	{r7, lr}
 800ddcc:	b084      	sub	sp, #16
 800ddce:	af00      	add	r7, sp, #0
 800ddd0:	6078      	str	r0, [r7, #4]
 800ddd2:	460b      	mov	r3, r1
 800ddd4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ddd6:	6878      	ldr	r0, [r7, #4]
 800ddd8:	f000 f836 	bl	800de48 <USBH_GetFreePipe>
 800dddc:	4603      	mov	r3, r0
 800ddde:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800dde0:	89fb      	ldrh	r3, [r7, #14]
 800dde2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dde6:	4293      	cmp	r3, r2
 800dde8:	d00a      	beq.n	800de00 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800ddea:	78fa      	ldrb	r2, [r7, #3]
 800ddec:	89fb      	ldrh	r3, [r7, #14]
 800ddee:	f003 030f 	and.w	r3, r3, #15
 800ddf2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ddf6:	6879      	ldr	r1, [r7, #4]
 800ddf8:	33e0      	adds	r3, #224	; 0xe0
 800ddfa:	009b      	lsls	r3, r3, #2
 800ddfc:	440b      	add	r3, r1
 800ddfe:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800de00:	89fb      	ldrh	r3, [r7, #14]
 800de02:	b2db      	uxtb	r3, r3
}
 800de04:	4618      	mov	r0, r3
 800de06:	3710      	adds	r7, #16
 800de08:	46bd      	mov	sp, r7
 800de0a:	bd80      	pop	{r7, pc}

0800de0c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b083      	sub	sp, #12
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	460b      	mov	r3, r1
 800de16:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800de18:	78fb      	ldrb	r3, [r7, #3]
 800de1a:	2b0a      	cmp	r3, #10
 800de1c:	d80d      	bhi.n	800de3a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800de1e:	78fb      	ldrb	r3, [r7, #3]
 800de20:	687a      	ldr	r2, [r7, #4]
 800de22:	33e0      	adds	r3, #224	; 0xe0
 800de24:	009b      	lsls	r3, r3, #2
 800de26:	4413      	add	r3, r2
 800de28:	685a      	ldr	r2, [r3, #4]
 800de2a:	78fb      	ldrb	r3, [r7, #3]
 800de2c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800de30:	6879      	ldr	r1, [r7, #4]
 800de32:	33e0      	adds	r3, #224	; 0xe0
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	440b      	add	r3, r1
 800de38:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800de3a:	2300      	movs	r3, #0
}
 800de3c:	4618      	mov	r0, r3
 800de3e:	370c      	adds	r7, #12
 800de40:	46bd      	mov	sp, r7
 800de42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de46:	4770      	bx	lr

0800de48 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800de48:	b480      	push	{r7}
 800de4a:	b085      	sub	sp, #20
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800de50:	2300      	movs	r3, #0
 800de52:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800de54:	2300      	movs	r3, #0
 800de56:	73fb      	strb	r3, [r7, #15]
 800de58:	e00f      	b.n	800de7a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800de5a:	7bfb      	ldrb	r3, [r7, #15]
 800de5c:	687a      	ldr	r2, [r7, #4]
 800de5e:	33e0      	adds	r3, #224	; 0xe0
 800de60:	009b      	lsls	r3, r3, #2
 800de62:	4413      	add	r3, r2
 800de64:	685b      	ldr	r3, [r3, #4]
 800de66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d102      	bne.n	800de74 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800de6e:	7bfb      	ldrb	r3, [r7, #15]
 800de70:	b29b      	uxth	r3, r3
 800de72:	e007      	b.n	800de84 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800de74:	7bfb      	ldrb	r3, [r7, #15]
 800de76:	3301      	adds	r3, #1
 800de78:	73fb      	strb	r3, [r7, #15]
 800de7a:	7bfb      	ldrb	r3, [r7, #15]
 800de7c:	2b0a      	cmp	r3, #10
 800de7e:	d9ec      	bls.n	800de5a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800de80:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800de84:	4618      	mov	r0, r3
 800de86:	3714      	adds	r7, #20
 800de88:	46bd      	mov	sp, r7
 800de8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de8e:	4770      	bx	lr

0800de90 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800de94:	2201      	movs	r2, #1
 800de96:	490e      	ldr	r1, [pc, #56]	; (800ded0 <MX_USB_HOST_Init+0x40>)
 800de98:	480e      	ldr	r0, [pc, #56]	; (800ded4 <MX_USB_HOST_Init+0x44>)
 800de9a:	f7ff fb35 	bl	800d508 <USBH_Init>
 800de9e:	4603      	mov	r3, r0
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d001      	beq.n	800dea8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800dea4:	f7f3 feb8 	bl	8001c18 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800dea8:	490b      	ldr	r1, [pc, #44]	; (800ded8 <MX_USB_HOST_Init+0x48>)
 800deaa:	480a      	ldr	r0, [pc, #40]	; (800ded4 <MX_USB_HOST_Init+0x44>)
 800deac:	f7ff fbba 	bl	800d624 <USBH_RegisterClass>
 800deb0:	4603      	mov	r3, r0
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d001      	beq.n	800deba <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800deb6:	f7f3 feaf 	bl	8001c18 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800deba:	4806      	ldr	r0, [pc, #24]	; (800ded4 <MX_USB_HOST_Init+0x44>)
 800debc:	f7ff fc3e 	bl	800d73c <USBH_Start>
 800dec0:	4603      	mov	r3, r0
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d001      	beq.n	800deca <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800dec6:	f7f3 fea7 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800deca:	bf00      	nop
 800decc:	bd80      	pop	{r7, pc}
 800dece:	bf00      	nop
 800ded0:	0800dedd 	.word	0x0800dedd
 800ded4:	200085f0 	.word	0x200085f0
 800ded8:	20000064 	.word	0x20000064

0800dedc <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800dedc:	b480      	push	{r7}
 800dede:	b083      	sub	sp, #12
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
 800dee4:	460b      	mov	r3, r1
 800dee6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800dee8:	78fb      	ldrb	r3, [r7, #3]
 800deea:	3b01      	subs	r3, #1
 800deec:	2b04      	cmp	r3, #4
 800deee:	d819      	bhi.n	800df24 <USBH_UserProcess+0x48>
 800def0:	a201      	add	r2, pc, #4	; (adr r2, 800def8 <USBH_UserProcess+0x1c>)
 800def2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800def6:	bf00      	nop
 800def8:	0800df25 	.word	0x0800df25
 800defc:	0800df15 	.word	0x0800df15
 800df00:	0800df25 	.word	0x0800df25
 800df04:	0800df1d 	.word	0x0800df1d
 800df08:	0800df0d 	.word	0x0800df0d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800df0c:	4b09      	ldr	r3, [pc, #36]	; (800df34 <USBH_UserProcess+0x58>)
 800df0e:	2203      	movs	r2, #3
 800df10:	701a      	strb	r2, [r3, #0]
  break;
 800df12:	e008      	b.n	800df26 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800df14:	4b07      	ldr	r3, [pc, #28]	; (800df34 <USBH_UserProcess+0x58>)
 800df16:	2202      	movs	r2, #2
 800df18:	701a      	strb	r2, [r3, #0]
  break;
 800df1a:	e004      	b.n	800df26 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800df1c:	4b05      	ldr	r3, [pc, #20]	; (800df34 <USBH_UserProcess+0x58>)
 800df1e:	2201      	movs	r2, #1
 800df20:	701a      	strb	r2, [r3, #0]
  break;
 800df22:	e000      	b.n	800df26 <USBH_UserProcess+0x4a>

  default:
  break;
 800df24:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800df26:	bf00      	nop
 800df28:	370c      	adds	r7, #12
 800df2a:	46bd      	mov	sp, r7
 800df2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df30:	4770      	bx	lr
 800df32:	bf00      	nop
 800df34:	200001b0 	.word	0x200001b0

0800df38 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b08a      	sub	sp, #40	; 0x28
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800df40:	f107 0314 	add.w	r3, r7, #20
 800df44:	2200      	movs	r2, #0
 800df46:	601a      	str	r2, [r3, #0]
 800df48:	605a      	str	r2, [r3, #4]
 800df4a:	609a      	str	r2, [r3, #8]
 800df4c:	60da      	str	r2, [r3, #12]
 800df4e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800df58:	d14e      	bne.n	800dff8 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800df5a:	4b29      	ldr	r3, [pc, #164]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800df5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df5e:	4a28      	ldr	r2, [pc, #160]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800df60:	f043 0301 	orr.w	r3, r3, #1
 800df64:	64d3      	str	r3, [r2, #76]	; 0x4c
 800df66:	4b26      	ldr	r3, [pc, #152]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800df68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df6a:	f003 0301 	and.w	r3, r3, #1
 800df6e:	613b      	str	r3, [r7, #16]
 800df70:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800df72:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800df76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df78:	2302      	movs	r3, #2
 800df7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df7c:	2300      	movs	r3, #0
 800df7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800df80:	2303      	movs	r3, #3
 800df82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800df84:	230a      	movs	r3, #10
 800df86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800df88:	f107 0314 	add.w	r3, r7, #20
 800df8c:	4619      	mov	r1, r3
 800df8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800df92:	f7f6 ff41 	bl	8004e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800df96:	4b1a      	ldr	r3, [pc, #104]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800df98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df9a:	4a19      	ldr	r2, [pc, #100]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800df9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800dfa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800dfa2:	4b17      	ldr	r3, [pc, #92]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800dfa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dfa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dfaa:	60fb      	str	r3, [r7, #12]
 800dfac:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dfae:	4b14      	ldr	r3, [pc, #80]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800dfb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d114      	bne.n	800dfe4 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dfba:	4b11      	ldr	r3, [pc, #68]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800dfbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfbe:	4a10      	ldr	r2, [pc, #64]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800dfc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dfc4:	6593      	str	r3, [r2, #88]	; 0x58
 800dfc6:	4b0e      	ldr	r3, [pc, #56]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800dfc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dfce:	60bb      	str	r3, [r7, #8]
 800dfd0:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800dfd2:	f7f9 fe83 	bl	8007cdc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800dfd6:	4b0a      	ldr	r3, [pc, #40]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800dfd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfda:	4a09      	ldr	r2, [pc, #36]	; (800e000 <HAL_HCD_MspInit+0xc8>)
 800dfdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dfe0:	6593      	str	r3, [r2, #88]	; 0x58
 800dfe2:	e001      	b.n	800dfe8 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800dfe4:	f7f9 fe7a 	bl	8007cdc <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800dfe8:	2200      	movs	r2, #0
 800dfea:	2100      	movs	r1, #0
 800dfec:	2043      	movs	r0, #67	; 0x43
 800dfee:	f7f5 ff40 	bl	8003e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800dff2:	2043      	movs	r0, #67	; 0x43
 800dff4:	f7f5 ff59 	bl	8003eaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800dff8:	bf00      	nop
 800dffa:	3728      	adds	r7, #40	; 0x28
 800dffc:	46bd      	mov	sp, r7
 800dffe:	bd80      	pop	{r7, pc}
 800e000:	40021000 	.word	0x40021000

0800e004 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b082      	sub	sp, #8
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e012:	4618      	mov	r0, r3
 800e014:	f7ff fbb1 	bl	800d77a <USBH_LL_IncTimer>
}
 800e018:	bf00      	nop
 800e01a:	3708      	adds	r7, #8
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}

0800e020 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b082      	sub	sp, #8
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e02e:	4618      	mov	r0, r3
 800e030:	f7ff fbe9 	bl	800d806 <USBH_LL_Connect>
}
 800e034:	bf00      	nop
 800e036:	3708      	adds	r7, #8
 800e038:	46bd      	mov	sp, r7
 800e03a:	bd80      	pop	{r7, pc}

0800e03c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b082      	sub	sp, #8
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e04a:	4618      	mov	r0, r3
 800e04c:	f7ff fbf2 	bl	800d834 <USBH_LL_Disconnect>
}
 800e050:	bf00      	nop
 800e052:	3708      	adds	r7, #8
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}

0800e058 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800e058:	b480      	push	{r7}
 800e05a:	b083      	sub	sp, #12
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
 800e060:	460b      	mov	r3, r1
 800e062:	70fb      	strb	r3, [r7, #3]
 800e064:	4613      	mov	r3, r2
 800e066:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800e068:	bf00      	nop
 800e06a:	370c      	adds	r7, #12
 800e06c:	46bd      	mov	sp, r7
 800e06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e072:	4770      	bx	lr

0800e074 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b082      	sub	sp, #8
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e082:	4618      	mov	r0, r3
 800e084:	f7ff fba3 	bl	800d7ce <USBH_LL_PortEnabled>
}
 800e088:	bf00      	nop
 800e08a:	3708      	adds	r7, #8
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}

0800e090 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b082      	sub	sp, #8
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f7ff fba3 	bl	800d7ea <USBH_LL_PortDisabled>
}
 800e0a4:	bf00      	nop
 800e0a6:	3708      	adds	r7, #8
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	bd80      	pop	{r7, pc}

0800e0ac <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b082      	sub	sp, #8
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e0ba:	2b01      	cmp	r3, #1
 800e0bc:	d12a      	bne.n	800e114 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800e0be:	4a18      	ldr	r2, [pc, #96]	; (800e120 <USBH_LL_Init+0x74>)
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	4a15      	ldr	r2, [pc, #84]	; (800e120 <USBH_LL_Init+0x74>)
 800e0ca:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e0ce:	4b14      	ldr	r3, [pc, #80]	; (800e120 <USBH_LL_Init+0x74>)
 800e0d0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e0d4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800e0d6:	4b12      	ldr	r3, [pc, #72]	; (800e120 <USBH_LL_Init+0x74>)
 800e0d8:	2208      	movs	r2, #8
 800e0da:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800e0dc:	4b10      	ldr	r3, [pc, #64]	; (800e120 <USBH_LL_Init+0x74>)
 800e0de:	2201      	movs	r2, #1
 800e0e0:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e0e2:	4b0f      	ldr	r3, [pc, #60]	; (800e120 <USBH_LL_Init+0x74>)
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800e0e8:	4b0d      	ldr	r3, [pc, #52]	; (800e120 <USBH_LL_Init+0x74>)
 800e0ea:	2202      	movs	r2, #2
 800e0ec:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e0ee:	4b0c      	ldr	r3, [pc, #48]	; (800e120 <USBH_LL_Init+0x74>)
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800e0f4:	480a      	ldr	r0, [pc, #40]	; (800e120 <USBH_LL_Init+0x74>)
 800e0f6:	f7f7 f975 	bl	80053e4 <HAL_HCD_Init>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d001      	beq.n	800e104 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800e100:	f7f3 fd8a 	bl	8001c18 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800e104:	4806      	ldr	r0, [pc, #24]	; (800e120 <USBH_LL_Init+0x74>)
 800e106:	f7f7 fd67 	bl	8005bd8 <HAL_HCD_GetCurrentFrame>
 800e10a:	4603      	mov	r3, r0
 800e10c:	4619      	mov	r1, r3
 800e10e:	6878      	ldr	r0, [r7, #4]
 800e110:	f7ff fb24 	bl	800d75c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800e114:	2300      	movs	r3, #0
}
 800e116:	4618      	mov	r0, r3
 800e118:	3708      	adds	r7, #8
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}
 800e11e:	bf00      	nop
 800e120:	200089c8 	.word	0x200089c8

0800e124 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800e124:	b580      	push	{r7, lr}
 800e126:	b084      	sub	sp, #16
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e12c:	2300      	movs	r3, #0
 800e12e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e130:	2300      	movs	r3, #0
 800e132:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e13a:	4618      	mov	r0, r3
 800e13c:	f7f7 fce2 	bl	8005b04 <HAL_HCD_Start>
 800e140:	4603      	mov	r3, r0
 800e142:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e144:	7bfb      	ldrb	r3, [r7, #15]
 800e146:	4618      	mov	r0, r3
 800e148:	f000 f912 	bl	800e370 <USBH_Get_USB_Status>
 800e14c:	4603      	mov	r3, r0
 800e14e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e150:	7bbb      	ldrb	r3, [r7, #14]
}
 800e152:	4618      	mov	r0, r3
 800e154:	3710      	adds	r7, #16
 800e156:	46bd      	mov	sp, r7
 800e158:	bd80      	pop	{r7, pc}

0800e15a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800e15a:	b580      	push	{r7, lr}
 800e15c:	b084      	sub	sp, #16
 800e15e:	af00      	add	r7, sp, #0
 800e160:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e162:	2300      	movs	r3, #0
 800e164:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e166:	2300      	movs	r3, #0
 800e168:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e170:	4618      	mov	r0, r3
 800e172:	f7f7 fcea 	bl	8005b4a <HAL_HCD_Stop>
 800e176:	4603      	mov	r3, r0
 800e178:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e17a:	7bfb      	ldrb	r3, [r7, #15]
 800e17c:	4618      	mov	r0, r3
 800e17e:	f000 f8f7 	bl	800e370 <USBH_Get_USB_Status>
 800e182:	4603      	mov	r3, r0
 800e184:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e186:	7bbb      	ldrb	r3, [r7, #14]
}
 800e188:	4618      	mov	r0, r3
 800e18a:	3710      	adds	r7, #16
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}

0800e190 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b082      	sub	sp, #8
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
 800e198:	460b      	mov	r3, r1
 800e19a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e1a2:	78fa      	ldrb	r2, [r7, #3]
 800e1a4:	4611      	mov	r1, r2
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	f7f7 fd01 	bl	8005bae <HAL_HCD_HC_GetXferCount>
 800e1ac:	4603      	mov	r3, r0
}
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	3708      	adds	r7, #8
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	bd80      	pop	{r7, pc}

0800e1b6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e1b6:	b590      	push	{r4, r7, lr}
 800e1b8:	b089      	sub	sp, #36	; 0x24
 800e1ba:	af04      	add	r7, sp, #16
 800e1bc:	6078      	str	r0, [r7, #4]
 800e1be:	4608      	mov	r0, r1
 800e1c0:	4611      	mov	r1, r2
 800e1c2:	461a      	mov	r2, r3
 800e1c4:	4603      	mov	r3, r0
 800e1c6:	70fb      	strb	r3, [r7, #3]
 800e1c8:	460b      	mov	r3, r1
 800e1ca:	70bb      	strb	r3, [r7, #2]
 800e1cc:	4613      	mov	r3, r2
 800e1ce:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e1de:	787c      	ldrb	r4, [r7, #1]
 800e1e0:	78ba      	ldrb	r2, [r7, #2]
 800e1e2:	78f9      	ldrb	r1, [r7, #3]
 800e1e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e1e6:	9302      	str	r3, [sp, #8]
 800e1e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e1ec:	9301      	str	r3, [sp, #4]
 800e1ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e1f2:	9300      	str	r3, [sp, #0]
 800e1f4:	4623      	mov	r3, r4
 800e1f6:	f7f7 f957 	bl	80054a8 <HAL_HCD_HC_Init>
 800e1fa:	4603      	mov	r3, r0
 800e1fc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800e1fe:	7bfb      	ldrb	r3, [r7, #15]
 800e200:	4618      	mov	r0, r3
 800e202:	f000 f8b5 	bl	800e370 <USBH_Get_USB_Status>
 800e206:	4603      	mov	r3, r0
 800e208:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e20a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e20c:	4618      	mov	r0, r3
 800e20e:	3714      	adds	r7, #20
 800e210:	46bd      	mov	sp, r7
 800e212:	bd90      	pop	{r4, r7, pc}

0800e214 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b084      	sub	sp, #16
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
 800e21c:	460b      	mov	r3, r1
 800e21e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e220:	2300      	movs	r3, #0
 800e222:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e224:	2300      	movs	r3, #0
 800e226:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e22e:	78fa      	ldrb	r2, [r7, #3]
 800e230:	4611      	mov	r1, r2
 800e232:	4618      	mov	r0, r3
 800e234:	f7f7 f9d0 	bl	80055d8 <HAL_HCD_HC_Halt>
 800e238:	4603      	mov	r3, r0
 800e23a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e23c:	7bfb      	ldrb	r3, [r7, #15]
 800e23e:	4618      	mov	r0, r3
 800e240:	f000 f896 	bl	800e370 <USBH_Get_USB_Status>
 800e244:	4603      	mov	r3, r0
 800e246:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e248:	7bbb      	ldrb	r3, [r7, #14]
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3710      	adds	r7, #16
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}

0800e252 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800e252:	b590      	push	{r4, r7, lr}
 800e254:	b089      	sub	sp, #36	; 0x24
 800e256:	af04      	add	r7, sp, #16
 800e258:	6078      	str	r0, [r7, #4]
 800e25a:	4608      	mov	r0, r1
 800e25c:	4611      	mov	r1, r2
 800e25e:	461a      	mov	r2, r3
 800e260:	4603      	mov	r3, r0
 800e262:	70fb      	strb	r3, [r7, #3]
 800e264:	460b      	mov	r3, r1
 800e266:	70bb      	strb	r3, [r7, #2]
 800e268:	4613      	mov	r3, r2
 800e26a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e26c:	2300      	movs	r3, #0
 800e26e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e270:	2300      	movs	r3, #0
 800e272:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e27a:	787c      	ldrb	r4, [r7, #1]
 800e27c:	78ba      	ldrb	r2, [r7, #2]
 800e27e:	78f9      	ldrb	r1, [r7, #3]
 800e280:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e284:	9303      	str	r3, [sp, #12]
 800e286:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e288:	9302      	str	r3, [sp, #8]
 800e28a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e28c:	9301      	str	r3, [sp, #4]
 800e28e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e292:	9300      	str	r3, [sp, #0]
 800e294:	4623      	mov	r3, r4
 800e296:	f7f7 f9c3 	bl	8005620 <HAL_HCD_HC_SubmitRequest>
 800e29a:	4603      	mov	r3, r0
 800e29c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800e29e:	7bfb      	ldrb	r3, [r7, #15]
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f000 f865 	bl	800e370 <USBH_Get_USB_Status>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3714      	adds	r7, #20
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd90      	pop	{r4, r7, pc}

0800e2b4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b082      	sub	sp, #8
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
 800e2bc:	460b      	mov	r3, r1
 800e2be:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e2c6:	78fa      	ldrb	r2, [r7, #3]
 800e2c8:	4611      	mov	r1, r2
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7f7 fc5a 	bl	8005b84 <HAL_HCD_HC_GetURBState>
 800e2d0:	4603      	mov	r3, r0
}
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	3708      	adds	r7, #8
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	bd80      	pop	{r7, pc}

0800e2da <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e2da:	b580      	push	{r7, lr}
 800e2dc:	b082      	sub	sp, #8
 800e2de:	af00      	add	r7, sp, #0
 800e2e0:	6078      	str	r0, [r7, #4]
 800e2e2:	460b      	mov	r3, r1
 800e2e4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e2ec:	2b01      	cmp	r3, #1
 800e2ee:	d103      	bne.n	800e2f8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800e2f0:	78fb      	ldrb	r3, [r7, #3]
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	f000 f868 	bl	800e3c8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800e2f8:	20c8      	movs	r0, #200	; 0xc8
 800e2fa:	f7f5 fc9b 	bl	8003c34 <HAL_Delay>
  return USBH_OK;
 800e2fe:	2300      	movs	r3, #0
}
 800e300:	4618      	mov	r0, r3
 800e302:	3708      	adds	r7, #8
 800e304:	46bd      	mov	sp, r7
 800e306:	bd80      	pop	{r7, pc}

0800e308 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e308:	b480      	push	{r7}
 800e30a:	b085      	sub	sp, #20
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
 800e310:	460b      	mov	r3, r1
 800e312:	70fb      	strb	r3, [r7, #3]
 800e314:	4613      	mov	r3, r2
 800e316:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e31e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e320:	78fa      	ldrb	r2, [r7, #3]
 800e322:	68f9      	ldr	r1, [r7, #12]
 800e324:	4613      	mov	r3, r2
 800e326:	009b      	lsls	r3, r3, #2
 800e328:	4413      	add	r3, r2
 800e32a:	00db      	lsls	r3, r3, #3
 800e32c:	440b      	add	r3, r1
 800e32e:	333b      	adds	r3, #59	; 0x3b
 800e330:	781b      	ldrb	r3, [r3, #0]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d00a      	beq.n	800e34c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e336:	78fa      	ldrb	r2, [r7, #3]
 800e338:	68f9      	ldr	r1, [r7, #12]
 800e33a:	4613      	mov	r3, r2
 800e33c:	009b      	lsls	r3, r3, #2
 800e33e:	4413      	add	r3, r2
 800e340:	00db      	lsls	r3, r3, #3
 800e342:	440b      	add	r3, r1
 800e344:	3350      	adds	r3, #80	; 0x50
 800e346:	78ba      	ldrb	r2, [r7, #2]
 800e348:	701a      	strb	r2, [r3, #0]
 800e34a:	e009      	b.n	800e360 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e34c:	78fa      	ldrb	r2, [r7, #3]
 800e34e:	68f9      	ldr	r1, [r7, #12]
 800e350:	4613      	mov	r3, r2
 800e352:	009b      	lsls	r3, r3, #2
 800e354:	4413      	add	r3, r2
 800e356:	00db      	lsls	r3, r3, #3
 800e358:	440b      	add	r3, r1
 800e35a:	3351      	adds	r3, #81	; 0x51
 800e35c:	78ba      	ldrb	r2, [r7, #2]
 800e35e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e360:	2300      	movs	r3, #0
}
 800e362:	4618      	mov	r0, r3
 800e364:	3714      	adds	r7, #20
 800e366:	46bd      	mov	sp, r7
 800e368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e36c:	4770      	bx	lr
	...

0800e370 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e370:	b480      	push	{r7}
 800e372:	b085      	sub	sp, #20
 800e374:	af00      	add	r7, sp, #0
 800e376:	4603      	mov	r3, r0
 800e378:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e37a:	2300      	movs	r3, #0
 800e37c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e37e:	79fb      	ldrb	r3, [r7, #7]
 800e380:	2b03      	cmp	r3, #3
 800e382:	d817      	bhi.n	800e3b4 <USBH_Get_USB_Status+0x44>
 800e384:	a201      	add	r2, pc, #4	; (adr r2, 800e38c <USBH_Get_USB_Status+0x1c>)
 800e386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e38a:	bf00      	nop
 800e38c:	0800e39d 	.word	0x0800e39d
 800e390:	0800e3a3 	.word	0x0800e3a3
 800e394:	0800e3a9 	.word	0x0800e3a9
 800e398:	0800e3af 	.word	0x0800e3af
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800e39c:	2300      	movs	r3, #0
 800e39e:	73fb      	strb	r3, [r7, #15]
    break;
 800e3a0:	e00b      	b.n	800e3ba <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e3a2:	2302      	movs	r3, #2
 800e3a4:	73fb      	strb	r3, [r7, #15]
    break;
 800e3a6:	e008      	b.n	800e3ba <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e3a8:	2301      	movs	r3, #1
 800e3aa:	73fb      	strb	r3, [r7, #15]
    break;
 800e3ac:	e005      	b.n	800e3ba <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e3ae:	2302      	movs	r3, #2
 800e3b0:	73fb      	strb	r3, [r7, #15]
    break;
 800e3b2:	e002      	b.n	800e3ba <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800e3b4:	2302      	movs	r3, #2
 800e3b6:	73fb      	strb	r3, [r7, #15]
    break;
 800e3b8:	bf00      	nop
  }
  return usb_status;
 800e3ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3bc:	4618      	mov	r0, r3
 800e3be:	3714      	adds	r7, #20
 800e3c0:	46bd      	mov	sp, r7
 800e3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c6:	4770      	bx	lr

0800e3c8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	b084      	sub	sp, #16
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800e3d2:	79fb      	ldrb	r3, [r7, #7]
 800e3d4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800e3d6:	79fb      	ldrb	r3, [r7, #7]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d102      	bne.n	800e3e2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800e3dc:	2301      	movs	r3, #1
 800e3de:	73fb      	strb	r3, [r7, #15]
 800e3e0:	e001      	b.n	800e3e6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800e3e6:	7bfb      	ldrb	r3, [r7, #15]
 800e3e8:	461a      	mov	r2, r3
 800e3ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e3ee:	4803      	ldr	r0, [pc, #12]	; (800e3fc <MX_DriverVbusFS+0x34>)
 800e3f0:	f7f6 ffc6 	bl	8005380 <HAL_GPIO_WritePin>
}
 800e3f4:	bf00      	nop
 800e3f6:	3710      	adds	r7, #16
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}
 800e3fc:	48000800 	.word	0x48000800

0800e400 <__errno>:
 800e400:	4b01      	ldr	r3, [pc, #4]	; (800e408 <__errno+0x8>)
 800e402:	6818      	ldr	r0, [r3, #0]
 800e404:	4770      	bx	lr
 800e406:	bf00      	nop
 800e408:	20000084 	.word	0x20000084

0800e40c <__libc_init_array>:
 800e40c:	b570      	push	{r4, r5, r6, lr}
 800e40e:	4e0d      	ldr	r6, [pc, #52]	; (800e444 <__libc_init_array+0x38>)
 800e410:	4c0d      	ldr	r4, [pc, #52]	; (800e448 <__libc_init_array+0x3c>)
 800e412:	1ba4      	subs	r4, r4, r6
 800e414:	10a4      	asrs	r4, r4, #2
 800e416:	2500      	movs	r5, #0
 800e418:	42a5      	cmp	r5, r4
 800e41a:	d109      	bne.n	800e430 <__libc_init_array+0x24>
 800e41c:	4e0b      	ldr	r6, [pc, #44]	; (800e44c <__libc_init_array+0x40>)
 800e41e:	4c0c      	ldr	r4, [pc, #48]	; (800e450 <__libc_init_array+0x44>)
 800e420:	f000 fc36 	bl	800ec90 <_init>
 800e424:	1ba4      	subs	r4, r4, r6
 800e426:	10a4      	asrs	r4, r4, #2
 800e428:	2500      	movs	r5, #0
 800e42a:	42a5      	cmp	r5, r4
 800e42c:	d105      	bne.n	800e43a <__libc_init_array+0x2e>
 800e42e:	bd70      	pop	{r4, r5, r6, pc}
 800e430:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e434:	4798      	blx	r3
 800e436:	3501      	adds	r5, #1
 800e438:	e7ee      	b.n	800e418 <__libc_init_array+0xc>
 800e43a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e43e:	4798      	blx	r3
 800e440:	3501      	adds	r5, #1
 800e442:	e7f2      	b.n	800e42a <__libc_init_array+0x1e>
 800e444:	0800edf4 	.word	0x0800edf4
 800e448:	0800edf4 	.word	0x0800edf4
 800e44c:	0800edf4 	.word	0x0800edf4
 800e450:	0800edf8 	.word	0x0800edf8

0800e454 <malloc>:
 800e454:	4b02      	ldr	r3, [pc, #8]	; (800e460 <malloc+0xc>)
 800e456:	4601      	mov	r1, r0
 800e458:	6818      	ldr	r0, [r3, #0]
 800e45a:	f000 b861 	b.w	800e520 <_malloc_r>
 800e45e:	bf00      	nop
 800e460:	20000084 	.word	0x20000084

0800e464 <free>:
 800e464:	4b02      	ldr	r3, [pc, #8]	; (800e470 <free+0xc>)
 800e466:	4601      	mov	r1, r0
 800e468:	6818      	ldr	r0, [r3, #0]
 800e46a:	f000 b80b 	b.w	800e484 <_free_r>
 800e46e:	bf00      	nop
 800e470:	20000084 	.word	0x20000084

0800e474 <memset>:
 800e474:	4402      	add	r2, r0
 800e476:	4603      	mov	r3, r0
 800e478:	4293      	cmp	r3, r2
 800e47a:	d100      	bne.n	800e47e <memset+0xa>
 800e47c:	4770      	bx	lr
 800e47e:	f803 1b01 	strb.w	r1, [r3], #1
 800e482:	e7f9      	b.n	800e478 <memset+0x4>

0800e484 <_free_r>:
 800e484:	b538      	push	{r3, r4, r5, lr}
 800e486:	4605      	mov	r5, r0
 800e488:	2900      	cmp	r1, #0
 800e48a:	d045      	beq.n	800e518 <_free_r+0x94>
 800e48c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e490:	1f0c      	subs	r4, r1, #4
 800e492:	2b00      	cmp	r3, #0
 800e494:	bfb8      	it	lt
 800e496:	18e4      	addlt	r4, r4, r3
 800e498:	f000 f8cc 	bl	800e634 <__malloc_lock>
 800e49c:	4a1f      	ldr	r2, [pc, #124]	; (800e51c <_free_r+0x98>)
 800e49e:	6813      	ldr	r3, [r2, #0]
 800e4a0:	4610      	mov	r0, r2
 800e4a2:	b933      	cbnz	r3, 800e4b2 <_free_r+0x2e>
 800e4a4:	6063      	str	r3, [r4, #4]
 800e4a6:	6014      	str	r4, [r2, #0]
 800e4a8:	4628      	mov	r0, r5
 800e4aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4ae:	f000 b8c2 	b.w	800e636 <__malloc_unlock>
 800e4b2:	42a3      	cmp	r3, r4
 800e4b4:	d90c      	bls.n	800e4d0 <_free_r+0x4c>
 800e4b6:	6821      	ldr	r1, [r4, #0]
 800e4b8:	1862      	adds	r2, r4, r1
 800e4ba:	4293      	cmp	r3, r2
 800e4bc:	bf04      	itt	eq
 800e4be:	681a      	ldreq	r2, [r3, #0]
 800e4c0:	685b      	ldreq	r3, [r3, #4]
 800e4c2:	6063      	str	r3, [r4, #4]
 800e4c4:	bf04      	itt	eq
 800e4c6:	1852      	addeq	r2, r2, r1
 800e4c8:	6022      	streq	r2, [r4, #0]
 800e4ca:	6004      	str	r4, [r0, #0]
 800e4cc:	e7ec      	b.n	800e4a8 <_free_r+0x24>
 800e4ce:	4613      	mov	r3, r2
 800e4d0:	685a      	ldr	r2, [r3, #4]
 800e4d2:	b10a      	cbz	r2, 800e4d8 <_free_r+0x54>
 800e4d4:	42a2      	cmp	r2, r4
 800e4d6:	d9fa      	bls.n	800e4ce <_free_r+0x4a>
 800e4d8:	6819      	ldr	r1, [r3, #0]
 800e4da:	1858      	adds	r0, r3, r1
 800e4dc:	42a0      	cmp	r0, r4
 800e4de:	d10b      	bne.n	800e4f8 <_free_r+0x74>
 800e4e0:	6820      	ldr	r0, [r4, #0]
 800e4e2:	4401      	add	r1, r0
 800e4e4:	1858      	adds	r0, r3, r1
 800e4e6:	4282      	cmp	r2, r0
 800e4e8:	6019      	str	r1, [r3, #0]
 800e4ea:	d1dd      	bne.n	800e4a8 <_free_r+0x24>
 800e4ec:	6810      	ldr	r0, [r2, #0]
 800e4ee:	6852      	ldr	r2, [r2, #4]
 800e4f0:	605a      	str	r2, [r3, #4]
 800e4f2:	4401      	add	r1, r0
 800e4f4:	6019      	str	r1, [r3, #0]
 800e4f6:	e7d7      	b.n	800e4a8 <_free_r+0x24>
 800e4f8:	d902      	bls.n	800e500 <_free_r+0x7c>
 800e4fa:	230c      	movs	r3, #12
 800e4fc:	602b      	str	r3, [r5, #0]
 800e4fe:	e7d3      	b.n	800e4a8 <_free_r+0x24>
 800e500:	6820      	ldr	r0, [r4, #0]
 800e502:	1821      	adds	r1, r4, r0
 800e504:	428a      	cmp	r2, r1
 800e506:	bf04      	itt	eq
 800e508:	6811      	ldreq	r1, [r2, #0]
 800e50a:	6852      	ldreq	r2, [r2, #4]
 800e50c:	6062      	str	r2, [r4, #4]
 800e50e:	bf04      	itt	eq
 800e510:	1809      	addeq	r1, r1, r0
 800e512:	6021      	streq	r1, [r4, #0]
 800e514:	605c      	str	r4, [r3, #4]
 800e516:	e7c7      	b.n	800e4a8 <_free_r+0x24>
 800e518:	bd38      	pop	{r3, r4, r5, pc}
 800e51a:	bf00      	nop
 800e51c:	200001b4 	.word	0x200001b4

0800e520 <_malloc_r>:
 800e520:	b570      	push	{r4, r5, r6, lr}
 800e522:	1ccd      	adds	r5, r1, #3
 800e524:	f025 0503 	bic.w	r5, r5, #3
 800e528:	3508      	adds	r5, #8
 800e52a:	2d0c      	cmp	r5, #12
 800e52c:	bf38      	it	cc
 800e52e:	250c      	movcc	r5, #12
 800e530:	2d00      	cmp	r5, #0
 800e532:	4606      	mov	r6, r0
 800e534:	db01      	blt.n	800e53a <_malloc_r+0x1a>
 800e536:	42a9      	cmp	r1, r5
 800e538:	d903      	bls.n	800e542 <_malloc_r+0x22>
 800e53a:	230c      	movs	r3, #12
 800e53c:	6033      	str	r3, [r6, #0]
 800e53e:	2000      	movs	r0, #0
 800e540:	bd70      	pop	{r4, r5, r6, pc}
 800e542:	f000 f877 	bl	800e634 <__malloc_lock>
 800e546:	4a21      	ldr	r2, [pc, #132]	; (800e5cc <_malloc_r+0xac>)
 800e548:	6814      	ldr	r4, [r2, #0]
 800e54a:	4621      	mov	r1, r4
 800e54c:	b991      	cbnz	r1, 800e574 <_malloc_r+0x54>
 800e54e:	4c20      	ldr	r4, [pc, #128]	; (800e5d0 <_malloc_r+0xb0>)
 800e550:	6823      	ldr	r3, [r4, #0]
 800e552:	b91b      	cbnz	r3, 800e55c <_malloc_r+0x3c>
 800e554:	4630      	mov	r0, r6
 800e556:	f000 f83d 	bl	800e5d4 <_sbrk_r>
 800e55a:	6020      	str	r0, [r4, #0]
 800e55c:	4629      	mov	r1, r5
 800e55e:	4630      	mov	r0, r6
 800e560:	f000 f838 	bl	800e5d4 <_sbrk_r>
 800e564:	1c43      	adds	r3, r0, #1
 800e566:	d124      	bne.n	800e5b2 <_malloc_r+0x92>
 800e568:	230c      	movs	r3, #12
 800e56a:	6033      	str	r3, [r6, #0]
 800e56c:	4630      	mov	r0, r6
 800e56e:	f000 f862 	bl	800e636 <__malloc_unlock>
 800e572:	e7e4      	b.n	800e53e <_malloc_r+0x1e>
 800e574:	680b      	ldr	r3, [r1, #0]
 800e576:	1b5b      	subs	r3, r3, r5
 800e578:	d418      	bmi.n	800e5ac <_malloc_r+0x8c>
 800e57a:	2b0b      	cmp	r3, #11
 800e57c:	d90f      	bls.n	800e59e <_malloc_r+0x7e>
 800e57e:	600b      	str	r3, [r1, #0]
 800e580:	50cd      	str	r5, [r1, r3]
 800e582:	18cc      	adds	r4, r1, r3
 800e584:	4630      	mov	r0, r6
 800e586:	f000 f856 	bl	800e636 <__malloc_unlock>
 800e58a:	f104 000b 	add.w	r0, r4, #11
 800e58e:	1d23      	adds	r3, r4, #4
 800e590:	f020 0007 	bic.w	r0, r0, #7
 800e594:	1ac3      	subs	r3, r0, r3
 800e596:	d0d3      	beq.n	800e540 <_malloc_r+0x20>
 800e598:	425a      	negs	r2, r3
 800e59a:	50e2      	str	r2, [r4, r3]
 800e59c:	e7d0      	b.n	800e540 <_malloc_r+0x20>
 800e59e:	428c      	cmp	r4, r1
 800e5a0:	684b      	ldr	r3, [r1, #4]
 800e5a2:	bf16      	itet	ne
 800e5a4:	6063      	strne	r3, [r4, #4]
 800e5a6:	6013      	streq	r3, [r2, #0]
 800e5a8:	460c      	movne	r4, r1
 800e5aa:	e7eb      	b.n	800e584 <_malloc_r+0x64>
 800e5ac:	460c      	mov	r4, r1
 800e5ae:	6849      	ldr	r1, [r1, #4]
 800e5b0:	e7cc      	b.n	800e54c <_malloc_r+0x2c>
 800e5b2:	1cc4      	adds	r4, r0, #3
 800e5b4:	f024 0403 	bic.w	r4, r4, #3
 800e5b8:	42a0      	cmp	r0, r4
 800e5ba:	d005      	beq.n	800e5c8 <_malloc_r+0xa8>
 800e5bc:	1a21      	subs	r1, r4, r0
 800e5be:	4630      	mov	r0, r6
 800e5c0:	f000 f808 	bl	800e5d4 <_sbrk_r>
 800e5c4:	3001      	adds	r0, #1
 800e5c6:	d0cf      	beq.n	800e568 <_malloc_r+0x48>
 800e5c8:	6025      	str	r5, [r4, #0]
 800e5ca:	e7db      	b.n	800e584 <_malloc_r+0x64>
 800e5cc:	200001b4 	.word	0x200001b4
 800e5d0:	200001b8 	.word	0x200001b8

0800e5d4 <_sbrk_r>:
 800e5d4:	b538      	push	{r3, r4, r5, lr}
 800e5d6:	4c06      	ldr	r4, [pc, #24]	; (800e5f0 <_sbrk_r+0x1c>)
 800e5d8:	2300      	movs	r3, #0
 800e5da:	4605      	mov	r5, r0
 800e5dc:	4608      	mov	r0, r1
 800e5de:	6023      	str	r3, [r4, #0]
 800e5e0:	f7f5 f9a2 	bl	8003928 <_sbrk>
 800e5e4:	1c43      	adds	r3, r0, #1
 800e5e6:	d102      	bne.n	800e5ee <_sbrk_r+0x1a>
 800e5e8:	6823      	ldr	r3, [r4, #0]
 800e5ea:	b103      	cbz	r3, 800e5ee <_sbrk_r+0x1a>
 800e5ec:	602b      	str	r3, [r5, #0]
 800e5ee:	bd38      	pop	{r3, r4, r5, pc}
 800e5f0:	20008c8c 	.word	0x20008c8c

0800e5f4 <siprintf>:
 800e5f4:	b40e      	push	{r1, r2, r3}
 800e5f6:	b500      	push	{lr}
 800e5f8:	b09c      	sub	sp, #112	; 0x70
 800e5fa:	ab1d      	add	r3, sp, #116	; 0x74
 800e5fc:	9002      	str	r0, [sp, #8]
 800e5fe:	9006      	str	r0, [sp, #24]
 800e600:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e604:	4809      	ldr	r0, [pc, #36]	; (800e62c <siprintf+0x38>)
 800e606:	9107      	str	r1, [sp, #28]
 800e608:	9104      	str	r1, [sp, #16]
 800e60a:	4909      	ldr	r1, [pc, #36]	; (800e630 <siprintf+0x3c>)
 800e60c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e610:	9105      	str	r1, [sp, #20]
 800e612:	6800      	ldr	r0, [r0, #0]
 800e614:	9301      	str	r3, [sp, #4]
 800e616:	a902      	add	r1, sp, #8
 800e618:	f000 f868 	bl	800e6ec <_svfiprintf_r>
 800e61c:	9b02      	ldr	r3, [sp, #8]
 800e61e:	2200      	movs	r2, #0
 800e620:	701a      	strb	r2, [r3, #0]
 800e622:	b01c      	add	sp, #112	; 0x70
 800e624:	f85d eb04 	ldr.w	lr, [sp], #4
 800e628:	b003      	add	sp, #12
 800e62a:	4770      	bx	lr
 800e62c:	20000084 	.word	0x20000084
 800e630:	ffff0208 	.word	0xffff0208

0800e634 <__malloc_lock>:
 800e634:	4770      	bx	lr

0800e636 <__malloc_unlock>:
 800e636:	4770      	bx	lr

0800e638 <__ssputs_r>:
 800e638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e63c:	688e      	ldr	r6, [r1, #8]
 800e63e:	429e      	cmp	r6, r3
 800e640:	4682      	mov	sl, r0
 800e642:	460c      	mov	r4, r1
 800e644:	4690      	mov	r8, r2
 800e646:	4699      	mov	r9, r3
 800e648:	d837      	bhi.n	800e6ba <__ssputs_r+0x82>
 800e64a:	898a      	ldrh	r2, [r1, #12]
 800e64c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e650:	d031      	beq.n	800e6b6 <__ssputs_r+0x7e>
 800e652:	6825      	ldr	r5, [r4, #0]
 800e654:	6909      	ldr	r1, [r1, #16]
 800e656:	1a6f      	subs	r7, r5, r1
 800e658:	6965      	ldr	r5, [r4, #20]
 800e65a:	2302      	movs	r3, #2
 800e65c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e660:	fb95 f5f3 	sdiv	r5, r5, r3
 800e664:	f109 0301 	add.w	r3, r9, #1
 800e668:	443b      	add	r3, r7
 800e66a:	429d      	cmp	r5, r3
 800e66c:	bf38      	it	cc
 800e66e:	461d      	movcc	r5, r3
 800e670:	0553      	lsls	r3, r2, #21
 800e672:	d530      	bpl.n	800e6d6 <__ssputs_r+0x9e>
 800e674:	4629      	mov	r1, r5
 800e676:	f7ff ff53 	bl	800e520 <_malloc_r>
 800e67a:	4606      	mov	r6, r0
 800e67c:	b950      	cbnz	r0, 800e694 <__ssputs_r+0x5c>
 800e67e:	230c      	movs	r3, #12
 800e680:	f8ca 3000 	str.w	r3, [sl]
 800e684:	89a3      	ldrh	r3, [r4, #12]
 800e686:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e68a:	81a3      	strh	r3, [r4, #12]
 800e68c:	f04f 30ff 	mov.w	r0, #4294967295
 800e690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e694:	463a      	mov	r2, r7
 800e696:	6921      	ldr	r1, [r4, #16]
 800e698:	f000 faa8 	bl	800ebec <memcpy>
 800e69c:	89a3      	ldrh	r3, [r4, #12]
 800e69e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e6a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6a6:	81a3      	strh	r3, [r4, #12]
 800e6a8:	6126      	str	r6, [r4, #16]
 800e6aa:	6165      	str	r5, [r4, #20]
 800e6ac:	443e      	add	r6, r7
 800e6ae:	1bed      	subs	r5, r5, r7
 800e6b0:	6026      	str	r6, [r4, #0]
 800e6b2:	60a5      	str	r5, [r4, #8]
 800e6b4:	464e      	mov	r6, r9
 800e6b6:	454e      	cmp	r6, r9
 800e6b8:	d900      	bls.n	800e6bc <__ssputs_r+0x84>
 800e6ba:	464e      	mov	r6, r9
 800e6bc:	4632      	mov	r2, r6
 800e6be:	4641      	mov	r1, r8
 800e6c0:	6820      	ldr	r0, [r4, #0]
 800e6c2:	f000 fa9e 	bl	800ec02 <memmove>
 800e6c6:	68a3      	ldr	r3, [r4, #8]
 800e6c8:	1b9b      	subs	r3, r3, r6
 800e6ca:	60a3      	str	r3, [r4, #8]
 800e6cc:	6823      	ldr	r3, [r4, #0]
 800e6ce:	441e      	add	r6, r3
 800e6d0:	6026      	str	r6, [r4, #0]
 800e6d2:	2000      	movs	r0, #0
 800e6d4:	e7dc      	b.n	800e690 <__ssputs_r+0x58>
 800e6d6:	462a      	mov	r2, r5
 800e6d8:	f000 faac 	bl	800ec34 <_realloc_r>
 800e6dc:	4606      	mov	r6, r0
 800e6de:	2800      	cmp	r0, #0
 800e6e0:	d1e2      	bne.n	800e6a8 <__ssputs_r+0x70>
 800e6e2:	6921      	ldr	r1, [r4, #16]
 800e6e4:	4650      	mov	r0, sl
 800e6e6:	f7ff fecd 	bl	800e484 <_free_r>
 800e6ea:	e7c8      	b.n	800e67e <__ssputs_r+0x46>

0800e6ec <_svfiprintf_r>:
 800e6ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6f0:	461d      	mov	r5, r3
 800e6f2:	898b      	ldrh	r3, [r1, #12]
 800e6f4:	061f      	lsls	r7, r3, #24
 800e6f6:	b09d      	sub	sp, #116	; 0x74
 800e6f8:	4680      	mov	r8, r0
 800e6fa:	460c      	mov	r4, r1
 800e6fc:	4616      	mov	r6, r2
 800e6fe:	d50f      	bpl.n	800e720 <_svfiprintf_r+0x34>
 800e700:	690b      	ldr	r3, [r1, #16]
 800e702:	b96b      	cbnz	r3, 800e720 <_svfiprintf_r+0x34>
 800e704:	2140      	movs	r1, #64	; 0x40
 800e706:	f7ff ff0b 	bl	800e520 <_malloc_r>
 800e70a:	6020      	str	r0, [r4, #0]
 800e70c:	6120      	str	r0, [r4, #16]
 800e70e:	b928      	cbnz	r0, 800e71c <_svfiprintf_r+0x30>
 800e710:	230c      	movs	r3, #12
 800e712:	f8c8 3000 	str.w	r3, [r8]
 800e716:	f04f 30ff 	mov.w	r0, #4294967295
 800e71a:	e0c8      	b.n	800e8ae <_svfiprintf_r+0x1c2>
 800e71c:	2340      	movs	r3, #64	; 0x40
 800e71e:	6163      	str	r3, [r4, #20]
 800e720:	2300      	movs	r3, #0
 800e722:	9309      	str	r3, [sp, #36]	; 0x24
 800e724:	2320      	movs	r3, #32
 800e726:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e72a:	2330      	movs	r3, #48	; 0x30
 800e72c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e730:	9503      	str	r5, [sp, #12]
 800e732:	f04f 0b01 	mov.w	fp, #1
 800e736:	4637      	mov	r7, r6
 800e738:	463d      	mov	r5, r7
 800e73a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e73e:	b10b      	cbz	r3, 800e744 <_svfiprintf_r+0x58>
 800e740:	2b25      	cmp	r3, #37	; 0x25
 800e742:	d13e      	bne.n	800e7c2 <_svfiprintf_r+0xd6>
 800e744:	ebb7 0a06 	subs.w	sl, r7, r6
 800e748:	d00b      	beq.n	800e762 <_svfiprintf_r+0x76>
 800e74a:	4653      	mov	r3, sl
 800e74c:	4632      	mov	r2, r6
 800e74e:	4621      	mov	r1, r4
 800e750:	4640      	mov	r0, r8
 800e752:	f7ff ff71 	bl	800e638 <__ssputs_r>
 800e756:	3001      	adds	r0, #1
 800e758:	f000 80a4 	beq.w	800e8a4 <_svfiprintf_r+0x1b8>
 800e75c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e75e:	4453      	add	r3, sl
 800e760:	9309      	str	r3, [sp, #36]	; 0x24
 800e762:	783b      	ldrb	r3, [r7, #0]
 800e764:	2b00      	cmp	r3, #0
 800e766:	f000 809d 	beq.w	800e8a4 <_svfiprintf_r+0x1b8>
 800e76a:	2300      	movs	r3, #0
 800e76c:	f04f 32ff 	mov.w	r2, #4294967295
 800e770:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e774:	9304      	str	r3, [sp, #16]
 800e776:	9307      	str	r3, [sp, #28]
 800e778:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e77c:	931a      	str	r3, [sp, #104]	; 0x68
 800e77e:	462f      	mov	r7, r5
 800e780:	2205      	movs	r2, #5
 800e782:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e786:	4850      	ldr	r0, [pc, #320]	; (800e8c8 <_svfiprintf_r+0x1dc>)
 800e788:	f7f1 fd22 	bl	80001d0 <memchr>
 800e78c:	9b04      	ldr	r3, [sp, #16]
 800e78e:	b9d0      	cbnz	r0, 800e7c6 <_svfiprintf_r+0xda>
 800e790:	06d9      	lsls	r1, r3, #27
 800e792:	bf44      	itt	mi
 800e794:	2220      	movmi	r2, #32
 800e796:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e79a:	071a      	lsls	r2, r3, #28
 800e79c:	bf44      	itt	mi
 800e79e:	222b      	movmi	r2, #43	; 0x2b
 800e7a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e7a4:	782a      	ldrb	r2, [r5, #0]
 800e7a6:	2a2a      	cmp	r2, #42	; 0x2a
 800e7a8:	d015      	beq.n	800e7d6 <_svfiprintf_r+0xea>
 800e7aa:	9a07      	ldr	r2, [sp, #28]
 800e7ac:	462f      	mov	r7, r5
 800e7ae:	2000      	movs	r0, #0
 800e7b0:	250a      	movs	r5, #10
 800e7b2:	4639      	mov	r1, r7
 800e7b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e7b8:	3b30      	subs	r3, #48	; 0x30
 800e7ba:	2b09      	cmp	r3, #9
 800e7bc:	d94d      	bls.n	800e85a <_svfiprintf_r+0x16e>
 800e7be:	b1b8      	cbz	r0, 800e7f0 <_svfiprintf_r+0x104>
 800e7c0:	e00f      	b.n	800e7e2 <_svfiprintf_r+0xf6>
 800e7c2:	462f      	mov	r7, r5
 800e7c4:	e7b8      	b.n	800e738 <_svfiprintf_r+0x4c>
 800e7c6:	4a40      	ldr	r2, [pc, #256]	; (800e8c8 <_svfiprintf_r+0x1dc>)
 800e7c8:	1a80      	subs	r0, r0, r2
 800e7ca:	fa0b f000 	lsl.w	r0, fp, r0
 800e7ce:	4318      	orrs	r0, r3
 800e7d0:	9004      	str	r0, [sp, #16]
 800e7d2:	463d      	mov	r5, r7
 800e7d4:	e7d3      	b.n	800e77e <_svfiprintf_r+0x92>
 800e7d6:	9a03      	ldr	r2, [sp, #12]
 800e7d8:	1d11      	adds	r1, r2, #4
 800e7da:	6812      	ldr	r2, [r2, #0]
 800e7dc:	9103      	str	r1, [sp, #12]
 800e7de:	2a00      	cmp	r2, #0
 800e7e0:	db01      	blt.n	800e7e6 <_svfiprintf_r+0xfa>
 800e7e2:	9207      	str	r2, [sp, #28]
 800e7e4:	e004      	b.n	800e7f0 <_svfiprintf_r+0x104>
 800e7e6:	4252      	negs	r2, r2
 800e7e8:	f043 0302 	orr.w	r3, r3, #2
 800e7ec:	9207      	str	r2, [sp, #28]
 800e7ee:	9304      	str	r3, [sp, #16]
 800e7f0:	783b      	ldrb	r3, [r7, #0]
 800e7f2:	2b2e      	cmp	r3, #46	; 0x2e
 800e7f4:	d10c      	bne.n	800e810 <_svfiprintf_r+0x124>
 800e7f6:	787b      	ldrb	r3, [r7, #1]
 800e7f8:	2b2a      	cmp	r3, #42	; 0x2a
 800e7fa:	d133      	bne.n	800e864 <_svfiprintf_r+0x178>
 800e7fc:	9b03      	ldr	r3, [sp, #12]
 800e7fe:	1d1a      	adds	r2, r3, #4
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	9203      	str	r2, [sp, #12]
 800e804:	2b00      	cmp	r3, #0
 800e806:	bfb8      	it	lt
 800e808:	f04f 33ff 	movlt.w	r3, #4294967295
 800e80c:	3702      	adds	r7, #2
 800e80e:	9305      	str	r3, [sp, #20]
 800e810:	4d2e      	ldr	r5, [pc, #184]	; (800e8cc <_svfiprintf_r+0x1e0>)
 800e812:	7839      	ldrb	r1, [r7, #0]
 800e814:	2203      	movs	r2, #3
 800e816:	4628      	mov	r0, r5
 800e818:	f7f1 fcda 	bl	80001d0 <memchr>
 800e81c:	b138      	cbz	r0, 800e82e <_svfiprintf_r+0x142>
 800e81e:	2340      	movs	r3, #64	; 0x40
 800e820:	1b40      	subs	r0, r0, r5
 800e822:	fa03 f000 	lsl.w	r0, r3, r0
 800e826:	9b04      	ldr	r3, [sp, #16]
 800e828:	4303      	orrs	r3, r0
 800e82a:	3701      	adds	r7, #1
 800e82c:	9304      	str	r3, [sp, #16]
 800e82e:	7839      	ldrb	r1, [r7, #0]
 800e830:	4827      	ldr	r0, [pc, #156]	; (800e8d0 <_svfiprintf_r+0x1e4>)
 800e832:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e836:	2206      	movs	r2, #6
 800e838:	1c7e      	adds	r6, r7, #1
 800e83a:	f7f1 fcc9 	bl	80001d0 <memchr>
 800e83e:	2800      	cmp	r0, #0
 800e840:	d038      	beq.n	800e8b4 <_svfiprintf_r+0x1c8>
 800e842:	4b24      	ldr	r3, [pc, #144]	; (800e8d4 <_svfiprintf_r+0x1e8>)
 800e844:	bb13      	cbnz	r3, 800e88c <_svfiprintf_r+0x1a0>
 800e846:	9b03      	ldr	r3, [sp, #12]
 800e848:	3307      	adds	r3, #7
 800e84a:	f023 0307 	bic.w	r3, r3, #7
 800e84e:	3308      	adds	r3, #8
 800e850:	9303      	str	r3, [sp, #12]
 800e852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e854:	444b      	add	r3, r9
 800e856:	9309      	str	r3, [sp, #36]	; 0x24
 800e858:	e76d      	b.n	800e736 <_svfiprintf_r+0x4a>
 800e85a:	fb05 3202 	mla	r2, r5, r2, r3
 800e85e:	2001      	movs	r0, #1
 800e860:	460f      	mov	r7, r1
 800e862:	e7a6      	b.n	800e7b2 <_svfiprintf_r+0xc6>
 800e864:	2300      	movs	r3, #0
 800e866:	3701      	adds	r7, #1
 800e868:	9305      	str	r3, [sp, #20]
 800e86a:	4619      	mov	r1, r3
 800e86c:	250a      	movs	r5, #10
 800e86e:	4638      	mov	r0, r7
 800e870:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e874:	3a30      	subs	r2, #48	; 0x30
 800e876:	2a09      	cmp	r2, #9
 800e878:	d903      	bls.n	800e882 <_svfiprintf_r+0x196>
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d0c8      	beq.n	800e810 <_svfiprintf_r+0x124>
 800e87e:	9105      	str	r1, [sp, #20]
 800e880:	e7c6      	b.n	800e810 <_svfiprintf_r+0x124>
 800e882:	fb05 2101 	mla	r1, r5, r1, r2
 800e886:	2301      	movs	r3, #1
 800e888:	4607      	mov	r7, r0
 800e88a:	e7f0      	b.n	800e86e <_svfiprintf_r+0x182>
 800e88c:	ab03      	add	r3, sp, #12
 800e88e:	9300      	str	r3, [sp, #0]
 800e890:	4622      	mov	r2, r4
 800e892:	4b11      	ldr	r3, [pc, #68]	; (800e8d8 <_svfiprintf_r+0x1ec>)
 800e894:	a904      	add	r1, sp, #16
 800e896:	4640      	mov	r0, r8
 800e898:	f3af 8000 	nop.w
 800e89c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e8a0:	4681      	mov	r9, r0
 800e8a2:	d1d6      	bne.n	800e852 <_svfiprintf_r+0x166>
 800e8a4:	89a3      	ldrh	r3, [r4, #12]
 800e8a6:	065b      	lsls	r3, r3, #25
 800e8a8:	f53f af35 	bmi.w	800e716 <_svfiprintf_r+0x2a>
 800e8ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e8ae:	b01d      	add	sp, #116	; 0x74
 800e8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b4:	ab03      	add	r3, sp, #12
 800e8b6:	9300      	str	r3, [sp, #0]
 800e8b8:	4622      	mov	r2, r4
 800e8ba:	4b07      	ldr	r3, [pc, #28]	; (800e8d8 <_svfiprintf_r+0x1ec>)
 800e8bc:	a904      	add	r1, sp, #16
 800e8be:	4640      	mov	r0, r8
 800e8c0:	f000 f882 	bl	800e9c8 <_printf_i>
 800e8c4:	e7ea      	b.n	800e89c <_svfiprintf_r+0x1b0>
 800e8c6:	bf00      	nop
 800e8c8:	0800edb8 	.word	0x0800edb8
 800e8cc:	0800edbe 	.word	0x0800edbe
 800e8d0:	0800edc2 	.word	0x0800edc2
 800e8d4:	00000000 	.word	0x00000000
 800e8d8:	0800e639 	.word	0x0800e639

0800e8dc <_printf_common>:
 800e8dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8e0:	4691      	mov	r9, r2
 800e8e2:	461f      	mov	r7, r3
 800e8e4:	688a      	ldr	r2, [r1, #8]
 800e8e6:	690b      	ldr	r3, [r1, #16]
 800e8e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e8ec:	4293      	cmp	r3, r2
 800e8ee:	bfb8      	it	lt
 800e8f0:	4613      	movlt	r3, r2
 800e8f2:	f8c9 3000 	str.w	r3, [r9]
 800e8f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e8fa:	4606      	mov	r6, r0
 800e8fc:	460c      	mov	r4, r1
 800e8fe:	b112      	cbz	r2, 800e906 <_printf_common+0x2a>
 800e900:	3301      	adds	r3, #1
 800e902:	f8c9 3000 	str.w	r3, [r9]
 800e906:	6823      	ldr	r3, [r4, #0]
 800e908:	0699      	lsls	r1, r3, #26
 800e90a:	bf42      	ittt	mi
 800e90c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e910:	3302      	addmi	r3, #2
 800e912:	f8c9 3000 	strmi.w	r3, [r9]
 800e916:	6825      	ldr	r5, [r4, #0]
 800e918:	f015 0506 	ands.w	r5, r5, #6
 800e91c:	d107      	bne.n	800e92e <_printf_common+0x52>
 800e91e:	f104 0a19 	add.w	sl, r4, #25
 800e922:	68e3      	ldr	r3, [r4, #12]
 800e924:	f8d9 2000 	ldr.w	r2, [r9]
 800e928:	1a9b      	subs	r3, r3, r2
 800e92a:	42ab      	cmp	r3, r5
 800e92c:	dc28      	bgt.n	800e980 <_printf_common+0xa4>
 800e92e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e932:	6822      	ldr	r2, [r4, #0]
 800e934:	3300      	adds	r3, #0
 800e936:	bf18      	it	ne
 800e938:	2301      	movne	r3, #1
 800e93a:	0692      	lsls	r2, r2, #26
 800e93c:	d42d      	bmi.n	800e99a <_printf_common+0xbe>
 800e93e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e942:	4639      	mov	r1, r7
 800e944:	4630      	mov	r0, r6
 800e946:	47c0      	blx	r8
 800e948:	3001      	adds	r0, #1
 800e94a:	d020      	beq.n	800e98e <_printf_common+0xb2>
 800e94c:	6823      	ldr	r3, [r4, #0]
 800e94e:	68e5      	ldr	r5, [r4, #12]
 800e950:	f8d9 2000 	ldr.w	r2, [r9]
 800e954:	f003 0306 	and.w	r3, r3, #6
 800e958:	2b04      	cmp	r3, #4
 800e95a:	bf08      	it	eq
 800e95c:	1aad      	subeq	r5, r5, r2
 800e95e:	68a3      	ldr	r3, [r4, #8]
 800e960:	6922      	ldr	r2, [r4, #16]
 800e962:	bf0c      	ite	eq
 800e964:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e968:	2500      	movne	r5, #0
 800e96a:	4293      	cmp	r3, r2
 800e96c:	bfc4      	itt	gt
 800e96e:	1a9b      	subgt	r3, r3, r2
 800e970:	18ed      	addgt	r5, r5, r3
 800e972:	f04f 0900 	mov.w	r9, #0
 800e976:	341a      	adds	r4, #26
 800e978:	454d      	cmp	r5, r9
 800e97a:	d11a      	bne.n	800e9b2 <_printf_common+0xd6>
 800e97c:	2000      	movs	r0, #0
 800e97e:	e008      	b.n	800e992 <_printf_common+0xb6>
 800e980:	2301      	movs	r3, #1
 800e982:	4652      	mov	r2, sl
 800e984:	4639      	mov	r1, r7
 800e986:	4630      	mov	r0, r6
 800e988:	47c0      	blx	r8
 800e98a:	3001      	adds	r0, #1
 800e98c:	d103      	bne.n	800e996 <_printf_common+0xba>
 800e98e:	f04f 30ff 	mov.w	r0, #4294967295
 800e992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e996:	3501      	adds	r5, #1
 800e998:	e7c3      	b.n	800e922 <_printf_common+0x46>
 800e99a:	18e1      	adds	r1, r4, r3
 800e99c:	1c5a      	adds	r2, r3, #1
 800e99e:	2030      	movs	r0, #48	; 0x30
 800e9a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e9a4:	4422      	add	r2, r4
 800e9a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e9aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e9ae:	3302      	adds	r3, #2
 800e9b0:	e7c5      	b.n	800e93e <_printf_common+0x62>
 800e9b2:	2301      	movs	r3, #1
 800e9b4:	4622      	mov	r2, r4
 800e9b6:	4639      	mov	r1, r7
 800e9b8:	4630      	mov	r0, r6
 800e9ba:	47c0      	blx	r8
 800e9bc:	3001      	adds	r0, #1
 800e9be:	d0e6      	beq.n	800e98e <_printf_common+0xb2>
 800e9c0:	f109 0901 	add.w	r9, r9, #1
 800e9c4:	e7d8      	b.n	800e978 <_printf_common+0x9c>
	...

0800e9c8 <_printf_i>:
 800e9c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e9cc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e9d0:	460c      	mov	r4, r1
 800e9d2:	7e09      	ldrb	r1, [r1, #24]
 800e9d4:	b085      	sub	sp, #20
 800e9d6:	296e      	cmp	r1, #110	; 0x6e
 800e9d8:	4617      	mov	r7, r2
 800e9da:	4606      	mov	r6, r0
 800e9dc:	4698      	mov	r8, r3
 800e9de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e9e0:	f000 80b3 	beq.w	800eb4a <_printf_i+0x182>
 800e9e4:	d822      	bhi.n	800ea2c <_printf_i+0x64>
 800e9e6:	2963      	cmp	r1, #99	; 0x63
 800e9e8:	d036      	beq.n	800ea58 <_printf_i+0x90>
 800e9ea:	d80a      	bhi.n	800ea02 <_printf_i+0x3a>
 800e9ec:	2900      	cmp	r1, #0
 800e9ee:	f000 80b9 	beq.w	800eb64 <_printf_i+0x19c>
 800e9f2:	2958      	cmp	r1, #88	; 0x58
 800e9f4:	f000 8083 	beq.w	800eafe <_printf_i+0x136>
 800e9f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e9fc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ea00:	e032      	b.n	800ea68 <_printf_i+0xa0>
 800ea02:	2964      	cmp	r1, #100	; 0x64
 800ea04:	d001      	beq.n	800ea0a <_printf_i+0x42>
 800ea06:	2969      	cmp	r1, #105	; 0x69
 800ea08:	d1f6      	bne.n	800e9f8 <_printf_i+0x30>
 800ea0a:	6820      	ldr	r0, [r4, #0]
 800ea0c:	6813      	ldr	r3, [r2, #0]
 800ea0e:	0605      	lsls	r5, r0, #24
 800ea10:	f103 0104 	add.w	r1, r3, #4
 800ea14:	d52a      	bpl.n	800ea6c <_printf_i+0xa4>
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	6011      	str	r1, [r2, #0]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	da03      	bge.n	800ea26 <_printf_i+0x5e>
 800ea1e:	222d      	movs	r2, #45	; 0x2d
 800ea20:	425b      	negs	r3, r3
 800ea22:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ea26:	486f      	ldr	r0, [pc, #444]	; (800ebe4 <_printf_i+0x21c>)
 800ea28:	220a      	movs	r2, #10
 800ea2a:	e039      	b.n	800eaa0 <_printf_i+0xd8>
 800ea2c:	2973      	cmp	r1, #115	; 0x73
 800ea2e:	f000 809d 	beq.w	800eb6c <_printf_i+0x1a4>
 800ea32:	d808      	bhi.n	800ea46 <_printf_i+0x7e>
 800ea34:	296f      	cmp	r1, #111	; 0x6f
 800ea36:	d020      	beq.n	800ea7a <_printf_i+0xb2>
 800ea38:	2970      	cmp	r1, #112	; 0x70
 800ea3a:	d1dd      	bne.n	800e9f8 <_printf_i+0x30>
 800ea3c:	6823      	ldr	r3, [r4, #0]
 800ea3e:	f043 0320 	orr.w	r3, r3, #32
 800ea42:	6023      	str	r3, [r4, #0]
 800ea44:	e003      	b.n	800ea4e <_printf_i+0x86>
 800ea46:	2975      	cmp	r1, #117	; 0x75
 800ea48:	d017      	beq.n	800ea7a <_printf_i+0xb2>
 800ea4a:	2978      	cmp	r1, #120	; 0x78
 800ea4c:	d1d4      	bne.n	800e9f8 <_printf_i+0x30>
 800ea4e:	2378      	movs	r3, #120	; 0x78
 800ea50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ea54:	4864      	ldr	r0, [pc, #400]	; (800ebe8 <_printf_i+0x220>)
 800ea56:	e055      	b.n	800eb04 <_printf_i+0x13c>
 800ea58:	6813      	ldr	r3, [r2, #0]
 800ea5a:	1d19      	adds	r1, r3, #4
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	6011      	str	r1, [r2, #0]
 800ea60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ea68:	2301      	movs	r3, #1
 800ea6a:	e08c      	b.n	800eb86 <_printf_i+0x1be>
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	6011      	str	r1, [r2, #0]
 800ea70:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ea74:	bf18      	it	ne
 800ea76:	b21b      	sxthne	r3, r3
 800ea78:	e7cf      	b.n	800ea1a <_printf_i+0x52>
 800ea7a:	6813      	ldr	r3, [r2, #0]
 800ea7c:	6825      	ldr	r5, [r4, #0]
 800ea7e:	1d18      	adds	r0, r3, #4
 800ea80:	6010      	str	r0, [r2, #0]
 800ea82:	0628      	lsls	r0, r5, #24
 800ea84:	d501      	bpl.n	800ea8a <_printf_i+0xc2>
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	e002      	b.n	800ea90 <_printf_i+0xc8>
 800ea8a:	0668      	lsls	r0, r5, #25
 800ea8c:	d5fb      	bpl.n	800ea86 <_printf_i+0xbe>
 800ea8e:	881b      	ldrh	r3, [r3, #0]
 800ea90:	4854      	ldr	r0, [pc, #336]	; (800ebe4 <_printf_i+0x21c>)
 800ea92:	296f      	cmp	r1, #111	; 0x6f
 800ea94:	bf14      	ite	ne
 800ea96:	220a      	movne	r2, #10
 800ea98:	2208      	moveq	r2, #8
 800ea9a:	2100      	movs	r1, #0
 800ea9c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eaa0:	6865      	ldr	r5, [r4, #4]
 800eaa2:	60a5      	str	r5, [r4, #8]
 800eaa4:	2d00      	cmp	r5, #0
 800eaa6:	f2c0 8095 	blt.w	800ebd4 <_printf_i+0x20c>
 800eaaa:	6821      	ldr	r1, [r4, #0]
 800eaac:	f021 0104 	bic.w	r1, r1, #4
 800eab0:	6021      	str	r1, [r4, #0]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d13d      	bne.n	800eb32 <_printf_i+0x16a>
 800eab6:	2d00      	cmp	r5, #0
 800eab8:	f040 808e 	bne.w	800ebd8 <_printf_i+0x210>
 800eabc:	4665      	mov	r5, ip
 800eabe:	2a08      	cmp	r2, #8
 800eac0:	d10b      	bne.n	800eada <_printf_i+0x112>
 800eac2:	6823      	ldr	r3, [r4, #0]
 800eac4:	07db      	lsls	r3, r3, #31
 800eac6:	d508      	bpl.n	800eada <_printf_i+0x112>
 800eac8:	6923      	ldr	r3, [r4, #16]
 800eaca:	6862      	ldr	r2, [r4, #4]
 800eacc:	429a      	cmp	r2, r3
 800eace:	bfde      	ittt	le
 800ead0:	2330      	movle	r3, #48	; 0x30
 800ead2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ead6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800eada:	ebac 0305 	sub.w	r3, ip, r5
 800eade:	6123      	str	r3, [r4, #16]
 800eae0:	f8cd 8000 	str.w	r8, [sp]
 800eae4:	463b      	mov	r3, r7
 800eae6:	aa03      	add	r2, sp, #12
 800eae8:	4621      	mov	r1, r4
 800eaea:	4630      	mov	r0, r6
 800eaec:	f7ff fef6 	bl	800e8dc <_printf_common>
 800eaf0:	3001      	adds	r0, #1
 800eaf2:	d14d      	bne.n	800eb90 <_printf_i+0x1c8>
 800eaf4:	f04f 30ff 	mov.w	r0, #4294967295
 800eaf8:	b005      	add	sp, #20
 800eafa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eafe:	4839      	ldr	r0, [pc, #228]	; (800ebe4 <_printf_i+0x21c>)
 800eb00:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800eb04:	6813      	ldr	r3, [r2, #0]
 800eb06:	6821      	ldr	r1, [r4, #0]
 800eb08:	1d1d      	adds	r5, r3, #4
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	6015      	str	r5, [r2, #0]
 800eb0e:	060a      	lsls	r2, r1, #24
 800eb10:	d50b      	bpl.n	800eb2a <_printf_i+0x162>
 800eb12:	07ca      	lsls	r2, r1, #31
 800eb14:	bf44      	itt	mi
 800eb16:	f041 0120 	orrmi.w	r1, r1, #32
 800eb1a:	6021      	strmi	r1, [r4, #0]
 800eb1c:	b91b      	cbnz	r3, 800eb26 <_printf_i+0x15e>
 800eb1e:	6822      	ldr	r2, [r4, #0]
 800eb20:	f022 0220 	bic.w	r2, r2, #32
 800eb24:	6022      	str	r2, [r4, #0]
 800eb26:	2210      	movs	r2, #16
 800eb28:	e7b7      	b.n	800ea9a <_printf_i+0xd2>
 800eb2a:	064d      	lsls	r5, r1, #25
 800eb2c:	bf48      	it	mi
 800eb2e:	b29b      	uxthmi	r3, r3
 800eb30:	e7ef      	b.n	800eb12 <_printf_i+0x14a>
 800eb32:	4665      	mov	r5, ip
 800eb34:	fbb3 f1f2 	udiv	r1, r3, r2
 800eb38:	fb02 3311 	mls	r3, r2, r1, r3
 800eb3c:	5cc3      	ldrb	r3, [r0, r3]
 800eb3e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800eb42:	460b      	mov	r3, r1
 800eb44:	2900      	cmp	r1, #0
 800eb46:	d1f5      	bne.n	800eb34 <_printf_i+0x16c>
 800eb48:	e7b9      	b.n	800eabe <_printf_i+0xf6>
 800eb4a:	6813      	ldr	r3, [r2, #0]
 800eb4c:	6825      	ldr	r5, [r4, #0]
 800eb4e:	6961      	ldr	r1, [r4, #20]
 800eb50:	1d18      	adds	r0, r3, #4
 800eb52:	6010      	str	r0, [r2, #0]
 800eb54:	0628      	lsls	r0, r5, #24
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	d501      	bpl.n	800eb5e <_printf_i+0x196>
 800eb5a:	6019      	str	r1, [r3, #0]
 800eb5c:	e002      	b.n	800eb64 <_printf_i+0x19c>
 800eb5e:	066a      	lsls	r2, r5, #25
 800eb60:	d5fb      	bpl.n	800eb5a <_printf_i+0x192>
 800eb62:	8019      	strh	r1, [r3, #0]
 800eb64:	2300      	movs	r3, #0
 800eb66:	6123      	str	r3, [r4, #16]
 800eb68:	4665      	mov	r5, ip
 800eb6a:	e7b9      	b.n	800eae0 <_printf_i+0x118>
 800eb6c:	6813      	ldr	r3, [r2, #0]
 800eb6e:	1d19      	adds	r1, r3, #4
 800eb70:	6011      	str	r1, [r2, #0]
 800eb72:	681d      	ldr	r5, [r3, #0]
 800eb74:	6862      	ldr	r2, [r4, #4]
 800eb76:	2100      	movs	r1, #0
 800eb78:	4628      	mov	r0, r5
 800eb7a:	f7f1 fb29 	bl	80001d0 <memchr>
 800eb7e:	b108      	cbz	r0, 800eb84 <_printf_i+0x1bc>
 800eb80:	1b40      	subs	r0, r0, r5
 800eb82:	6060      	str	r0, [r4, #4]
 800eb84:	6863      	ldr	r3, [r4, #4]
 800eb86:	6123      	str	r3, [r4, #16]
 800eb88:	2300      	movs	r3, #0
 800eb8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eb8e:	e7a7      	b.n	800eae0 <_printf_i+0x118>
 800eb90:	6923      	ldr	r3, [r4, #16]
 800eb92:	462a      	mov	r2, r5
 800eb94:	4639      	mov	r1, r7
 800eb96:	4630      	mov	r0, r6
 800eb98:	47c0      	blx	r8
 800eb9a:	3001      	adds	r0, #1
 800eb9c:	d0aa      	beq.n	800eaf4 <_printf_i+0x12c>
 800eb9e:	6823      	ldr	r3, [r4, #0]
 800eba0:	079b      	lsls	r3, r3, #30
 800eba2:	d413      	bmi.n	800ebcc <_printf_i+0x204>
 800eba4:	68e0      	ldr	r0, [r4, #12]
 800eba6:	9b03      	ldr	r3, [sp, #12]
 800eba8:	4298      	cmp	r0, r3
 800ebaa:	bfb8      	it	lt
 800ebac:	4618      	movlt	r0, r3
 800ebae:	e7a3      	b.n	800eaf8 <_printf_i+0x130>
 800ebb0:	2301      	movs	r3, #1
 800ebb2:	464a      	mov	r2, r9
 800ebb4:	4639      	mov	r1, r7
 800ebb6:	4630      	mov	r0, r6
 800ebb8:	47c0      	blx	r8
 800ebba:	3001      	adds	r0, #1
 800ebbc:	d09a      	beq.n	800eaf4 <_printf_i+0x12c>
 800ebbe:	3501      	adds	r5, #1
 800ebc0:	68e3      	ldr	r3, [r4, #12]
 800ebc2:	9a03      	ldr	r2, [sp, #12]
 800ebc4:	1a9b      	subs	r3, r3, r2
 800ebc6:	42ab      	cmp	r3, r5
 800ebc8:	dcf2      	bgt.n	800ebb0 <_printf_i+0x1e8>
 800ebca:	e7eb      	b.n	800eba4 <_printf_i+0x1dc>
 800ebcc:	2500      	movs	r5, #0
 800ebce:	f104 0919 	add.w	r9, r4, #25
 800ebd2:	e7f5      	b.n	800ebc0 <_printf_i+0x1f8>
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d1ac      	bne.n	800eb32 <_printf_i+0x16a>
 800ebd8:	7803      	ldrb	r3, [r0, #0]
 800ebda:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ebde:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ebe2:	e76c      	b.n	800eabe <_printf_i+0xf6>
 800ebe4:	0800edc9 	.word	0x0800edc9
 800ebe8:	0800edda 	.word	0x0800edda

0800ebec <memcpy>:
 800ebec:	b510      	push	{r4, lr}
 800ebee:	1e43      	subs	r3, r0, #1
 800ebf0:	440a      	add	r2, r1
 800ebf2:	4291      	cmp	r1, r2
 800ebf4:	d100      	bne.n	800ebf8 <memcpy+0xc>
 800ebf6:	bd10      	pop	{r4, pc}
 800ebf8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec00:	e7f7      	b.n	800ebf2 <memcpy+0x6>

0800ec02 <memmove>:
 800ec02:	4288      	cmp	r0, r1
 800ec04:	b510      	push	{r4, lr}
 800ec06:	eb01 0302 	add.w	r3, r1, r2
 800ec0a:	d807      	bhi.n	800ec1c <memmove+0x1a>
 800ec0c:	1e42      	subs	r2, r0, #1
 800ec0e:	4299      	cmp	r1, r3
 800ec10:	d00a      	beq.n	800ec28 <memmove+0x26>
 800ec12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec16:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ec1a:	e7f8      	b.n	800ec0e <memmove+0xc>
 800ec1c:	4283      	cmp	r3, r0
 800ec1e:	d9f5      	bls.n	800ec0c <memmove+0xa>
 800ec20:	1881      	adds	r1, r0, r2
 800ec22:	1ad2      	subs	r2, r2, r3
 800ec24:	42d3      	cmn	r3, r2
 800ec26:	d100      	bne.n	800ec2a <memmove+0x28>
 800ec28:	bd10      	pop	{r4, pc}
 800ec2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ec2e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ec32:	e7f7      	b.n	800ec24 <memmove+0x22>

0800ec34 <_realloc_r>:
 800ec34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec36:	4607      	mov	r7, r0
 800ec38:	4614      	mov	r4, r2
 800ec3a:	460e      	mov	r6, r1
 800ec3c:	b921      	cbnz	r1, 800ec48 <_realloc_r+0x14>
 800ec3e:	4611      	mov	r1, r2
 800ec40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ec44:	f7ff bc6c 	b.w	800e520 <_malloc_r>
 800ec48:	b922      	cbnz	r2, 800ec54 <_realloc_r+0x20>
 800ec4a:	f7ff fc1b 	bl	800e484 <_free_r>
 800ec4e:	4625      	mov	r5, r4
 800ec50:	4628      	mov	r0, r5
 800ec52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec54:	f000 f814 	bl	800ec80 <_malloc_usable_size_r>
 800ec58:	42a0      	cmp	r0, r4
 800ec5a:	d20f      	bcs.n	800ec7c <_realloc_r+0x48>
 800ec5c:	4621      	mov	r1, r4
 800ec5e:	4638      	mov	r0, r7
 800ec60:	f7ff fc5e 	bl	800e520 <_malloc_r>
 800ec64:	4605      	mov	r5, r0
 800ec66:	2800      	cmp	r0, #0
 800ec68:	d0f2      	beq.n	800ec50 <_realloc_r+0x1c>
 800ec6a:	4631      	mov	r1, r6
 800ec6c:	4622      	mov	r2, r4
 800ec6e:	f7ff ffbd 	bl	800ebec <memcpy>
 800ec72:	4631      	mov	r1, r6
 800ec74:	4638      	mov	r0, r7
 800ec76:	f7ff fc05 	bl	800e484 <_free_r>
 800ec7a:	e7e9      	b.n	800ec50 <_realloc_r+0x1c>
 800ec7c:	4635      	mov	r5, r6
 800ec7e:	e7e7      	b.n	800ec50 <_realloc_r+0x1c>

0800ec80 <_malloc_usable_size_r>:
 800ec80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec84:	1f18      	subs	r0, r3, #4
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	bfbc      	itt	lt
 800ec8a:	580b      	ldrlt	r3, [r1, r0]
 800ec8c:	18c0      	addlt	r0, r0, r3
 800ec8e:	4770      	bx	lr

0800ec90 <_init>:
 800ec90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec92:	bf00      	nop
 800ec94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec96:	bc08      	pop	{r3}
 800ec98:	469e      	mov	lr, r3
 800ec9a:	4770      	bx	lr

0800ec9c <_fini>:
 800ec9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec9e:	bf00      	nop
 800eca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eca2:	bc08      	pop	{r3}
 800eca4:	469e      	mov	lr, r3
 800eca6:	4770      	bx	lr
