WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2504491 heartbeat IPC: 3.993 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5036496 heartbeat IPC: 3.949 cumulative IPC: 3.971 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6289209 cumulative IPC: 3.975 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6289209 cumulative IPC: 3.975 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8525398 heartbeat IPC: 2.866 cumulative IPC: 2.236 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 13311809 heartbeat IPC: 2.089 cumulative IPC: 2.136 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 17488974 heartbeat IPC: 2.394 cumulative IPC: 2.232 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 22282079 heartbeat IPC: 2.086 cumulative IPC: 2.188 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 26687732 heartbeat IPC: 2.27 cumulative IPC: 2.206 (Simulation time: 00 hr 02 min 48 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 30625382 heartbeat IPC: 2.54 cumulative IPC: 2.26 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 35237649 heartbeat IPC: 2.168 cumulative IPC: 2.245 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 41177391 heartbeat IPC: 1.684 cumulative IPC: 2.15 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 47454455 heartbeat IPC: 1.593 cumulative IPC: 2.065 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 53612022 heartbeat IPC: 1.624 cumulative IPC: 2.007 (Simulation time: 00 hr 05 min 08 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 50483875 cumulative IPC: 1.981 (Simulation time: 00 hr 05 min 23 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 50483875 cumulative IPC: 1.981 (Simulation time: 00 hr 05 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_133.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.981 instructions: 100000001 cycles: 50483875
CPU 0 Branch Prediction Accuracy: 91.76% MPKI: 15.73 Average ROB Occupancy at Mispredict: 21.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00052
BRANCH_INDIRECT: 1.34
BRANCH_CONDITIONAL: 14.4
BRANCH_DIRECT_CALL: 0.00039
BRANCH_INDIRECT_CALL: 0.0011
BRANCH_RETURN: 0.00035

LLC TOTAL        ACCESS:      40758 HIT:      25292 MISS:      15466
LLC LOAD         ACCESS:      26085 HIT:      12261 MISS:      13824
LLC RFO          ACCESS:       7016 HIT:       5393 MISS:       1623
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       7633 HIT:       7629 MISS:          4
LLC TRANSLATION  ACCESS:         24 HIT:          9 MISS:         15
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 815.2 cycles
cpu0_DTLB TOTAL        ACCESS:   20718984 HIT:   20703429 MISS:      15555
cpu0_DTLB LOAD         ACCESS:   20718984 HIT:   20703429 MISS:      15555
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.141 cycles
cpu0_ITLB TOTAL        ACCESS:       9390 HIT:       9004 MISS:        386
cpu0_ITLB LOAD         ACCESS:       9390 HIT:       9004 MISS:        386
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.148 cycles
cpu0_L1D TOTAL        ACCESS:   25918782 HIT:   24243467 MISS:    1675315
cpu0_L1D LOAD         ACCESS:   20086356 HIT:   18580524 MISS:    1505832
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5832176 HIT:    5662726 MISS:     169450
cpu0_L1D TRANSLATION  ACCESS:        250 HIT:        217 MISS:         33
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.48 cycles
cpu0_L1I TOTAL        ACCESS:      10626 HIT:       7092 MISS:       3534
cpu0_L1I LOAD         ACCESS:      10626 HIT:       7092 MISS:       3534
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 27.16 cycles
cpu0_L2C TOTAL        ACCESS:    1402839 HIT:    1369714 MISS:      33125
cpu0_L2C LOAD         ACCESS:    1104645 HIT:    1078560 MISS:      26085
cpu0_L2C RFO          ACCESS:      60973 HIT:      53957 MISS:       7016
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     237188 HIT:     237188 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         33 HIT:          9 MISS:         24
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 401.1 cycles
cpu0_STLB TOTAL        ACCESS:       8440 HIT:       8194 MISS:        246
cpu0_STLB LOAD         ACCESS:       8440 HIT:       8194 MISS:        246
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 339.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6430
  ROW_BUFFER_MISS:       9032
 AVG DBUS CONGESTED CYCLE: 3.996
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1025
  FULL:      10553
