

================================================================
== Vivado HLS Report for 'store_bias_3'
================================================================
* Date:           Wed Nov  7 21:45:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     83|
|Register         |        -|      -|      52|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      52|    111|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_7_fu_98_p2       |     +    |      0|  0|  15|           5|           1|
    |ap_block_state8    |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_92_p2  |   icmp   |      0|  0|  11|           5|           6|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  28|          11|           8|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  47|         10|    1|         10|
    |ap_sig_ioackin_m_axi_bias_ARREADY  |   9|          2|    1|          2|
    |bias_blk_n_AR                      |   9|          2|    1|          2|
    |bias_blk_n_R                       |   9|          2|    1|          2|
    |i_reg_69                           |   9|          2|    5|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  83|         18|    9|         26|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_reg_ioackin_m_axi_bias_ARREADY  |   1|   0|    1|          0|
    |bias_addr_read_reg_123             |  32|   0|   32|          0|
    |i_7_reg_118                        |   5|   0|    5|          0|
    |i_reg_69                           |   5|   0|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  52|   0|   52|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | store_bias_3 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | store_bias_3 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | store_bias_3 | return value |
|ap_done              | out |    1| ap_ctrl_hs | store_bias_3 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | store_bias_3 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | store_bias_3 | return value |
|m_axi_bias_AWVALID   | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWREADY   |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWADDR    | out |   32|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWID      | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWLEN     | out |   32|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWSIZE    | out |    3|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWBURST   | out |    2|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWLOCK    | out |    2|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWCACHE   | out |    4|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWPROT    | out |    3|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWQOS     | out |    4|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWREGION  | out |    4|    m_axi   |     bias     |    pointer   |
|m_axi_bias_AWUSER    | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_WVALID    | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_WREADY    |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_WDATA     | out |   32|    m_axi   |     bias     |    pointer   |
|m_axi_bias_WSTRB     | out |    4|    m_axi   |     bias     |    pointer   |
|m_axi_bias_WLAST     | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_WID       | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_WUSER     | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARVALID   | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARREADY   |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARADDR    | out |   32|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARID      | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARLEN     | out |   32|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARSIZE    | out |    3|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARBURST   | out |    2|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARLOCK    | out |    2|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARCACHE   | out |    4|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARPROT    | out |    3|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARQOS     | out |    4|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARREGION  | out |    4|    m_axi   |     bias     |    pointer   |
|m_axi_bias_ARUSER    | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_RVALID    |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_RREADY    | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_RDATA     |  in |   32|    m_axi   |     bias     |    pointer   |
|m_axi_bias_RLAST     |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_RID       |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_RUSER     |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_RRESP     |  in |    2|    m_axi   |     bias     |    pointer   |
|m_axi_bias_BVALID    |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_BREADY    | out |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_BRESP     |  in |    2|    m_axi   |     bias     |    pointer   |
|m_axi_bias_BID       |  in |    1|    m_axi   |     bias     |    pointer   |
|m_axi_bias_BUSER     |  in |    1|    m_axi   |     bias     |    pointer   |
|bias_offset          |  in |   30|   ap_none  |  bias_offset |    scalar    |
|bias_oc_address0     | out |    4|  ap_memory |    bias_oc   |     array    |
|bias_oc_ce0          | out |    1|  ap_memory |    bias_oc   |     array    |
|bias_oc_we0          | out |    1|  ap_memory |    bias_oc   |     array    |
|bias_oc_d0           | out |   32|  ap_memory |    bias_oc   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
9 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bias_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %bias_offset)"   --->   Operation 10 'read' 'bias_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext = zext i30 %bias_offset_read to i64"   --->   Operation 11 'zext' 'sext' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr float* %bias, i64 %sext"   --->   Operation 12 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [7/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 16)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 13 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 14 [6/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 16)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 14 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 15 [5/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 16)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 15 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 16 [4/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 16)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 16 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 17 [3/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 16)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 17 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 18 [2/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 16)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 18 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %bias, [6 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16, [10 x i8]* @p_str918, [6 x i8]* @p_str716, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 16)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 20 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:65]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_7, %2 ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %i, -16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:65]   --->   Operation 23 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (1.78ns)   --->   "%i_7 = add i5 %i, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:65]   --->   Operation 25 'add' 'i_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:65]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (8.75ns)   --->   "%bias_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 27 'read' 'bias_addr_read' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:67]   --->   Operation 28 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = zext i5 %i to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 29 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%bias_oc_addr = getelementptr [16 x float]* %bias_oc, i64 0, i64 %tmp" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 30 'getelementptr' 'bias_oc_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (2.32ns)   --->   "store float %bias_addr_read, float* %bias_oc_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:66]   --->   Operation 31 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:65]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bias_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_oc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_offset_read (read             ) [ 0000000000]
sext             (zext             ) [ 0000000000]
bias_addr        (getelementptr    ) [ 0011111111]
StgValue_19      (specinterface    ) [ 0000000000]
bias_addr_rd_req (readreq          ) [ 0000000000]
StgValue_21      (br               ) [ 0000000111]
i                (phi              ) [ 0000000011]
exitcond         (icmp             ) [ 0000000011]
empty            (speclooptripcount) [ 0000000000]
i_7              (add              ) [ 0000000111]
StgValue_26      (br               ) [ 0000000000]
bias_addr_read   (read             ) [ 0000000001]
StgValue_28      (ret              ) [ 0000000000]
tmp              (zext             ) [ 0000000000]
bias_oc_addr     (getelementptr    ) [ 0000000000]
StgValue_31      (store            ) [ 0000000000]
StgValue_32      (br               ) [ 0000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_oc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_oc"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str918"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str716"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="bias_offset_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="30" slack="0"/>
<pin id="40" dir="0" index="1" bw="30" slack="0"/>
<pin id="41" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_offset_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_readreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="6" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="bias_addr_read_read_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="7"/>
<pin id="54" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_read/8 "/>
</bind>
</comp>

<comp id="56" class="1004" name="bias_oc_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_oc_addr/9 "/>
</bind>
</comp>

<comp id="63" class="1004" name="StgValue_31_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/9 "/>
</bind>
</comp>

<comp id="69" class="1005" name="i_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="1"/>
<pin id="71" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sext_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="30" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="bias_addr_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="exitcond_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_7_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="109" class="1005" name="bias_addr_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_7_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="123" class="1005" name="bias_addr_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="73" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="84"><net_src comp="38" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="81" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="85" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="96"><net_src comp="73" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="73" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="69" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="112"><net_src comp="85" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="121"><net_src comp="98" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="126"><net_src comp="51" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bias | {}
	Port: bias_oc | {9 }
 - Input state : 
	Port: store_bias_3 : bias | {1 2 3 4 5 6 7 8 }
	Port: store_bias_3 : bias_offset | {1 }
  - Chain level:
	State 1
		bias_addr : 1
		bias_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond : 1
		i_7 : 1
		StgValue_26 : 2
	State 9
		bias_oc_addr : 1
		StgValue_31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |          i_7_fu_98          |    0    |    15   |
|----------|-----------------------------|---------|---------|
|   icmp   |        exitcond_fu_92       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   | bias_offset_read_read_fu_38 |    0    |    0    |
|          |  bias_addr_read_read_fu_51  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_44      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |          sext_fu_81         |    0    |    0    |
|          |          tmp_fu_104         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    26   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bias_addr_read_reg_123|   32   |
|   bias_addr_reg_109  |   32   |
|      i_7_reg_118     |    5   |
|       i_reg_69       |    5   |
+----------------------+--------+
|         Total        |   74   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_44 |  p1  |   2  |  32  |   64   ||    9    |
|      i_reg_69     |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   74   |   44   |
+-----------+--------+--------+--------+
