[2025-09-16 22:26:30] START suite=cs trace=nutch_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2531874 heartbeat IPC: 3.95 cumulative IPC: 3.95 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4961008 heartbeat IPC: 4.117 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4961008 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4961008 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 16178555 heartbeat IPC: 0.8915 cumulative IPC: 0.8915 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 29422813 heartbeat IPC: 0.755 cumulative IPC: 0.8176 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 42033516 heartbeat IPC: 0.793 cumulative IPC: 0.8092 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 53246589 heartbeat IPC: 0.8918 cumulative IPC: 0.8284 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 66658384 heartbeat IPC: 0.7456 cumulative IPC: 0.8104 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 80474125 heartbeat IPC: 0.7238 cumulative IPC: 0.7946 (Simulation time: 00 hr 08 min 31 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 94338266 heartbeat IPC: 0.7213 cumulative IPC: 0.7832 (Simulation time: 00 hr 09 min 49 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 108209624 heartbeat IPC: 0.7209 cumulative IPC: 0.7748 (Simulation time: 00 hr 11 min 09 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 123602148 heartbeat IPC: 0.6497 cumulative IPC: 0.7586 (Simulation time: 00 hr 12 min 38 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 134586432 cumulative IPC: 0.743 (Simulation time: 00 hr 14 min 05 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 134586432 cumulative IPC: 0.743 (Simulation time: 00 hr 14 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.743 instructions: 100000003 cycles: 134586432
CPU 0 Branch Prediction Accuracy: 98.2% MPKI: 0.1947 Average ROB Occupancy at Mispredict: 4866
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02741
BRANCH_INDIRECT: 0.1538
BRANCH_CONDITIONAL: 0.01344
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1031071
LQ_STALL: 89539
SQ_STALL: 398330


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 208.03804
REPLAY_LOAD: 114.90747
NON_REPLAY_LOAD: 12.650797

== Total ==
ADDR_TRANS: 246109
REPLAY_LOAD: 212349
NON_REPLAY_LOAD: 572613

== Counts ==
ADDR_TRANS: 1183
REPLAY_LOAD: 1848
NON_REPLAY_LOAD: 45263

cpu0->cpu0_STLB TOTAL        ACCESS:     420739 HIT:     405128 MISS:      15611 MSHR_MERGE:         16
cpu0->cpu0_STLB LOAD         ACCESS:     420739 HIT:     405128 MISS:      15611 MSHR_MERGE:         16
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 280.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1634450 HIT:    1291748 MISS:     342702 MSHR_MERGE:          8
cpu0->cpu0_L2C LOAD         ACCESS:    1301982 HIT:    1018535 MISS:     283447 MSHR_MERGE:          7
cpu0->cpu0_L2C RFO          ACCESS:      79391 HIT:      49179 MISS:      30212 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     221931 HIT:     220925 MISS:       1006 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      31146 HIT:       3109 MISS:      28037 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6783491 HIT:    5471970 MISS:    1311521 MSHR_MERGE:     339494
cpu0->cpu0_L1I LOAD         ACCESS:    6783491 HIT:    5471970 MISS:    1311521 MSHR_MERGE:     339494
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 17.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25357505 HIT:   24463181 MISS:     894324 MSHR_MERGE:     453824
cpu0->cpu0_L1D LOAD         ACCESS:   16360963 HIT:   15876865 MISS:     484098 MSHR_MERGE:     154144
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8960655 HIT:    8582219 MISS:     378436 MSHR_MERGE:     299036
cpu0->cpu0_L1D TRANSLATION  ACCESS:      35887 HIT:       4097 MISS:      31790 MSHR_MERGE:        644
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 67.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5492386 HIT:    5203609 MISS:     288777 MSHR_MERGE:     135676
cpu0->cpu0_ITLB LOAD         ACCESS:    5492386 HIT:    5203609 MISS:     288777 MSHR_MERGE:     135676
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 10.62 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24557585 HIT:   24189678 MISS:     367907 MSHR_MERGE:     100269
cpu0->cpu0_DTLB LOAD         ACCESS:   24557585 HIT:   24189678 MISS:     367907 MSHR_MERGE:     100269
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.02 cycles
cpu0->LLC TOTAL        ACCESS:     481960 HIT:     269772 MISS:     212188 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     283440 HIT:     114712 MISS:     168728 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30211 HIT:       5673 MISS:      24538 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     140272 HIT:     140056 MISS:        216 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      28037 HIT:       9331 MISS:      18706 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.59 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4961
  ROW_BUFFER_MISS:     207006
  AVG DBUS CONGESTED CYCLE: 5.402
Channel 0 WQ ROW_BUFFER_HIT:      14720
  ROW_BUFFER_MISS:     112265
  FULL:          0
Channel 0 REFRESHES ISSUED:      11215

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       205630        47710        13463        10362
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           33          355         1406         4898
  STLB miss resolved @ L2C                0           46          541         1448         1943
  STLB miss resolved @ LLC                0           54          770         4264         2653
  STLB miss resolved @ MEM                0           54          899         4498        10790

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              65091         8502       159681        12858         3630
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           24          169          728          813
  STLB miss resolved @ L2C                0            8          218          529          372
  STLB miss resolved @ LLC                0           21          300         2171          630
  STLB miss resolved @ MEM                1           15          324         2314         3266
[2025-09-16 22:40:35] END   suite=cs trace=nutch_phase1_core1 (rc=0)
