{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 13:45:43 2019 " "Info: Processing started: Wed May 29 13:45:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj2 -c proj2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj2 -c proj2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma " "Info: Found entity 1: soma" {  } { { "soma.v" "" { Text "C:/Users/lssa/Desktop/sd2/soma.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Info: Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file x.v" { { "Info" "ISGN_ENTITY_NAME" "1 X " "Info: Found entity 1: X" {  } { { "X.v" "" { Text "C:/Users/lssa/Desktop/sd2/X.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file y.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y " "Info: Found entity 1: Y" {  } { { "Y.v" "" { Text "C:/Users/lssa/Desktop/sd2/Y.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Info: Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at cpu.v(16): instance has no name" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at cpu.v(17): instance has no name" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:comb_3 " "Info: Elaborating entity \"contador\" for hierarchy \"contador:comb_3\"" {  } { { "cpu.v" "comb_3" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador.v(11) " "Warning (10230): Verilog HDL assignment warning at contador.v(11): truncated value with size 32 to match size of target (4)" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:comb_4 " "Info: Elaborating entity \"memoria\" for hierarchy \"memoria:comb_4\"" {  } { { "cpu.v" "comb_4" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memoria.v(15) " "Warning (10230): Verilog HDL assignment warning at memoria.v(15): truncated value with size 32 to match size of target (4)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memoria.v(20) " "Warning (10230): Verilog HDL assignment warning at memoria.v(20): truncated value with size 32 to match size of target (4)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memoria.v(11) " "Warning (10270): Verilog HDL Case Statement warning at memoria.v(11): incomplete case statement has no default case item" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida memoria.v(11) " "Warning (10240): Verilog HDL Always Construct warning at memoria.v(11): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valor memoria.v(11) " "Warning (10240): Verilog HDL Always Construct warning at memoria.v(11): inferring latch(es) for variable \"valor\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] memoria.v(11) " "Info (10041): Inferred latch for \"valor\[0\]\" at memoria.v(11)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] memoria.v(11) " "Info (10041): Inferred latch for \"valor\[1\]\" at memoria.v(11)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] memoria.v(11) " "Info (10041): Inferred latch for \"valor\[2\]\" at memoria.v(11)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] memoria.v(11) " "Info (10041): Inferred latch for \"valor\[3\]\" at memoria.v(11)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] memoria.v(11) " "Info (10041): Inferred latch for \"saida\[0\]\" at memoria.v(11)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] memoria.v(11) " "Info (10041): Inferred latch for \"saida\[1\]\" at memoria.v(11)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] memoria.v(11) " "Info (10041): Inferred latch for \"saida\[2\]\" at memoria.v(11)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] memoria.v(11) " "Info (10041): Inferred latch for \"saida\[3\]\" at memoria.v(11)" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:controller " "Info: Elaborating entity \"controle\" for hierarchy \"controle:controller\"" {  } { { "cpu.v" "controller" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controle.v(23) " "Warning (10270): Verilog HDL Case Statement warning at controle.v(23): incomplete case statement has no default case item" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxX controle.v(23) " "Warning (10240): Verilog HDL Always Construct warning at controle.v(23): inferring latch(es) for variable \"auxX\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxY controle.v(23) " "Warning (10240): Verilog HDL Always Construct warning at controle.v(23): inferring latch(es) for variable \"auxY\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxZ controle.v(23) " "Warning (10240): Verilog HDL Always Construct warning at controle.v(23): inferring latch(es) for variable \"auxZ\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxULA controle.v(23) " "Warning (10240): Verilog HDL Always Construct warning at controle.v(23): inferring latch(es) for variable \"auxULA\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxULA controle.v(23) " "Info (10041): Inferred latch for \"auxULA\" at controle.v(23)" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxZ\[0\] controle.v(23) " "Info (10041): Inferred latch for \"auxZ\[0\]\" at controle.v(23)" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxZ\[1\] controle.v(23) " "Info (10041): Inferred latch for \"auxZ\[1\]\" at controle.v(23)" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxY\[0\] controle.v(23) " "Info (10041): Inferred latch for \"auxY\[0\]\" at controle.v(23)" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxY\[1\] controle.v(23) " "Info (10041): Inferred latch for \"auxY\[1\]\" at controle.v(23)" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxY\[2\] controle.v(23) " "Info (10041): Inferred latch for \"auxY\[2\]\" at controle.v(23)" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxX\[0\] controle.v(23) " "Info (10041): Inferred latch for \"auxX\[0\]\" at controle.v(23)" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxX\[1\] controle.v(23) " "Info (10041): Inferred latch for \"auxX\[1\]\" at controle.v(23)" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X X:regX " "Info: Elaborating entity \"X\" for hierarchy \"X:regX\"" {  } { { "cpu.v" "regX" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y Y:regY " "Info: Elaborating entity \"Y\" for hierarchy \"Y:regY\"" {  } { { "cpu.v" "regY" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma soma:ula " "Info: Elaborating entity \"soma\" for hierarchy \"soma:ula\"" {  } { { "cpu.v" "ula" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida soma.v(9) " "Warning (10240): Verilog HDL Always Construct warning at soma.v(9): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "soma.v" "" { Text "C:/Users/lssa/Desktop/sd2/soma.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] soma.v(9) " "Info (10041): Inferred latch for \"saida\[0\]\" at soma.v(9)" {  } { { "soma.v" "" { Text "C:/Users/lssa/Desktop/sd2/soma.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] soma.v(9) " "Info (10041): Inferred latch for \"saida\[1\]\" at soma.v(9)" {  } { { "soma.v" "" { Text "C:/Users/lssa/Desktop/sd2/soma.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] soma.v(9) " "Info (10041): Inferred latch for \"saida\[2\]\" at soma.v(9)" {  } { { "soma.v" "" { Text "C:/Users/lssa/Desktop/sd2/soma.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] soma.v(9) " "Info (10041): Inferred latch for \"saida\[3\]\" at soma.v(9)" {  } { { "soma.v" "" { Text "C:/Users/lssa/Desktop/sd2/soma.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controller\|auxX\[0\] " "Warning: Latch controle:controller\|auxX\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:comb_4\|saida\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal memoria:comb_4\|saida\[1\]" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controller\|auxX\[1\] " "Warning: Latch controle:controller\|auxX\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:comb_4\|saida\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal memoria:comb_4\|saida\[1\]" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controller\|auxY\[0\] " "Warning: Latch controle:controller\|auxY\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:comb_4\|saida\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal memoria:comb_4\|saida\[0\]" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controller\|auxY\[2\] " "Warning: Latch controle:controller\|auxY\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:comb_4\|saida\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal memoria:comb_4\|saida\[0\]" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controller\|auxZ\[0\] " "Warning: Latch controle:controller\|auxZ\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:comb_4\|saida\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal memoria:comb_4\|saida\[2\]" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controller\|auxZ\[1\] " "Warning: Latch controle:controller\|auxZ\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:comb_4\|saida\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal memoria:comb_4\|saida\[0\]" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria:comb_4\|valor\[1\] " "Warning: Latch memoria:comb_4\|valor\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador:comb_3\|saida\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador:comb_3\|saida\[0\]" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria:comb_4\|valor\[2\] " "Warning: Latch memoria:comb_4\|valor\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador:comb_3\|saida\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador:comb_3\|saida\[0\]" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria:comb_4\|saida\[0\] " "Warning: Latch memoria:comb_4\|saida\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador:comb_3\|saida\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador:comb_3\|saida\[0\]" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria:comb_4\|saida\[1\] " "Warning: Latch memoria:comb_4\|saida\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador:comb_3\|saida\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador:comb_3\|saida\[1\]" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria:comb_4\|saida\[2\] " "Warning: Latch memoria:comb_4\|saida\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA contador:comb_3\|saida\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal contador:comb_3\|saida\[2\]" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "saidaX\[0\] GND " "Warning (13410): Pin \"saidaX\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "saidaX\[3\] GND " "Warning (13410): Pin \"saidaX\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "auxY\[1\] GND " "Warning (13410): Pin \"auxY\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "auxULA GND " "Warning (13410): Pin \"auxULA\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "valMemory\[0\] GND " "Warning (13410): Pin \"valMemory\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "valMemory\[3\] GND " "Warning (13410): Pin \"valMemory\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "funcsaidaMemory\[3\] GND " "Warning (13410): Pin \"funcsaidaMemory\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proj2 " "Warning: Ignored assignments for entity \"proj2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity proj2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity proj2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity proj2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity proj2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 13:45:44 2019 " "Info: Processing ended: Wed May 29 13:45:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
