<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
	<title>Mac OS X Assembler Reference: PowerPC Addressing Modes and Assembler Instructions</title>
	<meta id="Generator" name="Generator" content="Gutenberg"/>
	<meta id="GeneratorVersion" name="GeneratorVersion" content="v132"/>
	<meta http-equiv="content-type" content="text/html;charset=utf-8"/>
	<meta id="Copyright" name="Copyright" content="Copyright 2009 Apple Inc. All Rights Reserved."/>
	<meta id="IndexTitle" name="IndexTitle" content="PowerPC Addressing Modes and Assembler Instructions"/>
	<meta id="xcode-display" name="xcode-display" content="render"/>
	<meta id="toc-file" name="toc-file" content="../toc.html"/>
	<meta id="RESOURCES" content="../../../../Resources" />
	
	<link rel="stylesheet" type="text/css" href="../../../../Resources/CSS/frameset_styles.css"/>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/lib/prototype.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/lib/scriptaculous.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/page.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/pedia.js"></script>
	<!--[if lte IE 6]>
		<style type="text/css">
			/*<![CDATA[*/ 
			html {overflow-x:auto; overflow-y:hidden;  }
			/*]]>*/
		</style>
	<![endif]-->
</head>    
<body bgcolor="#ffffff" onload="initialize_page();"><a name="//apple_ref/doc/uid/TP30000824" title="PowerPC Addressing Modes and Assembler Instructions"></a>
    <noscript>
    <div id="tocMenu">
        <iframe id="toc_content" name="toc_content" SRC="../toc.html" width="210" height="100%" align="left" frameborder="0">This document set is best viewed in a browser that supports iFrames.</iframe>
    </div>
    </noscript>
    <div id="bodyText">
        <a name="top"></a>
        <div class="hideOnPrint hideInXcode">
        <!-- start of header -->
        <!--#include virtual="/includes/framesetheader" -->
        <!-- end of header -->
        </div>
        
        <!-- start of path -->
<div class="breadcrumb hideOnPrint hideInXcode"><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../referencelibrary/index.html#//apple_ref/doc/uid/TP30000943" target="_top">Reference Library</a> &gt; <a href="../../../../../reference/index.html#//apple_ref/doc/uid/TP30001281" target="_top">Reference</a> &gt; <a href="../../../../../reference/DeveloperTools/index.html#//apple_ref/doc/uid/TP30001281-TP30000436" target="_top">Tools</a> &gt; <a href="../../../../../reference/DeveloperTools/idxCompilersDebuggers-date.html#//apple_ref/doc/uid/TP30001281-TP30000436-TP30001025" target="_top">Compiling &amp; Debugging</a> &gt; <a href="../000-Introduction/introduction.html#//apple_ref/doc/uid/TP30000851-CH211-DontLinkElementID_9">Mac OS X Assembler Reference</a> &gt; </div><br class="hideInXcode"/><!-- end of path -->
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../040-Assembler_Directives/asm_directives.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../060-i386_Addressing_Modes_and_Assembler_Instructions/i386_intructions.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCUpperSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" hideText="Hide TOC" showText="Show TOC" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <hr />
        
        
        <a name="//apple_ref/doc/uid/TP30000824-TPXREF101" title="PowerPC Addressing Modes and Assembler Instructions"></a><h1>PowerPC Addressing Modes and Assembler Instructions</h1><p>This chapter contains information specific to the PowerPC processor architecture.</p>
<!-- This template is being used for both PDF and HTML. -->

    
    <h4>In this section:</h4>
    
    
    <p class="blockquote">
    
        
			
			
				<a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-CJBCBBDI">PowerPC Registers and Addressing Modes</a>
				
			<br/>
			
        
			
			
				<a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-TPXREF104">Extended Instruction Mnemonics &amp; Operands</a>
				
			<br/>
			
        
			
			
				<a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-TPXREF106">Branch Prediction</a>
				
			<br/>
			
        
			
			
				<a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-TPXREF107">Trap Mnemonics</a>
				
			<br/>
			
        
			
			
				<a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-CJBDFIAE">PowerPC Assembler Instructions</a>
				
			<br/>
			
        

    </p><br/>

<a name="//apple_ref/doc/uid/TP30000824-CJBCBBDI" title="PowerPC Registers and Addressing Modes"></a><h2>PowerPC Registers and Addressing Modes</h2><p>This section describes the conventions used to specify addressing modes and instruction mnemonics for the PowerPC series processor architecture.  The instructions themselves are detailed in the next section, <span class="content_text"><a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-CJBDFIAE">“PowerPC Assembler Instructions.”</a></span></p><a name="//apple_ref/doc/uid/TP30000824-TPXREF102" title="Registers"></a><h3>Registers</h3><p>Many instructions accept register names as operands.  The available register names are listed in this section. These are the user registers:</p><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Register</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Description</p></th></tr><tr><td  scope="row"><p><code>r0</code>-<code>r31</code></p></td><td ><p>General Purpose Registers</p></td></tr><tr><td  scope="row"><p><code>f0</code>-<code>f31</code></p></td><td ><p>Floating-Point Registers</p></td></tr><tr><td  scope="row"><p><code>xer</code></p></td><td ><p>Fixed-Point Exception Register</p></td></tr><tr><td  scope="row"><p><code>fpscr</code></p></td><td ><p>Floating-Point Status and Control Register</p></td></tr><tr><td  scope="row"><p><code>cr</code></p></td><td ><p>Condition Register</p></td></tr><tr><td  scope="row"><p><code>lr</code></p></td><td ><p>Link Register</p></td></tr><tr><td  scope="row"><p><code>ctr</code></p></td><td ><p>Count Register</p></td></tr><tr><td  scope="row"><p>v0–v31</p></td><td ><p>Vector Registers (AltiVec specific)</p></td></tr></table></div><p>For instructions that take either 0 or a general purpose register as an operand, <code>r0</code> may not be used as either a zero or a register operand; the literal value <code>0</code> must be used instead.</p><p>These are the special registers</p><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Registers</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Description</p></th></tr><tr><td  scope="row"><p><code>sr0</code>-<code>sr15</code></p></td><td ><p>Segment Registers</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF103" title="Operands and Addressing Modes"></a><h3>Operands and Addressing Modes</h3><p>The PowerPC processor architecture has only one addressing mode for load and store instructions:  register plus displacement.  The general form for address operands is:</p><p><em>displacement</em>(<em>register</em>)</p><p>If there is no displacement, the parentheses around the register name must still be used.  For example, the first two of the following statements are legal, but the last isn't:</p><div class="codesample"><table><tr><td scope="row"><pre>lwz   r12,4(r1)<span></span></pre></td></tr><tr><td scope="row"><pre>lwz   r12,(r1)   ; same as displacement of 0<span></span></pre></td></tr><tr><td scope="row"><pre>lwz   r12,r1     ; INCORRECT<span></span></pre></td></tr></table></div><p>To specify an arbitrary 32-bit address, two instructions must be used, since all instructions are 32 bits long and can't contain both an opcode and a full address.  A pair of instructions used to load or store data at an address falls into one of a small set of idioms, using the assembler operators <code>lo16()</code>, <code>hi16()</code>, and <code>ha16()</code> to isolate the required portion of the 32-bit address expression.  The idioms themselves are discussed below</p><ul class="spaceabove"><li class="li"><p><code>lo16</code>(<em>expression</em>) evaluates to the low (least significant) 16 bits of <em>expression</em>, with a relocation type of PPC_RELOC_LO16, PPC_RELOC_LO14, PPC_RELOC_LO16_SECTDIFF, or PPC_RELOC_LO14_SECTDIFF depending on the instruction and the expression it is used with.</p></li><li class="li"><p><code>hi16</code>(<em>expression</em>) evaluates to the high (most significant) 16 bits of <em>expression</em> shifted right 16 bits, with a relocation type of PPC_RELOC_HI16 or PPC_RELOC_HI16_SECTDIFF depending on the expression it is used with.</p></li><li class="li"><p><code>ha16(</code><em>expression</em><code>)</code> evaluates to the high (most significant) 16 bits of  <em>expression</em> shifted right 16 bits, increased by one if bit 15 of <em>expression</em> is set (that is, if the value given by <code>lo16(</code><em>expression</em><code>)</code> is negative).  This allows the address to be properly reconstituted when the low 16 bit quantity of <em>expression</em> is sign-extended by some operators.  It has a relocation type of PPC_RELOC_HA16 or PPC_RELOC_HA16_SECTDIFF depending on the expression it is used with.</p></li></ul><p>In specifying a 32-bit address, the desired result is that the 32-bit quantity be in a register.  To do this, the high and low 16 bits of the address are entered separately with instructions suited to this task. Generally, the high 16 bits can be entered into a register with the <code>addis</code> (Add Immediate Shifted) instruction and the <code>hi16</code>() operator. For example, this instruction:</p><div class="codesample"><table><tr><td scope="row"><pre>addis    r2,0,hi16(expr)<span></span></pre></td></tr></table></div><p>adds the high 16 bits of <em>expr</em> to 0, and enters the result into the high 16 bits of register 2.  The instruction that immediately follows can then combine the low 16 bits with the high 16 bits in the register and perform whatever other operation it does (if any).</p><p>For example, to load the <em>address</em> of the global variable <code>spot</code> into general register 2, the instructions below would be used.  The <code>ori</code> instruction doesn't sign-extend the displacement, so the high 16 bits of the address needn't be adjusted, and the <code>hi16()</code> assembler operator is used.</p><div class="codesample"><table><tr><td scope="row"><pre>addis    r2,0,hi16(spot)   ; ori doesn't sign-extend<span></span></pre></td></tr><tr><td scope="row"><pre>ori      r2,r2,lo16(spot)<span></span></pre></td></tr></table></div><p>In loading the <em>data</em> stored at <code>spot</code> the <code>lwz</code> operator is used, which does sign-extend the displacement, the adjusted high 16 bits must be given, with the <code>ha16()</code> assembler operator:</p><div class="codesample"><table><tr><td scope="row"><pre>addis    r2,0,ha16(spot)   ; lwz sign-extends<span></span></pre></td></tr><tr><td scope="row"><pre>lwz      r3,lo16(spot)(r2)<span></span></pre></td></tr></table></div><p><code>lwz</code> treats the sign-extended low 16 bits as a displacement, adding it to the contents of register 2 to get a 32-bit address, and then loads the word at that address into register 3.</p><a name="//apple_ref/doc/uid/TP30000824-TPXREF104" title="Extended Instruction Mnemonics &amp;amp; Operands"></a><h2>Extended Instruction Mnemonics &amp; Operands</h2><a name="//apple_ref/doc/uid/TP30000824-TPXREF105" title="Branch Mnemonics"></a><h3>Branch Mnemonics</h3><p>The PowerPC processor family supports a rich variety of extended mnemonics for its three conditional branch operators:  <code>bc</code>, <code>bclr</code>, and <code>bcctr</code>.  Normally, the condition and the nature of the branch are specified by numeric operands, but with the extended mnemonics, these numeric operands are determined by the assembler from the mnemonic used.</p><p>Conditional branches can alter the contents of the Count Register (<code>ctr</code>), and can take effect based on the resulting value in the Count Register, and on whether a specified condition is true or false.  The first table below summarizes the extended mnemonics for branches that affect the Count Register, while the second summarizes additional mnemonics for branches on true and false conditions that don't affect the Count Register.  The effect of the branch is given on the left.  The first four columns of each table are for branches where the Link Register bit in the instruction is clear (not set); the remaining columns are for branches where the Link Register bit in the instruction is set.  Each set of four columns gives mnemonics for relative and absolute branches, and for branches to the Link Register or the Count Register.</p><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Branch Type</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>LR not set</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>LR set</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th></tr><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bc</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bca</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bclr</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bcctr</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bcl</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bcla</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bclrl</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bcctrl</em></p></th></tr><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Rel.</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Abs.</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>to LR</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>to CTR</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Rel.</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Abs.</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>to LR</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>to CTR</p></th></tr><tr><td  scope="row"><p>unconditional</p></td><td ><p>b</p></td><td ><p>ba</p></td><td ><p>blr</p></td><td ><p>bctr</p></td><td ><p>bl</p></td><td ><p>bla</p></td><td ><p>blrl</p></td><td ><p>bctrl</p></td></tr><tr><td  scope="row"><p>if condition true</p></td><td ><p>bt</p></td><td ><p>bta</p></td><td ><p>btlr</p></td><td ><p>btctr</p></td><td ><p>btl</p></td><td ><p>btla</p></td><td ><p>btlrl</p></td><td ><p>btctrl</p></td></tr><tr><td  scope="row"><p>if condition false</p></td><td ><p>bf</p></td><td ><p>bfa</p></td><td ><p>bflr</p></td><td ><p>bfctr</p></td><td ><p>bfl</p></td><td ><p>bfla</p></td><td ><p>bflrl</p></td><td ><p>bfctrl</p></td></tr><tr><td  scope="row"><p>decrement CTR, branch if CTR non-zero</p></td><td ><p>bdnz</p></td><td ><p>bdnza</p></td><td ><p>bdnzlr</p></td><td ><p>–</p></td><td ><p>bdnzl</p></td><td ><p>bdnzla</p></td><td ><p>bdnzlrl</p></td><td ><p>–</p></td></tr><tr><td  scope="row"><p>Decrement CTR, branch if CTR non-zero and condition true</p></td><td ><p>bdnzt</p></td><td ><p>bdnzta</p></td><td ><p>bdnztlr</p></td><td ><p>–</p></td><td ><p>bdnztl</p></td><td ><p>bdnztla</p></td><td ><p>bdnztlrl</p></td><td ><p>–</p></td></tr><tr><td  scope="row"><p>Decrement CTR, branch if CTR non-zero and condition false</p></td><td ><p>bdnzf</p></td><td ><p>bdnzfa</p></td><td ><p>bdnzflr</p></td><td ><p>–</p></td><td ><p>bdnzfl</p></td><td ><p>bdnzfla</p></td><td ><p>bdnzflrl</p></td><td ><p>–</p></td></tr><tr><td  scope="row"><p>Decrement CTR, branch if CTR zero</p></td><td ><p>bdz</p></td><td ><p>bdza</p></td><td ><p>bdzlr</p></td><td ><p>–</p></td><td ><p>bdzl</p></td><td ><p>bdzla</p></td><td ><p>bdzlrl</p></td><td ><p>–</p></td></tr><tr><td  scope="row"><p>Decrement CTR, branch if CTR zero and condition true</p></td><td ><p>bdzt</p></td><td ><p>bdzta</p></td><td ><p>bdztlr</p></td><td ><p>–</p></td><td ><p>bdztl</p></td><td ><p>bdztla</p></td><td ><p>bdztlrl</p></td><td ><p>–</p></td></tr><tr><td  scope="row"><p>Decrement CTR, branch if CTR zero and condition false</p></td><td ><p>bdzf</p></td><td ><p>bdzfa</p></td><td ><p>bdzflr</p></td><td ><p>–</p></td><td ><p>bdzfl</p></td><td ><p>bdzfla</p></td><td ><p>bdzflrl</p></td><td ><p>–</p></td></tr></table></div><p>The mnemonics in the table above encode specific values for the BO field of the non-extended operators.  The BO field controls the effect on the Count Register and on what type of condition the branch is to be taken.  The BI field, which controls the specific condition to consider, must still be given, as the first operand.  The value of this operand indicates which field of the Condition Register to use, and which bit within that field to consider.</p><p>The Condition Register has 8 fields, numbered 0 to 7, each of which contains a bit for conditions <em>less than</em>, <em>greater than</em>, <em>equal</em>, and <em>summary overflow or unordered</em>.  The numeric value for field <em>n</em> of the Condition Register is 4*<em>n</em>, and the numeric values for the conditions are 0, 1, 2, and 3, respectively.  The following symbols may be used instead of numbers:</p><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Symbol</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Value</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Meaning</p></th></tr><tr><td  scope="row"><p>lt</p></td><td ><p>0</p></td><td ><p>Less than</p></td></tr><tr><td  scope="row"><p>gt</p></td><td ><p>1</p></td><td ><p>Greater than</p></td></tr><tr><td  scope="row"><p>eq</p></td><td ><p>2</p></td><td ><p>Equal</p></td></tr><tr><td  scope="row"><p>so</p></td><td ><p>3</p></td><td ><p>Summary overflow</p></td></tr><tr><td  scope="row"><p>un</p></td><td ><p>3</p></td><td ><p>Unordered (after floating-point comparison)</p></td></tr><tr><td  scope="row"><p>cr0</p></td><td ><p>0</p></td><td ><p>Condition Register field 0</p></td></tr><tr><td  scope="row"><p>cr1</p></td><td ><p>4</p></td><td ><p>Condition Register field 1</p></td></tr><tr><td  scope="row"><p>cr2</p></td><td ><p>8</p></td><td ><p>Condition Register field 2</p></td></tr><tr><td  scope="row"><p>cr3</p></td><td ><p>12</p></td><td ><p>Condition Register field 3</p></td></tr><tr><td  scope="row"><p>cr4</p></td><td ><p>16</p></td><td ><p>Condition Register field 4</p></td></tr><tr><td  scope="row"><p>cr5</p></td><td ><p>20</p></td><td ><p>Condition Register field 5</p></td></tr><tr><td  scope="row"><p>cr6</p></td><td ><p>24</p></td><td ><p>Condition Register field 6</p></td></tr><tr><td  scope="row"><p>cr7</p></td><td ><p>28</p></td><td ><p>Condition Register field 7</p></td></tr></table></div><p>For example, a branch <em>if condition true</em> for the condition <em>greater than</em> in Condition Register field 3 could be written in any of these ways:</p><div class="codesample"><table><tr><td scope="row"><pre>bt    cr3+gt,target<span></span></pre></td></tr><tr><td scope="row"><pre>bt    12+1,target<span></span></pre></td></tr><tr><td scope="row"><pre>bt    13,target<span></span></pre></td></tr></table></div><p>Omitting the symbol for either the Condition Register field or the condition is permitted, as long as the result of the expression is a number from 0-31:</p><div class="codesample"><table><tr><td scope="row"><pre>bt    gt,target     ; uses field 0<span></span></pre></td></tr><tr><td scope="row"><pre>bt    cr3,target    ; branches on less than in field 3<span></span></pre></td></tr><tr><td scope="row"><pre>bt    13,target     ; branches on less than in field 3<span></span></pre></td></tr></table></div><p>Another way to specify these conditions is to use the extended mnemonics in the second table, below.  These mnemonics encode the actual condition on which to take a branch.  The second and third letters of the mnemonic indicate that condition:</p><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Code</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Meaning</p></th></tr><tr><td  scope="row"><p>lt</p></td><td ><p>Less than</p></td></tr><tr><td  scope="row"><p>le</p></td><td ><p>Less than or equal</p></td></tr><tr><td  scope="row"><p>eq</p></td><td ><p>Equal</p></td></tr><tr><td  scope="row"><p>ge</p></td><td ><p>Greater than or equal</p></td></tr><tr><td  scope="row"><p>gt</p></td><td ><p>Greater than</p></td></tr><tr><td  scope="row"><p>nl</p></td><td ><p>Not less than</p></td></tr><tr><td  scope="row"><p>ne</p></td><td ><p>Not equal</p></td></tr><tr><td  scope="row"><p>ng</p></td><td ><p>Not greater than</p></td></tr><tr><td  scope="row"><p>so</p></td><td ><p>Summary overflow</p></td></tr><tr><td  scope="row"><p>ns</p></td><td ><p>Not summary overflow</p></td></tr><tr><td  scope="row"><p>uo</p></td><td ><p>Unordered (after floating-point comparison)</p></td></tr><tr><td  scope="row"><p>nu</p></td><td ><p>Not unordered (after floating-point comparison)</p></td></tr></table></div><p>Some condition codes, such as <code>le</code>, are actually more compact codes for a false result on the opposite condition in the set of conditions given previously (for example, <code>le</code> is equivalent to <em>if condition false</em> on condition <em>greater than</em>).</p><p>By default, the extended mnemonics in the table below used Condition Register field 0.  An optional first operand can be given to specify another field, in either numeric form or as a symbol of the form <code>cr</code><em>n</em>.  For example:</p><div class="codesample"><table><tr><td scope="row"><pre>bgt   target     ; branch if cr0 shows "greater than"<span></span></pre></td></tr><tr><td scope="row"><pre>bgt   cr3,target ; branch if cr3 shows "greater than"<span></span></pre></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Branch Type</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>LR not set</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>LR set</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th></tr><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bc</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bca</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bclr</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bcctr</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bcl</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bcla</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bclrl</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>bcctrl</em></p></th></tr><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Rel.</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Abs.</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>to LR</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>to CTR</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Rel.</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Abs.</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>to LR</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>to CTR</p></th></tr><tr><td  scope="row"><p>less than</p></td><td ><p>blt</p></td><td ><p>blta</p></td><td ><p>bltlr</p></td><td ><p>bltctr</p></td><td ><p>bltl</p></td><td ><p>bltla</p></td><td ><p>bltlrl</p></td><td ><p>bltctrl</p></td></tr><tr><td  scope="row"><p>less than or equal</p></td><td ><p>ble</p></td><td ><p>blea</p></td><td ><p>blelr</p></td><td ><p>blectr</p></td><td ><p>blel</p></td><td ><p>blela</p></td><td ><p>blelrl</p></td><td ><p>blectrl</p></td></tr><tr><td  scope="row"><p>equal</p></td><td ><p>beq</p></td><td ><p>beqa</p></td><td ><p>beqlr</p></td><td ><p>beqctr</p></td><td ><p>beql</p></td><td ><p>beqla</p></td><td ><p>beqlrl</p></td><td ><p>beqctrl</p></td></tr><tr><td  scope="row"><p>greater than or equal</p></td><td ><p>bge</p></td><td ><p>bgea</p></td><td ><p>bgelr</p></td><td ><p>bgectr</p></td><td ><p>bgel</p></td><td ><p>bgela</p></td><td ><p>bgerl</p></td><td ><p>bgectrl</p></td></tr><tr><td  scope="row"><p>greater than</p></td><td ><p>bgt</p></td><td ><p>bgta</p></td><td ><p>bgtlr</p></td><td ><p>bgtctr</p></td><td ><p>bgttl</p></td><td ><p>bgla</p></td><td ><p>bgtlrl</p></td><td ><p>bgtctrl</p></td></tr><tr><td  scope="row"><p>not less than</p></td><td ><p>bnl</p></td><td ><p>bnla</p></td><td ><p>bnllr</p></td><td ><p>bnlctr</p></td><td ><p>bnll</p></td><td ><p>bnlla</p></td><td ><p>bnllrl</p></td><td ><p>bnlctrl</p></td></tr><tr><td  scope="row"><p>not equal</p></td><td ><p>bne</p></td><td ><p>bnea</p></td><td ><p>bnelr</p></td><td ><p>bnectr</p></td><td ><p>bnel</p></td><td ><p>bnela</p></td><td ><p>bnelrl</p></td><td ><p>bnectrl</p></td></tr><tr><td  scope="row"><p>not greater than</p></td><td ><p>bng</p></td><td ><p>bnga</p></td><td ><p>bnglr</p></td><td ><p>bngctr</p></td><td ><p>bngl</p></td><td ><p>bngla</p></td><td ><p>bnglrl</p></td><td ><p>bngctrl</p></td></tr><tr><td  scope="row"><p>summary overflow</p></td><td ><p>bso</p></td><td ><p>bsoa</p></td><td ><p>bsolr</p></td><td ><p>bsoctr</p></td><td ><p>bsol</p></td><td ><p>bsola</p></td><td ><p>bsolrl</p></td><td ><p>bsoctrl</p></td></tr><tr><td  scope="row"><p>not summary overflow</p></td><td ><p>bns</p></td><td ><p>bnsa</p></td><td ><p>bnslr</p></td><td ><p>bnsctr</p></td><td ><p>bnsl</p></td><td ><p>bnsla</p></td><td ><p>bnslrl</p></td><td ><p>bnsctrl</p></td></tr><tr><td  scope="row"><p>unordered</p></td><td ><p>bun</p></td><td ><p>buna</p></td><td ><p>bunlr</p></td><td ><p>bunctr</p></td><td ><p>bunl</p></td><td ><p>bunla</p></td><td ><p>bunlrl</p></td><td ><p>bunctrl</p></td></tr><tr><td  scope="row"><p>not unordered</p></td><td ><p>bnu</p></td><td ><p>bnua</p></td><td ><p>bnulr</p></td><td ><p>bnuctr</p></td><td ><p>bnul</p></td><td ><p>bnula</p></td><td ><p>bnulrl</p></td><td ><p>bnuctrl</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF106" title="Branch Prediction"></a><h2>Branch Prediction</h2><p>PowerPC processors attempt to determine whether a conditional branch is likely to be taken or not. By default, they assume the following about conditional branches:</p><ul class="ul"><li class="li"><p>A conditional branch with a negative displacement (that is, a branch to a lower address) is predicted to be taken.  This type of branch may, for example, lead to the beginning of a loop that's repeated many times.</p></li><li class="li"><p>A conditional branch with a non-negative displacement is predicted not to be taken (that is, it falls through).</p></li><li class="li"><p>A conditional branch to an address in the Link or Count Registers is predicted not to be taken (that is, it falls through).</p></li></ul><p>If the assembly language programmer knows the likely outcome of a conditional branch, a suffix can be added to the mnemonic that indicates which way the branch should be predicted to go:  a <code>‘+’</code> instructs the processor to predict that the branch will be taken, while a <code>‘-’</code> instructs it to predict that the branch will not be taken. The branch prediction in for the 64-bit PowerPC AS architecture uses a different encoding for static branch prediction than the classic PowerPC architecture. This is encoded in the AT bits instead of the Y-bit of the conditional branch.  The assembler takes <code>‘++’</code> and <code>‘--’</code> suffixes to encode branch prediction using the AT bits. The <code>‘+’</code> and <code>‘-’</code> suffixes encode the branch prediction using the Y-bit by default.  The flag <code>-static_branch_prediction_AT_bits</code> changes this so that the <code>‘+’</code> and <code>‘-’</code> suffixes encode the AT bits. Where an operator allows a prediction suffix, a <code>‘±’</code> symbol appears after it in the table in <span class="content_text"><a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-CJBDFIAE">“PowerPC Assembler Instructions.”</a></span></p><p>Use the <code>jbsr</code> pseudo instruction when you may not be able to reach the target of a branch and link instruction with a <code>bl</code> instruction. The <code>jbsr</code> instruction uses a sequence of code called a long branch stub which will always be able to reach the target.</p><div class="codesample"><table><tr><td scope="row"><pre>jbsr  _foo,L1<span></span></pre></td></tr><tr><td scope="row"><pre>     ...<span></span></pre></td></tr><tr><td scope="row"><pre>L1:  lis  r12,hi16(_foo)    ; long branch stub<span></span></pre></td></tr><tr><td scope="row"><pre>     ori  r12,r12,lo16(_foo)<span></span></pre></td></tr><tr><td scope="row"><pre>     mtctr  r12<span></span></pre></td></tr><tr><td scope="row"><pre>     bctr<span></span></pre></td></tr></table></div><p>The jbsr pseudo instruction assembles to a bl instruction targeted at L1. It also generates a PPC_RELOC_JBSR relocation entry for the symbol _foo. Then when the linker creates a non-relocatable output file it will change the target of the bl instruction to _foo if the bl instruction's displacement will reach.  Else it will leave the bl instruction targeted at L1.</p><a name="//apple_ref/doc/uid/TP30000824-TPXREF107" title="Trap Mnemonics"></a><h2>Trap Mnemonics</h2><p>Like the branch-on-condition mnemonics above, the <code>trap</code> operator also has extended mnemonics which encode the numeric TO field as follows:</p><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Code</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Meaning</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>TO encoding</p></th></tr><tr><td  scope="row"><p>lt</p></td><td ><p>Less than</p></td><td ><p>16</p></td></tr><tr><td  scope="row"><p>le</p></td><td ><p>Less than or equal</p></td><td ><p>20</p></td></tr><tr><td  scope="row"><p>eq</p></td><td ><p>Equal</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>ge</p></td><td ><p>Greater than or equal</p></td><td ><p>12</p></td></tr><tr><td  scope="row"><p>gt</p></td><td ><p>Greater than</p></td><td ><p>8</p></td></tr><tr><td  scope="row"><p>nl</p></td><td ><p>Not less than</p></td><td ><p>12</p></td></tr><tr><td  scope="row"><p>ne</p></td><td ><p>Not equal</p></td><td ><p>24</p></td></tr><tr><td  scope="row"><p>ng</p></td><td ><p>Not greater than</p></td><td ><p>20</p></td></tr><tr><td  scope="row"><p>llt</p></td><td ><p>Logically less than</p></td><td ><p>2</p></td></tr><tr><td  scope="row"><p>lle</p></td><td ><p>Logically less than or equal</p></td><td ><p>6</p></td></tr><tr><td  scope="row"><p>lge</p></td><td ><p>Logically greater than or equal</p></td><td ><p>5</p></td></tr><tr><td  scope="row"><p>lgt</p></td><td ><p>Logically greater than</p></td><td ><p>1</p></td></tr><tr><td  scope="row"><p>lnl</p></td><td ><p>Logically not less than</p></td><td ><p>5</p></td></tr><tr><td  scope="row"><p>lng</p></td><td ><p>Logically not greater than</p></td><td ><p>6</p></td></tr><tr><td  scope="row"><p><em>(none)</em></p></td><td ><p>Unconditional</p></td><td ><p>31</p></td></tr></table></div><p>The condition is indicated from the third letter of the extended mnemonics in the table below:</p><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Trap Type</p></th><th colspan="2" scope="col"><strong><p>64-bit comparison</p></strong></th><th colspan="2" scope="col"><strong><p>32-bit-comparison</p></strong></th></tr><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>tdi</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>td</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>twi</em></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p><em>tw</em></p></th></tr><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p></p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Immediate</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Register</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Immediate</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Register</p></th></tr><tr><td  scope="row"><p>unconditional</p></td><td ><p>–</p></td><td ><p>–</p></td><td ><p>–</p></td><td ><p>trap</p></td></tr><tr><td  scope="row"><p>if less than</p></td><td ><p>tdlti</p></td><td ><p>tdlt</p></td><td ><p>twlti</p></td><td ><p>twlt</p></td></tr><tr><td  scope="row"><p>if less than or equal</p></td><td ><p>tdlei</p></td><td ><p>tdle</p></td><td ><p>twlei</p></td><td ><p>twle</p></td></tr><tr><td  scope="row"><p>if equal</p></td><td ><p>tdeqi</p></td><td ><p>tdeq</p></td><td ><p>tweqi</p></td><td ><p>tweq</p></td></tr><tr><td  scope="row"><p>if greater than or equal</p></td><td ><p>tdgei</p></td><td ><p>tdge</p></td><td ><p>twgei</p></td><td ><p>twge</p></td></tr><tr><td  scope="row"><p>if greater than</p></td><td ><p>tdgti</p></td><td ><p>tdgt</p></td><td ><p>twgti</p></td><td ><p>twgt</p></td></tr><tr><td  scope="row"><p>if not less than</p></td><td ><p>tdnli</p></td><td ><p>tdnl</p></td><td ><p>twnli</p></td><td ><p>twnl</p></td></tr><tr><td  scope="row"><p>if not equal</p></td><td ><p>tdnei</p></td><td ><p>tdne</p></td><td ><p>twnei</p></td><td ><p>twne</p></td></tr><tr><td  scope="row"><p>if not greater than</p></td><td ><p>tdngi</p></td><td ><p>tdng</p></td><td ><p>twngi</p></td><td ><p>twng</p></td></tr><tr><td  scope="row"><p>if logically less than</p></td><td ><p>tdllti</p></td><td ><p>tdllt</p></td><td ><p>twllti</p></td><td ><p>twllt</p></td></tr><tr><td  scope="row"><p>if logically less than or equal</p></td><td ><p>tdllei</p></td><td ><p>tdlle</p></td><td ><p>twllei</p></td><td ><p>twlle</p></td></tr><tr><td  scope="row"><p>if logically greater than or equal</p></td><td ><p>tdlgei</p></td><td ><p>tdlge</p></td><td ><p>twlgei</p></td><td ><p>twlge</p></td></tr><tr><td  scope="row"><p>if logically greater than</p></td><td ><p>tdlgti</p></td><td ><p>tdlgt</p></td><td ><p>twlgti</p></td><td ><p>twlgt</p></td></tr><tr><td  scope="row"><p>if logically not less than</p></td><td ><p>tdlnli</p></td><td ><p>tdlnl</p></td><td ><p>twlnli</p></td><td ><p>twlnl</p></td></tr><tr><td  scope="row"><p>if logically not greater than</p></td><td ><p>tdlngi</p></td><td ><p>tdlng</p></td><td ><p>twlngi</p></td><td ><p>twlng</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-CJBDFIAE" title="PowerPC Assembler Instructions"></a><h2>PowerPC Assembler Instructions</h2><p>Note the following points about the information contained in this section:</p><ul class="ul"><li class="li"><p><code>Operation Name</code> is the name that appears in the PowerPC manuals, or the effect of the operator for an extended mnemonic.</p></li><li class="li"><p>The form of operands is that used in <em> PowerPC Microprocessor Family: The Programming Environments.</em></p></li><li class="li"><p>The order of operands is <code>destination</code> &lt;- <code>source</code>.</p></li></ul><a name="//apple_ref/doc/uid/TP30000824-TPXREF108" title="A"></a><h3>A</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>abs</p></td><td ><p>RT,RA</p></td><td ><p>Absolute (601 specific)</p></td></tr><tr><td  scope="row"><p>abs.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>abso</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>abso.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>add</p></td><td ><p>RT,RA,RB</p></td><td ><p>Add</p></td></tr><tr><td  scope="row"><p>add.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>addc</p></td><td ><p>RT,RA,RB</p></td><td ><p>Add Carrying</p></td></tr><tr><td  scope="row"><p>addc.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addco</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addco.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>adde</p></td><td ><p>RT,RA,RB</p></td><td ><p>Add Extended</p></td></tr><tr><td  scope="row"><p>adde.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addeo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addeo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>addi</p></td><td ><p>RT,RA,SI</p></td><td ><p>Add Immediate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>addic</p></td><td ><p>RT,RA,SI</p></td><td ><p>Add Immediate Carrying</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>addic.</p></td><td ><p>RT,RA,SI</p></td><td ><p>Add Immediate Carrying and Record</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>addis</p></td><td ><p>RT,RA,UI</p></td><td ><p>Add Immediate Shifted</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>addme</p></td><td ><p>RT,RA</p></td><td ><p>Add To Minus One Extended</p></td></tr><tr><td  scope="row"><p>addme.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addmeo</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addmeo.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>addze</p></td><td ><p>RT,RA</p></td><td ><p>Add To Zero Extended</p></td></tr><tr><td  scope="row"><p>addze.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addzeo</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>addzeo.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>and</p></td><td ><p>RA,RT,RB</p></td><td ><p>AND</p></td></tr><tr><td  scope="row"><p>and.</p></td><td ><p>RA,RT,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>andc</p></td><td ><p>RA,RT,RB</p></td><td ><p>AND with Complement</p></td></tr><tr><td  scope="row"><p>andc.</p></td><td ><p>RA,RT,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>andi.</p></td><td ><p>RA,RT,UI</p></td><td ><p>AND Immediate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>andis.</p></td><td ><p>RA,RT,UI</p></td><td ><p>AND Immediate Shifted</p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>attn</p></td><td ><p>UI</p></td><td ><p>Support Processor Attention</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF109" title="B"></a><h3>B</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>b</p></td><td ><p>target_addr</p></td><td ><p>Branch</p></td></tr><tr><td  scope="row"><p>ba</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bl</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bla</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bc±</p></td><td ><p>BO,BD,target_addr</p></td><td ><p>Branch Conditional</p></td></tr><tr><td  scope="row"><p>bca±</p></td><td ><p>BO,BD,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bcl±</p></td><td ><p>BO,BD,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bcla±</p></td><td ><p>BO,BD,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bclr±</p></td><td ><p>BO,BD</p></td><td ><p>Branch Conditional to Link Register</p></td></tr><tr><td  scope="row"><p>bclr</p></td><td ><p>BO,BD, BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bclr±</p></td><td ><p>BO,BD, BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bclrl±</p></td><td ><p>BO,BD</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bclrl±</p></td><td ><p>BO,BD,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bcctr±</p></td><td ><p>BO,BD</p></td><td ><p>Branch Conditional to Count Register</p></td></tr><tr><td  scope="row"><p>bcctr±</p></td><td ><p>BO,BD, BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bcctrl±</p></td><td ><p>BO,BD</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bcctrl±</p></td><td ><p>BO,BD,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bctr</p></td><td ><p></p></td><td ><p>Branch unconditionally to CTR</p></td></tr><tr><td  scope="row"><p>bctrl</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bctrl</p></td><td ><p>BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bctr±</p></td><td ><p>BO,BD</p></td><td ><p>Equiv. to <code>bcctr± BO,BD</code></p></td></tr><tr><td  scope="row"><p>bctrl±</p></td><td ><p>BO,BD</p></td><td ><p>Equiv. to <code>bcctrl± BO,BD</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bdnz±</p></td><td ><p>target_addr</p></td><td ><p>Decrement CTR, branch if CTR non-zero</p></td></tr><tr><td  scope="row"><p>bdnza±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzl±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzlr±</p></td><td ><p></p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bdnzlr±</p></td><td ><p>BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzlrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzlrl±</p></td><td ><p>BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bdnzf±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p>Decrement CTR, branch if CTR non-zero and condition false</p></td></tr><tr><td  scope="row"><p>bdnzfa±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzfl±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzfla±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzflr±</p></td><td ><p>CRF+COND</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bdnzflr±</p></td><td ><p>CRF+COND, BH</p></td><td ><p>.</p></td></tr><tr><td  scope="row"><p>bdnzflrl±</p></td><td ><p>CRF+COND</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnzflrl±</p></td><td ><p>CRF+COND, BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bdnzt±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p>Decrement CTR, branch if CTR non-zero and condition true</p></td></tr><tr><td  scope="row"><p>bdnzta±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnztl±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnztla±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnztlr±</p></td><td ><p>CRF+COND</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bdnztlr±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnztlrl±</p></td><td ><p>CRF+COND</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdnztlrl±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bdz±</p></td><td ><p>target_addr</p></td><td ><p>Decrement CTR, branch if CTR zero</p></td></tr><tr><td  scope="row"><p>bdza±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzl±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bdzf±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p>Decrement CTR, branch if CTR zero and condition false</p></td></tr><tr><td  scope="row"><p>bdzfa±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzfl±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzfla±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzflr±</p></td><td ><p>CRF+COND</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bdzflr±</p></td><td ><p>CRF+COND,BH</p></td><td ><p>.</p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bdzflrl±</p></td><td ><p>CRF+COND</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzflrl±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzlr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzlr±</p></td><td ><p>BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzlrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdzlrl±</p></td><td ><p>BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bdzt±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p>Decrement CTR, branch if CTR zero and condition false</p></td></tr><tr><td  scope="row"><p>bdzta±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdztl±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdztla±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdztlr±</p></td><td ><p>CRF+COND</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bdztlr±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdztlrl±</p></td><td ><p>CRF+COND</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bdztlrl±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>beq±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if equal</p></td></tr><tr><td  scope="row"><p>beq±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqa±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqa±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beql±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beql±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqla±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>beqctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqlr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>beqlr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqlr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqlrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqlrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>beqlrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bf±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p>Branch if condition false</p></td></tr><tr><td  scope="row"><p>bfa±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bfl±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bfla±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bfctr±</p></td><td ><p>CRF+COND</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bfctr±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bfctrl±</p></td><td ><p>CRF+COND</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bfctrl±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bflr±</p></td><td ><p>CRF+COND</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bflr±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bflrl±</p></td><td ><p>CRF+COND</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bflrl±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bge±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if greater than or equal</p></td></tr><tr><td  scope="row"><p>bge±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgea±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgea±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgel±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgel±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgela±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgela±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgectr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bgectr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgectr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgectrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgectrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgectrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgelr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bgelr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgelr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgelrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgelrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgelrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bgt±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if greater than</p></td></tr><tr><td  scope="row"><p>bgt±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgta±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgta±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtl±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtl±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtla±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bgtctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtlr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bgtlr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtlr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtlrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtlrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bgtlrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>ble±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if less than or equal</p></td></tr><tr><td  scope="row"><p>ble±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blea±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blea±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blel±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blel±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blela+±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blela±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blectr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>blectr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blectr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blectrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blectrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blectrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blelr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>blelr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blelr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blelrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blelrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blelrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>blr</p></td><td ><p></p></td><td ><p>Branch unconditionally to LR</p></td></tr><tr><td  scope="row"><p>blr</p></td><td ><p>BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blrl</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blrl</p></td><td ><p>BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>blt±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if less than</p></td></tr><tr><td  scope="row"><p>blt±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blta±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>blta±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltl±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltl±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltla±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bltctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltlr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bltlr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltlr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltlrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltlrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bltlrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bne±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if not equal</p></td></tr><tr><td  scope="row"><p>bne±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnea±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnea±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnel±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnel±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnela±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnela±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnectr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bnectr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnectr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnectrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnectrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnectrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnelr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bnelr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnelr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnelrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnelrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnelrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bng±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if not greater than</p></td></tr><tr><td  scope="row"><p>bng±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnga±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnga±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngl±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngl±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngla±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bngctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bngctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnglr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bnglr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnglr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnglrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnglrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnglrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bnl±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if not less than</p></td></tr><tr><td  scope="row"><p>bnl±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnla±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnll±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnll±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnlla±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnlla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnlctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bnlctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnlctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnlctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnlctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnlctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnllr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bnllr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnllr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnllrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnllrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnllrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bns±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if not summary overflow</p></td></tr><tr><td  scope="row"><p>bns±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsa±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsa±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsl±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsl±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsla±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bnsctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnsctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnslr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bnslr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnslr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnslrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnslrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnslrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bnu±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if not unordered</p></td></tr><tr><td  scope="row"><p>bnu±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnua±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnua±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnul±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnul±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnula±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnula±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnuctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bnuctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnuctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnuctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnuctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnuctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnulr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bnulr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnulr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnulrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnulrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bnulrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bso±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if summary overflow</p></td></tr><tr><td  scope="row"><p>bso±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsoa±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsoa±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsol±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsol±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsola±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsola±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsoctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bsoctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsoctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsoctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsoctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsoctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsolr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bsolr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsolr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsolrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsolrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bsolrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bt±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p>Branch if condition true</p></td></tr><tr><td  scope="row"><p>bta±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>btl±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>btla±</p></td><td ><p>CRF+COND,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>btctr±</p></td><td ><p>CRF+COND</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>btctr±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>btctrl±</p></td><td ><p>CRF+COND</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>btlr±</p></td><td ><p>CRF+COND</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>btlr±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>btlrl±</p></td><td ><p>CRF+COND</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>btlrl±</p></td><td ><p>CRF+COND,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>bun±</p></td><td ><p>CRF,target_addr</p></td><td ><p>Branch if unordered</p></td></tr><tr><td  scope="row"><p>bun±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>buna±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>buna±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunl±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunl±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunla±</p></td><td ><p>CRF,target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunla±</p></td><td ><p>target_addr</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunctr±</p></td><td ><p>CRF</p></td><td ><p>...to CTR</p></td></tr><tr><td  scope="row"><p>bunctr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunctr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunctrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunctrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunctrl±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunlr±</p></td><td ><p>CRF</p></td><td ><p>...to LR</p></td></tr><tr><td  scope="row"><p>bunlr±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunlr±</p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunlrl±</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunlrl±</p></td><td ><p>CRF,BH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>bunlrl±</p></td><td ><p></p></td><td ><p></p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF110" title="C"></a><h3>C</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>clcs</p></td><td ><p>RD,RA</p></td><td ><p>Cache Line Compute Size (601 specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>clrldi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro: <code> rldicl ra,rs,0,n</code></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>clrldi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro: <code> rldicl. ra,rs,0,n</code></p></td></tr><tr><td  scope="row"><p>clrlsldi</p></td><td ><p>ra,rs,b,n</p></td><td ><p>Macro: <code> rldic ra,rs,n,b</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>clrlsldi.</p></td><td ><p>ra,rs,b,n</p></td><td ><p>Macro:  <code>rldic. ra,rs,n,b</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>clrlslwi</p></td><td ><p>ra,rs,b,n</p></td><td ><p>Macro: <code> rlwinm ra,rs,n,b</code>-<code>n,31</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>clrlslwi.</p></td><td ><p>ra,rs,b,n</p></td><td ><p>Macro: <code> rlwinm. ra,rs,n,b</code>-<code>n,31</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>clrlwi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm ra,rs,0,n,31</code></p></td></tr><tr><td  scope="row"><p>clrlwi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm. ra,rs,0,n,31</code></p></td></tr><tr><td  scope="row"><p>clrrdi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro: <code> rldicr ra,rs,0,63</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>clrrdi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro: <code> rldicr. ra,rs,0,63</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>clrrwi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm ra,rs,0,0,31</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>clrrwi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm. ra,rs,0,0,31</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cmp</p></td><td ><p>BF,L,RA,RB</p></td><td ><p>Compare</p></td></tr><tr><td  scope="row"><p>cmp</p></td><td ><p>CRF,L,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>cmp</p></td><td ><p>BF,RA,RB</p></td><td ><p>Equiv to <code>cmp BF,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmp</p></td><td ><p>CRF,L,RA,RB</p></td><td ><p>Equiv. to <code>cmp CRF,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpd</p></td><td ><p>RA,RB</p></td><td ><p>Equiv. to <code>cmp 0,1,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpd</p></td><td ><p>BF,RA,RB</p></td><td ><p>Equiv. to <code>cmp BF,1,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpd</p></td><td ><p>CRF,RA,RB</p></td><td ><p>Equiv. to <code>cmp BF,1,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpw</p></td><td ><p>RA,RB</p></td><td ><p>Equiv. to <code>cmp 0,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpw</p></td><td ><p>BF,RA,RB</p></td><td ><p>Equiv. to cmp BF,0,RA,RB</p></td></tr><tr><td  scope="row"><p>cmpw</p></td><td ><p>CRF,RA,RB</p></td><td ><p>Equiv. to <code>cmp CRF,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cmpi</p></td><td ><p>BF,L,RA,SI</p></td><td ><p>Compare Immediate</p></td></tr><tr><td  scope="row"><p>cmpi</p></td><td ><p>CRF,L,RA,SI</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>cmpi</p></td><td ><p>BF,RA,SI</p></td><td ><p>Equiv. to <code>cmpi BF,0,RA,SI</code></p></td></tr><tr><td  scope="row"><p>cmpi</p></td><td ><p>CRF,RA,SI</p></td><td ><p>Equiv. to <code>cmpi CRF,0,RA,SI</code></p></td></tr><tr><td  scope="row"><p>cmpdi</p></td><td ><p>RA,SI</p></td><td ><p>Equiv. to <code>cmpi 0,1,RA,SI</code></p></td></tr><tr><td  scope="row"><p>cmpdi</p></td><td ><p>BF,RA,SI</p></td><td ><p>Equiv. to <code>cmp BF,1,RA,SI</code></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cmpdi</p></td><td ><p>CRF,RA,SI</p></td><td ><p>Equiv. to <code>cmpi CRF,1,RA,SI</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cmpwi</p></td><td ><p>RA,SI</p></td><td ><p>Equiv. to <code>cmpi 0,0,RA,SI</code></p></td></tr><tr><td  scope="row"><p>cmpwi</p></td><td ><p>BF,RA,SI</p></td><td ><p>Equiv. to <code>cmpi BF,0,RA,SI</code></p></td></tr><tr><td  scope="row"><p>cmpwi</p></td><td ><p>CRF,RA,SI</p></td><td ><p>Equiv. to <code>cmpi CRF,0,RA,SI</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cmpl</p></td><td ><p>BF,L,RA,RB</p></td><td ><p>Compare Logical</p></td></tr><tr><td  scope="row"><p>cmpl</p></td><td ><p>CRF,L,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>cmpl</p></td><td ><p>BF,RA,RB</p></td><td ><p>Equiv. to <code>cmpl BF,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpl</p></td><td ><p>CRF,RA,RB</p></td><td ><p>Equiv. to <code>cmpl CRF,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpld</p></td><td ><p>RA,RB</p></td><td ><p>Equiv. to <code>cmpl 0,1,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpld</p></td><td ><p>BF,RA,RB</p></td><td ><p>Equiv. to <code>cmpl BF,1,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmpld</p></td><td ><p>CRF,RA,RB</p></td><td ><p>Equiv. to <code>cmpl CRF,1,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmplw</p></td><td ><p>RA,RB</p></td><td ><p>Equiv. to <code>cmpl 0,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmplw</p></td><td ><p>BF,RA,RB</p></td><td ><p>Equiv. to <code>cmpl BF,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p>cmplw</p></td><td ><p>CRF,RA,RB</p></td><td ><p>Equiv. to <code>cmpl CRF,0,RA,RB</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cmpli</p></td><td ><p>BF,L,RA,UI</p></td><td ><p>Compare Logical Immediate</p></td></tr><tr><td  scope="row"><p>cmpli</p></td><td ><p>CRF,L,RA,UI</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>cmpli</p></td><td ><p>BF,RA,UI</p></td><td ><p>Equiv. to <code>cmpli BF,0,RA,UI</code></p></td></tr><tr><td  scope="row"><p>cmpli</p></td><td ><p>CRF,RA,UI</p></td><td ><p>Equiv. to <code>cmpli CRF,0,RA,UI</code></p></td></tr><tr><td  scope="row"><p>cmpldi</p></td><td ><p>RA,UI</p></td><td ><p>Equiv. to <code>cmpi 0,1,RA,UI</code></p></td></tr><tr><td  scope="row"><p>cmpldi</p></td><td ><p>BF,RA,UI</p></td><td ><p>Equiv. to <code>cmpi BF,1,RA,UI</code></p></td></tr><tr><td  scope="row"><p>cmpldi</p></td><td ><p>CRF,RA,UI</p></td><td ><p>Equiv. to <code>cmpi CRF,1,RA,UI</code></p></td></tr><tr><td  scope="row"><p>cmplwi</p></td><td ><p>BF,RA,UI</p></td><td ><p>Equiv. to <code>cmpi BF,0,RA,UI</code></p></td></tr><tr><td  scope="row"><p>cmplwi</p></td><td ><p>CRF,RA,UI</p></td><td ><p>Equiv. to <code>cmpi CRF,0,RA,UI</code></p></td></tr><tr><td  scope="row"><p>cmplwi</p></td><td ><p>RA,UI</p></td><td ><p>Equiv. to <code>cmpi CRF,0,RA,UI</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cntlzd</p></td><td ><p>RA,RT</p></td><td ><p>Count Leading Zeros Doubleword</p></td></tr><tr><td  scope="row"><p>cntlzd.</p></td><td ><p>RA,RT</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cntlzw</p></td><td ><p>RA,RT</p></td><td ><p>Count Leading Zeros Word</p></td></tr><tr><td  scope="row"><p>cntlzw.</p></td><td ><p>RA,RT</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>crand</p></td><td ><p>BT,BA,BB</p></td><td ><p>Condition Register AND</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>crandc</p></td><td ><p>BT,BA,BB</p></td><td ><p>Condition Register AND with Complement</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>creqv</p></td><td ><p>BT,BA,BB</p></td><td ><p>Condition Register Equivalent</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>crmove</p></td><td ><p>BT,BA</p></td><td ><p>Condition Register Move (Equiv. to <code>cror BT,BA,BA</code>)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>crnand</p></td><td ><p>BT,BA,BB</p></td><td ><p>Condition Register NAND</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>crnor</p></td><td ><p>BT,BA,BB</p></td><td ><p>Condition Register NOR</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>crnot</p></td><td ><p>BT,BA</p></td><td ><p>Condition Register NOT (Equiv. to <code>crnor BT,BA,BA</code>)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>cror </p></td><td ><p>BT,BA,BB</p></td><td ><p>Condition Register OR</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>crorc</p></td><td ><p>BT,BA,BB</p></td><td ><p>Condition Register OR with Complement</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>crxor</p></td><td ><p>BT,BA,BB</p></td><td ><p>Condition Register XOR</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF111" title="D"></a><h3>D</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>dcba</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Allocate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dcbf</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Flush</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dcbi</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Invalidate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dcbst</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Store</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dcbt</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Touch</p></td></tr><tr><td  scope="row"><p>dcbt</p></td><td ><p>RA,RB,TH</p></td><td ><p>Data Cache Block Touch X-form</p></td></tr><tr><td  scope="row"><p>dcbt128</p></td><td ><p>RA,RB,TH</p></td><td ><p>(same as above)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dcbtl</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Touch Line</p></td></tr><tr><td  scope="row"><p>dcbtl</p></td><td ><p>RA,RB,TH</p></td><td ><p>Data Cache Block Touch Line X-form</p></td></tr><tr><td  scope="row"><p>dcbtl128</p></td><td ><p>RA,RB,TH</p></td><td ><p>(same as above)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dcbtst</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Touch for Store</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dcbz</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Set to Zero</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dcbzl</p></td><td ><p>RA,RB</p></td><td ><p>Data Cache Block Set to Zero Line</p></td></tr><tr><td  scope="row"><p>dcbzl128</p></td><td ><p>RA,RB</p></td><td ><p>(same as above)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>div</p></td><td ><p>RT,RA,RB</p></td><td ><p>Divide (601 specific)</p></td></tr><tr><td  scope="row"><p>div.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>divd</p></td><td ><p>RT,RA,RB</p></td><td ><p>Divide Doubleword</p></td></tr><tr><td  scope="row"><p>divd.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divdo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divdo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>divdu</p></td><td ><p>RT,RA,RB</p></td><td ><p>Divide Doubleword Unsigned</p></td></tr><tr><td  scope="row"><p>divdu.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divduo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divduo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>divs</p></td><td ><p>RT,RA,RB</p></td><td ><p>Divide Short (601 specific)</p></td></tr><tr><td  scope="row"><p>divs.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divso</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divso.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>divw</p></td><td ><p>RT,RA,RB</p></td><td ><p>Divide Word</p></td></tr><tr><td  scope="row"><p>divw.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divwo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divwo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>divwu</p></td><td ><p>RT,RA,RB</p></td><td ><p>Divide Word Unsigned</p></td></tr><tr><td  scope="row"><p>divwu.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divwuo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>divwuo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>doz</p></td><td ><p>RT,RA,RB</p></td><td ><p>Difference or Zero (601 specific)</p></td></tr><tr><td  scope="row"><p>doz.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>dozo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>dozo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>dozi</p></td><td ><p>RT,RA,SI</p></td><td ><p>Difference or Zero Immediate (601 specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>dss</p></td><td ><p>tag</p></td><td ><p>Data Stream Stop (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>dssall</p></td><td ><p></p></td><td ><p>Data Stream Stop All (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>dst</p></td><td ><p>RA,RB,tag</p></td><td ><p>Data Stream Touch (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>dstst</p></td><td ><p>RA,RB,tag</p></td><td ><p>Data Stream Touch for Store (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>dststt</p></td><td ><p>RA,RB,tag</p></td><td ><p>Data Stream Touch for Store Transient (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>dstt</p></td><td ><p>RA,RB,tag</p></td><td ><p>Data Stream Touch Transient (AltiVec specific)</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF112" title="E"></a><h3>E</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>eciwx</p></td><td ><p>RT,RA,RB</p></td><td ><p>External Control In Word Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>ecowx</p></td><td ><p>RT,RA,RB</p></td><td ><p>External Control Out Word Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>eieio</p></td><td ><p></p></td><td ><p>Enforce In-order Execution of I/O</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>eqv</p></td><td ><p>RA,RT,RB</p></td><td ><p>Equivalent</p></td></tr><tr><td  scope="row"><p>eqv.</p></td><td ><p>RA,RT,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>extldi</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro: <code> rldicr ra,rs,b,n</code>-<code>1</code></p></td></tr><tr><td  scope="row"><p>extldi.</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rldicr. ra,rs,b,n</code>-<code>1</code></p></td></tr><tr><td  scope="row"><p>extlwi</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rlwinm ra,rs,b,0,n</code>-<code>1</code></p></td></tr><tr><td  scope="row"><p>extlwi.</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rlwinm. ra,rs,b,0,n</code>-<code>1</code></p></td></tr><tr><td  scope="row"><p>extrdi</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro: <code> rldicl ra,rs,b+n,64</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>extrdi.</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro: <code> rldicl. ra,rs,b+n,64</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>extrwi</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rlwinm ra,rs,b+n,32</code>-<code>n,31</code></p></td></tr><tr><td  scope="row"><p>extrwi.</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rlwinm. ra,rs,b+n,32</code>-<code>n,31</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>extsb</p></td><td ><p>RA,RT</p></td><td ><p>Extend Sign Byte</p></td></tr><tr><td  scope="row"><p>extsb.</p></td><td ><p>RA,RT</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>extsh</p></td><td ><p>RA,RT</p></td><td ><p>Extend Sign Halfword</p></td></tr><tr><td  scope="row"><p>extsh.</p></td><td ><p>RA,RT</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>extsw</p></td><td ><p>RA,RT</p></td><td ><p>Extend Sign Word</p></td></tr><tr><td  scope="row"><p>extsw.</p></td><td ><p>RA,RT</p></td><td ><p></p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF113" title="F"></a><h3>F</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>fabs</p></td><td ><p>FRT, FRB</p></td><td ><p>Floating Absolute Value</p></td></tr><tr><td  scope="row"><p>fabs.</p></td><td ><p>FRT, FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fadd</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p>Floating Add</p></td></tr><tr><td  scope="row"><p>fadd.</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fadds</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fadds.</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fcfid</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Convert From Integer Doubleword</p></td></tr><tr><td  scope="row"><p>fcfid.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fcmpo</p></td><td ><p>BF,FRA,FRB</p></td><td ><p>Floating Compare Ordered</p></td></tr><tr><td  scope="row"><p>fcmpo</p></td><td ><p>CBF,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fcmpu</p></td><td ><p>BF,FRA,FRB</p></td><td ><p>Floating Compare Unordered</p></td></tr><tr><td  scope="row"><p>fcmpu</p></td><td ><p>CBF,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fctid</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Convert to Integer Doubleword</p></td></tr><tr><td  scope="row"><p>fctid.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fctidz</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Convert to Integer Doubleword with Round toward Zero</p></td></tr><tr><td  scope="row"><p>fctidz.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fctiw</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Convert to Integer Word</p></td></tr><tr><td  scope="row"><p>fctiw.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fctiwz</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Convert to Integer Word with Round toward Zero</p></td></tr><tr><td  scope="row"><p>fctiwz.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fdiv</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p>Floating Divide</p></td></tr><tr><td  scope="row"><p>fdiv.</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fdivs</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fdivs.</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fmadd</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p>Floating Multiply-Add [Single]</p></td></tr><tr><td  scope="row"><p>fmadd.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fmadds</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fmadds.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fmr</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Move Register</p></td></tr><tr><td  scope="row"><p>fmr.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fmsub</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p>Floating Multiply-Subtract</p></td></tr><tr><td  scope="row"><p>fmsub.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p>[Single]</p></td></tr><tr><td  scope="row"><p>fmsubs</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fmsubs.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fmul</p></td><td ><p>FRT,FRA,FRC</p></td><td ><p>Floating Multiply</p></td></tr><tr><td  scope="row"><p>fmul.</p></td><td ><p>FRT,FRA,FRC</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fmuls</p></td><td ><p>FRT,FRA,FRC</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fmuls.</p></td><td ><p>FRT,FRA,FRC</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fnabs</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Negative Absolute Value</p></td></tr><tr><td  scope="row"><p>fnabs.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fneg</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Negate</p></td></tr><tr><td  scope="row"><p>fneg.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fnmadd</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p>Floating Negative Multiply-Add [Single]</p></td></tr><tr><td  scope="row"><p>fnmadd.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fnmadds</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fnmadds.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fnmsub</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p>Floating Negative Multiply-Subtract [Single]</p></td></tr><tr><td  scope="row"><p>fnmsub.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fnmsubs</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fnmsubs.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fres</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Reciprocal Estimate Single</p></td></tr><tr><td  scope="row"><p>fres.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>frsp</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Round to Single-Precision</p></td></tr><tr><td  scope="row"><p>frsp.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>frsqrte</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Reciprocal Square Root Estimate</p></td></tr><tr><td  scope="row"><p>frsqrte.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fsel</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p>Floating Select</p></td></tr><tr><td  scope="row"><p>fsel.</p></td><td ><p>FRT,FRA,FRC,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fsqrt</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Square Root (Double-Precision)</p></td></tr><tr><td  scope="row"><p>fsqrt.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fsqrts</p></td><td ><p>FRT,FRB</p></td><td ><p>Floating Square Root Single</p></td></tr><tr><td  scope="row"><p>fsqrts.</p></td><td ><p>FRT,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>fsub</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p>Floating Subtract</p></td></tr><tr><td  scope="row"><p>fsub.</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fsubs</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>fsubs.</p></td><td ><p>FRT,FRA,FRB</p></td><td ><p></p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF114" title="I"></a><h3>I</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>icbi</p></td><td ><p>RA,RB</p></td><td ><p>Instruction Cache Block Invalidate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>inslwi</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rlwimi ra,rs,32</code>-<code>b,b,(b+n)</code>-<code>1</code></p></td></tr><tr><td  scope="row"><p>inslwi.</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rlwimi. ra,rs,32</code>-<code>b,b,(b+n)</code>-<code>1</code></p></td></tr><tr><td  scope="row"><p>insrdi</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro: <code> rldimi ra,rs,64</code>-<code>(b+n),b</code></p></td></tr><tr><td  scope="row"><p>insrdi.</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro: <code> rldimi. ra,rs,64</code>-<code>(b+n),b</code></p></td></tr><tr><td  scope="row"><p>insrwi</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rlwimi ra,rs,32</code>-<code>(b+n),b,(b+n)</code>-<code>1</code></p></td></tr><tr><td  scope="row"><p>insrwi.</p></td><td ><p>ra,rs,n,b</p></td><td ><p>Macro:  <code>rlwimi. ra,rs,32</code>-<code>(b+n),b,(b+n)</code>-<code>1</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>isync</p></td><td ><p></p></td><td ><p>Instruction Synchronize</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-DontLinkElementID_8" title="J"></a><h3>J</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>jbsr</p></td><td ><p>Lstub, Lbranch_island</p></td><td ><p>Branch and Link (pseudo-instruction, see <span class="content_text"><a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-TPXREF106">“Branch Prediction”</a></span> for more)</p></td></tr><tr><td  scope="row"><p>jmp</p></td><td ><p>Lstub, Lbranch_island</p></td><td ><p>Branch (pseudo-instruction, see <span class="content_text"><a href="ppc_instructions.html#//apple_ref/doc/uid/TP30000824-TPXREF106">“Branch Prediction”</a></span> for more)</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF115" title="L"></a><h3>L</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>la</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Address (Equiv to <code>addi RT,RA,D</code>)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lbz</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Byte and Zero</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lbzu</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Byte and Zero with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lbzux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Byte and Zero with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lbzx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Byte and Zero Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>ld</p></td><td ><p>RT,DS(RA)</p></td><td ><p>Load Doubleword</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>ldarx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Doubleword and Reserve Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>ldu</p></td><td ><p>RT,DS(RA)</p></td><td ><p>Load Doubleword with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>ldux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Doubleword with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>ldx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Doubleword Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lfd</p></td><td ><p>FRT,D(RA)</p></td><td ><p>Load Floating-Point Double</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lfdu</p></td><td ><p>FRT,D(RA)</p></td><td ><p>Load Floating-Point Double with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lfdux</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Load Floating-Point Double with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lfdx</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Load Floating-Point Double Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lfs</p></td><td ><p>FRT,D(RA)</p></td><td ><p>Load Floating-Point Single</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lfsu</p></td><td ><p>FRT,D(RA)</p></td><td ><p>Load Floating-Point Single with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lfsux</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Load Floating-Point Single with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lfsx</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Load Floating-Point Single Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lha</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Halfword Algebraic</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lhau</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Halfword Algebraic with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lhaux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Halfword Algebraic with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lhax</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Halfword Algebraic Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lhbrx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Halfword Byte-Reverse Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lhz</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Halfword and Zero</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lhzu</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Halfword and Zero with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lhzux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Halfword and Zero with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lhzx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Halfword and Zero Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>li</p></td><td ><p>Rx,value</p></td><td ><p>Load Immediate</p></td></tr><tr><td  scope="row"><p>lis</p></td><td ><p>Rx,value</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lmw</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Multiple Word</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lscbx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load String and Compare Byte Indexed (601 specific)</p></td></tr><tr><td  scope="row"><p>lscbx.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lswi</p></td><td ><p>RT,RA,NB</p></td><td ><p>Load String Word Immediate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lswx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load String Word Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>lvebx </p></td><td ><p>VT,RA,RB</p></td><td ><p>Load Vector Element Byte Indexed (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>lvehx</p></td><td ><p>VT,RA,RB</p></td><td ><p>Load Vector Element Halfword Indexed (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>lvewx</p></td><td ><p>VT,RA,RB</p></td><td ><p>Load Vector Element Word Indexed (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>lvsl</p></td><td ><p>VT,RA,RB</p></td><td ><p>Load Vector for Shift Left (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>lvsr</p></td><td ><p>VT,RA,RB</p></td><td ><p>Load Vector for Shift Right (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>lvx</p></td><td ><p>VT,RA,RB</p></td><td ><p>Load Vector Indexed (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>lvxl</p></td><td ><p>VT,RA,RB</p></td><td ><p>Load Vector Indexed LRU (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwa</p></td><td ><p>RT,DS(RA)</p></td><td ><p>Load Word Algebraic</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwarx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Word and Reserve Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwaux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Word Algebraic with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwax</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Word Algebraic Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwbrx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Word Byte-Reverse Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwsync</p></td><td ><p></p></td><td ><p>Light-Weight Sync Operation</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwz</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Word and Zero</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwzu</p></td><td ><p>RT,D(RA)</p></td><td ><p>Load Word and Zero with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwzux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Word and Zero with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>lwzx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Load Word and Zero Indexed</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF116" title="M"></a><h3>M</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>maskg</p></td><td ><p>RA,RS,RB</p></td><td ><p>Mask Generate (601 specific)</p></td></tr><tr><td  scope="row"><p>maskg.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>maskir</p></td><td ><p>RA,RS,RB</p></td><td ><p>Mask Insert From Register (601 specific)</p></td></tr><tr><td  scope="row"><p>maskir.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mcrf</p></td><td ><p>CRF,CRF</p></td><td ><p>Move Condition Register Field</p></td></tr><tr><td  scope="row"><p>mcrf</p></td><td ><p>BF,BFA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mcrfs</p></td><td ><p>BF,BFA</p></td><td ><p>Move to Condition Register from FPSCR</p></td></tr><tr><td  scope="row"><p>mcrfs</p></td><td ><p>CRF,BFA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mcrxr</p></td><td ><p>BF</p></td><td ><p>Move to Condition Register from XER</p></td></tr><tr><td  scope="row"><p>mcrxr</p></td><td ><p>CRF</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mfcr</p></td><td ><p>RT</p></td><td ><p>Move From Condition Register</p></td></tr><tr><td  scope="row"><p>mfcr</p></td><td ><p>RT,FXM</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mfctr</p></td><td ><p>RT</p></td><td ><p>Move From Count Register</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mffs</p></td><td ><p>FRT</p></td><td ><p>Move From FPSCR</p></td></tr><tr><td  scope="row"><p>mffs.</p></td><td ><p>FRT</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mfmsr</p></td><td ><p>RT</p></td><td ><p>Move From Machine State Register</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mfspr</p></td><td ><p>RT,SPR</p></td><td ><p>Move From Special Purpose Register</p></td></tr><tr><td  scope="row"><p>mfxer</p></td><td ><p>Rx</p></td><td ><p>Fixed-Point Exception Register (equiv. to <code>mfspr 1,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mflr</p></td><td ><p>Rx</p></td><td ><p>Link Register (equiv. to <code>mfspr 8,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mfctr</p></td><td ><p>Rx</p></td><td ><p> Count Register (equiv. to <code>mfspr 8,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mfdsisr</p></td><td ><p>Rx</p></td><td ><p>Data Storage Interrupt Status Register (macro)</p></td></tr><tr><td  scope="row"><p>mfdar</p></td><td ><p>Rx</p></td><td ><p>Data Address Register (macro)</p></td></tr><tr><td  scope="row"><p>mfdec</p></td><td ><p>Rx</p></td><td ><p>Decrementer (macro)</p></td></tr><tr><td  scope="row"><p>mfear</p></td><td ><p>Rx</p></td><td ><p>Move from External Address (Equiv. to <code>mfspr 282, Rx</code>)</p></td></tr><tr><td  scope="row"><p>mfsdr1</p></td><td ><p>Rx</p></td><td ><p>Storage Description Register 1 (macro) </p></td></tr><tr><td  scope="row"><p>mfsrr0</p></td><td ><p>Rx</p></td><td ><p>Save/Restore Register 0 (macro)</p></td></tr><tr><td  scope="row"><p>mfsrr1</p></td><td ><p>Rx</p></td><td ><p>Save/Restore Register 1 (macro)</p></td></tr><tr><td  scope="row"><p>mfsprg</p></td><td ><p><em>n</em>,Rx</p></td><td ><p>Special Purpose Register <em>n</em> (macro)</p></td></tr><tr><td  scope="row"><p>mfasr</p></td><td ><p>Rx</p></td><td ><p>Address Space Register (macro)</p></td></tr><tr><td  scope="row"><p>mfmq</p></td><td ><p>Rx</p></td><td ><p>Move from MQ Register (601 Only) (Equiv to <code>mfspr 0,Rx</code>) </p></td></tr><tr><td  scope="row"><p>mfrtcd</p></td><td ><p>Rx</p></td><td ><p>Real Time Clock Divisor (macro)</p></td></tr><tr><td  scope="row"><p>mfrtcl</p></td><td ><p>Rx</p></td><td ><p>Move from Real Time Clock Lower (601 Only) (Equiv. to <code>mfspr 5, Rx</code>)</p></td></tr><tr><td  scope="row"><p>mfrtcu</p></td><td ><p>Rx</p></td><td ><p>Move from Real Time Clock Upper (601 Only) (Equiv. to <code>mfspr 4, Rx</code>)</p></td></tr><tr><td  scope="row"><p>mfrtci</p></td><td ><p>Rx</p></td><td ><p>Real Time Clock Increment (macro)</p></td></tr><tr><td  scope="row"><p>mfpvr</p></td><td ><p>Rx</p></td><td ><p>Processor Version Register (macro)</p></td></tr><tr><td  scope="row"><p>mfibatu</p></td><td ><p>n,Rx</p></td><td ><p>IBAT Register <em>n</em>, Upper (macro)</p></td></tr><tr><td  scope="row"><p>mfibatl</p></td><td ><p>n,Rx</p></td><td ><p>IBAT Register <em>n</em>, Lower (macro)</p></td></tr><tr><td  scope="row"><p>mfdbatu</p></td><td ><p>n,Rx</p></td><td ><p>DBAT Register <em>n</em>, Upper (macro)</p></td></tr><tr><td  scope="row"><p>mfdbatl</p></td><td ><p>n,Rx</p></td><td ><p>DBAT Register <em>n</em>, Lower (macro)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mfsr</p></td><td ><p>RT,SR</p></td><td ><p>Move From Segment Register</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mfsrin</p></td><td ><p>RT,RB</p></td><td ><p>Move From Segment Register Indirect</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mftb</p></td><td ><p>RT</p></td><td ><p>Move from Time Base</p></td></tr><tr><td  scope="row"><p>mftb</p></td><td ><p>RT,TBR</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mftbu</p></td><td ><p>RT</p></td><td ><p>Move from Time Base Upper</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mfvscr</p></td><td ><p>VT</p></td><td ><p>Move From Vector Status and Control Register (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mr</p></td><td ><p>Rx,Ry</p></td><td ><p>Move Register</p></td></tr><tr><td  scope="row"><p>mr.</p></td><td ><p>Rx,Ry</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mtcrf</p></td><td ><p>FXM,RT</p></td><td ><p>Move to Condition Register Fields</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mtfsb0</p></td><td ><p>BT</p></td><td ><p>Move to FPSCR Bit 0</p></td></tr><tr><td  scope="row"><p>mtfsb0.</p></td><td ><p>BT</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mtfsb1</p></td><td ><p>BT</p></td><td ><p>Move to FPSCR Bit 1</p></td></tr><tr><td  scope="row"><p>mtfsb1.</p></td><td ><p>BT</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mtfsf</p></td><td ><p>FLM,FRB</p></td><td ><p>Move to FPSCR Fields</p></td></tr><tr><td  scope="row"><p>mtfsf.</p></td><td ><p>FLM,FRB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mtfsfi</p></td><td ><p>BF,U</p></td><td ><p>Move to FPSCR Field Immediate</p></td></tr><tr><td  scope="row"><p>mtfsfi.</p></td><td ><p>BF,U</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mtfs</p></td><td ><p>Rx</p></td><td ><p>Equiv. to <code>mtfsf 0xFF,Rx</code></p></td></tr><tr><td  scope="row"><p>mtfs.</p></td><td ><p>Rx</p></td><td ><p>Equiv. to <code>mtfsf. OxFF, Rx</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mtmsr</p></td><td ><p>RT</p></td><td ><p>Move to Machine State Register</p></td></tr><tr><td  scope="row"><p>mtmsrd</p></td><td ><p>RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mtmsrd</p></td><td ><p>RA,L</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mtspr</p></td><td ><p>SPR,RT</p></td><td ><p>Move To Special Purpose Register</p></td></tr><tr><td  scope="row"><p>mtxer</p></td><td ><p>Rx</p></td><td ><p>Fixed-Point Exception Register (equiv. to <code>mtspr 1,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mtlr</p></td><td ><p>Rx</p></td><td ><p>Link Register (equiv. to <code>mtspr 8,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mtctr</p></td><td ><p>Rx</p></td><td ><p> Count Register (equiv. to <code>mtspr 8,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mtdsisr</p></td><td ><p>Rx</p></td><td ><p>Data Storage Interrupt Status Register (macro)</p></td></tr><tr><td  scope="row"><p>mtdar</p></td><td ><p>Rx</p></td><td ><p>Data Address Register (macro)</p></td></tr><tr><td  scope="row"><p>mtdec</p></td><td ><p>Rx</p></td><td ><p>Decrementer (macro) </p></td></tr><tr><td  scope="row"><p>mtear</p></td><td ><p>Rx</p></td><td ><p>Move to External Address Register (Equiv. to <code>mtspr 282,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mtsdr1</p></td><td ><p>Rx</p></td><td ><p>Storage Description Register 1 (macro) </p></td></tr><tr><td  scope="row"><p>mtsrr0</p></td><td ><p>Rx</p></td><td ><p>Save/Restore Register 0 (macro)</p></td></tr><tr><td  scope="row"><p>mtsrr1</p></td><td ><p>Rx</p></td><td ><p>Save/Restore Register 1 (macro)</p></td></tr><tr><td  scope="row"><p>mtsprg</p></td><td ><p>n,Rx</p></td><td ><p>Special Purpose Register <em>n</em> (macro)</p></td></tr><tr><td  scope="row"><p>mtasr</p></td><td ><p>Rx</p></td><td ><p>Address Space Register (macro)</p></td></tr><tr><td  scope="row"><p>mtmq</p></td><td ><p>Rx</p></td><td ><p>Move to MQ Register (601 Only) (Equiv. to <code>mtspr 0,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mtrtcd</p></td><td ><p>Rx</p></td><td ><p>Real Time Clock Divisor (macro)</p></td></tr><tr><td  scope="row"><p>mtrtcl</p></td><td ><p>Rx</p></td><td ><p>Move to Real Time Clock Lower (601 Only) (Equiv. to <code>mtspr 21,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mtrtcu</p></td><td ><p>Rx</p></td><td ><p>Move to Real Time Clock Upper (601 Only) (Equiv. to <code>mtspr 20,Rx</code>)</p></td></tr><tr><td  scope="row"><p>mtrtci</p></td><td ><p>Rx</p></td><td ><p>Real Time Clock Increment (macro)</p></td></tr><tr><td  scope="row"><p>mtibatu</p></td><td ><p>n,Rx</p></td><td ><p>IBAT Register <em>n</em>, Upper (macro)</p></td></tr><tr><td  scope="row"><p>mtibatl</p></td><td ><p>n,Rx</p></td><td ><p>IBAT Register <em>n</em>, Lower (macro)</p></td></tr><tr><td  scope="row"><p>mtdbatu</p></td><td ><p>n,Rx</p></td><td ><p>DBAT Register <em>n</em>, Upper (macro)</p></td></tr><tr><td  scope="row"><p>mtdbatl</p></td><td ><p>n,Rx</p></td><td ><p>DBAT Register <em>n</em>, Lower (macro)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mtsr</p></td><td ><p>SR,RT</p></td><td ><p>Move to Segment Register</p></td></tr><tr><td  scope="row"><p>mtsrin</p></td><td ><p>RT,RB</p></td><td ><p>Move to Segment Register Indirect</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mttbu</p></td><td ><p>RB</p></td><td ><p>Move to Time Base Upper (Equiv. to <code>mtspr 285,RB</code>)</p></td></tr><tr><td  scope="row"><p>mttrbl</p></td><td ><p>RB</p></td><td ><p>Move to Time Base Lower (Equiv. to <code>mtspr 284,RB</code>)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mtvscr</p></td><td ><p>VB</p></td><td ><p>Move To Vector Status and Control Register (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mul</p></td><td ><p>RT,RA,RB</p></td><td ><p>Multiply (601 specific)</p></td></tr><tr><td  scope="row"><p>mul.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mulo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mulo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mulhd</p></td><td ><p>RT,RA,RB</p></td><td ><p>Multiply High Doubleword</p></td></tr><tr><td  scope="row"><p>mulhd.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mulhdu</p></td><td ><p>RT,RA,RB</p></td><td ><p>Multiply High Doubleword Unsigned</p></td></tr><tr><td  scope="row"><p>mulhdu.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mulhw</p></td><td ><p>RT,RA,RB</p></td><td ><p>Multiply High Word</p></td></tr><tr><td  scope="row"><p>mulhw.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mulhwu</p></td><td ><p>RT,RA,RB</p></td><td ><p>Multiply High Word Unsigned</p></td></tr><tr><td  scope="row"><p>mulhwu.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mulld</p></td><td ><p>RT,RA,RB</p></td><td ><p>Multiply Low Doubleword</p></td></tr><tr><td  scope="row"><p>mulld.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mulldo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mulldo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mullw</p></td><td ><p>RT,RA,RB</p></td><td ><p>Multiply Low</p></td></tr><tr><td  scope="row"><p>mullw.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mullwo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>mullwo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>mulli</p></td><td ><p>RT,RA,SI</p></td><td ><p>Multiply Low Immediate</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF117" title="N"></a><h3>N</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>nabs</p></td><td ><p>RT,RA</p></td><td ><p>Negative Absolute (601 specific)</p></td></tr><tr><td  scope="row"><p>nabs.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>nabso</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>nabso.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>nand</p></td><td ><p>RA,RT,RB</p></td><td ><p>NAND</p></td></tr><tr><td  scope="row"><p>nand.</p></td><td ><p>RA,RT,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>neg</p></td><td ><p>RT,RA</p></td><td ><p>Negate</p></td></tr><tr><td  scope="row"><p>neg.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>nego</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>nego.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>nop</p></td><td ><p></p></td><td ><p>No-op</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>nor</p></td><td ><p>RA,RT,RB</p></td><td ><p>Nor</p></td></tr><tr><td  scope="row"><p>nor.</p></td><td ><p>RA,RT,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>not</p></td><td ><p>RA,RT</p></td><td ><p>Not</p></td></tr><tr><td  scope="row"><p>not.</p></td><td ><p>RA,RT</p></td><td ><p></p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF118" title="O"></a><h3>O</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>or</p></td><td ><p>RA,RT,RB</p></td><td ><p>OR</p></td></tr><tr><td  scope="row"><p>or.</p></td><td ><p>RA,RT,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>orc</p></td><td ><p>RA,RT,RB</p></td><td ><p>OR with Complement</p></td></tr><tr><td  scope="row"><p>orc.</p></td><td ><p>RA,RT,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>ori</p></td><td ><p>RA,RT,UI</p></td><td ><p>OR Immediate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>oris</p></td><td ><p>RA,RT,UI</p></td><td ><p>OR Immediate Shifted</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF119" title="P"></a><h3>P</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>ptesync</p></td><td ><p></p></td><td ><p>Page Table Entry Synchronize</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF120" title="R"></a><h3>R</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>rfi</p></td><td ><p></p></td><td ><p>Return From Interrupt</p></td></tr><tr><td  scope="row"><p>rfid</p></td><td ><p></p></td><td ><p>Return From Interrupt Doubleword</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rldcl</p></td><td ><p>RA,RS,RB,mb</p></td><td ><p>Rotate Left Doubleword then Clear Left</p></td></tr><tr><td  scope="row"><p>rldcl.</p></td><td ><p>RA,RS,RB,mb</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rldcr</p></td><td ><p>RA,RS,RB,mb</p></td><td ><p>Rotate Left Doubleword then Clear Right</p></td></tr><tr><td  scope="row"><p>rldcr.</p></td><td ><p>RA,RS,RB,mb</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rldic</p></td><td ><p>RA,RS,sh,mb</p></td><td ><p>Rotate Left Doubleword Immediate then Clear</p></td></tr><tr><td  scope="row"><p>rldic.</p></td><td ><p>RA,RS,sh,mb</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rldicl</p></td><td ><p>RA,RS,sh,mb</p></td><td ><p>Rotate Left Doubleword Immediate then Clear Left</p></td></tr><tr><td  scope="row"><p>rldicl.</p></td><td ><p>RA,RS,sh,mb</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rldicr</p></td><td ><p>RA,RS,sh,mb</p></td><td ><p>Rotate Left Doubleword Immediate then Clear</p></td></tr><tr><td  scope="row"><p>rldicr.</p></td><td ><p>RA,RS,sh,mb</p></td><td ><p>Right</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rldimi</p></td><td ><p>RA,RS,sh,mb</p></td><td ><p>Rotate Left Doubleword then Mask Insert</p></td></tr><tr><td  scope="row"><p>rldimi.</p></td><td ><p>RA,RS,sh,mb</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rlmi</p></td><td ><p>RA,RS,RB,MB,ME</p></td><td ><p>Rotate Left then Mask Insert (601 specific)</p></td></tr><tr><td  scope="row"><p>rlmi.</p></td><td ><p>RA,RS,RB,MB,ME</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rlmi</p></td><td ><p>RA,RS,RB,BM</p></td><td ><p>Rotate Left then Mask Insert (601 specific)</p></td></tr><tr><td  scope="row"><p>rlmi.</p></td><td ><p>RA,RS,RB,BM</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rlwimi</p></td><td ><p>RA,RS,SH,MB,ME</p></td><td ><p>Rotate Left Word Immediate then Mask Insert</p></td></tr><tr><td  scope="row"><p>rlwimi.</p></td><td ><p>RA,RS,SH,MB,ME</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rlwimi</p></td><td ><p>RA,RS,SH,BM</p></td><td ><p>Rotate Left Word Immediate then Mask Insert</p></td></tr><tr><td  scope="row"><p>rlwimi.</p></td><td ><p>RA,RS,SH,BM</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rlwinm</p></td><td ><p>RA,RS,SH,MB,ME</p></td><td ><p>Rotate Left Word Immediate then AND with Mask</p></td></tr><tr><td  scope="row"><p>rlwinm.</p></td><td ><p>RA,RS,SH,MB,ME</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rlwinm</p></td><td ><p>RA,RS,SH,BM</p></td><td ><p>Rotate Left Word Immediate then AND with Mask</p></td></tr><tr><td  scope="row"><p>rlwinm.</p></td><td ><p>RA,RS,SH,BM</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rlwnm</p></td><td ><p>RA,RS,RB,MB,ME</p></td><td ><p>Rotate Left Word then AND with Mask</p></td></tr><tr><td  scope="row"><p>rlwnm.</p></td><td ><p>RA,RS,RB,MB,ME</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rlwnm</p></td><td ><p>RA,RS,SH,BM</p></td><td ><p>Rotate Left Word then AND with Mask</p></td></tr><tr><td  scope="row"><p>rlwnm.</p></td><td ><p>RA,RS,SH,BM</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rotld</p></td><td ><p>ra,rs,rb</p></td><td ><p>Macro:  <code>rldicl ra,rs,rb,0</code></p></td></tr><tr><td  scope="row"><p>rotld.</p></td><td ><p>ra,rs,rb</p></td><td ><p>Macro:  <code>rldicl. ra,rs,rb,0</code></p></td></tr><tr><td  scope="row"><p>rotldi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rldicl ra,rs,n,0</code></p></td></tr><tr><td  scope="row"><p>rotldi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rldicl. ra,rs,n,0</code></p></td></tr><tr><td  scope="row"><p>rotlw</p></td><td ><p>ra,rs,rb</p></td><td ><p>Macro:  <code>rlwnm ra,rs,rb,0,31</code></p></td></tr><tr><td  scope="row"><p>rotlw.</p></td><td ><p>ra,rs,rb</p></td><td ><p>Macro:  <code>rlwnm. ra,rs,rb,0,31</code></p></td></tr><tr><td  scope="row"><p>rotlwi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm ra,rs,n,0,31</code></p></td></tr><tr><td  scope="row"><p>rotlwi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm. ra,rs,n,0,31</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rotrdi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rldicl ra,rs,64-n,0</code></p></td></tr><tr><td  scope="row"><p>rotrdi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rldicl. ra,rs,64-n,0</code></p></td></tr><tr><td  scope="row"><p>rotrwi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm ra,rs,32</code>-<code>n,0,31</code></p></td></tr><tr><td  scope="row"><p>rotrwi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm. ra,rs,32</code>-<code>n,0,31</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>rrib</p></td><td ><p>RA,RS,RB</p></td><td ><p>Rotate Right and Insert Bit (601 specific)</p></td></tr><tr><td  scope="row"><p>rrib.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF121" title="S"></a><h3>S</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>sc</p></td><td ><p></p></td><td ><p>System Call</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>slbia</p></td><td ><p></p></td><td ><p>Segment Lookaside Buffer Invalidate All</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>slbie</p></td><td ><p>RB</p></td><td ><p>Segment Lookaside Buffer Invalidate Entry</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>slbmfee</p></td><td ><p>RS,RB</p></td><td ><p>SLB Move From Entry ESID</p></td></tr><tr><td  scope="row"><p>slbmfev</p></td><td ><p>RS,RB</p></td><td ><p>SLB Move From Entry VSID</p></td></tr><tr><td  scope="row"><p>slbmte</p></td><td ><p>RS,RB</p></td><td ><p>SLB Move To Entry</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sld</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Left Doubleword</p></td></tr><tr><td  scope="row"><p>sld.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sldi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rldicr ra,rs,n,63</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>sldi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rldicr. ra,rs,n,63</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>slwi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm ra,rs,n,0,31</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p>slwi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm. ra,rs,n,0,31</code>-<code>n</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sle</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Left Extended (601 specific)</p></td></tr><tr><td  scope="row"><p>sle.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sleq</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Left Extended with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>sleq.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sliq</p></td><td ><p>RA,RS,SH</p></td><td ><p>Shift Left Immediate with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>sliq.</p></td><td ><p>RA,RS,SH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>slliq</p></td><td ><p>RA,RS,SH</p></td><td ><p>Shift Left Long Immediate with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>slliq.</p></td><td ><p>RA,RS,SH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sllq</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Left Long with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>sllq.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>slq</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Left with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>slq.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>slw</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Left Word</p></td></tr><tr><td  scope="row"><p>slw.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>srad</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Algebraic Doubleword</p></td></tr><tr><td  scope="row"><p>srad.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sradi</p></td><td ><p>RA,RS,sh</p></td><td ><p>Shift Right Algebraic Doubleword Immediate</p></td></tr><tr><td  scope="row"><p>sradi.</p></td><td ><p>RA,RS,sh</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sraiq</p></td><td ><p>RA,RS,SH</p></td><td ><p>Shift Right Algebraic Immediate with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>sraiq.</p></td><td ><p>RA,RS,SH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sraq</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Algebraic with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>sraq.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sraw</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Algebraic Word</p></td></tr><tr><td  scope="row"><p>sraw.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>srawi</p></td><td ><p>RA,RS,SH</p></td><td ><p>Shift Right Algebraic Word Immediate</p></td></tr><tr><td  scope="row"><p>srawi.</p></td><td ><p>RA,RS,SH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>srd</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Doubleword</p></td></tr><tr><td  scope="row"><p>srd.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>srdi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rldicl ra,rs,64</code>-<code>n,n</code></p></td></tr><tr><td  scope="row"><p>srdi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rldicl. ra,rs,64</code>-<code>n,n</code></p></td></tr><tr><td  scope="row"><p>srwi</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm ra,rs,32</code>-<code>n,n,31</code></p></td></tr><tr><td  scope="row"><p>srwi.</p></td><td ><p>ra,rs,n</p></td><td ><p>Macro:  <code>rlwinm. ra,rs,32</code>-<code>n,n,31</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sre</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Extended (601 specific)</p></td></tr><tr><td  scope="row"><p>sre.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>srea</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Extended Algebraic (601 specific)</p></td></tr><tr><td  scope="row"><p>srea.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sreq</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Extended with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>sreq.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sriq</p></td><td ><p>RA,RS,SH</p></td><td ><p>Shift Right Immediate with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>sriq.</p></td><td ><p>RA,RS,SH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>srliq</p></td><td ><p>RA,RS,SH</p></td><td ><p>Shift Right Long Immediate with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>srliq.</p></td><td ><p>RA,RS,SH</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>srlq</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Long with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>srlq.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>srq</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right with MQ (601 specific)</p></td></tr><tr><td  scope="row"><p>srq.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>srw</p></td><td ><p>RA,RS,RB</p></td><td ><p>Shift Right Word</p></td></tr><tr><td  scope="row"><p>srw.</p></td><td ><p>RA,RS,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stb</p></td><td ><p>RT,D(RA)</p></td><td ><p>Store Byte</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stbu</p></td><td ><p>RT,D(RA)</p></td><td ><p>Store Byte with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stbux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Byte with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stbx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Byte Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>std</p></td><td ><p>RT,DS(RA)</p></td><td ><p>Store Doubleword</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stdcx.</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Doubleword Conditional Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stdu</p></td><td ><p>RT,DS(RA)</p></td><td ><p>Store Doubleword with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stdux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Doubleword with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stdx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Doubleword Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfd</p></td><td ><p>FRT,D(RA)</p></td><td ><p>Store Floating-Point Double</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfdu</p></td><td ><p>FRT,D(RA)</p></td><td ><p>Store Floating-Point Double with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfdux</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Store Floating-Point Double with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfdx</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Store Floating-Point Double Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfiwx</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Store Floating-Point as Integer Word Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfs</p></td><td ><p>FRT,D(RA)</p></td><td ><p>Store Floating-Point Single</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfsu</p></td><td ><p>FRT,D(RA)</p></td><td ><p>Store Floating-Point Single with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfsux</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Store Floating-Point Single with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stfsx</p></td><td ><p>FRT,RA,RB</p></td><td ><p>Store Floating-Point Single Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sth</p></td><td ><p>RT,D(RA)</p></td><td ><p>Store Halfword</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sthbrx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Halfword Byte-Reverse Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sthu</p></td><td ><p>RT,D(RA)</p></td><td ><p>Store Halfword with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sthux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Halfword with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sthx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Halfword Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stvebx</p></td><td ><p>VS,RA,RB</p></td><td ><p>Store Vector Element Byte Indexed (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>stvehx</p></td><td ><p>VS,RA,RB</p></td><td ><p>Store Vector Element Halfword Indexed (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>stvewx</p></td><td ><p>VS,RA,RB</p></td><td ><p>Store Vector Element Word Indexed (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>stvx</p></td><td ><p>VS,RA,RB</p></td><td ><p>Store Vector Indexed (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>stvxl</p></td><td ><p>VS,RA,RB</p></td><td ><p>Store Vector Indexed LRU (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stmw</p></td><td ><p>RT,D(RA)</p></td><td ><p>Store Multiple Word</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stswi</p></td><td ><p>RT,RA,NB</p></td><td ><p>Store String Word Immediate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stswx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store String Word Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stw</p></td><td ><p>RT,D(RA)</p></td><td ><p>Store Word</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stwbrx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Word Byte-Reverse Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stwcx.</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Word Conditional Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stwu</p></td><td ><p>RT,D(RA)</p></td><td ><p>Store Word with Update</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stwux</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Word with Update Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>stwx</p></td><td ><p>RT,RA,RB</p></td><td ><p>Store Word Indexed</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sub</p></td><td ><p>RT,RB,RA</p></td><td ><p>Equiv. to <code>subf RT,RA,RB</code></p></td></tr><tr><td  scope="row"><p>sub.</p></td><td ><p>RT,RB,RA</p></td><td ><p>Equiv. to <code>subf. RT,RA,RB</code></p></td></tr><tr><td  scope="row"><p>subo</p></td><td ><p>RT,RB,RA</p></td><td ><p>Equiv. to <code>subfo RT,RA,RB</code></p></td></tr><tr><td  scope="row"><p>subo.</p></td><td ><p>RT,RB,RA</p></td><td ><p>Equiv. to <code>subfo. RT,RA,RB</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>subc</p></td><td ><p>RT,RB,RA</p></td><td ><p>Equiv. to <code>subfc RT,RA,RB</code></p></td></tr><tr><td  scope="row"><p>subc.</p></td><td ><p>RT,RB,RA</p></td><td ><p>Equiv. to <code>subfc. RT,RA,RB</code></p></td></tr><tr><td  scope="row"><p>subco</p></td><td ><p>RT,RB,RA</p></td><td ><p>Equiv. to <code>subfco RT,RA,RB</code></p></td></tr><tr><td  scope="row"><p>subco.</p></td><td ><p>RT,RB,RA</p></td><td ><p>Equiv. to <code>subfco. RT,RA,RB</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>subf</p></td><td ><p>RT,RA,RB</p></td><td ><p>Subtract From</p></td></tr><tr><td  scope="row"><p>subf.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>subfc</p></td><td ><p>RT,RA,RB</p></td><td ><p>Subtract From Carrying</p></td></tr><tr><td  scope="row"><p>subfc.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfco</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfco.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>subfe</p></td><td ><p>RT,RA,RB</p></td><td ><p>Subtract From Extended</p></td></tr><tr><td  scope="row"><p>subfe.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfeo</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfeo.</p></td><td ><p>RT,RA,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>subfic</p></td><td ><p>RT,RA,SI</p></td><td ><p>Subtract From Immediate Carrying</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>subfme</p></td><td ><p>RT,RA</p></td><td ><p>Subtract From Minus One Extended</p></td></tr><tr><td  scope="row"><p>subfme.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfmeo</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfmeo.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>subfze</p></td><td ><p>RT,RA</p></td><td ><p>Subtract From Zero Extended</p></td></tr><tr><td  scope="row"><p>subfze.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfzeo</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>subfzeo.</p></td><td ><p>RT,RA</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>subi</p></td><td ><p>Rx,Ry,value</p></td><td ><p>Equiv. to <code>addi Rx,Ry,</code>-<code>value</code></p></td></tr><tr><td  scope="row"><p>subic</p></td><td ><p>Rx,Ry,value</p></td><td ><p>Equiv. to <code>addic Rx,Ry,</code>-<code>value</code></p></td></tr><tr><td  scope="row"><p>subic.</p></td><td ><p>Rx,Ry,value</p></td><td ><p>Equiv. to <code>addic. Rx,Ry,</code>-<code>value</code></p></td></tr><tr><td  scope="row"><p>subis</p></td><td ><p>Rx,Ry,value</p></td><td ><p>Equiv. to <code>addis Rx,Ry,</code>-<code>value</code></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>sync</p></td><td ><p></p></td><td ><p>Synchronize</p></td></tr><tr><td  scope="row"><p>sync</p></td><td ><p>L</p></td><td ><p></p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF122" title="T"></a><h3>T</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>td</p></td><td ><p>TO,RA,RB</p></td><td ><p>Trap Doubleword</p></td></tr><tr><td  scope="row"><p>tdeq</p></td><td ><p>RA,RB</p></td><td ><p>if equal</p></td></tr><tr><td  scope="row"><p>tdne</p></td><td ><p>RA,RB</p></td><td ><p>if not equal</p></td></tr><tr><td  scope="row"><p>tdgt</p></td><td ><p>RA,RB</p></td><td ><p>if greater than</p></td></tr><tr><td  scope="row"><p>tdge</p></td><td ><p>RA,RB</p></td><td ><p>if greater than or equal</p></td></tr><tr><td  scope="row"><p>tdng</p></td><td ><p>RA,RB</p></td><td ><p>if not greater than</p></td></tr><tr><td  scope="row"><p>tdlt</p></td><td ><p>RA,RB</p></td><td ><p>if less than</p></td></tr><tr><td  scope="row"><p>tdle</p></td><td ><p>RA,RB</p></td><td ><p>if less than or equal</p></td></tr><tr><td  scope="row"><p>tdnl</p></td><td ><p>RA,RB</p></td><td ><p>if not less than</p></td></tr><tr><td  scope="row"><p>tdlgt</p></td><td ><p>RA,RB</p></td><td ><p>if logically greater than</p></td></tr><tr><td  scope="row"><p>tdlge</p></td><td ><p>RA,RB</p></td><td ><p>if logically greater than or equal</p></td></tr><tr><td  scope="row"><p>tdlng</p></td><td ><p>RA,RB</p></td><td ><p>if logically not greater than</p></td></tr><tr><td  scope="row"><p>tdllt</p></td><td ><p>RA,RB</p></td><td ><p>if logically less than</p></td></tr><tr><td  scope="row"><p>tdlle</p></td><td ><p>RA,RB</p></td><td ><p>if logically less than or equal</p></td></tr><tr><td  scope="row"><p>tdlnl</p></td><td ><p>RA,RB</p></td><td ><p>if logically not less than</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>tdi</p></td><td ><p>TO,RA,SI</p></td><td ><p>Trap Doubleword Immediate</p></td></tr><tr><td  scope="row"><p>tdeqi</p></td><td ><p>RA,SI</p></td><td ><p>if equal</p></td></tr><tr><td  scope="row"><p>tdnei</p></td><td ><p>RA,SI</p></td><td ><p>if not equal</p></td></tr><tr><td  scope="row"><p>tdgti</p></td><td ><p>RA,SI</p></td><td ><p>if greater than</p></td></tr><tr><td  scope="row"><p>tdgei</p></td><td ><p>RA,SI</p></td><td ><p>if greater than or equal</p></td></tr><tr><td  scope="row"><p>tdngi</p></td><td ><p>RA,SI</p></td><td ><p>if not greater than</p></td></tr><tr><td  scope="row"><p>tdlti</p></td><td ><p>RA,SI</p></td><td ><p>if less than</p></td></tr><tr><td  scope="row"><p>tdlei</p></td><td ><p>RA,SI</p></td><td ><p>if less than or equal</p></td></tr><tr><td  scope="row"><p>tdnli</p></td><td ><p>RA,SI</p></td><td ><p>if not less than</p></td></tr><tr><td  scope="row"><p>tdlgti</p></td><td ><p>RA,SI</p></td><td ><p>if logically greater than</p></td></tr><tr><td  scope="row"><p>tdlgei</p></td><td ><p>RA,SI</p></td><td ><p>if logically greater than or equal</p></td></tr><tr><td  scope="row"><p>tdlngi</p></td><td ><p>RA,SI</p></td><td ><p>if logically not greater than</p></td></tr><tr><td  scope="row"><p>tdllti</p></td><td ><p>RA,SI</p></td><td ><p>if logically less than</p></td></tr><tr><td  scope="row"><p>tdllei</p></td><td ><p>RA,SI</p></td><td ><p>if logically less than or equal</p></td></tr><tr><td  scope="row"><p>tdlnli</p></td><td ><p>RA,SI</p></td><td ><p>if logically not less than</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>tlbia</p></td><td ><p></p></td><td ><p>Translation Lookaside Buffer Invalidate All</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>tlbie</p></td><td ><p>RB</p></td><td ><p>Translation Lookaside Buffer Invalidate Entry</p></td></tr><tr><td  scope="row"><p>tlbie</p></td><td ><p>RB,L</p></td><td ><p></p></td></tr><tr><td  scope="row"><p>tlbiel</p></td><td ><p>RB</p></td><td ><p>Translation Lookaside Buffer Invalidate Entry Local</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>tlbld</p></td><td ><p>RB</p></td><td ><p>Load Data TLB Entry (603 specific)</p></td></tr><tr><td  scope="row"><p>tlbli</p></td><td ><p>RB</p></td><td ><p>Load Instruction TLB Entry (603 specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>tlbsync</p></td><td ><p></p></td><td ><p>TLB Synchronize</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>trap</p></td><td ><p></p></td><td ><p>Trap Unconditionally</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>tw</p></td><td ><p>TO,RA,RB</p></td><td ><p>Trap Word</p></td></tr><tr><td  scope="row"><p>tweq</p></td><td ><p>RA,RB</p></td><td ><p>if equal</p></td></tr><tr><td  scope="row"><p>twne</p></td><td ><p>RA,RB</p></td><td ><p>if not equal</p></td></tr><tr><td  scope="row"><p>twgt</p></td><td ><p>RA,RB</p></td><td ><p>if greater than</p></td></tr><tr><td  scope="row"><p>twge</p></td><td ><p>RA,RB</p></td><td ><p>if greater than or equal</p></td></tr><tr><td  scope="row"><p>twng</p></td><td ><p>RA,RB</p></td><td ><p>if not greater than</p></td></tr><tr><td  scope="row"><p>twlt</p></td><td ><p>RA,RB</p></td><td ><p>if less than</p></td></tr><tr><td  scope="row"><p>twle</p></td><td ><p>RA,RB</p></td><td ><p>if less than or equal</p></td></tr><tr><td  scope="row"><p>twnl</p></td><td ><p>RA,RB</p></td><td ><p>if not less than</p></td></tr><tr><td  scope="row"><p>twlgt</p></td><td ><p>RA,RB</p></td><td ><p>if logically greater than</p></td></tr><tr><td  scope="row"><p>twlge</p></td><td ><p>RA,RB</p></td><td ><p>if logically greater than or equal</p></td></tr><tr><td  scope="row"><p>twlng</p></td><td ><p>RA,RB</p></td><td ><p>if logically not greater than</p></td></tr><tr><td  scope="row"><p>twllt</p></td><td ><p>RA,RB</p></td><td ><p>if logically less than</p></td></tr><tr><td  scope="row"><p>twlle</p></td><td ><p>RA,RB</p></td><td ><p>if logically less than or equal</p></td></tr><tr><td  scope="row"><p>twlnl</p></td><td ><p>RA,RB</p></td><td ><p>if logically not less than</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>twi</p></td><td ><p>TO,RA,SI</p></td><td ><p>Trap Word Immediate</p></td></tr><tr><td  scope="row"><p>tweqi</p></td><td ><p>RA,RB</p></td><td ><p>if equal</p></td></tr><tr><td  scope="row"><p>twnei</p></td><td ><p>RA,RB</p></td><td ><p>if not equal</p></td></tr><tr><td  scope="row"><p>twgti</p></td><td ><p>RA,RB</p></td><td ><p>if greater than</p></td></tr><tr><td  scope="row"><p>twgei</p></td><td ><p>RA,RB</p></td><td ><p>if greater than or equal</p></td></tr><tr><td  scope="row"><p>twngi</p></td><td ><p>RA,RB</p></td><td ><p>if not greater than</p></td></tr><tr><td  scope="row"><p>twlti</p></td><td ><p>RA,RB</p></td><td ><p>if less than</p></td></tr><tr><td  scope="row"><p>twlei</p></td><td ><p>RA,RB</p></td><td ><p>if less than or equal</p></td></tr><tr><td  scope="row"><p>twnli</p></td><td ><p>RA,RB</p></td><td ><p>if not less than</p></td></tr><tr><td  scope="row"><p>twlgti</p></td><td ><p>RA,RB</p></td><td ><p>if logically greater than</p></td></tr><tr><td  scope="row"><p>twlgei</p></td><td ><p>RA,RB</p></td><td ><p>if logically greater than or equal</p></td></tr><tr><td  scope="row"><p>twlngi</p></td><td ><p>RA,RB</p></td><td ><p>if logically not greater than</p></td></tr><tr><td  scope="row"><p>twllti</p></td><td ><p>RA,RB</p></td><td ><p>if logically less than</p></td></tr><tr><td  scope="row"><p>twllei</p></td><td ><p>RA,RB</p></td><td ><p>if logically less than or equal</p></td></tr><tr><td  scope="row"><p>twlnli</p></td><td ><p>RA,RB</p></td><td ><p>if logically not less than</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF123" title="V"></a><h3>V</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>vaddcuw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Carry-out Unsigned Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vaddfp</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vaddsbs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Signed Byte Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vaddshs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Signed Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vaddsws</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Signed Word Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vaddubm</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Unsigned Byte Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vaddubs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Unsigned Byte Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vadduhm</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Unsigned Halfword Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vadduhs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Unsigned Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vadduwm</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Unsigned Word Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vadduws</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Add Unsigned Word Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vand</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Logical AND (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vandc</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Logical AND with Complement (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmaddfp</p></td><td ><p>VT,VA,VC,VB</p></td><td ><p>Vector Multiply-Add Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vavgsb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Average Signed Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vavgsh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Average Signed Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vavgsw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Average Signed Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vavgub</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Average Unsigned Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vavguh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Average Unsigned Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vavguw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Average Unsigned Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcfsx</p></td><td ><p>VT,VB,UIM</p></td><td ><p>Vector Convert From Signed fiXed-point word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcfux</p></td><td ><p>VT,VB,UIM</p></td><td ><p>Vector Convert From Unsigned fiXed-point word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpbfp</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Bounds Float [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpbfp.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpeqfp </p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Equal-To Float [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpeqfp.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpequb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Equal-To Unsigned Byte [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpequb.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpequh </p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Equal-To Unsigned Halfword [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpequh.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpequw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Equal-To Unsigned Word [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpequw.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpgefp</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Greater-Than-or-Equal-To Float [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpgefp.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpgtfp</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Greater-Than Float [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpgtfp.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpgtsb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Greater-Than Signed Byte [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpgtsb.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpgtsh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Greater-Than Signed Halfword [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpgtsh.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpgtsw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Greater-Than Signed Word [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpgtsw.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpgtub</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Greater-Than Unsigned Byte [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpgtub.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpgtuh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Greater-Than Unsigned Halfword [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpgtuh. </p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vcmpgtuw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Compare Greater-Than Unsigned Word [Record] (AltiVec specific)</p></td></tr><tr><td  scope="row"><p>vcmpgtuw.</p></td><td ><p>VT,VA,VB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vctsxs</p></td><td ><p>VT,VB,UIM</p></td><td ><p>Vector Convert To Signed fiXed-point word Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vctuxs</p></td><td ><p>VT,VB,UIM</p></td><td ><p>Vector Convert To Unsigned fiXed-point word Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vexptefp</p></td><td ><p>VT,VB</p></td><td ><p>Vector 2 Raised to the Exponent Estimate Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vlogefp</p></td><td ><p>VT,VB</p></td><td ><p>Vector Log 2 Estimate Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmaxfp</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Maximum Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmaxsb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Maximum Signed Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmaxsh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Maximum Signed Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmaxsw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Maximum Signed Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmaxub</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Maximum Unsigned Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmaxuh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Maximum Unsigned Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmaxuw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Maximum Unsigned Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmhaddshs</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-High and Add Signed Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmhraddshs</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-High Round and Add Signed Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vminfp</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Minimum Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vminsb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Minimum Signed Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vminsh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Minimum Signed Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vminsw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Minimum Signed Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vminub</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Minimum Unsigned Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vminuh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Minimum Unsigned Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vminuw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Minimum Unsigned Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmladduhm</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-Low and Add Unsigned Halfword Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmr</p></td><td ><p>VT,VS</p></td><td ><p>Vector Move Register (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmrghb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Merge High Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmrghh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Merge High Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmrghw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Merge High Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmrglb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Merge Low Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmrglh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Merge Low Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmrglw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Merge Low Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrsqrtefp</p></td><td ><p>VT,VB</p></td><td ><p>Vector Reciprocal Square Root Estimate Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmsummbm</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-Sum Mixed-sign Byte Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmsumshm</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-Sum Signed Halfword Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmsumshs</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-Sum Signed Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmsumubm</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-Sum Unsigned Byte Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmsumuhm</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-Sum Unsigned Halfword Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmsumuhs</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Multiply-Sum Unsigned Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmulesb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Multiply Even Signed Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmuleub</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Multiply Even Unsigned Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmulesh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Multiply Even Signed Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmuleuh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Multiply Even Unsigned Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmulosb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Multiply Odd Signed Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmuloub</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Multiply Odd Unsigned Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmulosh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Multiply Odd Signed Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vmulouh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Multiply Odd Unsigned Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vnmsubfp</p></td><td ><p>VT,VA,VC,VB</p></td><td ><p>Vector Negative Multiply-Subtract Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vnor</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Logical NOR (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vnot</p></td><td ><p>VT,VS</p></td><td ><p>Vector Logical Complement (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vor</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Logical OR (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vperm</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Permute (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkpx</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Pixel32 (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkshss</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Signed Halfword Signed Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkshus</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Signed Halfword Unsigned Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkswss</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Signed Word Signed Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkswus</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Signed Word Unsigned Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkuhum</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Unsigned Halfword Unsigned Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkuhus</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Unsigned Halfword Unsigned Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkuwum</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Unsigned Word Unsigned Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vpkuwus</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Pack Unsigned Word Unsigned Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrefp</p></td><td ><p>VT,VB</p></td><td ><p>Vector Reciprocal Estimate Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrfim</p></td><td ><p>VT,VB</p></td><td ><p>Vector Round to Floating-Point Integer toward Minus infinity (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrfin</p></td><td ><p>VT,VB</p></td><td ><p>Vector Round to Floating-Point Integer Nearest (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrfip</p></td><td ><p>VT,VB</p></td><td ><p>Vector Round to Floating-Point Integer toward Positive infinity (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrfiz</p></td><td ><p>VT,VB</p></td><td ><p>Vector Round to Floating-Point Integer toward Zero (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrlb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Rotate Left Integer Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrlh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Rotate Left Integer Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vrlw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Rotate Left Integer Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsel</p></td><td ><p>VT,VA,VB,VC</p></td><td ><p>Vector Conditional Select (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsl</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Left (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vslb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Left Integer Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsldoi</p></td><td ><p>VT,VA,VB,SH</p></td><td ><p>Vector Shift Left Double by Octet Immediate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vslh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Left Integer Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vslo</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Left by Octet (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vslw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Left Integer Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vspltb</p></td><td ><p>VT,VB,UIM</p></td><td ><p>Vector Splat Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsplth</p></td><td ><p>VT,VB,UIM</p></td><td ><p>Vector Splat Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vspltisb</p></td><td ><p>VT,SIM</p></td><td ><p>Vector Splat Immediate Signed Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vspltish</p></td><td ><p>VT,SIM</p></td><td ><p>Vector Splat Immediate Signed Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vspltisw</p></td><td ><p>VT,SIM</p></td><td ><p>Vector Splat Immediate Signed Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vspltw</p></td><td ><p>VT,VB,UIM</p></td><td ><p>Vector Splat Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsr</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Right (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsrab</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Right Algebraic Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsrah</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Right Algebraic Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsraw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Right Algebraic Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsrb</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Right Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsrh</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Right Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsro</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Right by Octet (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsrw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Shift Right Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubcuw</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract &amp; write Carry-out Unsigned Word (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubfp</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Float (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubsbs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Signed Byte Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubshs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Signed Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubsws</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Signed Word Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsububm</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Unsigned Byte Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsububs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Unsigned Byte Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubuhm</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Unsigned Halfword Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubuhs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Unsigned Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubuwm</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Unsigned Word Modulo (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsubuws</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Subtract Unsigned Word Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsumsws</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Sum Across Signed Word Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsum2sws</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Sum Across Partial (1/2) Signed Word Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsum4sbs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Sum Across Partial (1/4) Signed Byte Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsum4shs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Sum Across Partial (1/4) Signed Halfword Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vsum4ubs</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Sum Across Partial (1/4) Unsigned Byte Saturate (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vupkhpx</p></td><td ><p>VT,VB</p></td><td ><p>Vector Unpack High Pixel16 (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vupkhsb</p></td><td ><p>VT,VB</p></td><td ><p>Vector Unpack High Signed Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vupkhsh</p></td><td ><p>VT,VB</p></td><td ><p>Vector Unpack High Signed Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vupklsb</p></td><td ><p>VT,VB</p></td><td ><p>Vector Unpack Low Signed Byte (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vupklpx</p></td><td ><p>VT,VB</p></td><td ><p>Vector Unpack Low Pixel16 (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vupklsh</p></td><td ><p>VT,VB</p></td><td ><p>Vector Unpack Low Signed Halfword (AltiVec specific)</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr><tr><td  scope="row"><p>vxor</p></td><td ><p>VT,VA,VB</p></td><td ><p>Vector Logical XOR (AltiVec specific)</p></td></tr></table></div><a name="//apple_ref/doc/uid/TP30000824-TPXREF124" title="X"></a><h3>X</h3><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operator</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operands</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Operation Name</p></th></tr><tr><td  scope="row"><p>xor</p></td><td ><p>RA,RT,RB</p></td><td ><p>XOR</p></td></tr><tr><td  scope="row"><p>xor.</p></td><td ><p>RA,RT,RB</p></td><td ><p></p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>xori</p></td><td ><p>RA,RT,UI</p></td><td ><p>XOR Immediate</p></td></tr><tr><td  scope="row"><p></p></td><td ><p></p></td><td ><p></p></td></tr></table></div><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><td  scope="row"><p>xoris</p></td><td ><p>RA,RT,UI</p></td><td ><p>XOR Immediate Shifted</p></td></tr></table></div>

        <br /><br /> 
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../040-Assembler_Directives/asm_directives.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../060-i386_Addressing_Modes_and_Assembler_Instructions/i386_intructions.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCLowerSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <br/><hr /><div align="center"><p class="content_text" lang="en" dir="ltr"> <!--#if expr="0=1" -->&#x00a9; 2003, 2009 Apple Inc. All Rights Reserved. &#40;<!--#endif -->Last updated: 2009-01-07<!--#if expr="0=1" -->&#041;<!--#endif --></p></div>

        
        <div class="hideOnPrint hideInXcode">
        <!-- start of footer -->
        	<table width="100%" border="0" cellpadding="0" cellspacing="0">
		<tr>
			<td><div style="width: 100%; height: 1px; background-color: #919699; margin-top: 5px; margin-bottom: 15px"></div></td>
		</tr>
		<tr>
			<td align="center"><br/>
				<table border="0" cellpadding="0" cellspacing="0" class="graybox">
					<tr>
						<th>Did this document help you?</th>
					</tr>
					<tr>
						<td>
						    <div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=1&url=/documentation/DeveloperTools/Reference/Assembler/050-PowerPC_Addressing_Modes_and_Assembler_Instructions/ppc_instructions.html%3Fid%3DTP30000851-3.4&media=dvd" target=_new>Yes</a>:  Tell us what works for you.</div>
							<div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=2&url=/documentation/DeveloperTools/Reference/Assembler/050-PowerPC_Addressing_Modes_and_Assembler_Instructions/ppc_instructions.html%3Fid%3DTP30000851-3.4&media=dvd" target=_new>It&#8217;s good, but:</a> Report typos, inaccuracies, and so forth.</div>
							<div><a href="http://developer.apple.com/feedback/?v=3&url=/documentation/DeveloperTools/Reference/Assembler/050-PowerPC_Addressing_Modes_and_Assembler_Instructions/ppc_instructions.html%3Fid%3DTP30000851-3.4&media=dvd" target=_new>It wasn&#8217;t helpful</a>: Tell us what would have helped.</div>
						</td>
					</tr>
				</table>
			</td>
		</tr>
	</table>

        <!--#include virtual="/includes/framesetfooter" -->
        <!-- end of footer -->
        </div>
    </div>
</body>
</html>