verilog xil_defaultlib  \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_f_core_all_0_0/sim/design_1_f_core_all_0_0.v" \
"../../../bd/design_1/ip/design_1_f_core_0_0/sim/design_1_f_core_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
