;redcode
;assert 1
	SPL 0, <402
	CMP -297, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-22
	MOV 101, 7
	SPL 0, <402
	ADD @127, 100
	MOV 101, 7
	SUB @-1, 0
	CMP @0, @2
	SUB @-127, 100
	CMP @14, @10
	SUB @121, 103
	SPL 0, <402
	SPL 0, <402
	SLT 210, 60
	DAT #1, #-86
	ADD @127, 100
	SPL 0, <402
	SUB 0, @2
	SUB @0, @2
	ADD #270, <1
	SPL 0, <402
	SUB @-127, 100
	SUB 1, -111
	SUB @121, 106
	SUB @-1, 0
	DAT #1, #-86
	DAT #1, #-86
	SUB @121, 103
	SUB 1, -111
	SUB @14, @10
	JMN 60, #212
	JMN 60, #212
	SLT 20, @12
	SLT #-701, 0
	SUB @127, 106
	SUB 601, 120
	DJN -1, @-20
	SLT 109, 0
	SLT 109, 0
	SLT 109, 0
	CMP -207, <-120
	SUB 1, -111
	CMP -297, <-120
	SPL 0, <402
	SUB 1, -111
	SPL 0, <402
	SUB 1, -111
