/******************************************************************************
 * COPYRIGHT CRAY INC. ar_pi_defs.h
 * FILE: ar_pi_defs.h
 * Created by v2h.c on Wed Oct  8 14:39:02 2014
 ******************************************************************************/

#ifndef _AR_PI_DEFS_H_
#define _AR_PI_DEFS_H_

#define AR_PI_N_MMRS                                           	244
#define AR_PI_N_DESCS                                          	0

/*
 *  AR PI MMR TABLE ADDRESS DEFINES
 */
#define AR_PI_CFG_PMI_TPH_MAP                                  	(AR_PI_BASE+0x0000000420ull)
#define AR_PI_CFG_PMI_TPH_MAP_BASE                             	(AR_PI_BASE+0x0000000420ull)
#define AR_PI_CFG_PMI_TPH_MAP_SIZE                             	0x0000000040ull
#define AR_PI_CFG_PMI_TPH_MAP_LIMIT                            	AR_PI_CFG_PMI_TPH_MAP_BASE+AR_PI_CFG_PMI_TPH_MAP_SIZE-1
#define AR_PI_CFG_PMI_TPH_MAP_N_ENTRY                          	8
#define AR_PI_CFG_PMI_TPH_MAP_DESC_INCR                        	0x00000008ull
#define AR_PI_CFG_PMI_TPH_MAP_DESC_N_QUADWORDS                 	1
#define AR_PI_CFG_PMI_TPH_MAP_ADDR(didx)                       	(((didx)*AR_PI_CFG_PMI_TPH_MAP_DESC_INCR)\
								+ AR_PI_CFG_PMI_TPH_MAP_BASE)
#define AR_PI_CFG_PMI_ZBR_ADR                                  	(AR_PI_BASE+0x00000004a0ull)
#define AR_PI_CFG_PMI_ZBR_ADR_BASE                             	(AR_PI_BASE+0x00000004a0ull)
#define AR_PI_CFG_PMI_ZBR_ADR_SIZE                             	0x0000000040ull
#define AR_PI_CFG_PMI_ZBR_ADR_LIMIT                            	AR_PI_CFG_PMI_ZBR_ADR_BASE+AR_PI_CFG_PMI_ZBR_ADR_SIZE-1
#define AR_PI_CFG_PMI_ZBR_ADR_N_ENTRY                          	8
#define AR_PI_CFG_PMI_ZBR_ADR_DESC_INCR                        	0x00000008ull
#define AR_PI_CFG_PMI_ZBR_ADR_DESC_N_QUADWORDS                 	1
#define AR_PI_CFG_PMI_ZBR_ADR_ADDR(didx)                       	(((didx)*AR_PI_CFG_PMI_ZBR_ADR_DESC_INCR)\
								+ AR_PI_CFG_PMI_ZBR_ADR_BASE)
#define AR_PI_PM_EVENT_CNTR                                    	(AR_PI_BASE+0x0000001400ull)
#define AR_PI_PM_EVENT_CNTR_BASE                               	(AR_PI_BASE+0x0000001400ull)
#define AR_PI_PM_EVENT_CNTR_SIZE                               	0x0000000400ull
#define AR_PI_PM_EVENT_CNTR_LIMIT                              	AR_PI_PM_EVENT_CNTR_BASE+AR_PI_PM_EVENT_CNTR_SIZE-1
#define AR_PI_PM_EVENT_CNTR_N_ENTRY                            	128
#define AR_PI_PM_EVENT_CNTR_DESC_INCR                          	0x00000008ull
#define AR_PI_PM_EVENT_CNTR_DESC_N_QUADWORDS                   	1
#define AR_PI_PM_EVENT_CNTR_ADDR(didx)                         	(((didx)*AR_PI_PM_EVENT_CNTR_DESC_INCR)\
								+ AR_PI_PM_EVENT_CNTR_BASE)
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0                           	(AR_PI_BASE+0x0000002000ull)
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_BASE                      	(AR_PI_BASE+0x0000002000ull)
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_SIZE                      	0x0000000400ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_LIMIT                     	AR_PI_CFG_F0_MSI_X_TABLE_QW0_BASE+AR_PI_CFG_F0_MSI_X_TABLE_QW0_SIZE-1
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_N_ENTRY                   	64
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_DESC_INCR                 	0x00000010ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_DESC_N_QUADWORDS          	1
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_ADDR(didx)                	(((didx)*AR_PI_CFG_F0_MSI_X_TABLE_QW0_DESC_INCR)\
								+ AR_PI_CFG_F0_MSI_X_TABLE_QW0_BASE)
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1                           	(AR_PI_BASE+0x0000002008ull)
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_BASE                      	(AR_PI_BASE+0x0000002008ull)
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_SIZE                      	0x0000000400ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_LIMIT                     	AR_PI_CFG_F0_MSI_X_TABLE_QW1_BASE+AR_PI_CFG_F0_MSI_X_TABLE_QW1_SIZE-1
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_N_ENTRY                   	64
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_DESC_INCR                 	0x00000010ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_DESC_N_QUADWORDS          	1
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_ADDR(didx)                	(((didx)*AR_PI_CFG_F0_MSI_X_TABLE_QW1_DESC_INCR)\
								+ AR_PI_CFG_F0_MSI_X_TABLE_QW1_BASE)
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0                           	(AR_PI_BASE+0x0000004000ull)
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_BASE                      	(AR_PI_BASE+0x0000004000ull)
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_SIZE                      	0x0000000200ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_LIMIT                     	AR_PI_CFG_F1_MSI_X_TABLE_QW0_BASE+AR_PI_CFG_F1_MSI_X_TABLE_QW0_SIZE-1
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_N_ENTRY                   	32
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_DESC_INCR                 	0x00000010ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_DESC_N_QUADWORDS          	1
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_ADDR(didx)                	(((didx)*AR_PI_CFG_F1_MSI_X_TABLE_QW0_DESC_INCR)\
								+ AR_PI_CFG_F1_MSI_X_TABLE_QW0_BASE)
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1                           	(AR_PI_BASE+0x0000004008ull)
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_BASE                      	(AR_PI_BASE+0x0000004008ull)
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_SIZE                      	0x0000000200ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_LIMIT                     	AR_PI_CFG_F1_MSI_X_TABLE_QW1_BASE+AR_PI_CFG_F1_MSI_X_TABLE_QW1_SIZE-1
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_N_ENTRY                   	32
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_DESC_INCR                 	0x00000010ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_DESC_N_QUADWORDS          	1
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_ADDR(didx)                	(((didx)*AR_PI_CFG_F1_MSI_X_TABLE_QW1_DESC_INCR)\
								+ AR_PI_CFG_F1_MSI_X_TABLE_QW1_BASE)
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0                           	(AR_PI_BASE+0x0000006000ull)
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_BASE                      	(AR_PI_BASE+0x0000006000ull)
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_SIZE                      	0x0000000200ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_LIMIT                     	AR_PI_CFG_F2_MSI_X_TABLE_QW0_BASE+AR_PI_CFG_F2_MSI_X_TABLE_QW0_SIZE-1
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_N_ENTRY                   	32
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_DESC_INCR                 	0x00000010ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_DESC_N_QUADWORDS          	1
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_ADDR(didx)                	(((didx)*AR_PI_CFG_F2_MSI_X_TABLE_QW0_DESC_INCR)\
								+ AR_PI_CFG_F2_MSI_X_TABLE_QW0_BASE)
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1                           	(AR_PI_BASE+0x0000006008ull)
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_BASE                      	(AR_PI_BASE+0x0000006008ull)
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_SIZE                      	0x0000000200ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_LIMIT                     	AR_PI_CFG_F2_MSI_X_TABLE_QW1_BASE+AR_PI_CFG_F2_MSI_X_TABLE_QW1_SIZE-1
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_N_ENTRY                   	32
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_DESC_INCR                 	0x00000010ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_DESC_N_QUADWORDS          	1
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_ADDR(didx)                	(((didx)*AR_PI_CFG_F2_MSI_X_TABLE_QW1_DESC_INCR)\
								+ AR_PI_CFG_F2_MSI_X_TABLE_QW1_BASE)
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0                           	(AR_PI_BASE+0x0000008000ull)
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_BASE                      	(AR_PI_BASE+0x0000008000ull)
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_SIZE                      	0x0000000200ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_LIMIT                     	AR_PI_CFG_F3_MSI_X_TABLE_QW0_BASE+AR_PI_CFG_F3_MSI_X_TABLE_QW0_SIZE-1
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_N_ENTRY                   	32
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_DESC_INCR                 	0x00000010ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_DESC_N_QUADWORDS          	1
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_ADDR(didx)                	(((didx)*AR_PI_CFG_F3_MSI_X_TABLE_QW0_DESC_INCR)\
								+ AR_PI_CFG_F3_MSI_X_TABLE_QW0_BASE)
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1                           	(AR_PI_BASE+0x0000008008ull)
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_BASE                      	(AR_PI_BASE+0x0000008008ull)
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_SIZE                      	0x0000000200ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_LIMIT                     	AR_PI_CFG_F3_MSI_X_TABLE_QW1_BASE+AR_PI_CFG_F3_MSI_X_TABLE_QW1_SIZE-1
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_N_ENTRY                   	32
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_DESC_INCR                 	0x00000010ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_DESC_N_QUADWORDS          	1
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_ADDR(didx)                	(((didx)*AR_PI_CFG_F3_MSI_X_TABLE_QW1_DESC_INCR)\
								+ AR_PI_CFG_F3_MSI_X_TABLE_QW1_BASE)

/*
 *  AR PI MMR ADDRESS DEFINES
 */
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_SIZE     	0x0000000018ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_LIMIT    	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII+AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_SIZE    	0x0000000010ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_LIMIT   	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII+AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_SIZE     	0x0000000008ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_LIMIT    	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII+AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_SIZE   	0x0000000018ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_LIMIT  	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII+AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_SIZE  	0x0000000010ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_LIMIT 	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII+AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_SIZE   	0x0000000008ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_LIMIT  	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII+AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_SIZE     	0x0000000018ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_LIMIT    	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII+AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_SIZE    	0x0000000010ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_LIMIT   	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII+AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_SIZE     	0x0000000008ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_LIMIT    	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII+AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_SIZE     	0x0000000018ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_LIMIT    	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII+AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_SIZE    	0x0000000010ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_LIMIT   	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII+AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_SIZE     	0x0000000008ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_LIMIT    	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII+AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_SIZE     	0x0000000018ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_LIMIT    	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII+AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_SIZE    	0x0000000010ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_LIMIT   	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII+AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_SIZE     	0x0000000008ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_LIMIT    	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII+AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_SIZE   	0x0000000018ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_LIMIT  	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII+AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_SIZE  	0x0000000010ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_LIMIT 	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII+AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_SIZE   	0x0000000008ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_LIMIT  	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII+AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_SIZE   	0x0000000018ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_LIMIT  	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII+AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_SIZE  	0x0000000010ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_LIMIT 	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII+AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_SIZE   	0x0000000008ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_LIMIT  	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII+AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_SIZE   	0x0000000018ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_LIMIT  	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII+AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_SIZE  	0x0000000010ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_LIMIT 	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII+AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_SIZE   	0x0000000008ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_LIMIT  	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII+AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_SIZE 	0x0000000018ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_LIMIT	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII+AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII     	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_SIZE	0x0000000010ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_LIMIT	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII+AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_SIZE 	0x0000000008ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_LIMIT	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII+AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII     	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_SIZE	0x0000000018ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_LIMIT	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII+AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII    	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_SIZE	0x0000000010ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_LIMIT	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII+AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII     	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_SIZE	0x0000000008ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_LIMIT	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII+AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_SIZE   	0x0000000018ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_LIMIT  	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII+AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_SIZE  	0x0000000010ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_LIMIT 	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII+AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_SIZE   	0x0000000008ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_LIMIT  	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII+AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_SIZE     	0x0000000018ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_LIMIT    	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII+AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_SIZE    	0x0000000010ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_LIMIT   	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII+AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_SIZE     	0x0000000008ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_LIMIT    	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII+AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII                  	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_SIZE             	0x0000000018ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_LIMIT            	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII+AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII                 	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_SIZE            	0x0000000010ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_LIMIT           	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII+AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII                  	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_SIZE             	0x0000000008ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_LIMIT            	AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII+AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_SIZE-1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_SIZE 	0x0000000018ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_LIMIT	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII+AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_SIZE-1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII     	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_SIZE	0x0000000010ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_LIMIT	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII+AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_SIZE-1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_SIZE 	0x0000000008ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_LIMIT	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII+AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI+AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_SIZE      	0x0000000018ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_LIMIT     	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_SIZE     	0x0000000010ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_LIMIT    	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_SIZE      	0x0000000008ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_LIMIT     	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_SIZE      	0x0000000018ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_LIMIT     	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_SIZE     	0x0000000010ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_LIMIT    	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_SIZE      	0x0000000008ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_LIMIT     	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_SIZE      	0x0000000018ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_LIMIT     	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_SIZE     	0x0000000010ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_LIMIT    	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_SIZE      	0x0000000008ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_LIMIT     	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_SIZE      	0x0000000018ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_LIMIT     	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_SIZE     	0x0000000010ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_LIMIT    	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_SIZE      	0x0000000008ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_LIMIT     	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI+AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI+AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI+AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI+AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI+AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI+AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI+AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI+AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_SIZE      	0x0000000018ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_LIMIT     	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI+AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_SIZE     	0x0000000010ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_LIMIT    	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI+AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_SIZE      	0x0000000008ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_LIMIT     	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI+AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_SIZE          	0x0000000018ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_LIMIT         	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI              	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_SIZE         	0x0000000010ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_LIMIT        	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_SIZE          	0x0000000008ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_LIMIT         	AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_SIZE          	0x0000000018ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_LIMIT         	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI              	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_SIZE         	0x0000000010ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_LIMIT        	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_SIZE          	0x0000000008ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_LIMIT         	AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI+AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI+AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI+AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI+AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_SIZE           	0x0000000018ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_LIMIT          	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI+AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_SIZE          	0x0000000010ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_LIMIT         	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI+AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_SIZE-1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_SIZE           	0x0000000008ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_LIMIT          	AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI+AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_SIZE-1
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI            	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_SIZE       	0x0000000018ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_LIMIT      	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI+AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_SIZE      	0x0000000010ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_LIMIT     	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI+AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI            	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_SIZE       	0x0000000008ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_LIMIT      	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI+AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_SIZE   	0x0000000018ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_LIMIT  	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI+AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_SIZE  	0x0000000010ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_LIMIT 	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI+AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_SIZE   	0x0000000008ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_LIMIT  	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI+AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_SIZE   	0x0000000018ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_LIMIT  	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI+AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_SIZE  	0x0000000010ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_LIMIT 	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI+AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_SIZE   	0x0000000008ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_LIMIT  	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI+AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI                  	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_SIZE             	0x0000000018ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_LIMIT            	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI+AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI                 	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_SIZE            	0x0000000010ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_LIMIT           	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI+AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI                  	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_SIZE             	0x0000000008ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_LIMIT            	AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI+AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI             	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_SIZE        	0x0000000018ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_LIMIT       	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI+AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI            	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_SIZE       	0x0000000010ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LIMIT      	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI+AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI             	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_SIZE        	0x0000000008ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_LIMIT       	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI+AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_SIZE 	0x0000000018ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI+AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI     	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_SIZE	0x0000000010ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI+AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_SIZE 	0x0000000008ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI+AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_SIZE 	0x0000000018ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI+AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI     	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_SIZE	0x0000000010ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI+AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_SIZE 	0x0000000008ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI+AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI              	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_SIZE         	0x0000000018ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_LIMIT        	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI+AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI             	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_SIZE        	0x0000000010ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LIMIT       	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI+AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI              	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_SIZE         	0x0000000008ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_LIMIT        	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI+AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_SIZE    	0x0000000018ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_LIMIT   	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI+AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI        	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_SIZE   	0x0000000010ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LIMIT  	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI+AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_SIZE    	0x0000000008ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_LIMIT   	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI+AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI    	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_SIZE	0x0000000018ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI+AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI   	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_SIZE	0x0000000010ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI+AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI    	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_SIZE	0x0000000008ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI+AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI    	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_SIZE	0x0000000018ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI+AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI   	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_SIZE	0x0000000010ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI+AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI    	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_SIZE	0x0000000008ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_LIMIT	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI+AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI              	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_SIZE         	0x0000000018ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_LIMIT        	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI+AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI             	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_SIZE        	0x0000000010ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LIMIT       	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI+AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI              	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_SIZE         	0x0000000008ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_LIMIT        	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI+AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI            	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_SIZE       	0x0000000018ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_LIMIT      	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI+AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI           	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_SIZE      	0x0000000010ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_LIMIT     	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI+AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI            	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_SIZE       	0x0000000008ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_LIMIT      	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI+AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_SIZE           	0x0000000018ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_LIMIT          	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI+AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_SIZE          	0x0000000010ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_LIMIT         	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI+AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_SIZE           	0x0000000008ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_LIMIT          	AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI+AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_SIZE     	0x0000000018ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_LIMIT    	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI+AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_SIZE    	0x0000000010ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_LIMIT   	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI+AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_SIZE     	0x0000000008ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_LIMIT    	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI+AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_SIZE     	0x0000000018ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_LIMIT    	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI+AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI         	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_SIZE    	0x0000000010ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_LIMIT   	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI+AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI          	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_SIZE     	0x0000000008ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_LIMIT    	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI+AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_SIZE           	0x0000000018ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_LIMIT          	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI+AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_SIZE          	0x0000000010ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_LIMIT         	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI+AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_SIZE           	0x0000000008ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_LIMIT          	AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI+AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_SIZE  	0x0000000018ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_LIMIT 	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI+AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_SIZE 	0x0000000010ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_LIMIT	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI+AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_SIZE  	0x0000000008ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_LIMIT 	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI+AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_SIZE  	0x0000000018ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_LIMIT 	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI+AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI      	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_SIZE 	0x0000000010ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_LIMIT	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI+AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI       	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_SIZE  	0x0000000008ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_LIMIT 	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI+AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_SIZE           	0x0000000018ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_LIMIT          	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI+AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI               	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_SIZE          	0x0000000010ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_LIMIT         	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI+AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_SIZE-1
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI                	(AR_PI_BASE+0x0000000000ull)
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_SIZE           	0x0000000008ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_LIMIT          	AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI+AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_SIZE-1
#define AR_PI_ERR_FLG                                          	(AR_PI_BASE+0x0000000100ull)
#define AR_PI_ERR_FLG_SIZE                                     	0x0000000008ull
#define AR_PI_ERR_FLG_LIMIT                                    	AR_PI_ERR_FLG+AR_PI_ERR_FLG_SIZE-1
#define AR_PI_ERR_CLR                                          	(AR_PI_BASE+0x0000000108ull)
#define AR_PI_ERR_CLR_SIZE                                     	0x0000000008ull
#define AR_PI_ERR_CLR_LIMIT                                    	AR_PI_ERR_CLR+AR_PI_ERR_CLR_SIZE-1
#define AR_PI_ERR_HSS_MSK                                      	(AR_PI_BASE+0x0000000110ull)
#define AR_PI_ERR_HSS_MSK_SIZE                                 	0x0000000008ull
#define AR_PI_ERR_HSS_MSK_LIMIT                                	AR_PI_ERR_HSS_MSK+AR_PI_ERR_HSS_MSK_SIZE-1
#define AR_PI_ERR_OS_MSK                                       	(AR_PI_BASE+0x0000000118ull)
#define AR_PI_ERR_OS_MSK_SIZE                                  	0x0000000008ull
#define AR_PI_ERR_OS_MSK_LIMIT                                 	AR_PI_ERR_OS_MSK+AR_PI_ERR_OS_MSK_SIZE-1
#define AR_PI_ERR_FIRST_FLG                                    	(AR_PI_BASE+0x0000000120ull)
#define AR_PI_ERR_FIRST_FLG_SIZE                               	0x0000000008ull
#define AR_PI_ERR_FIRST_FLG_LIMIT                              	AR_PI_ERR_FIRST_FLG+AR_PI_ERR_FIRST_FLG_SIZE-1
#define AR_PI_CFG_PMI_CFG                                      	(AR_PI_BASE+0x0000000400ull)
#define AR_PI_CFG_PMI_CFG_SIZE                                 	0x0000000008ull
#define AR_PI_CFG_PMI_CFG_LIMIT                                	AR_PI_CFG_PMI_CFG+AR_PI_CFG_PMI_CFG_SIZE-1
#define AR_PI_CFG_PMI_ATTR_CTL                                 	(AR_PI_BASE+0x0000000408ull)
#define AR_PI_CFG_PMI_ATTR_CTL_SIZE                            	0x0000000008ull
#define AR_PI_CFG_PMI_ATTR_CTL_LIMIT                           	AR_PI_CFG_PMI_ATTR_CTL+AR_PI_CFG_PMI_ATTR_CTL_SIZE-1
#define AR_PI_CFG_PMI_TCG_CFG                                  	(AR_PI_BASE+0x0000000410ull)
#define AR_PI_CFG_PMI_TCG_CFG_SIZE                             	0x0000000008ull
#define AR_PI_CFG_PMI_TCG_CFG_LIMIT                            	AR_PI_CFG_PMI_TCG_CFG+AR_PI_CFG_PMI_TCG_CFG_SIZE-1
#define AR_PI_CFG_PMI_TCG_MAP                                  	(AR_PI_BASE+0x0000000418ull)
#define AR_PI_CFG_PMI_TCG_MAP_SIZE                             	0x0000000008ull
#define AR_PI_CFG_PMI_TCG_MAP_LIMIT                            	AR_PI_CFG_PMI_TCG_MAP+AR_PI_CFG_PMI_TCG_MAP_SIZE-1
#define AR_PI_CFG_PMI_SCRUB                                    	(AR_PI_BASE+0x00000004e0ull)
#define AR_PI_CFG_PMI_SCRUB_SIZE                               	0x0000000008ull
#define AR_PI_CFG_PMI_SCRUB_LIMIT                              	AR_PI_CFG_PMI_SCRUB+AR_PI_CFG_PMI_SCRUB_SIZE-1
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE                            	(AR_PI_BASE+0x00000004e8ull)
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_SIZE                       	0x0000000008ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_LIMIT                      	AR_PI_CFG_PMI_TRAFFIC_SHAPE+AR_PI_CFG_PMI_TRAFFIC_SHAPE_SIZE-1
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS                          	(AR_PI_BASE+0x00000004f0ull)
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_SIZE                     	0x0000000008ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_LIMIT                    	AR_PI_PMI_DBG_ERRINJ_REQTRANS+AR_PI_PMI_DBG_ERRINJ_REQTRANS_SIZE-1
#define AR_PI_PMI_DBG_ERRINJ_PRSP                              	(AR_PI_BASE+0x00000004f8ull)
#define AR_PI_PMI_DBG_ERRINJ_PRSP_SIZE                         	0x0000000008ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_LIMIT                        	AR_PI_PMI_DBG_ERRINJ_PRSP+AR_PI_PMI_DBG_ERRINJ_PRSP_SIZE-1
#define AR_PI_PMI_ERR_FLG                                      	(AR_PI_BASE+0x0000000500ull)
#define AR_PI_PMI_ERR_FLG_SIZE                                 	0x0000000008ull
#define AR_PI_PMI_ERR_FLG_LIMIT                                	AR_PI_PMI_ERR_FLG+AR_PI_PMI_ERR_FLG_SIZE-1
#define AR_PI_PMI_ERR_CLR                                      	(AR_PI_BASE+0x0000000508ull)
#define AR_PI_PMI_ERR_CLR_SIZE                                 	0x0000000008ull
#define AR_PI_PMI_ERR_CLR_LIMIT                                	AR_PI_PMI_ERR_CLR+AR_PI_PMI_ERR_CLR_SIZE-1
#define AR_PI_PMI_ERR_HSS_MSK                                  	(AR_PI_BASE+0x0000000510ull)
#define AR_PI_PMI_ERR_HSS_MSK_SIZE                             	0x0000000008ull
#define AR_PI_PMI_ERR_HSS_MSK_LIMIT                            	AR_PI_PMI_ERR_HSS_MSK+AR_PI_PMI_ERR_HSS_MSK_SIZE-1
#define AR_PI_PMI_ERR_OS_MSK                                   	(AR_PI_BASE+0x0000000518ull)
#define AR_PI_PMI_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_PI_PMI_ERR_OS_MSK_LIMIT                             	AR_PI_PMI_ERR_OS_MSK+AR_PI_PMI_ERR_OS_MSK_SIZE-1
#define AR_PI_PMI_ERR_FIRST_FLG                                	(AR_PI_BASE+0x0000000520ull)
#define AR_PI_PMI_ERR_FIRST_FLG_SIZE                           	0x0000000008ull
#define AR_PI_PMI_ERR_FIRST_FLG_LIMIT                          	AR_PI_PMI_ERR_FIRST_FLG+AR_PI_PMI_ERR_FIRST_FLG_SIZE-1
#define AR_PI_PMI_FIFO_ERR_FLG                                 	(AR_PI_BASE+0x0000000528ull)
#define AR_PI_PMI_FIFO_ERR_FLG_SIZE                            	0x0000000008ull
#define AR_PI_PMI_FIFO_ERR_FLG_LIMIT                           	AR_PI_PMI_FIFO_ERR_FLG+AR_PI_PMI_FIFO_ERR_FLG_SIZE-1
#define AR_PI_PMI_FIFO_ERR_CLR                                 	(AR_PI_BASE+0x0000000530ull)
#define AR_PI_PMI_FIFO_ERR_CLR_SIZE                            	0x0000000008ull
#define AR_PI_PMI_FIFO_ERR_CLR_LIMIT                           	AR_PI_PMI_FIFO_ERR_CLR+AR_PI_PMI_FIFO_ERR_CLR_SIZE-1
#define AR_PI_PMI_FIFO_ERR_HSS_MSK                             	(AR_PI_BASE+0x0000000538ull)
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_SIZE                        	0x0000000008ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_LIMIT                       	AR_PI_PMI_FIFO_ERR_HSS_MSK+AR_PI_PMI_FIFO_ERR_HSS_MSK_SIZE-1
#define AR_PI_PMI_FIFO_ERR_OS_MSK                              	(AR_PI_BASE+0x0000000540ull)
#define AR_PI_PMI_FIFO_ERR_OS_MSK_SIZE                         	0x0000000008ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_LIMIT                        	AR_PI_PMI_FIFO_ERR_OS_MSK+AR_PI_PMI_FIFO_ERR_OS_MSK_SIZE-1
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG                           	(AR_PI_BASE+0x0000000548ull)
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_SIZE                      	0x0000000008ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_LIMIT                     	AR_PI_PMI_FIFO_ERR_FIRST_FLG+AR_PI_PMI_FIFO_ERR_FIRST_FLG_SIZE-1
#define AR_PI_PMI_MBE_ERR_INFO                                 	(AR_PI_BASE+0x0000000550ull)
#define AR_PI_PMI_MBE_ERR_INFO_SIZE                            	0x0000000008ull
#define AR_PI_PMI_MBE_ERR_INFO_LIMIT                           	AR_PI_PMI_MBE_ERR_INFO+AR_PI_PMI_MBE_ERR_INFO_SIZE-1
#define AR_PI_PMI_SBE_ERR_INFO                                 	(AR_PI_BASE+0x0000000558ull)
#define AR_PI_PMI_SBE_ERR_INFO_SIZE                            	0x0000000008ull
#define AR_PI_PMI_SBE_ERR_INFO_LIMIT                           	AR_PI_PMI_SBE_ERR_INFO+AR_PI_PMI_SBE_ERR_INFO_SIZE-1
#define AR_PI_PMI_PTID_STALL_DURATION                          	(AR_PI_BASE+0x0000000560ull)
#define AR_PI_PMI_PTID_STALL_DURATION_SIZE                     	0x0000000008ull
#define AR_PI_PMI_PTID_STALL_DURATION_LIMIT                    	AR_PI_PMI_PTID_STALL_DURATION+AR_PI_PMI_PTID_STALL_DURATION_SIZE-1
#define AR_PI_PMI_IRSP_STALL_DURATION                          	(AR_PI_BASE+0x0000000568ull)
#define AR_PI_PMI_IRSP_STALL_DURATION_SIZE                     	0x0000000008ull
#define AR_PI_PMI_IRSP_STALL_DURATION_LIMIT                    	AR_PI_PMI_IRSP_STALL_DURATION+AR_PI_PMI_IRSP_STALL_DURATION_SIZE-1
#define AR_PI_PMI_NRSP_STALL_DURATION                          	(AR_PI_BASE+0x0000000570ull)
#define AR_PI_PMI_NRSP_STALL_DURATION_SIZE                     	0x0000000008ull
#define AR_PI_PMI_NRSP_STALL_DURATION_LIMIT                    	AR_PI_PMI_NRSP_STALL_DURATION+AR_PI_PMI_NRSP_STALL_DURATION_SIZE-1
#define AR_PI_PII_CFG                                          	(AR_PI_BASE+0x0000000800ull)
#define AR_PI_PII_CFG_SIZE                                     	0x0000000008ull
#define AR_PI_PII_CFG_LIMIT                                    	AR_PI_PII_CFG+AR_PI_PII_CFG_SIZE-1
#define AR_PI_PII_DBG_ERRINJ_RAM                               	(AR_PI_BASE+0x0000000808ull)
#define AR_PI_PII_DBG_ERRINJ_RAM_SIZE                          	0x0000000008ull
#define AR_PI_PII_DBG_ERRINJ_RAM_LIMIT                         	AR_PI_PII_DBG_ERRINJ_RAM+AR_PI_PII_DBG_ERRINJ_RAM_SIZE-1
#define AR_PI_PII_ERR_FLG                                      	(AR_PI_BASE+0x0000000900ull)
#define AR_PI_PII_ERR_FLG_SIZE                                 	0x0000000008ull
#define AR_PI_PII_ERR_FLG_LIMIT                                	AR_PI_PII_ERR_FLG+AR_PI_PII_ERR_FLG_SIZE-1
#define AR_PI_PII_ERR_CLR                                      	(AR_PI_BASE+0x0000000908ull)
#define AR_PI_PII_ERR_CLR_SIZE                                 	0x0000000008ull
#define AR_PI_PII_ERR_CLR_LIMIT                                	AR_PI_PII_ERR_CLR+AR_PI_PII_ERR_CLR_SIZE-1
#define AR_PI_PII_ERR_HSS_MSK                                  	(AR_PI_BASE+0x0000000910ull)
#define AR_PI_PII_ERR_HSS_MSK_SIZE                             	0x0000000008ull
#define AR_PI_PII_ERR_HSS_MSK_LIMIT                            	AR_PI_PII_ERR_HSS_MSK+AR_PI_PII_ERR_HSS_MSK_SIZE-1
#define AR_PI_PII_ERR_OS_MSK                                   	(AR_PI_BASE+0x0000000918ull)
#define AR_PI_PII_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_PI_PII_ERR_OS_MSK_LIMIT                             	AR_PI_PII_ERR_OS_MSK+AR_PI_PII_ERR_OS_MSK_SIZE-1
#define AR_PI_PII_ERR_FIRST_FLG                                	(AR_PI_BASE+0x0000000920ull)
#define AR_PI_PII_ERR_FIRST_FLG_SIZE                           	0x0000000008ull
#define AR_PI_PII_ERR_FIRST_FLG_LIMIT                          	AR_PI_PII_ERR_FIRST_FLG+AR_PI_PII_ERR_FIRST_FLG_SIZE-1
#define AR_PI_PII_ERR_INFO_MBE                                 	(AR_PI_BASE+0x0000000928ull)
#define AR_PI_PII_ERR_INFO_MBE_SIZE                            	0x0000000008ull
#define AR_PI_PII_ERR_INFO_MBE_LIMIT                           	AR_PI_PII_ERR_INFO_MBE+AR_PI_PII_ERR_INFO_MBE_SIZE-1
#define AR_PI_PII_ERR_INFO_SBE                                 	(AR_PI_BASE+0x0000000930ull)
#define AR_PI_PII_ERR_INFO_SBE_SIZE                            	0x0000000008ull
#define AR_PI_PII_ERR_INFO_SBE_LIMIT                           	AR_PI_PII_ERR_INFO_SBE+AR_PI_PII_ERR_INFO_SBE_SIZE-1
#define AR_PI_PTI_CFG                                          	(AR_PI_BASE+0x0000000c00ull)
#define AR_PI_PTI_CFG_SIZE                                     	0x0000000008ull
#define AR_PI_PTI_CFG_LIMIT                                    	AR_PI_PTI_CFG+AR_PI_PTI_CFG_SIZE-1
#define AR_PI_PTI_DBG_ERRINJ_FIFO                              	(AR_PI_BASE+0x0000000c08ull)
#define AR_PI_PTI_DBG_ERRINJ_FIFO_SIZE                         	0x0000000008ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_LIMIT                        	AR_PI_PTI_DBG_ERRINJ_FIFO+AR_PI_PTI_DBG_ERRINJ_FIFO_SIZE-1
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON                       	(AR_PI_BASE+0x0000000c10ull)
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_SIZE                  	0x0000000008ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_LIMIT                 	AR_PI_PTI_DBG_ERRINJ_CMPL_POISON+AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_SIZE-1
#define AR_PI_PTI_ERR_FLG                                      	(AR_PI_BASE+0x0000000d00ull)
#define AR_PI_PTI_ERR_FLG_SIZE                                 	0x0000000008ull
#define AR_PI_PTI_ERR_FLG_LIMIT                                	AR_PI_PTI_ERR_FLG+AR_PI_PTI_ERR_FLG_SIZE-1
#define AR_PI_PTI_ERR_CLR                                      	(AR_PI_BASE+0x0000000d08ull)
#define AR_PI_PTI_ERR_CLR_SIZE                                 	0x0000000008ull
#define AR_PI_PTI_ERR_CLR_LIMIT                                	AR_PI_PTI_ERR_CLR+AR_PI_PTI_ERR_CLR_SIZE-1
#define AR_PI_PTI_ERR_HSS_MSK                                  	(AR_PI_BASE+0x0000000d10ull)
#define AR_PI_PTI_ERR_HSS_MSK_SIZE                             	0x0000000008ull
#define AR_PI_PTI_ERR_HSS_MSK_LIMIT                            	AR_PI_PTI_ERR_HSS_MSK+AR_PI_PTI_ERR_HSS_MSK_SIZE-1
#define AR_PI_PTI_ERR_OS_MSK                                   	(AR_PI_BASE+0x0000000d18ull)
#define AR_PI_PTI_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_PI_PTI_ERR_OS_MSK_LIMIT                             	AR_PI_PTI_ERR_OS_MSK+AR_PI_PTI_ERR_OS_MSK_SIZE-1
#define AR_PI_PTI_ERR_INFO_HSS_MSK                             	(AR_PI_BASE+0x0000000d20ull)
#define AR_PI_PTI_ERR_INFO_HSS_MSK_SIZE                        	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_LIMIT                       	AR_PI_PTI_ERR_INFO_HSS_MSK+AR_PI_PTI_ERR_INFO_HSS_MSK_SIZE-1
#define AR_PI_PTI_ERR_INFO_OS_MSK                              	(AR_PI_BASE+0x0000000d28ull)
#define AR_PI_PTI_ERR_INFO_OS_MSK_SIZE                         	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_LIMIT                        	AR_PI_PTI_ERR_INFO_OS_MSK+AR_PI_PTI_ERR_INFO_OS_MSK_SIZE-1
#define AR_PI_PTI_ERR_FIRST_FLG                                	(AR_PI_BASE+0x0000000d30ull)
#define AR_PI_PTI_ERR_FIRST_FLG_SIZE                           	0x0000000008ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIMIT                          	AR_PI_PTI_ERR_FIRST_FLG+AR_PI_PTI_ERR_FIRST_FLG_SIZE-1
#define AR_PI_PTI_ERR_INFO_MBE                                 	(AR_PI_BASE+0x0000000d38ull)
#define AR_PI_PTI_ERR_INFO_MBE_SIZE                            	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_MBE_LIMIT                           	AR_PI_PTI_ERR_INFO_MBE+AR_PI_PTI_ERR_INFO_MBE_SIZE-1
#define AR_PI_PTI_ERR_INFO_SBE                                 	(AR_PI_BASE+0x0000000d40ull)
#define AR_PI_PTI_ERR_INFO_SBE_SIZE                            	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_SBE_LIMIT                           	AR_PI_PTI_ERR_INFO_SBE+AR_PI_PTI_ERR_INFO_SBE_SIZE-1
#define AR_PI_PTI_ERR_INFO_HSS_MISC                            	(AR_PI_BASE+0x0000000d48ull)
#define AR_PI_PTI_ERR_INFO_HSS_MISC_SIZE                       	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_LIMIT                      	AR_PI_PTI_ERR_INFO_HSS_MISC+AR_PI_PTI_ERR_INFO_HSS_MISC_SIZE-1
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW                       	(AR_PI_BASE+0x0000000d50ull)
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_SIZE                  	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_LIMIT                 	AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW+AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_SIZE-1
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW                       	(AR_PI_BASE+0x0000000d58ull)
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_SIZE                  	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_LIMIT                 	AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW+AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_SIZE-1
#define AR_PI_PTI_ERR_INFO_OS_MISC                             	(AR_PI_BASE+0x0000000d60ull)
#define AR_PI_PTI_ERR_INFO_OS_MISC_SIZE                        	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_LIMIT                       	AR_PI_PTI_ERR_INFO_OS_MISC+AR_PI_PTI_ERR_INFO_OS_MISC_SIZE-1
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW                        	(AR_PI_BASE+0x0000000d68ull)
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_SIZE                   	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_LIMIT                  	AR_PI_PTI_ERR_INFO_OS_DESC_LSQW+AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_SIZE-1
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW                        	(AR_PI_BASE+0x0000000d70ull)
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_SIZE                   	0x0000000008ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_LIMIT                  	AR_PI_PTI_ERR_INFO_OS_DESC_MSQW+AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_SIZE-1
#define AR_PI_PTI_NIC_STALL_DURATION                           	(AR_PI_BASE+0x0000000d78ull)
#define AR_PI_PTI_NIC_STALL_DURATION_SIZE                      	0x0000000008ull
#define AR_PI_PTI_NIC_STALL_DURATION_LIMIT                     	AR_PI_PTI_NIC_STALL_DURATION+AR_PI_PTI_NIC_STALL_DURATION_SIZE-1
#define AR_PI_PTI_LB_STALL_DURATION                            	(AR_PI_BASE+0x0000000d80ull)
#define AR_PI_PTI_LB_STALL_DURATION_SIZE                       	0x0000000008ull
#define AR_PI_PTI_LB_STALL_DURATION_LIMIT                      	AR_PI_PTI_LB_STALL_DURATION+AR_PI_PTI_LB_STALL_DURATION_SIZE-1
#define AR_PI_PTI_ORF_STALL_DURATION                           	(AR_PI_BASE+0x0000000d88ull)
#define AR_PI_PTI_ORF_STALL_DURATION_SIZE                      	0x0000000008ull
#define AR_PI_PTI_ORF_STALL_DURATION_LIMIT                     	AR_PI_PTI_ORF_STALL_DURATION+AR_PI_PTI_ORF_STALL_DURATION_SIZE-1
#define AR_PI_PTI_HAL_STALL_DURATION                           	(AR_PI_BASE+0x0000000d90ull)
#define AR_PI_PTI_HAL_STALL_DURATION_SIZE                      	0x0000000008ull
#define AR_PI_PTI_HAL_STALL_DURATION_LIMIT                     	AR_PI_PTI_HAL_STALL_DURATION+AR_PI_PTI_HAL_STALL_DURATION_SIZE-1
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR                          	(AR_PI_BASE+0x0000001000ull)
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_SIZE                     	0x0000000008ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_LIMIT                    	AR_PI_PM_DBG_ERRINJ_CNTR_PERR+AR_PI_PM_DBG_ERRINJ_CNTR_PERR_SIZE-1
#define AR_PI_PM_ERR_INFO_CNTR_PERR                            	(AR_PI_BASE+0x0000001008ull)
#define AR_PI_PM_ERR_INFO_CNTR_PERR_SIZE                       	0x0000000008ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_LIMIT                      	AR_PI_PM_ERR_INFO_CNTR_PERR+AR_PI_PM_ERR_INFO_CNTR_PERR_SIZE-1
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT                        	(AR_PI_BASE+0x0000001100ull)
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_SIZE                   	0x0000000008ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_LIMIT                  	AR_PI_PM_ERR_INFO_CNTR_PERR_CNT+AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_SIZE-1
#define AR_PI_PM_EVENT_CNTR_CTRL                               	(AR_PI_BASE+0x0000001108ull)
#define AR_PI_PM_EVENT_CNTR_CTRL_SIZE                          	0x0000000008ull
#define AR_PI_PM_EVENT_CNTR_CTRL_LIMIT                         	AR_PI_PM_EVENT_CNTR_CTRL+AR_PI_PM_EVENT_CNTR_CTRL_SIZE-1
#define AR_PI_STS_F0_MSI_X_PBA                                 	(AR_PI_BASE+0x0000003000ull)
#define AR_PI_STS_F0_MSI_X_PBA_SIZE                            	0x0000000008ull
#define AR_PI_STS_F0_MSI_X_PBA_LIMIT                           	AR_PI_STS_F0_MSI_X_PBA+AR_PI_STS_F0_MSI_X_PBA_SIZE-1
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS                          	(AR_PI_BASE+0x0000003100ull)
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_SIZE                     	0x0000000008ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_LIMIT                    	AR_PI_STS_F0_MSI_X_IRQ_STATUS+AR_PI_STS_F0_MSI_X_IRQ_STATUS_SIZE-1
#define AR_PI_STS_F1_MSI_X_PBA                                 	(AR_PI_BASE+0x0000005000ull)
#define AR_PI_STS_F1_MSI_X_PBA_SIZE                            	0x0000000008ull
#define AR_PI_STS_F1_MSI_X_PBA_LIMIT                           	AR_PI_STS_F1_MSI_X_PBA+AR_PI_STS_F1_MSI_X_PBA_SIZE-1
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS                          	(AR_PI_BASE+0x0000005100ull)
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_SIZE                     	0x0000000008ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_LIMIT                    	AR_PI_STS_F1_MSI_X_IRQ_STATUS+AR_PI_STS_F1_MSI_X_IRQ_STATUS_SIZE-1
#define AR_PI_STS_F2_MSI_X_PBA                                 	(AR_PI_BASE+0x0000007000ull)
#define AR_PI_STS_F2_MSI_X_PBA_SIZE                            	0x0000000008ull
#define AR_PI_STS_F2_MSI_X_PBA_LIMIT                           	AR_PI_STS_F2_MSI_X_PBA+AR_PI_STS_F2_MSI_X_PBA_SIZE-1
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS                          	(AR_PI_BASE+0x0000007100ull)
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_SIZE                     	0x0000000008ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_LIMIT                    	AR_PI_STS_F2_MSI_X_IRQ_STATUS+AR_PI_STS_F2_MSI_X_IRQ_STATUS_SIZE-1
#define AR_PI_STS_F3_MSI_X_PBA                                 	(AR_PI_BASE+0x0000009000ull)
#define AR_PI_STS_F3_MSI_X_PBA_SIZE                            	0x0000000008ull
#define AR_PI_STS_F3_MSI_X_PBA_LIMIT                           	AR_PI_STS_F3_MSI_X_PBA+AR_PI_STS_F3_MSI_X_PBA_SIZE-1
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS                          	(AR_PI_BASE+0x0000009100ull)
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_SIZE                     	0x0000000008ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_LIMIT                    	AR_PI_STS_F3_MSI_X_IRQ_STATUS+AR_PI_STS_F3_MSI_X_IRQ_STATUS_SIZE-1

/*
 *  AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_MASK	0x0000000000020000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK	0x0000000000010000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_MASK	0x0000000000008000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_MASK  	0x0000000000004000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_MASK     	0x0000000000002000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK	0x0000000000001000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_MASK	0x0000000000000800ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK	0x0000000000000400ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK	0x0000000000000200ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK	0x0000000000000100ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_MASK	0x0000000000000080ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_MASK 	0x0000000000000040ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_MASK	0x0000000000000020ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_MASK	0x0000000000000010ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK	0x000000000000000cull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK	0x0000000000000003ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_BP	17
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP	16
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_BP 	15
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_BP    	14
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_BP       	13
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP	12
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_BP	11
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP	10
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP	9
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP	8
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_BP  	7
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_BP   	6
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_BP 	5
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_BP  	4
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP	0
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_QW 	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_QW    	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_QW       	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_QW  	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_QW   	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_QW 	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_QW  	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_MASK    	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_BP      	0
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_QW      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_MASK      	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_BP        	0
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK	0x0000000000020000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK	0x0000000000010000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_MASK	0x000000000000c000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_MASK	0x0000000000003000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK	0x0000000000000fc0ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK	0x000000000000003full
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP	17
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP	16
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_BP	14
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_BP	12
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP	6
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP	0
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_QW	2
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP	0
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_MASK    	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_BP      	0
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_MASK	0x0000000000020000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK	0x0000000000010000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_MASK	0x0000000000008000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_MASK  	0x0000000000004000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_MASK     	0x0000000000002000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK	0x0000000000001000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_MASK	0x0000000000000800ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK	0x0000000000000400ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK	0x0000000000000200ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK	0x0000000000000100ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_MASK	0x0000000000000080ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_MASK 	0x0000000000000040ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_MASK	0x0000000000000020ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_MASK	0x0000000000000010ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK	0x000000000000000cull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK	0x0000000000000003ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_BP	17
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP	16
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_BP 	15
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_BP    	14
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_BP       	13
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP	12
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_BP	11
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP	10
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP	9
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP	8
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_BP  	7
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_BP   	6
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_BP 	5
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_BP  	4
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP	0
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_QW 	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_QW    	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_QW       	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_QW  	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_QW   	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_QW 	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_QW  	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_MASK    	0xffffffff00000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_MASK    	0x00000000ffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_BP      	32
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_BP      	0
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_QW      	1
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_QW      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_MASK     	0xffffffff00000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_MASK      	0x00000000ffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_BP       	32
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_BP        	0
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_QW       	0
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_MASK	0x0000000000020000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK	0x0000000000010000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_MASK	0x0000000000008000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_MASK  	0x0000000000004000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_MASK     	0x0000000000002000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK	0x0000000000001000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_MASK	0x0000000000000800ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK	0x0000000000000400ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK	0x0000000000000200ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK	0x0000000000000100ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_MASK	0x0000000000000080ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_MASK 	0x0000000000000040ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_MASK	0x0000000000000020ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_MASK	0x0000000000000010ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK	0x000000000000000cull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK	0x0000000000000003ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_BP	17
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP	16
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_BP 	15
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_BP    	14
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_BP       	13
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP	12
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_BP	11
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP	10
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP	9
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP	8
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_BP  	7
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_BP   	6
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_BP 	5
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_BP  	4
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP	0
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_QW 	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_QW    	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_QW       	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_QW  	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_QW   	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_QW 	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_QW  	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_MASK    	0xffffffff00000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_MASK    	0x00000000ffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_BP      	32
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_BP      	0
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_QW      	1
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_QW      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_MASK     	0xffffffff00000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_MASK      	0x00000000ffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_BP       	32
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_BP        	0
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_QW       	0
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_MASK	0x0000000000020000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK	0x0000000000010000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_MASK	0x0000000000008000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_MASK  	0x0000000000004000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_MASK     	0x0000000000002000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK	0x0000000000001000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_MASK	0x0000000000000800ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK	0x0000000000000400ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK	0x0000000000000200ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK	0x0000000000000100ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_MASK	0x0000000000000080ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_MASK 	0x0000000000000040ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_MASK	0x0000000000000020ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_MASK	0x0000000000000010ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK	0x000000000000000cull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK	0x0000000000000003ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_BP	17
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP	16
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_BP 	15
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_BP    	14
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_BP       	13
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP	12
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_BP	11
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP	10
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP	9
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP	8
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_BP  	7
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_BP   	6
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_BP 	5
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_BP  	4
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP	0
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_QW 	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_QW    	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_QW       	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_QW  	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_QW   	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_QW 	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_QW  	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_MASK    	0xffffffff00000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_MASK    	0x00000000ffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_BP      	32
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_BP      	0
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_QW      	1
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_QW      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_MASK     	0xffffffff00000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_MASK      	0x00000000ffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_BP       	32
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_BP        	0
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_QW       	0
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK	0x0000000000020000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK	0x0000000000010000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_MASK	0x000000000000c000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_MASK	0x0000000000003000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_MASK   	0x0000000000000800ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK	0x00000000000007c0ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_MASK   	0x0000000000000020ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK	0x000000000000001full
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP	17
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP	16
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_BP	14
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_BP	12
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_BP     	11
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP	6
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_BP     	5
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP	0
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_QW     	2
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_QW	2
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_QW     	2
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP	0
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_MASK   	0xffffffff00000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_MASK    	0x00000000ffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_BP     	32
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_BP      	0
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_QW     	0
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK	0x0000000000020000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK	0x0000000000010000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_MASK	0x000000000000c000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_MASK	0x0000000000003000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_MASK   	0x0000000000000800ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK	0x00000000000007c0ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_MASK   	0x0000000000000020ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK	0x000000000000001full
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP	17
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP	16
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_BP	14
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_BP	12
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_BP     	11
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP	6
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_BP     	5
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP	0
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_QW     	2
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_QW	2
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_QW     	2
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP	0
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_MASK   	0xffffffff00000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_MASK    	0x00000000ffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_BP     	32
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_BP      	0
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_QW     	0
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK	0x0000000000020000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK	0x0000000000010000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_MASK	0x000000000000c000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_MASK	0x0000000000003000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_MASK   	0x0000000000000800ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK	0x00000000000007c0ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_MASK   	0x0000000000000020ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK	0x000000000000001full
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP	17
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP	16
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_BP	14
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_BP	12
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_BP     	11
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP	6
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_BP     	5
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP	0
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_QW     	2
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_QW	2
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_QW     	2
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP	0
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_MASK   	0xffffffff00000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_MASK    	0x00000000ffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_BP     	32
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_BP      	0
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_QW     	0
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_MASK	0x000000000003ffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_BP  	0
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_MASK	0xffffe00000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK	0x0000100000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK	0x0000080000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK	0x0000040000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK	0x0000020000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK	0x0000010000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK	0x0000008000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK	0x0000004000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK	0x0000002000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK	0x0000001000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK	0x0000000800000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK	0x0000000400000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK	0x0000000200000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK	0x0000000100000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_MASK 	0x00000000c0000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_MASK	0x000000003fffff00ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK	0x00000000000000ffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_BP 	45
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP	44
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_BP	43
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_BP	42
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_BP	41
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_BP	40
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP	39
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP	38
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP	37
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP	36
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP	35
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP	34
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP	33
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP	32
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_BP   	30
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_BP	8
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP	0
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_QW 	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_QW   	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_QW	1
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_BP	0
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_MASK	0x000000000003ffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_BP 	0
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_QW 	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_MASK	0xffffe00000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK	0x0000100000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK	0x0000080000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK	0x0000040000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK	0x0000020000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK	0x0000010000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK	0x0000008000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK	0x0000004000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK	0x0000002000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK	0x0000001000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK	0x0000000800000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK	0x0000000400000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK	0x0000000200000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK	0x0000000100000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_MASK	0x00000000c0000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_MASK	0x000000003fffff00ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK	0x00000000000000ffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_BP	45
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP	44
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_BP	43
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_BP	42
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_BP	41
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_BP	40
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP	39
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP	38
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP	37
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP	36
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP	35
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP	34
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP	33
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP	32
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_BP  	30
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_BP	8
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP	0
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_QW  	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_QW	1
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_BP	0
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_MASK	0x0000000000020000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_MASK   	0x000000000001ffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_BP	17
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_BP     	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_QW	2
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_QW     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_MASK  	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_BP    	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_QW    	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_MASK   	0xff00000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_MASK	0x00ffff0000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_MASK    	0x000000e000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK	0x0000001000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK	0x0000000800000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_MASK	0x0000000400000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK	0x0000000200000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK	0x0000000100000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_MASK	0x0000000080000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_MASK	0x0000000040000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_MASK	0x0000000020000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_MASK	0x0000000010000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_MASK	0x0000000008000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_MASK	0x0000000004000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_MASK	0x0000000002000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_MASK	0x0000000001000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_MASK	0x0000000000800000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_MASK	0x0000000000400000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_MASK	0x0000000000200000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_MASK	0x0000000000100000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_MASK	0x00000000000f0000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_MASK	0x000000000000ff00ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_MASK	0x00000000000000ffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_BP     	56
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_BP	40
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_BP      	37
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP	36
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP	35
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_BP	34
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP	33
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP	32
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_BP	31
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_BP	30
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_BP	29
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_BP	28
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_BP	27
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_BP	26
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_BP	25
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_BP	24
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_BP	23
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_BP	22
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_BP	21
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_BP	20
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_BP	16
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_BP	8
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_BP	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_QW     	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_QW      	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_QW	0
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_MASK	0x0000000000020000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_MASK    	0x000000000001ffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_BP	17
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_BP      	0
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_QW	2
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_QW      	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_MASK   	0xf000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK	0x0800000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK	0x0400000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK	0x0200000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK	0x0100000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_MASK    	0x0080000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_MASK	0x0040000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_MASK	0x0030000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_MASK    	0x000e000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_MASK	0x0001ff0000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_MASK	0x000000ff00000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_MASK	0x00000000ffffffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_BP     	60
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP	59
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP	58
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP	57
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP	56
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_BP      	55
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_BP	54
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_BP	52
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_BP      	49
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_BP	40
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_BP	32
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_BP	0
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_QW     	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_QW	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_QW	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_QW	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_QW	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_QW      	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_QW	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_QW	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_QW      	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_QW	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_QW	1
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_MASK	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_BP	0
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_MASK            	0x000000000003ffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_BP              	0
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_MASK           	0xffffffffffffffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_BP             	0
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_MASK            	0xffffffffffffe000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_MASK  	0x0000000000001000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_MASK              	0x0000000000000800ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_MASK       	0x0000000000000700ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_MASK               	0x00000000000000e0ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_MASK    	0x000000000000001full
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_BP              	13
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_BP    	12
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_BP                	11
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_BP         	8
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_BP                 	5
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_BP      	0
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_QW              	0
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_QW    	0
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_QW                	0
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_QW         	0
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_QW                 	0
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII DEFINES
 */
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_MASK	0x000000000003ffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_BP  	0
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII DEFINES
 */
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_MASK	0xfffffff000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_MASK	0x0000000800000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_MASK	0x0000000400000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_MASK	0x0000000200000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_MASK	0x0000000100000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_MASK 	0x00000000c0000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_MASK	0x000000003fffff00ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_MASK 	0x00000000000000ffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_BP 	36
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_BP	35
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_BP	34
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_BP	33
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_BP	32
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_BP   	30
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_BP	8
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_BP   	0
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_QW 	1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_QW	1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_QW	1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_QW	1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_QW	1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_QW   	1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_QW	1
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII DEFINES
 */
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_BP	0
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_MASK	0x0000000020000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_MASK	0x0000000010000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_MASK           	0x000000000f800000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_MASK	0x0000000000400000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_MASK	0x0000000000200000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_MASK	0x0000000000100000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK	0x00000000000f0000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK	0x000000000000ffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_BP	29
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_BP	28
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_BP             	23
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_BP  	22
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_BP  	21
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_BP  	20
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP  	16
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_QW	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_QW	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_QW             	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_QW  	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_QW  	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_QW  	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_QW  	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_MASK          	0x0000000038000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_MASK          	0x0000000004000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_MASK          	0x0000000002000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_MASK     	0x0000000001c00000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_MASK      	0x0000000000300000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_MASK         	0x0000000000080000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_MASK      	0x0000000000070000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_MASK  	0x000000000000ffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_BP            	27
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_BP            	26
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_BP            	25
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_BP       	22
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_BP        	20
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_BP           	19
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_BP        	16
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_BP    	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_QW            	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_QW            	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_QW            	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_QW       	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_QW        	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_QW           	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_QW        	2
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_QW    	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_MASK 	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_BP   	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_MASK  	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_BP    	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_MASK          	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_BP            	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_MASK         	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_BP           	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_MASK          	0xfffffffffff00000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_MASK      	0x0000000000080000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_MASK         	0x0000000000040000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_MASK         	0x0000000000030000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_MASK          	0x000000000000e000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK	0x0000000000001c00ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK	0x0000000000000380ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK	0x0000000000000078ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_MASK	0x0000000000000007ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_BP            	20
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_BP        	19
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_BP           	18
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_BP           	16
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_BP            	13
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP	10
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP	7
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP  	3
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_BP  	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_QW            	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_QW        	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_QW           	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_QW           	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_QW            	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_QW	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_QW	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_QW  	0
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_QW  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_MASK 	0x0000000020000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_MASK  	0x0000000010000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_MASK    	0x0000000008000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_MASK	0x0000000004000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_MASK  	0x0000000003800000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_MASK 	0x0000000000600000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_MASK     	0x0000000000100000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_MASK     	0x0000000000080000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_MASK  	0x0000000000070000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_MASK	0x000000000000ffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_BP   	29
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_BP    	28
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_BP      	27
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_BP	26
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_BP    	23
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_BP   	21
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_BP       	20
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_BP       	19
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_BP    	16
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_QW   	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_QW    	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_QW      	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_QW	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_QW    	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_QW   	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_QW       	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_QW       	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_QW    	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_MASK      	0x0000000020000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_MASK	0x000000001fe00000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_MASK	0x0000000000100000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_MASK	0x0000000000080000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_MASK 	0x0000000000040000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_MASK	0x0000000000038000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_MASK	0x0000000000006000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_MASK	0x0000000000001ff0ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_MASK  	0x000000000000000cull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_MASK    	0x0000000000000002ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_MASK	0x0000000000000001ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_BP        	29
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_BP	21
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_BP 	20
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_BP 	19
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_BP   	18
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_BP  	15
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_BP  	13
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_BP	4
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_BP    	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_BP      	1
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_QW        	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_QW	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_QW 	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_QW 	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_QW   	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_QW  	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_QW  	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_QW	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_QW    	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_QW      	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK	0x0000000020000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK	0x0000000010000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_MASK     	0x0000000008000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_MASK    	0x0000000004000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_MASK    	0x0000000002000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_MASK  	0x0000000001000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_MASK  	0x0000000000c00000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_MASK	0x0000000000380000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_MASK	0x0000000000040000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_MASK	0x0000000000030000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_MASK	0x000000000000ffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP  	29
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_BP	28
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_BP       	27
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_BP      	26
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_BP      	25
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_BP    	24
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_BP    	22
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_BP  	19
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_BP	18
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_BP	16
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_QW  	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_QW	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_QW       	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_QW      	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_QW      	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_QW    	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_QW    	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_QW  	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_QW	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_QW	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK	0x0000000020000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK	0x0000000010000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_MASK     	0x0000000008000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_MASK    	0x0000000004000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_MASK    	0x0000000002000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_MASK	0x0000000001ff0000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_MASK	0x000000000000ffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP  	29
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_BP	28
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_BP       	27
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_BP      	26
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_BP      	25
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_BP	16
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_QW  	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_QW	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_QW       	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_QW      	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_QW      	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_QW	2
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_BP	0
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_MASK	0x0000000030000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_MASK           	0x0000000008000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK	0x0000000007f80000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_MASK          	0x0000000000040000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_MASK	0x0000000000030000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK	0x000000000000ffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_BP	28
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_BP             	27
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP	19
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_BP            	18
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_BP  	16
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_QW	2
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_QW             	2
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_QW	2
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_QW            	2
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_QW  	2
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_MASK           	0x0000000038000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK	0x0000000007f80000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_MASK          	0x0000000000040000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_MASK          	0x000000000003ffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_BP             	27
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP	19
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_BP            	18
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_BP            	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_QW             	2
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_QW	2
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_QW            	2
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_MASK         	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_BP           	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_MASK          	0xfffffff000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_MASK              	0x0000000800000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_MASK   	0x0000000400000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_MASK        	0x0000000200000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_MASK        	0x0000000100000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_MASK        	0x0000000080000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_MASK         	0x0000000040000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_MASK         	0x0000000020000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_MASK     	0x000000001f000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_MASK     	0x0000000000f00000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_MASK   	0x00000000000fffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_BP            	36
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_BP                	35
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_BP     	34
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_BP          	33
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_BP          	32
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_BP          	31
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_BP           	30
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_BP           	29
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_BP       	24
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_BP       	20
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_BP     	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_QW            	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_QW                	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_QW     	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_QW          	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_QW          	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_QW          	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_QW           	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_QW           	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_QW       	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_QW       	0
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_QW     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK	0x0000000020000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_MASK         	0x0000000010000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_MASK      	0x000000000f000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_MASK          	0x0000000000800000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_MASK           	0x0000000000400000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_MASK	0x0000000000380000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_MASK    	0x0000000000040000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_MASK           	0x0000000000020000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK	0x0000000000010000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_MASK	0x000000000000ffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP	29
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_BP           	28
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_BP        	24
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_BP            	23
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_BP             	22
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_BP	19
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_BP      	18
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_BP             	17
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP	16
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_BP  	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_QW	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_QW           	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_QW        	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_QW            	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_QW             	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_QW	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_QW      	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_QW             	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_QW	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_MASK 	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_BP   	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_MASK  	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_BP    	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_MASK         	0x0000000020000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_MASK	0x000000001ff00000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_MASK	0x00000000000c0000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_MASK	0x0000000000020000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK	0x0000000000010000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_MASK	0x000000000000ffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_BP           	29
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_BP	20
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_BP	18
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_BP	17
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP	16
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_BP 	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_QW           	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_QW	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_QW	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_QW	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_QW	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_QW 	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_BP 	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_QW 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_BP  	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_QW  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK	0x0000000020000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_MASK         	0x0000000010000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_MASK          	0x000000000fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP	29
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_BP           	28
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_BP            	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_QW	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_QW           	2
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_MASK         	0xc000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_MASK	0x3fffffffc0000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_MASK      	0x0000000020000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_MASK 	0x000000001c000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_MASK     	0x0000000002000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_MASK	0x0000000001c00000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_MASK             	0x0000000000200000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_MASK         	0x00000000001c0000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_MASK        	0x0000000000030000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_MASK   	0x000000000000ff00ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK 	0x00000000000000ffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_BP           	62
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_BP  	30
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_BP        	29
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_BP   	26
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_BP       	25
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_BP  	22
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_BP               	21
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_BP           	18
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_BP          	16
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_BP     	8
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_BP   	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_QW           	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_QW  	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_QW        	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_QW   	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_QW       	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_QW  	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_QW               	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_QW           	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_QW          	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_QW     	1
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK  	0xf000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_MASK     	0x0ff0000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_MASK   	0x000fff0000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK	0x000000ff00000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK	0x00000000fff00000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK	0x00000000000ff000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK	0x0000000000000fffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_BP    	60
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_BP       	52
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_BP     	40
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP	32
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP	20
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP	12
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_QW    	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_QW       	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_QW     	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_QW	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_QW	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_QW	0
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_MASK	0x000000003ffc0000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_MASK  	0x0000000000030000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_MASK	0x000000000000ffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_BP	18
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_BP    	16
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_BP	0
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_QW	2
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_QW    	2
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_BP	0
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_BP	0
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK      	0x0000000020000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK    	0x0000000010000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_MASK         	0x0000000008000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_MASK        	0x0000000004000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_MASK           	0x0000000003800000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK       	0x0000000000400000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK     	0x0000000000200000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_MASK        	0x0000000000100000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_MASK        	0x0000000000080000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_MASK          	0x0000000000040000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_MASK          	0x0000000000020000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_MASK        	0x0000000000010000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_MASK  	0x000000000000ffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP        	29
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP      	28
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_BP           	27
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_BP          	26
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_BP             	23
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_BP         	22
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP       	21
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_BP          	20
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_BP          	19
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_BP            	18
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_BP            	17
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_BP          	16
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_BP    	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_QW        	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_QW      	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_QW           	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_QW             	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_QW         	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_QW       	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_QW            	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_QW            	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_QW    	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_MASK  	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_BP    	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_QW    	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_MASK   	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_BP     	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_QW     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK      	0x0000000020000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK    	0x0000000010000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_MASK         	0x0000000008000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_MASK        	0x0000000004000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_MASK           	0x0000000003800000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK       	0x0000000000400000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK     	0x0000000000200000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_MASK        	0x0000000000100000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_MASK        	0x0000000000080000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_MASK          	0x0000000000040000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_MASK          	0x0000000000020000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_MASK        	0x0000000000010000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_MASK 	0x000000000000ffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP        	29
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP      	28
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_BP           	27
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_BP          	26
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_BP             	23
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_BP         	22
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP       	21
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_BP          	20
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_BP          	19
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_BP            	18
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_BP            	17
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_BP          	16
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_BP   	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_QW        	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_QW      	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_QW           	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_QW             	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_QW         	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_QW       	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_QW            	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_QW            	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_QW   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_BP  	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_QW  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_MASK 	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_BP   	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_QW   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK      	0x0000000020000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK    	0x0000000010000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_MASK         	0x0000000008000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_MASK        	0x0000000004000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_MASK         	0x0000000002000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_MASK       	0x0000000001000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_MASK   	0x0000000000800000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_MASK	0x0000000000400000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK       	0x0000000000200000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK     	0x0000000000100000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_MASK        	0x0000000000080000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_MASK        	0x0000000000040000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_MASK          	0x0000000000020000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_MASK          	0x0000000000010000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_MASK        	0x0000000000008000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_MASK           	0x0000000000007fffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP        	29
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP      	28
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_BP           	27
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_BP          	26
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_BP           	25
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_BP         	24
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_BP     	23
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_BP 	22
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_BP         	21
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP       	20
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_BP          	19
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_BP          	18
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_BP            	17
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_BP            	16
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_BP          	15
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_BP             	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_QW        	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_QW      	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_QW           	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_QW           	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_QW         	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_QW     	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_QW 	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_QW         	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_QW       	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_QW            	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_QW            	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_MASK          	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_BP            	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_MASK      	0xffffffff00000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_MASK     	0x00000000ffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_BP        	32
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_BP       	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_QW        	0
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_QW       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_MASK  	0x0000000020000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_MASK	0x0000000010000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_MASK          	0x000000000f000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_MASK      	0x0000000000800000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_MASK    	0x0000000000400000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_MASK        	0x0000000000200000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_MASK     	0x0000000000100000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_MASK      	0x0000000000080000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_MASK      	0x0000000000040000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_MASK      	0x0000000000020000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_MASK	0x0000000000010000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_MASK	0x000000000000ffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_BP    	29
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_BP  	28
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_BP            	24
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_BP        	23
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_BP      	22
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_BP          	21
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_BP       	20
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_BP        	19
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_BP        	18
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_BP        	17
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_BP 	16
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_BP  	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_QW    	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_QW  	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_QW            	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_QW        	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_QW      	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_QW          	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_QW       	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_QW        	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_QW        	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_QW        	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_QW 	2
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP 	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_QW 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_MASK          	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_BP            	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_MASK         	0xffffffffffffe000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_MASK      	0x0000000000001000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_MASK          	0x0000000000000800ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_MASK    	0x0000000000000700ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_MASK  	0x00000000000000ffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_BP           	13
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_BP        	12
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_BP            	11
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_BP      	8
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_BP    	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_QW           	1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_QW        	1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_QW            	1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_QW      	1
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_QW    	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_MASK     	0xffffffff00000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_MASK          	0x00000000fff00000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_MASK  	0x0000000000080000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_MASK	0x0000000000070000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_MASK  	0x000000000000ff00ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_MASK	0x00000000000000ffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_BP       	32
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_BP            	20
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_BP    	19
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_BP	16
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_BP    	8
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_BP 	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_QW       	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_QW            	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_QW    	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_QW	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_QW    	0
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_QW 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_MASK          	0x000000003fffff80ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK	0x0000000000000040ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK	0x0000000000000020ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_MASK	0x0000000000000010ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK	0x0000000000000008ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK	0x0000000000000004ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK	0x0000000000000002ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK	0x0000000000000001ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_BP            	7
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP	6
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP	5
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_BP	4
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP	3
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP	2
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_QW            	2
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_QW	2
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_QW	2
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_QW	2
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_QW	2
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_QW	2
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_QW	2
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK	0x8000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_MASK	0x4000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_MASK	0x2000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_MASK	0x1800000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_MASK	0x0600000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK	0x01c0000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_MASK	0x0030000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK	0x000e000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_MASK	0x0001000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK	0x0000800000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK	0x0000400000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK	0x0000200000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK	0x0000100000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_MASK	0x0000080000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK	0x0000040000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK	0x0000020000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK	0x0000010000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK	0x0000008000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK	0x0000004000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK	0x0000002000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK	0x0000001000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK	0x0000000800000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK	0x0000000400000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK	0x0000000200000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_MASK	0x0000000100000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK	0x0000000080000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK	0x0000000040000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK	0x0000000020000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK	0x0000000010000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_MASK	0x0000000008000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_MASK	0x0000000004000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_MASK	0x0000000002000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK	0x0000000001000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK	0x0000000000800000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK	0x0000000000400000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_MASK	0x0000000000300000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK	0x00000000000c0000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK	0x0000000000030000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_MASK          	0x000000000000ffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP	63
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_BP	62
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_BP	61
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_BP	59
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_BP	57
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP	54
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_BP	52
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP	49
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_BP	48
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP	47
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_BP	46
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP	45
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_BP	44
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_BP	43
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP	42
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP	41
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP	40
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP	39
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP	38
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP	37
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP	36
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP	35
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP	34
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP	33
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_BP	32
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP	31
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP	30
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP	29
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP	28
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_BP	27
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_BP	26
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_BP	25
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP	24
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP	23
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP	22
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_BP	20
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP	18
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_BP	16
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_BP            	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_QW	1
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_MASK	0xfe00000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_MASK	0x01ff000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_MASK	0x0000fe0000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_MASK	0x000001ff00000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_MASK	0x00000000ff000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_MASK	0x0000000000ff0000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_MASK	0x000000000000ff00ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_MASK	0x00000000000000ffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_BP	57
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_BP	48
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_BP	41
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_BP	32
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_BP	24
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_BP	16
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_BP	8
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_BP	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_QW	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_QW	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_QW	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_QW	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_QW	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_QW	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_QW	0
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_MASK          	0x000000003fffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_BP            	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_MASK         	0xffc0000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_MASK	0x0020000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_MASK	0x0010000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_MASK	0x0008000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_MASK	0x0006000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_MASK	0x0001800000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_MASK	0x0000600000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_MASK	0x0000180000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_MASK	0x0000060000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_MASK	0x0000018000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_MASK	0x0000004000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK	0x0000003fc0000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK	0x000000003fe00000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK	0x00000000001fe000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK	0x0000000000001ff0ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK	0x000000000000000full
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_BP           	54
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_BP	53
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_BP	52
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_BP	51
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_BP	49
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_BP	47
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_BP	45
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_BP	43
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_BP	41
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_BP	39
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_BP	38
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_BP	30
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_BP	21
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_BP	13
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_BP	4
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_QW           	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_QW	1
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI DEFINES
 */
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK	0xf000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK	0x0ff8000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK	0x0007f80000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK	0x000007fc00000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK	0x00000003fc000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK	0x0000000003fe0000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK	0x000000000001fe00ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK	0x00000000000001ffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP	60
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_BP	51
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_BP	43
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_BP	34
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_BP	26
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_BP	17
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_BP	9
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_BP	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_QW	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_QW	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_QW	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_QW	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_QW	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_QW	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_QW	0
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_MASK	0x0000000000030000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK	0x000000000000ffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_BP	16
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP	0
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_QW	2
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP	0
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP	0
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_MASK  	0x0000000000010000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK	0x000000000000ffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP	17
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_BP    	16
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP	0
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_QW	2
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_QW    	2
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP	0
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP	0
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_MASK  	0x0000000000010000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK	0x000000000000ffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP	17
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_BP    	16
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP	0
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_QW	2
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_QW    	2
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP	0
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP	0
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_MASK             	0x000000000003fe00ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_MASK      	0x00000000000001f0ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_MASK             	0x000000000000000eull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK   	0x0000000000000001ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_BP               	9
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_BP        	4
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_BP               	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP     	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_QW               	2
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_QW        	2
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_QW               	2
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_QW     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK  	0xf000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_MASK            	0x0c00000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_MASK    	0x03f0000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_MASK 	0x000f000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_MASK            	0x0000c00000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_MASK  	0x0000300000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_MASK            	0x00000c0000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_MASK	0x0000030000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_MASK            	0x0000008000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_MASK          	0x0000004000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_MASK  	0x0000002000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_MASK      	0x0000001000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_MASK	0x0000000800000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_MASK       	0x0000000400000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_MASK   	0x0000000200000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_MASK          	0x0000000100000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_MASK             	0x0000000080000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_MASK     	0x0000000070000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_MASK             	0x0000000008000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_MASK 	0x0000000007000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_MASK             	0x0000000000e00000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_MASK      	0x0000000000100000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_MASK          	0x00000000000f0000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_MASK           	0x000000000000f000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_MASK             	0x0000000000000e00ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_MASK        	0x00000000000001f0ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_MASK            	0x0000000000000008ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_MASK            	0x0000000000000004ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK     	0x0000000000000002ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_MASK            	0x0000000000000001ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP    	60
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_BP              	58
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_BP      	52
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_BP   	48
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_BP              	46
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_BP    	44
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_BP              	42
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_BP  	40
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_BP              	39
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_BP            	38
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_BP    	37
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_BP        	36
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_BP	35
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_BP         	34
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_BP     	33
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_BP            	32
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_BP               	31
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_BP       	28
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_BP               	27
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_BP   	24
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_BP               	21
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_BP        	20
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_BP            	16
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_BP             	12
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_BP               	9
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_BP          	4
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_BP              	3
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_BP              	2
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP       	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_BP              	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_QW    	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_QW              	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_QW      	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_QW   	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_QW              	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_QW    	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_QW              	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_QW  	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_QW              	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_QW            	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_QW    	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_QW        	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_QW	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_QW         	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_QW     	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_QW            	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_QW               	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_QW       	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_QW               	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_QW   	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_QW               	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_QW        	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_QW            	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_QW             	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_QW               	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_QW          	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_QW              	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_QW              	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_QW       	1
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_MASK    	0x8000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK  	0x7000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_MASK      	0x0c00000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK	0x03f0000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK	0x0008000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK	0x0004000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK	0x0002000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_MASK            	0x0001000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_MASK           	0x0000800000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_MASK            	0x0000400000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK     	0x0000200000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_MASK            	0x0000100000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_MASK           	0x00000c0000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_MASK           	0x0000030000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK	0x0000008000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_MASK              	0x0000006000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK 	0x0000001fff000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_MASK      	0x0000000000800000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK  	0x0000000000400000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK     	0x0000000000200000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK   	0x0000000000100000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK  	0x0000000000080000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK	0x0000000000040000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK	0x0000000000020000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK 	0x0000000000010000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK    	0x0000000000008000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK	0x0000000000004000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK  	0x0000000000002000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_MASK	0x0000000000001000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK     	0x0000000000000800ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_MASK           	0x00000000000007ffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_BP      	63
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP    	60
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_BP        	58
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP	52
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP	51
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP  	50
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP	49
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_BP              	48
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_BP             	47
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_BP              	46
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP       	45
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_BP              	44
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_BP             	42
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_BP             	40
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP  	39
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_BP                	37
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP   	24
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_BP        	23
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP    	22
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP       	21
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP     	20
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP    	19
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP	18
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP	17
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP   	16
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP      	15
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP 	14
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP    	13
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_BP  	12
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_BP       	11
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_BP             	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_QW      	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_QW    	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_QW        	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_QW	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_QW	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_QW  	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_QW	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_QW              	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_QW             	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_QW              	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_QW       	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_QW              	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_QW             	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_QW             	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_QW  	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_QW                	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_QW   	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_QW        	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_QW    	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_QW       	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_QW     	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_QW    	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_QW	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_QW	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_QW   	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_QW      	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_QW 	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_QW    	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_QW  	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_QW       	0
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_MASK       	0x0000000000020000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_MASK        	0x0000000000010000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_MASK       	0x000000000000ffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_BP         	17
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_BP          	16
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_BP         	0
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_QW         	2
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_QW          	2
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_MASK      	0xfffffffffffff000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_MASK        	0x0000000000000e00ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_MASK  	0x0000000000000100ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_MASK     	0x0000000000000080ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_MASK       	0x0000000000000040ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_MASK       	0x0000000000000020ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_MASK       	0x0000000000000010ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_MASK       	0x000000000000000full
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_BP        	12
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_BP          	9
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_BP    	8
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_BP       	7
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_BP         	6
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_BP         	5
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_BP         	4
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_BP         	0
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_QW        	1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_QW          	1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_QW    	1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_QW       	1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_QW         	1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_QW         	1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_QW         	1
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_MASK        	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_BP          	0
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_QW          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_MASK 	0x0000000000010000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_MASK	0x000000000000ffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP	17
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_BP   	16
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_BP	0
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_QW	2
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_QW   	2
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP	0
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP	0
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_MASK 	0x0000000000010000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_MASK	0x000000000000ffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP	17
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_BP   	16
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_BP	0
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_QW	2
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_QW   	2
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP	0
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP	0
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_MASK    	0x0000000000030000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK	0x000000000000ffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_BP      	16
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_QW      	2
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK	0xffffffff00000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_MASK        	0x0000000080000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_MASK        	0x0000000040000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_MASK   	0x0000000030000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_MASK         	0x000000000c000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_MASK   	0x0000000002000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_MASK      	0x0000000001000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_MASK        	0x0000000000800000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_MASK        	0x0000000000400000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_MASK       	0x0000000000200000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_MASK       	0x0000000000100000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_MASK         	0x00000000000e0000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_MASK	0x0000000000010000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_MASK	0x0000000000008000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_MASK      	0x0000000000004000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_MASK         	0x0000000000002000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_MASK       	0x0000000000001000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_MASK         	0x0000000000000800ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_MASK	0x00000000000007ffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP	32
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_BP          	31
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_BP          	30
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_BP     	28
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_BP           	26
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_BP     	25
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_BP        	24
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_BP          	23
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_BP          	22
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_BP         	21
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_BP         	20
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_BP           	17
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_BP	16
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_BP	15
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_BP        	14
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_BP           	13
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_BP         	12
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_BP           	11
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_BP  	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_QW	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_QW          	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_QW          	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_QW     	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_QW           	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_QW     	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_QW        	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_QW          	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_QW          	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_QW         	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_QW         	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_QW           	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_QW	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_QW	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_QW        	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_QW           	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_QW         	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_QW           	1
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_QW  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_MASK          	0x8000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_MASK	0x4000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK	0x2000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_MASK	0x1000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_MASK 	0x0800000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_MASK         	0x0400000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_MASK	0x0200000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_MASK         	0x0100000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_MASK          	0x00e0000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK	0x001fff0000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_MASK          	0x000000e000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_MASK   	0x0000001f00000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_MASK          	0x0000000080000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK	0x000000007ff00000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_MASK          	0x0000000000080000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_MASK   	0x0000000000040000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_MASK  	0x0000000000020000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_MASK	0x0000000000010000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_MASK	0x0000000000008000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_MASK	0x0000000000004000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_MASK	0x0000000000002000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_MASK	0x0000000000001000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_MASK	0x0000000000000800ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK	0x0000000000000400ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK	0x0000000000000200ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK 	0x0000000000000100ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_MASK       	0x00000000000000ffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_BP            	63
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_BP	62
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP	61
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_BP	60
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_BP   	59
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_BP           	58
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_BP  	57
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_BP           	56
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_BP            	53
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP	40
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_BP            	37
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_BP     	32
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_BP            	31
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP  	20
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_BP            	19
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_BP     	18
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_BP    	17
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_BP	16
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_BP	15
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_BP	14
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_BP	13
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_BP 	12
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_BP	11
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP	10
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP	9
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_BP   	8
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_BP         	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_QW            	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_QW   	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_QW           	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_QW  	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_QW           	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_QW            	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_QW            	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_QW     	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_QW            	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_QW  	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_QW            	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_QW     	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_QW    	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_QW 	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_QW	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_QW   	0
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_MASK    	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_BP      	0
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_QW      	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_MASK   	0xffffffffffffff00ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK	0x00000000000000f0ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_MASK	0x0000000000000008ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_MASK 	0x0000000000000004ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK	0x0000000000000002ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK	0x0000000000000001ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_BP     	8
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP	4
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_BP	3
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_BP   	2
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP	1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP	0
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_QW     	1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_QW	1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_QW	1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_QW   	1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_QW	1
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_BP	0
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_MASK	0x0000000000010000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK	0x000000000000ffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP	17
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_BP	16
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP	0
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_QW	2
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_QW	2
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP	0
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP	0
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_MASK	0x0000000000010000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK	0x000000000000ffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP	17
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_BP	16
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP	0
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_QW	2
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_QW	2
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP	0
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP	0
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_MASK         	0x0000000000030000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_MASK     	0x000000000000ffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_BP           	16
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_BP       	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_QW           	2
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_MASK        	0xfffffffc00000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_MASK       	0x0000000300000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_MASK         	0x0000000080000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_MASK	0x0000000070000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_MASK         	0x0000000008000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_MASK    	0x0000000004000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_MASK   	0x0000000002000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_MASK       	0x0000000001000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK	0x0000000000f00000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK	0x0000000000080000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK	0x0000000000040000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_MASK      	0x0000000000020000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_MASK   	0x0000000000010000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_MASK	0x0000000000008000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_MASK	0x0000000000004000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_MASK  	0x0000000000002000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_MASK        	0x0000000000001000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_MASK     	0x0000000000000800ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_MASK          	0x0000000000000400ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_MASK          	0x0000000000000200ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_MASK          	0x0000000000000100ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_MASK         	0x0000000000000080ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_MASK       	0x0000000000000070ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_MASK        	0x0000000000000008ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_MASK        	0x0000000000000004ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK 	0x0000000000000002ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_MASK        	0x0000000000000001ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_BP          	34
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_BP         	32
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_BP           	31
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_BP	28
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_BP           	27
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_BP      	26
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_BP     	25
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_BP         	24
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP	20
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP 	19
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP	18
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_BP        	17
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_BP     	16
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_BP  	15
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_BP	14
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_BP    	13
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_BP          	12
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_BP       	11
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_BP            	10
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_BP            	9
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_BP            	8
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_BP           	7
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_BP         	4
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_BP          	3
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_BP          	2
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP   	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_BP          	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_QW          	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_QW         	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_QW           	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_QW	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_QW           	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_QW      	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_QW     	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_QW         	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_QW	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_QW 	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_QW	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_QW        	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_QW     	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_QW  	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_QW	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_QW    	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_QW          	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_QW       	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_QW            	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_QW            	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_QW            	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_QW           	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_QW         	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_QW          	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_QW          	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_QW   	1
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_MASK          	0x8000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK	0x7000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_MASK  	0x0c00000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK	0x03f0000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK	0x0008000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK	0x0004000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK	0x0002000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_MASK        	0x0001000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_MASK       	0x0000800000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_MASK        	0x0000400000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK 	0x0000200000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_MASK        	0x0000100000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_MASK       	0x00000c0000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_MASK       	0x0000030000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_MASK	0x0000008000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_MASK    	0x0000007000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_MASK	0x0000000800000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK	0x00000007ff000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK	0x0000000000800000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK	0x0000000000400000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK 	0x0000000000200000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK	0x0000000000100000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK	0x0000000000080000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK	0x0000000000040000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK	0x0000000000020000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK	0x0000000000010000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK	0x0000000000008000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK	0x0000000000004000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK	0x0000000000002000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK	0x0000000000001000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK 	0x0000000000000800ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_MASK           	0x0000000000000600ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_MASK       	0x00000000000001ffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_BP            	63
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP	60
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_BP    	58
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP	52
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP	51
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP	50
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP	49
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_BP          	48
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_BP         	47
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_BP          	46
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP   	45
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_BP          	44
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_BP         	42
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_BP         	40
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_BP	39
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_BP      	36
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_BP	35
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP  	24
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP	23
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP	22
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP   	21
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP 	20
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP	19
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP	18
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP	17
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP	16
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP  	15
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP	14
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP	13
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP	12
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_BP   	11
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_BP             	9
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_BP         	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_QW            	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_QW    	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_QW          	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_QW         	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_QW          	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_QW   	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_QW          	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_QW         	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_QW         	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_QW      	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_QW  	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_QW   	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_QW 	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_QW  	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_QW	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_QW   	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_QW             	0
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_MASK         	0x0000000000020000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_MASK         	0x000000000001ffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_BP           	17
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_BP           	0
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_QW           	2
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_MASK        	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_BP          	0
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_MASK         	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_BP           	0
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_MASK          	0x000000000003ffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_BP            	0
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_MASK         	0xfffffff000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_MASK	0x0000000800000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_MASK	0x0000000400000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_MASK	0x0000000200000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_MASK	0x0000000100000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_MASK           	0x00000000c0000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_MASK    	0x000000003fffff00ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_MASK           	0x00000000000000ffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_BP           	36
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_BP	35
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_BP	34
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_BP	33
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_BP	32
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_BP             	30
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_BP      	8
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_BP             	0
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_QW           	1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_QW	1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_QW	1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_QW	1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_QW	1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_QW             	1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_QW      	1
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_MASK	0xffffffffffffffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_BP	0
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK	0x0000000000020000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_MASK     	0x0000000000010000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_MASK	0x000000000000ffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP	17
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_BP       	16
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_BP	0
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_QW	2
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_QW       	2
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_BP	0
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_BP	0
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK	0x0000000000020000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_MASK     	0x0000000000010000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_MASK	0x000000000000ffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP	17
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_BP       	16
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_BP	0
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_QW	2
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_QW       	2
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_BP	0
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_BP	0
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK 	0x0000000000020000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_MASK           	0x0000000000010000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK	0x000000000000ffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP   	17
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_BP             	16
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_BP 	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_QW   	2
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_QW             	2
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_QW 	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK	0xffffffffffff0000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK	0x000000000000ffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_BP	16
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_BP  	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_QW	1
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_QW  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK 	0xffff000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_MASK	0x0000800000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_MASK	0x0000400000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_MASK     	0x0000200000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_MASK	0x0000100000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_MASK            	0x00000c0000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_MASK	0x000003f000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_MASK            	0x0000000800000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_MASK      	0x0000000700000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_MASK       	0x00000000ffff0000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_MASK	0x0000000000008000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_MASK	0x0000000000004000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_MASK	0x0000000000002000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_MASK       	0x0000000000001000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_MASK       	0x0000000000000800ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_MASK     	0x0000000000000400ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_MASK	0x0000000000000200ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_MASK       	0x0000000000000100ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_MASK       	0x0000000000000080ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_MASK     	0x0000000000000040ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_MASK	0x0000000000000020ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_MASK       	0x0000000000000010ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_MASK	0x0000000000000008ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_MASK             	0x0000000000000004ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_MASK         	0x0000000000000003ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_BP   	48
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_BP	47
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_BP 	46
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_BP       	45
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_BP	44
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_BP              	42
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_BP	36
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_BP              	35
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_BP        	32
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_BP         	16
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_BP	15
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_BP	14
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_BP	13
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_BP         	12
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_BP         	11
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_BP       	10
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_BP  	9
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_BP         	8
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_BP         	7
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_BP       	6
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_BP  	5
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_BP         	4
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_BP	3
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_BP               	2
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_BP           	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_QW   	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_QW	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_QW 	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_QW       	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_QW	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_QW              	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_QW	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_QW              	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_QW        	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_QW         	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_QW	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_QW	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_QW	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_QW         	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_QW         	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_QW       	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_QW  	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_QW         	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_QW         	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_QW       	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_QW  	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_QW         	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_QW	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_QW               	0
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK	0x0000000000010000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_MASK	0x000000000000ffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP	17
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP	16
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_BP	0
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_QW	2
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_QW	2
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP	0
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP	0
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK	0x0000000000010000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_MASK	0x000000000000ffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP	17
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP	16
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_BP	0
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_QW	2
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_QW	2
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP	0
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP	0
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK	0x0000000000020000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK	0x0000000000010000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK	0x000000000000ffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP	17
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP	16
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_QW	2
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_QW	2
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI DEFINES
 */
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK	0xffffffffffff0000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_MASK            	0x000000000000c000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_MASK	0x0000000000002000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_MASK	0x0000000000001000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK	0x0000000000000800ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_MASK	0x0000000000000400ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_MASK       	0x0000000000000200ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_MASK   	0x0000000000000100ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_MASK       	0x0000000000000080ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_MASK	0x0000000000000040ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_MASK       	0x0000000000000020ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_MASK	0x0000000000000010ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_MASK 	0x000000000000000cull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_MASK 	0x0000000000000003ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP	16
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_BP              	14
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_BP	13
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_BP	12
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP	11
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_BP	10
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_BP         	9
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_BP     	8
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_BP         	7
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_BP  	6
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_BP         	5
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_BP	4
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_BP   	2
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_BP   	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_QW              	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_QW	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_QW	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_QW	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_QW	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_QW         	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_QW     	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_QW         	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_QW  	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_QW         	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_QW	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_QW   	0
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_QW   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_ERR_FLG DEFINES
 */
#define AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_MASK                          	0x0000000200000000ull
#define AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_MASK                          	0x0000000100000000ull
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK                        	0x0000000080000000ull
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK                        	0x0000000040000000ull
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK                        	0x0000000020000000ull
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK                        	0x0000000010000000ull
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER1_MASK                              	0x0000000008000000ull
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER0_MASK                              	0x0000000004000000ull
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER10_MASK                             	0x0000000002000000ull
#define AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_MASK                          	0x0000000001000000ull
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK                        	0x0000000000800000ull
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK                        	0x0000000000400000ull
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK                        	0x0000000000200000ull
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK                        	0x0000000000100000ull
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER1_MASK                              	0x0000000000080000ull
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER0_MASK                              	0x0000000000040000ull
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER10_MASK                             	0x0000000000020000ull
#define AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_MASK                          	0x0000000000010000ull
#define AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_MASK                             	0x0000000000000040ull
#define AR_PI_ERR_FLG_PM_CNTR_PERR_MASK                                 	0x0000000000000020ull
#define AR_PI_ERR_FLG_LM1_TRIGGER_MASK                                  	0x0000000000000010ull
#define AR_PI_ERR_FLG_LM0_TRIGGER_MASK                                  	0x0000000000000008ull
#define AR_PI_ERR_FLG_LM1_PERR_MASK                                     	0x0000000000000004ull
#define AR_PI_ERR_FLG_LM0_PERR_MASK                                     	0x0000000000000002ull
#define AR_PI_ERR_FLG_DIAG_ONLY_MASK                                    	0x0000000000000001ull
#define AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_BP                            	33
#define AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_BP                            	32
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_BP                          	31
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_BP                          	30
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_BP                          	29
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_BP                          	28
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER1_BP                                	27
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER0_BP                                	26
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER10_BP                               	25
#define AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_BP                            	24
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_BP                          	23
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_BP                          	22
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_BP                          	21
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_BP                          	20
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER1_BP                                	19
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER0_BP                                	18
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER10_BP                               	17
#define AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_BP                            	16
#define AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_BP                               	6
#define AR_PI_ERR_FLG_PM_CNTR_PERR_BP                                   	5
#define AR_PI_ERR_FLG_LM1_TRIGGER_BP                                    	4
#define AR_PI_ERR_FLG_LM0_TRIGGER_BP                                    	3
#define AR_PI_ERR_FLG_LM1_PERR_BP                                       	2
#define AR_PI_ERR_FLG_LM0_PERR_BP                                       	1
#define AR_PI_ERR_FLG_DIAG_ONLY_BP                                      	0
#define AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_QW                            	0
#define AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_QW                            	0
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_QW                          	0
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_QW                          	0
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_QW                          	0
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_QW                          	0
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER1_QW                                	0
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER0_QW                                	0
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER10_QW                               	0
#define AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_QW                            	0
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_QW                          	0
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_QW                          	0
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_QW                          	0
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_QW                          	0
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER1_QW                                	0
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER0_QW                                	0
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER10_QW                               	0
#define AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_QW                            	0
#define AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_QW                               	0
#define AR_PI_ERR_FLG_PM_CNTR_PERR_QW                                   	0
#define AR_PI_ERR_FLG_LM1_TRIGGER_QW                                    	0
#define AR_PI_ERR_FLG_LM0_TRIGGER_QW                                    	0
#define AR_PI_ERR_FLG_LM1_PERR_QW                                       	0
#define AR_PI_ERR_FLG_LM0_PERR_QW                                       	0
#define AR_PI_ERR_FLG_DIAG_ONLY_QW                                      	0
#ifdef EXCEPTIONS_DEFS
#define AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_EC                            	A_EC_INFO
#define AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_EC                            	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_EC                          	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_EC                          	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_EC                          	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_EC                          	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER1_EC                                	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER0_EC                                	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_PC_TRIGGER10_EC                               	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_EC                            	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_EC                          	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_EC                          	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_EC                          	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_EC                          	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER1_EC                                	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER0_EC                                	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_PC_TRIGGER10_EC                               	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_EC                            	A_EC_INFO
#define AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_EC                               	A_EC_INFO
#define AR_PI_ERR_FLG_PM_CNTR_PERR_EC                                   	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_TRIGGER_EC                                    	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_TRIGGER_EC                                    	A_EC_INFO
#define AR_PI_ERR_FLG_LM1_PERR_EC                                       	A_EC_INFO
#define AR_PI_ERR_FLG_LM0_PERR_EC                                       	A_EC_INFO
#define AR_PI_ERR_FLG_DIAG_ONLY_EC                                      	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_ERR_CLR DEFINES
 */
#define AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_MASK                          	0x0000000200000000ull
#define AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_MASK                          	0x0000000100000000ull
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_MASK                        	0x0000000080000000ull
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_MASK                        	0x0000000040000000ull
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_MASK                        	0x0000000020000000ull
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_MASK                        	0x0000000010000000ull
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER1_MASK                              	0x0000000008000000ull
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER0_MASK                              	0x0000000004000000ull
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER10_MASK                             	0x0000000002000000ull
#define AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_MASK                          	0x0000000001000000ull
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_MASK                        	0x0000000000800000ull
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_MASK                        	0x0000000000400000ull
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_MASK                        	0x0000000000200000ull
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_MASK                        	0x0000000000100000ull
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER1_MASK                              	0x0000000000080000ull
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER0_MASK                              	0x0000000000040000ull
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER10_MASK                             	0x0000000000020000ull
#define AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_MASK                          	0x0000000000010000ull
#define AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_MASK                             	0x0000000000000040ull
#define AR_PI_ERR_CLR_PM_CNTR_PERR_MASK                                 	0x0000000000000020ull
#define AR_PI_ERR_CLR_LM1_TRIGGER_MASK                                  	0x0000000000000010ull
#define AR_PI_ERR_CLR_LM0_TRIGGER_MASK                                  	0x0000000000000008ull
#define AR_PI_ERR_CLR_LM1_PERR_MASK                                     	0x0000000000000004ull
#define AR_PI_ERR_CLR_LM0_PERR_MASK                                     	0x0000000000000002ull
#define AR_PI_ERR_CLR_DIAG_ONLY_MASK                                    	0x0000000000000001ull
#define AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_BP                            	33
#define AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_BP                            	32
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_BP                          	31
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_BP                          	30
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_BP                          	29
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_BP                          	28
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER1_BP                                	27
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER0_BP                                	26
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER10_BP                               	25
#define AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_BP                            	24
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_BP                          	23
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_BP                          	22
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_BP                          	21
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_BP                          	20
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER1_BP                                	19
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER0_BP                                	18
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER10_BP                               	17
#define AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_BP                            	16
#define AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_BP                               	6
#define AR_PI_ERR_CLR_PM_CNTR_PERR_BP                                   	5
#define AR_PI_ERR_CLR_LM1_TRIGGER_BP                                    	4
#define AR_PI_ERR_CLR_LM0_TRIGGER_BP                                    	3
#define AR_PI_ERR_CLR_LM1_PERR_BP                                       	2
#define AR_PI_ERR_CLR_LM0_PERR_BP                                       	1
#define AR_PI_ERR_CLR_DIAG_ONLY_BP                                      	0
#define AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_QW                            	0
#define AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_QW                            	0
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_QW                          	0
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_QW                          	0
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_QW                          	0
#define AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_QW                          	0
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER1_QW                                	0
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER0_QW                                	0
#define AR_PI_ERR_CLR_LM1_PC_TRIGGER10_QW                               	0
#define AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_QW                            	0
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_QW                          	0
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_QW                          	0
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_QW                          	0
#define AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_QW                          	0
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER1_QW                                	0
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER0_QW                                	0
#define AR_PI_ERR_CLR_LM0_PC_TRIGGER10_QW                               	0
#define AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_QW                            	0
#define AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_QW                               	0
#define AR_PI_ERR_CLR_PM_CNTR_PERR_QW                                   	0
#define AR_PI_ERR_CLR_LM1_TRIGGER_QW                                    	0
#define AR_PI_ERR_CLR_LM0_TRIGGER_QW                                    	0
#define AR_PI_ERR_CLR_LM1_PERR_QW                                       	0
#define AR_PI_ERR_CLR_LM0_PERR_QW                                       	0
#define AR_PI_ERR_CLR_DIAG_ONLY_QW                                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_ERR_HSS_MSK DEFINES
 */
#define AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_MASK                      	0x0000000200000000ull
#define AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_MASK                      	0x0000000100000000ull
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK                    	0x0000000080000000ull
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK                    	0x0000000040000000ull
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK                    	0x0000000020000000ull
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK                    	0x0000000010000000ull
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_MASK                          	0x0000000008000000ull
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_MASK                          	0x0000000004000000ull
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_MASK                         	0x0000000002000000ull
#define AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_MASK                      	0x0000000001000000ull
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK                    	0x0000000000800000ull
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK                    	0x0000000000400000ull
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK                    	0x0000000000200000ull
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK                    	0x0000000000100000ull
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_MASK                          	0x0000000000080000ull
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_MASK                          	0x0000000000040000ull
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_MASK                         	0x0000000000020000ull
#define AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_MASK                      	0x0000000000010000ull
#define AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_MASK                         	0x0000000000000040ull
#define AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_MASK                             	0x0000000000000020ull
#define AR_PI_ERR_HSS_MSK_LM1_TRIGGER_MASK                              	0x0000000000000010ull
#define AR_PI_ERR_HSS_MSK_LM0_TRIGGER_MASK                              	0x0000000000000008ull
#define AR_PI_ERR_HSS_MSK_LM1_PERR_MASK                                 	0x0000000000000004ull
#define AR_PI_ERR_HSS_MSK_LM0_PERR_MASK                                 	0x0000000000000002ull
#define AR_PI_ERR_HSS_MSK_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_BP                        	33
#define AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_BP                        	32
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP                      	31
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP                      	30
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP                      	29
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP                      	28
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_BP                            	27
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_BP                            	26
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_BP                           	25
#define AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_BP                        	24
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP                      	23
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP                      	22
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP                      	21
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP                      	20
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_BP                            	19
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_BP                            	18
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_BP                           	17
#define AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_BP                        	16
#define AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_BP                           	6
#define AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_BP                               	5
#define AR_PI_ERR_HSS_MSK_LM1_TRIGGER_BP                                	4
#define AR_PI_ERR_HSS_MSK_LM0_TRIGGER_BP                                	3
#define AR_PI_ERR_HSS_MSK_LM1_PERR_BP                                   	2
#define AR_PI_ERR_HSS_MSK_LM0_PERR_BP                                   	1
#define AR_PI_ERR_HSS_MSK_DIAG_ONLY_BP                                  	0
#define AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_QW                        	0
#define AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_QW                        	0
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_QW                      	0
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_QW                      	0
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_QW                      	0
#define AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_QW                      	0
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_QW                            	0
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_QW                            	0
#define AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_QW                           	0
#define AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_QW                        	0
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_QW                      	0
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_QW                      	0
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_QW                      	0
#define AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_QW                      	0
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_QW                            	0
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_QW                            	0
#define AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_QW                           	0
#define AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_QW                        	0
#define AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_QW                           	0
#define AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_QW                               	0
#define AR_PI_ERR_HSS_MSK_LM1_TRIGGER_QW                                	0
#define AR_PI_ERR_HSS_MSK_LM0_TRIGGER_QW                                	0
#define AR_PI_ERR_HSS_MSK_LM1_PERR_QW                                   	0
#define AR_PI_ERR_HSS_MSK_LM0_PERR_QW                                   	0
#define AR_PI_ERR_HSS_MSK_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_ERR_OS_MSK DEFINES
 */
#define AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_MASK                       	0x0000000200000000ull
#define AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_MASK                       	0x0000000100000000ull
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK                     	0x0000000080000000ull
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK                     	0x0000000040000000ull
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK                     	0x0000000020000000ull
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK                     	0x0000000010000000ull
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_MASK                           	0x0000000008000000ull
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_MASK                           	0x0000000004000000ull
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_MASK                          	0x0000000002000000ull
#define AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_MASK                       	0x0000000001000000ull
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK                     	0x0000000000800000ull
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK                     	0x0000000000400000ull
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK                     	0x0000000000200000ull
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK                     	0x0000000000100000ull
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_MASK                           	0x0000000000080000ull
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_MASK                           	0x0000000000040000ull
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_MASK                          	0x0000000000020000ull
#define AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_MASK                       	0x0000000000010000ull
#define AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_MASK                          	0x0000000000000040ull
#define AR_PI_ERR_OS_MSK_PM_CNTR_PERR_MASK                              	0x0000000000000020ull
#define AR_PI_ERR_OS_MSK_LM1_TRIGGER_MASK                               	0x0000000000000010ull
#define AR_PI_ERR_OS_MSK_LM0_TRIGGER_MASK                               	0x0000000000000008ull
#define AR_PI_ERR_OS_MSK_LM1_PERR_MASK                                  	0x0000000000000004ull
#define AR_PI_ERR_OS_MSK_LM0_PERR_MASK                                  	0x0000000000000002ull
#define AR_PI_ERR_OS_MSK_DIAG_ONLY_MASK                                 	0x0000000000000001ull
#define AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_BP                         	33
#define AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_BP                         	32
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP                       	31
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP                       	30
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP                       	29
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP                       	28
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_BP                             	27
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_BP                             	26
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_BP                            	25
#define AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_BP                         	24
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP                       	23
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP                       	22
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP                       	21
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP                       	20
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_BP                             	19
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_BP                             	18
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_BP                            	17
#define AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_BP                         	16
#define AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_BP                            	6
#define AR_PI_ERR_OS_MSK_PM_CNTR_PERR_BP                                	5
#define AR_PI_ERR_OS_MSK_LM1_TRIGGER_BP                                 	4
#define AR_PI_ERR_OS_MSK_LM0_TRIGGER_BP                                 	3
#define AR_PI_ERR_OS_MSK_LM1_PERR_BP                                    	2
#define AR_PI_ERR_OS_MSK_LM0_PERR_BP                                    	1
#define AR_PI_ERR_OS_MSK_DIAG_ONLY_BP                                   	0
#define AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_QW                         	0
#define AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_QW                         	0
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_QW                       	0
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_QW                       	0
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_QW                       	0
#define AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_QW                       	0
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_QW                             	0
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_QW                             	0
#define AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_QW                            	0
#define AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_QW                         	0
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_QW                       	0
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_QW                       	0
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_QW                       	0
#define AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_QW                       	0
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_QW                             	0
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_QW                             	0
#define AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_QW                            	0
#define AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_QW                         	0
#define AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_QW                            	0
#define AR_PI_ERR_OS_MSK_PM_CNTR_PERR_QW                                	0
#define AR_PI_ERR_OS_MSK_LM1_TRIGGER_QW                                 	0
#define AR_PI_ERR_OS_MSK_LM0_TRIGGER_QW                                 	0
#define AR_PI_ERR_OS_MSK_LM1_PERR_QW                                    	0
#define AR_PI_ERR_OS_MSK_LM0_PERR_QW                                    	0
#define AR_PI_ERR_OS_MSK_DIAG_ONLY_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_ERR_FIRST_FLG DEFINES
 */
#define AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_MASK                    	0x0000000200000000ull
#define AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_MASK                    	0x0000000100000000ull
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK                  	0x0000000080000000ull
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK                  	0x0000000040000000ull
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK                  	0x0000000020000000ull
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK                  	0x0000000010000000ull
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_MASK                        	0x0000000008000000ull
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_MASK                        	0x0000000004000000ull
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_MASK                       	0x0000000002000000ull
#define AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_MASK                    	0x0000000001000000ull
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK                  	0x0000000000800000ull
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK                  	0x0000000000400000ull
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK                  	0x0000000000200000ull
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK                  	0x0000000000100000ull
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_MASK                        	0x0000000000080000ull
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_MASK                        	0x0000000000040000ull
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_MASK                       	0x0000000000020000ull
#define AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_MASK                    	0x0000000000010000ull
#define AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_MASK                       	0x0000000000000040ull
#define AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_MASK                           	0x0000000000000020ull
#define AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_MASK                            	0x0000000000000010ull
#define AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_MASK                            	0x0000000000000008ull
#define AR_PI_ERR_FIRST_FLG_LM1_PERR_MASK                               	0x0000000000000004ull
#define AR_PI_ERR_FIRST_FLG_LM0_PERR_MASK                               	0x0000000000000002ull
#define AR_PI_ERR_FIRST_FLG_DIAG_ONLY_MASK                              	0x0000000000000001ull
#define AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_BP                      	33
#define AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_BP                      	32
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_BP                    	31
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_BP                    	30
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_BP                    	29
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_BP                    	28
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_BP                          	27
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_BP                          	26
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_BP                         	25
#define AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_BP                      	24
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_BP                    	23
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_BP                    	22
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_BP                    	21
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_BP                    	20
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_BP                          	19
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_BP                          	18
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_BP                         	17
#define AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_BP                      	16
#define AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_BP                         	6
#define AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_BP                             	5
#define AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_BP                              	4
#define AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_BP                              	3
#define AR_PI_ERR_FIRST_FLG_LM1_PERR_BP                                 	2
#define AR_PI_ERR_FIRST_FLG_LM0_PERR_BP                                 	1
#define AR_PI_ERR_FIRST_FLG_DIAG_ONLY_BP                                	0
#define AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_QW                      	0
#define AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_QW                      	0
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_QW                    	0
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_QW                    	0
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_QW                    	0
#define AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_QW                    	0
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_QW                          	0
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_QW                          	0
#define AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_QW                         	0
#define AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_QW                      	0
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_QW                    	0
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_QW                    	0
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_QW                    	0
#define AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_QW                    	0
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_QW                          	0
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_QW                          	0
#define AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_QW                         	0
#define AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_QW                      	0
#define AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_QW                         	0
#define AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_QW                             	0
#define AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_QW                              	0
#define AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_QW                              	0
#define AR_PI_ERR_FIRST_FLG_LM1_PERR_QW                                 	0
#define AR_PI_ERR_FIRST_FLG_LM0_PERR_QW                                 	0
#define AR_PI_ERR_FIRST_FLG_DIAG_ONLY_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_PMI_CFG DEFINES
 */
#define AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_MASK                         	0x0000010000000000ull
#define AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_MASK                         	0x0000008000000000ull
#define AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_MASK                         	0x0000004000000000ull
#define AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_MASK                       	0x0000002000000000ull
#define AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_MASK                            	0x0000001000000000ull
#define AR_PI_CFG_PMI_CFG_POISON_ENA_MASK                               	0x0000000800000000ull
#define AR_PI_CFG_PMI_CFG_GET_TPH_ENA_MASK                              	0x0000000400000000ull
#define AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_MASK                              	0x0000000200000000ull
#define AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_MASK                              	0x0000000100000000ull
#define AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_MASK                         	0x00000000ff000000ull
#define AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_MASK                         	0x0000000000ff0000ull
#define AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_MASK                          	0x000000000000f000ull
#define AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_MASK                           	0x0000000000000700ull
#define AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_MASK                           	0x00000000000000f0ull
#define AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_MASK                           	0x000000000000000full
#define AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_BP                           	40
#define AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_BP                           	39
#define AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_BP                           	38
#define AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_BP                         	37
#define AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_BP                              	36
#define AR_PI_CFG_PMI_CFG_POISON_ENA_BP                                 	35
#define AR_PI_CFG_PMI_CFG_GET_TPH_ENA_BP                                	34
#define AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_BP                                	33
#define AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_BP                                	32
#define AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_BP                           	24
#define AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_BP                           	16
#define AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_BP                            	12
#define AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_BP                             	8
#define AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_BP                             	4
#define AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_BP                             	0
#define AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_QW                           	0
#define AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_QW                           	0
#define AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_QW                           	0
#define AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_QW                         	0
#define AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_QW                              	0
#define AR_PI_CFG_PMI_CFG_POISON_ENA_QW                                 	0
#define AR_PI_CFG_PMI_CFG_GET_TPH_ENA_QW                                	0
#define AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_QW                                	0
#define AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_QW                                	0
#define AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_QW                           	0
#define AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_QW                           	0
#define AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_QW                            	0
#define AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_QW                             	0
#define AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_QW                             	0
#define AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_PMI_ATTR_CTL DEFINES
 */
#define AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_MASK                              	0x000000000000c000ull
#define AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_MASK                              	0x0000000000003000ull
#define AR_PI_CFG_PMI_ATTR_CTL_GET_NS_MASK                              	0x0000000000000c00ull
#define AR_PI_CFG_PMI_ATTR_CTL_GET_RO_MASK                              	0x0000000000000300ull
#define AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_MASK                            	0x00000000000000c0ull
#define AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_MASK                            	0x0000000000000030ull
#define AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_MASK                              	0x000000000000000cull
#define AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_MASK                              	0x0000000000000003ull
#define AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_BP                                	14
#define AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_BP                                	12
#define AR_PI_CFG_PMI_ATTR_CTL_GET_NS_BP                                	10
#define AR_PI_CFG_PMI_ATTR_CTL_GET_RO_BP                                	8
#define AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_BP                              	6
#define AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_BP                              	4
#define AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_BP                                	2
#define AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_BP                                	0
#define AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_QW                                	0
#define AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_QW                                	0
#define AR_PI_CFG_PMI_ATTR_CTL_GET_NS_QW                                	0
#define AR_PI_CFG_PMI_ATTR_CTL_GET_RO_QW                                	0
#define AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_QW                              	0
#define AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_QW                              	0
#define AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_QW                                	0
#define AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_PMI_TCG_CFG DEFINES
 */
#define AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_MASK                             	0xff00000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_MASK                             	0x00ff000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_MASK                             	0x0000ff0000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_MASK                             	0x000000ff00000000ull
#define AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_MASK                             	0x00000000ff000000ull
#define AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_MASK                             	0x0000000000ff0000ull
#define AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_MASK                             	0x000000000000ff00ull
#define AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_MASK                             	0x00000000000000ffull
#define AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_BP                               	56
#define AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_BP                               	48
#define AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_BP                               	40
#define AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_BP                               	32
#define AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_BP                               	24
#define AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_BP                               	16
#define AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_BP                               	8
#define AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_BP                               	0
#define AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_QW                               	0
#define AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_QW                               	0
#define AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_QW                               	0
#define AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_QW                               	0
#define AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_QW                               	0
#define AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_QW                               	0
#define AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_QW                               	0
#define AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_PMI_TCG_MAP DEFINES
 */
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_MASK                            	0x7000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_MASK                            	0x0700000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_MASK                            	0x0070000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_MASK                            	0x0007000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_MASK                            	0x0000700000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_MASK                            	0x0000070000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_MASK                             	0x0000007000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_MASK                             	0x0000000700000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_MASK                             	0x0000000070000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_MASK                             	0x0000000007000000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_MASK                             	0x0000000000700000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_MASK                             	0x0000000000070000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_MASK                             	0x0000000000007000ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_MASK                             	0x0000000000000700ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_MASK                             	0x0000000000000070ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_MASK                             	0x0000000000000007ull
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_BP                              	60
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_BP                              	56
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_BP                              	52
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_BP                              	48
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_BP                              	44
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_BP                              	40
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_BP                               	36
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_BP                               	32
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_BP                               	28
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_BP                               	24
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_BP                               	20
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_BP                               	16
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_BP                               	12
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_BP                               	8
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_BP                               	4
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_BP                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_QW                              	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_QW                              	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_QW                              	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_QW                              	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_QW                              	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_QW                              	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_QW                               	0
#define AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_PMI_TPH_MAP DEFINES
 */
#define AR_PI_CFG_PMI_TPH_MAP_PRESENT_MASK                              	0x0000000000000800ull
#define AR_PI_CFG_PMI_TPH_MAP_TYPE_MASK                                 	0x0000000000000600ull
#define AR_PI_CFG_PMI_TPH_MAP_ST_TAG_MASK                               	0x00000000000001ffull
#define AR_PI_CFG_PMI_TPH_MAP_PRESENT_BP                                	11
#define AR_PI_CFG_PMI_TPH_MAP_TYPE_BP                                   	9
#define AR_PI_CFG_PMI_TPH_MAP_ST_TAG_BP                                 	0
#define AR_PI_CFG_PMI_TPH_MAP_PRESENT_QW                                	0
#define AR_PI_CFG_PMI_TPH_MAP_TYPE_QW                                   	0
#define AR_PI_CFG_PMI_TPH_MAP_ST_TAG_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_PMI_ZBR_ADR DEFINES
 */
#define AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_MASK                              	0xffffffffffffffffull
#define AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_BP                                	0
#define AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_PMI_SCRUB DEFINES
 */
#define AR_PI_CFG_PMI_SCRUB_ENABLE_MASK                                 	0x0000000800000000ull
#define AR_PI_CFG_PMI_SCRUB_PRESCALE_MASK                               	0x0000000300000000ull
#define AR_PI_CFG_PMI_SCRUB_TIMEOUT_MASK                                	0x00000000ffffffffull
#define AR_PI_CFG_PMI_SCRUB_ENABLE_BP                                   	35
#define AR_PI_CFG_PMI_SCRUB_PRESCALE_BP                                 	32
#define AR_PI_CFG_PMI_SCRUB_TIMEOUT_BP                                  	0
#define AR_PI_CFG_PMI_SCRUB_ENABLE_QW                                   	0
#define AR_PI_CFG_PMI_SCRUB_PRESCALE_QW                                 	0
#define AR_PI_CFG_PMI_SCRUB_TIMEOUT_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_PMI_TRAFFIC_SHAPE DEFINES
 */
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_MASK                         	0x8000000000000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_MASK                    	0x0000ffff00000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_MASK                      	0x00000000ffff0000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_MASK                     	0x000000000000ffffull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_BP                           	63
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_BP                      	32
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_BP                        	16
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_BP                       	0
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_QW                           	0
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_QW                      	0
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_QW                        	0
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_DBG_ERRINJ_REQTRANS DEFINES
 */
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_MASK                 	0x00000000ff000000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_MASK                 	0x0000000000ff0000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_MASK                       	0x000000000000f000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_MASK                        	0x0000000000000070ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_MASK                    	0x0000000000000008ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_MASK                         	0x0000000000000002ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_MASK                       	0x0000000000000001ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_BP                   	24
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_BP                   	16
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_BP                         	12
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_BP                          	4
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_BP                      	3
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_BP                           	1
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_BP                         	0
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_QW                   	0
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_QW                   	0
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_QW                         	0
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_QW                          	0
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_QW                      	0
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_QW                           	0
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_DBG_ERRINJ_PRSP DEFINES
 */
#define AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_MASK                     	0x00000001ff000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_MASK                     	0x00000000007f0000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_MASK                            	0x0000000000000070ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_MASK                        	0x0000000000000008ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_MASK                             	0x0000000000000002ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_MASK                           	0x0000000000000001ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_BP                       	24
#define AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_BP                       	16
#define AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_BP                              	4
#define AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_BP                          	3
#define AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_BP                               	1
#define AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_BP                             	0
#define AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_QW                       	0
#define AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_QW                       	0
#define AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_QW                              	0
#define AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_QW                          	0
#define AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_QW                               	0
#define AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_ERR_FLG DEFINES
 */
#define AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK                         	0x0000200000000000ull
#define AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK                     	0x0000100000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK                    	0x0000080000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK                     	0x0000040000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK                         	0x0000020000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_MASK                             	0x0000010000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK                     	0x0000008000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK                       	0x0000004000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK                         	0x0000002000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK                      	0x0000001000000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK                        	0x0000000800000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK                         	0x0000000400000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK                         	0x0000000200000000ull
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK                     	0x0000000100000000ull
#define AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_MASK                            	0x0000000000008000ull
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK                            	0x0000000000004000ull
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK                        	0x0000000000002000ull
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_MASK                              	0x0000000000001000ull
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK                          	0x0000000000000800ull
#define AR_PI_PMI_ERR_FLG_MORB_PE_MASK                                  	0x0000000000000400ull
#define AR_PI_PMI_ERR_FLG_IRSP_PE_MASK                                  	0x0000000000000200ull
#define AR_PI_PMI_ERR_FLG_NRSP_SB_PE_MASK                               	0x0000000000000100ull
#define AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_MASK                           	0x0000000000000080ull
#define AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_MASK                              	0x0000000000000040ull
#define AR_PI_PMI_ERR_FLG_NREQ_SB_PE_MASK                               	0x0000000000000020ull
#define AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK                         	0x0000000000000010ull
#define AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK                     	0x0000000000000008ull
#define AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK                          	0x0000000000000004ull
#define AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK                           	0x0000000000000002ull
#define AR_PI_PMI_ERR_FLG_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP                           	45
#define AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP                       	44
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP                      	43
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP                       	42
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP                           	41
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_BP                               	40
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP                       	39
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP                         	38
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP                           	37
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP                        	36
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP                          	35
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP                           	34
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP                           	33
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP                       	32
#define AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_BP                              	15
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_BP                              	14
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP                          	13
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_BP                                	12
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP                            	11
#define AR_PI_PMI_ERR_FLG_MORB_PE_BP                                    	10
#define AR_PI_PMI_ERR_FLG_IRSP_PE_BP                                    	9
#define AR_PI_PMI_ERR_FLG_NRSP_SB_PE_BP                                 	8
#define AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_BP                             	7
#define AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_BP                                	6
#define AR_PI_PMI_ERR_FLG_NREQ_SB_PE_BP                                 	5
#define AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP                           	4
#define AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP                       	3
#define AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP                            	2
#define AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_BP                             	1
#define AR_PI_PMI_ERR_FLG_DIAG_ONLY_BP                                  	0
#define AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_QW                           	0
#define AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_QW                       	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_QW                      	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_QW                       	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_QW                           	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_QW                               	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_QW                       	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_QW                         	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_QW                           	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_QW                        	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_QW                          	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_QW                           	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_QW                           	0
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_QW                       	0
#define AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_QW                              	0
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_QW                              	0
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_QW                          	0
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_QW                                	0
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_QW                            	0
#define AR_PI_PMI_ERR_FLG_MORB_PE_QW                                    	0
#define AR_PI_PMI_ERR_FLG_IRSP_PE_QW                                    	0
#define AR_PI_PMI_ERR_FLG_NRSP_SB_PE_QW                                 	0
#define AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_QW                             	0
#define AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_QW                                	0
#define AR_PI_PMI_ERR_FLG_NREQ_SB_PE_QW                                 	0
#define AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_QW                           	0
#define AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_QW                       	0
#define AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_QW                            	0
#define AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_QW                             	0
#define AR_PI_PMI_ERR_FLG_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#define AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_EC                           	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_EC                       	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_EC                      	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_EC                       	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_EC                           	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_EC                               	A_EC_CRIT
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_EC                       	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_EC                         	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_EC                           	A_EC_CRIT
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_EC                        	A_EC_CRIT
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_EC                          	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_EC                           	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_EC                           	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_EC                       	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_EC                              	A_EC_CRIT
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_EC                              	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_EC                          	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_EC                                	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_EC                            	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_MORB_PE_EC                                    	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_IRSP_PE_EC                                    	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_NRSP_SB_PE_EC                                 	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_EC                             	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_EC                                	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_NREQ_SB_PE_EC                                 	A_EC_CRIT
#define AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_EC                           	A_EC_CRIT
#define AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_EC                       	A_EC_CRIT
#define AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_EC                            	A_EC_CRIT
#define AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_EC                             	A_EC_INFO
#define AR_PI_PMI_ERR_FLG_DIAG_ONLY_EC                                  	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_ERR_CLR DEFINES
 */
#define AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_MASK                         	0x0000200000000000ull
#define AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_MASK                     	0x0000100000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_MASK                    	0x0000080000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_MASK                     	0x0000040000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_MASK                         	0x0000020000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_MASK                             	0x0000010000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_MASK                     	0x0000008000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_MASK                       	0x0000004000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_MASK                         	0x0000002000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_MASK                      	0x0000001000000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_MASK                        	0x0000000800000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_MASK                         	0x0000000400000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_MASK                         	0x0000000200000000ull
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_MASK                     	0x0000000100000000ull
#define AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_MASK                            	0x0000000000008000ull
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_MASK                            	0x0000000000004000ull
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_MASK                        	0x0000000000002000ull
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_MASK                              	0x0000000000001000ull
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_MASK                          	0x0000000000000800ull
#define AR_PI_PMI_ERR_CLR_MORB_PE_MASK                                  	0x0000000000000400ull
#define AR_PI_PMI_ERR_CLR_IRSP_PE_MASK                                  	0x0000000000000200ull
#define AR_PI_PMI_ERR_CLR_NRSP_SB_PE_MASK                               	0x0000000000000100ull
#define AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_MASK                           	0x0000000000000080ull
#define AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_MASK                              	0x0000000000000040ull
#define AR_PI_PMI_ERR_CLR_NREQ_SB_PE_MASK                               	0x0000000000000020ull
#define AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_MASK                         	0x0000000000000010ull
#define AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_MASK                     	0x0000000000000008ull
#define AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_MASK                          	0x0000000000000004ull
#define AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_MASK                           	0x0000000000000002ull
#define AR_PI_PMI_ERR_CLR_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_BP                           	45
#define AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_BP                       	44
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_BP                      	43
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_BP                       	42
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_BP                           	41
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_BP                               	40
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_BP                       	39
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_BP                         	38
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_BP                           	37
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_BP                        	36
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_BP                          	35
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_BP                           	34
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_BP                           	33
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_BP                       	32
#define AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_BP                              	15
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_BP                              	14
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_BP                          	13
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_BP                                	12
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_BP                            	11
#define AR_PI_PMI_ERR_CLR_MORB_PE_BP                                    	10
#define AR_PI_PMI_ERR_CLR_IRSP_PE_BP                                    	9
#define AR_PI_PMI_ERR_CLR_NRSP_SB_PE_BP                                 	8
#define AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_BP                             	7
#define AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_BP                                	6
#define AR_PI_PMI_ERR_CLR_NREQ_SB_PE_BP                                 	5
#define AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_BP                           	4
#define AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_BP                       	3
#define AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_BP                            	2
#define AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_BP                             	1
#define AR_PI_PMI_ERR_CLR_DIAG_ONLY_BP                                  	0
#define AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_QW                           	0
#define AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_QW                       	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_QW                      	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_QW                       	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_QW                           	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_QW                               	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_QW                       	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_QW                         	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_QW                           	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_QW                        	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_QW                          	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_QW                           	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_QW                           	0
#define AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_QW                       	0
#define AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_QW                              	0
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_QW                              	0
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_QW                          	0
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_QW                                	0
#define AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_QW                            	0
#define AR_PI_PMI_ERR_CLR_MORB_PE_QW                                    	0
#define AR_PI_PMI_ERR_CLR_IRSP_PE_QW                                    	0
#define AR_PI_PMI_ERR_CLR_NRSP_SB_PE_QW                                 	0
#define AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_QW                             	0
#define AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_QW                                	0
#define AR_PI_PMI_ERR_CLR_NREQ_SB_PE_QW                                 	0
#define AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_QW                           	0
#define AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_QW                       	0
#define AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_QW                            	0
#define AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_QW                             	0
#define AR_PI_PMI_ERR_CLR_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_ERR_HSS_MSK DEFINES
 */
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_MASK                     	0x0000200000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_MASK                 	0x0000100000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK                	0x0000080000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_MASK                 	0x0000040000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_MASK                     	0x0000020000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_MASK                         	0x0000010000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_MASK                 	0x0000008000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_MASK                   	0x0000004000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_MASK                     	0x0000002000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_MASK                  	0x0000001000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_MASK                    	0x0000000800000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_MASK                     	0x0000000400000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_MASK                     	0x0000000200000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_MASK                 	0x0000000100000000ull
#define AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_MASK                        	0x0000000000008000ull
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_MASK                        	0x0000000000004000ull
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_MASK                    	0x0000000000002000ull
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_MASK                          	0x0000000000001000ull
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_MASK                      	0x0000000000000800ull
#define AR_PI_PMI_ERR_HSS_MSK_MORB_PE_MASK                              	0x0000000000000400ull
#define AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_MASK                              	0x0000000000000200ull
#define AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_MASK                           	0x0000000000000100ull
#define AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_MASK                       	0x0000000000000080ull
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_MASK                          	0x0000000000000040ull
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_MASK                           	0x0000000000000020ull
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_MASK                     	0x0000000000000010ull
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_MASK                 	0x0000000000000008ull
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_MASK                      	0x0000000000000004ull
#define AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_MASK                       	0x0000000000000002ull
#define AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_BP                       	45
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_BP                   	44
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_BP                  	43
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_BP                   	42
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_BP                       	41
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_BP                           	40
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_BP                   	39
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_BP                     	38
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_BP                       	37
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_BP                    	36
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_BP                      	35
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_BP                       	34
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_BP                       	33
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_BP                   	32
#define AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_BP                          	15
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_BP                          	14
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_BP                      	13
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_BP                            	12
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_BP                        	11
#define AR_PI_PMI_ERR_HSS_MSK_MORB_PE_BP                                	10
#define AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_BP                                	9
#define AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_BP                             	8
#define AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_BP                         	7
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_BP                            	6
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_BP                             	5
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_BP                       	4
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_BP                   	3
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_BP                        	2
#define AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_BP                         	1
#define AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_BP                              	0
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_QW                       	0
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_QW                   	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_QW                  	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_QW                   	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_QW                       	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_QW                           	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_QW                   	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_QW                     	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_QW                       	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_QW                    	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_QW                      	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_QW                       	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_QW                       	0
#define AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_QW                   	0
#define AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_QW                          	0
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_QW                          	0
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_QW                      	0
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_QW                            	0
#define AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_QW                        	0
#define AR_PI_PMI_ERR_HSS_MSK_MORB_PE_QW                                	0
#define AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_QW                                	0
#define AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_QW                             	0
#define AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_QW                         	0
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_QW                            	0
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_QW                             	0
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_QW                       	0
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_QW                   	0
#define AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_QW                        	0
#define AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_QW                         	0
#define AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_ERR_OS_MSK DEFINES
 */
#define AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_MASK                      	0x0000200000000000ull
#define AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_MASK                  	0x0000100000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK                 	0x0000080000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_MASK                  	0x0000040000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_MASK                      	0x0000020000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_MASK                          	0x0000010000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_MASK                  	0x0000008000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_MASK                    	0x0000004000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_MASK                      	0x0000002000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_MASK                   	0x0000001000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_MASK                     	0x0000000800000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_MASK                      	0x0000000400000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_MASK                      	0x0000000200000000ull
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_MASK                  	0x0000000100000000ull
#define AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_MASK                         	0x0000000000008000ull
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_MASK                         	0x0000000000004000ull
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_MASK                     	0x0000000000002000ull
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_MASK                           	0x0000000000001000ull
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_MASK                       	0x0000000000000800ull
#define AR_PI_PMI_ERR_OS_MSK_MORB_PE_MASK                               	0x0000000000000400ull
#define AR_PI_PMI_ERR_OS_MSK_IRSP_PE_MASK                               	0x0000000000000200ull
#define AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_MASK                            	0x0000000000000100ull
#define AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_MASK                        	0x0000000000000080ull
#define AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_MASK                           	0x0000000000000040ull
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_MASK                            	0x0000000000000020ull
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_MASK                      	0x0000000000000010ull
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_MASK                  	0x0000000000000008ull
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_MASK                       	0x0000000000000004ull
#define AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_MASK                        	0x0000000000000002ull
#define AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_BP                        	45
#define AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_BP                    	44
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_BP                   	43
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_BP                    	42
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_BP                        	41
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_BP                            	40
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_BP                    	39
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_BP                      	38
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_BP                        	37
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_BP                     	36
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_BP                       	35
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_BP                        	34
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_BP                        	33
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_BP                    	32
#define AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_BP                           	15
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_BP                           	14
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_BP                       	13
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_BP                             	12
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_BP                         	11
#define AR_PI_PMI_ERR_OS_MSK_MORB_PE_BP                                 	10
#define AR_PI_PMI_ERR_OS_MSK_IRSP_PE_BP                                 	9
#define AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_BP                              	8
#define AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_BP                          	7
#define AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_BP                             	6
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_BP                              	5
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_BP                        	4
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_BP                    	3
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_BP                         	2
#define AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_BP                          	1
#define AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_BP                               	0
#define AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_QW                        	0
#define AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_QW                    	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_QW                   	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_QW                    	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_QW                        	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_QW                            	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_QW                    	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_QW                      	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_QW                        	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_QW                     	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_QW                       	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_QW                        	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_QW                        	0
#define AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_QW                    	0
#define AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_QW                           	0
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_QW                           	0
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_QW                       	0
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_QW                             	0
#define AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_QW                         	0
#define AR_PI_PMI_ERR_OS_MSK_MORB_PE_QW                                 	0
#define AR_PI_PMI_ERR_OS_MSK_IRSP_PE_QW                                 	0
#define AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_QW                              	0
#define AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_QW                          	0
#define AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_QW                             	0
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_QW                              	0
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_QW                        	0
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_QW                    	0
#define AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_QW                         	0
#define AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_QW                          	0
#define AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_ERR_FIRST_FLG DEFINES
 */
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_MASK                   	0x0000200000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_MASK               	0x0000100000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_MASK              	0x0000080000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_MASK               	0x0000040000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_MASK                   	0x0000020000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_MASK                       	0x0000010000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_MASK               	0x0000008000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_MASK                 	0x0000004000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_MASK                   	0x0000002000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_MASK                	0x0000001000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_MASK                  	0x0000000800000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_MASK                   	0x0000000400000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_MASK                   	0x0000000200000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_MASK               	0x0000000100000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_MASK                      	0x0000000000008000ull
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_MASK                      	0x0000000000004000ull
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_MASK                  	0x0000000000002000ull
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_MASK                        	0x0000000000001000ull
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_MASK                    	0x0000000000000800ull
#define AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_MASK                            	0x0000000000000400ull
#define AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_MASK                            	0x0000000000000200ull
#define AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_MASK                         	0x0000000000000100ull
#define AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_MASK                     	0x0000000000000080ull
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_MASK                        	0x0000000000000040ull
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_MASK                         	0x0000000000000020ull
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_MASK                   	0x0000000000000010ull
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_MASK               	0x0000000000000008ull
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_MASK                    	0x0000000000000004ull
#define AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_MASK                     	0x0000000000000002ull
#define AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_MASK                          	0x0000000000000001ull
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_BP                     	45
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_BP                 	44
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_BP                	43
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_BP                 	42
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_BP                     	41
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_BP                         	40
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_BP                 	39
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_BP                   	38
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_BP                     	37
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_BP                  	36
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_BP                    	35
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_BP                     	34
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_BP                     	33
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_BP                 	32
#define AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_BP                        	15
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_BP                        	14
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_BP                    	13
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_BP                          	12
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_BP                      	11
#define AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_BP                              	10
#define AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_BP                              	9
#define AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_BP                           	8
#define AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_BP                       	7
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_BP                          	6
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_BP                           	5
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_BP                     	4
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_BP                 	3
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_BP                      	2
#define AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_BP                       	1
#define AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_BP                            	0
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_QW                     	0
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_QW                 	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_QW                	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_QW                 	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_QW                     	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_QW                         	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_QW                 	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_QW                   	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_QW                     	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_QW                  	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_QW                    	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_QW                     	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_QW                     	0
#define AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_QW                 	0
#define AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_QW                        	0
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_QW                        	0
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_QW                    	0
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_QW                          	0
#define AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_QW                      	0
#define AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_QW                              	0
#define AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_QW                              	0
#define AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_QW                           	0
#define AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_QW                       	0
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_QW                          	0
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_QW                           	0
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_QW                     	0
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_QW                 	0
#define AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_QW                      	0
#define AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_QW                       	0
#define AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_FIFO_ERR_FLG DEFINES
 */
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_MASK                            	0x0000000008000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK                        	0x0000000006000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK                        	0x0000000001000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK                        	0x0000000000800000ull
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK                        	0x0000000000400000ull
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK                         	0x0000000000200000ull
#define AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK                     	0x0000000000100000ull
#define AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK                     	0x0000000000080000ull
#define AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK                     	0x0000000000040000ull
#define AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK                     	0x0000000000020000ull
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK                            	0x0000000000018000ull
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_MASK                            	0x0000000000006000ull
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_MASK                            	0x0000000000001800ull
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_MASK                            	0x0000000000000600ull
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_MASK                        	0x0000000000000180ull
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_MASK                         	0x0000000000000070ull
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_MASK                         	0x000000000000000eull
#define AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_MASK                           	0x0000000000000001ull
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_BP                              	27
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP                          	25
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP                          	24
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP                          	23
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP                          	22
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP                           	21
#define AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP                       	20
#define AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP                       	19
#define AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP                       	18
#define AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP                       	17
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_BP                              	15
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_BP                              	13
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_BP                              	11
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_BP                              	9
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_BP                          	7
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_BP                           	4
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_BP                           	1
#define AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_BP                             	0
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_QW                          	0
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_QW                          	0
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_QW                          	0
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_QW                          	0
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_QW                           	0
#define AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_QW                          	0
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_QW                           	0
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_QW                           	0
#define AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_QW                             	0
#ifdef EXCEPTIONS_DEFS
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_EC                              	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_EC                          	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_EC                          	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_EC                          	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_EC                          	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_EC                           	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_EC                       	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_EC                       	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_EC                       	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_EC                       	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_EC                              	A_EC_INFO
#define AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_EC                              	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_EC                              	A_EC_INFO
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_EC                              	A_EC_INFO
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_EC                          	A_EC_INFO
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_EC                           	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_EC                           	A_EC_CRIT
#define AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_EC                             	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_FIFO_ERR_CLR DEFINES
 */
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_MASK                            	0x0000000008000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_MASK                        	0x0000000006000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_MASK                        	0x0000000001000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_MASK                        	0x0000000000800000ull
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_MASK                        	0x0000000000400000ull
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_MASK                         	0x0000000000200000ull
#define AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_MASK                     	0x0000000000100000ull
#define AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_MASK                     	0x0000000000080000ull
#define AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_MASK                     	0x0000000000040000ull
#define AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_MASK                     	0x0000000000020000ull
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_MASK                            	0x0000000000018000ull
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_MASK                            	0x0000000000006000ull
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_MASK                            	0x0000000000001800ull
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_MASK                            	0x0000000000000600ull
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_MASK                        	0x0000000000000180ull
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_MASK                         	0x0000000000000070ull
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_MASK                         	0x000000000000000eull
#define AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_MASK                           	0x0000000000000001ull
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_BP                              	27
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_BP                          	25
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_BP                          	24
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_BP                          	23
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_BP                          	22
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_BP                           	21
#define AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_BP                       	20
#define AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_BP                       	19
#define AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_BP                       	18
#define AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_BP                       	17
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_BP                              	15
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_BP                              	13
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_BP                              	11
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_BP                              	9
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_BP                          	7
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_BP                           	4
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_BP                           	1
#define AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_BP                             	0
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_QW                          	0
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_QW                          	0
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_QW                          	0
#define AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_QW                          	0
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_QW                           	0
#define AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_QW                              	0
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_QW                          	0
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_QW                           	0
#define AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_QW                           	0
#define AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_FIFO_ERR_HSS_MSK DEFINES
 */
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_MASK                        	0x0000000008000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_MASK                    	0x0000000006000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_MASK                    	0x0000000001000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_MASK                    	0x0000000000800000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_MASK                    	0x0000000000400000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_MASK                     	0x0000000000200000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_MASK                 	0x0000000000100000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_MASK                 	0x0000000000080000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_MASK                 	0x0000000000040000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_MASK                 	0x0000000000020000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_MASK                        	0x0000000000018000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_MASK                        	0x0000000000006000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_MASK                        	0x0000000000001800ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_MASK                        	0x0000000000000600ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_MASK                    	0x0000000000000180ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_MASK                     	0x0000000000000070ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_MASK                     	0x000000000000000eull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_MASK                       	0x0000000000000001ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_BP                          	27
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_BP                      	25
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_BP                      	24
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_BP                      	23
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_BP                      	22
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_BP                       	21
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_BP                   	20
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_BP                   	19
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_BP                   	18
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_BP                   	17
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_BP                          	15
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_BP                          	13
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_BP                          	11
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_BP                          	9
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_BP                      	7
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_BP                       	4
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_BP                       	1
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_BP                         	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_QW                          	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_QW                      	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_QW                      	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_QW                      	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_QW                      	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_QW                   	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_QW                   	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_QW                   	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_QW                   	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_QW                          	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_QW                          	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_QW                          	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_QW                          	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_QW                      	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_FIFO_ERR_OS_MSK DEFINES
 */
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_MASK                         	0x0000000008000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_MASK                     	0x0000000006000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_MASK                     	0x0000000001000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_MASK                     	0x0000000000800000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_MASK                     	0x0000000000400000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_MASK                      	0x0000000000200000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_MASK                  	0x0000000000100000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_MASK                  	0x0000000000080000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_MASK                  	0x0000000000040000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_MASK                  	0x0000000000020000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_MASK                         	0x0000000000018000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_MASK                         	0x0000000000006000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_MASK                         	0x0000000000001800ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_MASK                         	0x0000000000000600ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_MASK                     	0x0000000000000180ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_MASK                      	0x0000000000000070ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_MASK                      	0x000000000000000eull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_MASK                        	0x0000000000000001ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_BP                           	27
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_BP                       	25
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_BP                       	24
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_BP                       	23
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_BP                       	22
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_BP                        	21
#define AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_BP                    	20
#define AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_BP                    	19
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_BP                    	18
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_BP                    	17
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_BP                           	15
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_BP                           	13
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_BP                           	11
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_BP                           	9
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_BP                       	7
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_BP                        	4
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_BP                        	1
#define AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_BP                          	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_QW                           	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_QW                       	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_QW                       	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_QW                        	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_QW                    	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_QW                    	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_QW                    	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_QW                    	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_QW                           	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_QW                           	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_QW                           	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_QW                           	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_QW                       	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_QW                        	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_QW                        	0
#define AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_FIFO_ERR_FIRST_FLG DEFINES
 */
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_MASK                      	0x0000000008000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_MASK                  	0x0000000006000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_MASK                  	0x0000000001000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_MASK                  	0x0000000000800000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_MASK                  	0x0000000000400000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_MASK                   	0x0000000000200000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_MASK               	0x0000000000100000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_MASK               	0x0000000000080000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_MASK               	0x0000000000040000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_MASK               	0x0000000000020000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_MASK                      	0x0000000000018000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_MASK                      	0x0000000000006000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_MASK                      	0x0000000000001800ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_MASK                      	0x0000000000000600ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_MASK                  	0x0000000000000180ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_MASK                   	0x0000000000000070ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_MASK                   	0x000000000000000eull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_MASK                     	0x0000000000000001ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_BP                        	27
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_BP                    	25
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_BP                    	24
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_BP                    	23
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_BP                    	22
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_BP                     	21
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_BP                 	20
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_BP                 	19
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_BP                 	18
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_BP                 	17
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_BP                        	15
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_BP                        	13
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_BP                        	11
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_BP                        	9
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_BP                    	7
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_BP                     	4
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_BP                     	1
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_BP                       	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_QW                        	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_QW                    	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_QW                    	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_QW                    	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_QW                    	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_QW                     	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_QW                 	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_QW                 	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_QW                 	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_QW                 	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_QW                        	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_QW                        	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_QW                        	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_QW                        	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_QW                    	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_QW                     	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_QW                     	0
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_MBE_ERR_INFO DEFINES
 */
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_MASK                      	0xff80000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_MASK                      	0x007f000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_MASK                          	0x0000ff8000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_MASK                          	0x0000007f00000000ull
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_MASK                      	0x00000000ff000000ull
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_MASK                      	0x0000000000ff0000ull
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_MASK                          	0x000000000000ff00ull
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_MASK                          	0x00000000000000ffull
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_BP                        	55
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_BP                        	48
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_BP                            	39
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_BP                            	32
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_BP                        	24
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_BP                        	16
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_BP                            	8
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_BP                            	0
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_QW                        	0
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_QW                        	0
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_QW                            	0
#define AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_QW                            	0
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_QW                        	0
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_QW                        	0
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_QW                            	0
#define AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_SBE_ERR_INFO DEFINES
 */
#define AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_MASK                          	0x00000000ff800000ull
#define AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_MASK                          	0x00000000007f0000ull
#define AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_MASK                          	0x000000000000ff00ull
#define AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_MASK                          	0x00000000000000ffull
#define AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_BP                            	23
#define AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_BP                            	16
#define AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_BP                            	8
#define AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_BP                            	0
#define AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_QW                            	0
#define AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_QW                            	0
#define AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_QW                            	0
#define AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_PTID_STALL_DURATION DEFINES
 */
#define AR_PI_PMI_PTID_STALL_DURATION_MAX_MASK                          	0x000000ffffffffffull
#define AR_PI_PMI_PTID_STALL_DURATION_MAX_BP                            	0
#define AR_PI_PMI_PTID_STALL_DURATION_MAX_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_IRSP_STALL_DURATION DEFINES
 */
#define AR_PI_PMI_IRSP_STALL_DURATION_MAX_MASK                          	0x000000ffffffffffull
#define AR_PI_PMI_IRSP_STALL_DURATION_MAX_BP                            	0
#define AR_PI_PMI_IRSP_STALL_DURATION_MAX_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PMI_NRSP_STALL_DURATION DEFINES
 */
#define AR_PI_PMI_NRSP_STALL_DURATION_MAX_MASK                          	0x000000ffffffffffull
#define AR_PI_PMI_NRSP_STALL_DURATION_MAX_BP                            	0
#define AR_PI_PMI_NRSP_STALL_DURATION_MAX_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_CFG DEFINES
 */
#define AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_MASK                    	0x0000000000000001ull
#define AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_BP                      	0
#define AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_DBG_ERRINJ_RAM DEFINES
 */
#define AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_MASK                           	0x0000003f00000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_ECC1_MASK                              	0x00000000ff000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_ECC0_MASK                              	0x000000000000ff00ull
#define AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_MASK                         	0x0000000000000080ull
#define AR_PI_PII_DBG_ERRINJ_RAM_SELECT_MASK                            	0x0000000000000060ull
#define AR_PI_PII_DBG_ERRINJ_RAM_MODE_MASK                              	0x0000000000000006ull
#define AR_PI_PII_DBG_ERRINJ_RAM_EN_MASK                                	0x0000000000000001ull
#define AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_BP                             	32
#define AR_PI_PII_DBG_ERRINJ_RAM_ECC1_BP                                	24
#define AR_PI_PII_DBG_ERRINJ_RAM_ECC0_BP                                	8
#define AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_BP                           	7
#define AR_PI_PII_DBG_ERRINJ_RAM_SELECT_BP                              	5
#define AR_PI_PII_DBG_ERRINJ_RAM_MODE_BP                                	1
#define AR_PI_PII_DBG_ERRINJ_RAM_EN_BP                                  	0
#define AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_QW                             	0
#define AR_PI_PII_DBG_ERRINJ_RAM_ECC1_QW                                	0
#define AR_PI_PII_DBG_ERRINJ_RAM_ECC0_QW                                	0
#define AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_QW                           	0
#define AR_PI_PII_DBG_ERRINJ_RAM_SELECT_QW                              	0
#define AR_PI_PII_DBG_ERRINJ_RAM_MODE_QW                                	0
#define AR_PI_PII_DBG_ERRINJ_RAM_EN_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_ERR_FLG DEFINES
 */
#define AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_MASK                         	0x0000000001000000ull
#define AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_MASK                      	0x0000000000800000ull
#define AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_MASK                      	0x0000000000400000ull
#define AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_MASK                      	0x0000000000200000ull
#define AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_MASK                      	0x0000000000100000ull
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_MASK                    	0x0000000000080000ull
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_MASK                        	0x0000000000040000ull
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_MASK                    	0x0000000000020000ull
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_MASK                        	0x0000000000010000ull
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_MASK                    	0x0000000000008000ull
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_MASK                        	0x0000000000004000ull
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_MASK                    	0x0000000000002000ull
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_MASK                        	0x0000000000001000ull
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_MASK                    	0x0000000000000800ull
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_MASK                        	0x0000000000000400ull
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_MASK                    	0x0000000000000200ull
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_MASK                        	0x0000000000000100ull
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_MASK                    	0x0000000000000080ull
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_MASK                        	0x0000000000000040ull
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_MASK                    	0x0000000000000020ull
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_MASK                        	0x0000000000000010ull
#define AR_PI_PII_ERR_FLG_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_BP                           	24
#define AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_BP                        	23
#define AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_BP                        	22
#define AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_BP                        	21
#define AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_BP                        	20
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_BP                      	19
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_BP                          	18
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_BP                      	17
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_BP                          	16
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_BP                      	15
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_BP                          	14
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_BP                      	13
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_BP                          	12
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_BP                      	11
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_BP                          	10
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_BP                      	9
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_BP                          	8
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_BP                      	7
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_BP                          	6
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_BP                      	5
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_BP                          	4
#define AR_PI_PII_ERR_FLG_DIAG_ONLY_BP                                  	0
#define AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_QW                           	0
#define AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_QW                        	0
#define AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_QW                        	0
#define AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_QW                        	0
#define AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_QW                        	0
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_QW                      	0
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_QW                          	0
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_QW                      	0
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_QW                          	0
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_QW                      	0
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_QW                          	0
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_QW                      	0
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_QW                          	0
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_QW                      	0
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_QW                          	0
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_QW                      	0
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_QW                          	0
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_QW                      	0
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_QW                          	0
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_QW                      	0
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_QW                          	0
#define AR_PI_PII_ERR_FLG_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#define AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_EC                           	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_EC                        	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_EC                        	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_EC                        	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_EC                        	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_EC                      	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_EC                          	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_EC                      	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_EC                          	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_EC                      	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_EC                          	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_EC                      	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_EC                          	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_EC                      	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_EC                          	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_EC                      	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_EC                          	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_EC                      	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_EC                          	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_EC                      	A_EC_INFO
#define AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_EC                          	A_EC_INFO
#define AR_PI_PII_ERR_FLG_DIAG_ONLY_EC                                  	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_ERR_CLR DEFINES
 */
#define AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_MASK                         	0x0000000001000000ull
#define AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_MASK                      	0x0000000000800000ull
#define AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_MASK                      	0x0000000000400000ull
#define AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_MASK                      	0x0000000000200000ull
#define AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_MASK                      	0x0000000000100000ull
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_MASK                    	0x0000000000080000ull
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_MASK                        	0x0000000000040000ull
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_MASK                    	0x0000000000020000ull
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_MASK                        	0x0000000000010000ull
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_MASK                    	0x0000000000008000ull
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_MASK                        	0x0000000000004000ull
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_MASK                    	0x0000000000002000ull
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_MASK                        	0x0000000000001000ull
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_MASK                    	0x0000000000000800ull
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_MASK                        	0x0000000000000400ull
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_MASK                    	0x0000000000000200ull
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_MASK                        	0x0000000000000100ull
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_MASK                    	0x0000000000000080ull
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_MASK                        	0x0000000000000040ull
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_MASK                    	0x0000000000000020ull
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_MASK                        	0x0000000000000010ull
#define AR_PI_PII_ERR_CLR_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_BP                           	24
#define AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_BP                        	23
#define AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_BP                        	22
#define AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_BP                        	21
#define AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_BP                        	20
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_BP                      	19
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_BP                          	18
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_BP                      	17
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_BP                          	16
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_BP                      	15
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_BP                          	14
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_BP                      	13
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_BP                          	12
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_BP                      	11
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_BP                          	10
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_BP                      	9
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_BP                          	8
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_BP                      	7
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_BP                          	6
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_BP                      	5
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_BP                          	4
#define AR_PI_PII_ERR_CLR_DIAG_ONLY_BP                                  	0
#define AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_QW                           	0
#define AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_QW                        	0
#define AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_QW                        	0
#define AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_QW                        	0
#define AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_QW                        	0
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_QW                      	0
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_QW                          	0
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_QW                      	0
#define AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_QW                          	0
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_QW                      	0
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_QW                          	0
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_QW                      	0
#define AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_QW                          	0
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_QW                      	0
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_QW                          	0
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_QW                      	0
#define AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_QW                          	0
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_QW                      	0
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_QW                          	0
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_QW                      	0
#define AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_QW                          	0
#define AR_PI_PII_ERR_CLR_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_ERR_HSS_MSK DEFINES
 */
#define AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_MASK                     	0x0000000001000000ull
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_MASK                  	0x0000000000800000ull
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_MASK                  	0x0000000000400000ull
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_MASK                  	0x0000000000200000ull
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_MASK                  	0x0000000000100000ull
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK                	0x0000000000080000ull
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_MASK                    	0x0000000000040000ull
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK                	0x0000000000020000ull
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_MASK                    	0x0000000000010000ull
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK                	0x0000000000008000ull
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_MASK                    	0x0000000000004000ull
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK                	0x0000000000002000ull
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_MASK                    	0x0000000000001000ull
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK                	0x0000000000000800ull
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_MASK                    	0x0000000000000400ull
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK                	0x0000000000000200ull
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_MASK                    	0x0000000000000100ull
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK                	0x0000000000000080ull
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_MASK                    	0x0000000000000040ull
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK                	0x0000000000000020ull
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_MASK                    	0x0000000000000010ull
#define AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_BP                       	24
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_BP                    	23
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_BP                    	22
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_BP                    	21
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_BP                    	20
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_BP                  	19
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_BP                      	18
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_BP                  	17
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_BP                      	16
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_BP                  	15
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_BP                      	14
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_BP                  	13
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_BP                      	12
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_BP                  	11
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_BP                      	10
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_BP                  	9
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_BP                      	8
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_BP                  	7
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_BP                      	6
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_BP                  	5
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_BP                      	4
#define AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_BP                              	0
#define AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_QW                       	0
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_QW                    	0
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_QW                    	0
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_QW                    	0
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_QW                    	0
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_QW                  	0
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_QW                      	0
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_QW                  	0
#define AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_QW                      	0
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_QW                  	0
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_QW                      	0
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_QW                  	0
#define AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_QW                      	0
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_QW                  	0
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_QW                      	0
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_QW                  	0
#define AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_QW                      	0
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_QW                  	0
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_QW                      	0
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_QW                  	0
#define AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_QW                      	0
#define AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_ERR_OS_MSK DEFINES
 */
#define AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_MASK                      	0x0000000001000000ull
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_MASK                   	0x0000000000800000ull
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_MASK                   	0x0000000000400000ull
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_MASK                   	0x0000000000200000ull
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_MASK                   	0x0000000000100000ull
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK                 	0x0000000000080000ull
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_MASK                     	0x0000000000040000ull
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK                 	0x0000000000020000ull
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_MASK                     	0x0000000000010000ull
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK                 	0x0000000000008000ull
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_MASK                     	0x0000000000004000ull
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK                 	0x0000000000002000ull
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_MASK                     	0x0000000000001000ull
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK                 	0x0000000000000800ull
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_MASK                     	0x0000000000000400ull
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK                 	0x0000000000000200ull
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_MASK                     	0x0000000000000100ull
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK                 	0x0000000000000080ull
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_MASK                     	0x0000000000000040ull
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK                 	0x0000000000000020ull
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_MASK                     	0x0000000000000010ull
#define AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_BP                        	24
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_BP                     	23
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_BP                     	22
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_BP                     	21
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_BP                     	20
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_BP                   	19
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_BP                       	18
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_BP                   	17
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_BP                       	16
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_BP                   	15
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_BP                       	14
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_BP                   	13
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_BP                       	12
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_BP                   	11
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_BP                       	10
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_BP                   	9
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_BP                       	8
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_BP                   	7
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_BP                       	6
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_BP                   	5
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_BP                       	4
#define AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_BP                               	0
#define AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_QW                        	0
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_QW                     	0
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_QW                     	0
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_QW                     	0
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_QW                     	0
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_QW                   	0
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_QW                       	0
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_QW                   	0
#define AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_QW                       	0
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_QW                   	0
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_QW                       	0
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_QW                   	0
#define AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_QW                       	0
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_QW                   	0
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_QW                       	0
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_QW                   	0
#define AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_QW                       	0
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_QW                   	0
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_QW                       	0
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_QW                   	0
#define AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_QW                       	0
#define AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_ERR_FIRST_FLG DEFINES
 */
#define AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_MASK                   	0x0000000001000000ull
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_MASK                	0x0000000000800000ull
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_MASK                	0x0000000000400000ull
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_MASK                	0x0000000000200000ull
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_MASK                	0x0000000000100000ull
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_MASK              	0x0000000000080000ull
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_MASK                  	0x0000000000040000ull
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_MASK              	0x0000000000020000ull
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_MASK                  	0x0000000000010000ull
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_MASK              	0x0000000000008000ull
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_MASK                  	0x0000000000004000ull
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_MASK              	0x0000000000002000ull
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_MASK                  	0x0000000000001000ull
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_MASK              	0x0000000000000800ull
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_MASK                  	0x0000000000000400ull
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_MASK              	0x0000000000000200ull
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_MASK                  	0x0000000000000100ull
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_MASK              	0x0000000000000080ull
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_MASK                  	0x0000000000000040ull
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_MASK              	0x0000000000000020ull
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_MASK                  	0x0000000000000010ull
#define AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_MASK                          	0x0000000000000001ull
#define AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_BP                     	24
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_BP                  	23
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_BP                  	22
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_BP                  	21
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_BP                  	20
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_BP                	19
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_BP                    	18
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_BP                	17
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_BP                    	16
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_BP                	15
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_BP                    	14
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_BP                	13
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_BP                    	12
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_BP                	11
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_BP                    	10
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_BP                	9
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_BP                    	8
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_BP                	7
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_BP                    	6
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_BP                	5
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_BP                    	4
#define AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_BP                            	0
#define AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_QW                     	0
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_QW                  	0
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_QW                  	0
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_QW                  	0
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_QW                  	0
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_QW                	0
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_QW                    	0
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_QW                	0
#define AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_QW                    	0
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_QW                	0
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_QW                    	0
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_QW                	0
#define AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_QW                    	0
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_QW                	0
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_QW                    	0
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_QW                	0
#define AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_QW                    	0
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_QW                	0
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_QW                    	0
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_QW                	0
#define AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_QW                    	0
#define AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_ERR_INFO_MBE DEFINES
 */
#define AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_MASK                 	0xff00000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_MASK                 	0x00ff000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_MASK                 	0x0000ff0000000000ull
#define AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_MASK                 	0x000000ff00000000ull
#define AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_MASK                 	0x00000000ff000000ull
#define AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_MASK                 	0x0000000000ff0000ull
#define AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_MASK                 	0x000000000000ff00ull
#define AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_MASK                 	0x00000000000000ffull
#define AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_BP                   	56
#define AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_BP                   	48
#define AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_BP                   	40
#define AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_BP                   	32
#define AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_BP                   	24
#define AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_BP                   	16
#define AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_BP                   	8
#define AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_BP                   	0
#define AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_QW                   	0
#define AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_QW                   	0
#define AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_QW                   	0
#define AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_QW                   	0
#define AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_QW                   	0
#define AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_QW                   	0
#define AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_QW                   	0
#define AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PII_ERR_INFO_SBE DEFINES
 */
#define AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_MASK                 	0xff00000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_MASK                 	0x00ff000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_MASK                 	0x0000ff0000000000ull
#define AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_MASK                 	0x000000ff00000000ull
#define AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_MASK                 	0x00000000ff000000ull
#define AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_MASK                 	0x0000000000ff0000ull
#define AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_MASK                 	0x000000000000ff00ull
#define AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_MASK                 	0x00000000000000ffull
#define AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_BP                   	56
#define AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_BP                   	48
#define AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_BP                   	40
#define AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_BP                   	32
#define AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_BP                   	24
#define AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_BP                   	16
#define AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_BP                   	8
#define AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_BP                   	0
#define AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_QW                   	0
#define AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_QW                   	0
#define AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_QW                   	0
#define AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_QW                   	0
#define AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_QW                   	0
#define AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_QW                   	0
#define AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_QW                   	0
#define AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_CFG DEFINES
 */
#define AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_MASK                      	0x0000000000000200ull
#define AR_PI_PTI_CFG_PI_NIC_CRD_MAX_MASK                               	0x00000000000001f0ull
#define AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_MASK                      	0x000000000000000full
#define AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_BP                        	9
#define AR_PI_PTI_CFG_PI_NIC_CRD_MAX_BP                                 	4
#define AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_BP                        	0
#define AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_QW                        	0
#define AR_PI_PTI_CFG_PI_NIC_CRD_MAX_QW                                 	0
#define AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_DBG_ERRINJ_FIFO DEFINES
 */
#define AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_MASK                             	0x00000001ff000000ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_MASK                             	0x000000000001ff00ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_MASK                        	0x0000000000000080ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_MASK                           	0x0000000000000060ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_MASK                            	0x000000000000001cull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_MASK                             	0x0000000000000002ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_EN_MASK                               	0x0000000000000001ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_BP                               	24
#define AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_BP                               	8
#define AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_BP                          	7
#define AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_BP                             	5
#define AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_BP                              	2
#define AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_BP                               	1
#define AR_PI_PTI_DBG_ERRINJ_FIFO_EN_BP                                 	0
#define AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_QW                               	0
#define AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_QW                               	0
#define AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_QW                          	0
#define AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_QW                             	0
#define AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_QW                              	0
#define AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_QW                               	0
#define AR_PI_PTI_DBG_ERRINJ_FIFO_EN_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_DBG_ERRINJ_CMPL_POISON DEFINES
 */
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_MASK                      	0xfffffff000000000ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_MASK                   	0x0000000fffffff00ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_MASK                 	0x0000000000000080ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_MASK                      	0x0000000000000006ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_MASK                        	0x0000000000000001ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_BP                        	36
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_BP                     	8
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_BP                   	7
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_BP                        	1
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_BP                          	0
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_QW                        	0
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_QW                     	0
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_QW                   	0
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_QW                        	0
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_FLG DEFINES
 */
#define AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_MASK                         	0x0000040000000000ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_MASK                         	0x0000020000000000ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_MASK                         	0x0000010000000000ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_MASK                      	0x0000008000000000ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_MASK                    	0x0000004000000000ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK                  	0x0000002000000000ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_MASK                  	0x0000001000000000ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_MASK                    	0x0000000800000000ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_MASK                       	0x0000000400000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_MASK                           	0x0000000200000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_MASK                           	0x0000000100000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_MASK                         	0x0000000080000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK                   	0x0000000040000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_MASK                     	0x0000000020000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK                   	0x0000000010000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK                  	0x0000000008000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_MASK                  	0x0000000004000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_MASK                    	0x0000000002000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_MASK                     	0x0000000001000000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_MASK                         	0x0000000000800000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_MASK                          	0x0000000000400000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_MASK                          	0x0000000000200000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_MASK                        	0x0000000000180000ull
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_MASK                        	0x0000000000060000ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK                 	0x0000000000010000ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_MASK                         	0x0000000000008000ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_MASK                       	0x0000000000004000ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_MASK                     	0x0000000000002000ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK                   	0x0000000000001000ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK                  	0x0000000000000800ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_MASK                      	0x0000000000000400ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_MASK                    	0x0000000000000200ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_MASK                     	0x0000000000000100ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_MASK                         	0x0000000000000080ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_MASK                          	0x0000000000000040ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_MASK                          	0x0000000000000020ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_MASK                        	0x0000000000000018ull
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_MASK                        	0x0000000000000006ull
#define AR_PI_PTI_ERR_FLG_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_BP                           	42
#define AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_BP                           	41
#define AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_BP                           	40
#define AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_BP                        	39
#define AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_BP                      	38
#define AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_BP                    	37
#define AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_BP                    	36
#define AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_BP                      	35
#define AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_BP                         	34
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_BP                             	33
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_BP                             	32
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_BP                           	31
#define AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP                     	30
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_BP                       	29
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_BP                     	28
#define AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_BP                    	27
#define AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_BP                    	26
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_BP                      	25
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_BP                       	24
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_BP                           	23
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_BP                            	22
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_BP                            	21
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_BP                          	19
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_BP                          	17
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP                   	16
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_BP                           	15
#define AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_BP                         	14
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_BP                       	13
#define AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_BP                     	12
#define AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_BP                    	11
#define AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_BP                        	10
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_BP                      	9
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_BP                       	8
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_BP                           	7
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_BP                            	6
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_BP                            	5
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_BP                          	3
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_BP                          	1
#define AR_PI_PTI_ERR_FLG_DIAG_ONLY_BP                                  	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_QW                           	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_QW                           	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_QW                           	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_QW                        	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_QW                      	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_QW                    	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_QW                    	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_QW                      	0
#define AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_QW                         	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_QW                             	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_QW                             	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_QW                           	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_QW                     	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_QW                       	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_QW                     	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_QW                    	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_QW                    	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_QW                      	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_QW                       	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_QW                           	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_QW                            	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_QW                            	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_QW                          	0
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_QW                          	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_QW                   	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_QW                           	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_QW                         	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_QW                       	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_QW                     	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_QW                    	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_QW                        	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_QW                      	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_QW                       	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_QW                           	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_QW                            	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_QW                            	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_QW                          	0
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_QW                          	0
#define AR_PI_PTI_ERR_FLG_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#define AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_EC                           	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_EC                           	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_EC                           	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_EC                        	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_EC                      	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_EC                    	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_EC                    	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_EC                      	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_EC                         	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_EC                             	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_EC                             	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_EC                           	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_EC                     	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_EC                       	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_EC                     	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_EC                    	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_EC                    	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_EC                      	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_EC                       	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_EC                           	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_EC                            	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_EC                            	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_EC                          	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_EC                          	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_EC                   	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_EC                           	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_EC                         	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_EC                       	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_EC                     	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_EC                    	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_EC                        	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_EC                      	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_EC                       	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_EC                           	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_EC                            	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_EC                            	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_EC                          	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_EC                          	A_EC_INFO
#define AR_PI_PTI_ERR_FLG_DIAG_ONLY_EC                                  	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_CLR DEFINES
 */
#define AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_MASK                         	0x0000040000000000ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_MASK                         	0x0000020000000000ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_MASK                         	0x0000010000000000ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_MASK                      	0x0000008000000000ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_MASK                    	0x0000004000000000ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_MASK                  	0x0000002000000000ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_MASK                  	0x0000001000000000ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_MASK                    	0x0000000800000000ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_MASK                       	0x0000000400000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_MASK                           	0x0000000200000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_MASK                           	0x0000000100000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_MASK                         	0x0000000080000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_MASK                   	0x0000000040000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_MASK                     	0x0000000020000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_MASK                   	0x0000000010000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_MASK                  	0x0000000008000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_MASK                  	0x0000000004000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_MASK                    	0x0000000002000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_MASK                     	0x0000000001000000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_MASK                         	0x0000000000800000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_MASK                          	0x0000000000400000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_MASK                          	0x0000000000200000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_MASK                        	0x0000000000180000ull
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_MASK                        	0x0000000000060000ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_MASK                 	0x0000000000010000ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_MASK                         	0x0000000000008000ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_MASK                       	0x0000000000004000ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_MASK                     	0x0000000000002000ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_MASK                   	0x0000000000001000ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_MASK                  	0x0000000000000800ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_MASK                      	0x0000000000000400ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_MASK                    	0x0000000000000200ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_MASK                     	0x0000000000000100ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_MASK                         	0x0000000000000080ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_MASK                          	0x0000000000000040ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_MASK                          	0x0000000000000020ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_MASK                        	0x0000000000000018ull
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_MASK                        	0x0000000000000006ull
#define AR_PI_PTI_ERR_CLR_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_BP                           	42
#define AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_BP                           	41
#define AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_BP                           	40
#define AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_BP                        	39
#define AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_BP                      	38
#define AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_BP                    	37
#define AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_BP                    	36
#define AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_BP                      	35
#define AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_BP                         	34
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_BP                             	33
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_BP                             	32
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_BP                           	31
#define AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_BP                     	30
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_BP                       	29
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_BP                     	28
#define AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_BP                    	27
#define AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_BP                    	26
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_BP                      	25
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_BP                       	24
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_BP                           	23
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_BP                            	22
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_BP                            	21
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_BP                          	19
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_BP                          	17
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_BP                   	16
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_BP                           	15
#define AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_BP                         	14
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_BP                       	13
#define AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_BP                     	12
#define AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_BP                    	11
#define AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_BP                        	10
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_BP                      	9
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_BP                       	8
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_BP                           	7
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_BP                            	6
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_BP                            	5
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_BP                          	3
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_BP                          	1
#define AR_PI_PTI_ERR_CLR_DIAG_ONLY_BP                                  	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_QW                           	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_QW                           	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_QW                           	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_QW                        	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_QW                      	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_QW                    	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_QW                    	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_QW                      	0
#define AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_QW                         	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_QW                             	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_QW                             	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_QW                           	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_QW                     	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_QW                       	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_QW                     	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_QW                    	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_QW                    	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_QW                      	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_QW                       	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_QW                           	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_QW                            	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_QW                            	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_QW                          	0
#define AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_QW                          	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_QW                   	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_QW                           	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_QW                         	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_QW                       	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_QW                     	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_QW                    	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_QW                        	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_QW                      	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_QW                       	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_QW                           	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_QW                            	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_QW                            	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_QW                          	0
#define AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_QW                          	0
#define AR_PI_PTI_ERR_CLR_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_HSS_MSK DEFINES
 */
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_MASK                     	0x0000040000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_MASK                     	0x0000020000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_MASK                     	0x0000010000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_MASK                  	0x0000008000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK                	0x0000004000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK              	0x0000002000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_MASK              	0x0000001000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK                	0x0000000800000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_MASK                   	0x0000000400000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_MASK                       	0x0000000200000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_MASK                       	0x0000000100000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_MASK                     	0x0000000080000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK               	0x0000000040000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_MASK                 	0x0000000020000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK               	0x0000000010000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK              	0x0000000008000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_MASK              	0x0000000004000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_MASK                	0x0000000002000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_MASK                 	0x0000000001000000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_MASK                     	0x0000000000800000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_MASK                      	0x0000000000400000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_MASK                      	0x0000000000200000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_MASK                    	0x0000000000180000ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_MASK                    	0x0000000000060000ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK             	0x0000000000010000ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_MASK                     	0x0000000000008000ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_MASK                   	0x0000000000004000ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_MASK                 	0x0000000000002000ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK               	0x0000000000001000ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK              	0x0000000000000800ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_MASK                  	0x0000000000000400ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_MASK                	0x0000000000000200ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_MASK                 	0x0000000000000100ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_MASK                     	0x0000000000000080ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_MASK                      	0x0000000000000040ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_MASK                      	0x0000000000000020ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_MASK                    	0x0000000000000018ull
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_MASK                    	0x0000000000000006ull
#define AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_BP                       	42
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_BP                       	41
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_BP                       	40
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_BP                    	39
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_BP                  	38
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP                	37
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_BP                	36
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_BP                  	35
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_BP                     	34
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_BP                         	33
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_BP                         	32
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_BP                       	31
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP                 	30
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_BP                   	29
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP                 	28
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP                	27
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_BP                	26
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_BP                  	25
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_BP                   	24
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_BP                       	23
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_BP                        	22
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_BP                        	21
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_BP                      	19
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_BP                      	17
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP               	16
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_BP                       	15
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_BP                     	14
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_BP                   	13
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP                 	12
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP                	11
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_BP                    	10
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_BP                  	9
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_BP                   	8
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_BP                       	7
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_BP                        	6
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_BP                        	5
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_BP                      	3
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_BP                      	1
#define AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_BP                              	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_QW                       	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_QW                       	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_QW                       	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_QW                    	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_QW                  	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_QW                	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_QW                	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_QW                  	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_QW                     	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_QW                         	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_QW                         	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_QW                       	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_QW                 	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_QW                   	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_QW                 	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_QW                	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_QW                	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_QW                  	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_QW                   	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_QW                       	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_QW                        	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_QW                        	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_QW                      	0
#define AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_QW                      	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_QW               	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_QW                       	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_QW                     	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_QW                   	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_QW                 	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_QW                	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_QW                    	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_QW                  	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_QW                   	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_QW                       	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_QW                        	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_QW                        	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_QW                      	0
#define AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_QW                      	0
#define AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_OS_MSK DEFINES
 */
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_MASK                      	0x0000040000000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_MASK                      	0x0000020000000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_MASK                      	0x0000010000000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_MASK                   	0x0000008000000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK                 	0x0000004000000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK               	0x0000002000000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_MASK               	0x0000001000000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK                 	0x0000000800000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_MASK                    	0x0000000400000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_MASK                        	0x0000000200000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_MASK                        	0x0000000100000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_MASK                      	0x0000000080000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK                	0x0000000040000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_MASK                  	0x0000000020000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK                	0x0000000010000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK               	0x0000000008000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_MASK               	0x0000000004000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_MASK                 	0x0000000002000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_MASK                  	0x0000000001000000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_MASK                      	0x0000000000800000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_MASK                       	0x0000000000400000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_MASK                       	0x0000000000200000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_MASK                     	0x0000000000180000ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_MASK                     	0x0000000000060000ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK              	0x0000000000010000ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_MASK                      	0x0000000000008000ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_MASK                    	0x0000000000004000ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_MASK                  	0x0000000000002000ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK                	0x0000000000001000ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK               	0x0000000000000800ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_MASK                   	0x0000000000000400ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_MASK                 	0x0000000000000200ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_MASK                  	0x0000000000000100ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_MASK                      	0x0000000000000080ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_MASK                       	0x0000000000000040ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_MASK                       	0x0000000000000020ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_MASK                     	0x0000000000000018ull
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_MASK                     	0x0000000000000006ull
#define AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_BP                        	42
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_BP                        	41
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_BP                        	40
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_BP                     	39
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_BP                   	38
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP                 	37
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_BP                 	36
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_BP                   	35
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_BP                      	34
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_BP                          	33
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_BP                          	32
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_BP                        	31
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP                  	30
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_BP                    	29
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP                  	28
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP                 	27
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_BP                 	26
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_BP                   	25
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_BP                    	24
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_BP                        	23
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_BP                         	22
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_BP                         	21
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_BP                       	19
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_BP                       	17
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP                	16
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_BP                        	15
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_BP                      	14
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_BP                    	13
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP                  	12
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP                 	11
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_BP                     	10
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_BP                   	9
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_BP                    	8
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_BP                        	7
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_BP                         	6
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_BP                         	5
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_BP                       	3
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_BP                       	1
#define AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_BP                               	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_QW                        	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_QW                        	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_QW                        	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_QW                     	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_QW                   	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_QW                 	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_QW                 	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_QW                   	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_QW                      	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_QW                          	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_QW                          	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_QW                        	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_QW                  	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_QW                    	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_QW                  	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_QW                 	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_QW                 	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_QW                   	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_QW                    	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_QW                        	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_QW                         	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_QW                         	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_QW                       	0
#define AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_QW                       	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_QW                	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_QW                        	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_QW                      	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_QW                    	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_QW                  	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_QW                 	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_QW                     	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_QW                   	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_QW                    	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_QW                        	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_QW                         	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_QW                         	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_QW                       	0
#define AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_QW                       	0
#define AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_HSS_MSK DEFINES
 */
#define AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_MASK                             	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_BP                               	0
#define AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_OS_MSK DEFINES
 */
#define AR_PI_PTI_ERR_INFO_OS_MSK_MSK_MASK                              	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_MSK_MSK_BP                                	0
#define AR_PI_PTI_ERR_INFO_OS_MSK_MSK_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_FIRST_FLG DEFINES
 */
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_MASK                   	0x0000040000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_MASK                   	0x0000020000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_MASK                   	0x0000010000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_MASK                	0x0000008000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_MASK              	0x0000004000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK            	0x0000002000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_MASK            	0x0000001000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_MASK              	0x0000000800000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_MASK                 	0x0000000400000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_MASK                     	0x0000000200000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_MASK                     	0x0000000100000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_MASK                   	0x0000000080000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK             	0x0000000040000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_MASK               	0x0000000020000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK             	0x0000000010000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK            	0x0000000008000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_MASK            	0x0000000004000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_MASK              	0x0000000002000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_MASK               	0x0000000001000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_MASK                   	0x0000000000800000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_MASK                    	0x0000000000400000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_MASK                    	0x0000000000200000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_MASK                  	0x0000000000180000ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_MASK                  	0x0000000000060000ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK           	0x0000000000010000ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_MASK                   	0x0000000000008000ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_MASK                 	0x0000000000004000ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_MASK               	0x0000000000002000ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK             	0x0000000000001000ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK            	0x0000000000000800ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_MASK                	0x0000000000000400ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_MASK              	0x0000000000000200ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_MASK               	0x0000000000000100ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_MASK                   	0x0000000000000080ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_MASK                    	0x0000000000000040ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_MASK                    	0x0000000000000020ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_MASK                  	0x0000000000000018ull
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_MASK                  	0x0000000000000006ull
#define AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_MASK                          	0x0000000000000001ull
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_BP                     	42
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_BP                     	41
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_BP                     	40
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_BP                  	39
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_BP                	38
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_BP              	37
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_BP              	36
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_BP                	35
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_BP                   	34
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_BP                       	33
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_BP                       	32
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_BP                     	31
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP               	30
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_BP                 	29
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_BP               	28
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_BP              	27
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_BP              	26
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_BP                	25
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_BP                 	24
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_BP                     	23
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_BP                      	22
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_BP                      	21
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_BP                    	19
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_BP                    	17
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP             	16
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_BP                     	15
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_BP                   	14
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_BP                 	13
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_BP               	12
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_BP              	11
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_BP                  	10
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_BP                	9
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_BP                 	8
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_BP                     	7
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_BP                      	6
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_BP                      	5
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_BP                    	3
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_BP                    	1
#define AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_BP                            	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_QW                     	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_QW                     	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_QW                     	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_QW                  	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_QW                	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_QW              	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_QW              	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_QW                	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_QW                   	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_QW                       	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_QW                       	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_QW                     	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_QW               	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_QW                 	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_QW               	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_QW              	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_QW              	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_QW                	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_QW                 	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_QW                     	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_QW                      	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_QW                      	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_QW                    	0
#define AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_QW                    	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_QW             	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_QW                     	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_QW                   	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_QW                 	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_QW               	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_QW              	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_QW                  	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_QW                	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_QW                 	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_QW                     	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_QW                      	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_QW                      	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_QW                    	0
#define AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_QW                    	0
#define AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_MBE DEFINES
 */
#define AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_MASK                 	0x01ff000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_MASK                 	0x000001ff00000000ull
#define AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_MASK                 	0x0000000001ff0000ull
#define AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_MASK                 	0x00000000000001ffull
#define AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_BP                   	48
#define AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_BP                   	32
#define AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_BP                   	16
#define AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_BP                   	0
#define AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_QW                   	0
#define AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_QW                   	0
#define AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_QW                   	0
#define AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_SBE DEFINES
 */
#define AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_MASK                 	0x01ff000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_MASK                 	0x000001ff00000000ull
#define AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_MASK                 	0x0000000001ff0000ull
#define AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_MASK                 	0x00000000000001ffull
#define AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_BP                   	48
#define AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_BP                   	32
#define AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_BP                   	16
#define AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_BP                   	0
#define AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_QW                   	0
#define AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_QW                   	0
#define AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_QW                   	0
#define AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_HSS_MISC DEFINES
 */
#define AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_MASK                       	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_BP                         	0
#define AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW DEFINES
 */
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_MASK                 	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_BP                   	0
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW DEFINES
 */
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_MASK               	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_BP                 	0
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_OS_MISC DEFINES
 */
#define AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_MASK                        	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_BP                          	0
#define AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_OS_DESC_LSQW DEFINES
 */
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_MASK                  	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_BP                    	0
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ERR_INFO_OS_DESC_MSQW DEFINES
 */
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_MASK                	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_BP                  	0
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_NIC_STALL_DURATION DEFINES
 */
#define AR_PI_PTI_NIC_STALL_DURATION_MAX_MASK                           	0x000000ffffffffffull
#define AR_PI_PTI_NIC_STALL_DURATION_MAX_BP                             	0
#define AR_PI_PTI_NIC_STALL_DURATION_MAX_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_LB_STALL_DURATION DEFINES
 */
#define AR_PI_PTI_LB_STALL_DURATION_MAX_MASK                            	0x000000ffffffffffull
#define AR_PI_PTI_LB_STALL_DURATION_MAX_BP                              	0
#define AR_PI_PTI_LB_STALL_DURATION_MAX_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_ORF_STALL_DURATION DEFINES
 */
#define AR_PI_PTI_ORF_STALL_DURATION_MAX_MASK                           	0x000000ffffffffffull
#define AR_PI_PTI_ORF_STALL_DURATION_MAX_BP                             	0
#define AR_PI_PTI_ORF_STALL_DURATION_MAX_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PTI_HAL_STALL_DURATION DEFINES
 */
#define AR_PI_PTI_HAL_STALL_DURATION_MAX_MASK                           	0x000000ffffffffffull
#define AR_PI_PTI_HAL_STALL_DURATION_MAX_BP                             	0
#define AR_PI_PTI_HAL_STALL_DURATION_MAX_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PM_DBG_ERRINJ_CNTR_PERR DEFINES
 */
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_MASK                      	0x0000007f00000000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_MASK                    	0x00000000000f0000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_MASK                    	0x0000000000000008ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_MASK                         	0x0000000000000006ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_MASK                       	0x0000000000000001ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_BP                        	32
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_BP                      	16
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_BP                      	3
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_BP                           	1
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_BP                         	0
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_QW                        	0
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_QW                      	0
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_QW                      	0
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_QW                           	0
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PM_ERR_INFO_CNTR_PERR DEFINES
 */
#define AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_MASK                        	0x000000000007f000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_MASK              	0x0000000000000008ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_BP                          	12
#define AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_BP                	3
#define AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_QW                          	0
#define AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_QW                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PM_ERR_INFO_CNTR_PERR_CNT DEFINES
 */
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_MASK                 	0xffffffffffffffffull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_BP                   	0
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PM_EVENT_CNTR_CTRL DEFINES
 */
#define AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_MASK               	0x0002000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_MASK                            	0x0001000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_MASK                             	0x0000800000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_MASK                    	0x0000000000000001ull
#define AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_BP                 	49
#define AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_BP                              	48
#define AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_BP                               	47
#define AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_BP                      	0
#define AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_QW                 	0
#define AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_QW                              	0
#define AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_QW                               	0
#define AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_PM_EVENT_CNTR DEFINES
 */
#define AR_PI_PM_EVENT_CNTR_CNT_MASK                                    	0xffffffffffffffffull
#define AR_PI_PM_EVENT_CNTR_CNT_BP                                      	0
#define AR_PI_PM_EVENT_CNTR_CNT_QW                                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_F0_MSI_X_TABLE_QW0 DEFINES
 */
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_MASK                      	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_BP                        	0
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_F0_MSI_X_TABLE_QW1 DEFINES
 */
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK     	0xfe00000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK              	0x01ff000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK                  	0x0000c00000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK               	0x0000200000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK     	0x00001ffe00000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK               	0x0000000100000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_MASK                      	0x00000000ffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP       	57
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP                	48
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP                    	46
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP                 	45
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP       	33
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP                 	32
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_BP                        	0
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_QW       	0
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_QW                	0
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_QW                    	0
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_QW                 	0
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_QW       	0
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_QW                 	0
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_STS_F0_MSI_X_PBA DEFINES
 */
#define AR_PI_STS_F0_MSI_X_PBA_PENDING_MASK                             	0xffffffffffffffffull
#define AR_PI_STS_F0_MSI_X_PBA_PENDING_BP                               	0
#define AR_PI_STS_F0_MSI_X_PBA_PENDING_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_STS_F0_MSI_X_IRQ_STATUS DEFINES
 */
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK                   	0xffffffffffffffffull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_BP                     	0
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_F1_MSI_X_TABLE_QW0 DEFINES
 */
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_MASK                      	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_BP                        	0
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_F1_MSI_X_TABLE_QW1 DEFINES
 */
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK     	0xfe00000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK              	0x01ff000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK                  	0x0000c00000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK               	0x0000200000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK     	0x00001ffe00000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK               	0x0000000100000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_MASK                      	0x00000000ffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP       	57
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP                	48
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP                    	46
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP                 	45
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP       	33
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP                 	32
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_BP                        	0
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_QW       	0
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_QW                	0
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_QW                    	0
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_QW                 	0
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_QW       	0
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_QW                 	0
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_STS_F1_MSI_X_PBA DEFINES
 */
#define AR_PI_STS_F1_MSI_X_PBA_PENDING_MASK                             	0x00000000ffffffffull
#define AR_PI_STS_F1_MSI_X_PBA_PENDING_BP                               	0
#define AR_PI_STS_F1_MSI_X_PBA_PENDING_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_STS_F1_MSI_X_IRQ_STATUS DEFINES
 */
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK                   	0x00000000ffffffffull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_BP                     	0
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_F2_MSI_X_TABLE_QW0 DEFINES
 */
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_MASK                      	0xffffffffffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_BP                        	0
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_F2_MSI_X_TABLE_QW1 DEFINES
 */
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK     	0xfe00000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK              	0x01ff000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK                  	0x0000c00000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK               	0x0000200000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK     	0x00001ffe00000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK               	0x0000000100000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_MASK                      	0x00000000ffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP       	57
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP                	48
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP                    	46
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP                 	45
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP       	33
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP                 	32
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_BP                        	0
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_QW       	0
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_QW                	0
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_QW                    	0
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_QW                 	0
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_QW       	0
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_QW                 	0
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_STS_F2_MSI_X_PBA DEFINES
 */
#define AR_PI_STS_F2_MSI_X_PBA_PENDING_MASK                             	0x00000000ffffffffull
#define AR_PI_STS_F2_MSI_X_PBA_PENDING_BP                               	0
#define AR_PI_STS_F2_MSI_X_PBA_PENDING_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_STS_F2_MSI_X_IRQ_STATUS DEFINES
 */
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK                   	0x00000000ffffffffull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_BP                     	0
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_F3_MSI_X_TABLE_QW0 DEFINES
 */
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_MASK                      	0xffffffffffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_BP                        	0
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_CFG_F3_MSI_X_TABLE_QW1 DEFINES
 */
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK     	0xfe00000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK              	0x01ff000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK                  	0x0000c00000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK               	0x0000200000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK     	0x00001ffe00000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK               	0x0000000100000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_MASK                      	0x00000000ffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP       	57
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP                	48
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP                    	46
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP                 	45
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP       	33
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP                 	32
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_BP                        	0
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_QW       	0
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_QW                	0
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_QW                    	0
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_QW                 	0
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_QW       	0
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_QW                 	0
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_STS_F3_MSI_X_PBA DEFINES
 */
#define AR_PI_STS_F3_MSI_X_PBA_PENDING_MASK                             	0x00000000ffffffffull
#define AR_PI_STS_F3_MSI_X_PBA_PENDING_BP                               	0
#define AR_PI_STS_F3_MSI_X_PBA_PENDING_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_PI_STS_F3_MSI_X_IRQ_STATUS DEFINES
 */
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK                   	0x00000000ffffffffull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_BP                     	0
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR PI MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_BP,\
									AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK)
#define RF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_MASK)
#define WF_AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_BP,\
									AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_BP,\
									AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_BP,\
									AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_BP,\
									AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_MASK)
#define RF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_MASK)
#define WF_AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_BP,\
									AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_MASK)
#define RF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_MASK)
#define WF_AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_BP,\
									AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_MASK)
#define RF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_MASK)
#define WF_AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_BP,\
									AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK)
#define RF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_MASK)
#define WF_AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_BP,\
									AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK)
#define RF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_MASK)
#define WF_AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_BP,\
									AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_BP,\
									AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_MASK)
#define RF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_MASK)
#define WF_AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_BP,\
									AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_MASK)
#define RF_AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13(mmr) 	RD_FIELD(mmr,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_MASK)
#define WF_AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_MASK)
#define RF_AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_MASK)
#define WF_AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_MASK)
#define RF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13(mmr) 	RD_FIELD(mmr,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_MASK)
#define WF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_MASK)
#define RF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_MASK)
#define WF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_MASK)
#define RF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_MASK)
#define WF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_MASK)
#define RF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_MASK)
#define WF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_MASK)
#define RF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5(mmr)    	RD_FIELD(mmr,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_MASK)
#define WF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_MASK)
#define RF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_MASK)
#define WF_AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_BP,\
									AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_MASK)
#define RF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_MASK)
#define WF_AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_BP,\
									AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK)
#define RF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_MASK)
#define WF_AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_BP,\
									AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_MASK)
#define RF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_MASK)
#define WF_AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_BP,\
									AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_MASK)
#define RF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_MASK)
#define WF_AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_BP,\
									AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP(mmr)  	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK)
#define RF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK)
#define WF_AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP,\
									AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK)
#define RF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_MASK)
#define WF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_MASK)
#define RF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_MASK)
#define WF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_MASK)
#define RF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_MASK)
#define WF_AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_BP,\
									AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_MASK)
#define RF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_MASK)
#define WF_AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_BP,\
									AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK)
#define RF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK)
#define WF_AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_BP,\
									AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK)
#define RF_AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_BP,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_MASK)
#define WF_AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_BP,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_MASK)
#define RF_AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK)
#define WF_AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK)
#define RF_AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK)
#define WF_AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK)
#define RF_AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK)
#define WF_AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,\
									AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK)
#define RF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK)
#define WF_AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK)
#define RF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_MASK)
#define WF_AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_BP,\
									AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_MASK)
#define RF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_MASK)
#define WF_AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_BP,\
									AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK)
#define RF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK)
#define WF_AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK)
#define RF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_MASK)
#define WF_AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_BP,\
									AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_MASK)
#define WF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_MASK)
#define RF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_MASK)
#define WF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_MASK)
#define RF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_MASK)
#define WF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_MASK)
#define RF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_MASK)
#define WF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_MASK)
#define RF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK)
#define WF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK)
#define RF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK)
#define WF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK)
#define RF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_MASK)
#define WF_AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_BP,\
									AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK)
#define RF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK)
#define WF_AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,\
									AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_MASK)
#define RF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_BP,\
									AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_BP,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_MASK)
#define WF_AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_BP,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_MASK)
#define RF_AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_BP,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_MASK)
#define WF_AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_BP,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_MASK)
#define RF_AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_BP,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_MASK)
#define WF_AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_BP,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_MASK)
#define RF_AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_BP,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_MASK)
#define WF_AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_BP,\
									AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_MASK)
#define RF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_MASK)
#define WF_AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_BP,\
									AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK)
#define RF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK)
#define WF_AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_BP,\
									AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_MASK)
#define RF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_MASK)
#define WF_AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_BP,\
									AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK)
#define RF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK)
#define WF_AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP,\
									AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_MASK)
#define RF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_MASK)
#define WF_AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_BP,\
									AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_MASK)
#define RF_AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM1_PC_TRIGGER1(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_FLG_LM1_PC_TRIGGER1(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_FLG_LM1_PC_TRIGGER0(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_FLG_LM1_PC_TRIGGER0(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_FLG_LM1_PC_TRIGGER10(mmr)                  	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_FLG_LM1_PC_TRIGGER10(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_FLG_LM1_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_FLG_LM0_PC_TRIGGER1(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_FLG_LM0_PC_TRIGGER1(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_FLG_LM0_PC_TRIGGER0(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_FLG_LM0_PC_TRIGGER0(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_FLG_LM0_PC_TRIGGER10(mmr)                  	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_FLG_LM0_PC_TRIGGER10(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_FLG_LM0_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_FLG_PM_CNTR_ROLLOVER(mmr)                  	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_MASK)
#define WF_AR_PI_ERR_FLG_PM_CNTR_ROLLOVER(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_MASK)
#define RF_AR_PI_ERR_FLG_PM_CNTR_PERR(mmr)                      	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_PM_CNTR_PERR_BP,\
									AR_PI_ERR_FLG_PM_CNTR_PERR_MASK)
#define WF_AR_PI_ERR_FLG_PM_CNTR_PERR(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_PM_CNTR_PERR_BP,\
									AR_PI_ERR_FLG_PM_CNTR_PERR_MASK)
#define RF_AR_PI_ERR_FLG_LM1_TRIGGER(mmr)                       	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_TRIGGER_BP,\
									AR_PI_ERR_FLG_LM1_TRIGGER_MASK)
#define WF_AR_PI_ERR_FLG_LM1_TRIGGER(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_TRIGGER_BP,\
									AR_PI_ERR_FLG_LM1_TRIGGER_MASK)
#define RF_AR_PI_ERR_FLG_LM0_TRIGGER(mmr)                       	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_TRIGGER_BP,\
									AR_PI_ERR_FLG_LM0_TRIGGER_MASK)
#define WF_AR_PI_ERR_FLG_LM0_TRIGGER(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_TRIGGER_BP,\
									AR_PI_ERR_FLG_LM0_TRIGGER_MASK)
#define RF_AR_PI_ERR_FLG_LM1_PERR(mmr)                          	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM1_PERR_BP,\
									AR_PI_ERR_FLG_LM1_PERR_MASK)
#define WF_AR_PI_ERR_FLG_LM1_PERR(mmr,v)                        	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM1_PERR_BP,\
									AR_PI_ERR_FLG_LM1_PERR_MASK)
#define RF_AR_PI_ERR_FLG_LM0_PERR(mmr)                          	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_LM0_PERR_BP,\
									AR_PI_ERR_FLG_LM0_PERR_MASK)
#define WF_AR_PI_ERR_FLG_LM0_PERR(mmr,v)                        	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_LM0_PERR_BP,\
									AR_PI_ERR_FLG_LM0_PERR_MASK)
#define RF_AR_PI_ERR_FLG_DIAG_ONLY(mmr)                         	RD_FIELD(mmr,\
									AR_PI_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_ERR_FLG_DIAG_ONLY(mmr,v)                       	WR_FIELD(mmr,v,\
									AR_PI_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM1_PC_TRIGGER1(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_CLR_LM1_PC_TRIGGER1(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_CLR_LM1_PC_TRIGGER0(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_CLR_LM1_PC_TRIGGER0(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_CLR_LM1_PC_TRIGGER10(mmr)                  	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_CLR_LM1_PC_TRIGGER10(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_CLR_LM1_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_CLR_LM0_PC_TRIGGER1(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_CLR_LM0_PC_TRIGGER1(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_CLR_LM0_PC_TRIGGER0(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_CLR_LM0_PC_TRIGGER0(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_CLR_LM0_PC_TRIGGER10(mmr)                  	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_CLR_LM0_PC_TRIGGER10(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_CLR_LM0_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_CLR_PM_CNTR_ROLLOVER(mmr)                  	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_MASK)
#define WF_AR_PI_ERR_CLR_PM_CNTR_ROLLOVER(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_MASK)
#define RF_AR_PI_ERR_CLR_PM_CNTR_PERR(mmr)                      	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_PM_CNTR_PERR_BP,\
									AR_PI_ERR_CLR_PM_CNTR_PERR_MASK)
#define WF_AR_PI_ERR_CLR_PM_CNTR_PERR(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_PM_CNTR_PERR_BP,\
									AR_PI_ERR_CLR_PM_CNTR_PERR_MASK)
#define RF_AR_PI_ERR_CLR_LM1_TRIGGER(mmr)                       	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_TRIGGER_BP,\
									AR_PI_ERR_CLR_LM1_TRIGGER_MASK)
#define WF_AR_PI_ERR_CLR_LM1_TRIGGER(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_TRIGGER_BP,\
									AR_PI_ERR_CLR_LM1_TRIGGER_MASK)
#define RF_AR_PI_ERR_CLR_LM0_TRIGGER(mmr)                       	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_TRIGGER_BP,\
									AR_PI_ERR_CLR_LM0_TRIGGER_MASK)
#define WF_AR_PI_ERR_CLR_LM0_TRIGGER(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_TRIGGER_BP,\
									AR_PI_ERR_CLR_LM0_TRIGGER_MASK)
#define RF_AR_PI_ERR_CLR_LM1_PERR(mmr)                          	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM1_PERR_BP,\
									AR_PI_ERR_CLR_LM1_PERR_MASK)
#define WF_AR_PI_ERR_CLR_LM1_PERR(mmr,v)                        	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM1_PERR_BP,\
									AR_PI_ERR_CLR_LM1_PERR_MASK)
#define RF_AR_PI_ERR_CLR_LM0_PERR(mmr)                          	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_LM0_PERR_BP,\
									AR_PI_ERR_CLR_LM0_PERR_MASK)
#define WF_AR_PI_ERR_CLR_LM0_PERR(mmr,v)                        	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_LM0_PERR_BP,\
									AR_PI_ERR_CLR_LM0_PERR_MASK)
#define RF_AR_PI_ERR_CLR_DIAG_ONLY(mmr)                         	RD_FIELD(mmr,\
									AR_PI_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_PI_ERR_CLR_DIAG_ONLY(mmr,v)                       	WR_FIELD(mmr,v,\
									AR_PI_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW(mmr)           	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW(mmr)           	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10(mmr)              	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW(mmr)           	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10(mmr)              	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW(mmr)           	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER(mmr)              	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_MASK)
#define WF_AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_MASK)
#define RF_AR_PI_ERR_HSS_MSK_PM_CNTR_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_BP,\
									AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_MASK)
#define WF_AR_PI_ERR_HSS_MSK_PM_CNTR_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_BP,\
									AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_TRIGGER(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_TRIGGER_BP,\
									AR_PI_ERR_HSS_MSK_LM1_TRIGGER_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_TRIGGER(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_TRIGGER_BP,\
									AR_PI_ERR_HSS_MSK_LM1_TRIGGER_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_TRIGGER(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_TRIGGER_BP,\
									AR_PI_ERR_HSS_MSK_LM0_TRIGGER_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_TRIGGER(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_TRIGGER_BP,\
									AR_PI_ERR_HSS_MSK_LM0_TRIGGER_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM1_PERR(mmr)                      	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM1_PERR_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PERR_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM1_PERR(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM1_PERR_BP,\
									AR_PI_ERR_HSS_MSK_LM1_PERR_MASK)
#define RF_AR_PI_ERR_HSS_MSK_LM0_PERR(mmr)                      	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_LM0_PERR_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PERR_MASK)
#define WF_AR_PI_ERR_HSS_MSK_LM0_PERR(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_LM0_PERR_BP,\
									AR_PI_ERR_HSS_MSK_LM0_PERR_MASK)
#define RF_AR_PI_ERR_HSS_MSK_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_PI_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_ERR_HSS_MSK_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1(mmr)                	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0(mmr)                	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1(mmr)                	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0(mmr)                	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER(mmr)               	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_MASK)
#define WF_AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_MASK)
#define RF_AR_PI_ERR_OS_MSK_PM_CNTR_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_PM_CNTR_PERR_BP,\
									AR_PI_ERR_OS_MSK_PM_CNTR_PERR_MASK)
#define WF_AR_PI_ERR_OS_MSK_PM_CNTR_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_PM_CNTR_PERR_BP,\
									AR_PI_ERR_OS_MSK_PM_CNTR_PERR_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_TRIGGER(mmr)                    	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_TRIGGER_BP,\
									AR_PI_ERR_OS_MSK_LM1_TRIGGER_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_TRIGGER(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_TRIGGER_BP,\
									AR_PI_ERR_OS_MSK_LM1_TRIGGER_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_TRIGGER(mmr)                    	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_TRIGGER_BP,\
									AR_PI_ERR_OS_MSK_LM0_TRIGGER_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_TRIGGER(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_TRIGGER_BP,\
									AR_PI_ERR_OS_MSK_LM0_TRIGGER_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM1_PERR(mmr)                       	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM1_PERR_BP,\
									AR_PI_ERR_OS_MSK_LM1_PERR_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM1_PERR(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM1_PERR_BP,\
									AR_PI_ERR_OS_MSK_LM1_PERR_MASK)
#define RF_AR_PI_ERR_OS_MSK_LM0_PERR(mmr)                       	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_LM0_PERR_BP,\
									AR_PI_ERR_OS_MSK_LM0_PERR_MASK)
#define WF_AR_PI_ERR_OS_MSK_LM0_PERR(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_LM0_PERR_BP,\
									AR_PI_ERR_OS_MSK_LM0_PERR_MASK)
#define RF_AR_PI_ERR_OS_MSK_DIAG_ONLY(mmr)                      	RD_FIELD(mmr,\
									AR_PI_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_ERR_OS_MSK_DIAG_ONLY(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_PI_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10(mmr)            	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0(mmr)             	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10(mmr)            	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER(mmr)            	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_BP,\
									AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR(mmr)                	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_BP,\
									AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_BP,\
									AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_TRIGGER(mmr)                 	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_TRIGGER(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_TRIGGER(mmr)                 	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_TRIGGER(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM1_PERR(mmr)                    	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM1_PERR_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PERR_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM1_PERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM1_PERR_BP,\
									AR_PI_ERR_FIRST_FLG_LM1_PERR_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_LM0_PERR(mmr)                    	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_LM0_PERR_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PERR_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_LM0_PERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_LM0_PERR_BP,\
									AR_PI_ERR_FIRST_FLG_LM0_PERR_MASK)
#define RF_AR_PI_ERR_FIRST_FLG_DIAG_ONLY(mmr)                   	RD_FIELD(mmr,\
									AR_PI_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN(mmr)              	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_BP,\
									AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_MASK)
#define WF_AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_BP,\
									AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_MASK)
#define RF_AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN(mmr)              	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_BP,\
									AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_MASK)
#define WF_AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_BP,\
									AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_MASK)
#define RF_AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN(mmr)              	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_BP,\
									AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_MASK)
#define WF_AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_BP,\
									AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_MASK)
#define RF_AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA(mmr)            	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_BP,\
									AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_MASK)
#define WF_AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_BP,\
									AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_MASK)
#define RF_AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_BP,\
									AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_MASK)
#define WF_AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_BP,\
									AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_MASK)
#define RF_AR_PI_CFG_PMI_CFG_POISON_ENA(mmr)                    	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_POISON_ENA_BP,\
									AR_PI_CFG_PMI_CFG_POISON_ENA_MASK)
#define WF_AR_PI_CFG_PMI_CFG_POISON_ENA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_POISON_ENA_BP,\
									AR_PI_CFG_PMI_CFG_POISON_ENA_MASK)
#define RF_AR_PI_CFG_PMI_CFG_GET_TPH_ENA(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_GET_TPH_ENA_BP,\
									AR_PI_CFG_PMI_CFG_GET_TPH_ENA_MASK)
#define WF_AR_PI_CFG_PMI_CFG_GET_TPH_ENA(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_GET_TPH_ENA_BP,\
									AR_PI_CFG_PMI_CFG_GET_TPH_ENA_MASK)
#define RF_AR_PI_CFG_PMI_CFG_PUT_TPH_ENA(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_BP,\
									AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_MASK)
#define WF_AR_PI_CFG_PMI_CFG_PUT_TPH_ENA(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_BP,\
									AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_MASK)
#define RF_AR_PI_CFG_PMI_CFG_AMO_TPH_ENA(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_BP,\
									AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_MASK)
#define WF_AR_PI_CFG_PMI_CFG_AMO_TPH_ENA(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_BP,\
									AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_MASK)
#define RF_AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA(mmr)              	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_BP,\
									AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_MASK)
#define WF_AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_BP,\
									AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_MASK)
#define RF_AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS(mmr)              	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_BP,\
									AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_MASK)
#define WF_AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_BP,\
									AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_MASK)
#define RF_AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH(mmr)               	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_BP,\
									AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_MASK)
#define WF_AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_BP,\
									AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_MASK)
#define RF_AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH(mmr)                	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_BP,\
									AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_MASK)
#define WF_AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_BP,\
									AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_MASK)
#define RF_AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH(mmr)                	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_BP,\
									AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_MASK)
#define WF_AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_BP,\
									AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_MASK)
#define RF_AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH(mmr)                	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_BP,\
									AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_MASK)
#define WF_AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_BP,\
									AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_MASK)
#define RF_AR_PI_CFG_PMI_ATTR_CTL_PUT_NS(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_MASK)
#define WF_AR_PI_CFG_PMI_ATTR_CTL_PUT_NS(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_MASK)
#define RF_AR_PI_CFG_PMI_ATTR_CTL_PUT_RO(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_MASK)
#define WF_AR_PI_CFG_PMI_ATTR_CTL_PUT_RO(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_MASK)
#define RF_AR_PI_CFG_PMI_ATTR_CTL_GET_NS(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ATTR_CTL_GET_NS_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_GET_NS_MASK)
#define WF_AR_PI_CFG_PMI_ATTR_CTL_GET_NS(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ATTR_CTL_GET_NS_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_GET_NS_MASK)
#define RF_AR_PI_CFG_PMI_ATTR_CTL_GET_RO(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ATTR_CTL_GET_RO_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_GET_RO_MASK)
#define WF_AR_PI_CFG_PMI_ATTR_CTL_GET_RO(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ATTR_CTL_GET_RO_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_GET_RO_MASK)
#define RF_AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_MASK)
#define WF_AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_MASK)
#define RF_AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_MASK)
#define WF_AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_MASK)
#define RF_AR_PI_CFG_PMI_ATTR_CTL_AMO_NS(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_MASK)
#define WF_AR_PI_CFG_PMI_ATTR_CTL_AMO_NS(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_MASK)
#define RF_AR_PI_CFG_PMI_ATTR_CTL_AMO_RO(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_MASK)
#define WF_AR_PI_CFG_PMI_ATTR_CTL_AMO_RO(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_BP,\
									AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_MASK)
#define RF_AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_MASK)
#define WF_AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_MASK)
#define RF_AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_MASK)
#define WF_AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_MASK)
#define RF_AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_MASK)
#define WF_AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_MASK)
#define RF_AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_MASK)
#define WF_AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_MASK)
#define RF_AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_MASK)
#define WF_AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_MASK)
#define RF_AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_MASK)
#define WF_AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_MASK)
#define RF_AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_MASK)
#define WF_AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_MASK)
#define RF_AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_MASK)
#define WF_AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_BP,\
									AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10(mmr)                 	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_MASK)
#define RF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0(mmr)                  	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_MASK)
#define WF_AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_BP,\
									AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_MASK)
#define RF_AR_PI_CFG_PMI_TPH_MAP_PRESENT(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TPH_MAP_PRESENT_BP,\
									AR_PI_CFG_PMI_TPH_MAP_PRESENT_MASK)
#define WF_AR_PI_CFG_PMI_TPH_MAP_PRESENT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TPH_MAP_PRESENT_BP,\
									AR_PI_CFG_PMI_TPH_MAP_PRESENT_MASK)
#define RF_AR_PI_CFG_PMI_TPH_MAP_TYPE(mmr)                      	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TPH_MAP_TYPE_BP,\
									AR_PI_CFG_PMI_TPH_MAP_TYPE_MASK)
#define WF_AR_PI_CFG_PMI_TPH_MAP_TYPE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TPH_MAP_TYPE_BP,\
									AR_PI_CFG_PMI_TPH_MAP_TYPE_MASK)
#define RF_AR_PI_CFG_PMI_TPH_MAP_ST_TAG(mmr)                    	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TPH_MAP_ST_TAG_BP,\
									AR_PI_CFG_PMI_TPH_MAP_ST_TAG_MASK)
#define WF_AR_PI_CFG_PMI_TPH_MAP_ST_TAG(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TPH_MAP_ST_TAG_BP,\
									AR_PI_CFG_PMI_TPH_MAP_ST_TAG_MASK)
#define RF_AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR(mmr)                   	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_BP,\
									AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_MASK)
#define WF_AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_BP,\
									AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_MASK)
#define RF_AR_PI_CFG_PMI_SCRUB_ENABLE(mmr)                      	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_SCRUB_ENABLE_BP,\
									AR_PI_CFG_PMI_SCRUB_ENABLE_MASK)
#define WF_AR_PI_CFG_PMI_SCRUB_ENABLE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_SCRUB_ENABLE_BP,\
									AR_PI_CFG_PMI_SCRUB_ENABLE_MASK)
#define RF_AR_PI_CFG_PMI_SCRUB_PRESCALE(mmr)                    	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_SCRUB_PRESCALE_BP,\
									AR_PI_CFG_PMI_SCRUB_PRESCALE_MASK)
#define WF_AR_PI_CFG_PMI_SCRUB_PRESCALE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_SCRUB_PRESCALE_BP,\
									AR_PI_CFG_PMI_SCRUB_PRESCALE_MASK)
#define RF_AR_PI_CFG_PMI_SCRUB_TIMEOUT(mmr)                     	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_SCRUB_TIMEOUT_BP,\
									AR_PI_CFG_PMI_SCRUB_TIMEOUT_MASK)
#define WF_AR_PI_CFG_PMI_SCRUB_TIMEOUT(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_SCRUB_TIMEOUT_BP,\
									AR_PI_CFG_PMI_SCRUB_TIMEOUT_MASK)
#define RF_AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE(mmr)              	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_BP,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_MASK)
#define WF_AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_BP,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_MASK)
#define RF_AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT(mmr)         	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_BP,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_MASK)
#define WF_AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_BP,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_MASK)
#define RF_AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_BP,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_MASK)
#define WF_AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_BP,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_MASK)
#define RF_AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE(mmr)          	RD_FIELD(mmr,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_BP,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_MASK)
#define WF_AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_BP,\
									AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_BP,\
									AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_PRSP_MODE(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_PRSP_MODE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_MASK)
#define RF_AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_MASK)
#define WF_AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_BP,\
									AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_MASK)
#define RF_AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_PE(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_PE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK)
#define WF_AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK)
#define RF_AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_ILLEGAL_CMD(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_MASK)
#define WF_AR_PI_PMI_ERR_FLG_ILLEGAL_CMD(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_MASK)
#define RF_AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_MORB_PE(mmr)                       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_MORB_PE_BP,\
									AR_PI_PMI_ERR_FLG_MORB_PE_MASK)
#define WF_AR_PI_PMI_ERR_FLG_MORB_PE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_MORB_PE_BP,\
									AR_PI_PMI_ERR_FLG_MORB_PE_MASK)
#define RF_AR_PI_PMI_ERR_FLG_IRSP_PE(mmr)                       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_IRSP_PE_BP,\
									AR_PI_PMI_ERR_FLG_IRSP_PE_MASK)
#define WF_AR_PI_PMI_ERR_FLG_IRSP_PE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_IRSP_PE_BP,\
									AR_PI_PMI_ERR_FLG_IRSP_PE_MASK)
#define RF_AR_PI_PMI_ERR_FLG_NRSP_SB_PE(mmr)                    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_FLG_NRSP_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_FLG_NRSP_SB_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_FLG_NRSP_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FLG_NREQ_HDR_PE(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_MASK)
#define WF_AR_PI_PMI_ERR_FLG_NREQ_HDR_PE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_MASK)
#define RF_AR_PI_PMI_ERR_FLG_NREQ_SB_PE(mmr)                    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_FLG_NREQ_SB_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK)
#define WF_AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK)
#define RF_AR_PI_PMI_ERR_FLG_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_ERR_FLG_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_MASK)
#define WF_AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_MASK)
#define RF_AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_PE(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_PE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_MASK)
#define WF_AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_MASK)
#define RF_AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_MASK)
#define WF_AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_MASK)
#define RF_AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_ILLEGAL_CMD(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_MASK)
#define WF_AR_PI_PMI_ERR_CLR_ILLEGAL_CMD(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_MASK)
#define RF_AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_MORB_PE(mmr)                       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_MORB_PE_BP,\
									AR_PI_PMI_ERR_CLR_MORB_PE_MASK)
#define WF_AR_PI_PMI_ERR_CLR_MORB_PE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_MORB_PE_BP,\
									AR_PI_PMI_ERR_CLR_MORB_PE_MASK)
#define RF_AR_PI_PMI_ERR_CLR_IRSP_PE(mmr)                       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_IRSP_PE_BP,\
									AR_PI_PMI_ERR_CLR_IRSP_PE_MASK)
#define WF_AR_PI_PMI_ERR_CLR_IRSP_PE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_IRSP_PE_BP,\
									AR_PI_PMI_ERR_CLR_IRSP_PE_MASK)
#define RF_AR_PI_PMI_ERR_CLR_NRSP_SB_PE(mmr)                    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_CLR_NRSP_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_CLR_NRSP_SB_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_CLR_NRSP_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_MASK)
#define WF_AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_MASK)
#define RF_AR_PI_PMI_ERR_CLR_NREQ_HDR_PE(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_MASK)
#define WF_AR_PI_PMI_ERR_CLR_NREQ_HDR_PE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_MASK)
#define RF_AR_PI_PMI_ERR_CLR_NREQ_SB_PE(mmr)                    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_CLR_NREQ_SB_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_MASK)
#define WF_AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_MASK)
#define RF_AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_MASK)
#define WF_AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_MASK)
#define RF_AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_MASK)
#define WF_AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_MASK)
#define RF_AR_PI_PMI_ERR_CLR_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_ERR_CLR_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_MORB_PE(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_MORB_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_MORB_PE_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_MORB_PE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_MORB_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_MORB_PE_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_IRSP_PE(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_IRSP_PE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_MASK)
#define RF_AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_MORB_PE(mmr)                    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_MORB_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_MORB_PE_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_MORB_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_MORB_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_MORB_PE_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_IRSP_PE(mmr)                    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_IRSP_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_IRSP_PE_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_IRSP_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_IRSP_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_IRSP_PE_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_MASK)
#define RF_AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_MORB_PE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_MORB_PE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_MASK)
#define RF_AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY(mmr)                	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY(mmr)            	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY(mmr)             	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW(mmr)    	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP(mmr)       	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW(mmr)        	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_MASK)
#define RF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY(mmr)          	RD_FIELD(mmr,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_BP,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_MASK)
#define WF_AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_BP,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_MASK)
#define RF_AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_BP,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_MASK)
#define WF_AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_BP,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_MASK)
#define RF_AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_BP,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_MASK)
#define WF_AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_BP,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_MASK)
#define RF_AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_BP,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_MASK)
#define WF_AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_BP,\
									AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_MASK)
#define RF_AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_BP,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_MASK)
#define WF_AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_BP,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_MASK)
#define RF_AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0(mmr)           	RD_FIELD(mmr,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_BP,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_MASK)
#define WF_AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_BP,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_MASK)
#define RF_AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_BP,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_MASK)
#define WF_AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_BP,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_MASK)
#define RF_AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_BP,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_MASK)
#define WF_AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_BP,\
									AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_MASK)
#define RF_AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_BP,\
									AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_MASK)
#define WF_AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_BP,\
									AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_MASK)
#define RF_AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_BP,\
									AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_MASK)
#define WF_AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_BP,\
									AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_MASK)
#define RF_AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_BP,\
									AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_MASK)
#define WF_AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_BP,\
									AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_MASK)
#define RF_AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_BP,\
									AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_MASK)
#define WF_AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_BP,\
									AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_MASK)
#define RF_AR_PI_PMI_PTID_STALL_DURATION_MAX(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_PTID_STALL_DURATION_MAX_BP,\
									AR_PI_PMI_PTID_STALL_DURATION_MAX_MASK)
#define WF_AR_PI_PMI_PTID_STALL_DURATION_MAX(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_PTID_STALL_DURATION_MAX_BP,\
									AR_PI_PMI_PTID_STALL_DURATION_MAX_MASK)
#define RF_AR_PI_PMI_IRSP_STALL_DURATION_MAX(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_IRSP_STALL_DURATION_MAX_BP,\
									AR_PI_PMI_IRSP_STALL_DURATION_MAX_MASK)
#define WF_AR_PI_PMI_IRSP_STALL_DURATION_MAX(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_IRSP_STALL_DURATION_MAX_BP,\
									AR_PI_PMI_IRSP_STALL_DURATION_MAX_MASK)
#define RF_AR_PI_PMI_NRSP_STALL_DURATION_MAX(mmr)               	RD_FIELD(mmr,\
									AR_PI_PMI_NRSP_STALL_DURATION_MAX_BP,\
									AR_PI_PMI_NRSP_STALL_DURATION_MAX_MASK)
#define WF_AR_PI_PMI_NRSP_STALL_DURATION_MAX(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PMI_NRSP_STALL_DURATION_MAX_BP,\
									AR_PI_PMI_NRSP_STALL_DURATION_MAX_MASK)
#define RF_AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_BP,\
									AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_MASK)
#define WF_AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_BP,\
									AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_MASK)
#define RF_AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS(mmr)                	RD_FIELD(mmr,\
									AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_MASK)
#define WF_AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_MASK)
#define RF_AR_PI_PII_DBG_ERRINJ_RAM_ECC1(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PII_DBG_ERRINJ_RAM_ECC1_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_ECC1_MASK)
#define WF_AR_PI_PII_DBG_ERRINJ_RAM_ECC1(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PII_DBG_ERRINJ_RAM_ECC1_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_ECC1_MASK)
#define RF_AR_PI_PII_DBG_ERRINJ_RAM_ECC0(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PII_DBG_ERRINJ_RAM_ECC0_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_ECC0_MASK)
#define WF_AR_PI_PII_DBG_ERRINJ_RAM_ECC0(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PII_DBG_ERRINJ_RAM_ECC0_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_ECC0_MASK)
#define RF_AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED(mmr)              	RD_FIELD(mmr,\
									AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_MASK)
#define WF_AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_MASK)
#define RF_AR_PI_PII_DBG_ERRINJ_RAM_SELECT(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PII_DBG_ERRINJ_RAM_SELECT_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_SELECT_MASK)
#define WF_AR_PI_PII_DBG_ERRINJ_RAM_SELECT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PII_DBG_ERRINJ_RAM_SELECT_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_SELECT_MASK)
#define RF_AR_PI_PII_DBG_ERRINJ_RAM_MODE(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PII_DBG_ERRINJ_RAM_MODE_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_MODE_MASK)
#define WF_AR_PI_PII_DBG_ERRINJ_RAM_MODE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PII_DBG_ERRINJ_RAM_MODE_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_MODE_MASK)
#define RF_AR_PI_PII_DBG_ERRINJ_RAM_EN(mmr)                     	RD_FIELD(mmr,\
									AR_PI_PII_DBG_ERRINJ_RAM_EN_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_EN_MASK)
#define WF_AR_PI_PII_DBG_ERRINJ_RAM_EN(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_PII_DBG_ERRINJ_RAM_EN_BP,\
									AR_PI_PII_DBG_ERRINJ_RAM_EN_MASK)
#define RF_AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN(mmr)              	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_MASK)
#define WF_AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_MASK)
#define RF_AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_FLG_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_PII_ERR_FLG_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN(mmr)              	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_MASK)
#define WF_AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_MASK)
#define RF_AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_CLR_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_PI_PII_ERR_CLR_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN(mmr)           	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV(mmr)        	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV(mmr)        	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV(mmr)        	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV(mmr)        	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_OS_MSK_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_PII_ERR_OS_MSK_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN(mmr)        	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_BP,\
									AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV(mmr)     	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP(mmr)   	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_BP,\
									AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_MASK)
#define RF_AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY(mmr)               	RD_FIELD(mmr,\
									AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_MASK)
#define WF_AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_MASK)
#define RF_AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_MASK)
#define WF_AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_MASK)
#define RF_AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_MASK)
#define WF_AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_MASK)
#define RF_AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_MASK)
#define WF_AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_MASK)
#define RF_AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_MASK)
#define WF_AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_MASK)
#define RF_AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_MASK)
#define WF_AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_MASK)
#define RF_AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_MASK)
#define WF_AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_MASK)
#define RF_AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_MASK)
#define WF_AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_MASK)
#define RF_AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_MASK)
#define WF_AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_MASK)
#define RF_AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_MASK)
#define WF_AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_MASK)
#define RF_AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_MASK)
#define WF_AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_MASK)
#define RF_AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_MASK)
#define WF_AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_MASK)
#define RF_AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_MASK)
#define WF_AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_MASK)
#define RF_AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_MASK)
#define WF_AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_MASK)
#define RF_AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_MASK)
#define WF_AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_BP,\
									AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_MASK)
#define RF_AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_MASK)
#define WF_AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_BP,\
									AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_MASK)
#define RF_AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_BP,\
									AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_MASK)
#define WF_AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_BP,\
									AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_MASK)
#define RF_AR_PI_PTI_CFG_PI_NIC_CRD_MAX(mmr)                    	RD_FIELD(mmr,\
									AR_PI_PTI_CFG_PI_NIC_CRD_MAX_BP,\
									AR_PI_PTI_CFG_PI_NIC_CRD_MAX_MASK)
#define WF_AR_PI_PTI_CFG_PI_NIC_CRD_MAX(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_PTI_CFG_PI_NIC_CRD_MAX_BP,\
									AR_PI_PTI_CFG_PI_NIC_CRD_MAX_MASK)
#define RF_AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_BP,\
									AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_MASK)
#define WF_AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_BP,\
									AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT(mmr)                	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_FIFO_MODE(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_FIFO_MODE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_FIFO_EN(mmr)                    	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_EN_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_EN_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_FIFO_EN(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_EN_BP,\
									AR_PI_PTI_DBG_ERRINJ_FIFO_EN_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_MASK)
#define RF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_MASK)
#define WF_AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_BP,\
									AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV(mmr)                	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN(mmr)                	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FLG_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_PTI_ERR_FLG_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FLG_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV(mmr)                	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN(mmr)                	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_CLR_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_PI_PTI_ERR_CLR_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_CLR_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE(mmr)           	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_PI_PTI_ERR_INFO_HSS_MSK_MSK(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_BP,\
									AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_MASK)
#define WF_AR_PI_PTI_ERR_INFO_HSS_MSK_MSK(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_BP,\
									AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_MASK)
#define RF_AR_PI_PTI_ERR_INFO_OS_MSK_MSK(mmr)                   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_OS_MSK_MSK_BP,\
									AR_PI_PTI_ERR_INFO_OS_MSK_MSK_MASK)
#define WF_AR_PI_PTI_ERR_INFO_OS_MSK_MSK(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_OS_MSK_MSK_BP,\
									AR_PI_PTI_ERR_INFO_OS_MSK_MSK_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN(mmr)          	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR(mmr)	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR(mmr)  	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT(mmr) 	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED(mmr)   	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE(mmr)        	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD(mmr)         	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_MASK)
#define RF_AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY(mmr)               	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_BP,\
									AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_MASK)
#define WF_AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_BP,\
									AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_MASK)
#define RF_AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_BP,\
									AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_MASK)
#define WF_AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_BP,\
									AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_MASK)
#define RF_AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_BP,\
									AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_MASK)
#define WF_AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_BP,\
									AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_MASK)
#define RF_AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_BP,\
									AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_MASK)
#define WF_AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_BP,\
									AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_MASK)
#define RF_AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_BP,\
									AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_MASK)
#define WF_AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_BP,\
									AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_MASK)
#define RF_AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_BP,\
									AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_MASK)
#define WF_AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_BP,\
									AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_MASK)
#define RF_AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_BP,\
									AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_MASK)
#define WF_AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_BP,\
									AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_MASK)
#define RF_AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_BP,\
									AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_MASK)
#define WF_AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_BP,\
									AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_MASK)
#define RF_AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC(mmr)            	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_BP,\
									AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_MASK)
#define WF_AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_BP,\
									AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_MASK)
#define RF_AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0(mmr)      	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_BP,\
									AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_MASK)
#define WF_AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_BP,\
									AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_MASK)
#define RF_AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64(mmr)    	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_BP,\
									AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_MASK)
#define WF_AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_BP,\
									AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_MASK)
#define RF_AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC(mmr)             	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_BP,\
									AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_MASK)
#define WF_AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_BP,\
									AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_MASK)
#define RF_AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0(mmr)       	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_BP,\
									AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_MASK)
#define WF_AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_BP,\
									AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_MASK)
#define RF_AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64(mmr)     	RD_FIELD(mmr,\
									AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_BP,\
									AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_MASK)
#define WF_AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64(mmr,v)   	WR_FIELD(mmr,v,\
									AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_BP,\
									AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_MASK)
#define RF_AR_PI_PTI_NIC_STALL_DURATION_MAX(mmr)                	RD_FIELD(mmr,\
									AR_PI_PTI_NIC_STALL_DURATION_MAX_BP,\
									AR_PI_PTI_NIC_STALL_DURATION_MAX_MASK)
#define WF_AR_PI_PTI_NIC_STALL_DURATION_MAX(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PTI_NIC_STALL_DURATION_MAX_BP,\
									AR_PI_PTI_NIC_STALL_DURATION_MAX_MASK)
#define RF_AR_PI_PTI_LB_STALL_DURATION_MAX(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PTI_LB_STALL_DURATION_MAX_BP,\
									AR_PI_PTI_LB_STALL_DURATION_MAX_MASK)
#define WF_AR_PI_PTI_LB_STALL_DURATION_MAX(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PTI_LB_STALL_DURATION_MAX_BP,\
									AR_PI_PTI_LB_STALL_DURATION_MAX_MASK)
#define RF_AR_PI_PTI_ORF_STALL_DURATION_MAX(mmr)                	RD_FIELD(mmr,\
									AR_PI_PTI_ORF_STALL_DURATION_MAX_BP,\
									AR_PI_PTI_ORF_STALL_DURATION_MAX_MASK)
#define WF_AR_PI_PTI_ORF_STALL_DURATION_MAX(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PTI_ORF_STALL_DURATION_MAX_BP,\
									AR_PI_PTI_ORF_STALL_DURATION_MAX_MASK)
#define RF_AR_PI_PTI_HAL_STALL_DURATION_MAX(mmr)                	RD_FIELD(mmr,\
									AR_PI_PTI_HAL_STALL_DURATION_MAX_BP,\
									AR_PI_PTI_HAL_STALL_DURATION_MAX_MASK)
#define WF_AR_PI_PTI_HAL_STALL_DURATION_MAX(mmr,v)              	WR_FIELD(mmr,v,\
									AR_PI_PTI_HAL_STALL_DURATION_MAX_BP,\
									AR_PI_PTI_HAL_STALL_DURATION_MAX_MASK)
#define RF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS(mmr)           	RD_FIELD(mmr,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_MASK)
#define WF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_MASK)
#define RF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS(mmr)         	RD_FIELD(mmr,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_MASK)
#define WF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_MASK)
#define RF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED(mmr)         	RD_FIELD(mmr,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_MASK)
#define WF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_MASK)
#define RF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE(mmr)              	RD_FIELD(mmr,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_MASK)
#define WF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_MASK)
#define RF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE(mmr)            	RD_FIELD(mmr,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_MASK)
#define WF_AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_BP,\
									AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_MASK)
#define RF_AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS(mmr)             	RD_FIELD(mmr,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_BP,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_MASK)
#define WF_AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_BP,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_MASK)
#define RF_AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR(mmr)   	RD_FIELD(mmr,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_BP,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_MASK)
#define WF_AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_BP,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_MASK)
#define RF_AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT(mmr)      	RD_FIELD(mmr,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_BP,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_MASK)
#define WF_AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_BP,\
									AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_MASK)
#define RF_AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE(mmr)    	RD_FIELD(mmr,\
									AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_BP,\
									AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_MASK)
#define WF_AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_BP,\
									AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_MASK)
#define RF_AR_PI_PM_EVENT_CNTR_CTRL_ENABLE(mmr)                 	RD_FIELD(mmr,\
									AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_BP,\
									AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_MASK)
#define WF_AR_PI_PM_EVENT_CNTR_CTRL_ENABLE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_BP,\
									AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_MASK)
#define RF_AR_PI_PM_EVENT_CNTR_CTRL_CLEAR(mmr)                  	RD_FIELD(mmr,\
									AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_BP,\
									AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_MASK)
#define WF_AR_PI_PM_EVENT_CNTR_CTRL_CLEAR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_BP,\
									AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_MASK)
#define RF_AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR(mmr)         	RD_FIELD(mmr,\
									AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_BP,\
									AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_MASK)
#define WF_AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_BP,\
									AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_MASK)
#define RF_AR_PI_PM_EVENT_CNTR_CNT(mmr)                         	RD_FIELD(mmr,\
									AR_PI_PM_EVENT_CNTR_CNT_BP,\
									AR_PI_PM_EVENT_CNTR_CNT_MASK)
#define WF_AR_PI_PM_EVENT_CNTR_CNT(mmr,v)                       	WR_FIELD(mmr,v,\
									AR_PI_PM_EVENT_CNTR_CNT_BP,\
									AR_PI_PM_EVENT_CNTR_CNT_MASK)
#define RF_AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_MASK)
#define WF_AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_MASK)
#define RF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57(mmr)	RD_FIELD(mmr,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK)
#define WF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK)
#define RF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG(mmr)   	RD_FIELD(mmr,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK)
#define WF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK)
#define RF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE(mmr)       	RD_FIELD(mmr,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK)
#define WF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK)
#define RF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT(mmr)    	RD_FIELD(mmr,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK)
#define WF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK)
#define RF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33(mmr)	RD_FIELD(mmr,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK)
#define WF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK)
#define RF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK(mmr)    	RD_FIELD(mmr,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK)
#define WF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK)
#define RF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_MASK)
#define WF_AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_BP,\
									AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_MASK)
#define RF_AR_PI_STS_F0_MSI_X_PBA_PENDING(mmr)                  	RD_FIELD(mmr,\
									AR_PI_STS_F0_MSI_X_PBA_PENDING_BP,\
									AR_PI_STS_F0_MSI_X_PBA_PENDING_MASK)
#define WF_AR_PI_STS_F0_MSI_X_PBA_PENDING(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_STS_F0_MSI_X_PBA_PENDING_BP,\
									AR_PI_STS_F0_MSI_X_PBA_PENDING_MASK)
#define RF_AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS(mmr)        	RD_FIELD(mmr,\
									AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,\
									AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK)
#define WF_AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,\
									AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK)
#define RF_AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_MASK)
#define WF_AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_MASK)
#define RF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57(mmr)	RD_FIELD(mmr,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK)
#define WF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK)
#define RF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG(mmr)   	RD_FIELD(mmr,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK)
#define WF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK)
#define RF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE(mmr)       	RD_FIELD(mmr,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK)
#define WF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK)
#define RF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT(mmr)    	RD_FIELD(mmr,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK)
#define WF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK)
#define RF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33(mmr)	RD_FIELD(mmr,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK)
#define WF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK)
#define RF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK(mmr)    	RD_FIELD(mmr,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK)
#define WF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK)
#define RF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_MASK)
#define WF_AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_BP,\
									AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_MASK)
#define RF_AR_PI_STS_F1_MSI_X_PBA_PENDING(mmr)                  	RD_FIELD(mmr,\
									AR_PI_STS_F1_MSI_X_PBA_PENDING_BP,\
									AR_PI_STS_F1_MSI_X_PBA_PENDING_MASK)
#define WF_AR_PI_STS_F1_MSI_X_PBA_PENDING(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_STS_F1_MSI_X_PBA_PENDING_BP,\
									AR_PI_STS_F1_MSI_X_PBA_PENDING_MASK)
#define RF_AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS(mmr)        	RD_FIELD(mmr,\
									AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,\
									AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK)
#define WF_AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,\
									AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK)
#define RF_AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_MASK)
#define WF_AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_MASK)
#define RF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57(mmr)	RD_FIELD(mmr,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK)
#define WF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK)
#define RF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG(mmr)   	RD_FIELD(mmr,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK)
#define WF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK)
#define RF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE(mmr)       	RD_FIELD(mmr,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK)
#define WF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK)
#define RF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT(mmr)    	RD_FIELD(mmr,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK)
#define WF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK)
#define RF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33(mmr)	RD_FIELD(mmr,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK)
#define WF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK)
#define RF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK(mmr)    	RD_FIELD(mmr,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK)
#define WF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK)
#define RF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_MASK)
#define WF_AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_BP,\
									AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_MASK)
#define RF_AR_PI_STS_F2_MSI_X_PBA_PENDING(mmr)                  	RD_FIELD(mmr,\
									AR_PI_STS_F2_MSI_X_PBA_PENDING_BP,\
									AR_PI_STS_F2_MSI_X_PBA_PENDING_MASK)
#define WF_AR_PI_STS_F2_MSI_X_PBA_PENDING(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_STS_F2_MSI_X_PBA_PENDING_BP,\
									AR_PI_STS_F2_MSI_X_PBA_PENDING_MASK)
#define RF_AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS(mmr)        	RD_FIELD(mmr,\
									AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,\
									AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK)
#define WF_AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,\
									AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK)
#define RF_AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_MASK)
#define WF_AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_MASK)
#define RF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57(mmr)	RD_FIELD(mmr,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK)
#define WF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK)
#define RF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG(mmr)   	RD_FIELD(mmr,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK)
#define WF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG(mmr,v) 	WR_FIELD(mmr,v,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK)
#define RF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE(mmr)       	RD_FIELD(mmr,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK)
#define WF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK)
#define RF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT(mmr)    	RD_FIELD(mmr,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK)
#define WF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK)
#define RF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33(mmr)	RD_FIELD(mmr,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK)
#define WF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33(mmr,v)	WR_FIELD(mmr,v,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK)
#define RF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK(mmr)    	RD_FIELD(mmr,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK)
#define WF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK)
#define RF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA(mmr)           	RD_FIELD(mmr,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_MASK)
#define WF_AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA(mmr,v)         	WR_FIELD(mmr,v,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_BP,\
									AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_MASK)
#define RF_AR_PI_STS_F3_MSI_X_PBA_PENDING(mmr)                  	RD_FIELD(mmr,\
									AR_PI_STS_F3_MSI_X_PBA_PENDING_BP,\
									AR_PI_STS_F3_MSI_X_PBA_PENDING_MASK)
#define WF_AR_PI_STS_F3_MSI_X_PBA_PENDING(mmr,v)                	WR_FIELD(mmr,v,\
									AR_PI_STS_F3_MSI_X_PBA_PENDING_BP,\
									AR_PI_STS_F3_MSI_X_PBA_PENDING_MASK)
#define RF_AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS(mmr)        	RD_FIELD(mmr,\
									AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,\
									AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK)
#define WF_AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,\
									AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK)

#endif
