# Tiny Tapeout project information
project:
  title:        "ALU de 3 bits - AlejandroPazG"
  author:       "AlejandroPazG"
  discord:      ""
  description:  "ALU funcional de 3 bits: suma, resta, AND y OR"
  language:     "verilog"
  clock_hz:     1000000
  tiles:        "1x1"
  top_module:   "tt_um_alu_top_AlejandroPazG"
  source_files:
    - "tt_um_alu_top_AlejandroPazG.v"
    - "alu_top_3bit.v"
    - "addsub_3bit.v"
    - "and_3bit.v"
    - "or_3bit.v"
    - "prefix_adder_3bit.v"

pinout:
  # Inputs (ui_in)
  ui[0]: "A[0]"
  ui[1]: "A[1]"
  ui[2]: "A[2]"
  ui[3]: "B[0]"
  ui[4]: "B[1]"
  ui[5]: "B[2]"
  ui[6]: "sel[0]"
  ui[7]: "sel[1]"

  # Outputs (uo_out)
  uo[0]: "Y[0]"
  uo[1]: "Y[1]"
  uo[2]: "Y[2]"
  uo[3]: "0"
  uo[4]: "0"
  uo[5]: "0"
  uo[6]: "0"
  uo[7]: "Cout"

  # Bidirectional pins (no utilizados)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6

