# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model mem_read
.inputs clock rd_addr[0] rd_addr[1] rd_addr[2] rd_addr[3] wr_addr[0] wr_addr[1] wr_addr[2] wr_addr[3] wr_data[0] wr_data[1] wr_data[2] wr_data[3] wr_data[4] wr_data[5] wr_data[6] wr_data[7] en
.outputs rd_data[0] rd_data[1] rd_data[2] rd_data[3] rd_data[4] rd_data[5] rd_data[6] rd_data[7]
.subckt $mem RD_ADDR[0]=rd_addr[0] RD_ADDR[1]=rd_addr[1] RD_ADDR[2]=rd_addr[2] RD_ADDR[3]=rd_addr[3] RD_CLK=$undef RD_DATA[0]=rd_addr_$memrd_ADDR_DATA[0] RD_DATA[1]=rd_addr_$memrd_ADDR_DATA[1] RD_DATA[2]=rd_addr_$memrd_ADDR_DATA[2] RD_DATA[3]=rd_addr_$memrd_ADDR_DATA[3] RD_DATA[4]=rd_addr_$memrd_ADDR_DATA[4] RD_DATA[5]=rd_addr_$memrd_ADDR_DATA[5] RD_DATA[6]=rd_addr_$memrd_ADDR_DATA[6] RD_DATA[7]=rd_addr_$memrd_ADDR_DATA[7] RD_EN=$undef WR_ADDR[0]=wr_addr[0] WR_ADDR[1]=wr_addr[1] WR_ADDR[2]=wr_addr[2] WR_ADDR[3]=wr_addr[3] WR_CLK=clock WR_DATA[0]=wr_data[0] WR_DATA[1]=wr_data[1] WR_DATA[2]=wr_data[2] WR_DATA[3]=wr_data[3] WR_DATA[4]=wr_data[4] WR_DATA[5]=wr_data[5] WR_DATA[6]=wr_data[6] WR_DATA[7]=wr_data[7] WR_EN[0]=$true WR_EN[1]=$true WR_EN[2]=$true WR_EN[3]=$true WR_EN[4]=$true WR_EN[5]=$true WR_EN[6]=$true WR_EN[7]=$true
.param ABITS 00000000000000000000000000000100
.param INIT xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param MEMID "\\block_mem"
.param OFFSET 00000000000000000000000000000000
.param RD_CLK_ENABLE 0
.param RD_CLK_POLARITY 0
.param RD_PORTS 00000000000000000000000000000001
.param RD_TRANSPARENT 0
.param SIZE 00000000000000000000000000010000
.param WIDTH 00000000000000000000000000001000
.param WR_CLK_ENABLE 1
.param WR_CLK_POLARITY 1
.param WR_PORTS 00000000000000000000000000000001
.subckt $dff CLK=clock D[0]=rd_addr_$memrd_ADDR_DATA[0] D[1]=rd_addr_$memrd_ADDR_DATA[1] D[2]=rd_addr_$memrd_ADDR_DATA[2] D[3]=rd_addr_$memrd_ADDR_DATA[3] D[4]=rd_addr_$memrd_ADDR_DATA[4] D[5]=rd_addr_$memrd_ADDR_DATA[5] D[6]=rd_addr_$memrd_ADDR_DATA[6] D[7]=rd_addr_$memrd_ADDR_DATA[7] Q[0]=rd_data[0] Q[1]=rd_data[1] Q[2]=rd_data[2] Q[3]=rd_data[3] Q[4]=rd_data[4] Q[5]=rd_data[5] Q[6]=rd_data[6] Q[7]=rd_data[7]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000001000
.end
