Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 25 22:13:24 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file hweval_montgomery_timing_summary_routed.rpt -pb hweval_montgomery_timing_summary_routed.pb -rpx hweval_montgomery_timing_summary_routed.rpx -warn_on_violation
| Design       : hweval_montgomery
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                26939        0.026        0.000                      0                26939        4.500        0.000                       0                 12703  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.079        0.000                      0                26939        0.026        0.000                      0                26939        4.500        0.000                       0                 12703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[902]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.538ns  (logic 1.696ns (17.782%)  route 7.842ns (82.218%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.700    15.576    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124    15.700 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[902]_i_1__0/O
                         net (fo=1, routed)           0.000    15.700    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_23
    SLICE_X54Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[902]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[902]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)        0.079    15.779    montgomery_instance/multi/adder_M/result_reg[902]
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                         -15.700    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[900]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 1.696ns (17.789%)  route 7.838ns (82.211%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.696    15.572    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124    15.696 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[900]_i_1__0/O
                         net (fo=1, routed)           0.000    15.696    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_25
    SLICE_X54Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[900]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[900]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)        0.079    15.779    montgomery_instance/multi/adder_M/result_reg[900]
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[910]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 1.696ns (17.927%)  route 7.765ns (82.073%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.623    15.498    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.124    15.622 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[910]_i_1__0/O
                         net (fo=1, routed)           0.000    15.622    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_15
    SLICE_X55Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[910]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[910]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X55Y35         FDRE (Setup_fdre_C_D)        0.031    15.731    montgomery_instance/multi/adder_M/result_reg[910]
  -------------------------------------------------------------------
                         required time                         15.731    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[906]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 1.696ns (17.934%)  route 7.761ns (82.066%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.619    15.494    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[906]_i_1__0/O
                         net (fo=1, routed)           0.000    15.618    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_19
    SLICE_X55Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[906]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[906]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X55Y35         FDRE (Setup_fdre_C_D)        0.029    15.729    montgomery_instance/multi/adder_M/result_reg[906]
  -------------------------------------------------------------------
                         required time                         15.729    
                         arrival time                         -15.618    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[896]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 1.696ns (17.945%)  route 7.755ns (82.055%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.613    15.489    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.613 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[896]_i_1__0/O
                         net (fo=1, routed)           0.000    15.613    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_29
    SLICE_X55Y36         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[896]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[896]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X55Y36         FDRE (Setup_fdre_C_D)        0.031    15.731    montgomery_instance/multi/adder_M/result_reg[896]
  -------------------------------------------------------------------
                         required time                         15.731    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[912]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 1.696ns (17.947%)  route 7.754ns (82.053%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.612    15.488    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.612 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[912]_i_1__0/O
                         net (fo=1, routed)           0.000    15.612    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_13
    SLICE_X55Y36         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[912]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[912]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X55Y36         FDRE (Setup_fdre_C_D)        0.032    15.732    montgomery_instance/multi/adder_M/result_reg[912]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -15.612    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[903]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 1.691ns (17.738%)  route 7.842ns (82.262%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.700    15.576    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.119    15.695 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[903]_i_1__0/O
                         net (fo=1, routed)           0.000    15.695    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_22
    SLICE_X54Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[903]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[903]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)        0.118    15.818    montgomery_instance/multi/adder_M/result_reg[903]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                         -15.695    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[901]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 1.689ns (17.729%)  route 7.838ns (82.271%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.696    15.572    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.117    15.689 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[901]_i_1__0/O
                         net (fo=1, routed)           0.000    15.689    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_24
    SLICE_X54Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[901]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[901]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)        0.118    15.818    montgomery_instance/multi/adder_M/result_reg[901]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[914]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.463ns  (logic 1.696ns (17.923%)  route 7.767ns (82.077%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 15.427 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.625    15.500    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X54Y38         LUT3 (Prop_lut3_I1_O)        0.124    15.624 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[914]_i_1__0/O
                         net (fo=1, routed)           0.000    15.624    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_11
    SLICE_X54Y38         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[914]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.550    15.427    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[914]/C
                         clock pessimism              0.310    15.737    
                         clock uncertainty           -0.035    15.702    
    SLICE_X54Y38         FDRE (Setup_fdre_C_D)        0.079    15.781    montgomery_instance/multi/adder_M/result_reg[914]
  -------------------------------------------------------------------
                         required time                         15.781    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[911]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 1.691ns (17.883%)  route 7.765ns (82.117%))
  Logic Levels:           10  (LUT3=1 LUT5=9)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 15.425 - 10.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.975     6.162    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X99Y110        FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.456     6.618 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=44, routed)          0.821     7.439    montgomery_instance/multi/adder_M/genblk1[2].adder_i/C0
    SLICE_X99Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.563 r  montgomery_instance/multi/adder_M/genblk1[2].adder_i/result[209]_i_2__0_replica/O
                         net (fo=1, routed)           0.151     7.714    montgomery_instance/multi/adder_M/genblk1[4].adder_i/carries_2_repN_alias
    SLICE_X99Y111        LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  montgomery_instance/multi/adder_M/genblk1[4].adder_i/result[293]_i_2__0/O
                         net (fo=85, routed)          0.317     8.156    montgomery_instance/multi/adder_M/genblk1[6].adder_i/carries_4
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  montgomery_instance/multi/adder_M/genblk1[6].adder_i/result[377]_i_2__0/O
                         net (fo=85, routed)          1.501     9.780    montgomery_instance/multi/adder_M/genblk1[8].adder_i/carries_6
    SLICE_X99Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  montgomery_instance/multi/adder_M/genblk1[8].adder_i/result[461]_i_2__0/O
                         net (fo=85, routed)          0.395    10.299    montgomery_instance/multi/adder_M/genblk1[10].adder_i/carries_8
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  montgomery_instance/multi/adder_M/genblk1[10].adder_i/result[545]_i_2__0/O
                         net (fo=85, routed)          0.761    11.184    montgomery_instance/multi/adder_M/genblk1[12].adder_i/carries_10
    SLICE_X95Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  montgomery_instance/multi/adder_M/genblk1[12].adder_i/result[629]_i_2__0/O
                         net (fo=85, routed)          0.870    12.178    montgomery_instance/multi/adder_M/genblk1[14].adder_i/carries_12
    SLICE_X94Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.302 r  montgomery_instance/multi/adder_M/genblk1[14].adder_i/result[713]_i_2__0/O
                         net (fo=87, routed)          0.588    12.890    montgomery_instance/multi/adder_M/genblk1[16].adder_i/carries_14
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.014 r  montgomery_instance/multi/adder_M/genblk1[16].adder_i/result[797]_i_2__0/O
                         net (fo=86, routed)          0.737    13.752    montgomery_instance/multi/adder_M/genblk1[20].adder_i/carries_16_alias
    SLICE_X93Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.876 r  montgomery_instance/multi/adder_M/genblk1[20].adder_i/result[965]_i_2__0_comp_4/O
                         net (fo=84, routed)          1.623    15.498    montgomery_instance/multi/adder_M/genblk1[21].adder_i/carries_20
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.119    15.617 r  montgomery_instance/multi/adder_M/genblk1[21].adder_i/result[911]_i_1__0/O
                         net (fo=1, routed)           0.000    15.617    montgomery_instance/multi/adder_M/genblk1[21].adder_i_n_14
    SLICE_X55Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[911]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       1.548    15.425    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[911]/C
                         clock pessimism              0.310    15.735    
                         clock uncertainty           -0.035    15.700    
    SLICE_X55Y35         FDRE (Setup_fdre_C_D)        0.075    15.775    montgomery_instance/multi/adder_M/result_reg[911]
  -------------------------------------------------------------------
                         required time                         15.775    
                         arrival time                         -15.617    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 montgomery_instance/sub/regIn_A_reg[584]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[584]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.150%)  route 0.217ns (53.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.548     1.746    montgomery_instance/sub/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  montgomery_instance/sub/regIn_A_reg[584]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.887 r  montgomery_instance/sub/regIn_A_reg[584]/Q
                         net (fo=2, routed)           0.217     2.104    montgomery_instance/sub/subtractor/carries_240_0[584]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.045     2.149 r  montgomery_instance/sub/subtractor/in_a[584]_i_1/O
                         net (fo=1, routed)           0.000     2.149    montgomery_instance_n_441
    SLICE_X50Y70         FDRE                                         r  in_a_reg[584]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.809     2.264    clk_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  in_a_reg[584]/C
                         clock pessimism             -0.262     2.002    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.121     2.123    in_a_reg[584]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 in_a_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.532%)  route 0.205ns (52.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.635     1.833    clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  in_a_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     1.974 r  in_a_reg[263]/Q
                         net (fo=1, routed)           0.205     2.180    montgomery_instance/multi/in_a[263]
    SLICE_X48Y100        LUT4 (Prop_lut4_I2_O)        0.045     2.225 r  montgomery_instance/multi/in_a_reg[263]_i_1/O
                         net (fo=1, routed)           0.000     2.225    montgomery_instance/multi/p_1_in[263]
    SLICE_X48Y100        FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.911     2.366    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[263]/C
                         clock pessimism             -0.266     2.101    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.092     2.193    montgomery_instance/multi/in_a_reg_reg[263]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 in_a_reg[849]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[849]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.563     1.761    clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  in_a_reg[849]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  in_a_reg[849]/Q
                         net (fo=1, routed)           0.200     2.101    montgomery_instance/multi/in_a[849]
    SLICE_X47Y50         LUT4 (Prop_lut4_I2_O)        0.045     2.146 r  montgomery_instance/multi/in_a_reg[849]_i_1/O
                         net (fo=1, routed)           0.000     2.146    montgomery_instance/multi/p_1_in[849]
    SLICE_X47Y50         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[849]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.825     2.280    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[849]/C
                         clock pessimism             -0.257     2.023    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.091     2.114    montgomery_instance/multi/in_a_reg_reg[849]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 montgomery_instance/multi/in_a_reg_reg[790]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[789]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.914%)  route 0.210ns (53.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.551     1.749    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[790]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  montgomery_instance/multi/in_a_reg_reg[790]/Q
                         net (fo=1, routed)           0.210     2.101    montgomery_instance/multi/in_a_reg_reg_n_0_[790]
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.045     2.146 r  montgomery_instance/multi/in_a_reg[789]_i_1/O
                         net (fo=1, routed)           0.000     2.146    montgomery_instance/multi/p_1_in[789]
    SLICE_X48Y56         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[789]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.824     2.279    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[789]/C
                         clock pessimism             -0.262     2.017    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.092     2.109    montgomery_instance/multi/in_a_reg_reg[789]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 in_a_reg[552]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[552]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.525%)  route 0.213ns (50.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.548     1.746    clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  in_a_reg[552]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.910 r  in_a_reg[552]/Q
                         net (fo=1, routed)           0.213     2.123    montgomery_instance/multi/in_a[552]
    SLICE_X50Y67         LUT4 (Prop_lut4_I2_O)        0.045     2.168 r  montgomery_instance/multi/in_a_reg[552]_i_1/O
                         net (fo=1, routed)           0.000     2.168    montgomery_instance/multi/p_1_in[552]
    SLICE_X50Y67         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[552]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.812     2.267    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[552]/C
                         clock pessimism             -0.262     2.005    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.120     2.125    montgomery_instance/multi/in_a_reg_reg[552]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 montgomery_instance/sub/regIn_A_reg[919]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[919]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.369%)  route 0.215ns (53.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.565     1.763    montgomery_instance/sub/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  montgomery_instance/sub/regIn_A_reg[919]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.904 r  montgomery_instance/sub/regIn_A_reg[919]/Q
                         net (fo=2, routed)           0.215     2.119    montgomery_instance/sub/subtractor/carries_240_0[919]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.045     2.164 r  montgomery_instance/sub/subtractor/in_a[919]_i_1/O
                         net (fo=1, routed)           0.000     2.164    montgomery_instance_n_106
    SLICE_X35Y52         FDRE                                         r  in_a_reg[919]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.826     2.281    clk_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  in_a_reg[919]/C
                         clock pessimism             -0.257     2.024    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.092     2.116    in_a_reg[919]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 montgomery_instance/sub/regIn_A_reg[940]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[940]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.577     1.775    montgomery_instance/sub/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  montgomery_instance/sub/regIn_A_reg[940]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.916 r  montgomery_instance/sub/regIn_A_reg[940]/Q
                         net (fo=2, routed)           0.236     2.152    montgomery_instance/sub/subtractor/carries_240_0[940]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.197 r  montgomery_instance/sub/subtractor/in_a[940]_i_1/O
                         net (fo=1, routed)           0.000     2.197    montgomery_instance_n_85
    SLICE_X31Y49         FDRE                                         r  in_a_reg[940]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.859     2.314    clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  in_a_reg[940]/C
                         clock pessimism             -0.257     2.057    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     2.149    in_a_reg[940]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 montgomery_instance/multi/in_a_reg_reg[866]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[865]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.050%)  route 0.218ns (53.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.563     1.761    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[866]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  montgomery_instance/multi/in_a_reg_reg[866]/Q
                         net (fo=1, routed)           0.218     2.120    montgomery_instance/multi/in_a_reg_reg_n_0_[866]
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.045     2.165 r  montgomery_instance/multi/in_a_reg[865]_i_1/O
                         net (fo=1, routed)           0.000     2.165    montgomery_instance/multi/p_1_in[865]
    SLICE_X52Y45         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[865]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.825     2.280    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[865]/C
                         clock pessimism             -0.262     2.018    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.091     2.109    montgomery_instance/multi/in_a_reg_reg[865]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 montgomery_instance/sub/subtractor/result_reg[20]_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/sub/subtractor/result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.022%)  route 0.329ns (69.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.607     1.805    montgomery_instance/sub/subtractor/clk_IBUF_BUFG
    SLICE_X97Y94         FDRE                                         r  montgomery_instance/sub/subtractor/result_reg[20]_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y94         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  montgomery_instance/sub/subtractor/result_reg[20]_psdsp/Q
                         net (fo=1, routed)           0.329     2.275    montgomery_instance/sub/subtractor/adder_0_n_23
    SLICE_X90Y102        FDRE                                         r  montgomery_instance/sub/subtractor/result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.963     2.418    montgomery_instance/sub/subtractor/clk_IBUF_BUFG
    SLICE_X90Y102        FDRE                                         r  montgomery_instance/sub/subtractor/result_reg[20]/C
                         clock pessimism             -0.262     2.156    
    SLICE_X90Y102        FDRE (Hold_fdre_C_D)         0.060     2.216    montgomery_instance/sub/subtractor/result_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 montgomery_instance/sub/regIn_A_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[293]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.036%)  route 0.209ns (49.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.552     1.750    montgomery_instance/sub/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  montgomery_instance/sub/regIn_A_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.914 r  montgomery_instance/sub/regIn_A_reg[293]/Q
                         net (fo=2, routed)           0.209     2.123    montgomery_instance/sub/subtractor/carries_240_0[293]
    SLICE_X49Y94         LUT4 (Prop_lut4_I0_O)        0.045     2.168 r  montgomery_instance/sub/subtractor/in_a[293]_i_1/O
                         net (fo=1, routed)           0.000     2.168    montgomery_instance_n_732
    SLICE_X49Y94         FDRE                                         r  in_a_reg[293]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=12784, routed)       0.824     2.279    clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  in_a_reg[293]/C
                         clock pessimism             -0.262     2.017    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.091     2.108    in_a_reg[293]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y10     montgomery_instance/multi/adder_M/carries_240/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y21     montgomery_instance/multi/adder_M/genblk1[14].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y11     montgomery_instance/multi/adder_M/genblk1[19].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y13     montgomery_instance/multi/adder_M/genblk1[23].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y21     montgomery_instance/multi/adder_B/genblk1[18].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y17     montgomery_instance/multi/adder_B/genblk1[22].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y25     montgomery_instance/sub/subtractor/genblk1[14].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y7      montgomery_instance/sub/subtractor/genblk1[19].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y11     montgomery_instance/sub/subtractor/genblk1[23].adder_i/S10/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y56    montgomery_instance/multi/adder_M/genblk1[14].adder_i/S0_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y56    montgomery_instance/multi/adder_M/genblk1[14].adder_i/S0_reg[21]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X65Y111   in_a_reg[108]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y55    montgomery_instance/multi/adder_M/genblk1[14].adder_i/S0_reg[40]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y56    montgomery_instance/multi/adder_M/genblk1[14].adder_i/S0_reg[41]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y56    montgomery_instance/multi/adder_M/genblk1[14].adder_i/S0_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y35    montgomery_instance/multi/adder_M/genblk1[23].adder_i/S0_reg[36]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y103   montgomery_instance/multi/adder_B/genblk1[5].adder_i/S0_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y108   montgomery_instance/multi/adder_B/genblk1[5].adder_i/S0_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X60Y109   in_a_reg[185]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X90Y95    in_a_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X102Y59   montgomery_instance/multi/adder_M/genblk1[14].adder_i/S0_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y56    montgomery_instance/multi/adder_M/genblk1[14].adder_i/S0_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y56    montgomery_instance/multi/adder_M/genblk1[14].adder_i/S0_reg[21]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X80Y30    montgomery_instance/multi/adder_M/genblk1[19].adder_i/S0_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y33    montgomery_instance/multi/adder_M/genblk1[23].adder_i/S0_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y33    montgomery_instance/multi/adder_M/genblk1[23].adder_i/S0_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y33    montgomery_instance/multi/adder_M/genblk1[23].adder_i/S0_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y33    montgomery_instance/multi/adder_M/genblk1[23].adder_i/S0_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y33    montgomery_instance/multi/adder_M/genblk1[23].adder_i/S0_reg[14]/C



