
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000140c4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020ec  08014180  08014180  00024180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801626c  0801626c  000306d8  2**0
                  CONTENTS
  4 .ARM          00000008  0801626c  0801626c  0002626c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016274  08016274  000306d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08016274  08016274  00026274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801627c  0801627c  0002627c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  08016280  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000888  200006d8  08016958  000306d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f60  08016958  00030f60  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d46e  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d06  00000000  00000000  0004dbb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c78  00000000  00000000  000518b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001622  00000000  00000000  00053530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000221b5  00000000  00000000  00054b52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020c20  00000000  00000000  00076d07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cca39  00000000  00000000  00097927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008388  00000000  00000000  00164360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0016c6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08014168 	.word	0x08014168

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	08014168 	.word	0x08014168

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	08015ce0 	.word	0x08015ce0
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	46ce      	mov	lr, r9
 80025ac:	4647      	mov	r7, r8
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b087      	sub	sp, #28
 80025b2:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b4:	f001 ff90 	bl	80044d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b8:	f000 f9de 	bl	8002978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025bc:	f000 fc70 	bl	8002ea0 <MX_GPIO_Init>
  MX_RTC_Init();
 80025c0:	f000 fa30 	bl	8002a24 <MX_RTC_Init>
  MX_TIM6_Init();
 80025c4:	f000 fb10 	bl	8002be8 <MX_TIM6_Init>
  MX_SPI1_Init();
 80025c8:	f000 fad0 	bl	8002b6c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80025cc:	f000 fb4a 	bl	8002c64 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80025d0:	f000 fb96 	bl	8002d00 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80025d4:	f000 fbe2 	bl	8002d9c <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 80025d8:	f000 fc2e 	bl	8002e38 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */

  send_debug_logs ( hello ) ;
 80025dc:	4bce      	ldr	r3, [pc, #824]	; (8002918 <main+0x370>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	0018      	movs	r0, r3
 80025e2:	f000 fd69 	bl	80030b8 <send_debug_logs>

  my_sys_init () ;
 80025e6:	f000 fd97 	bl	8003118 <my_sys_init>
  sprintf ( dbg_payload , "System mode: %u" , (uint16_t) sys_mode ) ;
 80025ea:	4bcc      	ldr	r3, [pc, #816]	; (800291c <main+0x374>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	001a      	movs	r2, r3
 80025f0:	49cb      	ldr	r1, [pc, #812]	; (8002920 <main+0x378>)
 80025f2:	4bcc      	ldr	r3, [pc, #816]	; (8002924 <main+0x37c>)
 80025f4:	0018      	movs	r0, r3
 80025f6:	f00a ffdd 	bl	800d5b4 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 80025fa:	4bca      	ldr	r3, [pc, #808]	; (8002924 <main+0x37c>)
 80025fc:	0018      	movs	r0, r3
 80025fe:	f000 fd5b 	bl	80030b8 <send_debug_logs>

  my_tim_init () ;
 8002602:	f001 fb6b 	bl	8003cdc <my_tim_init>
  my_ant_sw_pos ( 2 ) ;
 8002606:	2002      	movs	r0, #2
 8002608:	f001 f92a 	bl	8003860 <my_ant_sw_pos>
  if ( !my_acc_init () )
 800260c:	f001 f9bc 	bl	8003988 <my_acc_init>
 8002610:	0003      	movs	r3, r0
 8002612:	001a      	movs	r2, r3
 8002614:	2301      	movs	r3, #1
 8002616:	4053      	eors	r3, r2
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d006      	beq.n	800262c <main+0x84>
  {
	  my_acc_problem_flag = true ;
 800261e:	4bc2      	ldr	r3, [pc, #776]	; (8002928 <main+0x380>)
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
	  send_debug_logs ( "ACC init problem" ) ;
 8002624:	4bc1      	ldr	r3, [pc, #772]	; (800292c <main+0x384>)
 8002626:	0018      	movs	r0, r3
 8002628:	f000 fd46 	bl	80030b8 <send_debug_logs>
  }
  if ( !my_acc_start () )
 800262c:	f001 f9d4 	bl	80039d8 <my_acc_start>
 8002630:	0003      	movs	r3, r0
 8002632:	001a      	movs	r2, r3
 8002634:	2301      	movs	r3, #1
 8002636:	4053      	eors	r3, r2
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	d006      	beq.n	800264c <main+0xa4>
  {
	  my_acc_problem_flag = true ;
 800263e:	4bba      	ldr	r3, [pc, #744]	; (8002928 <main+0x380>)
 8002640:	2201      	movs	r2, #1
 8002642:	701a      	strb	r2, [r3, #0]
	  send_debug_logs ( "ACC start problem" ) ;
 8002644:	4bba      	ldr	r3, [pc, #744]	; (8002930 <main+0x388>)
 8002646:	0018      	movs	r0, r3
 8002648:	f000 fd36 	bl	80030b8 <send_debug_logs>
  }
  my_acc_stop () ;
 800264c:	f001 f9fc 	bl	8003a48 <my_acc_stop>
  // my_gnss_verbose ( 15 ) ;

  my_gnss_sw_on () ;
 8002650:	f001 f938 	bl	80038c4 <my_gnss_sw_on>
  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 8002654:	4bb7      	ldr	r3, [pc, #732]	; (8002934 <main+0x38c>)
 8002656:	0018      	movs	r0, r3
 8002658:	f008 fbc2 	bl	800ade0 <my_gnss_acq_coordinates>
 800265c:	0003      	movs	r3, r0
 800265e:	001a      	movs	r2, r3
 8002660:	4bb5      	ldr	r3, [pc, #724]	; (8002938 <main+0x390>)
 8002662:	701a      	strb	r2, [r3, #0]
  my_gnss_sw_off () ;
 8002664:	f001 f948 	bl	80038f8 <my_gnss_sw_off>
  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002668:	4bb4      	ldr	r3, [pc, #720]	; (800293c <main+0x394>)
 800266a:	0018      	movs	r0, r3
 800266c:	f008 fd3e 	bl	800b0ec <my_rtc_get_dt_s>
  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 8002670:	4bb0      	ldr	r3, [pc, #704]	; (8002934 <main+0x38c>)
 8002672:	7c1b      	ldrb	r3, [r3, #16]
 8002674:	001e      	movs	r6, r3
 8002676:	4baf      	ldr	r3, [pc, #700]	; (8002934 <main+0x38c>)
 8002678:	689c      	ldr	r4, [r3, #8]
 800267a:	68dd      	ldr	r5, [r3, #12]
 800267c:	4bad      	ldr	r3, [pc, #692]	; (8002934 <main+0x38c>)
 800267e:	8a5b      	ldrh	r3, [r3, #18]
 8002680:	4698      	mov	r8, r3
 8002682:	4bac      	ldr	r3, [pc, #688]	; (8002934 <main+0x38c>)
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	213c      	movs	r1, #60	; 0x3c
 8002688:	0018      	movs	r0, r3
 800268a:	f7fd fd57 	bl	800013c <__udivsi3>
 800268e:	0003      	movs	r3, r0
 8002690:	4aab      	ldr	r2, [pc, #684]	; (8002940 <main+0x398>)
 8002692:	49ac      	ldr	r1, [pc, #688]	; (8002944 <main+0x39c>)
 8002694:	48a3      	ldr	r0, [pc, #652]	; (8002924 <main+0x37c>)
 8002696:	9305      	str	r3, [sp, #20]
 8002698:	4643      	mov	r3, r8
 800269a:	9304      	str	r3, [sp, #16]
 800269c:	9402      	str	r4, [sp, #8]
 800269e:	9503      	str	r5, [sp, #12]
 80026a0:	9601      	str	r6, [sp, #4]
 80026a2:	4ba6      	ldr	r3, [pc, #664]	; (800293c <main+0x394>)
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	23d6      	movs	r3, #214	; 0xd6
 80026a8:	f00a ff84 	bl	800d5b4 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 80026ac:	4b9d      	ldr	r3, [pc, #628]	; (8002924 <main+0x37c>)
 80026ae:	0018      	movs	r0, r3
 80026b0:	f000 fd02 	bl	80030b8 <send_debug_logs>
  if ( !my_gnss_3dfix_flag )
 80026b4:	4ba0      	ldr	r3, [pc, #640]	; (8002938 <main+0x390>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2201      	movs	r2, #1
 80026ba:	4053      	eors	r3, r2
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d013      	beq.n	80026ea <main+0x142>
  {
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 80026c2:	4ba1      	ldr	r3, [pc, #644]	; (8002948 <main+0x3a0>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	0018      	movs	r0, r3
 80026c8:	f008 fd68 	bl	800b19c <my_rtc_set_alarm>
 80026cc:	1e03      	subs	r3, r0, #0
 80026ce:	d00c      	beq.n	80026ea <main+0x142>
	  {
		  sprintf ( dbg_payload , "%s,%d,my_sys_sleep (), my_rtc_alarmA [s] = %lu" , __FILE__ , __LINE__ , my_rtc_alarmA_time ) ;
 80026d0:	4b9d      	ldr	r3, [pc, #628]	; (8002948 <main+0x3a0>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a9a      	ldr	r2, [pc, #616]	; (8002940 <main+0x398>)
 80026d6:	499d      	ldr	r1, [pc, #628]	; (800294c <main+0x3a4>)
 80026d8:	4892      	ldr	r0, [pc, #584]	; (8002924 <main+0x37c>)
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	23dc      	movs	r3, #220	; 0xdc
 80026de:	f00a ff69 	bl	800d5b4 <sprintf>
		  my_sys_sleep ( dbg_payload ) ;
 80026e2:	4b90      	ldr	r3, [pc, #576]	; (8002924 <main+0x37c>)
 80026e4:	0018      	movs	r0, r3
 80026e6:	f000 fdd9 	bl	800329c <my_sys_sleep>
	  }
  }

  if ( !my_astro_init () )
 80026ea:	f008 fac7 	bl	800ac7c <my_astro_init>
 80026ee:	0003      	movs	r3, r0
 80026f0:	001a      	movs	r2, r3
 80026f2:	2301      	movs	r3, #1
 80026f4:	4053      	eors	r3, r2
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00e      	beq.n	800271a <main+0x172>
	  my_sys_restart () ;
 80026fc:	f000 fdaa 	bl	8003254 <my_sys_restart>
 8002700:	e05b      	b.n	80027ba <main+0x212>
  else
  {
	  while ( my_astro_evt_pin () )
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 8002702:	4a8f      	ldr	r2, [pc, #572]	; (8002940 <main+0x398>)
 8002704:	4992      	ldr	r1, [pc, #584]	; (8002950 <main+0x3a8>)
 8002706:	4887      	ldr	r0, [pc, #540]	; (8002924 <main+0x37c>)
 8002708:	23e7      	movs	r3, #231	; 0xe7
 800270a:	f00a ff53 	bl	800d5b4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 800270e:	4b85      	ldr	r3, [pc, #532]	; (8002924 <main+0x37c>)
 8002710:	0018      	movs	r0, r3
 8002712:	f000 fcd1 	bl	80030b8 <send_debug_logs>
		  my_astro_handle_evt () ;
 8002716:	f008 fb11 	bl	800ad3c <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 800271a:	f001 fa17 	bl	8003b4c <my_astro_evt_pin>
 800271e:	1e03      	subs	r3, r0, #0
 8002720:	d1ef      	bne.n	8002702 <main+0x15a>
	  }
	  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%s" , uplink_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fv ) ;
 8002722:	4b8c      	ldr	r3, [pc, #560]	; (8002954 <main+0x3ac>)
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	4698      	mov	r8, r3
 8002728:	4b82      	ldr	r3, [pc, #520]	; (8002934 <main+0x38c>)
 800272a:	689c      	ldr	r4, [r3, #8]
 800272c:	68dd      	ldr	r5, [r3, #12]
 800272e:	4b81      	ldr	r3, [pc, #516]	; (8002934 <main+0x38c>)
 8002730:	8a5b      	ldrh	r3, [r3, #18]
 8002732:	001e      	movs	r6, r3
 8002734:	4b7f      	ldr	r3, [pc, #508]	; (8002934 <main+0x38c>)
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	213c      	movs	r1, #60	; 0x3c
 800273a:	0018      	movs	r0, r3
 800273c:	f7fd fcfe 	bl	800013c <__udivsi3>
 8002740:	0003      	movs	r3, r0
 8002742:	001a      	movs	r2, r3
 8002744:	4b84      	ldr	r3, [pc, #528]	; (8002958 <main+0x3b0>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4984      	ldr	r1, [pc, #528]	; (800295c <main+0x3b4>)
 800274a:	4885      	ldr	r0, [pc, #532]	; (8002960 <main+0x3b8>)
 800274c:	9304      	str	r3, [sp, #16]
 800274e:	9203      	str	r2, [sp, #12]
 8002750:	9602      	str	r6, [sp, #8]
 8002752:	9400      	str	r4, [sp, #0]
 8002754:	9501      	str	r5, [sp, #4]
 8002756:	4642      	mov	r2, r8
 8002758:	f00a ff2c 	bl	800d5b4 <sprintf>
	  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 800275c:	4a78      	ldr	r2, [pc, #480]	; (8002940 <main+0x398>)
 800275e:	4981      	ldr	r1, [pc, #516]	; (8002964 <main+0x3bc>)
 8002760:	4870      	ldr	r0, [pc, #448]	; (8002924 <main+0x37c>)
 8002762:	4b7f      	ldr	r3, [pc, #508]	; (8002960 <main+0x3b8>)
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	23ec      	movs	r3, #236	; 0xec
 8002768:	f00a ff24 	bl	800d5b4 <sprintf>
	  my_astro_send_uplink ( my_astro_payload , dbg_payload ) ;
 800276c:	4a6d      	ldr	r2, [pc, #436]	; (8002924 <main+0x37c>)
 800276e:	4b7c      	ldr	r3, [pc, #496]	; (8002960 <main+0x3b8>)
 8002770:	0011      	movs	r1, r2
 8002772:	0018      	movs	r0, r3
 8002774:	f001 fa0a 	bl	8003b8c <my_astro_send_uplink>
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 8002778:	4b73      	ldr	r3, [pc, #460]	; (8002948 <main+0x3a0>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	0018      	movs	r0, r3
 800277e:	f008 fd0d 	bl	800b19c <my_rtc_set_alarm>
 8002782:	1e03      	subs	r3, r0, #0
 8002784:	d019      	beq.n	80027ba <main+0x212>
	  {
		  sprintf ( dbg_payload , "%s,%d,my_sys_sleep (), my_rtc_alarmA [s] = %lu" , __FILE__ , __LINE__ , my_rtc_alarmA_time ) ;
 8002786:	4b70      	ldr	r3, [pc, #448]	; (8002948 <main+0x3a0>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a6d      	ldr	r2, [pc, #436]	; (8002940 <main+0x398>)
 800278c:	496f      	ldr	r1, [pc, #444]	; (800294c <main+0x3a4>)
 800278e:	4865      	ldr	r0, [pc, #404]	; (8002924 <main+0x37c>)
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	23f0      	movs	r3, #240	; 0xf0
 8002794:	f00a ff0e 	bl	800d5b4 <sprintf>
		  my_sys_sleep ( dbg_payload ) ;
 8002798:	4b62      	ldr	r3, [pc, #392]	; (8002924 <main+0x37c>)
 800279a:	0018      	movs	r0, r3
 800279c:	f000 fd7e 	bl	800329c <my_sys_sleep>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( my_astro_evt_pin () )
 80027a0:	e00b      	b.n	80027ba <main+0x212>
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 80027a2:	4a67      	ldr	r2, [pc, #412]	; (8002940 <main+0x398>)
 80027a4:	496a      	ldr	r1, [pc, #424]	; (8002950 <main+0x3a8>)
 80027a6:	485f      	ldr	r0, [pc, #380]	; (8002924 <main+0x37c>)
 80027a8:	23fd      	movs	r3, #253	; 0xfd
 80027aa:	f00a ff03 	bl	800d5b4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80027ae:	4b5d      	ldr	r3, [pc, #372]	; (8002924 <main+0x37c>)
 80027b0:	0018      	movs	r0, r3
 80027b2:	f000 fc81 	bl	80030b8 <send_debug_logs>
		  my_astro_handle_evt () ;
 80027b6:	f008 fac1 	bl	800ad3c <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 80027ba:	f001 f9c7 	bl	8003b4c <my_astro_evt_pin>
 80027be:	1e03      	subs	r3, r0, #0
 80027c0:	d1ef      	bne.n	80027a2 <main+0x1fa>
	  }
	  if ( astro_rcv_cmd_flag )
 80027c2:	4b69      	ldr	r3, [pc, #420]	; (8002968 <main+0x3c0>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d007      	beq.n	80027da <main+0x232>
	  {
		  astro_rcv_cmd_flag = false ;
 80027ca:	4b67      	ldr	r3, [pc, #412]	; (8002968 <main+0x3c0>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	701a      	strb	r2, [r3, #0]
		  my_tracker_handle_cmd () ;
 80027d0:	f000 fe2c 	bl	800342c <my_tracker_handle_cmd>
		  my_astro_rcv_cmd[0] = 0 ;
 80027d4:	4b65      	ldr	r3, [pc, #404]	; (800296c <main+0x3c4>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
	  }
	  if ( my_rtc_alarm_flag )
 80027da:	4b65      	ldr	r3, [pc, #404]	; (8002970 <main+0x3c8>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d100      	bne.n	80027e4 <main+0x23c>
 80027e2:	e081      	b.n	80028e8 <main+0x340>
	  {
		  my_rtc_alarm_flag = false ;
 80027e4:	4b62      	ldr	r3, [pc, #392]	; (8002970 <main+0x3c8>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_on () ;
 80027ea:	f001 f86b 	bl	80038c4 <my_gnss_sw_on>
		  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 80027ee:	4b51      	ldr	r3, [pc, #324]	; (8002934 <main+0x38c>)
 80027f0:	0018      	movs	r0, r3
 80027f2:	f008 faf5 	bl	800ade0 <my_gnss_acq_coordinates>
 80027f6:	0003      	movs	r3, r0
 80027f8:	001a      	movs	r2, r3
 80027fa:	4b4f      	ldr	r3, [pc, #316]	; (8002938 <main+0x390>)
 80027fc:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_off () ;
 80027fe:	f001 f87b 	bl	80038f8 <my_gnss_sw_off>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002802:	4b4e      	ldr	r3, [pc, #312]	; (800293c <main+0x394>)
 8002804:	0018      	movs	r0, r3
 8002806:	f008 fc71 	bl	800b0ec <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 800280a:	4b4a      	ldr	r3, [pc, #296]	; (8002934 <main+0x38c>)
 800280c:	7c1b      	ldrb	r3, [r3, #16]
 800280e:	4698      	mov	r8, r3
 8002810:	4b48      	ldr	r3, [pc, #288]	; (8002934 <main+0x38c>)
 8002812:	689c      	ldr	r4, [r3, #8]
 8002814:	68dd      	ldr	r5, [r3, #12]
 8002816:	4b47      	ldr	r3, [pc, #284]	; (8002934 <main+0x38c>)
 8002818:	8a5b      	ldrh	r3, [r3, #18]
 800281a:	4699      	mov	r9, r3
 800281c:	4b45      	ldr	r3, [pc, #276]	; (8002934 <main+0x38c>)
 800281e:	695b      	ldr	r3, [r3, #20]
 8002820:	213c      	movs	r1, #60	; 0x3c
 8002822:	0018      	movs	r0, r3
 8002824:	f7fd fc8a 	bl	800013c <__udivsi3>
 8002828:	0003      	movs	r3, r0
 800282a:	469c      	mov	ip, r3
 800282c:	2387      	movs	r3, #135	; 0x87
 800282e:	005e      	lsls	r6, r3, #1
 8002830:	4a43      	ldr	r2, [pc, #268]	; (8002940 <main+0x398>)
 8002832:	4944      	ldr	r1, [pc, #272]	; (8002944 <main+0x39c>)
 8002834:	483b      	ldr	r0, [pc, #236]	; (8002924 <main+0x37c>)
 8002836:	4663      	mov	r3, ip
 8002838:	9305      	str	r3, [sp, #20]
 800283a:	464b      	mov	r3, r9
 800283c:	9304      	str	r3, [sp, #16]
 800283e:	9402      	str	r4, [sp, #8]
 8002840:	9503      	str	r5, [sp, #12]
 8002842:	4643      	mov	r3, r8
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	4b3d      	ldr	r3, [pc, #244]	; (800293c <main+0x394>)
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	0033      	movs	r3, r6
 800284c:	f00a feb2 	bl	800d5b4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002850:	4b34      	ldr	r3, [pc, #208]	; (8002924 <main+0x37c>)
 8002852:	0018      	movs	r0, r3
 8002854:	f000 fc30 	bl	80030b8 <send_debug_logs>
		  if ( my_gnss_3dfix_flag )
 8002858:	4b37      	ldr	r3, [pc, #220]	; (8002938 <main+0x390>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d043      	beq.n	80028e8 <main+0x340>
		  {
			  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002860:	4b34      	ldr	r3, [pc, #208]	; (8002934 <main+0x38c>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4b33      	ldr	r3, [pc, #204]	; (8002934 <main+0x38c>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	0019      	movs	r1, r3
 800286a:	0010      	movs	r0, r2
 800286c:	f008 faa8 	bl	800adc0 <my_astro_write_coordinates>
			  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%ld,%ld" , uplink_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002870:	4b38      	ldr	r3, [pc, #224]	; (8002954 <main+0x3ac>)
 8002872:	881b      	ldrh	r3, [r3, #0]
 8002874:	4698      	mov	r8, r3
 8002876:	4b2f      	ldr	r3, [pc, #188]	; (8002934 <main+0x38c>)
 8002878:	689c      	ldr	r4, [r3, #8]
 800287a:	68dd      	ldr	r5, [r3, #12]
 800287c:	4b2d      	ldr	r3, [pc, #180]	; (8002934 <main+0x38c>)
 800287e:	8a5b      	ldrh	r3, [r3, #18]
 8002880:	001e      	movs	r6, r3
 8002882:	4b2c      	ldr	r3, [pc, #176]	; (8002934 <main+0x38c>)
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	213c      	movs	r1, #60	; 0x3c
 8002888:	0018      	movs	r0, r3
 800288a:	f7fd fc57 	bl	800013c <__udivsi3>
 800288e:	0003      	movs	r3, r0
 8002890:	469c      	mov	ip, r3
 8002892:	4b28      	ldr	r3, [pc, #160]	; (8002934 <main+0x38c>)
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	4b27      	ldr	r3, [pc, #156]	; (8002934 <main+0x38c>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	4936      	ldr	r1, [pc, #216]	; (8002974 <main+0x3cc>)
 800289c:	4830      	ldr	r0, [pc, #192]	; (8002960 <main+0x3b8>)
 800289e:	9305      	str	r3, [sp, #20]
 80028a0:	9204      	str	r2, [sp, #16]
 80028a2:	4663      	mov	r3, ip
 80028a4:	9303      	str	r3, [sp, #12]
 80028a6:	9602      	str	r6, [sp, #8]
 80028a8:	9400      	str	r4, [sp, #0]
 80028aa:	9501      	str	r5, [sp, #4]
 80028ac:	4642      	mov	r2, r8
 80028ae:	f00a fe81 	bl	800d5b4 <sprintf>
			  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 80028b2:	4b28      	ldr	r3, [pc, #160]	; (8002954 <main+0x3ac>)
 80028b4:	881b      	ldrh	r3, [r3, #0]
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	b291      	uxth	r1, r2
 80028ba:	4a26      	ldr	r2, [pc, #152]	; (8002954 <main+0x3ac>)
 80028bc:	8011      	strh	r1, [r2, #0]
 80028be:	4a28      	ldr	r2, [pc, #160]	; (8002960 <main+0x3b8>)
 80028c0:	0011      	movs	r1, r2
 80028c2:	0018      	movs	r0, r3
 80028c4:	f008 fa12 	bl	800acec <my_astro_add_payload_2_queue>
			  my_astro_turn_payload_id_counter () ;
 80028c8:	f001 f952 	bl	8003b70 <my_astro_turn_payload_id_counter>
			  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ;
 80028cc:	238b      	movs	r3, #139	; 0x8b
 80028ce:	005c      	lsls	r4, r3, #1
 80028d0:	4a1b      	ldr	r2, [pc, #108]	; (8002940 <main+0x398>)
 80028d2:	4924      	ldr	r1, [pc, #144]	; (8002964 <main+0x3bc>)
 80028d4:	4813      	ldr	r0, [pc, #76]	; (8002924 <main+0x37c>)
 80028d6:	4b22      	ldr	r3, [pc, #136]	; (8002960 <main+0x3b8>)
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	0023      	movs	r3, r4
 80028dc:	f00a fe6a 	bl	800d5b4 <sprintf>
			  send_debug_logs ( dbg_payload ) ;
 80028e0:	4b10      	ldr	r3, [pc, #64]	; (8002924 <main+0x37c>)
 80028e2:	0018      	movs	r0, r3
 80028e4:	f000 fbe8 	bl	80030b8 <send_debug_logs>
		  }
	  }
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 80028e8:	4b17      	ldr	r3, [pc, #92]	; (8002948 <main+0x3a0>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	0018      	movs	r0, r3
 80028ee:	f008 fc55 	bl	800b19c <my_rtc_set_alarm>
 80028f2:	1e03      	subs	r3, r0, #0
 80028f4:	d100      	bne.n	80028f8 <main+0x350>
 80028f6:	e760      	b.n	80027ba <main+0x212>
	  {
		  sprintf ( dbg_payload , "%s,%d,my_sys_sleep (), my_rtc_alarmA [s] = %lu" , __FILE__ , __LINE__ , my_rtc_alarmA_time ) ;
 80028f8:	4b13      	ldr	r3, [pc, #76]	; (8002948 <main+0x3a0>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	228e      	movs	r2, #142	; 0x8e
 80028fe:	0054      	lsls	r4, r2, #1
 8002900:	4a0f      	ldr	r2, [pc, #60]	; (8002940 <main+0x398>)
 8002902:	4912      	ldr	r1, [pc, #72]	; (800294c <main+0x3a4>)
 8002904:	4807      	ldr	r0, [pc, #28]	; (8002924 <main+0x37c>)
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	0023      	movs	r3, r4
 800290a:	f00a fe53 	bl	800d5b4 <sprintf>
		  my_sys_sleep ( dbg_payload ) ;
 800290e:	4b05      	ldr	r3, [pc, #20]	; (8002924 <main+0x37c>)
 8002910:	0018      	movs	r0, r3
 8002912:	f000 fcc3 	bl	800329c <my_sys_sleep>
	  while ( my_astro_evt_pin () )
 8002916:	e750      	b.n	80027ba <main+0x212>
 8002918:	20000000 	.word	0x20000000
 800291c:	20000a22 	.word	0x20000a22
 8002920:	080141b0 	.word	0x080141b0
 8002924:	20000b2c 	.word	0x20000b2c
 8002928:	20000b1c 	.word	0x20000b1c
 800292c:	080141c0 	.word	0x080141c0
 8002930:	080141d4 	.word	0x080141d4
 8002934:	20000af0 	.word	0x20000af0
 8002938:	20000b1b 	.word	0x20000b1b
 800293c:	20000a24 	.word	0x20000a24
 8002940:	080141e8 	.word	0x080141e8
 8002944:	080141fc 	.word	0x080141fc
 8002948:	2000000c 	.word	0x2000000c
 800294c:	0801423c 	.word	0x0801423c
 8002950:	0801426c 	.word	0x0801426c
 8002954:	20000ae4 	.word	0x20000ae4
 8002958:	20000004 	.word	0x20000004
 800295c:	08014284 	.word	0x08014284
 8002960:	20000a38 	.word	0x20000a38
 8002964:	08014298 	.word	0x08014298
 8002968:	20000c26 	.word	0x20000c26
 800296c:	20000c28 	.word	0x20000c28
 8002970:	20000b1a 	.word	0x20000b1a
 8002974:	080142ac 	.word	0x080142ac

08002978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002978:	b590      	push	{r4, r7, lr}
 800297a:	b095      	sub	sp, #84	; 0x54
 800297c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800297e:	2414      	movs	r4, #20
 8002980:	193b      	adds	r3, r7, r4
 8002982:	0018      	movs	r0, r3
 8002984:	233c      	movs	r3, #60	; 0x3c
 8002986:	001a      	movs	r2, r3
 8002988:	2100      	movs	r1, #0
 800298a:	f00a fea9 	bl	800d6e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800298e:	1d3b      	adds	r3, r7, #4
 8002990:	0018      	movs	r0, r3
 8002992:	2310      	movs	r3, #16
 8002994:	001a      	movs	r2, r3
 8002996:	2100      	movs	r1, #0
 8002998:	f00a fea2 	bl	800d6e0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800299c:	2380      	movs	r3, #128	; 0x80
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	0018      	movs	r0, r3
 80029a2:	f002 fa61 	bl	8004e68 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80029a6:	f002 fa19 	bl	8004ddc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80029aa:	4b1d      	ldr	r3, [pc, #116]	; (8002a20 <SystemClock_Config+0xa8>)
 80029ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029ae:	4b1c      	ldr	r3, [pc, #112]	; (8002a20 <SystemClock_Config+0xa8>)
 80029b0:	2118      	movs	r1, #24
 80029b2:	438a      	bics	r2, r1
 80029b4:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80029b6:	193b      	adds	r3, r7, r4
 80029b8:	2206      	movs	r2, #6
 80029ba:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80029bc:	193b      	adds	r3, r7, r4
 80029be:	2201      	movs	r2, #1
 80029c0:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029c2:	193b      	adds	r3, r7, r4
 80029c4:	2280      	movs	r2, #128	; 0x80
 80029c6:	0052      	lsls	r2, r2, #1
 80029c8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80029ca:	193b      	adds	r3, r7, r4
 80029cc:	2200      	movs	r2, #0
 80029ce:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029d0:	193b      	adds	r3, r7, r4
 80029d2:	2240      	movs	r2, #64	; 0x40
 80029d4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80029d6:	193b      	adds	r3, r7, r4
 80029d8:	2200      	movs	r2, #0
 80029da:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029dc:	193b      	adds	r3, r7, r4
 80029de:	0018      	movs	r0, r3
 80029e0:	f002 fa8e 	bl	8004f00 <HAL_RCC_OscConfig>
 80029e4:	1e03      	subs	r3, r0, #0
 80029e6:	d001      	beq.n	80029ec <SystemClock_Config+0x74>
  {
    Error_Handler();
 80029e8:	f001 f9da 	bl	8003da0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029ec:	1d3b      	adds	r3, r7, #4
 80029ee:	2207      	movs	r2, #7
 80029f0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80029f2:	1d3b      	adds	r3, r7, #4
 80029f4:	2200      	movs	r2, #0
 80029f6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029f8:	1d3b      	adds	r3, r7, #4
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029fe:	1d3b      	adds	r3, r7, #4
 8002a00:	2200      	movs	r2, #0
 8002a02:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002a04:	1d3b      	adds	r3, r7, #4
 8002a06:	2100      	movs	r1, #0
 8002a08:	0018      	movs	r0, r3
 8002a0a:	f002 fdd9 	bl	80055c0 <HAL_RCC_ClockConfig>
 8002a0e:	1e03      	subs	r3, r0, #0
 8002a10:	d001      	beq.n	8002a16 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002a12:	f001 f9c5 	bl	8003da0 <Error_Handler>
  }
}
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	b015      	add	sp, #84	; 0x54
 8002a1c:	bd90      	pop	{r4, r7, pc}
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	40021000 	.word	0x40021000

08002a24 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b090      	sub	sp, #64	; 0x40
 8002a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002a2a:	232c      	movs	r3, #44	; 0x2c
 8002a2c:	18fb      	adds	r3, r7, r3
 8002a2e:	0018      	movs	r0, r3
 8002a30:	2314      	movs	r3, #20
 8002a32:	001a      	movs	r2, r3
 8002a34:	2100      	movs	r1, #0
 8002a36:	f00a fe53 	bl	800d6e0 <memset>
  RTC_DateTypeDef sDate = {0};
 8002a3a:	2328      	movs	r3, #40	; 0x28
 8002a3c:	18fb      	adds	r3, r7, r3
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002a42:	003b      	movs	r3, r7
 8002a44:	0018      	movs	r0, r3
 8002a46:	2328      	movs	r3, #40	; 0x28
 8002a48:	001a      	movs	r2, r3
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	f00a fe48 	bl	800d6e0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a50:	4b44      	ldr	r3, [pc, #272]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a52:	4a45      	ldr	r2, [pc, #276]	; (8002b68 <MX_RTC_Init+0x144>)
 8002a54:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a56:	4b43      	ldr	r3, [pc, #268]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002a5c:	4b41      	ldr	r3, [pc, #260]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a5e:	227f      	movs	r2, #127	; 0x7f
 8002a60:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002a62:	4b40      	ldr	r3, [pc, #256]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a64:	22ff      	movs	r2, #255	; 0xff
 8002a66:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a68:	4b3e      	ldr	r3, [pc, #248]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002a6e:	4b3d      	ldr	r3, [pc, #244]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a74:	4b3b      	ldr	r3, [pc, #236]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a7a:	4b3a      	ldr	r3, [pc, #232]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a7c:	2280      	movs	r2, #128	; 0x80
 8002a7e:	05d2      	lsls	r2, r2, #23
 8002a80:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002a82:	4b38      	ldr	r3, [pc, #224]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a88:	4b36      	ldr	r3, [pc, #216]	; (8002b64 <MX_RTC_Init+0x140>)
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f003 f97e 	bl	8005d8c <HAL_RTC_Init>
 8002a90:	1e03      	subs	r3, r0, #0
 8002a92:	d001      	beq.n	8002a98 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002a94:	f001 f984 	bl	8003da0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002a98:	212c      	movs	r1, #44	; 0x2c
 8002a9a:	187b      	adds	r3, r7, r1
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002aa0:	187b      	adds	r3, r7, r1
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002aa6:	187b      	adds	r3, r7, r1
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002aac:	187b      	adds	r3, r7, r1
 8002aae:	2200      	movs	r2, #0
 8002ab0:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002ab2:	187b      	adds	r3, r7, r1
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002ab8:	187b      	adds	r3, r7, r1
 8002aba:	2200      	movs	r2, #0
 8002abc:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002abe:	1879      	adds	r1, r7, r1
 8002ac0:	4b28      	ldr	r3, [pc, #160]	; (8002b64 <MX_RTC_Init+0x140>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f003 fa03 	bl	8005ed0 <HAL_RTC_SetTime>
 8002aca:	1e03      	subs	r3, r0, #0
 8002acc:	d001      	beq.n	8002ad2 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002ace:	f001 f967 	bl	8003da0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002ad2:	2128      	movs	r1, #40	; 0x28
 8002ad4:	187b      	adds	r3, r7, r1
 8002ad6:	2206      	movs	r2, #6
 8002ad8:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002ada:	187b      	adds	r3, r7, r1
 8002adc:	2201      	movs	r2, #1
 8002ade:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002ae0:	187b      	adds	r3, r7, r1
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002ae6:	187b      	adds	r3, r7, r1
 8002ae8:	2200      	movs	r2, #0
 8002aea:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002aec:	1879      	adds	r1, r7, r1
 8002aee:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <MX_RTC_Init+0x140>)
 8002af0:	2201      	movs	r2, #1
 8002af2:	0018      	movs	r0, r3
 8002af4:	f003 faf0 	bl	80060d8 <HAL_RTC_SetDate>
 8002af8:	1e03      	subs	r3, r0, #0
 8002afa:	d001      	beq.n	8002b00 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002afc:	f001 f950 	bl	8003da0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002b00:	003b      	movs	r3, r7
 8002b02:	2200      	movs	r2, #0
 8002b04:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002b06:	003b      	movs	r3, r7
 8002b08:	2200      	movs	r2, #0
 8002b0a:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002b0c:	003b      	movs	r3, r7
 8002b0e:	2200      	movs	r2, #0
 8002b10:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002b12:	003b      	movs	r3, r7
 8002b14:	2200      	movs	r2, #0
 8002b16:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b18:	003b      	movs	r3, r7
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b1e:	003b      	movs	r3, r7
 8002b20:	2200      	movs	r2, #0
 8002b22:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002b24:	003b      	movs	r3, r7
 8002b26:	2200      	movs	r2, #0
 8002b28:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002b2a:	003b      	movs	r3, r7
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002b30:	003b      	movs	r3, r7
 8002b32:	2200      	movs	r2, #0
 8002b34:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002b36:	003b      	movs	r3, r7
 8002b38:	2220      	movs	r2, #32
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002b3e:	003b      	movs	r3, r7
 8002b40:	2280      	movs	r2, #128	; 0x80
 8002b42:	0052      	lsls	r2, r2, #1
 8002b44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002b46:	0039      	movs	r1, r7
 8002b48:	4b06      	ldr	r3, [pc, #24]	; (8002b64 <MX_RTC_Init+0x140>)
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	f003 fba3 	bl	8006298 <HAL_RTC_SetAlarm_IT>
 8002b52:	1e03      	subs	r3, r0, #0
 8002b54:	d001      	beq.n	8002b5a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002b56:	f001 f923 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	b010      	add	sp, #64	; 0x40
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	200006f4 	.word	0x200006f4
 8002b68:	40002800 	.word	0x40002800

08002b6c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b70:	4b1b      	ldr	r3, [pc, #108]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002b72:	4a1c      	ldr	r2, [pc, #112]	; (8002be4 <MX_SPI1_Init+0x78>)
 8002b74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b76:	4b1a      	ldr	r3, [pc, #104]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002b78:	2282      	movs	r2, #130	; 0x82
 8002b7a:	0052      	lsls	r2, r2, #1
 8002b7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b7e:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b84:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002b86:	22e0      	movs	r2, #224	; 0xe0
 8002b88:	00d2      	lsls	r2, r2, #3
 8002b8a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b8c:	4b14      	ldr	r3, [pc, #80]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b92:	4b13      	ldr	r3, [pc, #76]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b98:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002b9a:	2280      	movs	r2, #128	; 0x80
 8002b9c:	0092      	lsls	r2, r2, #2
 8002b9e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ba0:	4b0f      	ldr	r3, [pc, #60]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ba6:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bac:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bb2:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002bb8:	4b09      	ldr	r3, [pc, #36]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002bba:	2207      	movs	r2, #7
 8002bbc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002bbe:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002bc4:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002bc6:	2208      	movs	r2, #8
 8002bc8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002bca:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <MX_SPI1_Init+0x74>)
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f003 fe43 	bl	8006858 <HAL_SPI_Init>
 8002bd2:	1e03      	subs	r3, r0, #0
 8002bd4:	d001      	beq.n	8002bda <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002bd6:	f001 f8e3 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	20000720 	.word	0x20000720
 8002be4:	40013000 	.word	0x40013000

08002be8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bee:	1d3b      	adds	r3, r7, #4
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	230c      	movs	r3, #12
 8002bf4:	001a      	movs	r2, r3
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	f00a fd72 	bl	800d6e0 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002bfc:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <MX_TIM6_Init+0x6c>)
 8002bfe:	4a16      	ldr	r2, [pc, #88]	; (8002c58 <MX_TIM6_Init+0x70>)
 8002c00:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002c02:	4b14      	ldr	r3, [pc, #80]	; (8002c54 <MX_TIM6_Init+0x6c>)
 8002c04:	4a15      	ldr	r2, [pc, #84]	; (8002c5c <MX_TIM6_Init+0x74>)
 8002c06:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c08:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <MX_TIM6_Init+0x6c>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002c0e:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <MX_TIM6_Init+0x6c>)
 8002c10:	4a13      	ldr	r2, [pc, #76]	; (8002c60 <MX_TIM6_Init+0x78>)
 8002c12:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c14:	4b0f      	ldr	r3, [pc, #60]	; (8002c54 <MX_TIM6_Init+0x6c>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002c1a:	4b0e      	ldr	r3, [pc, #56]	; (8002c54 <MX_TIM6_Init+0x6c>)
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	f004 fd3b 	bl	8007698 <HAL_TIM_Base_Init>
 8002c22:	1e03      	subs	r3, r0, #0
 8002c24:	d001      	beq.n	8002c2a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002c26:	f001 f8bb 	bl	8003da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c2a:	1d3b      	adds	r3, r7, #4
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c30:	1d3b      	adds	r3, r7, #4
 8002c32:	2200      	movs	r2, #0
 8002c34:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c36:	1d3a      	adds	r2, r7, #4
 8002c38:	4b06      	ldr	r3, [pc, #24]	; (8002c54 <MX_TIM6_Init+0x6c>)
 8002c3a:	0011      	movs	r1, r2
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f004 ffd3 	bl	8007be8 <HAL_TIMEx_MasterConfigSynchronization>
 8002c42:	1e03      	subs	r3, r0, #0
 8002c44:	d001      	beq.n	8002c4a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002c46:	f001 f8ab 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	b004      	add	sp, #16
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	20000784 	.word	0x20000784
 8002c58:	40001000 	.word	0x40001000
 8002c5c:	00003e7f 	.word	0x00003e7f
 8002c60:	000003e7 	.word	0x000003e7

08002c64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c68:	4b23      	ldr	r3, [pc, #140]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c6a:	4a24      	ldr	r2, [pc, #144]	; (8002cfc <MX_USART1_UART_Init+0x98>)
 8002c6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c6e:	4b22      	ldr	r3, [pc, #136]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c70:	22e1      	movs	r2, #225	; 0xe1
 8002c72:	0252      	lsls	r2, r2, #9
 8002c74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c76:	4b20      	ldr	r3, [pc, #128]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c7c:	4b1e      	ldr	r3, [pc, #120]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c82:	4b1d      	ldr	r3, [pc, #116]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c88:	4b1b      	ldr	r3, [pc, #108]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c8a:	220c      	movs	r2, #12
 8002c8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c8e:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c94:	4b18      	ldr	r3, [pc, #96]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c9a:	4b17      	ldr	r3, [pc, #92]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ca0:	4b15      	ldr	r3, [pc, #84]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ca6:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002cac:	4b12      	ldr	r3, [pc, #72]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002cae:	0018      	movs	r0, r3
 8002cb0:	f005 f828 	bl	8007d04 <HAL_UART_Init>
 8002cb4:	1e03      	subs	r3, r0, #0
 8002cb6:	d001      	beq.n	8002cbc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002cb8:	f001 f872 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cbc:	4b0e      	ldr	r3, [pc, #56]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	f006 f803 	bl	8008ccc <HAL_UARTEx_SetTxFifoThreshold>
 8002cc6:	1e03      	subs	r3, r0, #0
 8002cc8:	d001      	beq.n	8002cce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002cca:	f001 f869 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cce:	4b0a      	ldr	r3, [pc, #40]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f006 f83a 	bl	8008d4c <HAL_UARTEx_SetRxFifoThreshold>
 8002cd8:	1e03      	subs	r3, r0, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002cdc:	f001 f860 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002ce0:	4b05      	ldr	r3, [pc, #20]	; (8002cf8 <MX_USART1_UART_Init+0x94>)
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	f005 ffb8 	bl	8008c58 <HAL_UARTEx_DisableFifoMode>
 8002ce8:	1e03      	subs	r3, r0, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002cec:	f001 f858 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cf0:	46c0      	nop			; (mov r8, r8)
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	46c0      	nop			; (mov r8, r8)
 8002cf8:	200007d0 	.word	0x200007d0
 8002cfc:	40013800 	.word	0x40013800

08002d00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d04:	4b23      	ldr	r3, [pc, #140]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d06:	4a24      	ldr	r2, [pc, #144]	; (8002d98 <MX_USART2_UART_Init+0x98>)
 8002d08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d0a:	4b22      	ldr	r3, [pc, #136]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d0c:	22e1      	movs	r2, #225	; 0xe1
 8002d0e:	0252      	lsls	r2, r2, #9
 8002d10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d12:	4b20      	ldr	r3, [pc, #128]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d18:	4b1e      	ldr	r3, [pc, #120]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d1e:	4b1d      	ldr	r3, [pc, #116]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d24:	4b1b      	ldr	r3, [pc, #108]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d26:	220c      	movs	r2, #12
 8002d28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d30:	4b18      	ldr	r3, [pc, #96]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d36:	4b17      	ldr	r3, [pc, #92]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d3c:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d42:	4b14      	ldr	r3, [pc, #80]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d48:	4b12      	ldr	r3, [pc, #72]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d4a:	0018      	movs	r0, r3
 8002d4c:	f004 ffda 	bl	8007d04 <HAL_UART_Init>
 8002d50:	1e03      	subs	r3, r0, #0
 8002d52:	d001      	beq.n	8002d58 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002d54:	f001 f824 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d58:	4b0e      	ldr	r3, [pc, #56]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	f005 ffb5 	bl	8008ccc <HAL_UARTEx_SetTxFifoThreshold>
 8002d62:	1e03      	subs	r3, r0, #0
 8002d64:	d001      	beq.n	8002d6a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d66:	f001 f81b 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f005 ffec 	bl	8008d4c <HAL_UARTEx_SetRxFifoThreshold>
 8002d74:	1e03      	subs	r3, r0, #0
 8002d76:	d001      	beq.n	8002d7c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002d78:	f001 f812 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002d7c:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <MX_USART2_UART_Init+0x94>)
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f005 ff6a 	bl	8008c58 <HAL_UARTEx_DisableFifoMode>
 8002d84:	1e03      	subs	r3, r0, #0
 8002d86:	d001      	beq.n	8002d8c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002d88:	f001 f80a 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d8c:	46c0      	nop			; (mov r8, r8)
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	46c0      	nop			; (mov r8, r8)
 8002d94:	20000864 	.word	0x20000864
 8002d98:	40004400 	.word	0x40004400

08002d9c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002da0:	4b23      	ldr	r3, [pc, #140]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002da2:	4a24      	ldr	r2, [pc, #144]	; (8002e34 <MX_USART3_UART_Init+0x98>)
 8002da4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002da6:	4b22      	ldr	r3, [pc, #136]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002da8:	2296      	movs	r2, #150	; 0x96
 8002daa:	0192      	lsls	r2, r2, #6
 8002dac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dae:	4b20      	ldr	r3, [pc, #128]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002db4:	4b1e      	ldr	r3, [pc, #120]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002dba:	4b1d      	ldr	r3, [pc, #116]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002dc0:	4b1b      	ldr	r3, [pc, #108]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002dc2:	220c      	movs	r2, #12
 8002dc4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dc6:	4b1a      	ldr	r3, [pc, #104]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dcc:	4b18      	ldr	r3, [pc, #96]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dd2:	4b17      	ldr	r3, [pc, #92]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dd8:	4b15      	ldr	r3, [pc, #84]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dde:	4b14      	ldr	r3, [pc, #80]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002de4:	4b12      	ldr	r3, [pc, #72]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002de6:	0018      	movs	r0, r3
 8002de8:	f004 ff8c 	bl	8007d04 <HAL_UART_Init>
 8002dec:	1e03      	subs	r3, r0, #0
 8002dee:	d001      	beq.n	8002df4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002df0:	f000 ffd6 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002df4:	4b0e      	ldr	r3, [pc, #56]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002df6:	2100      	movs	r1, #0
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f005 ff67 	bl	8008ccc <HAL_UARTEx_SetTxFifoThreshold>
 8002dfe:	1e03      	subs	r3, r0, #0
 8002e00:	d001      	beq.n	8002e06 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002e02:	f000 ffcd 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e06:	4b0a      	ldr	r3, [pc, #40]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002e08:	2100      	movs	r1, #0
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f005 ff9e 	bl	8008d4c <HAL_UARTEx_SetRxFifoThreshold>
 8002e10:	1e03      	subs	r3, r0, #0
 8002e12:	d001      	beq.n	8002e18 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002e14:	f000 ffc4 	bl	8003da0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002e18:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <MX_USART3_UART_Init+0x94>)
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	f005 ff1c 	bl	8008c58 <HAL_UARTEx_DisableFifoMode>
 8002e20:	1e03      	subs	r3, r0, #0
 8002e22:	d001      	beq.n	8002e28 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002e24:	f000 ffbc 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e28:	46c0      	nop			; (mov r8, r8)
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	46c0      	nop			; (mov r8, r8)
 8002e30:	200008f8 	.word	0x200008f8
 8002e34:	40004800 	.word	0x40004800

08002e38 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002e3c:	4b16      	ldr	r3, [pc, #88]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e3e:	4a17      	ldr	r2, [pc, #92]	; (8002e9c <MX_USART5_UART_Init+0x64>)
 8002e40:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8002e42:	4b15      	ldr	r3, [pc, #84]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e44:	2296      	movs	r2, #150	; 0x96
 8002e46:	0192      	lsls	r2, r2, #6
 8002e48:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002e4a:	4b13      	ldr	r3, [pc, #76]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002e50:	4b11      	ldr	r3, [pc, #68]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002e56:	4b10      	ldr	r3, [pc, #64]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002e5c:	4b0e      	ldr	r3, [pc, #56]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e5e:	220c      	movs	r2, #12
 8002e60:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e62:	4b0d      	ldr	r3, [pc, #52]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e68:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e6e:	4b0a      	ldr	r3, [pc, #40]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e74:	4b08      	ldr	r3, [pc, #32]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e7a:	4b07      	ldr	r3, [pc, #28]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002e80:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <MX_USART5_UART_Init+0x60>)
 8002e82:	0018      	movs	r0, r3
 8002e84:	f004 ff3e 	bl	8007d04 <HAL_UART_Init>
 8002e88:	1e03      	subs	r3, r0, #0
 8002e8a:	d001      	beq.n	8002e90 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8002e8c:	f000 ff88 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8002e90:	46c0      	nop			; (mov r8, r8)
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	46c0      	nop			; (mov r8, r8)
 8002e98:	2000098c 	.word	0x2000098c
 8002e9c:	40005000 	.word	0x40005000

08002ea0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ea0:	b590      	push	{r4, r7, lr}
 8002ea2:	b08b      	sub	sp, #44	; 0x2c
 8002ea4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea6:	2414      	movs	r4, #20
 8002ea8:	193b      	adds	r3, r7, r4
 8002eaa:	0018      	movs	r0, r3
 8002eac:	2314      	movs	r3, #20
 8002eae:	001a      	movs	r2, r3
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	f00a fc15 	bl	800d6e0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eb6:	4b7a      	ldr	r3, [pc, #488]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002eb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002eba:	4b79      	ldr	r3, [pc, #484]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002ebc:	2104      	movs	r1, #4
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	635a      	str	r2, [r3, #52]	; 0x34
 8002ec2:	4b77      	ldr	r3, [pc, #476]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec6:	2204      	movs	r2, #4
 8002ec8:	4013      	ands	r3, r2
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ece:	4b74      	ldr	r3, [pc, #464]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002ed0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ed2:	4b73      	ldr	r3, [pc, #460]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	635a      	str	r2, [r3, #52]	; 0x34
 8002eda:	4b71      	ldr	r3, [pc, #452]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ede:	2201      	movs	r2, #1
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee6:	4b6e      	ldr	r3, [pc, #440]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002ee8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002eea:	4b6d      	ldr	r3, [pc, #436]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002eec:	2102      	movs	r1, #2
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	635a      	str	r2, [r3, #52]	; 0x34
 8002ef2:	4b6b      	ldr	r3, [pc, #428]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	4013      	ands	r3, r2
 8002efa:	60bb      	str	r3, [r7, #8]
 8002efc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002efe:	4b68      	ldr	r3, [pc, #416]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002f00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f02:	4b67      	ldr	r3, [pc, #412]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002f04:	2108      	movs	r1, #8
 8002f06:	430a      	orrs	r2, r1
 8002f08:	635a      	str	r2, [r3, #52]	; 0x34
 8002f0a:	4b65      	ldr	r3, [pc, #404]	; (80030a0 <MX_GPIO_Init+0x200>)
 8002f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f0e:	2208      	movs	r2, #8
 8002f10:	4013      	ands	r3, r2
 8002f12:	607b      	str	r3, [r7, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 8002f16:	23a0      	movs	r3, #160	; 0xa0
 8002f18:	05db      	lsls	r3, r3, #23
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2110      	movs	r1, #16
 8002f1e:	0018      	movs	r0, r3
 8002f20:	f001 ff0b 	bl	8004d3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8002f24:	495f      	ldr	r1, [pc, #380]	; (80030a4 <MX_GPIO_Init+0x204>)
 8002f26:	4b60      	ldr	r3, [pc, #384]	; (80030a8 <MX_GPIO_Init+0x208>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f001 ff05 	bl	8004d3a <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 8002f30:	2380      	movs	r3, #128	; 0x80
 8002f32:	011b      	lsls	r3, r3, #4
 8002f34:	485c      	ldr	r0, [pc, #368]	; (80030a8 <MX_GPIO_Init+0x208>)
 8002f36:	2201      	movs	r2, #1
 8002f38:	0019      	movs	r1, r3
 8002f3a:	f001 fefe 	bl	8004d3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 8002f3e:	4b5b      	ldr	r3, [pc, #364]	; (80030ac <MX_GPIO_Init+0x20c>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	2103      	movs	r1, #3
 8002f44:	0018      	movs	r0, r3
 8002f46:	f001 fef8 	bl	8004d3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 8002f4a:	193b      	adds	r3, r7, r4
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f50:	193b      	adds	r3, r7, r4
 8002f52:	2288      	movs	r2, #136	; 0x88
 8002f54:	0352      	lsls	r2, r2, #13
 8002f56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f58:	193b      	adds	r3, r7, r4
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 8002f5e:	193a      	adds	r2, r7, r4
 8002f60:	23a0      	movs	r3, #160	; 0xa0
 8002f62:	05db      	lsls	r3, r3, #23
 8002f64:	0011      	movs	r1, r2
 8002f66:	0018      	movs	r0, r3
 8002f68:	f001 fc86 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 8002f6c:	193b      	adds	r3, r7, r4
 8002f6e:	2202      	movs	r2, #2
 8002f70:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f72:	193b      	adds	r3, r7, r4
 8002f74:	2200      	movs	r2, #0
 8002f76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f78:	193b      	adds	r3, r7, r4
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 8002f7e:	193a      	adds	r2, r7, r4
 8002f80:	23a0      	movs	r3, #160	; 0xa0
 8002f82:	05db      	lsls	r3, r3, #23
 8002f84:	0011      	movs	r1, r2
 8002f86:	0018      	movs	r0, r3
 8002f88:	f001 fc76 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 8002f8c:	193b      	adds	r3, r7, r4
 8002f8e:	2210      	movs	r2, #16
 8002f90:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f92:	193b      	adds	r3, r7, r4
 8002f94:	2201      	movs	r2, #1
 8002f96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f98:	193b      	adds	r3, r7, r4
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f9e:	193b      	adds	r3, r7, r4
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8002fa4:	193a      	adds	r2, r7, r4
 8002fa6:	23a0      	movs	r3, #160	; 0xa0
 8002fa8:	05db      	lsls	r3, r3, #23
 8002faa:	0011      	movs	r1, r2
 8002fac:	0018      	movs	r0, r3
 8002fae:	f001 fc63 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 8002fb2:	193b      	adds	r3, r7, r4
 8002fb4:	4a3e      	ldr	r2, [pc, #248]	; (80030b0 <MX_GPIO_Init+0x210>)
 8002fb6:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fb8:	193b      	adds	r3, r7, r4
 8002fba:	2201      	movs	r2, #1
 8002fbc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	193b      	adds	r3, r7, r4
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fc4:	193b      	adds	r3, r7, r4
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fca:	193b      	adds	r3, r7, r4
 8002fcc:	4a36      	ldr	r2, [pc, #216]	; (80030a8 <MX_GPIO_Init+0x208>)
 8002fce:	0019      	movs	r1, r3
 8002fd0:	0010      	movs	r0, r2
 8002fd2:	f001 fc51 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 8002fd6:	0021      	movs	r1, r4
 8002fd8:	187b      	adds	r3, r7, r1
 8002fda:	2224      	movs	r2, #36	; 0x24
 8002fdc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002fde:	187b      	adds	r3, r7, r1
 8002fe0:	2288      	movs	r2, #136	; 0x88
 8002fe2:	0352      	lsls	r2, r2, #13
 8002fe4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	187b      	adds	r3, r7, r1
 8002fe8:	2200      	movs	r2, #0
 8002fea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fec:	000c      	movs	r4, r1
 8002fee:	187b      	adds	r3, r7, r1
 8002ff0:	4a2d      	ldr	r2, [pc, #180]	; (80030a8 <MX_GPIO_Init+0x208>)
 8002ff2:	0019      	movs	r1, r3
 8002ff4:	0010      	movs	r0, r2
 8002ff6:	f001 fc3f 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 8002ffa:	0021      	movs	r1, r4
 8002ffc:	187b      	adds	r3, r7, r1
 8002ffe:	2280      	movs	r2, #128	; 0x80
 8003000:	0192      	lsls	r2, r2, #6
 8003002:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003004:	000c      	movs	r4, r1
 8003006:	193b      	adds	r3, r7, r4
 8003008:	2211      	movs	r2, #17
 800300a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300c:	193b      	adds	r3, r7, r4
 800300e:	2200      	movs	r2, #0
 8003010:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003012:	193b      	adds	r3, r7, r4
 8003014:	2200      	movs	r2, #0
 8003016:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 8003018:	193b      	adds	r3, r7, r4
 800301a:	4a23      	ldr	r2, [pc, #140]	; (80030a8 <MX_GPIO_Init+0x208>)
 800301c:	0019      	movs	r1, r3
 800301e:	0010      	movs	r0, r2
 8003020:	f001 fc2a 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 8003024:	193b      	adds	r3, r7, r4
 8003026:	4a23      	ldr	r2, [pc, #140]	; (80030b4 <MX_GPIO_Init+0x214>)
 8003028:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800302a:	193b      	adds	r3, r7, r4
 800302c:	2200      	movs	r2, #0
 800302e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	193b      	adds	r3, r7, r4
 8003032:	2200      	movs	r2, #0
 8003034:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003036:	193b      	adds	r3, r7, r4
 8003038:	4a1b      	ldr	r2, [pc, #108]	; (80030a8 <MX_GPIO_Init+0x208>)
 800303a:	0019      	movs	r1, r3
 800303c:	0010      	movs	r0, r2
 800303e:	f001 fc1b 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 8003042:	193b      	adds	r3, r7, r4
 8003044:	2203      	movs	r2, #3
 8003046:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003048:	193b      	adds	r3, r7, r4
 800304a:	2201      	movs	r2, #1
 800304c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	193b      	adds	r3, r7, r4
 8003050:	2200      	movs	r2, #0
 8003052:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003054:	193b      	adds	r3, r7, r4
 8003056:	2200      	movs	r2, #0
 8003058:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800305a:	193b      	adds	r3, r7, r4
 800305c:	4a13      	ldr	r2, [pc, #76]	; (80030ac <MX_GPIO_Init+0x20c>)
 800305e:	0019      	movs	r1, r3
 8003060:	0010      	movs	r0, r2
 8003062:	f001 fc09 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003066:	0021      	movs	r1, r4
 8003068:	187b      	adds	r3, r7, r1
 800306a:	220c      	movs	r2, #12
 800306c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800306e:	187b      	adds	r3, r7, r1
 8003070:	2200      	movs	r2, #0
 8003072:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003074:	187b      	adds	r3, r7, r1
 8003076:	2201      	movs	r2, #1
 8003078:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800307a:	187b      	adds	r3, r7, r1
 800307c:	4a0b      	ldr	r2, [pc, #44]	; (80030ac <MX_GPIO_Init+0x20c>)
 800307e:	0019      	movs	r1, r3
 8003080:	0010      	movs	r0, r2
 8003082:	f001 fbf9 	bl	8004878 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8003086:	2200      	movs	r2, #0
 8003088:	2100      	movs	r1, #0
 800308a:	2006      	movs	r0, #6
 800308c:	f001 fbbe 	bl	800480c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003090:	2006      	movs	r0, #6
 8003092:	f001 fbd0 	bl	8004836 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003096:	46c0      	nop			; (mov r8, r8)
 8003098:	46bd      	mov	sp, r7
 800309a:	b00b      	add	sp, #44	; 0x2c
 800309c:	bd90      	pop	{r4, r7, pc}
 800309e:	46c0      	nop			; (mov r8, r8)
 80030a0:	40021000 	.word	0x40021000
 80030a4:	0000a403 	.word	0x0000a403
 80030a8:	50000400 	.word	0x50000400
 80030ac:	50000c00 	.word	0x50000c00
 80030b0:	00008c03 	.word	0x00008c03
 80030b4:	00004040 	.word	0x00004040

080030b8 <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( const char* p_tx_buffer )
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	0018      	movs	r0, r3
 80030c4:	f7fd f81e 	bl	8000104 <strlen>
 80030c8:	0003      	movs	r3, r0
 80030ca:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2bfa      	cmp	r3, #250	; 0xfa
 80030d0:	d908      	bls.n	80030e4 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 80030d2:	23fa      	movs	r3, #250	; 0xfa
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	490d      	ldr	r1, [pc, #52]	; (800310c <send_debug_logs+0x54>)
 80030d8:	480d      	ldr	r0, [pc, #52]	; (8003110 <send_debug_logs+0x58>)
 80030da:	222a      	movs	r2, #42	; 0x2a
 80030dc:	f004 fea8 	bl	8007e30 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 80030e0:	23fa      	movs	r3, #250	; 0xfa
 80030e2:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	23fa      	movs	r3, #250	; 0xfa
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4808      	ldr	r0, [pc, #32]	; (8003110 <send_debug_logs+0x58>)
 80030f0:	f004 fe9e 	bl	8007e30 <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 80030f4:	23fa      	movs	r3, #250	; 0xfa
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4906      	ldr	r1, [pc, #24]	; (8003114 <send_debug_logs+0x5c>)
 80030fa:	4805      	ldr	r0, [pc, #20]	; (8003110 <send_debug_logs+0x58>)
 80030fc:	2201      	movs	r2, #1
 80030fe:	f004 fe97 	bl	8007e30 <HAL_UART_Transmit>
}
 8003102:	46c0      	nop			; (mov r8, r8)
 8003104:	46bd      	mov	sp, r7
 8003106:	b004      	add	sp, #16
 8003108:	bd80      	pop	{r7, pc}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	080142c4 	.word	0x080142c4
 8003110:	20000864 	.word	0x20000864
 8003114:	080142f0 	.word	0x080142f0

08003118 <my_sys_init>:
// SYS functions
void my_sys_init ( void )
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
	fix3d.acq_time = 0 ;
 800311c:	4b43      	ldr	r3, [pc, #268]	; (800322c <my_sys_init+0x114>)
 800311e:	2200      	movs	r2, #0
 8003120:	825a      	strh	r2, [r3, #18]
	fix3d.acq_total_time = 0 ;
 8003122:	4b42      	ldr	r3, [pc, #264]	; (800322c <my_sys_init+0x114>)
 8003124:	2200      	movs	r2, #0
 8003126:	615a      	str	r2, [r3, #20]
	sw1 = HAL_GPIO_ReadPin ( SW1_GPIO_Port , SW1_Pin ) ;
 8003128:	4b41      	ldr	r3, [pc, #260]	; (8003230 <my_sys_init+0x118>)
 800312a:	2104      	movs	r1, #4
 800312c:	0018      	movs	r0, r3
 800312e:	f001 fde7 	bl	8004d00 <HAL_GPIO_ReadPin>
 8003132:	0003      	movs	r3, r0
 8003134:	1e5a      	subs	r2, r3, #1
 8003136:	4193      	sbcs	r3, r2
 8003138:	b2da      	uxtb	r2, r3
 800313a:	4b3e      	ldr	r3, [pc, #248]	; (8003234 <my_sys_init+0x11c>)
 800313c:	701a      	strb	r2, [r3, #0]
	sw2 = HAL_GPIO_ReadPin ( SW2_GPIO_Port , SW2_Pin ) ;
 800313e:	4b3c      	ldr	r3, [pc, #240]	; (8003230 <my_sys_init+0x118>)
 8003140:	2108      	movs	r1, #8
 8003142:	0018      	movs	r0, r3
 8003144:	f001 fddc 	bl	8004d00 <HAL_GPIO_ReadPin>
 8003148:	0003      	movs	r3, r0
 800314a:	1e5a      	subs	r2, r3, #1
 800314c:	4193      	sbcs	r3, r2
 800314e:	b2da      	uxtb	r2, r3
 8003150:	4b39      	ldr	r3, [pc, #228]	; (8003238 <my_sys_init+0x120>)
 8003152:	701a      	strb	r2, [r3, #0]
	if ( !sw1 && !sw2 )
 8003154:	4b37      	ldr	r3, [pc, #220]	; (8003234 <my_sys_init+0x11c>)
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	2201      	movs	r2, #1
 800315a:	4053      	eors	r3, r2
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d019      	beq.n	8003196 <my_sys_init+0x7e>
 8003162:	4b35      	ldr	r3, [pc, #212]	; (8003238 <my_sys_init+0x120>)
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2201      	movs	r2, #1
 8003168:	4053      	eors	r3, r2
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b00      	cmp	r3, #0
 800316e:	d012      	beq.n	8003196 <my_sys_init+0x7e>
	{
		sys_mode = 0 ;
 8003170:	4b32      	ldr	r3, [pc, #200]	; (800323c <my_sys_init+0x124>)
 8003172:	2200      	movs	r2, #0
 8003174:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 8003176:	4b32      	ldr	r3, [pc, #200]	; (8003240 <my_sys_init+0x128>)
 8003178:	22e1      	movs	r2, #225	; 0xe1
 800317a:	0112      	lsls	r2, r2, #4
 800317c:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 800317e:	4b31      	ldr	r3, [pc, #196]	; (8003244 <my_sys_init+0x12c>)
 8003180:	2278      	movs	r2, #120	; 0x78
 8003182:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 8003184:	4b30      	ldr	r3, [pc, #192]	; (8003248 <my_sys_init+0x130>)
 8003186:	221e      	movs	r2, #30
 8003188:	801a      	strh	r2, [r3, #0]
		pdop_ths = PDOP_THS ;
 800318a:	4930      	ldr	r1, [pc, #192]	; (800324c <my_sys_init+0x134>)
 800318c:	2200      	movs	r2, #0
 800318e:	2380      	movs	r3, #128	; 0x80
 8003190:	05db      	lsls	r3, r3, #23
 8003192:	600a      	str	r2, [r1, #0]
 8003194:	604b      	str	r3, [r1, #4]
	}
	if ( sw1 && !sw2 )
 8003196:	4b27      	ldr	r3, [pc, #156]	; (8003234 <my_sys_init+0x11c>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d019      	beq.n	80031d2 <my_sys_init+0xba>
 800319e:	4b26      	ldr	r3, [pc, #152]	; (8003238 <my_sys_init+0x120>)
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2201      	movs	r2, #1
 80031a4:	4053      	eors	r3, r2
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d012      	beq.n	80031d2 <my_sys_init+0xba>
	{
		sys_mode = 1 ;
 80031ac:	4b23      	ldr	r3, [pc, #140]	; (800323c <my_sys_init+0x124>)
 80031ae:	2201      	movs	r2, #1
 80031b0:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 80031b2:	4b23      	ldr	r3, [pc, #140]	; (8003240 <my_sys_init+0x128>)
 80031b4:	22e1      	movs	r2, #225	; 0xe1
 80031b6:	0112      	lsls	r2, r2, #4
 80031b8:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 80031ba:	4b22      	ldr	r3, [pc, #136]	; (8003244 <my_sys_init+0x12c>)
 80031bc:	2278      	movs	r2, #120	; 0x78
 80031be:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 80031c0:	4b21      	ldr	r3, [pc, #132]	; (8003248 <my_sys_init+0x130>)
 80031c2:	221e      	movs	r2, #30
 80031c4:	801a      	strh	r2, [r3, #0]
		pdop_ths = PDOP_THS ;
 80031c6:	4921      	ldr	r1, [pc, #132]	; (800324c <my_sys_init+0x134>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	2380      	movs	r3, #128	; 0x80
 80031cc:	05db      	lsls	r3, r3, #23
 80031ce:	600a      	str	r2, [r1, #0]
 80031d0:	604b      	str	r3, [r1, #4]
	}
	if ( !sw1 && sw2 )
 80031d2:	4b18      	ldr	r3, [pc, #96]	; (8003234 <my_sys_init+0x11c>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	2201      	movs	r2, #1
 80031d8:	4053      	eors	r3, r2
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d016      	beq.n	800320e <my_sys_init+0xf6>
 80031e0:	4b15      	ldr	r3, [pc, #84]	; (8003238 <my_sys_init+0x120>)
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d012      	beq.n	800320e <my_sys_init+0xf6>
	{
		sys_mode = 2 ;
 80031e8:	4b14      	ldr	r3, [pc, #80]	; (800323c <my_sys_init+0x124>)
 80031ea:	2202      	movs	r2, #2
 80031ec:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_5_MIN ;
 80031ee:	4b14      	ldr	r3, [pc, #80]	; (8003240 <my_sys_init+0x128>)
 80031f0:	2296      	movs	r2, #150	; 0x96
 80031f2:	0052      	lsls	r2, r2, #1
 80031f4:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_10_MIN ;
 80031f6:	4b13      	ldr	r3, [pc, #76]	; (8003244 <my_sys_init+0x12c>)
 80031f8:	2296      	movs	r2, #150	; 0x96
 80031fa:	0092      	lsls	r2, r2, #2
 80031fc:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_1_MIN ;
 80031fe:	4b12      	ldr	r3, [pc, #72]	; (8003248 <my_sys_init+0x130>)
 8003200:	223c      	movs	r2, #60	; 0x3c
 8003202:	801a      	strh	r2, [r3, #0]
		pdop_ths = 10 ;
 8003204:	4911      	ldr	r1, [pc, #68]	; (800324c <my_sys_init+0x134>)
 8003206:	2200      	movs	r2, #0
 8003208:	4b11      	ldr	r3, [pc, #68]	; (8003250 <my_sys_init+0x138>)
 800320a:	600a      	str	r2, [r1, #0]
 800320c:	604b      	str	r3, [r1, #4]
	}
	if ( sw1 && sw2 )
 800320e:	4b09      	ldr	r3, [pc, #36]	; (8003234 <my_sys_init+0x11c>)
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d006      	beq.n	8003224 <my_sys_init+0x10c>
 8003216:	4b08      	ldr	r3, [pc, #32]	; (8003238 <my_sys_init+0x120>)
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d002      	beq.n	8003224 <my_sys_init+0x10c>
	{
		sys_mode = 3 ;
 800321e:	4b07      	ldr	r3, [pc, #28]	; (800323c <my_sys_init+0x124>)
 8003220:	2203      	movs	r2, #3
 8003222:	701a      	strb	r2, [r3, #0]
	}
}
 8003224:	46c0      	nop			; (mov r8, r8)
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	46c0      	nop			; (mov r8, r8)
 800322c:	20000af0 	.word	0x20000af0
 8003230:	50000c00 	.word	0x50000c00
 8003234:	20000a20 	.word	0x20000a20
 8003238:	20000a21 	.word	0x20000a21
 800323c:	20000a22 	.word	0x20000a22
 8003240:	2000000c 	.word	0x2000000c
 8003244:	2000001a 	.word	0x2000001a
 8003248:	2000001c 	.word	0x2000001c
 800324c:	20000020 	.word	0x20000020
 8003250:	40240000 	.word	0x40240000

08003254 <my_sys_restart>:
	send_debug_logs ( rtc_dt_s ) ;
	return ( yyyy >= FIRMWARE_RELEASE_YEAR ) ? true : false ;
}

void my_sys_restart ( void )
{
 8003254:	b590      	push	{r4, r7, lr}
 8003256:	b083      	sub	sp, #12
 8003258:	af02      	add	r7, sp, #8
	my_rtc_get_dt_s ( rtc_dt_s ) ;
 800325a:	4b0b      	ldr	r3, [pc, #44]	; (8003288 <my_sys_restart+0x34>)
 800325c:	0018      	movs	r0, r3
 800325e:	f007 ff45 	bl	800b0ec <my_rtc_get_dt_s>
	sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8003262:	4c0a      	ldr	r4, [pc, #40]	; (800328c <my_sys_restart+0x38>)
 8003264:	4a0a      	ldr	r2, [pc, #40]	; (8003290 <my_sys_restart+0x3c>)
 8003266:	490b      	ldr	r1, [pc, #44]	; (8003294 <my_sys_restart+0x40>)
 8003268:	480b      	ldr	r0, [pc, #44]	; (8003298 <my_sys_restart+0x44>)
 800326a:	4b07      	ldr	r3, [pc, #28]	; (8003288 <my_sys_restart+0x34>)
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	0023      	movs	r3, r4
 8003270:	f00a f9a0 	bl	800d5b4 <sprintf>
	send_debug_logs ( dbg_payload ) ;
 8003274:	4b08      	ldr	r3, [pc, #32]	; (8003298 <my_sys_restart+0x44>)
 8003276:	0018      	movs	r0, r3
 8003278:	f7ff ff1e 	bl	80030b8 <send_debug_logs>
	HAL_NVIC_SystemReset () ;
 800327c:	f001 faeb 	bl	8004856 <HAL_NVIC_SystemReset>
}
 8003280:	46c0      	nop			; (mov r8, r8)
 8003282:	46bd      	mov	sp, r7
 8003284:	b001      	add	sp, #4
 8003286:	bd90      	pop	{r4, r7, pc}
 8003288:	20000a24 	.word	0x20000a24
 800328c:	0000034f 	.word	0x0000034f
 8003290:	080141e8 	.word	0x080141e8
 8003294:	080142f4 	.word	0x080142f4
 8003298:	20000b2c 	.word	0x20000b2c

0800329c <my_sys_sleep>:
	sprintf ( dbg_payload , "%s,%d,%s, Wake-up after Standby" , __FILE__ , __LINE__ , rtc_dt_s ) ;
	send_debug_logs ( dbg_payload ) ;
}

void my_sys_sleep ( char* m )
{
 800329c:	b590      	push	{r4, r7, lr}
 800329e:	b085      	sub	sp, #20
 80032a0:	af02      	add	r7, sp, #8
 80032a2:	6078      	str	r0, [r7, #4]
	send_debug_logs ( m ) ;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	0018      	movs	r0, r3
 80032a8:	f7ff ff06 	bl	80030b8 <send_debug_logs>
	my_tim_stop () ;
 80032ac:	f000 fd32 	bl	8003d14 <my_tim_stop>
	HAL_SuspendTick () ;
 80032b0:	f001 f9bc 	bl	800462c <HAL_SuspendTick>
	my_rtc_alarm_flag = false ;
 80032b4:	4b0f      	ldr	r3, [pc, #60]	; (80032f4 <my_sys_sleep+0x58>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	701a      	strb	r2, [r3, #0]
	HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 80032ba:	2380      	movs	r3, #128	; 0x80
 80032bc:	01db      	lsls	r3, r3, #7
 80032be:	2102      	movs	r1, #2
 80032c0:	0018      	movs	r0, r3
 80032c2:	f001 fd99 	bl	8004df8 <HAL_PWR_EnterSTOPMode>
	HAL_ResumeTick () ;
 80032c6:	f001 f9bf 	bl	8004648 <HAL_ResumeTick>
	my_rtc_get_dt_s ( rtc_dt_s ) ;
 80032ca:	4b0b      	ldr	r3, [pc, #44]	; (80032f8 <my_sys_sleep+0x5c>)
 80032cc:	0018      	movs	r0, r3
 80032ce:	f007 ff0d 	bl	800b0ec <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s,Wake-up" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80032d2:	4c0a      	ldr	r4, [pc, #40]	; (80032fc <my_sys_sleep+0x60>)
 80032d4:	4a0a      	ldr	r2, [pc, #40]	; (8003300 <my_sys_sleep+0x64>)
 80032d6:	490b      	ldr	r1, [pc, #44]	; (8003304 <my_sys_sleep+0x68>)
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	4b07      	ldr	r3, [pc, #28]	; (80032f8 <my_sys_sleep+0x5c>)
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	0023      	movs	r3, r4
 80032e0:	f00a f968 	bl	800d5b4 <sprintf>
	send_debug_logs ( m ) ;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	0018      	movs	r0, r3
 80032e8:	f7ff fee6 	bl	80030b8 <send_debug_logs>
}
 80032ec:	46c0      	nop			; (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	b003      	add	sp, #12
 80032f2:	bd90      	pop	{r4, r7, pc}
 80032f4:	20000b1a 	.word	0x20000b1a
 80032f8:	20000a24 	.word	0x20000a24
 80032fc:	00000369 	.word	0x00000369
 8003300:	080141e8 	.word	0x080141e8
 8003304:	08014354 	.word	0x08014354

08003308 <my_sys_change_watchdog_time_ths>:
	sprintf ( m , "%s,%d,%s,Wake-up" , __FILE__ , __LINE__ , rtc_dt_s ) ;
	send_debug_logs ( m ) ;
}

void my_sys_change_watchdog_time_ths ( uint32_t t )
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_5_MIN && t <= TIME_THS_1_H )
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	2396      	movs	r3, #150	; 0x96
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	429a      	cmp	r2, r3
 8003318:	d30b      	bcc.n	8003332 <my_sys_change_watchdog_time_ths+0x2a>
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	23e1      	movs	r3, #225	; 0xe1
 800331e:	011b      	lsls	r3, r3, #4
 8003320:	429a      	cmp	r2, r3
 8003322:	d806      	bhi.n	8003332 <my_sys_change_watchdog_time_ths+0x2a>
	{
		sys_watchdog_time_ths = t ;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	b29a      	uxth	r2, r3
 8003328:	4b04      	ldr	r3, [pc, #16]	; (800333c <my_sys_change_watchdog_time_ths+0x34>)
 800332a:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 800332c:	4b04      	ldr	r3, [pc, #16]	; (8003340 <my_sys_change_watchdog_time_ths+0x38>)
 800332e:	2201      	movs	r2, #1
 8003330:	721a      	strb	r2, [r3, #8]
	}
}
 8003332:	46c0      	nop			; (mov r8, r8)
 8003334:	46bd      	mov	sp, r7
 8003336:	b002      	add	sp, #8
 8003338:	bd80      	pop	{r7, pc}
 800333a:	46c0      	nop			; (mov r8, r8)
 800333c:	20000008 	.word	0x20000008
 8003340:	20000ad8 	.word	0x20000ad8

08003344 <my_sys_change_AlarmA_time>:
void my_sys_change_AlarmA_time ( uint32_t t )
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_5_MIN && t <= TIME_THS_100_D )
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	2396      	movs	r3, #150	; 0x96
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	429a      	cmp	r2, r3
 8003354:	d309      	bcc.n	800336a <my_sys_change_AlarmA_time+0x26>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a06      	ldr	r2, [pc, #24]	; (8003374 <my_sys_change_AlarmA_time+0x30>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d805      	bhi.n	800336a <my_sys_change_AlarmA_time+0x26>
	{
		my_rtc_alarmA_time = t ;
 800335e:	4b06      	ldr	r3, [pc, #24]	; (8003378 <my_sys_change_AlarmA_time+0x34>)
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	601a      	str	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 8003364:	4b05      	ldr	r3, [pc, #20]	; (800337c <my_sys_change_AlarmA_time+0x38>)
 8003366:	2201      	movs	r2, #1
 8003368:	721a      	strb	r2, [r3, #8]
	}
}
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	46bd      	mov	sp, r7
 800336e:	b002      	add	sp, #8
 8003370:	bd80      	pop	{r7, pc}
 8003372:	46c0      	nop			; (mov r8, r8)
 8003374:	0083d600 	.word	0x0083d600
 8003378:	2000000c 	.word	0x2000000c
 800337c:	20000ad8 	.word	0x20000ad8

08003380 <my_sys_change_fix_acq_ths>:
void my_sys_change_fix_acq_ths ( uint32_t t )
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_45_SEC && t <= TIME_THS_10_MIN )
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b2c      	cmp	r3, #44	; 0x2c
 800338c:	d90b      	bls.n	80033a6 <my_sys_change_fix_acq_ths+0x26>
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	2396      	movs	r3, #150	; 0x96
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	429a      	cmp	r2, r3
 8003396:	d806      	bhi.n	80033a6 <my_sys_change_fix_acq_ths+0x26>
	{
		fix_acq_ths = t ;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	b29a      	uxth	r2, r3
 800339c:	4b04      	ldr	r3, [pc, #16]	; (80033b0 <my_sys_change_fix_acq_ths+0x30>)
 800339e:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 80033a0:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <my_sys_change_fix_acq_ths+0x34>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	721a      	strb	r2, [r3, #8]
	}
}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b002      	add	sp, #8
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	46c0      	nop			; (mov r8, r8)
 80033b0:	2000001a 	.word	0x2000001a
 80033b4:	20000ad8 	.word	0x20000ad8

080033b8 <my_sys_change_min_tns_time_ths>:
void my_sys_change_min_tns_time_ths ( uint32_t t )
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_15_SEC && t <= TIME_THS_10_MIN )
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b0e      	cmp	r3, #14
 80033c4:	d90b      	bls.n	80033de <my_sys_change_min_tns_time_ths+0x26>
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	2396      	movs	r3, #150	; 0x96
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d806      	bhi.n	80033de <my_sys_change_min_tns_time_ths+0x26>
	{
		min_tns_time_ths = t ;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	4b04      	ldr	r3, [pc, #16]	; (80033e8 <my_sys_change_min_tns_time_ths+0x30>)
 80033d6:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 80033d8:	4b04      	ldr	r3, [pc, #16]	; (80033ec <my_sys_change_min_tns_time_ths+0x34>)
 80033da:	2201      	movs	r2, #1
 80033dc:	721a      	strb	r2, [r3, #8]
	}
}
 80033de:	46c0      	nop			; (mov r8, r8)
 80033e0:	46bd      	mov	sp, r7
 80033e2:	b002      	add	sp, #8
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	2000001c 	.word	0x2000001c
 80033ec:	20000ad8 	.word	0x20000ad8

080033f0 <my_sys_change_pdop_ths>:
void my_sys_change_pdop_ths ( uint32_t p )
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
	if ( p >= 0.01 && p <= 100 )
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00d      	beq.n	800341a <my_sys_change_pdop_ths+0x2a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b64      	cmp	r3, #100	; 0x64
 8003402:	d80a      	bhi.n	800341a <my_sys_change_pdop_ths+0x2a>
	{
		pdop_ths = p ;
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7fe fff9 	bl	80023fc <__aeabi_ui2d>
 800340a:	0002      	movs	r2, r0
 800340c:	000b      	movs	r3, r1
 800340e:	4905      	ldr	r1, [pc, #20]	; (8003424 <my_sys_change_pdop_ths+0x34>)
 8003410:	600a      	str	r2, [r1, #0]
 8003412:	604b      	str	r3, [r1, #4]
		my_astro_cmd.is_executed = true ;
 8003414:	4b04      	ldr	r3, [pc, #16]	; (8003428 <my_sys_change_pdop_ths+0x38>)
 8003416:	2201      	movs	r2, #1
 8003418:	721a      	strb	r2, [r3, #8]
	}
}
 800341a:	46c0      	nop			; (mov r8, r8)
 800341c:	46bd      	mov	sp, r7
 800341e:	b002      	add	sp, #8
 8003420:	bd80      	pop	{r7, pc}
 8003422:	46c0      	nop			; (mov r8, r8)
 8003424:	20000020 	.word	0x20000020
 8003428:	20000ad8 	.word	0x20000ad8

0800342c <my_tracker_handle_cmd>:
bool my_tracker_handle_cmd ( void )
{
 800342c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800342e:	46d6      	mov	lr, sl
 8003430:	464f      	mov	r7, r9
 8003432:	4646      	mov	r6, r8
 8003434:	b5c0      	push	{r6, r7, lr}
 8003436:	b088      	sub	sp, #32
 8003438:	af08      	add	r7, sp, #32
	if ( my_tracker_api_is_cmd ( my_astro_rcv_cmd ) )
 800343a:	4be8      	ldr	r3, [pc, #928]	; (80037dc <my_tracker_handle_cmd+0x3b0>)
 800343c:	0018      	movs	r0, r3
 800343e:	f008 fd7b 	bl	800bf38 <my_tracker_api_is_cmd>
 8003442:	1e03      	subs	r3, r0, #0
 8003444:	d100      	bne.n	8003448 <my_tracker_handle_cmd+0x1c>
 8003446:	e202      	b.n	800384e <my_tracker_handle_cmd+0x422>
	{
		if ( my_tracker_api_parse_cmd ( &my_astro_cmd , my_astro_rcv_cmd ) )
 8003448:	4ae4      	ldr	r2, [pc, #912]	; (80037dc <my_tracker_handle_cmd+0x3b0>)
 800344a:	4be5      	ldr	r3, [pc, #916]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800344c:	0011      	movs	r1, r2
 800344e:	0018      	movs	r0, r3
 8003450:	f008 fddc 	bl	800c00c <my_tracker_api_parse_cmd>
 8003454:	1e03      	subs	r3, r0, #0
 8003456:	d100      	bne.n	800345a <my_tracker_handle_cmd+0x2e>
 8003458:	e1f9      	b.n	800384e <my_tracker_handle_cmd+0x422>
		{
			switch ( my_astro_cmd.code )
 800345a:	4be1      	ldr	r3, [pc, #900]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b09      	cmp	r3, #9
 8003460:	d900      	bls.n	8003464 <my_tracker_handle_cmd+0x38>
 8003462:	e18a      	b.n	800377a <my_tracker_handle_cmd+0x34e>
 8003464:	009a      	lsls	r2, r3, #2
 8003466:	4bdf      	ldr	r3, [pc, #892]	; (80037e4 <my_tracker_handle_cmd+0x3b8>)
 8003468:	18d3      	adds	r3, r2, r3
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	469f      	mov	pc, r3
			{
			  case 1:
				  my_sys_change_watchdog_time_ths ( my_astro_cmd.value ) ;
 800346e:	4bdc      	ldr	r3, [pc, #880]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	0018      	movs	r0, r3
 8003474:	f7ff ff48 	bl	8003308 <my_sys_change_watchdog_time_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , uplink_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8003478:	4bdb      	ldr	r3, [pc, #876]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	001c      	movs	r4, r3
 800347e:	4bd8      	ldr	r3, [pc, #864]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003480:	7a1b      	ldrb	r3, [r3, #8]
 8003482:	001d      	movs	r5, r3
 8003484:	4bd6      	ldr	r3, [pc, #856]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	001a      	movs	r2, r3
 800348a:	4bd5      	ldr	r3, [pc, #852]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	49d7      	ldr	r1, [pc, #860]	; (80037ec <my_tracker_handle_cmd+0x3c0>)
 8003490:	48d7      	ldr	r0, [pc, #860]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	9200      	str	r2, [sp, #0]
 8003496:	002b      	movs	r3, r5
 8003498:	0022      	movs	r2, r4
 800349a:	f00a f88b 	bl	800d5b4 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 800349e:	4cd5      	ldr	r4, [pc, #852]	; (80037f4 <my_tracker_handle_cmd+0x3c8>)
 80034a0:	4ad5      	ldr	r2, [pc, #852]	; (80037f8 <my_tracker_handle_cmd+0x3cc>)
 80034a2:	49d6      	ldr	r1, [pc, #856]	; (80037fc <my_tracker_handle_cmd+0x3d0>)
 80034a4:	48d6      	ldr	r0, [pc, #856]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 80034a6:	4bd2      	ldr	r3, [pc, #840]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	0023      	movs	r3, r4
 80034ac:	f00a f882 	bl	800d5b4 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80034b0:	4bd3      	ldr	r3, [pc, #844]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 80034b2:	0018      	movs	r0, r3
 80034b4:	f7ff fe00 	bl	80030b8 <send_debug_logs>
				  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 80034b8:	4bcb      	ldr	r3, [pc, #812]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80034ba:	881b      	ldrh	r3, [r3, #0]
 80034bc:	1c5a      	adds	r2, r3, #1
 80034be:	b291      	uxth	r1, r2
 80034c0:	4ac9      	ldr	r2, [pc, #804]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80034c2:	8011      	strh	r1, [r2, #0]
 80034c4:	4aca      	ldr	r2, [pc, #808]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80034c6:	0011      	movs	r1, r2
 80034c8:	0018      	movs	r0, r3
 80034ca:	f007 fc0f 	bl	800acec <my_astro_add_payload_2_queue>
				  my_astro_turn_payload_id_counter () ;
 80034ce:	f000 fb4f 	bl	8003b70 <my_astro_turn_payload_id_counter>
				  break ;
 80034d2:	e1bc      	b.n	800384e <my_tracker_handle_cmd+0x422>
			  case 2:
				  my_sys_change_AlarmA_time ( my_astro_cmd.value ) ;
 80034d4:	4bc2      	ldr	r3, [pc, #776]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	0018      	movs	r0, r3
 80034da:	f7ff ff33 	bl	8003344 <my_sys_change_AlarmA_time>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , uplink_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80034de:	4bc2      	ldr	r3, [pc, #776]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80034e0:	881b      	ldrh	r3, [r3, #0]
 80034e2:	001c      	movs	r4, r3
 80034e4:	4bbe      	ldr	r3, [pc, #760]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80034e6:	7a1b      	ldrb	r3, [r3, #8]
 80034e8:	001d      	movs	r5, r3
 80034ea:	4bbd      	ldr	r3, [pc, #756]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	001a      	movs	r2, r3
 80034f0:	4bbb      	ldr	r3, [pc, #748]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	49bd      	ldr	r1, [pc, #756]	; (80037ec <my_tracker_handle_cmd+0x3c0>)
 80034f6:	48be      	ldr	r0, [pc, #760]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80034f8:	9301      	str	r3, [sp, #4]
 80034fa:	9200      	str	r2, [sp, #0]
 80034fc:	002b      	movs	r3, r5
 80034fe:	0022      	movs	r2, r4
 8003500:	f00a f858 	bl	800d5b4 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 8003504:	4cbf      	ldr	r4, [pc, #764]	; (8003804 <my_tracker_handle_cmd+0x3d8>)
 8003506:	4abc      	ldr	r2, [pc, #752]	; (80037f8 <my_tracker_handle_cmd+0x3cc>)
 8003508:	49bc      	ldr	r1, [pc, #752]	; (80037fc <my_tracker_handle_cmd+0x3d0>)
 800350a:	48bd      	ldr	r0, [pc, #756]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 800350c:	4bb8      	ldr	r3, [pc, #736]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	0023      	movs	r3, r4
 8003512:	f00a f84f 	bl	800d5b4 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8003516:	4bba      	ldr	r3, [pc, #744]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 8003518:	0018      	movs	r0, r3
 800351a:	f7ff fdcd 	bl	80030b8 <send_debug_logs>
				  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 800351e:	4bb2      	ldr	r3, [pc, #712]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 8003520:	881b      	ldrh	r3, [r3, #0]
 8003522:	1c5a      	adds	r2, r3, #1
 8003524:	b291      	uxth	r1, r2
 8003526:	4ab0      	ldr	r2, [pc, #704]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 8003528:	8011      	strh	r1, [r2, #0]
 800352a:	4ab1      	ldr	r2, [pc, #708]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 800352c:	0011      	movs	r1, r2
 800352e:	0018      	movs	r0, r3
 8003530:	f007 fbdc 	bl	800acec <my_astro_add_payload_2_queue>
				  my_astro_turn_payload_id_counter () ;
 8003534:	f000 fb1c 	bl	8003b70 <my_astro_turn_payload_id_counter>
				  break ;
 8003538:	e189      	b.n	800384e <my_tracker_handle_cmd+0x422>
			  case 3:
				  my_sys_change_fix_acq_ths ( my_astro_cmd.value ) ;
 800353a:	4ba9      	ldr	r3, [pc, #676]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	0018      	movs	r0, r3
 8003540:	f7ff ff1e 	bl	8003380 <my_sys_change_fix_acq_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , uplink_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8003544:	4ba8      	ldr	r3, [pc, #672]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	001c      	movs	r4, r3
 800354a:	4ba5      	ldr	r3, [pc, #660]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800354c:	7a1b      	ldrb	r3, [r3, #8]
 800354e:	001d      	movs	r5, r3
 8003550:	4ba3      	ldr	r3, [pc, #652]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	001a      	movs	r2, r3
 8003556:	4ba2      	ldr	r3, [pc, #648]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	49a4      	ldr	r1, [pc, #656]	; (80037ec <my_tracker_handle_cmd+0x3c0>)
 800355c:	48a4      	ldr	r0, [pc, #656]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	9200      	str	r2, [sp, #0]
 8003562:	002b      	movs	r3, r5
 8003564:	0022      	movs	r2, r4
 8003566:	f00a f825 	bl	800d5b4 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 800356a:	4ca7      	ldr	r4, [pc, #668]	; (8003808 <my_tracker_handle_cmd+0x3dc>)
 800356c:	4aa2      	ldr	r2, [pc, #648]	; (80037f8 <my_tracker_handle_cmd+0x3cc>)
 800356e:	49a3      	ldr	r1, [pc, #652]	; (80037fc <my_tracker_handle_cmd+0x3d0>)
 8003570:	48a3      	ldr	r0, [pc, #652]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 8003572:	4b9f      	ldr	r3, [pc, #636]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	0023      	movs	r3, r4
 8003578:	f00a f81c 	bl	800d5b4 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 800357c:	4ba0      	ldr	r3, [pc, #640]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 800357e:	0018      	movs	r0, r3
 8003580:	f7ff fd9a 	bl	80030b8 <send_debug_logs>
				  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 8003584:	4b98      	ldr	r3, [pc, #608]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 8003586:	881b      	ldrh	r3, [r3, #0]
 8003588:	1c5a      	adds	r2, r3, #1
 800358a:	b291      	uxth	r1, r2
 800358c:	4a96      	ldr	r2, [pc, #600]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 800358e:	8011      	strh	r1, [r2, #0]
 8003590:	4a97      	ldr	r2, [pc, #604]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 8003592:	0011      	movs	r1, r2
 8003594:	0018      	movs	r0, r3
 8003596:	f007 fba9 	bl	800acec <my_astro_add_payload_2_queue>
				  my_astro_turn_payload_id_counter () ;
 800359a:	f000 fae9 	bl	8003b70 <my_astro_turn_payload_id_counter>
				  break ;
 800359e:	e156      	b.n	800384e <my_tracker_handle_cmd+0x422>
			  case 4:
				  my_sys_change_min_tns_time_ths ( my_astro_cmd.value ) ;
 80035a0:	4b8f      	ldr	r3, [pc, #572]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	0018      	movs	r0, r3
 80035a6:	f7ff ff07 	bl	80033b8 <my_sys_change_min_tns_time_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , uplink_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80035aa:	4b8f      	ldr	r3, [pc, #572]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80035ac:	881b      	ldrh	r3, [r3, #0]
 80035ae:	001c      	movs	r4, r3
 80035b0:	4b8b      	ldr	r3, [pc, #556]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80035b2:	7a1b      	ldrb	r3, [r3, #8]
 80035b4:	001d      	movs	r5, r3
 80035b6:	4b8a      	ldr	r3, [pc, #552]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	001a      	movs	r2, r3
 80035bc:	4b88      	ldr	r3, [pc, #544]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	498a      	ldr	r1, [pc, #552]	; (80037ec <my_tracker_handle_cmd+0x3c0>)
 80035c2:	488b      	ldr	r0, [pc, #556]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80035c4:	9301      	str	r3, [sp, #4]
 80035c6:	9200      	str	r2, [sp, #0]
 80035c8:	002b      	movs	r3, r5
 80035ca:	0022      	movs	r2, r4
 80035cc:	f009 fff2 	bl	800d5b4 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 80035d0:	4c8e      	ldr	r4, [pc, #568]	; (800380c <my_tracker_handle_cmd+0x3e0>)
 80035d2:	4a89      	ldr	r2, [pc, #548]	; (80037f8 <my_tracker_handle_cmd+0x3cc>)
 80035d4:	4989      	ldr	r1, [pc, #548]	; (80037fc <my_tracker_handle_cmd+0x3d0>)
 80035d6:	488a      	ldr	r0, [pc, #552]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 80035d8:	4b85      	ldr	r3, [pc, #532]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	0023      	movs	r3, r4
 80035de:	f009 ffe9 	bl	800d5b4 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80035e2:	4b87      	ldr	r3, [pc, #540]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 80035e4:	0018      	movs	r0, r3
 80035e6:	f7ff fd67 	bl	80030b8 <send_debug_logs>
				  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 80035ea:	4b7f      	ldr	r3, [pc, #508]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	1c5a      	adds	r2, r3, #1
 80035f0:	b291      	uxth	r1, r2
 80035f2:	4a7d      	ldr	r2, [pc, #500]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80035f4:	8011      	strh	r1, [r2, #0]
 80035f6:	4a7e      	ldr	r2, [pc, #504]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80035f8:	0011      	movs	r1, r2
 80035fa:	0018      	movs	r0, r3
 80035fc:	f007 fb76 	bl	800acec <my_astro_add_payload_2_queue>
				  my_astro_turn_payload_id_counter () ;
 8003600:	f000 fab6 	bl	8003b70 <my_astro_turn_payload_id_counter>
				  break ;
 8003604:	e123      	b.n	800384e <my_tracker_handle_cmd+0x422>
			  case 5:
				  my_sys_change_pdop_ths ( my_astro_cmd.value ) ;
 8003606:	4b76      	ldr	r3, [pc, #472]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	0018      	movs	r0, r3
 800360c:	f7ff fef0 	bl	80033f0 <my_sys_change_pdop_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , uplink_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8003610:	4b75      	ldr	r3, [pc, #468]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 8003612:	881b      	ldrh	r3, [r3, #0]
 8003614:	001c      	movs	r4, r3
 8003616:	4b72      	ldr	r3, [pc, #456]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003618:	7a1b      	ldrb	r3, [r3, #8]
 800361a:	001d      	movs	r5, r3
 800361c:	4b70      	ldr	r3, [pc, #448]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	001a      	movs	r2, r3
 8003622:	4b6f      	ldr	r3, [pc, #444]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	4971      	ldr	r1, [pc, #452]	; (80037ec <my_tracker_handle_cmd+0x3c0>)
 8003628:	4871      	ldr	r0, [pc, #452]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	9200      	str	r2, [sp, #0]
 800362e:	002b      	movs	r3, r5
 8003630:	0022      	movs	r2, r4
 8003632:	f009 ffbf 	bl	800d5b4 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 8003636:	4c76      	ldr	r4, [pc, #472]	; (8003810 <my_tracker_handle_cmd+0x3e4>)
 8003638:	4a6f      	ldr	r2, [pc, #444]	; (80037f8 <my_tracker_handle_cmd+0x3cc>)
 800363a:	4970      	ldr	r1, [pc, #448]	; (80037fc <my_tracker_handle_cmd+0x3d0>)
 800363c:	4870      	ldr	r0, [pc, #448]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 800363e:	4b6c      	ldr	r3, [pc, #432]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	0023      	movs	r3, r4
 8003644:	f009 ffb6 	bl	800d5b4 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8003648:	4b6d      	ldr	r3, [pc, #436]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 800364a:	0018      	movs	r0, r3
 800364c:	f7ff fd34 	bl	80030b8 <send_debug_logs>
				  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 8003650:	4b65      	ldr	r3, [pc, #404]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 8003652:	881b      	ldrh	r3, [r3, #0]
 8003654:	1c5a      	adds	r2, r3, #1
 8003656:	b291      	uxth	r1, r2
 8003658:	4a63      	ldr	r2, [pc, #396]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 800365a:	8011      	strh	r1, [r2, #0]
 800365c:	4a64      	ldr	r2, [pc, #400]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 800365e:	0011      	movs	r1, r2
 8003660:	0018      	movs	r0, r3
 8003662:	f007 fb43 	bl	800acec <my_astro_add_payload_2_queue>
				  my_astro_turn_payload_id_counter () ;
 8003666:	f000 fa83 	bl	8003b70 <my_astro_turn_payload_id_counter>
				  break ;
 800366a:	e0f0      	b.n	800384e <my_tracker_handle_cmd+0x422>
			  case 8:
				  if ( my_astro_cmd.value == (uint32_t) GET_SYS_CFG )
 800366c:	4b5c      	ldr	r3, [pc, #368]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d141      	bne.n	80036f8 <my_tracker_handle_cmd+0x2cc>
				  {
					  sprintf ( my_astro_payload , "%u,%s,%u,%u,%lu,%u,%u,%.1f" , uplink_id , fv , (uint16_t) sys_mode , sys_watchdog_time_ths , my_rtc_alarmA_time , fix_acq_ths , min_tns_time_ths , pdop_ths ) ;
 8003674:	4b5c      	ldr	r3, [pc, #368]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 8003676:	881b      	ldrh	r3, [r3, #0]
 8003678:	469a      	mov	sl, r3
 800367a:	4b66      	ldr	r3, [pc, #408]	; (8003814 <my_tracker_handle_cmd+0x3e8>)
 800367c:	681d      	ldr	r5, [r3, #0]
 800367e:	4b66      	ldr	r3, [pc, #408]	; (8003818 <my_tracker_handle_cmd+0x3ec>)
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	001e      	movs	r6, r3
 8003684:	4b65      	ldr	r3, [pc, #404]	; (800381c <my_tracker_handle_cmd+0x3f0>)
 8003686:	881b      	ldrh	r3, [r3, #0]
 8003688:	469c      	mov	ip, r3
 800368a:	4b65      	ldr	r3, [pc, #404]	; (8003820 <my_tracker_handle_cmd+0x3f4>)
 800368c:	6819      	ldr	r1, [r3, #0]
 800368e:	4b65      	ldr	r3, [pc, #404]	; (8003824 <my_tracker_handle_cmd+0x3f8>)
 8003690:	881b      	ldrh	r3, [r3, #0]
 8003692:	4698      	mov	r8, r3
 8003694:	4b64      	ldr	r3, [pc, #400]	; (8003828 <my_tracker_handle_cmd+0x3fc>)
 8003696:	881b      	ldrh	r3, [r3, #0]
 8003698:	4699      	mov	r9, r3
 800369a:	4b64      	ldr	r3, [pc, #400]	; (800382c <my_tracker_handle_cmd+0x400>)
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	4c63      	ldr	r4, [pc, #396]	; (8003830 <my_tracker_handle_cmd+0x404>)
 80036a2:	4853      	ldr	r0, [pc, #332]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80036a4:	9206      	str	r2, [sp, #24]
 80036a6:	9307      	str	r3, [sp, #28]
 80036a8:	464b      	mov	r3, r9
 80036aa:	9304      	str	r3, [sp, #16]
 80036ac:	4643      	mov	r3, r8
 80036ae:	9303      	str	r3, [sp, #12]
 80036b0:	9102      	str	r1, [sp, #8]
 80036b2:	4663      	mov	r3, ip
 80036b4:	9301      	str	r3, [sp, #4]
 80036b6:	9600      	str	r6, [sp, #0]
 80036b8:	002b      	movs	r3, r5
 80036ba:	4652      	mov	r2, sl
 80036bc:	0021      	movs	r1, r4
 80036be:	f009 ff79 	bl	800d5b4 <sprintf>
					  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 80036c2:	23f6      	movs	r3, #246	; 0xf6
 80036c4:	009c      	lsls	r4, r3, #2
 80036c6:	4a4c      	ldr	r2, [pc, #304]	; (80037f8 <my_tracker_handle_cmd+0x3cc>)
 80036c8:	494c      	ldr	r1, [pc, #304]	; (80037fc <my_tracker_handle_cmd+0x3d0>)
 80036ca:	484d      	ldr	r0, [pc, #308]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 80036cc:	4b48      	ldr	r3, [pc, #288]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	0023      	movs	r3, r4
 80036d2:	f009 ff6f 	bl	800d5b4 <sprintf>
					  send_debug_logs ( dbg_payload ) ;
 80036d6:	4b4a      	ldr	r3, [pc, #296]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 80036d8:	0018      	movs	r0, r3
 80036da:	f7ff fced 	bl	80030b8 <send_debug_logs>
					  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 80036de:	4b42      	ldr	r3, [pc, #264]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	1c5a      	adds	r2, r3, #1
 80036e4:	b291      	uxth	r1, r2
 80036e6:	4a40      	ldr	r2, [pc, #256]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80036e8:	8011      	strh	r1, [r2, #0]
 80036ea:	4a41      	ldr	r2, [pc, #260]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80036ec:	0011      	movs	r1, r2
 80036ee:	0018      	movs	r0, r3
 80036f0:	f007 fafc 	bl	800acec <my_astro_add_payload_2_queue>
					  my_astro_turn_payload_id_counter () ;
 80036f4:	f000 fa3c 	bl	8003b70 <my_astro_turn_payload_id_counter>
				  }
				  if ( my_astro_cmd.value == (uint32_t) GET_SYS_COURSE )
 80036f8:	4b39      	ldr	r3, [pc, #228]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d16b      	bne.n	80037d8 <my_tracker_handle_cmd+0x3ac>
				  {
					  iis2dh_temperature_raw_get ( &my_acc_ctx , &my_acc_temp ) ;
 8003700:	4a4c      	ldr	r2, [pc, #304]	; (8003834 <my_tracker_handle_cmd+0x408>)
 8003702:	4b4d      	ldr	r3, [pc, #308]	; (8003838 <my_tracker_handle_cmd+0x40c>)
 8003704:	0011      	movs	r1, r2
 8003706:	0018      	movs	r0, r3
 8003708:	f007 f8ce 	bl	800a8a8 <iis2dh_temperature_raw_get>
					  sprintf ( my_astro_payload , "%u,%lu,%d" , uplink_id , (uint32_t) ( fix3d.acq_total_time / 60 ) , my_acc_temp ) ;
 800370c:	4b36      	ldr	r3, [pc, #216]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	001c      	movs	r4, r3
 8003712:	4b4a      	ldr	r3, [pc, #296]	; (800383c <my_tracker_handle_cmd+0x410>)
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	213c      	movs	r1, #60	; 0x3c
 8003718:	0018      	movs	r0, r3
 800371a:	f7fc fd0f 	bl	800013c <__udivsi3>
 800371e:	0003      	movs	r3, r0
 8003720:	001a      	movs	r2, r3
 8003722:	4b44      	ldr	r3, [pc, #272]	; (8003834 <my_tracker_handle_cmd+0x408>)
 8003724:	2100      	movs	r1, #0
 8003726:	5e5b      	ldrsh	r3, [r3, r1]
 8003728:	4945      	ldr	r1, [pc, #276]	; (8003840 <my_tracker_handle_cmd+0x414>)
 800372a:	4831      	ldr	r0, [pc, #196]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	0013      	movs	r3, r2
 8003730:	0022      	movs	r2, r4
 8003732:	f009 ff3f 	bl	800d5b4 <sprintf>
					  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 8003736:	4c43      	ldr	r4, [pc, #268]	; (8003844 <my_tracker_handle_cmd+0x418>)
 8003738:	4a2f      	ldr	r2, [pc, #188]	; (80037f8 <my_tracker_handle_cmd+0x3cc>)
 800373a:	4930      	ldr	r1, [pc, #192]	; (80037fc <my_tracker_handle_cmd+0x3d0>)
 800373c:	4830      	ldr	r0, [pc, #192]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 800373e:	4b2c      	ldr	r3, [pc, #176]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	0023      	movs	r3, r4
 8003744:	f009 ff36 	bl	800d5b4 <sprintf>
					  send_debug_logs ( dbg_payload ) ;
 8003748:	4b2d      	ldr	r3, [pc, #180]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 800374a:	0018      	movs	r0, r3
 800374c:	f7ff fcb4 	bl	80030b8 <send_debug_logs>
					  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 8003750:	4b25      	ldr	r3, [pc, #148]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 8003752:	881b      	ldrh	r3, [r3, #0]
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	b291      	uxth	r1, r2
 8003758:	4a23      	ldr	r2, [pc, #140]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 800375a:	8011      	strh	r1, [r2, #0]
 800375c:	4a24      	ldr	r2, [pc, #144]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 800375e:	0011      	movs	r1, r2
 8003760:	0018      	movs	r0, r3
 8003762:	f007 fac3 	bl	800acec <my_astro_add_payload_2_queue>
					  my_astro_turn_payload_id_counter () ;
 8003766:	f000 fa03 	bl	8003b70 <my_astro_turn_payload_id_counter>
				  }
				  break ;
 800376a:	e035      	b.n	80037d8 <my_tracker_handle_cmd+0x3ac>
			  case 9:
				  // Tutaj wyjtkowo nie musi by uplink confimration, bo kolejny pakiet bdzie mia id = 0, a logi bd wysane w funkcji
				  if ( my_astro_cmd.value == (uint32_t) RESET_SYS_CMD_VALUE )
 800376c:	4b1c      	ldr	r3, [pc, #112]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d16b      	bne.n	800384c <my_tracker_handle_cmd+0x420>
					  my_sys_restart () ;
 8003774:	f7ff fd6e 	bl	8003254 <my_sys_restart>
				  break ;
 8003778:	e068      	b.n	800384c <my_tracker_handle_cmd+0x420>
			  default:
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , uplink_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 800377a:	4b1b      	ldr	r3, [pc, #108]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 800377c:	881b      	ldrh	r3, [r3, #0]
 800377e:	001c      	movs	r4, r3
 8003780:	4b17      	ldr	r3, [pc, #92]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003782:	7a1b      	ldrb	r3, [r3, #8]
 8003784:	001d      	movs	r5, r3
 8003786:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	001a      	movs	r2, r3
 800378c:	4b14      	ldr	r3, [pc, #80]	; (80037e0 <my_tracker_handle_cmd+0x3b4>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	4916      	ldr	r1, [pc, #88]	; (80037ec <my_tracker_handle_cmd+0x3c0>)
 8003792:	4817      	ldr	r0, [pc, #92]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 8003794:	9301      	str	r3, [sp, #4]
 8003796:	9200      	str	r2, [sp, #0]
 8003798:	002b      	movs	r3, r5
 800379a:	0022      	movs	r2, r4
 800379c:	f009 ff0a 	bl	800d5b4 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 80037a0:	4c29      	ldr	r4, [pc, #164]	; (8003848 <my_tracker_handle_cmd+0x41c>)
 80037a2:	4a15      	ldr	r2, [pc, #84]	; (80037f8 <my_tracker_handle_cmd+0x3cc>)
 80037a4:	4915      	ldr	r1, [pc, #84]	; (80037fc <my_tracker_handle_cmd+0x3d0>)
 80037a6:	4816      	ldr	r0, [pc, #88]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 80037a8:	4b11      	ldr	r3, [pc, #68]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	0023      	movs	r3, r4
 80037ae:	f009 ff01 	bl	800d5b4 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80037b2:	4b13      	ldr	r3, [pc, #76]	; (8003800 <my_tracker_handle_cmd+0x3d4>)
 80037b4:	0018      	movs	r0, r3
 80037b6:	f7ff fc7f 	bl	80030b8 <send_debug_logs>
				  my_astro_add_payload_2_queue ( uplink_id++ , my_astro_payload ) ;
 80037ba:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80037bc:	881b      	ldrh	r3, [r3, #0]
 80037be:	1c5a      	adds	r2, r3, #1
 80037c0:	b291      	uxth	r1, r2
 80037c2:	4a09      	ldr	r2, [pc, #36]	; (80037e8 <my_tracker_handle_cmd+0x3bc>)
 80037c4:	8011      	strh	r1, [r2, #0]
 80037c6:	4a0a      	ldr	r2, [pc, #40]	; (80037f0 <my_tracker_handle_cmd+0x3c4>)
 80037c8:	0011      	movs	r1, r2
 80037ca:	0018      	movs	r0, r3
 80037cc:	f007 fa8e 	bl	800acec <my_astro_add_payload_2_queue>
				  my_astro_turn_payload_id_counter () ;
 80037d0:	f000 f9ce 	bl	8003b70 <my_astro_turn_payload_id_counter>
				  return false ;
 80037d4:	2300      	movs	r3, #0
 80037d6:	e03b      	b.n	8003850 <my_tracker_handle_cmd+0x424>
				  break ;
 80037d8:	46c0      	nop			; (mov r8, r8)
 80037da:	e038      	b.n	800384e <my_tracker_handle_cmd+0x422>
 80037dc:	20000c28 	.word	0x20000c28
 80037e0:	20000ad8 	.word	0x20000ad8
 80037e4:	08015d20 	.word	0x08015d20
 80037e8:	20000ae4 	.word	0x20000ae4
 80037ec:	08014368 	.word	0x08014368
 80037f0:	20000a38 	.word	0x20000a38
 80037f4:	000003af 	.word	0x000003af
 80037f8:	080141e8 	.word	0x080141e8
 80037fc:	08014298 	.word	0x08014298
 8003800:	20000b2c 	.word	0x20000b2c
 8003804:	000003b7 	.word	0x000003b7
 8003808:	000003bf 	.word	0x000003bf
 800380c:	000003c7 	.word	0x000003c7
 8003810:	000003cf 	.word	0x000003cf
 8003814:	20000004 	.word	0x20000004
 8003818:	20000a22 	.word	0x20000a22
 800381c:	20000008 	.word	0x20000008
 8003820:	2000000c 	.word	0x2000000c
 8003824:	2000001a 	.word	0x2000001a
 8003828:	2000001c 	.word	0x2000001c
 800382c:	20000020 	.word	0x20000020
 8003830:	08014378 	.word	0x08014378
 8003834:	20000b18 	.word	0x20000b18
 8003838:	20000b08 	.word	0x20000b08
 800383c:	20000af0 	.word	0x20000af0
 8003840:	08014394 	.word	0x08014394
 8003844:	000003e1 	.word	0x000003e1
 8003848:	000003ee 	.word	0x000003ee
				  break ;
 800384c:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	return true ;
 800384e:	2301      	movs	r3, #1
}
 8003850:	0018      	movs	r0, r3
 8003852:	46bd      	mov	sp, r7
 8003854:	bce0      	pop	{r5, r6, r7}
 8003856:	46ba      	mov	sl, r7
 8003858:	46b1      	mov	r9, r6
 800385a:	46a8      	mov	r8, r5
 800385c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800385e:	46c0      	nop			; (mov r8, r8)

08003860 <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	0002      	movs	r2, r0
 8003868:	1dfb      	adds	r3, r7, #7
 800386a:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Wczenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 800386c:	1dfb      	adds	r3, r7, #7
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d10e      	bne.n	8003892 <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 8003874:	2380      	movs	r3, #128	; 0x80
 8003876:	011b      	lsls	r3, r3, #4
 8003878:	4811      	ldr	r0, [pc, #68]	; (80038c0 <my_ant_sw_pos+0x60>)
 800387a:	2200      	movs	r2, #0
 800387c:	0019      	movs	r1, r3
 800387e:	f001 fa5c 	bl	8004d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 8003882:	2380      	movs	r3, #128	; 0x80
 8003884:	00db      	lsls	r3, r3, #3
 8003886:	480e      	ldr	r0, [pc, #56]	; (80038c0 <my_ant_sw_pos+0x60>)
 8003888:	2201      	movs	r2, #1
 800388a:	0019      	movs	r1, r3
 800388c:	f001 fa55 	bl	8004d3a <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 8003890:	e011      	b.n	80038b6 <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 8003892:	1dfb      	adds	r3, r7, #7
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d10d      	bne.n	80038b6 <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 800389a:	2380      	movs	r3, #128	; 0x80
 800389c:	011b      	lsls	r3, r3, #4
 800389e:	4808      	ldr	r0, [pc, #32]	; (80038c0 <my_ant_sw_pos+0x60>)
 80038a0:	2201      	movs	r2, #1
 80038a2:	0019      	movs	r1, r3
 80038a4:	f001 fa49 	bl	8004d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 80038a8:	2380      	movs	r3, #128	; 0x80
 80038aa:	00db      	lsls	r3, r3, #3
 80038ac:	4804      	ldr	r0, [pc, #16]	; (80038c0 <my_ant_sw_pos+0x60>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	0019      	movs	r1, r3
 80038b2:	f001 fa42 	bl	8004d3a <HAL_GPIO_WritePin>
}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	46bd      	mov	sp, r7
 80038ba:	b002      	add	sp, #8
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	50000400 	.word	0x50000400

080038c4 <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 80038c8:	2001      	movs	r0, #1
 80038ca:	f7ff ffc9 	bl	8003860 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 80038ce:	2380      	movs	r3, #128	; 0x80
 80038d0:	021b      	lsls	r3, r3, #8
 80038d2:	4808      	ldr	r0, [pc, #32]	; (80038f4 <my_gnss_sw_on+0x30>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	0019      	movs	r1, r3
 80038d8:	f001 fa2f 	bl	8004d3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 80038dc:	2380      	movs	r3, #128	; 0x80
 80038de:	019b      	lsls	r3, r3, #6
 80038e0:	4804      	ldr	r0, [pc, #16]	; (80038f4 <my_gnss_sw_on+0x30>)
 80038e2:	2201      	movs	r2, #1
 80038e4:	0019      	movs	r1, r3
 80038e6:	f001 fa28 	bl	8004d3a <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 80038ea:	f7ff faa5 	bl	8002e38 <MX_USART5_UART_Init>
}
 80038ee:	46c0      	nop			; (mov r8, r8)
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	50000400 	.word	0x50000400

080038f8 <my_gnss_sw_off>:
void my_gnss_sw_off ( void )
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 2 ) ;
 80038fc:	2002      	movs	r0, #2
 80038fe:	f7ff ffaf 	bl	8003860 <my_ant_sw_pos>
	if ( sys_mode < 2 )
 8003902:	4b0c      	ldr	r3, [pc, #48]	; (8003934 <my_gnss_sw_off+0x3c>)
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d811      	bhi.n	800392e <my_gnss_sw_off+0x36>
	{
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 800390a:	2380      	movs	r3, #128	; 0x80
 800390c:	021b      	lsls	r3, r3, #8
 800390e:	480a      	ldr	r0, [pc, #40]	; (8003938 <my_gnss_sw_off+0x40>)
 8003910:	2200      	movs	r2, #0
 8003912:	0019      	movs	r1, r3
 8003914:	f001 fa11 	bl	8004d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 8003918:	2380      	movs	r3, #128	; 0x80
 800391a:	019b      	lsls	r3, r3, #6
 800391c:	4806      	ldr	r0, [pc, #24]	; (8003938 <my_gnss_sw_off+0x40>)
 800391e:	2200      	movs	r2, #0
 8003920:	0019      	movs	r1, r3
 8003922:	f001 fa0a 	bl	8004d3a <HAL_GPIO_WritePin>
		HAL_UART_DeInit ( &HUART_GNSS ) ;
 8003926:	4b05      	ldr	r3, [pc, #20]	; (800393c <my_gnss_sw_off+0x44>)
 8003928:	0018      	movs	r0, r3
 800392a:	f004 fa41 	bl	8007db0 <HAL_UART_DeInit>
	}
}
 800392e:	46c0      	nop			; (mov r8, r8)
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	20000a22 	.word	0x20000a22
 8003938:	50000400 	.word	0x50000400
 800393c:	2000098c 	.word	0x2000098c

08003940 <my_gnss_receive_byte>:
void my_gnss_receive_byte ( uint8_t* rx_byte , bool verbose )
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	000a      	movs	r2, r1
 800394a:	1cfb      	adds	r3, r7, #3
 800394c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive ( &HUART_GNSS , rx_byte , 1 , UART_TIMEOUT ) ;
 800394e:	23fa      	movs	r3, #250	; 0xfa
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	6879      	ldr	r1, [r7, #4]
 8003954:	4809      	ldr	r0, [pc, #36]	; (800397c <my_gnss_receive_byte+0x3c>)
 8003956:	2201      	movs	r2, #1
 8003958:	f004 fb0e 	bl	8007f78 <HAL_UART_Receive>
	if ( sys_mode > 0 )
 800395c:	4b08      	ldr	r3, [pc, #32]	; (8003980 <my_gnss_receive_byte+0x40>)
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d006      	beq.n	8003972 <my_gnss_receive_byte+0x32>
		HAL_UART_Transmit ( &HUART_DBG , rx_byte , 1 , UART_TIMEOUT ) ;
 8003964:	23fa      	movs	r3, #250	; 0xfa
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	6879      	ldr	r1, [r7, #4]
 800396a:	4806      	ldr	r0, [pc, #24]	; (8003984 <my_gnss_receive_byte+0x44>)
 800396c:	2201      	movs	r2, #1
 800396e:	f004 fa5f 	bl	8007e30 <HAL_UART_Transmit>
}
 8003972:	46c0      	nop			; (mov r8, r8)
 8003974:	46bd      	mov	sp, r7
 8003976:	b002      	add	sp, #8
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			; (mov r8, r8)
 800397c:	2000098c 	.word	0x2000098c
 8003980:	20000a22 	.word	0x20000a22
 8003984:	20000864 	.word	0x20000864

08003988 <my_acc_init>:
	  my_gnss_sw_off () ;
}

// ACC
bool my_acc_init ( void )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
	uint8_t id = 0 ;
 800398e:	1dfb      	adds	r3, r7, #7
 8003990:	2200      	movs	r2, #0
 8003992:	701a      	strb	r2, [r3, #0]

	my_acc_ctx.write_reg = my_st_acc_platform_write ;
 8003994:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <my_acc_init+0x40>)
 8003996:	4a0d      	ldr	r2, [pc, #52]	; (80039cc <my_acc_init+0x44>)
 8003998:	601a      	str	r2, [r3, #0]
	my_acc_ctx.read_reg = my_st_acc_platform_read ;
 800399a:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <my_acc_init+0x40>)
 800399c:	4a0c      	ldr	r2, [pc, #48]	; (80039d0 <my_acc_init+0x48>)
 800399e:	605a      	str	r2, [r3, #4]
	my_acc_ctx.handle = &hspi1 ;
 80039a0:	4b09      	ldr	r3, [pc, #36]	; (80039c8 <my_acc_init+0x40>)
 80039a2:	4a0c      	ldr	r2, [pc, #48]	; (80039d4 <my_acc_init+0x4c>)
 80039a4:	60da      	str	r2, [r3, #12]

	iis2dh_device_id_get ( &my_acc_ctx , &id ) ;
 80039a6:	1dfa      	adds	r2, r7, #7
 80039a8:	4b07      	ldr	r3, [pc, #28]	; (80039c8 <my_acc_init+0x40>)
 80039aa:	0011      	movs	r1, r2
 80039ac:	0018      	movs	r0, r3
 80039ae:	f007 f8c5 	bl	800ab3c <iis2dh_device_id_get>
	if ( id != IIS2DH_ID )
 80039b2:	1dfb      	adds	r3, r7, #7
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	2b33      	cmp	r3, #51	; 0x33
 80039b8:	d001      	beq.n	80039be <my_acc_init+0x36>
		return false ;
 80039ba:	2300      	movs	r3, #0
 80039bc:	e000      	b.n	80039c0 <my_acc_init+0x38>

	return true ;
 80039be:	2301      	movs	r3, #1
}
 80039c0:	0018      	movs	r0, r3
 80039c2:	46bd      	mov	sp, r7
 80039c4:	b002      	add	sp, #8
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20000b08 	.word	0x20000b08
 80039cc:	08003bf9 	.word	0x08003bf9
 80039d0:	08003c63 	.word	0x08003c63
 80039d4:	20000720 	.word	0x20000720

080039d8 <my_acc_start>:

bool my_acc_start ( void )
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
	uint8_t id = 0 ;
 80039de:	1dfb      	adds	r3, r7, #7
 80039e0:	2200      	movs	r2, #0
 80039e2:	701a      	strb	r2, [r3, #0]

	iis2dh_device_id_get ( &my_acc_ctx , &id ) ;
 80039e4:	1dfa      	adds	r2, r7, #7
 80039e6:	4b17      	ldr	r3, [pc, #92]	; (8003a44 <my_acc_start+0x6c>)
 80039e8:	0011      	movs	r1, r2
 80039ea:	0018      	movs	r0, r3
 80039ec:	f007 f8a6 	bl	800ab3c <iis2dh_device_id_get>
	if ( id != IIS2DH_ID )
 80039f0:	1dfb      	adds	r3, r7, #7
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2b33      	cmp	r3, #51	; 0x33
 80039f6:	d001      	beq.n	80039fc <my_acc_start+0x24>
		return false ;
 80039f8:	2300      	movs	r3, #0
 80039fa:	e01e      	b.n	8003a3a <my_acc_start+0x62>

	//  Configuration: 2g, LP and 25Hz gives 4 uA of ACC power consumption
	iis2dh_full_scale_set ( &my_acc_ctx , IIS2DH_2g ) ; // FS bits [ 2 g - 16 g ]
 80039fc:	4b11      	ldr	r3, [pc, #68]	; (8003a44 <my_acc_start+0x6c>)
 80039fe:	2100      	movs	r1, #0
 8003a00:	0018      	movs	r0, r3
 8003a02:	f007 f83d 	bl	800aa80 <iis2dh_full_scale_set>
	iis2dh_operating_mode_set ( &my_acc_ctx , IIS2DH_LP_8bit ) ; // [ High Resolution , Normal Mode , Low Power]
 8003a06:	4b0f      	ldr	r3, [pc, #60]	; (8003a44 <my_acc_start+0x6c>)
 8003a08:	2102      	movs	r1, #2
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	f006 ffa1 	bl	800a952 <iis2dh_operating_mode_set>
	iis2dh_data_rate_set ( &my_acc_ctx , IIS2DH_ODR_10Hz ) ; // Below 25Hz it will be hard to calculate free-fall
 8003a10:	4b0c      	ldr	r3, [pc, #48]	; (8003a44 <my_acc_start+0x6c>)
 8003a12:	2102      	movs	r1, #2
 8003a14:	0018      	movs	r0, r3
 8003a16:	f007 f805 	bl	800aa24 <iis2dh_data_rate_set>
	iis2dh_fifo_mode_set ( &my_acc_ctx , IIS2DH_FIFO_MODE ) ; // FIFO mode allows consistent power saving for the system, since the host processor does not need to	continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.
 8003a1a:	4b0a      	ldr	r3, [pc, #40]	; (8003a44 <my_acc_start+0x6c>)
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	0018      	movs	r0, r3
 8003a20:	f007 f8fe 	bl	800ac20 <iis2dh_fifo_mode_set>
	// iis2dh_temperature_meas_set( &my_acc_ctx , IIS2DH_TEMP_ENABLE ) ;
	// To retrieve the temperature sensor data the BDU bit in CTRL_REG4 (23h) must be set to 1.
	// iis2dh_block_data_update_set ( &my_acc_ctx , PROPERTY_ENABLE ) ;

	// Interrupt request on INT1_SRC (31h) and INT2_SRC (35h) latched. Register cleared by reading INTx_SRC itself.
	iis2dh_int1_pin_notification_mode_set ( &my_acc_ctx , IIS2DH_INT2_LATCHED ) ;
 8003a24:	4b07      	ldr	r3, [pc, #28]	; (8003a44 <my_acc_start+0x6c>)
 8003a26:	2101      	movs	r1, #1
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f007 f8c9 	bl	800abc0 <iis2dh_int1_pin_notification_mode_set>
	iis2dh_int2_pin_notification_mode_set ( &my_acc_ctx , IIS2DH_INT2_LATCHED ) ;
 8003a2e:	4b05      	ldr	r3, [pc, #20]	; (8003a44 <my_acc_start+0x6c>)
 8003a30:	2101      	movs	r1, #1
 8003a32:	0018      	movs	r0, r3
 8003a34:	f007 f894 	bl	800ab60 <iis2dh_int2_pin_notification_mode_set>

	// The IIS2DH may also be configured to generate an inertial wake-up and free-fall interrupt signal according to a programmed acceleration event along the enabled axes. Both free-fall and wake-up can be available simultaneously on two different pins.


	return true ;
 8003a38:	2301      	movs	r3, #1
}
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	b002      	add	sp, #8
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	20000b08 	.word	0x20000b08

08003a48 <my_acc_stop>:

bool my_acc_stop ( void )
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
	iis2dh_data_rate_set ( &my_acc_ctx , IIS2DH_POWER_DOWN ) ; // Below 25Hz it will be hard to calculate free-fall
 8003a4c:	4b09      	ldr	r3, [pc, #36]	; (8003a74 <my_acc_stop+0x2c>)
 8003a4e:	2100      	movs	r1, #0
 8003a50:	0018      	movs	r0, r3
 8003a52:	f006 ffe7 	bl	800aa24 <iis2dh_data_rate_set>

	// Temperature sensor disable.
	iis2dh_temperature_meas_set( &my_acc_ctx , IIS2DH_TEMP_DISABLE ) ;
 8003a56:	4b07      	ldr	r3, [pc, #28]	; (8003a74 <my_acc_stop+0x2c>)
 8003a58:	2100      	movs	r1, #0
 8003a5a:	0018      	movs	r0, r3
 8003a5c:	f006 ff4b 	bl	800a8f6 <iis2dh_temperature_meas_set>
	// To retrieve the temperature sensor data the BDU bit in CTRL_REG4 (23h) must be set to 1.
	iis2dh_block_data_update_set ( &my_acc_ctx , PROPERTY_DISABLE ) ;
 8003a60:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <my_acc_stop+0x2c>)
 8003a62:	2100      	movs	r1, #0
 8003a64:	0018      	movs	r0, r3
 8003a66:	f007 f83b 	bl	800aae0 <iis2dh_block_data_update_set>

	// The IIS2DH may also be configured to generate an inertial wake-up and free-fall interrupt signal according to a programmed acceleration event along the enabled axes. Both free-fall and wake-up can be available simultaneously on two different pins.

	return true ;
 8003a6a:	2301      	movs	r3, #1
}
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	46c0      	nop			; (mov r8, r8)
 8003a74:	20000b08 	.word	0x20000b08

08003a78 <my_astronode_reset>:

/* ************************************* */
// ASTRO Operations
void my_astronode_reset ( void )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8003a7c:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <my_astronode_reset+0x30>)
 8003a7e:	2201      	movs	r2, #1
 8003a80:	2102      	movs	r1, #2
 8003a82:	0018      	movs	r0, r3
 8003a84:	f001 f959 	bl	8004d3a <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8003a88:	2001      	movs	r0, #1
 8003a8a:	f000 fdab 	bl	80045e4 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8003a8e:	4b06      	ldr	r3, [pc, #24]	; (8003aa8 <my_astronode_reset+0x30>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	2102      	movs	r1, #2
 8003a94:	0018      	movs	r0, r3
 8003a96:	f001 f950 	bl	8004d3a <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8003a9a:	20fa      	movs	r0, #250	; 0xfa
 8003a9c:	f000 fda2 	bl	80045e4 <HAL_Delay>
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	46c0      	nop			; (mov r8, r8)
 8003aa8:	50000400 	.word	0x50000400

08003aac <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 8003ab6:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <send_astronode_request+0x34>)
 8003ab8:	0018      	movs	r0, r3
 8003aba:	f7ff fafd 	bl	80030b8 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	0018      	movs	r0, r3
 8003ac2:	f7ff faf9 	bl	80030b8 <send_debug_logs>
    HAL_UART_Transmit ( &HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	23fa      	movs	r3, #250	; 0xfa
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	6879      	ldr	r1, [r7, #4]
 8003ad0:	4804      	ldr	r0, [pc, #16]	; (8003ae4 <send_astronode_request+0x38>)
 8003ad2:	f004 f9ad 	bl	8007e30 <HAL_UART_Transmit>
}
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	b002      	add	sp, #8
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	46c0      	nop			; (mov r8, r8)
 8003ae0:	080143a8 	.word	0x080143a8
 8003ae4:	200008f8 	.word	0x200008f8

08003ae8 <get_systick>:
uint32_t get_systick ( void )
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003aec:	f000 fd70 	bl	80045d0 <HAL_GetTick>
 8003af0:	0003      	movs	r3, r0
}
 8003af2:	0018      	movs	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	000a      	movs	r2, r1
 8003b02:	1cbb      	adds	r3, r7, #2
 8003b04:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 8003b06:	f7ff ffef 	bl	8003ae8 <get_systick>
 8003b0a:	0002      	movs	r2, r0
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	1cba      	adds	r2, r7, #2
 8003b12:	8812      	ldrh	r2, [r2, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	419b      	sbcs	r3, r3
 8003b18:	425b      	negs	r3, r3
 8003b1a:	b2db      	uxtb	r3, r3
}
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b002      	add	sp, #8
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	4806      	ldr	r0, [pc, #24]	; (8003b48 <is_astronode_character_received+0x24>)
 8003b30:	2364      	movs	r3, #100	; 0x64
 8003b32:	2201      	movs	r2, #1
 8003b34:	f004 fa20 	bl	8007f78 <HAL_UART_Receive>
 8003b38:	0003      	movs	r3, r0
 8003b3a:	425a      	negs	r2, r3
 8003b3c:	4153      	adcs	r3, r2
 8003b3e:	b2db      	uxtb	r3, r3
}
 8003b40:	0018      	movs	r0, r3
 8003b42:	46bd      	mov	sp, r7
 8003b44:	b002      	add	sp, #8
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	200008f8 	.word	0x200008f8

08003b4c <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 8003b50:	4b06      	ldr	r3, [pc, #24]	; (8003b6c <my_astro_evt_pin+0x20>)
 8003b52:	2104      	movs	r1, #4
 8003b54:	0018      	movs	r0, r3
 8003b56:	f001 f8d3 	bl	8004d00 <HAL_GPIO_ReadPin>
 8003b5a:	0003      	movs	r3, r0
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	425a      	negs	r2, r3
 8003b60:	4153      	adcs	r3, r2
 8003b62:	b2db      	uxtb	r3, r3
}
 8003b64:	0018      	movs	r0, r3
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	50000400 	.word	0x50000400

08003b70 <my_astro_turn_payload_id_counter>:
void my_astro_turn_payload_id_counter ( void )
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
	if ( uplink_id > 99 )
 8003b74:	4b04      	ldr	r3, [pc, #16]	; (8003b88 <my_astro_turn_payload_id_counter+0x18>)
 8003b76:	881b      	ldrh	r3, [r3, #0]
 8003b78:	2b63      	cmp	r3, #99	; 0x63
 8003b7a:	d902      	bls.n	8003b82 <my_astro_turn_payload_id_counter+0x12>
		uplink_id = 1 ;
 8003b7c:	4b02      	ldr	r3, [pc, #8]	; (8003b88 <my_astro_turn_payload_id_counter+0x18>)
 8003b7e:	2201      	movs	r2, #1
 8003b80:	801a      	strh	r2, [r3, #0]
}
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	20000ae4 	.word	0x20000ae4

08003b8c <my_astro_send_uplink>:
void my_astro_send_uplink ( char* p , char* m )
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
	if ( uplink_id == 0 && sys_mode != 0 ) // Present sys_mode in welcome uplink message if mode is other than production
 8003b96:	4b14      	ldr	r3, [pc, #80]	; (8003be8 <my_astro_send_uplink+0x5c>)
 8003b98:	881b      	ldrh	r3, [r3, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10a      	bne.n	8003bb4 <my_astro_send_uplink+0x28>
 8003b9e:	4b13      	ldr	r3, [pc, #76]	; (8003bec <my_astro_send_uplink+0x60>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d006      	beq.n	8003bb4 <my_astro_send_uplink+0x28>
		sprintf ( p , "%s,%u" , p , (uint16_t) sys_mode ) ;
 8003ba6:	4b11      	ldr	r3, [pc, #68]	; (8003bec <my_astro_send_uplink+0x60>)
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	4910      	ldr	r1, [pc, #64]	; (8003bf0 <my_astro_send_uplink+0x64>)
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f009 fd00 	bl	800d5b4 <sprintf>
	my_astro_add_payload_2_queue ( uplink_id++ , p ) ;
 8003bb4:	4b0c      	ldr	r3, [pc, #48]	; (8003be8 <my_astro_send_uplink+0x5c>)
 8003bb6:	881b      	ldrh	r3, [r3, #0]
 8003bb8:	1c5a      	adds	r2, r3, #1
 8003bba:	b291      	uxth	r1, r2
 8003bbc:	4a0a      	ldr	r2, [pc, #40]	; (8003be8 <my_astro_send_uplink+0x5c>)
 8003bbe:	8011      	strh	r1, [r2, #0]
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	0011      	movs	r1, r2
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f007 f891 	bl	800acec <my_astro_add_payload_2_queue>
	my_astro_turn_payload_id_counter () ;
 8003bca:	f7ff ffd1 	bl	8003b70 <my_astro_turn_payload_id_counter>
	last_uplink_send_ts = my_rtc_get_ts () ;
 8003bce:	f007 facf 	bl	800b170 <my_rtc_get_ts>
 8003bd2:	0002      	movs	r2, r0
 8003bd4:	4b07      	ldr	r3, [pc, #28]	; (8003bf4 <my_astro_send_uplink+0x68>)
 8003bd6:	601a      	str	r2, [r3, #0]
	send_debug_logs ( m ) ;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	0018      	movs	r0, r3
 8003bdc:	f7ff fa6c 	bl	80030b8 <send_debug_logs>
}
 8003be0:	46c0      	nop			; (mov r8, r8)
 8003be2:	46bd      	mov	sp, r7
 8003be4:	b002      	add	sp, #8
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	20000ae4 	.word	0x20000ae4
 8003bec:	20000a22 	.word	0x20000a22
 8003bf0:	080143cc 	.word	0x080143cc
 8003bf4:	20000ae8 	.word	0x20000ae8

08003bf8 <my_st_acc_platform_write>:

/* ************************************* */
// ACC LL Function

int32_t my_st_acc_platform_write ( void* handle , uint8_t reg , const uint8_t* bufp , uint16_t len )
{
 8003bf8:	b5b0      	push	{r4, r5, r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	0008      	movs	r0, r1
 8003c02:	607a      	str	r2, [r7, #4]
 8003c04:	0019      	movs	r1, r3
 8003c06:	240b      	movs	r4, #11
 8003c08:	193b      	adds	r3, r7, r4
 8003c0a:	1c02      	adds	r2, r0, #0
 8003c0c:	701a      	strb	r2, [r3, #0]
 8003c0e:	2508      	movs	r5, #8
 8003c10:	197b      	adds	r3, r7, r5
 8003c12:	1c0a      	adds	r2, r1, #0
 8003c14:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin	( ACC_SPI1_CS_GPIO_Port , ACC_SPI1_CS_Pin , GPIO_PIN_RESET ) ;
 8003c16:	23a0      	movs	r3, #160	; 0xa0
 8003c18:	05db      	lsls	r3, r3, #23
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2110      	movs	r1, #16
 8003c1e:	0018      	movs	r0, r3
 8003c20:	f001 f88b 	bl	8004d3a <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8003c24:	2014      	movs	r0, #20
 8003c26:	f000 fcdd 	bl	80045e4 <HAL_Delay>
	HAL_SPI_Transmit	( handle , &reg , 1 , 1000 ) ;
 8003c2a:	23fa      	movs	r3, #250	; 0xfa
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	1939      	adds	r1, r7, r4
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f002 fec8 	bl	80069c8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit	( handle , (uint8_t*) bufp , len , 1000 ) ;
 8003c38:	23fa      	movs	r3, #250	; 0xfa
 8003c3a:	009c      	lsls	r4, r3, #2
 8003c3c:	197b      	adds	r3, r7, r5
 8003c3e:	881a      	ldrh	r2, [r3, #0]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	0023      	movs	r3, r4
 8003c46:	f002 febf 	bl	80069c8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin	( ACC_SPI1_CS_GPIO_Port , ACC_SPI1_CS_Pin , GPIO_PIN_SET) ;
 8003c4a:	23a0      	movs	r3, #160	; 0xa0
 8003c4c:	05db      	lsls	r3, r3, #23
 8003c4e:	2201      	movs	r2, #1
 8003c50:	2110      	movs	r1, #16
 8003c52:	0018      	movs	r0, r3
 8003c54:	f001 f871 	bl	8004d3a <HAL_GPIO_WritePin>

	return 0 ;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	b004      	add	sp, #16
 8003c60:	bdb0      	pop	{r4, r5, r7, pc}

08003c62 <my_st_acc_platform_read>:

int32_t my_st_acc_platform_read ( void* handle , uint8_t reg , uint8_t* bufp , uint16_t len )
{
 8003c62:	b5b0      	push	{r4, r5, r7, lr}
 8003c64:	b084      	sub	sp, #16
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	60f8      	str	r0, [r7, #12]
 8003c6a:	0008      	movs	r0, r1
 8003c6c:	607a      	str	r2, [r7, #4]
 8003c6e:	0019      	movs	r1, r3
 8003c70:	240b      	movs	r4, #11
 8003c72:	193b      	adds	r3, r7, r4
 8003c74:	1c02      	adds	r2, r0, #0
 8003c76:	701a      	strb	r2, [r3, #0]
 8003c78:	2508      	movs	r5, #8
 8003c7a:	197b      	adds	r3, r7, r5
 8003c7c:	1c0a      	adds	r2, r1, #0
 8003c7e:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 8003c80:	193b      	adds	r3, r7, r4
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	2280      	movs	r2, #128	; 0x80
 8003c86:	4252      	negs	r2, r2
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	b2da      	uxtb	r2, r3
 8003c8c:	193b      	adds	r3, r7, r4
 8003c8e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin ( ACC_SPI1_CS_GPIO_Port , ACC_SPI1_CS_Pin , GPIO_PIN_RESET) ;
 8003c90:	23a0      	movs	r3, #160	; 0xa0
 8003c92:	05db      	lsls	r3, r3, #23
 8003c94:	2200      	movs	r2, #0
 8003c96:	2110      	movs	r1, #16
 8003c98:	0018      	movs	r0, r3
 8003c9a:	f001 f84e 	bl	8004d3a <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8003c9e:	2014      	movs	r0, #20
 8003ca0:	f000 fca0 	bl	80045e4 <HAL_Delay>
	HAL_SPI_Transmit ( handle , &reg , 1 , 1000 ) ;
 8003ca4:	23fa      	movs	r3, #250	; 0xfa
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	1939      	adds	r1, r7, r4
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f002 fe8b 	bl	80069c8 <HAL_SPI_Transmit>
	HAL_SPI_Receive ( handle , bufp , len , 1000 ) ;
 8003cb2:	23fa      	movs	r3, #250	; 0xfa
 8003cb4:	009c      	lsls	r4, r3, #2
 8003cb6:	197b      	adds	r3, r7, r5
 8003cb8:	881a      	ldrh	r2, [r3, #0]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	0023      	movs	r3, r4
 8003cc0:	f002 ffe2 	bl	8006c88 <HAL_SPI_Receive>
	HAL_GPIO_WritePin ( ACC_SPI1_CS_GPIO_Port , ACC_SPI1_CS_Pin , GPIO_PIN_SET) ;
 8003cc4:	23a0      	movs	r3, #160	; 0xa0
 8003cc6:	05db      	lsls	r3, r3, #23
 8003cc8:	2201      	movs	r2, #1
 8003cca:	2110      	movs	r1, #16
 8003ccc:	0018      	movs	r0, r3
 8003cce:	f001 f834 	bl	8004d3a <HAL_GPIO_WritePin>

	return 0 ;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	b004      	add	sp, #16
 8003cda:	bdb0      	pop	{r4, r5, r7, pc}

08003cdc <my_tim_init>:

/* ************************************* */
// TIM operations
void my_tim_init ()
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &TIM , TIM_IT_UPDATE ) ;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <my_tim_init+0x14>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	4252      	negs	r2, r2
 8003ce8:	611a      	str	r2, [r3, #16]
}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	20000784 	.word	0x20000784

08003cf4 <my_tim_start>:

void my_tim_start ()
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8003cf8:	4b04      	ldr	r3, [pc, #16]	; (8003d0c <my_tim_start+0x18>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &TIM ) ;
 8003cfe:	4b04      	ldr	r3, [pc, #16]	; (8003d10 <my_tim_start+0x1c>)
 8003d00:	0018      	movs	r0, r3
 8003d02:	f003 fd21 	bl	8007748 <HAL_TIM_Base_Start_IT>
}
 8003d06:	46c0      	nop			; (mov r8, r8)
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	20000c50 	.word	0x20000c50
 8003d10:	20000784 	.word	0x20000784

08003d14 <my_tim_stop>:

void my_tim_stop ()
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( &TIM ) ;
 8003d18:	4b03      	ldr	r3, [pc, #12]	; (8003d28 <my_tim_stop+0x14>)
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	f003 fd76 	bl	800780c <HAL_TIM_Base_Stop_IT>
}
 8003d20:	46c0      	nop			; (mov r8, r8)
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	46c0      	nop			; (mov r8, r8)
 8003d28:	20000784 	.word	0x20000784

08003d2c <HAL_TIM_PeriodElapsedCallback>:

// *** CALBACKS

// TIM Callback
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a0a      	ldr	r2, [pc, #40]	; (8003d64 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d10d      	bne.n	8003d5a <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		tim_seconds++ ;
 8003d3e:	4b0a      	ldr	r3, [pc, #40]	; (8003d68 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003d40:	881b      	ldrh	r3, [r3, #0]
 8003d42:	3301      	adds	r3, #1
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	4b08      	ldr	r3, [pc, #32]	; (8003d68 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003d48:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > sys_watchdog_time_ths )
 8003d4a:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003d4c:	881a      	ldrh	r2, [r3, #0]
 8003d4e:	4b07      	ldr	r3, [pc, #28]	; (8003d6c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003d50:	881b      	ldrh	r3, [r3, #0]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d901      	bls.n	8003d5a <HAL_TIM_PeriodElapsedCallback+0x2e>
			my_sys_restart () ;
 8003d56:	f7ff fa7d 	bl	8003254 <my_sys_restart>
	}
}
 8003d5a:	46c0      	nop			; (mov r8, r8)
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	b002      	add	sp, #8
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	46c0      	nop			; (mov r8, r8)
 8003d64:	40001000 	.word	0x40001000
 8003d68:	20000c50 	.word	0x20000c50
 8003d6c:	20000008 	.word	0x20000008

08003d70 <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczy flag alarmu
	my_rtc_alarm_flag = true ;
 8003d78:	4b03      	ldr	r3, [pc, #12]	; (8003d88 <HAL_RTC_AlarmAEventCallback+0x18>)
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	701a      	strb	r2, [r3, #0]
}
 8003d7e:	46c0      	nop			; (mov r8, r8)
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b002      	add	sp, #8
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	20000b1a 	.word	0x20000b1a

08003d8c <HAL_GPIO_EXTI_Rising_Callback>:

// ASTRO EVT Callbacks
void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	0002      	movs	r2, r0
 8003d94:	1dbb      	adds	r3, r7, #6
 8003d96:	801a      	strh	r2, [r3, #0]

}
 8003d98:	46c0      	nop			; (mov r8, r8)
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b002      	add	sp, #8
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003da4:	b672      	cpsid	i
}
 8003da6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003da8:	e7fe      	b.n	8003da8 <Error_Handler+0x8>
	...

08003dac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003db2:	4b11      	ldr	r3, [pc, #68]	; (8003df8 <HAL_MspInit+0x4c>)
 8003db4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003db6:	4b10      	ldr	r3, [pc, #64]	; (8003df8 <HAL_MspInit+0x4c>)
 8003db8:	2101      	movs	r1, #1
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	641a      	str	r2, [r3, #64]	; 0x40
 8003dbe:	4b0e      	ldr	r3, [pc, #56]	; (8003df8 <HAL_MspInit+0x4c>)
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	607b      	str	r3, [r7, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dca:	4b0b      	ldr	r3, [pc, #44]	; (8003df8 <HAL_MspInit+0x4c>)
 8003dcc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003dce:	4b0a      	ldr	r3, [pc, #40]	; (8003df8 <HAL_MspInit+0x4c>)
 8003dd0:	2180      	movs	r1, #128	; 0x80
 8003dd2:	0549      	lsls	r1, r1, #21
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	63da      	str	r2, [r3, #60]	; 0x3c
 8003dd8:	4b07      	ldr	r3, [pc, #28]	; (8003df8 <HAL_MspInit+0x4c>)
 8003dda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ddc:	2380      	movs	r3, #128	; 0x80
 8003dde:	055b      	lsls	r3, r3, #21
 8003de0:	4013      	ands	r3, r2
 8003de2:	603b      	str	r3, [r7, #0]
 8003de4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8003de6:	23c0      	movs	r3, #192	; 0xc0
 8003de8:	00db      	lsls	r3, r3, #3
 8003dea:	0018      	movs	r0, r3
 8003dec:	f000 fc3a 	bl	8004664 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003df0:	46c0      	nop			; (mov r8, r8)
 8003df2:	46bd      	mov	sp, r7
 8003df4:	b002      	add	sp, #8
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	40021000 	.word	0x40021000

08003dfc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003dfc:	b590      	push	{r4, r7, lr}
 8003dfe:	b097      	sub	sp, #92	; 0x5c
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e04:	240c      	movs	r4, #12
 8003e06:	193b      	adds	r3, r7, r4
 8003e08:	0018      	movs	r0, r3
 8003e0a:	234c      	movs	r3, #76	; 0x4c
 8003e0c:	001a      	movs	r2, r3
 8003e0e:	2100      	movs	r1, #0
 8003e10:	f009 fc66 	bl	800d6e0 <memset>
  if(hrtc->Instance==RTC)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a19      	ldr	r2, [pc, #100]	; (8003e80 <HAL_RTC_MspInit+0x84>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d12c      	bne.n	8003e78 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003e1e:	193b      	adds	r3, r7, r4
 8003e20:	2280      	movs	r2, #128	; 0x80
 8003e22:	0292      	lsls	r2, r2, #10
 8003e24:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003e26:	193b      	adds	r3, r7, r4
 8003e28:	2280      	movs	r2, #128	; 0x80
 8003e2a:	0052      	lsls	r2, r2, #1
 8003e2c:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e2e:	193b      	adds	r3, r7, r4
 8003e30:	0018      	movs	r0, r3
 8003e32:	f001 fd6f 	bl	8005914 <HAL_RCCEx_PeriphCLKConfig>
 8003e36:	1e03      	subs	r3, r0, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003e3a:	f7ff ffb1 	bl	8003da0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003e3e:	4b11      	ldr	r3, [pc, #68]	; (8003e84 <HAL_RTC_MspInit+0x88>)
 8003e40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003e42:	4b10      	ldr	r3, [pc, #64]	; (8003e84 <HAL_RTC_MspInit+0x88>)
 8003e44:	2180      	movs	r1, #128	; 0x80
 8003e46:	0209      	lsls	r1, r1, #8
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003e4c:	4b0d      	ldr	r3, [pc, #52]	; (8003e84 <HAL_RTC_MspInit+0x88>)
 8003e4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e50:	4b0c      	ldr	r3, [pc, #48]	; (8003e84 <HAL_RTC_MspInit+0x88>)
 8003e52:	2180      	movs	r1, #128	; 0x80
 8003e54:	00c9      	lsls	r1, r1, #3
 8003e56:	430a      	orrs	r2, r1
 8003e58:	63da      	str	r2, [r3, #60]	; 0x3c
 8003e5a:	4b0a      	ldr	r3, [pc, #40]	; (8003e84 <HAL_RTC_MspInit+0x88>)
 8003e5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e5e:	2380      	movs	r3, #128	; 0x80
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	4013      	ands	r3, r2
 8003e64:	60bb      	str	r3, [r7, #8]
 8003e66:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2103      	movs	r1, #3
 8003e6c:	2002      	movs	r0, #2
 8003e6e:	f000 fccd 	bl	800480c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003e72:	2002      	movs	r0, #2
 8003e74:	f000 fcdf 	bl	8004836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003e78:	46c0      	nop			; (mov r8, r8)
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	b017      	add	sp, #92	; 0x5c
 8003e7e:	bd90      	pop	{r4, r7, pc}
 8003e80:	40002800 	.word	0x40002800
 8003e84:	40021000 	.word	0x40021000

08003e88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003e88:	b590      	push	{r4, r7, lr}
 8003e8a:	b08b      	sub	sp, #44	; 0x2c
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e90:	2414      	movs	r4, #20
 8003e92:	193b      	adds	r3, r7, r4
 8003e94:	0018      	movs	r0, r3
 8003e96:	2314      	movs	r3, #20
 8003e98:	001a      	movs	r2, r3
 8003e9a:	2100      	movs	r1, #0
 8003e9c:	f009 fc20 	bl	800d6e0 <memset>
  if(hspi->Instance==SPI1)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a1b      	ldr	r2, [pc, #108]	; (8003f14 <HAL_SPI_MspInit+0x8c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d130      	bne.n	8003f0c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003eaa:	4b1b      	ldr	r3, [pc, #108]	; (8003f18 <HAL_SPI_MspInit+0x90>)
 8003eac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003eae:	4b1a      	ldr	r3, [pc, #104]	; (8003f18 <HAL_SPI_MspInit+0x90>)
 8003eb0:	2180      	movs	r1, #128	; 0x80
 8003eb2:	0149      	lsls	r1, r1, #5
 8003eb4:	430a      	orrs	r2, r1
 8003eb6:	641a      	str	r2, [r3, #64]	; 0x40
 8003eb8:	4b17      	ldr	r3, [pc, #92]	; (8003f18 <HAL_SPI_MspInit+0x90>)
 8003eba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ebc:	2380      	movs	r3, #128	; 0x80
 8003ebe:	015b      	lsls	r3, r3, #5
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
 8003ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ec6:	4b14      	ldr	r3, [pc, #80]	; (8003f18 <HAL_SPI_MspInit+0x90>)
 8003ec8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003eca:	4b13      	ldr	r3, [pc, #76]	; (8003f18 <HAL_SPI_MspInit+0x90>)
 8003ecc:	2101      	movs	r1, #1
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	635a      	str	r2, [r3, #52]	; 0x34
 8003ed2:	4b11      	ldr	r3, [pc, #68]	; (8003f18 <HAL_SPI_MspInit+0x90>)
 8003ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	4013      	ands	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]
 8003edc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 8003ede:	0021      	movs	r1, r4
 8003ee0:	187b      	adds	r3, r7, r1
 8003ee2:	22e0      	movs	r2, #224	; 0xe0
 8003ee4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ee6:	187b      	adds	r3, r7, r1
 8003ee8:	2202      	movs	r2, #2
 8003eea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eec:	187b      	adds	r3, r7, r1
 8003eee:	2200      	movs	r2, #0
 8003ef0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef2:	187b      	adds	r3, r7, r1
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003ef8:	187b      	adds	r3, r7, r1
 8003efa:	2200      	movs	r2, #0
 8003efc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efe:	187a      	adds	r2, r7, r1
 8003f00:	23a0      	movs	r3, #160	; 0xa0
 8003f02:	05db      	lsls	r3, r3, #23
 8003f04:	0011      	movs	r1, r2
 8003f06:	0018      	movs	r0, r3
 8003f08:	f000 fcb6 	bl	8004878 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003f0c:	46c0      	nop			; (mov r8, r8)
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	b00b      	add	sp, #44	; 0x2c
 8003f12:	bd90      	pop	{r4, r7, pc}
 8003f14:	40013000 	.word	0x40013000
 8003f18:	40021000 	.word	0x40021000

08003f1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a0d      	ldr	r2, [pc, #52]	; (8003f60 <HAL_TIM_Base_MspInit+0x44>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d113      	bne.n	8003f56 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	; (8003f64 <HAL_TIM_Base_MspInit+0x48>)
 8003f30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f32:	4b0c      	ldr	r3, [pc, #48]	; (8003f64 <HAL_TIM_Base_MspInit+0x48>)
 8003f34:	2110      	movs	r1, #16
 8003f36:	430a      	orrs	r2, r1
 8003f38:	63da      	str	r2, [r3, #60]	; 0x3c
 8003f3a:	4b0a      	ldr	r3, [pc, #40]	; (8003f64 <HAL_TIM_Base_MspInit+0x48>)
 8003f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f3e:	2210      	movs	r2, #16
 8003f40:	4013      	ands	r3, r2
 8003f42:	60fb      	str	r3, [r7, #12]
 8003f44:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 8003f46:	2200      	movs	r2, #0
 8003f48:	2102      	movs	r1, #2
 8003f4a:	2011      	movs	r0, #17
 8003f4c:	f000 fc5e 	bl	800480c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003f50:	2011      	movs	r0, #17
 8003f52:	f000 fc70 	bl	8004836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	b004      	add	sp, #16
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	46c0      	nop			; (mov r8, r8)
 8003f60:	40001000 	.word	0x40001000
 8003f64:	40021000 	.word	0x40021000

08003f68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f68:	b590      	push	{r4, r7, lr}
 8003f6a:	b0a3      	sub	sp, #140	; 0x8c
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f70:	2374      	movs	r3, #116	; 0x74
 8003f72:	18fb      	adds	r3, r7, r3
 8003f74:	0018      	movs	r0, r3
 8003f76:	2314      	movs	r3, #20
 8003f78:	001a      	movs	r2, r3
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	f009 fbb0 	bl	800d6e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f80:	2428      	movs	r4, #40	; 0x28
 8003f82:	193b      	adds	r3, r7, r4
 8003f84:	0018      	movs	r0, r3
 8003f86:	234c      	movs	r3, #76	; 0x4c
 8003f88:	001a      	movs	r2, r3
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	f009 fba8 	bl	800d6e0 <memset>
  if(huart->Instance==USART1)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a84      	ldr	r2, [pc, #528]	; (80041a8 <HAL_UART_MspInit+0x240>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d140      	bne.n	800401c <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003f9a:	193b      	adds	r3, r7, r4
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003fa0:	193b      	adds	r3, r7, r4
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fa6:	193b      	adds	r3, r7, r4
 8003fa8:	0018      	movs	r0, r3
 8003faa:	f001 fcb3 	bl	8005914 <HAL_RCCEx_PeriphCLKConfig>
 8003fae:	1e03      	subs	r3, r0, #0
 8003fb0:	d001      	beq.n	8003fb6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003fb2:	f7ff fef5 	bl	8003da0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003fb6:	4b7d      	ldr	r3, [pc, #500]	; (80041ac <HAL_UART_MspInit+0x244>)
 8003fb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fba:	4b7c      	ldr	r3, [pc, #496]	; (80041ac <HAL_UART_MspInit+0x244>)
 8003fbc:	2180      	movs	r1, #128	; 0x80
 8003fbe:	01c9      	lsls	r1, r1, #7
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	641a      	str	r2, [r3, #64]	; 0x40
 8003fc4:	4b79      	ldr	r3, [pc, #484]	; (80041ac <HAL_UART_MspInit+0x244>)
 8003fc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fc8:	2380      	movs	r3, #128	; 0x80
 8003fca:	01db      	lsls	r3, r3, #7
 8003fcc:	4013      	ands	r3, r2
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fd2:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_UART_MspInit+0x244>)
 8003fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fd6:	4b75      	ldr	r3, [pc, #468]	; (80041ac <HAL_UART_MspInit+0x244>)
 8003fd8:	2101      	movs	r1, #1
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	635a      	str	r2, [r3, #52]	; 0x34
 8003fde:	4b73      	ldr	r3, [pc, #460]	; (80041ac <HAL_UART_MspInit+0x244>)
 8003fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	623b      	str	r3, [r7, #32]
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 8003fea:	2174      	movs	r1, #116	; 0x74
 8003fec:	187b      	adds	r3, r7, r1
 8003fee:	22c0      	movs	r2, #192	; 0xc0
 8003ff0:	00d2      	lsls	r2, r2, #3
 8003ff2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff4:	187b      	adds	r3, r7, r1
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ffa:	187b      	adds	r3, r7, r1
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004000:	187b      	adds	r3, r7, r1
 8004002:	2200      	movs	r2, #0
 8004004:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8004006:	187b      	adds	r3, r7, r1
 8004008:	2201      	movs	r2, #1
 800400a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800400c:	187a      	adds	r2, r7, r1
 800400e:	23a0      	movs	r3, #160	; 0xa0
 8004010:	05db      	lsls	r3, r3, #23
 8004012:	0011      	movs	r1, r2
 8004014:	0018      	movs	r0, r3
 8004016:	f000 fc2f 	bl	8004878 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 800401a:	e0c0      	b.n	800419e <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a63      	ldr	r2, [pc, #396]	; (80041b0 <HAL_UART_MspInit+0x248>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d140      	bne.n	80040a8 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004026:	2128      	movs	r1, #40	; 0x28
 8004028:	187b      	adds	r3, r7, r1
 800402a:	2202      	movs	r2, #2
 800402c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800402e:	187b      	adds	r3, r7, r1
 8004030:	2200      	movs	r2, #0
 8004032:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004034:	187b      	adds	r3, r7, r1
 8004036:	0018      	movs	r0, r3
 8004038:	f001 fc6c 	bl	8005914 <HAL_RCCEx_PeriphCLKConfig>
 800403c:	1e03      	subs	r3, r0, #0
 800403e:	d001      	beq.n	8004044 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8004040:	f7ff feae 	bl	8003da0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004044:	4b59      	ldr	r3, [pc, #356]	; (80041ac <HAL_UART_MspInit+0x244>)
 8004046:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004048:	4b58      	ldr	r3, [pc, #352]	; (80041ac <HAL_UART_MspInit+0x244>)
 800404a:	2180      	movs	r1, #128	; 0x80
 800404c:	0289      	lsls	r1, r1, #10
 800404e:	430a      	orrs	r2, r1
 8004050:	63da      	str	r2, [r3, #60]	; 0x3c
 8004052:	4b56      	ldr	r3, [pc, #344]	; (80041ac <HAL_UART_MspInit+0x244>)
 8004054:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004056:	2380      	movs	r3, #128	; 0x80
 8004058:	029b      	lsls	r3, r3, #10
 800405a:	4013      	ands	r3, r2
 800405c:	61fb      	str	r3, [r7, #28]
 800405e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004060:	4b52      	ldr	r3, [pc, #328]	; (80041ac <HAL_UART_MspInit+0x244>)
 8004062:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004064:	4b51      	ldr	r3, [pc, #324]	; (80041ac <HAL_UART_MspInit+0x244>)
 8004066:	2101      	movs	r1, #1
 8004068:	430a      	orrs	r2, r1
 800406a:	635a      	str	r2, [r3, #52]	; 0x34
 800406c:	4b4f      	ldr	r3, [pc, #316]	; (80041ac <HAL_UART_MspInit+0x244>)
 800406e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004070:	2201      	movs	r2, #1
 8004072:	4013      	ands	r3, r2
 8004074:	61bb      	str	r3, [r7, #24]
 8004076:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8004078:	2174      	movs	r1, #116	; 0x74
 800407a:	187b      	adds	r3, r7, r1
 800407c:	220c      	movs	r2, #12
 800407e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004080:	187b      	adds	r3, r7, r1
 8004082:	2202      	movs	r2, #2
 8004084:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004086:	187b      	adds	r3, r7, r1
 8004088:	2200      	movs	r2, #0
 800408a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800408c:	187b      	adds	r3, r7, r1
 800408e:	2200      	movs	r2, #0
 8004090:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004092:	187b      	adds	r3, r7, r1
 8004094:	2201      	movs	r2, #1
 8004096:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004098:	187a      	adds	r2, r7, r1
 800409a:	23a0      	movs	r3, #160	; 0xa0
 800409c:	05db      	lsls	r3, r3, #23
 800409e:	0011      	movs	r1, r2
 80040a0:	0018      	movs	r0, r3
 80040a2:	f000 fbe9 	bl	8004878 <HAL_GPIO_Init>
}
 80040a6:	e07a      	b.n	800419e <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a41      	ldr	r2, [pc, #260]	; (80041b4 <HAL_UART_MspInit+0x24c>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d140      	bne.n	8004134 <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80040b2:	2128      	movs	r1, #40	; 0x28
 80040b4:	187b      	adds	r3, r7, r1
 80040b6:	2204      	movs	r2, #4
 80040b8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80040ba:	187b      	adds	r3, r7, r1
 80040bc:	2200      	movs	r2, #0
 80040be:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80040c0:	187b      	adds	r3, r7, r1
 80040c2:	0018      	movs	r0, r3
 80040c4:	f001 fc26 	bl	8005914 <HAL_RCCEx_PeriphCLKConfig>
 80040c8:	1e03      	subs	r3, r0, #0
 80040ca:	d001      	beq.n	80040d0 <HAL_UART_MspInit+0x168>
      Error_Handler();
 80040cc:	f7ff fe68 	bl	8003da0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80040d0:	4b36      	ldr	r3, [pc, #216]	; (80041ac <HAL_UART_MspInit+0x244>)
 80040d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040d4:	4b35      	ldr	r3, [pc, #212]	; (80041ac <HAL_UART_MspInit+0x244>)
 80040d6:	2180      	movs	r1, #128	; 0x80
 80040d8:	02c9      	lsls	r1, r1, #11
 80040da:	430a      	orrs	r2, r1
 80040dc:	63da      	str	r2, [r3, #60]	; 0x3c
 80040de:	4b33      	ldr	r3, [pc, #204]	; (80041ac <HAL_UART_MspInit+0x244>)
 80040e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040e2:	2380      	movs	r3, #128	; 0x80
 80040e4:	02db      	lsls	r3, r3, #11
 80040e6:	4013      	ands	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]
 80040ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ec:	4b2f      	ldr	r3, [pc, #188]	; (80041ac <HAL_UART_MspInit+0x244>)
 80040ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040f0:	4b2e      	ldr	r3, [pc, #184]	; (80041ac <HAL_UART_MspInit+0x244>)
 80040f2:	2102      	movs	r1, #2
 80040f4:	430a      	orrs	r2, r1
 80040f6:	635a      	str	r2, [r3, #52]	; 0x34
 80040f8:	4b2c      	ldr	r3, [pc, #176]	; (80041ac <HAL_UART_MspInit+0x244>)
 80040fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040fc:	2202      	movs	r2, #2
 80040fe:	4013      	ands	r3, r2
 8004100:	613b      	str	r3, [r7, #16]
 8004102:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 8004104:	2174      	movs	r1, #116	; 0x74
 8004106:	187b      	adds	r3, r7, r1
 8004108:	22c0      	movs	r2, #192	; 0xc0
 800410a:	0092      	lsls	r2, r2, #2
 800410c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800410e:	187b      	adds	r3, r7, r1
 8004110:	2202      	movs	r2, #2
 8004112:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004114:	187b      	adds	r3, r7, r1
 8004116:	2200      	movs	r2, #0
 8004118:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800411a:	187b      	adds	r3, r7, r1
 800411c:	2200      	movs	r2, #0
 800411e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004120:	187b      	adds	r3, r7, r1
 8004122:	2204      	movs	r2, #4
 8004124:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004126:	187b      	adds	r3, r7, r1
 8004128:	4a23      	ldr	r2, [pc, #140]	; (80041b8 <HAL_UART_MspInit+0x250>)
 800412a:	0019      	movs	r1, r3
 800412c:	0010      	movs	r0, r2
 800412e:	f000 fba3 	bl	8004878 <HAL_GPIO_Init>
}
 8004132:	e034      	b.n	800419e <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a20      	ldr	r2, [pc, #128]	; (80041bc <HAL_UART_MspInit+0x254>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d12f      	bne.n	800419e <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 800413e:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_UART_MspInit+0x244>)
 8004140:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004142:	4b1a      	ldr	r3, [pc, #104]	; (80041ac <HAL_UART_MspInit+0x244>)
 8004144:	2180      	movs	r1, #128	; 0x80
 8004146:	0049      	lsls	r1, r1, #1
 8004148:	430a      	orrs	r2, r1
 800414a:	63da      	str	r2, [r3, #60]	; 0x3c
 800414c:	4b17      	ldr	r3, [pc, #92]	; (80041ac <HAL_UART_MspInit+0x244>)
 800414e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004150:	2380      	movs	r3, #128	; 0x80
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	4013      	ands	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800415a:	4b14      	ldr	r3, [pc, #80]	; (80041ac <HAL_UART_MspInit+0x244>)
 800415c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800415e:	4b13      	ldr	r3, [pc, #76]	; (80041ac <HAL_UART_MspInit+0x244>)
 8004160:	2102      	movs	r1, #2
 8004162:	430a      	orrs	r2, r1
 8004164:	635a      	str	r2, [r3, #52]	; 0x34
 8004166:	4b11      	ldr	r3, [pc, #68]	; (80041ac <HAL_UART_MspInit+0x244>)
 8004168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800416a:	2202      	movs	r2, #2
 800416c:	4013      	ands	r3, r2
 800416e:	60bb      	str	r3, [r7, #8]
 8004170:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8004172:	2174      	movs	r1, #116	; 0x74
 8004174:	187b      	adds	r3, r7, r1
 8004176:	2218      	movs	r2, #24
 8004178:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800417a:	187b      	adds	r3, r7, r1
 800417c:	2202      	movs	r2, #2
 800417e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004180:	187b      	adds	r3, r7, r1
 8004182:	2200      	movs	r2, #0
 8004184:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004186:	187b      	adds	r3, r7, r1
 8004188:	2200      	movs	r2, #0
 800418a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 800418c:	187b      	adds	r3, r7, r1
 800418e:	2203      	movs	r2, #3
 8004190:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004192:	187b      	adds	r3, r7, r1
 8004194:	4a08      	ldr	r2, [pc, #32]	; (80041b8 <HAL_UART_MspInit+0x250>)
 8004196:	0019      	movs	r1, r3
 8004198:	0010      	movs	r0, r2
 800419a:	f000 fb6d 	bl	8004878 <HAL_GPIO_Init>
}
 800419e:	46c0      	nop			; (mov r8, r8)
 80041a0:	46bd      	mov	sp, r7
 80041a2:	b023      	add	sp, #140	; 0x8c
 80041a4:	bd90      	pop	{r4, r7, pc}
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	40013800 	.word	0x40013800
 80041ac:	40021000 	.word	0x40021000
 80041b0:	40004400 	.word	0x40004400
 80041b4:	40004800 	.word	0x40004800
 80041b8:	50000400 	.word	0x50000400
 80041bc:	40005000 	.word	0x40005000

080041c0 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a25      	ldr	r2, [pc, #148]	; (8004264 <HAL_UART_MspDeInit+0xa4>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d10e      	bne.n	80041f0 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80041d2:	4b25      	ldr	r3, [pc, #148]	; (8004268 <HAL_UART_MspDeInit+0xa8>)
 80041d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041d6:	4b24      	ldr	r3, [pc, #144]	; (8004268 <HAL_UART_MspDeInit+0xa8>)
 80041d8:	4924      	ldr	r1, [pc, #144]	; (800426c <HAL_UART_MspDeInit+0xac>)
 80041da:	400a      	ands	r2, r1
 80041dc:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG2_TX_Pin|DBG2_RX_Pin);
 80041de:	23c0      	movs	r3, #192	; 0xc0
 80041e0:	00da      	lsls	r2, r3, #3
 80041e2:	23a0      	movs	r3, #160	; 0xa0
 80041e4:	05db      	lsls	r3, r3, #23
 80041e6:	0011      	movs	r1, r2
 80041e8:	0018      	movs	r0, r3
 80041ea:	f000 fcb1 	bl	8004b50 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 80041ee:	e034      	b.n	800425a <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART2)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a1e      	ldr	r2, [pc, #120]	; (8004270 <HAL_UART_MspDeInit+0xb0>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d10c      	bne.n	8004214 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 80041fa:	4b1b      	ldr	r3, [pc, #108]	; (8004268 <HAL_UART_MspDeInit+0xa8>)
 80041fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041fe:	4b1a      	ldr	r3, [pc, #104]	; (8004268 <HAL_UART_MspDeInit+0xa8>)
 8004200:	491c      	ldr	r1, [pc, #112]	; (8004274 <HAL_UART_MspDeInit+0xb4>)
 8004202:	400a      	ands	r2, r1
 8004204:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 8004206:	23a0      	movs	r3, #160	; 0xa0
 8004208:	05db      	lsls	r3, r3, #23
 800420a:	210c      	movs	r1, #12
 800420c:	0018      	movs	r0, r3
 800420e:	f000 fc9f 	bl	8004b50 <HAL_GPIO_DeInit>
}
 8004212:	e022      	b.n	800425a <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART3)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a17      	ldr	r2, [pc, #92]	; (8004278 <HAL_UART_MspDeInit+0xb8>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d10d      	bne.n	800423a <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 800421e:	4b12      	ldr	r3, [pc, #72]	; (8004268 <HAL_UART_MspDeInit+0xa8>)
 8004220:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004222:	4b11      	ldr	r3, [pc, #68]	; (8004268 <HAL_UART_MspDeInit+0xa8>)
 8004224:	4915      	ldr	r1, [pc, #84]	; (800427c <HAL_UART_MspDeInit+0xbc>)
 8004226:	400a      	ands	r2, r1
 8004228:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 800422a:	23c0      	movs	r3, #192	; 0xc0
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4a14      	ldr	r2, [pc, #80]	; (8004280 <HAL_UART_MspDeInit+0xc0>)
 8004230:	0019      	movs	r1, r3
 8004232:	0010      	movs	r0, r2
 8004234:	f000 fc8c 	bl	8004b50 <HAL_GPIO_DeInit>
}
 8004238:	e00f      	b.n	800425a <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART5)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a11      	ldr	r2, [pc, #68]	; (8004284 <HAL_UART_MspDeInit+0xc4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d10a      	bne.n	800425a <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART5_CLK_DISABLE();
 8004244:	4b08      	ldr	r3, [pc, #32]	; (8004268 <HAL_UART_MspDeInit+0xa8>)
 8004246:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004248:	4b07      	ldr	r3, [pc, #28]	; (8004268 <HAL_UART_MspDeInit+0xa8>)
 800424a:	490f      	ldr	r1, [pc, #60]	; (8004288 <HAL_UART_MspDeInit+0xc8>)
 800424c:	400a      	ands	r2, r1
 800424e:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8004250:	4b0b      	ldr	r3, [pc, #44]	; (8004280 <HAL_UART_MspDeInit+0xc0>)
 8004252:	2118      	movs	r1, #24
 8004254:	0018      	movs	r0, r3
 8004256:	f000 fc7b 	bl	8004b50 <HAL_GPIO_DeInit>
}
 800425a:	46c0      	nop			; (mov r8, r8)
 800425c:	46bd      	mov	sp, r7
 800425e:	b002      	add	sp, #8
 8004260:	bd80      	pop	{r7, pc}
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	40013800 	.word	0x40013800
 8004268:	40021000 	.word	0x40021000
 800426c:	ffffbfff 	.word	0xffffbfff
 8004270:	40004400 	.word	0x40004400
 8004274:	fffdffff 	.word	0xfffdffff
 8004278:	40004800 	.word	0x40004800
 800427c:	fffbffff 	.word	0xfffbffff
 8004280:	50000400 	.word	0x50000400
 8004284:	40005000 	.word	0x40005000
 8004288:	fffffeff 	.word	0xfffffeff

0800428c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004290:	e7fe      	b.n	8004290 <NMI_Handler+0x4>

08004292 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004296:	e7fe      	b.n	8004296 <HardFault_Handler+0x4>

08004298 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800429c:	46c0      	nop			; (mov r8, r8)
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042a6:	46c0      	nop			; (mov r8, r8)
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042b0:	f000 f97c 	bl	80045ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042b4:	46c0      	nop			; (mov r8, r8)
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80042c0:	4b03      	ldr	r3, [pc, #12]	; (80042d0 <RTC_TAMP_IRQHandler+0x14>)
 80042c2:	0018      	movs	r0, r3
 80042c4:	f002 f928 	bl	8006518 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80042c8:	46c0      	nop			; (mov r8, r8)
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	200006f4 	.word	0x200006f4

080042d4 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ASTRO_EVT_Pin);
 80042d8:	2004      	movs	r0, #4
 80042da:	f000 fd4b 	bl	8004d74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80042de:	46c0      	nop			; (mov r8, r8)
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80042e8:	4b03      	ldr	r3, [pc, #12]	; (80042f8 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 80042ea:	0018      	movs	r0, r3
 80042ec:	f003 fabc 	bl	8007868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80042f0:	46c0      	nop			; (mov r8, r8)
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	20000784 	.word	0x20000784

080042fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  return 1;
 8004300:	2301      	movs	r3, #1
}
 8004302:	0018      	movs	r0, r3
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <_kill>:

int _kill(int pid, int sig)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004312:	f009 fad9 	bl	800d8c8 <__errno>
 8004316:	0003      	movs	r3, r0
 8004318:	2216      	movs	r2, #22
 800431a:	601a      	str	r2, [r3, #0]
  return -1;
 800431c:	2301      	movs	r3, #1
 800431e:	425b      	negs	r3, r3
}
 8004320:	0018      	movs	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	b002      	add	sp, #8
 8004326:	bd80      	pop	{r7, pc}

08004328 <_exit>:

void _exit (int status)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004330:	2301      	movs	r3, #1
 8004332:	425a      	negs	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	0011      	movs	r1, r2
 8004338:	0018      	movs	r0, r3
 800433a:	f7ff ffe5 	bl	8004308 <_kill>
  while (1) {}    /* Make sure we hang here */
 800433e:	e7fe      	b.n	800433e <_exit+0x16>

08004340 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800434c:	2300      	movs	r3, #0
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	e00a      	b.n	8004368 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004352:	e000      	b.n	8004356 <_read+0x16>
 8004354:	bf00      	nop
 8004356:	0001      	movs	r1, r0
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	60ba      	str	r2, [r7, #8]
 800435e:	b2ca      	uxtb	r2, r1
 8004360:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	3301      	adds	r3, #1
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	429a      	cmp	r2, r3
 800436e:	dbf0      	blt.n	8004352 <_read+0x12>
  }

  return len;
 8004370:	687b      	ldr	r3, [r7, #4]
}
 8004372:	0018      	movs	r0, r3
 8004374:	46bd      	mov	sp, r7
 8004376:	b006      	add	sp, #24
 8004378:	bd80      	pop	{r7, pc}

0800437a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b086      	sub	sp, #24
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	e009      	b.n	80043a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	60ba      	str	r2, [r7, #8]
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	0018      	movs	r0, r3
 8004396:	e000      	b.n	800439a <_write+0x20>
 8004398:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	3301      	adds	r3, #1
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	dbf1      	blt.n	800438c <_write+0x12>
  }
  return len;
 80043a8:	687b      	ldr	r3, [r7, #4]
}
 80043aa:	0018      	movs	r0, r3
 80043ac:	46bd      	mov	sp, r7
 80043ae:	b006      	add	sp, #24
 80043b0:	bd80      	pop	{r7, pc}

080043b2 <_close>:

int _close(int file)
{
 80043b2:	b580      	push	{r7, lr}
 80043b4:	b082      	sub	sp, #8
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80043ba:	2301      	movs	r3, #1
 80043bc:	425b      	negs	r3, r3
}
 80043be:	0018      	movs	r0, r3
 80043c0:	46bd      	mov	sp, r7
 80043c2:	b002      	add	sp, #8
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
 80043ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2280      	movs	r2, #128	; 0x80
 80043d4:	0192      	lsls	r2, r2, #6
 80043d6:	605a      	str	r2, [r3, #4]
  return 0;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	0018      	movs	r0, r3
 80043dc:	46bd      	mov	sp, r7
 80043de:	b002      	add	sp, #8
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <_isatty>:

int _isatty(int file)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b082      	sub	sp, #8
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80043ea:	2301      	movs	r3, #1
}
 80043ec:	0018      	movs	r0, r3
 80043ee:	46bd      	mov	sp, r7
 80043f0:	b002      	add	sp, #8
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004400:	2300      	movs	r3, #0
}
 8004402:	0018      	movs	r0, r3
 8004404:	46bd      	mov	sp, r7
 8004406:	b004      	add	sp, #16
 8004408:	bd80      	pop	{r7, pc}
	...

0800440c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004414:	4a14      	ldr	r2, [pc, #80]	; (8004468 <_sbrk+0x5c>)
 8004416:	4b15      	ldr	r3, [pc, #84]	; (800446c <_sbrk+0x60>)
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004420:	4b13      	ldr	r3, [pc, #76]	; (8004470 <_sbrk+0x64>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d102      	bne.n	800442e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004428:	4b11      	ldr	r3, [pc, #68]	; (8004470 <_sbrk+0x64>)
 800442a:	4a12      	ldr	r2, [pc, #72]	; (8004474 <_sbrk+0x68>)
 800442c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800442e:	4b10      	ldr	r3, [pc, #64]	; (8004470 <_sbrk+0x64>)
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	18d3      	adds	r3, r2, r3
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	429a      	cmp	r2, r3
 800443a:	d207      	bcs.n	800444c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800443c:	f009 fa44 	bl	800d8c8 <__errno>
 8004440:	0003      	movs	r3, r0
 8004442:	220c      	movs	r2, #12
 8004444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004446:	2301      	movs	r3, #1
 8004448:	425b      	negs	r3, r3
 800444a:	e009      	b.n	8004460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800444c:	4b08      	ldr	r3, [pc, #32]	; (8004470 <_sbrk+0x64>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004452:	4b07      	ldr	r3, [pc, #28]	; (8004470 <_sbrk+0x64>)
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	18d2      	adds	r2, r2, r3
 800445a:	4b05      	ldr	r3, [pc, #20]	; (8004470 <_sbrk+0x64>)
 800445c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800445e:	68fb      	ldr	r3, [r7, #12]
}
 8004460:	0018      	movs	r0, r3
 8004462:	46bd      	mov	sp, r7
 8004464:	b006      	add	sp, #24
 8004466:	bd80      	pop	{r7, pc}
 8004468:	20024000 	.word	0x20024000
 800446c:	00000400 	.word	0x00000400
 8004470:	20000b20 	.word	0x20000b20
 8004474:	20000f60 	.word	0x20000f60

08004478 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800447c:	46c0      	nop			; (mov r8, r8)
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
	...

08004484 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004484:	480d      	ldr	r0, [pc, #52]	; (80044bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004486:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004488:	f7ff fff6 	bl	8004478 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800448c:	480c      	ldr	r0, [pc, #48]	; (80044c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800448e:	490d      	ldr	r1, [pc, #52]	; (80044c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004490:	4a0d      	ldr	r2, [pc, #52]	; (80044c8 <LoopForever+0xe>)
  movs r3, #0
 8004492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004494:	e002      	b.n	800449c <LoopCopyDataInit>

08004496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800449a:	3304      	adds	r3, #4

0800449c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800449c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800449e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044a0:	d3f9      	bcc.n	8004496 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044a2:	4a0a      	ldr	r2, [pc, #40]	; (80044cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80044a4:	4c0a      	ldr	r4, [pc, #40]	; (80044d0 <LoopForever+0x16>)
  movs r3, #0
 80044a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044a8:	e001      	b.n	80044ae <LoopFillZerobss>

080044aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044ac:	3204      	adds	r2, #4

080044ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044b0:	d3fb      	bcc.n	80044aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80044b2:	f009 fa0f 	bl	800d8d4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80044b6:	f7fe f877 	bl	80025a8 <main>

080044ba <LoopForever>:

LoopForever:
  b LoopForever
 80044ba:	e7fe      	b.n	80044ba <LoopForever>
  ldr   r0, =_estack
 80044bc:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80044c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044c4:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 80044c8:	08016280 	.word	0x08016280
  ldr r2, =_sbss
 80044cc:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 80044d0:	20000f60 	.word	0x20000f60

080044d4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80044d4:	e7fe      	b.n	80044d4 <ADC1_COMP_IRQHandler>
	...

080044d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80044de:	1dfb      	adds	r3, r7, #7
 80044e0:	2200      	movs	r2, #0
 80044e2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044e4:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <HAL_Init+0x3c>)
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	4b0a      	ldr	r3, [pc, #40]	; (8004514 <HAL_Init+0x3c>)
 80044ea:	2180      	movs	r1, #128	; 0x80
 80044ec:	0049      	lsls	r1, r1, #1
 80044ee:	430a      	orrs	r2, r1
 80044f0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80044f2:	2003      	movs	r0, #3
 80044f4:	f000 f810 	bl	8004518 <HAL_InitTick>
 80044f8:	1e03      	subs	r3, r0, #0
 80044fa:	d003      	beq.n	8004504 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80044fc:	1dfb      	adds	r3, r7, #7
 80044fe:	2201      	movs	r2, #1
 8004500:	701a      	strb	r2, [r3, #0]
 8004502:	e001      	b.n	8004508 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004504:	f7ff fc52 	bl	8003dac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004508:	1dfb      	adds	r3, r7, #7
 800450a:	781b      	ldrb	r3, [r3, #0]
}
 800450c:	0018      	movs	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	b002      	add	sp, #8
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40022000 	.word	0x40022000

08004518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004518:	b590      	push	{r4, r7, lr}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004520:	230f      	movs	r3, #15
 8004522:	18fb      	adds	r3, r7, r3
 8004524:	2200      	movs	r2, #0
 8004526:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004528:	4b1d      	ldr	r3, [pc, #116]	; (80045a0 <HAL_InitTick+0x88>)
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d02b      	beq.n	8004588 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004530:	4b1c      	ldr	r3, [pc, #112]	; (80045a4 <HAL_InitTick+0x8c>)
 8004532:	681c      	ldr	r4, [r3, #0]
 8004534:	4b1a      	ldr	r3, [pc, #104]	; (80045a0 <HAL_InitTick+0x88>)
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	0019      	movs	r1, r3
 800453a:	23fa      	movs	r3, #250	; 0xfa
 800453c:	0098      	lsls	r0, r3, #2
 800453e:	f7fb fdfd 	bl	800013c <__udivsi3>
 8004542:	0003      	movs	r3, r0
 8004544:	0019      	movs	r1, r3
 8004546:	0020      	movs	r0, r4
 8004548:	f7fb fdf8 	bl	800013c <__udivsi3>
 800454c:	0003      	movs	r3, r0
 800454e:	0018      	movs	r0, r3
 8004550:	f000 f985 	bl	800485e <HAL_SYSTICK_Config>
 8004554:	1e03      	subs	r3, r0, #0
 8004556:	d112      	bne.n	800457e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b03      	cmp	r3, #3
 800455c:	d80a      	bhi.n	8004574 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800455e:	6879      	ldr	r1, [r7, #4]
 8004560:	2301      	movs	r3, #1
 8004562:	425b      	negs	r3, r3
 8004564:	2200      	movs	r2, #0
 8004566:	0018      	movs	r0, r3
 8004568:	f000 f950 	bl	800480c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800456c:	4b0e      	ldr	r3, [pc, #56]	; (80045a8 <HAL_InitTick+0x90>)
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	e00d      	b.n	8004590 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004574:	230f      	movs	r3, #15
 8004576:	18fb      	adds	r3, r7, r3
 8004578:	2201      	movs	r2, #1
 800457a:	701a      	strb	r2, [r3, #0]
 800457c:	e008      	b.n	8004590 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800457e:	230f      	movs	r3, #15
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	2201      	movs	r2, #1
 8004584:	701a      	strb	r2, [r3, #0]
 8004586:	e003      	b.n	8004590 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004588:	230f      	movs	r3, #15
 800458a:	18fb      	adds	r3, r7, r3
 800458c:	2201      	movs	r2, #1
 800458e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004590:	230f      	movs	r3, #15
 8004592:	18fb      	adds	r3, r7, r3
 8004594:	781b      	ldrb	r3, [r3, #0]
}
 8004596:	0018      	movs	r0, r3
 8004598:	46bd      	mov	sp, r7
 800459a:	b005      	add	sp, #20
 800459c:	bd90      	pop	{r4, r7, pc}
 800459e:	46c0      	nop			; (mov r8, r8)
 80045a0:	20000018 	.word	0x20000018
 80045a4:	20000010 	.word	0x20000010
 80045a8:	20000014 	.word	0x20000014

080045ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80045b0:	4b05      	ldr	r3, [pc, #20]	; (80045c8 <HAL_IncTick+0x1c>)
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	001a      	movs	r2, r3
 80045b6:	4b05      	ldr	r3, [pc, #20]	; (80045cc <HAL_IncTick+0x20>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	18d2      	adds	r2, r2, r3
 80045bc:	4b03      	ldr	r3, [pc, #12]	; (80045cc <HAL_IncTick+0x20>)
 80045be:	601a      	str	r2, [r3, #0]
}
 80045c0:	46c0      	nop			; (mov r8, r8)
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	46c0      	nop			; (mov r8, r8)
 80045c8:	20000018 	.word	0x20000018
 80045cc:	20000b24 	.word	0x20000b24

080045d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  return uwTick;
 80045d4:	4b02      	ldr	r3, [pc, #8]	; (80045e0 <HAL_GetTick+0x10>)
 80045d6:	681b      	ldr	r3, [r3, #0]
}
 80045d8:	0018      	movs	r0, r3
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	46c0      	nop			; (mov r8, r8)
 80045e0:	20000b24 	.word	0x20000b24

080045e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045ec:	f7ff fff0 	bl	80045d0 <HAL_GetTick>
 80045f0:	0003      	movs	r3, r0
 80045f2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	3301      	adds	r3, #1
 80045fc:	d005      	beq.n	800460a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045fe:	4b0a      	ldr	r3, [pc, #40]	; (8004628 <HAL_Delay+0x44>)
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	001a      	movs	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	189b      	adds	r3, r3, r2
 8004608:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	f7ff ffe0 	bl	80045d0 <HAL_GetTick>
 8004610:	0002      	movs	r2, r0
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	429a      	cmp	r2, r3
 800461a:	d8f7      	bhi.n	800460c <HAL_Delay+0x28>
  {
  }
}
 800461c:	46c0      	nop			; (mov r8, r8)
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	46bd      	mov	sp, r7
 8004622:	b004      	add	sp, #16
 8004624:	bd80      	pop	{r7, pc}
 8004626:	46c0      	nop			; (mov r8, r8)
 8004628:	20000018 	.word	0x20000018

0800462c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8004630:	4b04      	ldr	r3, [pc, #16]	; (8004644 <HAL_SuspendTick+0x18>)
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	4b03      	ldr	r3, [pc, #12]	; (8004644 <HAL_SuspendTick+0x18>)
 8004636:	2102      	movs	r1, #2
 8004638:	438a      	bics	r2, r1
 800463a:	601a      	str	r2, [r3, #0]
}
 800463c:	46c0      	nop			; (mov r8, r8)
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	46c0      	nop			; (mov r8, r8)
 8004644:	e000e010 	.word	0xe000e010

08004648 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800464c:	4b04      	ldr	r3, [pc, #16]	; (8004660 <HAL_ResumeTick+0x18>)
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	4b03      	ldr	r3, [pc, #12]	; (8004660 <HAL_ResumeTick+0x18>)
 8004652:	2102      	movs	r1, #2
 8004654:	430a      	orrs	r2, r1
 8004656:	601a      	str	r2, [r3, #0]
}
 8004658:	46c0      	nop			; (mov r8, r8)
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	46c0      	nop			; (mov r8, r8)
 8004660:	e000e010 	.word	0xe000e010

08004664 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800466c:	4b06      	ldr	r3, [pc, #24]	; (8004688 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a06      	ldr	r2, [pc, #24]	; (800468c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8004672:	4013      	ands	r3, r2
 8004674:	0019      	movs	r1, r3
 8004676:	4b04      	ldr	r3, [pc, #16]	; (8004688 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	430a      	orrs	r2, r1
 800467c:	601a      	str	r2, [r3, #0]
}
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	46bd      	mov	sp, r7
 8004682:	b002      	add	sp, #8
 8004684:	bd80      	pop	{r7, pc}
 8004686:	46c0      	nop			; (mov r8, r8)
 8004688:	40010000 	.word	0x40010000
 800468c:	fffff9ff 	.word	0xfffff9ff

08004690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	0002      	movs	r2, r0
 8004698:	1dfb      	adds	r3, r7, #7
 800469a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800469c:	1dfb      	adds	r3, r7, #7
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b7f      	cmp	r3, #127	; 0x7f
 80046a2:	d809      	bhi.n	80046b8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046a4:	1dfb      	adds	r3, r7, #7
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	001a      	movs	r2, r3
 80046aa:	231f      	movs	r3, #31
 80046ac:	401a      	ands	r2, r3
 80046ae:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <__NVIC_EnableIRQ+0x30>)
 80046b0:	2101      	movs	r1, #1
 80046b2:	4091      	lsls	r1, r2
 80046b4:	000a      	movs	r2, r1
 80046b6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80046b8:	46c0      	nop			; (mov r8, r8)
 80046ba:	46bd      	mov	sp, r7
 80046bc:	b002      	add	sp, #8
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	e000e100 	.word	0xe000e100

080046c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c4:	b590      	push	{r4, r7, lr}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	0002      	movs	r2, r0
 80046cc:	6039      	str	r1, [r7, #0]
 80046ce:	1dfb      	adds	r3, r7, #7
 80046d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80046d2:	1dfb      	adds	r3, r7, #7
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	2b7f      	cmp	r3, #127	; 0x7f
 80046d8:	d828      	bhi.n	800472c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046da:	4a2f      	ldr	r2, [pc, #188]	; (8004798 <__NVIC_SetPriority+0xd4>)
 80046dc:	1dfb      	adds	r3, r7, #7
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	b25b      	sxtb	r3, r3
 80046e2:	089b      	lsrs	r3, r3, #2
 80046e4:	33c0      	adds	r3, #192	; 0xc0
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	589b      	ldr	r3, [r3, r2]
 80046ea:	1dfa      	adds	r2, r7, #7
 80046ec:	7812      	ldrb	r2, [r2, #0]
 80046ee:	0011      	movs	r1, r2
 80046f0:	2203      	movs	r2, #3
 80046f2:	400a      	ands	r2, r1
 80046f4:	00d2      	lsls	r2, r2, #3
 80046f6:	21ff      	movs	r1, #255	; 0xff
 80046f8:	4091      	lsls	r1, r2
 80046fa:	000a      	movs	r2, r1
 80046fc:	43d2      	mvns	r2, r2
 80046fe:	401a      	ands	r2, r3
 8004700:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	019b      	lsls	r3, r3, #6
 8004706:	22ff      	movs	r2, #255	; 0xff
 8004708:	401a      	ands	r2, r3
 800470a:	1dfb      	adds	r3, r7, #7
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	0018      	movs	r0, r3
 8004710:	2303      	movs	r3, #3
 8004712:	4003      	ands	r3, r0
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004718:	481f      	ldr	r0, [pc, #124]	; (8004798 <__NVIC_SetPriority+0xd4>)
 800471a:	1dfb      	adds	r3, r7, #7
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	b25b      	sxtb	r3, r3
 8004720:	089b      	lsrs	r3, r3, #2
 8004722:	430a      	orrs	r2, r1
 8004724:	33c0      	adds	r3, #192	; 0xc0
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800472a:	e031      	b.n	8004790 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800472c:	4a1b      	ldr	r2, [pc, #108]	; (800479c <__NVIC_SetPriority+0xd8>)
 800472e:	1dfb      	adds	r3, r7, #7
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	0019      	movs	r1, r3
 8004734:	230f      	movs	r3, #15
 8004736:	400b      	ands	r3, r1
 8004738:	3b08      	subs	r3, #8
 800473a:	089b      	lsrs	r3, r3, #2
 800473c:	3306      	adds	r3, #6
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	18d3      	adds	r3, r2, r3
 8004742:	3304      	adds	r3, #4
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	1dfa      	adds	r2, r7, #7
 8004748:	7812      	ldrb	r2, [r2, #0]
 800474a:	0011      	movs	r1, r2
 800474c:	2203      	movs	r2, #3
 800474e:	400a      	ands	r2, r1
 8004750:	00d2      	lsls	r2, r2, #3
 8004752:	21ff      	movs	r1, #255	; 0xff
 8004754:	4091      	lsls	r1, r2
 8004756:	000a      	movs	r2, r1
 8004758:	43d2      	mvns	r2, r2
 800475a:	401a      	ands	r2, r3
 800475c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	019b      	lsls	r3, r3, #6
 8004762:	22ff      	movs	r2, #255	; 0xff
 8004764:	401a      	ands	r2, r3
 8004766:	1dfb      	adds	r3, r7, #7
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	0018      	movs	r0, r3
 800476c:	2303      	movs	r3, #3
 800476e:	4003      	ands	r3, r0
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004774:	4809      	ldr	r0, [pc, #36]	; (800479c <__NVIC_SetPriority+0xd8>)
 8004776:	1dfb      	adds	r3, r7, #7
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	001c      	movs	r4, r3
 800477c:	230f      	movs	r3, #15
 800477e:	4023      	ands	r3, r4
 8004780:	3b08      	subs	r3, #8
 8004782:	089b      	lsrs	r3, r3, #2
 8004784:	430a      	orrs	r2, r1
 8004786:	3306      	adds	r3, #6
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	18c3      	adds	r3, r0, r3
 800478c:	3304      	adds	r3, #4
 800478e:	601a      	str	r2, [r3, #0]
}
 8004790:	46c0      	nop			; (mov r8, r8)
 8004792:	46bd      	mov	sp, r7
 8004794:	b003      	add	sp, #12
 8004796:	bd90      	pop	{r4, r7, pc}
 8004798:	e000e100 	.word	0xe000e100
 800479c:	e000ed00 	.word	0xe000ed00

080047a0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80047a4:	f3bf 8f4f 	dsb	sy
}
 80047a8:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047aa:	4b04      	ldr	r3, [pc, #16]	; (80047bc <__NVIC_SystemReset+0x1c>)
 80047ac:	4a04      	ldr	r2, [pc, #16]	; (80047c0 <__NVIC_SystemReset+0x20>)
 80047ae:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80047b0:	f3bf 8f4f 	dsb	sy
}
 80047b4:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80047b6:	46c0      	nop			; (mov r8, r8)
 80047b8:	e7fd      	b.n	80047b6 <__NVIC_SystemReset+0x16>
 80047ba:	46c0      	nop			; (mov r8, r8)
 80047bc:	e000ed00 	.word	0xe000ed00
 80047c0:	05fa0004 	.word	0x05fa0004

080047c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	1e5a      	subs	r2, r3, #1
 80047d0:	2380      	movs	r3, #128	; 0x80
 80047d2:	045b      	lsls	r3, r3, #17
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d301      	bcc.n	80047dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047d8:	2301      	movs	r3, #1
 80047da:	e010      	b.n	80047fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047dc:	4b0a      	ldr	r3, [pc, #40]	; (8004808 <SysTick_Config+0x44>)
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	3a01      	subs	r2, #1
 80047e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047e4:	2301      	movs	r3, #1
 80047e6:	425b      	negs	r3, r3
 80047e8:	2103      	movs	r1, #3
 80047ea:	0018      	movs	r0, r3
 80047ec:	f7ff ff6a 	bl	80046c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047f0:	4b05      	ldr	r3, [pc, #20]	; (8004808 <SysTick_Config+0x44>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047f6:	4b04      	ldr	r3, [pc, #16]	; (8004808 <SysTick_Config+0x44>)
 80047f8:	2207      	movs	r2, #7
 80047fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	0018      	movs	r0, r3
 8004800:	46bd      	mov	sp, r7
 8004802:	b002      	add	sp, #8
 8004804:	bd80      	pop	{r7, pc}
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	e000e010 	.word	0xe000e010

0800480c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	60b9      	str	r1, [r7, #8]
 8004814:	607a      	str	r2, [r7, #4]
 8004816:	210f      	movs	r1, #15
 8004818:	187b      	adds	r3, r7, r1
 800481a:	1c02      	adds	r2, r0, #0
 800481c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800481e:	68ba      	ldr	r2, [r7, #8]
 8004820:	187b      	adds	r3, r7, r1
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	b25b      	sxtb	r3, r3
 8004826:	0011      	movs	r1, r2
 8004828:	0018      	movs	r0, r3
 800482a:	f7ff ff4b 	bl	80046c4 <__NVIC_SetPriority>
}
 800482e:	46c0      	nop			; (mov r8, r8)
 8004830:	46bd      	mov	sp, r7
 8004832:	b004      	add	sp, #16
 8004834:	bd80      	pop	{r7, pc}

08004836 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004836:	b580      	push	{r7, lr}
 8004838:	b082      	sub	sp, #8
 800483a:	af00      	add	r7, sp, #0
 800483c:	0002      	movs	r2, r0
 800483e:	1dfb      	adds	r3, r7, #7
 8004840:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004842:	1dfb      	adds	r3, r7, #7
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	b25b      	sxtb	r3, r3
 8004848:	0018      	movs	r0, r3
 800484a:	f7ff ff21 	bl	8004690 <__NVIC_EnableIRQ>
}
 800484e:	46c0      	nop			; (mov r8, r8)
 8004850:	46bd      	mov	sp, r7
 8004852:	b002      	add	sp, #8
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800485a:	f7ff ffa1 	bl	80047a0 <__NVIC_SystemReset>

0800485e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800485e:	b580      	push	{r7, lr}
 8004860:	b082      	sub	sp, #8
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	0018      	movs	r0, r3
 800486a:	f7ff ffab 	bl	80047c4 <SysTick_Config>
 800486e:	0003      	movs	r3, r0
}
 8004870:	0018      	movs	r0, r3
 8004872:	46bd      	mov	sp, r7
 8004874:	b002      	add	sp, #8
 8004876:	bd80      	pop	{r7, pc}

08004878 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b086      	sub	sp, #24
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004882:	2300      	movs	r3, #0
 8004884:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004886:	e14d      	b.n	8004b24 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2101      	movs	r1, #1
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4091      	lsls	r1, r2
 8004892:	000a      	movs	r2, r1
 8004894:	4013      	ands	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d100      	bne.n	80048a0 <HAL_GPIO_Init+0x28>
 800489e:	e13e      	b.n	8004b1e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	2203      	movs	r2, #3
 80048a6:	4013      	ands	r3, r2
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d005      	beq.n	80048b8 <HAL_GPIO_Init+0x40>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2203      	movs	r2, #3
 80048b2:	4013      	ands	r3, r2
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d130      	bne.n	800491a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	2203      	movs	r2, #3
 80048c4:	409a      	lsls	r2, r3
 80048c6:	0013      	movs	r3, r2
 80048c8:	43da      	mvns	r2, r3
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	4013      	ands	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	68da      	ldr	r2, [r3, #12]
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	409a      	lsls	r2, r3
 80048da:	0013      	movs	r3, r2
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	4313      	orrs	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80048ee:	2201      	movs	r2, #1
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	409a      	lsls	r2, r3
 80048f4:	0013      	movs	r3, r2
 80048f6:	43da      	mvns	r2, r3
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	4013      	ands	r3, r2
 80048fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	091b      	lsrs	r3, r3, #4
 8004904:	2201      	movs	r2, #1
 8004906:	401a      	ands	r2, r3
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	409a      	lsls	r2, r3
 800490c:	0013      	movs	r3, r2
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	4313      	orrs	r3, r2
 8004912:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2203      	movs	r2, #3
 8004920:	4013      	ands	r3, r2
 8004922:	2b03      	cmp	r3, #3
 8004924:	d017      	beq.n	8004956 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	2203      	movs	r2, #3
 8004932:	409a      	lsls	r2, r3
 8004934:	0013      	movs	r3, r2
 8004936:	43da      	mvns	r2, r3
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	4013      	ands	r3, r2
 800493c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	409a      	lsls	r2, r3
 8004948:	0013      	movs	r3, r2
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2203      	movs	r2, #3
 800495c:	4013      	ands	r3, r2
 800495e:	2b02      	cmp	r3, #2
 8004960:	d123      	bne.n	80049aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	08da      	lsrs	r2, r3, #3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3208      	adds	r2, #8
 800496a:	0092      	lsls	r2, r2, #2
 800496c:	58d3      	ldr	r3, [r2, r3]
 800496e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	2207      	movs	r2, #7
 8004974:	4013      	ands	r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	220f      	movs	r2, #15
 800497a:	409a      	lsls	r2, r3
 800497c:	0013      	movs	r3, r2
 800497e:	43da      	mvns	r2, r3
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	4013      	ands	r3, r2
 8004984:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	691a      	ldr	r2, [r3, #16]
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	2107      	movs	r1, #7
 800498e:	400b      	ands	r3, r1
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	409a      	lsls	r2, r3
 8004994:	0013      	movs	r3, r2
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	4313      	orrs	r3, r2
 800499a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	08da      	lsrs	r2, r3, #3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3208      	adds	r2, #8
 80049a4:	0092      	lsls	r2, r2, #2
 80049a6:	6939      	ldr	r1, [r7, #16]
 80049a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	2203      	movs	r2, #3
 80049b6:	409a      	lsls	r2, r3
 80049b8:	0013      	movs	r3, r2
 80049ba:	43da      	mvns	r2, r3
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	4013      	ands	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2203      	movs	r2, #3
 80049c8:	401a      	ands	r2, r3
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	409a      	lsls	r2, r3
 80049d0:	0013      	movs	r3, r2
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	23c0      	movs	r3, #192	; 0xc0
 80049e4:	029b      	lsls	r3, r3, #10
 80049e6:	4013      	ands	r3, r2
 80049e8:	d100      	bne.n	80049ec <HAL_GPIO_Init+0x174>
 80049ea:	e098      	b.n	8004b1e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80049ec:	4a53      	ldr	r2, [pc, #332]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	089b      	lsrs	r3, r3, #2
 80049f2:	3318      	adds	r3, #24
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	589b      	ldr	r3, [r3, r2]
 80049f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	2203      	movs	r2, #3
 80049fe:	4013      	ands	r3, r2
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	220f      	movs	r2, #15
 8004a04:	409a      	lsls	r2, r3
 8004a06:	0013      	movs	r3, r2
 8004a08:	43da      	mvns	r2, r3
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	23a0      	movs	r3, #160	; 0xa0
 8004a14:	05db      	lsls	r3, r3, #23
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d019      	beq.n	8004a4e <HAL_GPIO_Init+0x1d6>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a48      	ldr	r2, [pc, #288]	; (8004b40 <HAL_GPIO_Init+0x2c8>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d013      	beq.n	8004a4a <HAL_GPIO_Init+0x1d2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a47      	ldr	r2, [pc, #284]	; (8004b44 <HAL_GPIO_Init+0x2cc>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d00d      	beq.n	8004a46 <HAL_GPIO_Init+0x1ce>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a46      	ldr	r2, [pc, #280]	; (8004b48 <HAL_GPIO_Init+0x2d0>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d007      	beq.n	8004a42 <HAL_GPIO_Init+0x1ca>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a45      	ldr	r2, [pc, #276]	; (8004b4c <HAL_GPIO_Init+0x2d4>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d101      	bne.n	8004a3e <HAL_GPIO_Init+0x1c6>
 8004a3a:	2304      	movs	r3, #4
 8004a3c:	e008      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a3e:	2305      	movs	r3, #5
 8004a40:	e006      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a42:	2303      	movs	r3, #3
 8004a44:	e004      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a46:	2302      	movs	r3, #2
 8004a48:	e002      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	2103      	movs	r1, #3
 8004a54:	400a      	ands	r2, r1
 8004a56:	00d2      	lsls	r2, r2, #3
 8004a58:	4093      	lsls	r3, r2
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004a60:	4936      	ldr	r1, [pc, #216]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	089b      	lsrs	r3, r3, #2
 8004a66:	3318      	adds	r3, #24
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a6e:	4b33      	ldr	r3, [pc, #204]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	43da      	mvns	r2, r3
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	2380      	movs	r3, #128	; 0x80
 8004a84:	035b      	lsls	r3, r3, #13
 8004a86:	4013      	ands	r3, r2
 8004a88:	d003      	beq.n	8004a92 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a92:	4b2a      	ldr	r3, [pc, #168]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004a98:	4b28      	ldr	r3, [pc, #160]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	43da      	mvns	r2, r3
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	2380      	movs	r3, #128	; 0x80
 8004aae:	039b      	lsls	r3, r3, #14
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	d003      	beq.n	8004abc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004abc:	4b1f      	ldr	r3, [pc, #124]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004ac2:	4a1e      	ldr	r2, [pc, #120]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004ac4:	2384      	movs	r3, #132	; 0x84
 8004ac6:	58d3      	ldr	r3, [r2, r3]
 8004ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	43da      	mvns	r2, r3
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	2380      	movs	r3, #128	; 0x80
 8004ada:	029b      	lsls	r3, r3, #10
 8004adc:	4013      	ands	r3, r2
 8004ade:	d003      	beq.n	8004ae8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ae8:	4914      	ldr	r1, [pc, #80]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004aea:	2284      	movs	r2, #132	; 0x84
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004af0:	4a12      	ldr	r2, [pc, #72]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004af2:	2380      	movs	r3, #128	; 0x80
 8004af4:	58d3      	ldr	r3, [r2, r3]
 8004af6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	43da      	mvns	r2, r3
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	4013      	ands	r3, r2
 8004b00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	2380      	movs	r3, #128	; 0x80
 8004b08:	025b      	lsls	r3, r3, #9
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d003      	beq.n	8004b16 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b16:	4909      	ldr	r1, [pc, #36]	; (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004b18:	2280      	movs	r2, #128	; 0x80
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	3301      	adds	r3, #1
 8004b22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	40da      	lsrs	r2, r3
 8004b2c:	1e13      	subs	r3, r2, #0
 8004b2e:	d000      	beq.n	8004b32 <HAL_GPIO_Init+0x2ba>
 8004b30:	e6aa      	b.n	8004888 <HAL_GPIO_Init+0x10>
  }
}
 8004b32:	46c0      	nop			; (mov r8, r8)
 8004b34:	46c0      	nop			; (mov r8, r8)
 8004b36:	46bd      	mov	sp, r7
 8004b38:	b006      	add	sp, #24
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40021800 	.word	0x40021800
 8004b40:	50000400 	.word	0x50000400
 8004b44:	50000800 	.word	0x50000800
 8004b48:	50000c00 	.word	0x50000c00
 8004b4c:	50001000 	.word	0x50001000

08004b50 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004b5e:	e0ba      	b.n	8004cd6 <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004b60:	2201      	movs	r2, #1
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	409a      	lsls	r2, r3
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d100      	bne.n	8004b74 <HAL_GPIO_DeInit+0x24>
 8004b72:	e0ad      	b.n	8004cd0 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8004b74:	4a5d      	ldr	r2, [pc, #372]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	089b      	lsrs	r3, r3, #2
 8004b7a:	3318      	adds	r3, #24
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	589b      	ldr	r3, [r3, r2]
 8004b80:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	2203      	movs	r2, #3
 8004b86:	4013      	ands	r3, r2
 8004b88:	00db      	lsls	r3, r3, #3
 8004b8a:	220f      	movs	r2, #15
 8004b8c:	409a      	lsls	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	4013      	ands	r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	23a0      	movs	r3, #160	; 0xa0
 8004b98:	05db      	lsls	r3, r3, #23
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d019      	beq.n	8004bd2 <HAL_GPIO_DeInit+0x82>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a53      	ldr	r2, [pc, #332]	; (8004cf0 <HAL_GPIO_DeInit+0x1a0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d013      	beq.n	8004bce <HAL_GPIO_DeInit+0x7e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a52      	ldr	r2, [pc, #328]	; (8004cf4 <HAL_GPIO_DeInit+0x1a4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d00d      	beq.n	8004bca <HAL_GPIO_DeInit+0x7a>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a51      	ldr	r2, [pc, #324]	; (8004cf8 <HAL_GPIO_DeInit+0x1a8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d007      	beq.n	8004bc6 <HAL_GPIO_DeInit+0x76>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a50      	ldr	r2, [pc, #320]	; (8004cfc <HAL_GPIO_DeInit+0x1ac>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d101      	bne.n	8004bc2 <HAL_GPIO_DeInit+0x72>
 8004bbe:	2304      	movs	r3, #4
 8004bc0:	e008      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bc2:	2305      	movs	r3, #5
 8004bc4:	e006      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e004      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bca:	2302      	movs	r3, #2
 8004bcc:	e002      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e000      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	2103      	movs	r1, #3
 8004bd8:	400a      	ands	r2, r1
 8004bda:	00d2      	lsls	r2, r2, #3
 8004bdc:	4093      	lsls	r3, r2
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d136      	bne.n	8004c52 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004be4:	4a41      	ldr	r2, [pc, #260]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004be6:	2380      	movs	r3, #128	; 0x80
 8004be8:	58d3      	ldr	r3, [r2, r3]
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	43d2      	mvns	r2, r2
 8004bee:	493f      	ldr	r1, [pc, #252]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	2280      	movs	r2, #128	; 0x80
 8004bf4:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8004bf6:	4a3d      	ldr	r2, [pc, #244]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004bf8:	2384      	movs	r3, #132	; 0x84
 8004bfa:	58d3      	ldr	r3, [r2, r3]
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	43d2      	mvns	r2, r2
 8004c00:	493a      	ldr	r1, [pc, #232]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c02:	4013      	ands	r3, r2
 8004c04:	2284      	movs	r2, #132	; 0x84
 8004c06:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004c08:	4b38      	ldr	r3, [pc, #224]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	43d9      	mvns	r1, r3
 8004c10:	4b36      	ldr	r3, [pc, #216]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c12:	400a      	ands	r2, r1
 8004c14:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8004c16:	4b35      	ldr	r3, [pc, #212]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	43d9      	mvns	r1, r3
 8004c1e:	4b33      	ldr	r3, [pc, #204]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c20:	400a      	ands	r2, r1
 8004c22:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	2203      	movs	r2, #3
 8004c28:	4013      	ands	r3, r2
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	220f      	movs	r2, #15
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	0013      	movs	r3, r2
 8004c32:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8004c34:	4a2d      	ldr	r2, [pc, #180]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	089b      	lsrs	r3, r3, #2
 8004c3a:	3318      	adds	r3, #24
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	589a      	ldr	r2, [r3, r2]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	43d9      	mvns	r1, r3
 8004c44:	4829      	ldr	r0, [pc, #164]	; (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	089b      	lsrs	r3, r3, #2
 8004c4a:	400a      	ands	r2, r1
 8004c4c:	3318      	adds	r3, #24
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	2103      	movs	r1, #3
 8004c5c:	4099      	lsls	r1, r3
 8004c5e:	000b      	movs	r3, r1
 8004c60:	431a      	orrs	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	08da      	lsrs	r2, r3, #3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	3208      	adds	r2, #8
 8004c6e:	0092      	lsls	r2, r2, #2
 8004c70:	58d3      	ldr	r3, [r2, r3]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	2107      	movs	r1, #7
 8004c76:	400a      	ands	r2, r1
 8004c78:	0092      	lsls	r2, r2, #2
 8004c7a:	210f      	movs	r1, #15
 8004c7c:	4091      	lsls	r1, r2
 8004c7e:	000a      	movs	r2, r1
 8004c80:	43d1      	mvns	r1, r2
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	08d2      	lsrs	r2, r2, #3
 8004c86:	4019      	ands	r1, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3208      	adds	r2, #8
 8004c8c:	0092      	lsls	r2, r2, #2
 8004c8e:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	0052      	lsls	r2, r2, #1
 8004c98:	2103      	movs	r1, #3
 8004c9a:	4091      	lsls	r1, r2
 8004c9c:	000a      	movs	r2, r1
 8004c9e:	43d2      	mvns	r2, r2
 8004ca0:	401a      	ands	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2101      	movs	r1, #1
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	4091      	lsls	r1, r2
 8004cb0:	000a      	movs	r2, r1
 8004cb2:	43d2      	mvns	r2, r2
 8004cb4:	401a      	ands	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	0052      	lsls	r2, r2, #1
 8004cc2:	2103      	movs	r1, #3
 8004cc4:	4091      	lsls	r1, r2
 8004cc6:	000a      	movs	r2, r1
 8004cc8:	43d2      	mvns	r2, r2
 8004cca:	401a      	ands	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004cd6:	683a      	ldr	r2, [r7, #0]
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	40da      	lsrs	r2, r3
 8004cdc:	1e13      	subs	r3, r2, #0
 8004cde:	d000      	beq.n	8004ce2 <HAL_GPIO_DeInit+0x192>
 8004ce0:	e73e      	b.n	8004b60 <HAL_GPIO_DeInit+0x10>
  }
}
 8004ce2:	46c0      	nop			; (mov r8, r8)
 8004ce4:	46c0      	nop			; (mov r8, r8)
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	b006      	add	sp, #24
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40021800 	.word	0x40021800
 8004cf0:	50000400 	.word	0x50000400
 8004cf4:	50000800 	.word	0x50000800
 8004cf8:	50000c00 	.word	0x50000c00
 8004cfc:	50001000 	.word	0x50001000

08004d00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	000a      	movs	r2, r1
 8004d0a:	1cbb      	adds	r3, r7, #2
 8004d0c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	1cba      	adds	r2, r7, #2
 8004d14:	8812      	ldrh	r2, [r2, #0]
 8004d16:	4013      	ands	r3, r2
 8004d18:	d004      	beq.n	8004d24 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004d1a:	230f      	movs	r3, #15
 8004d1c:	18fb      	adds	r3, r7, r3
 8004d1e:	2201      	movs	r2, #1
 8004d20:	701a      	strb	r2, [r3, #0]
 8004d22:	e003      	b.n	8004d2c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d24:	230f      	movs	r3, #15
 8004d26:	18fb      	adds	r3, r7, r3
 8004d28:	2200      	movs	r2, #0
 8004d2a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004d2c:	230f      	movs	r3, #15
 8004d2e:	18fb      	adds	r3, r7, r3
 8004d30:	781b      	ldrb	r3, [r3, #0]
}
 8004d32:	0018      	movs	r0, r3
 8004d34:	46bd      	mov	sp, r7
 8004d36:	b004      	add	sp, #16
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b082      	sub	sp, #8
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
 8004d42:	0008      	movs	r0, r1
 8004d44:	0011      	movs	r1, r2
 8004d46:	1cbb      	adds	r3, r7, #2
 8004d48:	1c02      	adds	r2, r0, #0
 8004d4a:	801a      	strh	r2, [r3, #0]
 8004d4c:	1c7b      	adds	r3, r7, #1
 8004d4e:	1c0a      	adds	r2, r1, #0
 8004d50:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d52:	1c7b      	adds	r3, r7, #1
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d004      	beq.n	8004d64 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d5a:	1cbb      	adds	r3, r7, #2
 8004d5c:	881a      	ldrh	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d62:	e003      	b.n	8004d6c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d64:	1cbb      	adds	r3, r7, #2
 8004d66:	881a      	ldrh	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d6c:	46c0      	nop			; (mov r8, r8)
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	b002      	add	sp, #8
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b082      	sub	sp, #8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	0002      	movs	r2, r0
 8004d7c:	1dbb      	adds	r3, r7, #6
 8004d7e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004d80:	4b10      	ldr	r3, [pc, #64]	; (8004dc4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	1dba      	adds	r2, r7, #6
 8004d86:	8812      	ldrh	r2, [r2, #0]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d008      	beq.n	8004d9e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004d8c:	4b0d      	ldr	r3, [pc, #52]	; (8004dc4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d8e:	1dba      	adds	r2, r7, #6
 8004d90:	8812      	ldrh	r2, [r2, #0]
 8004d92:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004d94:	1dbb      	adds	r3, r7, #6
 8004d96:	881b      	ldrh	r3, [r3, #0]
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f7fe fff7 	bl	8003d8c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004d9e:	4b09      	ldr	r3, [pc, #36]	; (8004dc4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	1dba      	adds	r2, r7, #6
 8004da4:	8812      	ldrh	r2, [r2, #0]
 8004da6:	4013      	ands	r3, r2
 8004da8:	d008      	beq.n	8004dbc <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004daa:	4b06      	ldr	r3, [pc, #24]	; (8004dc4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004dac:	1dba      	adds	r2, r7, #6
 8004dae:	8812      	ldrh	r2, [r2, #0]
 8004db0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004db2:	1dbb      	adds	r3, r7, #6
 8004db4:	881b      	ldrh	r3, [r3, #0]
 8004db6:	0018      	movs	r0, r3
 8004db8:	f000 f806 	bl	8004dc8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004dbc:	46c0      	nop			; (mov r8, r8)
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	b002      	add	sp, #8
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	40021800 	.word	0x40021800

08004dc8 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	0002      	movs	r2, r0
 8004dd0:	1dbb      	adds	r3, r7, #6
 8004dd2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8004dd4:	46c0      	nop			; (mov r8, r8)
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	b002      	add	sp, #8
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004de0:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	4b03      	ldr	r3, [pc, #12]	; (8004df4 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004de6:	2180      	movs	r1, #128	; 0x80
 8004de8:	0049      	lsls	r1, r1, #1
 8004dea:	430a      	orrs	r2, r1
 8004dec:	601a      	str	r2, [r3, #0]
}
 8004dee:	46c0      	nop			; (mov r8, r8)
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40007000 	.word	0x40007000

08004df8 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	000a      	movs	r2, r1
 8004e02:	1cfb      	adds	r3, r7, #3
 8004e04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d009      	beq.n	8004e20 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8004e0c:	4b14      	ldr	r3, [pc, #80]	; (8004e60 <HAL_PWR_EnterSTOPMode+0x68>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2207      	movs	r2, #7
 8004e12:	4393      	bics	r3, r2
 8004e14:	001a      	movs	r2, r3
 8004e16:	4b12      	ldr	r3, [pc, #72]	; (8004e60 <HAL_PWR_EnterSTOPMode+0x68>)
 8004e18:	2101      	movs	r1, #1
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	e005      	b.n	8004e2c <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8004e20:	4b0f      	ldr	r3, [pc, #60]	; (8004e60 <HAL_PWR_EnterSTOPMode+0x68>)
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	4b0e      	ldr	r3, [pc, #56]	; (8004e60 <HAL_PWR_EnterSTOPMode+0x68>)
 8004e26:	2107      	movs	r1, #7
 8004e28:	438a      	bics	r2, r1
 8004e2a:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004e2c:	4b0d      	ldr	r3, [pc, #52]	; (8004e64 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004e2e:	691a      	ldr	r2, [r3, #16]
 8004e30:	4b0c      	ldr	r3, [pc, #48]	; (8004e64 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004e32:	2104      	movs	r1, #4
 8004e34:	430a      	orrs	r2, r1
 8004e36:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004e38:	1cfb      	adds	r3, r7, #3
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004e40:	bf30      	wfi
 8004e42:	e002      	b.n	8004e4a <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004e44:	bf40      	sev
    __WFE();
 8004e46:	bf20      	wfe
    __WFE();
 8004e48:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004e4a:	4b06      	ldr	r3, [pc, #24]	; (8004e64 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004e4c:	691a      	ldr	r2, [r3, #16]
 8004e4e:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004e50:	2104      	movs	r1, #4
 8004e52:	438a      	bics	r2, r1
 8004e54:	611a      	str	r2, [r3, #16]
}
 8004e56:	46c0      	nop			; (mov r8, r8)
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	b002      	add	sp, #8
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	46c0      	nop			; (mov r8, r8)
 8004e60:	40007000 	.word	0x40007000
 8004e64:	e000ed00 	.word	0xe000ed00

08004e68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004e70:	4b19      	ldr	r3, [pc, #100]	; (8004ed8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a19      	ldr	r2, [pc, #100]	; (8004edc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004e76:	4013      	ands	r3, r2
 8004e78:	0019      	movs	r1, r3
 8004e7a:	4b17      	ldr	r3, [pc, #92]	; (8004ed8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	2380      	movs	r3, #128	; 0x80
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d11f      	bne.n	8004ecc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004e8c:	4b14      	ldr	r3, [pc, #80]	; (8004ee0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	0013      	movs	r3, r2
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	189b      	adds	r3, r3, r2
 8004e96:	005b      	lsls	r3, r3, #1
 8004e98:	4912      	ldr	r1, [pc, #72]	; (8004ee4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	f7fb f94e 	bl	800013c <__udivsi3>
 8004ea0:	0003      	movs	r3, r0
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ea6:	e008      	b.n	8004eba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d003      	beq.n	8004eb6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	e001      	b.n	8004eba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e009      	b.n	8004ece <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004eba:	4b07      	ldr	r3, [pc, #28]	; (8004ed8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004ebc:	695a      	ldr	r2, [r3, #20]
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	00db      	lsls	r3, r3, #3
 8004ec2:	401a      	ands	r2, r3
 8004ec4:	2380      	movs	r3, #128	; 0x80
 8004ec6:	00db      	lsls	r3, r3, #3
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d0ed      	beq.n	8004ea8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	0018      	movs	r0, r3
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	b004      	add	sp, #16
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	46c0      	nop			; (mov r8, r8)
 8004ed8:	40007000 	.word	0x40007000
 8004edc:	fffff9ff 	.word	0xfffff9ff
 8004ee0:	20000010 	.word	0x20000010
 8004ee4:	000f4240 	.word	0x000f4240

08004ee8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004eec:	4b03      	ldr	r3, [pc, #12]	; (8004efc <LL_RCC_GetAPB1Prescaler+0x14>)
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	23e0      	movs	r3, #224	; 0xe0
 8004ef2:	01db      	lsls	r3, r3, #7
 8004ef4:	4013      	ands	r3, r2
}
 8004ef6:	0018      	movs	r0, r3
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	40021000 	.word	0x40021000

08004f00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b088      	sub	sp, #32
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d102      	bne.n	8004f14 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	f000 fb50 	bl	80055b4 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d100      	bne.n	8004f20 <HAL_RCC_OscConfig+0x20>
 8004f1e:	e07c      	b.n	800501a <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f20:	4bc3      	ldr	r3, [pc, #780]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	2238      	movs	r2, #56	; 0x38
 8004f26:	4013      	ands	r3, r2
 8004f28:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f2a:	4bc1      	ldr	r3, [pc, #772]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	2203      	movs	r2, #3
 8004f30:	4013      	ands	r3, r2
 8004f32:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	2b10      	cmp	r3, #16
 8004f38:	d102      	bne.n	8004f40 <HAL_RCC_OscConfig+0x40>
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2b03      	cmp	r3, #3
 8004f3e:	d002      	beq.n	8004f46 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	2b08      	cmp	r3, #8
 8004f44:	d10b      	bne.n	8004f5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f46:	4bba      	ldr	r3, [pc, #744]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	2380      	movs	r3, #128	; 0x80
 8004f4c:	029b      	lsls	r3, r3, #10
 8004f4e:	4013      	ands	r3, r2
 8004f50:	d062      	beq.n	8005018 <HAL_RCC_OscConfig+0x118>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d15e      	bne.n	8005018 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e32a      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	2380      	movs	r3, #128	; 0x80
 8004f64:	025b      	lsls	r3, r3, #9
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d107      	bne.n	8004f7a <HAL_RCC_OscConfig+0x7a>
 8004f6a:	4bb1      	ldr	r3, [pc, #708]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	4bb0      	ldr	r3, [pc, #704]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f70:	2180      	movs	r1, #128	; 0x80
 8004f72:	0249      	lsls	r1, r1, #9
 8004f74:	430a      	orrs	r2, r1
 8004f76:	601a      	str	r2, [r3, #0]
 8004f78:	e020      	b.n	8004fbc <HAL_RCC_OscConfig+0xbc>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	23a0      	movs	r3, #160	; 0xa0
 8004f80:	02db      	lsls	r3, r3, #11
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d10e      	bne.n	8004fa4 <HAL_RCC_OscConfig+0xa4>
 8004f86:	4baa      	ldr	r3, [pc, #680]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	4ba9      	ldr	r3, [pc, #676]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f8c:	2180      	movs	r1, #128	; 0x80
 8004f8e:	02c9      	lsls	r1, r1, #11
 8004f90:	430a      	orrs	r2, r1
 8004f92:	601a      	str	r2, [r3, #0]
 8004f94:	4ba6      	ldr	r3, [pc, #664]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	4ba5      	ldr	r3, [pc, #660]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004f9a:	2180      	movs	r1, #128	; 0x80
 8004f9c:	0249      	lsls	r1, r1, #9
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	e00b      	b.n	8004fbc <HAL_RCC_OscConfig+0xbc>
 8004fa4:	4ba2      	ldr	r3, [pc, #648]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	4ba1      	ldr	r3, [pc, #644]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004faa:	49a2      	ldr	r1, [pc, #648]	; (8005234 <HAL_RCC_OscConfig+0x334>)
 8004fac:	400a      	ands	r2, r1
 8004fae:	601a      	str	r2, [r3, #0]
 8004fb0:	4b9f      	ldr	r3, [pc, #636]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	4b9e      	ldr	r3, [pc, #632]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004fb6:	49a0      	ldr	r1, [pc, #640]	; (8005238 <HAL_RCC_OscConfig+0x338>)
 8004fb8:	400a      	ands	r2, r1
 8004fba:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d014      	beq.n	8004fee <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc4:	f7ff fb04 	bl	80045d0 <HAL_GetTick>
 8004fc8:	0003      	movs	r3, r0
 8004fca:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fcc:	e008      	b.n	8004fe0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fce:	f7ff faff 	bl	80045d0 <HAL_GetTick>
 8004fd2:	0002      	movs	r2, r0
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b64      	cmp	r3, #100	; 0x64
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e2e9      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fe0:	4b93      	ldr	r3, [pc, #588]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	2380      	movs	r3, #128	; 0x80
 8004fe6:	029b      	lsls	r3, r3, #10
 8004fe8:	4013      	ands	r3, r2
 8004fea:	d0f0      	beq.n	8004fce <HAL_RCC_OscConfig+0xce>
 8004fec:	e015      	b.n	800501a <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fee:	f7ff faef 	bl	80045d0 <HAL_GetTick>
 8004ff2:	0003      	movs	r3, r0
 8004ff4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ff6:	e008      	b.n	800500a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ff8:	f7ff faea 	bl	80045d0 <HAL_GetTick>
 8004ffc:	0002      	movs	r2, r0
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b64      	cmp	r3, #100	; 0x64
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e2d4      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800500a:	4b89      	ldr	r3, [pc, #548]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	2380      	movs	r3, #128	; 0x80
 8005010:	029b      	lsls	r3, r3, #10
 8005012:	4013      	ands	r3, r2
 8005014:	d1f0      	bne.n	8004ff8 <HAL_RCC_OscConfig+0xf8>
 8005016:	e000      	b.n	800501a <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005018:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2202      	movs	r2, #2
 8005020:	4013      	ands	r3, r2
 8005022:	d100      	bne.n	8005026 <HAL_RCC_OscConfig+0x126>
 8005024:	e099      	b.n	800515a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005026:	4b82      	ldr	r3, [pc, #520]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	2238      	movs	r2, #56	; 0x38
 800502c:	4013      	ands	r3, r2
 800502e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005030:	4b7f      	ldr	r3, [pc, #508]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	2203      	movs	r2, #3
 8005036:	4013      	ands	r3, r2
 8005038:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	2b10      	cmp	r3, #16
 800503e:	d102      	bne.n	8005046 <HAL_RCC_OscConfig+0x146>
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2b02      	cmp	r3, #2
 8005044:	d002      	beq.n	800504c <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d135      	bne.n	80050b8 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800504c:	4b78      	ldr	r3, [pc, #480]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	2380      	movs	r3, #128	; 0x80
 8005052:	00db      	lsls	r3, r3, #3
 8005054:	4013      	ands	r3, r2
 8005056:	d005      	beq.n	8005064 <HAL_RCC_OscConfig+0x164>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e2a7      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005064:	4b72      	ldr	r3, [pc, #456]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	4a74      	ldr	r2, [pc, #464]	; (800523c <HAL_RCC_OscConfig+0x33c>)
 800506a:	4013      	ands	r3, r2
 800506c:	0019      	movs	r1, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	021a      	lsls	r2, r3, #8
 8005074:	4b6e      	ldr	r3, [pc, #440]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005076:	430a      	orrs	r2, r1
 8005078:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d112      	bne.n	80050a6 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005080:	4b6b      	ldr	r3, [pc, #428]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a6e      	ldr	r2, [pc, #440]	; (8005240 <HAL_RCC_OscConfig+0x340>)
 8005086:	4013      	ands	r3, r2
 8005088:	0019      	movs	r1, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691a      	ldr	r2, [r3, #16]
 800508e:	4b68      	ldr	r3, [pc, #416]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005090:	430a      	orrs	r2, r1
 8005092:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005094:	4b66      	ldr	r3, [pc, #408]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	0adb      	lsrs	r3, r3, #11
 800509a:	2207      	movs	r2, #7
 800509c:	4013      	ands	r3, r2
 800509e:	4a69      	ldr	r2, [pc, #420]	; (8005244 <HAL_RCC_OscConfig+0x344>)
 80050a0:	40da      	lsrs	r2, r3
 80050a2:	4b69      	ldr	r3, [pc, #420]	; (8005248 <HAL_RCC_OscConfig+0x348>)
 80050a4:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80050a6:	4b69      	ldr	r3, [pc, #420]	; (800524c <HAL_RCC_OscConfig+0x34c>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	0018      	movs	r0, r3
 80050ac:	f7ff fa34 	bl	8004518 <HAL_InitTick>
 80050b0:	1e03      	subs	r3, r0, #0
 80050b2:	d051      	beq.n	8005158 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e27d      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d030      	beq.n	8005122 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80050c0:	4b5b      	ldr	r3, [pc, #364]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a5e      	ldr	r2, [pc, #376]	; (8005240 <HAL_RCC_OscConfig+0x340>)
 80050c6:	4013      	ands	r3, r2
 80050c8:	0019      	movs	r1, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	691a      	ldr	r2, [r3, #16]
 80050ce:	4b58      	ldr	r3, [pc, #352]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 80050d0:	430a      	orrs	r2, r1
 80050d2:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80050d4:	4b56      	ldr	r3, [pc, #344]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	4b55      	ldr	r3, [pc, #340]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 80050da:	2180      	movs	r1, #128	; 0x80
 80050dc:	0049      	lsls	r1, r1, #1
 80050de:	430a      	orrs	r2, r1
 80050e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e2:	f7ff fa75 	bl	80045d0 <HAL_GetTick>
 80050e6:	0003      	movs	r3, r0
 80050e8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050ec:	f7ff fa70 	bl	80045d0 <HAL_GetTick>
 80050f0:	0002      	movs	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e25a      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050fe:	4b4c      	ldr	r3, [pc, #304]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	2380      	movs	r3, #128	; 0x80
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	4013      	ands	r3, r2
 8005108:	d0f0      	beq.n	80050ec <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800510a:	4b49      	ldr	r3, [pc, #292]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	4a4b      	ldr	r2, [pc, #300]	; (800523c <HAL_RCC_OscConfig+0x33c>)
 8005110:	4013      	ands	r3, r2
 8005112:	0019      	movs	r1, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	021a      	lsls	r2, r3, #8
 800511a:	4b45      	ldr	r3, [pc, #276]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 800511c:	430a      	orrs	r2, r1
 800511e:	605a      	str	r2, [r3, #4]
 8005120:	e01b      	b.n	800515a <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005122:	4b43      	ldr	r3, [pc, #268]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	4b42      	ldr	r3, [pc, #264]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005128:	4949      	ldr	r1, [pc, #292]	; (8005250 <HAL_RCC_OscConfig+0x350>)
 800512a:	400a      	ands	r2, r1
 800512c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800512e:	f7ff fa4f 	bl	80045d0 <HAL_GetTick>
 8005132:	0003      	movs	r3, r0
 8005134:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005138:	f7ff fa4a 	bl	80045d0 <HAL_GetTick>
 800513c:	0002      	movs	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e234      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800514a:	4b39      	ldr	r3, [pc, #228]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	2380      	movs	r3, #128	; 0x80
 8005150:	00db      	lsls	r3, r3, #3
 8005152:	4013      	ands	r3, r2
 8005154:	d1f0      	bne.n	8005138 <HAL_RCC_OscConfig+0x238>
 8005156:	e000      	b.n	800515a <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005158:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2208      	movs	r2, #8
 8005160:	4013      	ands	r3, r2
 8005162:	d047      	beq.n	80051f4 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005164:	4b32      	ldr	r3, [pc, #200]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	2238      	movs	r2, #56	; 0x38
 800516a:	4013      	ands	r3, r2
 800516c:	2b18      	cmp	r3, #24
 800516e:	d10a      	bne.n	8005186 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005170:	4b2f      	ldr	r3, [pc, #188]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005172:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005174:	2202      	movs	r2, #2
 8005176:	4013      	ands	r3, r2
 8005178:	d03c      	beq.n	80051f4 <HAL_RCC_OscConfig+0x2f4>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d138      	bne.n	80051f4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e216      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d019      	beq.n	80051c2 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800518e:	4b28      	ldr	r3, [pc, #160]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005190:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005192:	4b27      	ldr	r3, [pc, #156]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005194:	2101      	movs	r1, #1
 8005196:	430a      	orrs	r2, r1
 8005198:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519a:	f7ff fa19 	bl	80045d0 <HAL_GetTick>
 800519e:	0003      	movs	r3, r0
 80051a0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051a4:	f7ff fa14 	bl	80045d0 <HAL_GetTick>
 80051a8:	0002      	movs	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e1fe      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051b6:	4b1e      	ldr	r3, [pc, #120]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 80051b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051ba:	2202      	movs	r2, #2
 80051bc:	4013      	ands	r3, r2
 80051be:	d0f1      	beq.n	80051a4 <HAL_RCC_OscConfig+0x2a4>
 80051c0:	e018      	b.n	80051f4 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80051c2:	4b1b      	ldr	r3, [pc, #108]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 80051c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051c6:	4b1a      	ldr	r3, [pc, #104]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 80051c8:	2101      	movs	r1, #1
 80051ca:	438a      	bics	r2, r1
 80051cc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ce:	f7ff f9ff 	bl	80045d0 <HAL_GetTick>
 80051d2:	0003      	movs	r3, r0
 80051d4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051d6:	e008      	b.n	80051ea <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051d8:	f7ff f9fa 	bl	80045d0 <HAL_GetTick>
 80051dc:	0002      	movs	r2, r0
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e1e4      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051ea:	4b11      	ldr	r3, [pc, #68]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 80051ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051ee:	2202      	movs	r2, #2
 80051f0:	4013      	ands	r3, r2
 80051f2:	d1f1      	bne.n	80051d8 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2204      	movs	r2, #4
 80051fa:	4013      	ands	r3, r2
 80051fc:	d100      	bne.n	8005200 <HAL_RCC_OscConfig+0x300>
 80051fe:	e0c7      	b.n	8005390 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005200:	231f      	movs	r3, #31
 8005202:	18fb      	adds	r3, r7, r3
 8005204:	2200      	movs	r2, #0
 8005206:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005208:	4b09      	ldr	r3, [pc, #36]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	2238      	movs	r2, #56	; 0x38
 800520e:	4013      	ands	r3, r2
 8005210:	2b20      	cmp	r3, #32
 8005212:	d11f      	bne.n	8005254 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005214:	4b06      	ldr	r3, [pc, #24]	; (8005230 <HAL_RCC_OscConfig+0x330>)
 8005216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005218:	2202      	movs	r2, #2
 800521a:	4013      	ands	r3, r2
 800521c:	d100      	bne.n	8005220 <HAL_RCC_OscConfig+0x320>
 800521e:	e0b7      	b.n	8005390 <HAL_RCC_OscConfig+0x490>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d000      	beq.n	800522a <HAL_RCC_OscConfig+0x32a>
 8005228:	e0b2      	b.n	8005390 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e1c2      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
 800522e:	46c0      	nop			; (mov r8, r8)
 8005230:	40021000 	.word	0x40021000
 8005234:	fffeffff 	.word	0xfffeffff
 8005238:	fffbffff 	.word	0xfffbffff
 800523c:	ffff80ff 	.word	0xffff80ff
 8005240:	ffffc7ff 	.word	0xffffc7ff
 8005244:	00f42400 	.word	0x00f42400
 8005248:	20000010 	.word	0x20000010
 800524c:	20000014 	.word	0x20000014
 8005250:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005254:	4bb5      	ldr	r3, [pc, #724]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005256:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005258:	2380      	movs	r3, #128	; 0x80
 800525a:	055b      	lsls	r3, r3, #21
 800525c:	4013      	ands	r3, r2
 800525e:	d101      	bne.n	8005264 <HAL_RCC_OscConfig+0x364>
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <HAL_RCC_OscConfig+0x366>
 8005264:	2300      	movs	r3, #0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d011      	beq.n	800528e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800526a:	4bb0      	ldr	r3, [pc, #704]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 800526c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800526e:	4baf      	ldr	r3, [pc, #700]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005270:	2180      	movs	r1, #128	; 0x80
 8005272:	0549      	lsls	r1, r1, #21
 8005274:	430a      	orrs	r2, r1
 8005276:	63da      	str	r2, [r3, #60]	; 0x3c
 8005278:	4bac      	ldr	r3, [pc, #688]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 800527a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800527c:	2380      	movs	r3, #128	; 0x80
 800527e:	055b      	lsls	r3, r3, #21
 8005280:	4013      	ands	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]
 8005284:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005286:	231f      	movs	r3, #31
 8005288:	18fb      	adds	r3, r7, r3
 800528a:	2201      	movs	r2, #1
 800528c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800528e:	4ba8      	ldr	r3, [pc, #672]	; (8005530 <HAL_RCC_OscConfig+0x630>)
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	2380      	movs	r3, #128	; 0x80
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	4013      	ands	r3, r2
 8005298:	d11a      	bne.n	80052d0 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800529a:	4ba5      	ldr	r3, [pc, #660]	; (8005530 <HAL_RCC_OscConfig+0x630>)
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	4ba4      	ldr	r3, [pc, #656]	; (8005530 <HAL_RCC_OscConfig+0x630>)
 80052a0:	2180      	movs	r1, #128	; 0x80
 80052a2:	0049      	lsls	r1, r1, #1
 80052a4:	430a      	orrs	r2, r1
 80052a6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80052a8:	f7ff f992 	bl	80045d0 <HAL_GetTick>
 80052ac:	0003      	movs	r3, r0
 80052ae:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052b2:	f7ff f98d 	bl	80045d0 <HAL_GetTick>
 80052b6:	0002      	movs	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e177      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052c4:	4b9a      	ldr	r3, [pc, #616]	; (8005530 <HAL_RCC_OscConfig+0x630>)
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	2380      	movs	r3, #128	; 0x80
 80052ca:	005b      	lsls	r3, r3, #1
 80052cc:	4013      	ands	r3, r2
 80052ce:	d0f0      	beq.n	80052b2 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d106      	bne.n	80052e6 <HAL_RCC_OscConfig+0x3e6>
 80052d8:	4b94      	ldr	r3, [pc, #592]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80052da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052dc:	4b93      	ldr	r3, [pc, #588]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80052de:	2101      	movs	r1, #1
 80052e0:	430a      	orrs	r2, r1
 80052e2:	65da      	str	r2, [r3, #92]	; 0x5c
 80052e4:	e01c      	b.n	8005320 <HAL_RCC_OscConfig+0x420>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	2b05      	cmp	r3, #5
 80052ec:	d10c      	bne.n	8005308 <HAL_RCC_OscConfig+0x408>
 80052ee:	4b8f      	ldr	r3, [pc, #572]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80052f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052f2:	4b8e      	ldr	r3, [pc, #568]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80052f4:	2104      	movs	r1, #4
 80052f6:	430a      	orrs	r2, r1
 80052f8:	65da      	str	r2, [r3, #92]	; 0x5c
 80052fa:	4b8c      	ldr	r3, [pc, #560]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80052fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052fe:	4b8b      	ldr	r3, [pc, #556]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005300:	2101      	movs	r1, #1
 8005302:	430a      	orrs	r2, r1
 8005304:	65da      	str	r2, [r3, #92]	; 0x5c
 8005306:	e00b      	b.n	8005320 <HAL_RCC_OscConfig+0x420>
 8005308:	4b88      	ldr	r3, [pc, #544]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 800530a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800530c:	4b87      	ldr	r3, [pc, #540]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 800530e:	2101      	movs	r1, #1
 8005310:	438a      	bics	r2, r1
 8005312:	65da      	str	r2, [r3, #92]	; 0x5c
 8005314:	4b85      	ldr	r3, [pc, #532]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005316:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005318:	4b84      	ldr	r3, [pc, #528]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 800531a:	2104      	movs	r1, #4
 800531c:	438a      	bics	r2, r1
 800531e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d014      	beq.n	8005352 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005328:	f7ff f952 	bl	80045d0 <HAL_GetTick>
 800532c:	0003      	movs	r3, r0
 800532e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005330:	e009      	b.n	8005346 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005332:	f7ff f94d 	bl	80045d0 <HAL_GetTick>
 8005336:	0002      	movs	r2, r0
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	4a7d      	ldr	r2, [pc, #500]	; (8005534 <HAL_RCC_OscConfig+0x634>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e136      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005346:	4b79      	ldr	r3, [pc, #484]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800534a:	2202      	movs	r2, #2
 800534c:	4013      	ands	r3, r2
 800534e:	d0f0      	beq.n	8005332 <HAL_RCC_OscConfig+0x432>
 8005350:	e013      	b.n	800537a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005352:	f7ff f93d 	bl	80045d0 <HAL_GetTick>
 8005356:	0003      	movs	r3, r0
 8005358:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800535a:	e009      	b.n	8005370 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800535c:	f7ff f938 	bl	80045d0 <HAL_GetTick>
 8005360:	0002      	movs	r2, r0
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	4a73      	ldr	r2, [pc, #460]	; (8005534 <HAL_RCC_OscConfig+0x634>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d901      	bls.n	8005370 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e121      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005370:	4b6e      	ldr	r3, [pc, #440]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005374:	2202      	movs	r2, #2
 8005376:	4013      	ands	r3, r2
 8005378:	d1f0      	bne.n	800535c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800537a:	231f      	movs	r3, #31
 800537c:	18fb      	adds	r3, r7, r3
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d105      	bne.n	8005390 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005384:	4b69      	ldr	r3, [pc, #420]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005386:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005388:	4b68      	ldr	r3, [pc, #416]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 800538a:	496b      	ldr	r1, [pc, #428]	; (8005538 <HAL_RCC_OscConfig+0x638>)
 800538c:	400a      	ands	r2, r1
 800538e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2220      	movs	r2, #32
 8005396:	4013      	ands	r3, r2
 8005398:	d039      	beq.n	800540e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d01b      	beq.n	80053da <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80053a2:	4b62      	ldr	r3, [pc, #392]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	4b61      	ldr	r3, [pc, #388]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80053a8:	2180      	movs	r1, #128	; 0x80
 80053aa:	03c9      	lsls	r1, r1, #15
 80053ac:	430a      	orrs	r2, r1
 80053ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b0:	f7ff f90e 	bl	80045d0 <HAL_GetTick>
 80053b4:	0003      	movs	r3, r0
 80053b6:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80053b8:	e008      	b.n	80053cc <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053ba:	f7ff f909 	bl	80045d0 <HAL_GetTick>
 80053be:	0002      	movs	r2, r0
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d901      	bls.n	80053cc <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e0f3      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80053cc:	4b57      	ldr	r3, [pc, #348]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	2380      	movs	r3, #128	; 0x80
 80053d2:	041b      	lsls	r3, r3, #16
 80053d4:	4013      	ands	r3, r2
 80053d6:	d0f0      	beq.n	80053ba <HAL_RCC_OscConfig+0x4ba>
 80053d8:	e019      	b.n	800540e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053da:	4b54      	ldr	r3, [pc, #336]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	4b53      	ldr	r3, [pc, #332]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80053e0:	4956      	ldr	r1, [pc, #344]	; (800553c <HAL_RCC_OscConfig+0x63c>)
 80053e2:	400a      	ands	r2, r1
 80053e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e6:	f7ff f8f3 	bl	80045d0 <HAL_GetTick>
 80053ea:	0003      	movs	r3, r0
 80053ec:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80053ee:	e008      	b.n	8005402 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053f0:	f7ff f8ee 	bl	80045d0 <HAL_GetTick>
 80053f4:	0002      	movs	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e0d8      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005402:	4b4a      	ldr	r3, [pc, #296]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	2380      	movs	r3, #128	; 0x80
 8005408:	041b      	lsls	r3, r3, #16
 800540a:	4013      	ands	r3, r2
 800540c:	d1f0      	bne.n	80053f0 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d100      	bne.n	8005418 <HAL_RCC_OscConfig+0x518>
 8005416:	e0cc      	b.n	80055b2 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005418:	4b44      	ldr	r3, [pc, #272]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	2238      	movs	r2, #56	; 0x38
 800541e:	4013      	ands	r3, r2
 8005420:	2b10      	cmp	r3, #16
 8005422:	d100      	bne.n	8005426 <HAL_RCC_OscConfig+0x526>
 8005424:	e07b      	b.n	800551e <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	2b02      	cmp	r3, #2
 800542c:	d156      	bne.n	80054dc <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800542e:	4b3f      	ldr	r3, [pc, #252]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	4b3e      	ldr	r3, [pc, #248]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005434:	4942      	ldr	r1, [pc, #264]	; (8005540 <HAL_RCC_OscConfig+0x640>)
 8005436:	400a      	ands	r2, r1
 8005438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543a:	f7ff f8c9 	bl	80045d0 <HAL_GetTick>
 800543e:	0003      	movs	r3, r0
 8005440:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005444:	f7ff f8c4 	bl	80045d0 <HAL_GetTick>
 8005448:	0002      	movs	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b02      	cmp	r3, #2
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e0ae      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005456:	4b35      	ldr	r3, [pc, #212]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	2380      	movs	r3, #128	; 0x80
 800545c:	049b      	lsls	r3, r3, #18
 800545e:	4013      	ands	r3, r2
 8005460:	d1f0      	bne.n	8005444 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005462:	4b32      	ldr	r3, [pc, #200]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005464:	68db      	ldr	r3, [r3, #12]
 8005466:	4a37      	ldr	r2, [pc, #220]	; (8005544 <HAL_RCC_OscConfig+0x644>)
 8005468:	4013      	ands	r3, r2
 800546a:	0019      	movs	r1, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005474:	431a      	orrs	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547a:	021b      	lsls	r3, r3, #8
 800547c:	431a      	orrs	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005482:	431a      	orrs	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005488:	431a      	orrs	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548e:	431a      	orrs	r2, r3
 8005490:	4b26      	ldr	r3, [pc, #152]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005492:	430a      	orrs	r2, r1
 8005494:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005496:	4b25      	ldr	r3, [pc, #148]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	4b24      	ldr	r3, [pc, #144]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 800549c:	2180      	movs	r1, #128	; 0x80
 800549e:	0449      	lsls	r1, r1, #17
 80054a0:	430a      	orrs	r2, r1
 80054a2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80054a4:	4b21      	ldr	r3, [pc, #132]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80054a6:	68da      	ldr	r2, [r3, #12]
 80054a8:	4b20      	ldr	r3, [pc, #128]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80054aa:	2180      	movs	r1, #128	; 0x80
 80054ac:	0549      	lsls	r1, r1, #21
 80054ae:	430a      	orrs	r2, r1
 80054b0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b2:	f7ff f88d 	bl	80045d0 <HAL_GetTick>
 80054b6:	0003      	movs	r3, r0
 80054b8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ba:	e008      	b.n	80054ce <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054bc:	f7ff f888 	bl	80045d0 <HAL_GetTick>
 80054c0:	0002      	movs	r2, r0
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d901      	bls.n	80054ce <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e072      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ce:	4b17      	ldr	r3, [pc, #92]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	2380      	movs	r3, #128	; 0x80
 80054d4:	049b      	lsls	r3, r3, #18
 80054d6:	4013      	ands	r3, r2
 80054d8:	d0f0      	beq.n	80054bc <HAL_RCC_OscConfig+0x5bc>
 80054da:	e06a      	b.n	80055b2 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054dc:	4b13      	ldr	r3, [pc, #76]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	4b12      	ldr	r3, [pc, #72]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 80054e2:	4917      	ldr	r1, [pc, #92]	; (8005540 <HAL_RCC_OscConfig+0x640>)
 80054e4:	400a      	ands	r2, r1
 80054e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e8:	f7ff f872 	bl	80045d0 <HAL_GetTick>
 80054ec:	0003      	movs	r3, r0
 80054ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054f0:	e008      	b.n	8005504 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054f2:	f7ff f86d 	bl	80045d0 <HAL_GetTick>
 80054f6:	0002      	movs	r2, r0
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d901      	bls.n	8005504 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e057      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005504:	4b09      	ldr	r3, [pc, #36]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	2380      	movs	r3, #128	; 0x80
 800550a:	049b      	lsls	r3, r3, #18
 800550c:	4013      	ands	r3, r2
 800550e:	d1f0      	bne.n	80054f2 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005510:	4b06      	ldr	r3, [pc, #24]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005512:	68da      	ldr	r2, [r3, #12]
 8005514:	4b05      	ldr	r3, [pc, #20]	; (800552c <HAL_RCC_OscConfig+0x62c>)
 8005516:	490c      	ldr	r1, [pc, #48]	; (8005548 <HAL_RCC_OscConfig+0x648>)
 8005518:	400a      	ands	r2, r1
 800551a:	60da      	str	r2, [r3, #12]
 800551c:	e049      	b.n	80055b2 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	2b01      	cmp	r3, #1
 8005524:	d112      	bne.n	800554c <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e044      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	40021000 	.word	0x40021000
 8005530:	40007000 	.word	0x40007000
 8005534:	00001388 	.word	0x00001388
 8005538:	efffffff 	.word	0xefffffff
 800553c:	ffbfffff 	.word	0xffbfffff
 8005540:	feffffff 	.word	0xfeffffff
 8005544:	11c1808c 	.word	0x11c1808c
 8005548:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800554c:	4b1b      	ldr	r3, [pc, #108]	; (80055bc <HAL_RCC_OscConfig+0x6bc>)
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	2203      	movs	r2, #3
 8005556:	401a      	ands	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555c:	429a      	cmp	r2, r3
 800555e:	d126      	bne.n	80055ae <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	2270      	movs	r2, #112	; 0x70
 8005564:	401a      	ands	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800556a:	429a      	cmp	r2, r3
 800556c:	d11f      	bne.n	80055ae <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	23fe      	movs	r3, #254	; 0xfe
 8005572:	01db      	lsls	r3, r3, #7
 8005574:	401a      	ands	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800557c:	429a      	cmp	r2, r3
 800557e:	d116      	bne.n	80055ae <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005580:	697a      	ldr	r2, [r7, #20]
 8005582:	23f8      	movs	r3, #248	; 0xf8
 8005584:	039b      	lsls	r3, r3, #14
 8005586:	401a      	ands	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800558c:	429a      	cmp	r2, r3
 800558e:	d10e      	bne.n	80055ae <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	23e0      	movs	r3, #224	; 0xe0
 8005594:	051b      	lsls	r3, r3, #20
 8005596:	401a      	ands	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800559c:	429a      	cmp	r2, r3
 800559e:	d106      	bne.n	80055ae <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	0f5b      	lsrs	r3, r3, #29
 80055a4:	075a      	lsls	r2, r3, #29
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d001      	beq.n	80055b2 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	0018      	movs	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	b008      	add	sp, #32
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	40021000 	.word	0x40021000

080055c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e0e9      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055d4:	4b76      	ldr	r3, [pc, #472]	; (80057b0 <HAL_RCC_ClockConfig+0x1f0>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2207      	movs	r2, #7
 80055da:	4013      	ands	r3, r2
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d91e      	bls.n	8005620 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055e2:	4b73      	ldr	r3, [pc, #460]	; (80057b0 <HAL_RCC_ClockConfig+0x1f0>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2207      	movs	r2, #7
 80055e8:	4393      	bics	r3, r2
 80055ea:	0019      	movs	r1, r3
 80055ec:	4b70      	ldr	r3, [pc, #448]	; (80057b0 <HAL_RCC_ClockConfig+0x1f0>)
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	430a      	orrs	r2, r1
 80055f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80055f4:	f7fe ffec 	bl	80045d0 <HAL_GetTick>
 80055f8:	0003      	movs	r3, r0
 80055fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80055fc:	e009      	b.n	8005612 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055fe:	f7fe ffe7 	bl	80045d0 <HAL_GetTick>
 8005602:	0002      	movs	r2, r0
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	4a6a      	ldr	r2, [pc, #424]	; (80057b4 <HAL_RCC_ClockConfig+0x1f4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d901      	bls.n	8005612 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e0ca      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005612:	4b67      	ldr	r3, [pc, #412]	; (80057b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2207      	movs	r2, #7
 8005618:	4013      	ands	r3, r2
 800561a:	683a      	ldr	r2, [r7, #0]
 800561c:	429a      	cmp	r2, r3
 800561e:	d1ee      	bne.n	80055fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2202      	movs	r2, #2
 8005626:	4013      	ands	r3, r2
 8005628:	d015      	beq.n	8005656 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2204      	movs	r2, #4
 8005630:	4013      	ands	r3, r2
 8005632:	d006      	beq.n	8005642 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005634:	4b60      	ldr	r3, [pc, #384]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	4b5f      	ldr	r3, [pc, #380]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 800563a:	21e0      	movs	r1, #224	; 0xe0
 800563c:	01c9      	lsls	r1, r1, #7
 800563e:	430a      	orrs	r2, r1
 8005640:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005642:	4b5d      	ldr	r3, [pc, #372]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	4a5d      	ldr	r2, [pc, #372]	; (80057bc <HAL_RCC_ClockConfig+0x1fc>)
 8005648:	4013      	ands	r3, r2
 800564a:	0019      	movs	r1, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	689a      	ldr	r2, [r3, #8]
 8005650:	4b59      	ldr	r3, [pc, #356]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005652:	430a      	orrs	r2, r1
 8005654:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2201      	movs	r2, #1
 800565c:	4013      	ands	r3, r2
 800565e:	d057      	beq.n	8005710 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d107      	bne.n	8005678 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005668:	4b53      	ldr	r3, [pc, #332]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	2380      	movs	r3, #128	; 0x80
 800566e:	029b      	lsls	r3, r3, #10
 8005670:	4013      	ands	r3, r2
 8005672:	d12b      	bne.n	80056cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e097      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	2b02      	cmp	r3, #2
 800567e:	d107      	bne.n	8005690 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005680:	4b4d      	ldr	r3, [pc, #308]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	2380      	movs	r3, #128	; 0x80
 8005686:	049b      	lsls	r3, r3, #18
 8005688:	4013      	ands	r3, r2
 800568a:	d11f      	bne.n	80056cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e08b      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d107      	bne.n	80056a8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005698:	4b47      	ldr	r3, [pc, #284]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	2380      	movs	r3, #128	; 0x80
 800569e:	00db      	lsls	r3, r3, #3
 80056a0:	4013      	ands	r3, r2
 80056a2:	d113      	bne.n	80056cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e07f      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b03      	cmp	r3, #3
 80056ae:	d106      	bne.n	80056be <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80056b0:	4b41      	ldr	r3, [pc, #260]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 80056b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056b4:	2202      	movs	r2, #2
 80056b6:	4013      	ands	r3, r2
 80056b8:	d108      	bne.n	80056cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e074      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056be:	4b3e      	ldr	r3, [pc, #248]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 80056c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c2:	2202      	movs	r2, #2
 80056c4:	4013      	ands	r3, r2
 80056c6:	d101      	bne.n	80056cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e06d      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056cc:	4b3a      	ldr	r3, [pc, #232]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	2207      	movs	r2, #7
 80056d2:	4393      	bics	r3, r2
 80056d4:	0019      	movs	r1, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	4b37      	ldr	r3, [pc, #220]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 80056dc:	430a      	orrs	r2, r1
 80056de:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056e0:	f7fe ff76 	bl	80045d0 <HAL_GetTick>
 80056e4:	0003      	movs	r3, r0
 80056e6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056e8:	e009      	b.n	80056fe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056ea:	f7fe ff71 	bl	80045d0 <HAL_GetTick>
 80056ee:	0002      	movs	r2, r0
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	4a2f      	ldr	r2, [pc, #188]	; (80057b4 <HAL_RCC_ClockConfig+0x1f4>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d901      	bls.n	80056fe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e054      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056fe:	4b2e      	ldr	r3, [pc, #184]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2238      	movs	r2, #56	; 0x38
 8005704:	401a      	ands	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	00db      	lsls	r3, r3, #3
 800570c:	429a      	cmp	r2, r3
 800570e:	d1ec      	bne.n	80056ea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005710:	4b27      	ldr	r3, [pc, #156]	; (80057b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2207      	movs	r2, #7
 8005716:	4013      	ands	r3, r2
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	429a      	cmp	r2, r3
 800571c:	d21e      	bcs.n	800575c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571e:	4b24      	ldr	r3, [pc, #144]	; (80057b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2207      	movs	r2, #7
 8005724:	4393      	bics	r3, r2
 8005726:	0019      	movs	r1, r3
 8005728:	4b21      	ldr	r3, [pc, #132]	; (80057b0 <HAL_RCC_ClockConfig+0x1f0>)
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	430a      	orrs	r2, r1
 800572e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005730:	f7fe ff4e 	bl	80045d0 <HAL_GetTick>
 8005734:	0003      	movs	r3, r0
 8005736:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005738:	e009      	b.n	800574e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800573a:	f7fe ff49 	bl	80045d0 <HAL_GetTick>
 800573e:	0002      	movs	r2, r0
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	4a1b      	ldr	r2, [pc, #108]	; (80057b4 <HAL_RCC_ClockConfig+0x1f4>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d901      	bls.n	800574e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e02c      	b.n	80057a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800574e:	4b18      	ldr	r3, [pc, #96]	; (80057b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2207      	movs	r2, #7
 8005754:	4013      	ands	r3, r2
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	429a      	cmp	r2, r3
 800575a:	d1ee      	bne.n	800573a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2204      	movs	r2, #4
 8005762:	4013      	ands	r3, r2
 8005764:	d009      	beq.n	800577a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005766:	4b14      	ldr	r3, [pc, #80]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	4a15      	ldr	r2, [pc, #84]	; (80057c0 <HAL_RCC_ClockConfig+0x200>)
 800576c:	4013      	ands	r3, r2
 800576e:	0019      	movs	r1, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	68da      	ldr	r2, [r3, #12]
 8005774:	4b10      	ldr	r3, [pc, #64]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005776:	430a      	orrs	r2, r1
 8005778:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800577a:	f000 f829 	bl	80057d0 <HAL_RCC_GetSysClockFreq>
 800577e:	0001      	movs	r1, r0
 8005780:	4b0d      	ldr	r3, [pc, #52]	; (80057b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	0a1b      	lsrs	r3, r3, #8
 8005786:	220f      	movs	r2, #15
 8005788:	401a      	ands	r2, r3
 800578a:	4b0e      	ldr	r3, [pc, #56]	; (80057c4 <HAL_RCC_ClockConfig+0x204>)
 800578c:	0092      	lsls	r2, r2, #2
 800578e:	58d3      	ldr	r3, [r2, r3]
 8005790:	221f      	movs	r2, #31
 8005792:	4013      	ands	r3, r2
 8005794:	000a      	movs	r2, r1
 8005796:	40da      	lsrs	r2, r3
 8005798:	4b0b      	ldr	r3, [pc, #44]	; (80057c8 <HAL_RCC_ClockConfig+0x208>)
 800579a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800579c:	4b0b      	ldr	r3, [pc, #44]	; (80057cc <HAL_RCC_ClockConfig+0x20c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f7fe feb9 	bl	8004518 <HAL_InitTick>
 80057a6:	0003      	movs	r3, r0
}
 80057a8:	0018      	movs	r0, r3
 80057aa:	46bd      	mov	sp, r7
 80057ac:	b004      	add	sp, #16
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	40022000 	.word	0x40022000
 80057b4:	00001388 	.word	0x00001388
 80057b8:	40021000 	.word	0x40021000
 80057bc:	fffff0ff 	.word	0xfffff0ff
 80057c0:	ffff8fff 	.word	0xffff8fff
 80057c4:	08015d48 	.word	0x08015d48
 80057c8:	20000010 	.word	0x20000010
 80057cc:	20000014 	.word	0x20000014

080057d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057d6:	4b3c      	ldr	r3, [pc, #240]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2238      	movs	r2, #56	; 0x38
 80057dc:	4013      	ands	r3, r2
 80057de:	d10f      	bne.n	8005800 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80057e0:	4b39      	ldr	r3, [pc, #228]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	0adb      	lsrs	r3, r3, #11
 80057e6:	2207      	movs	r2, #7
 80057e8:	4013      	ands	r3, r2
 80057ea:	2201      	movs	r2, #1
 80057ec:	409a      	lsls	r2, r3
 80057ee:	0013      	movs	r3, r2
 80057f0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80057f2:	6839      	ldr	r1, [r7, #0]
 80057f4:	4835      	ldr	r0, [pc, #212]	; (80058cc <HAL_RCC_GetSysClockFreq+0xfc>)
 80057f6:	f7fa fca1 	bl	800013c <__udivsi3>
 80057fa:	0003      	movs	r3, r0
 80057fc:	613b      	str	r3, [r7, #16]
 80057fe:	e05d      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005800:	4b31      	ldr	r3, [pc, #196]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	2238      	movs	r2, #56	; 0x38
 8005806:	4013      	ands	r3, r2
 8005808:	2b08      	cmp	r3, #8
 800580a:	d102      	bne.n	8005812 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800580c:	4b30      	ldr	r3, [pc, #192]	; (80058d0 <HAL_RCC_GetSysClockFreq+0x100>)
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	e054      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005812:	4b2d      	ldr	r3, [pc, #180]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	2238      	movs	r2, #56	; 0x38
 8005818:	4013      	ands	r3, r2
 800581a:	2b10      	cmp	r3, #16
 800581c:	d138      	bne.n	8005890 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800581e:	4b2a      	ldr	r3, [pc, #168]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	2203      	movs	r2, #3
 8005824:	4013      	ands	r3, r2
 8005826:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005828:	4b27      	ldr	r3, [pc, #156]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	091b      	lsrs	r3, r3, #4
 800582e:	2207      	movs	r2, #7
 8005830:	4013      	ands	r3, r2
 8005832:	3301      	adds	r3, #1
 8005834:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2b03      	cmp	r3, #3
 800583a:	d10d      	bne.n	8005858 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800583c:	68b9      	ldr	r1, [r7, #8]
 800583e:	4824      	ldr	r0, [pc, #144]	; (80058d0 <HAL_RCC_GetSysClockFreq+0x100>)
 8005840:	f7fa fc7c 	bl	800013c <__udivsi3>
 8005844:	0003      	movs	r3, r0
 8005846:	0019      	movs	r1, r3
 8005848:	4b1f      	ldr	r3, [pc, #124]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	0a1b      	lsrs	r3, r3, #8
 800584e:	227f      	movs	r2, #127	; 0x7f
 8005850:	4013      	ands	r3, r2
 8005852:	434b      	muls	r3, r1
 8005854:	617b      	str	r3, [r7, #20]
        break;
 8005856:	e00d      	b.n	8005874 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005858:	68b9      	ldr	r1, [r7, #8]
 800585a:	481c      	ldr	r0, [pc, #112]	; (80058cc <HAL_RCC_GetSysClockFreq+0xfc>)
 800585c:	f7fa fc6e 	bl	800013c <__udivsi3>
 8005860:	0003      	movs	r3, r0
 8005862:	0019      	movs	r1, r3
 8005864:	4b18      	ldr	r3, [pc, #96]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	0a1b      	lsrs	r3, r3, #8
 800586a:	227f      	movs	r2, #127	; 0x7f
 800586c:	4013      	ands	r3, r2
 800586e:	434b      	muls	r3, r1
 8005870:	617b      	str	r3, [r7, #20]
        break;
 8005872:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005874:	4b14      	ldr	r3, [pc, #80]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	0f5b      	lsrs	r3, r3, #29
 800587a:	2207      	movs	r2, #7
 800587c:	4013      	ands	r3, r2
 800587e:	3301      	adds	r3, #1
 8005880:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005882:	6879      	ldr	r1, [r7, #4]
 8005884:	6978      	ldr	r0, [r7, #20]
 8005886:	f7fa fc59 	bl	800013c <__udivsi3>
 800588a:	0003      	movs	r3, r0
 800588c:	613b      	str	r3, [r7, #16]
 800588e:	e015      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005890:	4b0d      	ldr	r3, [pc, #52]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	2238      	movs	r2, #56	; 0x38
 8005896:	4013      	ands	r3, r2
 8005898:	2b20      	cmp	r3, #32
 800589a:	d103      	bne.n	80058a4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800589c:	2380      	movs	r3, #128	; 0x80
 800589e:	021b      	lsls	r3, r3, #8
 80058a0:	613b      	str	r3, [r7, #16]
 80058a2:	e00b      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80058a4:	4b08      	ldr	r3, [pc, #32]	; (80058c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	2238      	movs	r2, #56	; 0x38
 80058aa:	4013      	ands	r3, r2
 80058ac:	2b18      	cmp	r3, #24
 80058ae:	d103      	bne.n	80058b8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80058b0:	23fa      	movs	r3, #250	; 0xfa
 80058b2:	01db      	lsls	r3, r3, #7
 80058b4:	613b      	str	r3, [r7, #16]
 80058b6:	e001      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80058bc:	693b      	ldr	r3, [r7, #16]
}
 80058be:	0018      	movs	r0, r3
 80058c0:	46bd      	mov	sp, r7
 80058c2:	b006      	add	sp, #24
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	46c0      	nop			; (mov r8, r8)
 80058c8:	40021000 	.word	0x40021000
 80058cc:	00f42400 	.word	0x00f42400
 80058d0:	007a1200 	.word	0x007a1200

080058d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058d8:	4b02      	ldr	r3, [pc, #8]	; (80058e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80058da:	681b      	ldr	r3, [r3, #0]
}
 80058dc:	0018      	movs	r0, r3
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	46c0      	nop			; (mov r8, r8)
 80058e4:	20000010 	.word	0x20000010

080058e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058e8:	b5b0      	push	{r4, r5, r7, lr}
 80058ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80058ec:	f7ff fff2 	bl	80058d4 <HAL_RCC_GetHCLKFreq>
 80058f0:	0004      	movs	r4, r0
 80058f2:	f7ff faf9 	bl	8004ee8 <LL_RCC_GetAPB1Prescaler>
 80058f6:	0003      	movs	r3, r0
 80058f8:	0b1a      	lsrs	r2, r3, #12
 80058fa:	4b05      	ldr	r3, [pc, #20]	; (8005910 <HAL_RCC_GetPCLK1Freq+0x28>)
 80058fc:	0092      	lsls	r2, r2, #2
 80058fe:	58d3      	ldr	r3, [r2, r3]
 8005900:	221f      	movs	r2, #31
 8005902:	4013      	ands	r3, r2
 8005904:	40dc      	lsrs	r4, r3
 8005906:	0023      	movs	r3, r4
}
 8005908:	0018      	movs	r0, r3
 800590a:	46bd      	mov	sp, r7
 800590c:	bdb0      	pop	{r4, r5, r7, pc}
 800590e:	46c0      	nop			; (mov r8, r8)
 8005910:	08015d88 	.word	0x08015d88

08005914 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800591c:	2313      	movs	r3, #19
 800591e:	18fb      	adds	r3, r7, r3
 8005920:	2200      	movs	r2, #0
 8005922:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005924:	2312      	movs	r3, #18
 8005926:	18fb      	adds	r3, r7, r3
 8005928:	2200      	movs	r2, #0
 800592a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	2380      	movs	r3, #128	; 0x80
 8005932:	029b      	lsls	r3, r3, #10
 8005934:	4013      	ands	r3, r2
 8005936:	d100      	bne.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005938:	e0ad      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800593a:	2011      	movs	r0, #17
 800593c:	183b      	adds	r3, r7, r0
 800593e:	2200      	movs	r2, #0
 8005940:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005942:	4b47      	ldr	r3, [pc, #284]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005944:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005946:	2380      	movs	r3, #128	; 0x80
 8005948:	055b      	lsls	r3, r3, #21
 800594a:	4013      	ands	r3, r2
 800594c:	d110      	bne.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800594e:	4b44      	ldr	r3, [pc, #272]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005950:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005952:	4b43      	ldr	r3, [pc, #268]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005954:	2180      	movs	r1, #128	; 0x80
 8005956:	0549      	lsls	r1, r1, #21
 8005958:	430a      	orrs	r2, r1
 800595a:	63da      	str	r2, [r3, #60]	; 0x3c
 800595c:	4b40      	ldr	r3, [pc, #256]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800595e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005960:	2380      	movs	r3, #128	; 0x80
 8005962:	055b      	lsls	r3, r3, #21
 8005964:	4013      	ands	r3, r2
 8005966:	60bb      	str	r3, [r7, #8]
 8005968:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800596a:	183b      	adds	r3, r7, r0
 800596c:	2201      	movs	r2, #1
 800596e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005970:	4b3c      	ldr	r3, [pc, #240]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	4b3b      	ldr	r3, [pc, #236]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005976:	2180      	movs	r1, #128	; 0x80
 8005978:	0049      	lsls	r1, r1, #1
 800597a:	430a      	orrs	r2, r1
 800597c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800597e:	f7fe fe27 	bl	80045d0 <HAL_GetTick>
 8005982:	0003      	movs	r3, r0
 8005984:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005986:	e00b      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005988:	f7fe fe22 	bl	80045d0 <HAL_GetTick>
 800598c:	0002      	movs	r2, r0
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	2b02      	cmp	r3, #2
 8005994:	d904      	bls.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005996:	2313      	movs	r3, #19
 8005998:	18fb      	adds	r3, r7, r3
 800599a:	2203      	movs	r2, #3
 800599c:	701a      	strb	r2, [r3, #0]
        break;
 800599e:	e005      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059a0:	4b30      	ldr	r3, [pc, #192]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	2380      	movs	r3, #128	; 0x80
 80059a6:	005b      	lsls	r3, r3, #1
 80059a8:	4013      	ands	r3, r2
 80059aa:	d0ed      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80059ac:	2313      	movs	r3, #19
 80059ae:	18fb      	adds	r3, r7, r3
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d15e      	bne.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80059b6:	4b2a      	ldr	r3, [pc, #168]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80059b8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059ba:	23c0      	movs	r3, #192	; 0xc0
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	4013      	ands	r3, r2
 80059c0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d019      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d014      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059d2:	4b23      	ldr	r3, [pc, #140]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80059d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059d6:	4a24      	ldr	r2, [pc, #144]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80059d8:	4013      	ands	r3, r2
 80059da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059dc:	4b20      	ldr	r3, [pc, #128]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80059de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059e0:	4b1f      	ldr	r3, [pc, #124]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80059e2:	2180      	movs	r1, #128	; 0x80
 80059e4:	0249      	lsls	r1, r1, #9
 80059e6:	430a      	orrs	r2, r1
 80059e8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059ea:	4b1d      	ldr	r3, [pc, #116]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80059ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059ee:	4b1c      	ldr	r3, [pc, #112]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80059f0:	491e      	ldr	r1, [pc, #120]	; (8005a6c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80059f2:	400a      	ands	r2, r1
 80059f4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059f6:	4b1a      	ldr	r3, [pc, #104]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	2201      	movs	r2, #1
 8005a00:	4013      	ands	r3, r2
 8005a02:	d016      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a04:	f7fe fde4 	bl	80045d0 <HAL_GetTick>
 8005a08:	0003      	movs	r3, r0
 8005a0a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a0c:	e00c      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a0e:	f7fe fddf 	bl	80045d0 <HAL_GetTick>
 8005a12:	0002      	movs	r2, r0
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	4a15      	ldr	r2, [pc, #84]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d904      	bls.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005a1e:	2313      	movs	r3, #19
 8005a20:	18fb      	adds	r3, r7, r3
 8005a22:	2203      	movs	r2, #3
 8005a24:	701a      	strb	r2, [r3, #0]
            break;
 8005a26:	e004      	b.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a28:	4b0d      	ldr	r3, [pc, #52]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a2c:	2202      	movs	r2, #2
 8005a2e:	4013      	ands	r3, r2
 8005a30:	d0ed      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005a32:	2313      	movs	r3, #19
 8005a34:	18fb      	adds	r3, r7, r3
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10a      	bne.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a3c:	4b08      	ldr	r3, [pc, #32]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a40:	4a09      	ldr	r2, [pc, #36]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005a42:	4013      	ands	r3, r2
 8005a44:	0019      	movs	r1, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a4a:	4b05      	ldr	r3, [pc, #20]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a50:	e016      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a52:	2312      	movs	r3, #18
 8005a54:	18fb      	adds	r3, r7, r3
 8005a56:	2213      	movs	r2, #19
 8005a58:	18ba      	adds	r2, r7, r2
 8005a5a:	7812      	ldrb	r2, [r2, #0]
 8005a5c:	701a      	strb	r2, [r3, #0]
 8005a5e:	e00f      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005a60:	40021000 	.word	0x40021000
 8005a64:	40007000 	.word	0x40007000
 8005a68:	fffffcff 	.word	0xfffffcff
 8005a6c:	fffeffff 	.word	0xfffeffff
 8005a70:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a74:	2312      	movs	r3, #18
 8005a76:	18fb      	adds	r3, r7, r3
 8005a78:	2213      	movs	r2, #19
 8005a7a:	18ba      	adds	r2, r7, r2
 8005a7c:	7812      	ldrb	r2, [r2, #0]
 8005a7e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a80:	2311      	movs	r3, #17
 8005a82:	18fb      	adds	r3, r7, r3
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d105      	bne.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a8a:	4bb6      	ldr	r3, [pc, #728]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a8e:	4bb5      	ldr	r3, [pc, #724]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a90:	49b5      	ldr	r1, [pc, #724]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005a92:	400a      	ands	r2, r1
 8005a94:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	d009      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005aa0:	4bb0      	ldr	r3, [pc, #704]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aa4:	2203      	movs	r2, #3
 8005aa6:	4393      	bics	r3, r2
 8005aa8:	0019      	movs	r1, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685a      	ldr	r2, [r3, #4]
 8005aae:	4bad      	ldr	r3, [pc, #692]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2202      	movs	r2, #2
 8005aba:	4013      	ands	r3, r2
 8005abc:	d009      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005abe:	4ba9      	ldr	r3, [pc, #676]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac2:	220c      	movs	r2, #12
 8005ac4:	4393      	bics	r3, r2
 8005ac6:	0019      	movs	r1, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689a      	ldr	r2, [r3, #8]
 8005acc:	4ba5      	ldr	r3, [pc, #660]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2204      	movs	r2, #4
 8005ad8:	4013      	ands	r3, r2
 8005ada:	d009      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005adc:	4ba1      	ldr	r3, [pc, #644]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae0:	2230      	movs	r2, #48	; 0x30
 8005ae2:	4393      	bics	r3, r2
 8005ae4:	0019      	movs	r1, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	68da      	ldr	r2, [r3, #12]
 8005aea:	4b9e      	ldr	r3, [pc, #632]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005aec:	430a      	orrs	r2, r1
 8005aee:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2210      	movs	r2, #16
 8005af6:	4013      	ands	r3, r2
 8005af8:	d009      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005afa:	4b9a      	ldr	r3, [pc, #616]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005afc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005afe:	4a9b      	ldr	r2, [pc, #620]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005b00:	4013      	ands	r3, r2
 8005b02:	0019      	movs	r1, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	4b96      	ldr	r3, [pc, #600]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	2380      	movs	r3, #128	; 0x80
 8005b14:	015b      	lsls	r3, r3, #5
 8005b16:	4013      	ands	r3, r2
 8005b18:	d009      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8005b1a:	4b92      	ldr	r3, [pc, #584]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b1e:	4a94      	ldr	r2, [pc, #592]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b20:	4013      	ands	r3, r2
 8005b22:	0019      	movs	r1, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	695a      	ldr	r2, [r3, #20]
 8005b28:	4b8e      	ldr	r3, [pc, #568]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	2380      	movs	r3, #128	; 0x80
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	4013      	ands	r3, r2
 8005b38:	d009      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b3a:	4b8a      	ldr	r3, [pc, #552]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b3e:	4a8d      	ldr	r2, [pc, #564]	; (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005b40:	4013      	ands	r3, r2
 8005b42:	0019      	movs	r1, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b48:	4b86      	ldr	r3, [pc, #536]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	2380      	movs	r3, #128	; 0x80
 8005b54:	00db      	lsls	r3, r3, #3
 8005b56:	4013      	ands	r3, r2
 8005b58:	d009      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b5a:	4b82      	ldr	r3, [pc, #520]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5e:	4a86      	ldr	r2, [pc, #536]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005b60:	4013      	ands	r3, r2
 8005b62:	0019      	movs	r1, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b68:	4b7e      	ldr	r3, [pc, #504]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2220      	movs	r2, #32
 8005b74:	4013      	ands	r3, r2
 8005b76:	d009      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b78:	4b7a      	ldr	r3, [pc, #488]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b7c:	4a7f      	ldr	r2, [pc, #508]	; (8005d7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005b7e:	4013      	ands	r3, r2
 8005b80:	0019      	movs	r1, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	699a      	ldr	r2, [r3, #24]
 8005b86:	4b77      	ldr	r3, [pc, #476]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2240      	movs	r2, #64	; 0x40
 8005b92:	4013      	ands	r3, r2
 8005b94:	d009      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b96:	4b73      	ldr	r3, [pc, #460]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9a:	4a79      	ldr	r2, [pc, #484]	; (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	0019      	movs	r1, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	69da      	ldr	r2, [r3, #28]
 8005ba4:	4b6f      	ldr	r3, [pc, #444]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	2380      	movs	r3, #128	; 0x80
 8005bb0:	01db      	lsls	r3, r3, #7
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	d015      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bb6:	4b6b      	ldr	r3, [pc, #428]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	0899      	lsrs	r1, r3, #2
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bc2:	4b68      	ldr	r3, [pc, #416]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bcc:	2380      	movs	r3, #128	; 0x80
 8005bce:	05db      	lsls	r3, r3, #23
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d106      	bne.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005bd4:	4b63      	ldr	r3, [pc, #396]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	4b62      	ldr	r3, [pc, #392]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bda:	2180      	movs	r1, #128	; 0x80
 8005bdc:	0249      	lsls	r1, r1, #9
 8005bde:	430a      	orrs	r2, r1
 8005be0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	2380      	movs	r3, #128	; 0x80
 8005be8:	031b      	lsls	r3, r3, #12
 8005bea:	4013      	ands	r3, r2
 8005bec:	d009      	beq.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005bee:	4b5d      	ldr	r3, [pc, #372]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf2:	2240      	movs	r2, #64	; 0x40
 8005bf4:	4393      	bics	r3, r2
 8005bf6:	0019      	movs	r1, r3
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bfc:	4b59      	ldr	r3, [pc, #356]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	2380      	movs	r3, #128	; 0x80
 8005c08:	039b      	lsls	r3, r3, #14
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	d016      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005c0e:	4b55      	ldr	r3, [pc, #340]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c12:	4a5c      	ldr	r2, [pc, #368]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005c14:	4013      	ands	r3, r2
 8005c16:	0019      	movs	r1, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c1c:	4b51      	ldr	r3, [pc, #324]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c1e:	430a      	orrs	r2, r1
 8005c20:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c26:	2380      	movs	r3, #128	; 0x80
 8005c28:	03db      	lsls	r3, r3, #15
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d106      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c2e:	4b4d      	ldr	r3, [pc, #308]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c30:	68da      	ldr	r2, [r3, #12]
 8005c32:	4b4c      	ldr	r3, [pc, #304]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c34:	2180      	movs	r1, #128	; 0x80
 8005c36:	0449      	lsls	r1, r1, #17
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	2380      	movs	r3, #128	; 0x80
 8005c42:	03db      	lsls	r3, r3, #15
 8005c44:	4013      	ands	r3, r2
 8005c46:	d016      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005c48:	4b46      	ldr	r3, [pc, #280]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c4c:	4a4e      	ldr	r2, [pc, #312]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005c4e:	4013      	ands	r3, r2
 8005c50:	0019      	movs	r1, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c56:	4b43      	ldr	r3, [pc, #268]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c60:	2380      	movs	r3, #128	; 0x80
 8005c62:	045b      	lsls	r3, r3, #17
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d106      	bne.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c68:	4b3e      	ldr	r3, [pc, #248]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c6a:	68da      	ldr	r2, [r3, #12]
 8005c6c:	4b3d      	ldr	r3, [pc, #244]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c6e:	2180      	movs	r1, #128	; 0x80
 8005c70:	0449      	lsls	r1, r1, #17
 8005c72:	430a      	orrs	r2, r1
 8005c74:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	2380      	movs	r3, #128	; 0x80
 8005c7c:	011b      	lsls	r3, r3, #4
 8005c7e:	4013      	ands	r3, r2
 8005c80:	d014      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005c82:	4b38      	ldr	r3, [pc, #224]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c86:	2203      	movs	r2, #3
 8005c88:	4393      	bics	r3, r2
 8005c8a:	0019      	movs	r1, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a1a      	ldr	r2, [r3, #32]
 8005c90:	4b34      	ldr	r3, [pc, #208]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c92:	430a      	orrs	r2, r1
 8005c94:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d106      	bne.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005c9e:	4b31      	ldr	r3, [pc, #196]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	4b30      	ldr	r3, [pc, #192]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ca4:	2180      	movs	r1, #128	; 0x80
 8005ca6:	0249      	lsls	r1, r1, #9
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	2380      	movs	r3, #128	; 0x80
 8005cb2:	019b      	lsls	r3, r3, #6
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	d014      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005cb8:	4b2a      	ldr	r3, [pc, #168]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cbc:	220c      	movs	r2, #12
 8005cbe:	4393      	bics	r3, r2
 8005cc0:	0019      	movs	r1, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cc6:	4b27      	ldr	r3, [pc, #156]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd0:	2b04      	cmp	r3, #4
 8005cd2:	d106      	bne.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005cd4:	4b23      	ldr	r3, [pc, #140]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cd6:	68da      	ldr	r2, [r3, #12]
 8005cd8:	4b22      	ldr	r3, [pc, #136]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cda:	2180      	movs	r1, #128	; 0x80
 8005cdc:	0249      	lsls	r1, r1, #9
 8005cde:	430a      	orrs	r2, r1
 8005ce0:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	2380      	movs	r3, #128	; 0x80
 8005ce8:	045b      	lsls	r3, r3, #17
 8005cea:	4013      	ands	r3, r2
 8005cec:	d016      	beq.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005cee:	4b1d      	ldr	r3, [pc, #116]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cf2:	4a22      	ldr	r2, [pc, #136]	; (8005d7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	0019      	movs	r1, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cfc:	4b19      	ldr	r3, [pc, #100]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d06:	2380      	movs	r3, #128	; 0x80
 8005d08:	019b      	lsls	r3, r3, #6
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d106      	bne.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005d0e:	4b15      	ldr	r3, [pc, #84]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d10:	68da      	ldr	r2, [r3, #12]
 8005d12:	4b14      	ldr	r3, [pc, #80]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d14:	2180      	movs	r1, #128	; 0x80
 8005d16:	0449      	lsls	r1, r1, #17
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	2380      	movs	r3, #128	; 0x80
 8005d22:	049b      	lsls	r3, r3, #18
 8005d24:	4013      	ands	r3, r2
 8005d26:	d016      	beq.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005d28:	4b0e      	ldr	r3, [pc, #56]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d2c:	4a10      	ldr	r2, [pc, #64]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005d2e:	4013      	ands	r3, r2
 8005d30:	0019      	movs	r1, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d36:	4b0b      	ldr	r3, [pc, #44]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d40:	2380      	movs	r3, #128	; 0x80
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d106      	bne.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005d48:	4b06      	ldr	r3, [pc, #24]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d4a:	68da      	ldr	r2, [r3, #12]
 8005d4c:	4b05      	ldr	r3, [pc, #20]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d4e:	2180      	movs	r1, #128	; 0x80
 8005d50:	0449      	lsls	r1, r1, #17
 8005d52:	430a      	orrs	r2, r1
 8005d54:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005d56:	2312      	movs	r3, #18
 8005d58:	18fb      	adds	r3, r7, r3
 8005d5a:	781b      	ldrb	r3, [r3, #0]
}
 8005d5c:	0018      	movs	r0, r3
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	b006      	add	sp, #24
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40021000 	.word	0x40021000
 8005d68:	efffffff 	.word	0xefffffff
 8005d6c:	fffff3ff 	.word	0xfffff3ff
 8005d70:	fffffcff 	.word	0xfffffcff
 8005d74:	fff3ffff 	.word	0xfff3ffff
 8005d78:	ffcfffff 	.word	0xffcfffff
 8005d7c:	ffffcfff 	.word	0xffffcfff
 8005d80:	ffff3fff 	.word	0xffff3fff
 8005d84:	ffbfffff 	.word	0xffbfffff
 8005d88:	feffffff 	.word	0xfeffffff

08005d8c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005d8c:	b5b0      	push	{r4, r5, r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005d94:	230f      	movs	r3, #15
 8005d96:	18fb      	adds	r3, r7, r3
 8005d98:	2201      	movs	r2, #1
 8005d9a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d100      	bne.n	8005da4 <HAL_RTC_Init+0x18>
 8005da2:	e08c      	b.n	8005ebe <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2229      	movs	r2, #41	; 0x29
 8005da8:	5c9b      	ldrb	r3, [r3, r2]
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10b      	bne.n	8005dc8 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2228      	movs	r2, #40	; 0x28
 8005db4:	2100      	movs	r1, #0
 8005db6:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2288      	movs	r2, #136	; 0x88
 8005dbc:	0212      	lsls	r2, r2, #8
 8005dbe:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	f7fe f81a 	bl	8003dfc <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2229      	movs	r2, #41	; 0x29
 8005dcc:	2102      	movs	r1, #2
 8005dce:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	2210      	movs	r2, #16
 8005dd8:	4013      	ands	r3, r2
 8005dda:	2b10      	cmp	r3, #16
 8005ddc:	d062      	beq.n	8005ea4 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	22ca      	movs	r2, #202	; 0xca
 8005de4:	625a      	str	r2, [r3, #36]	; 0x24
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2253      	movs	r2, #83	; 0x53
 8005dec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005dee:	250f      	movs	r5, #15
 8005df0:	197c      	adds	r4, r7, r5
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	0018      	movs	r0, r3
 8005df6:	f000 fbf3 	bl	80065e0 <RTC_EnterInitMode>
 8005dfa:	0003      	movs	r3, r0
 8005dfc:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8005dfe:	0028      	movs	r0, r5
 8005e00:	183b      	adds	r3, r7, r0
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d12c      	bne.n	8005e62 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699a      	ldr	r2, [r3, #24]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	492e      	ldr	r1, [pc, #184]	; (8005ecc <HAL_RTC_Init+0x140>)
 8005e14:	400a      	ands	r2, r1
 8005e16:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6999      	ldr	r1, [r3, #24]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	689a      	ldr	r2, [r3, #8]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	431a      	orrs	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	431a      	orrs	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	6912      	ldr	r2, [r2, #16]
 8005e3e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6919      	ldr	r1, [r3, #16]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	041a      	lsls	r2, r3, #16
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	430a      	orrs	r2, r1
 8005e52:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005e54:	183c      	adds	r4, r7, r0
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	0018      	movs	r0, r3
 8005e5a:	f000 fc03 	bl	8006664 <RTC_ExitInitMode>
 8005e5e:	0003      	movs	r3, r0
 8005e60:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005e62:	230f      	movs	r3, #15
 8005e64:	18fb      	adds	r3, r7, r3
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d116      	bne.n	8005e9a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	699a      	ldr	r2, [r3, #24]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	00d2      	lsls	r2, r2, #3
 8005e78:	08d2      	lsrs	r2, r2, #3
 8005e7a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6999      	ldr	r1, [r3, #24]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	431a      	orrs	r2, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	430a      	orrs	r2, r1
 8005e98:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	22ff      	movs	r2, #255	; 0xff
 8005ea0:	625a      	str	r2, [r3, #36]	; 0x24
 8005ea2:	e003      	b.n	8005eac <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005ea4:	230f      	movs	r3, #15
 8005ea6:	18fb      	adds	r3, r7, r3
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005eac:	230f      	movs	r3, #15
 8005eae:	18fb      	adds	r3, r7, r3
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d103      	bne.n	8005ebe <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2229      	movs	r2, #41	; 0x29
 8005eba:	2101      	movs	r1, #1
 8005ebc:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005ebe:	230f      	movs	r3, #15
 8005ec0:	18fb      	adds	r3, r7, r3
 8005ec2:	781b      	ldrb	r3, [r3, #0]
}
 8005ec4:	0018      	movs	r0, r3
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	b004      	add	sp, #16
 8005eca:	bdb0      	pop	{r4, r5, r7, pc}
 8005ecc:	fb8fffbf 	.word	0xfb8fffbf

08005ed0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ed0:	b5b0      	push	{r4, r5, r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2228      	movs	r2, #40	; 0x28
 8005ee0:	5c9b      	ldrb	r3, [r3, r2]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d101      	bne.n	8005eea <HAL_RTC_SetTime+0x1a>
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	e092      	b.n	8006010 <HAL_RTC_SetTime+0x140>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2228      	movs	r2, #40	; 0x28
 8005eee:	2101      	movs	r1, #1
 8005ef0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2229      	movs	r2, #41	; 0x29
 8005ef6:	2102      	movs	r1, #2
 8005ef8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	22ca      	movs	r2, #202	; 0xca
 8005f00:	625a      	str	r2, [r3, #36]	; 0x24
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2253      	movs	r2, #83	; 0x53
 8005f08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005f0a:	2513      	movs	r5, #19
 8005f0c:	197c      	adds	r4, r7, r5
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	0018      	movs	r0, r3
 8005f12:	f000 fb65 	bl	80065e0 <RTC_EnterInitMode>
 8005f16:	0003      	movs	r3, r0
 8005f18:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005f1a:	197b      	adds	r3, r7, r5
 8005f1c:	781b      	ldrb	r3, [r3, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d162      	bne.n	8005fe8 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d125      	bne.n	8005f74 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	2240      	movs	r2, #64	; 0x40
 8005f30:	4013      	ands	r3, r2
 8005f32:	d102      	bne.n	8005f3a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	2200      	movs	r2, #0
 8005f38:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	0018      	movs	r0, r3
 8005f40:	f000 fbd4 	bl	80066ec <RTC_ByteToBcd2>
 8005f44:	0003      	movs	r3, r0
 8005f46:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	785b      	ldrb	r3, [r3, #1]
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	f000 fbcd 	bl	80066ec <RTC_ByteToBcd2>
 8005f52:	0003      	movs	r3, r0
 8005f54:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005f56:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	789b      	ldrb	r3, [r3, #2]
 8005f5c:	0018      	movs	r0, r3
 8005f5e:	f000 fbc5 	bl	80066ec <RTC_ByteToBcd2>
 8005f62:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f64:	0022      	movs	r2, r4
 8005f66:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	78db      	ldrb	r3, [r3, #3]
 8005f6c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	617b      	str	r3, [r7, #20]
 8005f72:	e017      	b.n	8005fa4 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	2240      	movs	r2, #64	; 0x40
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	d102      	bne.n	8005f86 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2200      	movs	r2, #0
 8005f84:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	785b      	ldrb	r3, [r3, #1]
 8005f90:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005f92:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005f94:	68ba      	ldr	r2, [r7, #8]
 8005f96:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f98:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	78db      	ldrb	r3, [r3, #3]
 8005f9e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	491b      	ldr	r1, [pc, #108]	; (8006018 <HAL_RTC_SetTime+0x148>)
 8005fac:	400a      	ands	r2, r1
 8005fae:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4918      	ldr	r1, [pc, #96]	; (800601c <HAL_RTC_SetTime+0x14c>)
 8005fbc:	400a      	ands	r2, r1
 8005fbe:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	6999      	ldr	r1, [r3, #24]
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	68da      	ldr	r2, [r3, #12]
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	691b      	ldr	r3, [r3, #16]
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	430a      	orrs	r2, r1
 8005fd6:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005fd8:	2313      	movs	r3, #19
 8005fda:	18fc      	adds	r4, r7, r3
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	0018      	movs	r0, r3
 8005fe0:	f000 fb40 	bl	8006664 <RTC_ExitInitMode>
 8005fe4:	0003      	movs	r3, r0
 8005fe6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	22ff      	movs	r2, #255	; 0xff
 8005fee:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8005ff0:	2313      	movs	r3, #19
 8005ff2:	18fb      	adds	r3, r7, r3
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d103      	bne.n	8006002 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2229      	movs	r2, #41	; 0x29
 8005ffe:	2101      	movs	r1, #1
 8006000:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2228      	movs	r2, #40	; 0x28
 8006006:	2100      	movs	r1, #0
 8006008:	5499      	strb	r1, [r3, r2]

  return status;
 800600a:	2313      	movs	r3, #19
 800600c:	18fb      	adds	r3, r7, r3
 800600e:	781b      	ldrb	r3, [r3, #0]
}
 8006010:	0018      	movs	r0, r3
 8006012:	46bd      	mov	sp, r7
 8006014:	b006      	add	sp, #24
 8006016:	bdb0      	pop	{r4, r5, r7, pc}
 8006018:	007f7f7f 	.word	0x007f7f7f
 800601c:	fffbffff 	.word	0xfffbffff

08006020 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b086      	sub	sp, #24
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689a      	ldr	r2, [r3, #8]
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	045b      	lsls	r3, r3, #17
 800603e:	0c5a      	lsrs	r2, r3, #17
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a22      	ldr	r2, [pc, #136]	; (80060d4 <HAL_RTC_GetTime+0xb4>)
 800604c:	4013      	ands	r3, r2
 800604e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	0c1b      	lsrs	r3, r3, #16
 8006054:	b2db      	uxtb	r3, r3
 8006056:	223f      	movs	r2, #63	; 0x3f
 8006058:	4013      	ands	r3, r2
 800605a:	b2da      	uxtb	r2, r3
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	0a1b      	lsrs	r3, r3, #8
 8006064:	b2db      	uxtb	r3, r3
 8006066:	227f      	movs	r2, #127	; 0x7f
 8006068:	4013      	ands	r3, r2
 800606a:	b2da      	uxtb	r2, r3
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	b2db      	uxtb	r3, r3
 8006074:	227f      	movs	r2, #127	; 0x7f
 8006076:	4013      	ands	r3, r2
 8006078:	b2da      	uxtb	r2, r3
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	0d9b      	lsrs	r3, r3, #22
 8006082:	b2db      	uxtb	r3, r3
 8006084:	2201      	movs	r2, #1
 8006086:	4013      	ands	r3, r2
 8006088:	b2da      	uxtb	r2, r3
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d11a      	bne.n	80060ca <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	0018      	movs	r0, r3
 800609a:	f000 fb4f 	bl	800673c <RTC_Bcd2ToByte>
 800609e:	0003      	movs	r3, r0
 80060a0:	001a      	movs	r2, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	785b      	ldrb	r3, [r3, #1]
 80060aa:	0018      	movs	r0, r3
 80060ac:	f000 fb46 	bl	800673c <RTC_Bcd2ToByte>
 80060b0:	0003      	movs	r3, r0
 80060b2:	001a      	movs	r2, r3
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	789b      	ldrb	r3, [r3, #2]
 80060bc:	0018      	movs	r0, r3
 80060be:	f000 fb3d 	bl	800673c <RTC_Bcd2ToByte>
 80060c2:	0003      	movs	r3, r0
 80060c4:	001a      	movs	r2, r3
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	0018      	movs	r0, r3
 80060ce:	46bd      	mov	sp, r7
 80060d0:	b006      	add	sp, #24
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	007f7f7f 	.word	0x007f7f7f

080060d8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80060d8:	b5b0      	push	{r4, r5, r7, lr}
 80060da:	b086      	sub	sp, #24
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2228      	movs	r2, #40	; 0x28
 80060e8:	5c9b      	ldrb	r3, [r3, r2]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d101      	bne.n	80060f2 <HAL_RTC_SetDate+0x1a>
 80060ee:	2302      	movs	r3, #2
 80060f0:	e07e      	b.n	80061f0 <HAL_RTC_SetDate+0x118>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2228      	movs	r2, #40	; 0x28
 80060f6:	2101      	movs	r1, #1
 80060f8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2229      	movs	r2, #41	; 0x29
 80060fe:	2102      	movs	r1, #2
 8006100:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10e      	bne.n	8006126 <HAL_RTC_SetDate+0x4e>
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	785b      	ldrb	r3, [r3, #1]
 800610c:	001a      	movs	r2, r3
 800610e:	2310      	movs	r3, #16
 8006110:	4013      	ands	r3, r2
 8006112:	d008      	beq.n	8006126 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	785b      	ldrb	r3, [r3, #1]
 8006118:	2210      	movs	r2, #16
 800611a:	4393      	bics	r3, r2
 800611c:	b2db      	uxtb	r3, r3
 800611e:	330a      	adds	r3, #10
 8006120:	b2da      	uxtb	r2, r3
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d11c      	bne.n	8006166 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	78db      	ldrb	r3, [r3, #3]
 8006130:	0018      	movs	r0, r3
 8006132:	f000 fadb 	bl	80066ec <RTC_ByteToBcd2>
 8006136:	0003      	movs	r3, r0
 8006138:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	785b      	ldrb	r3, [r3, #1]
 800613e:	0018      	movs	r0, r3
 8006140:	f000 fad4 	bl	80066ec <RTC_ByteToBcd2>
 8006144:	0003      	movs	r3, r0
 8006146:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006148:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	789b      	ldrb	r3, [r3, #2]
 800614e:	0018      	movs	r0, r3
 8006150:	f000 facc 	bl	80066ec <RTC_ByteToBcd2>
 8006154:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006156:	0022      	movs	r2, r4
 8006158:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006160:	4313      	orrs	r3, r2
 8006162:	617b      	str	r3, [r7, #20]
 8006164:	e00e      	b.n	8006184 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	78db      	ldrb	r3, [r3, #3]
 800616a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	785b      	ldrb	r3, [r3, #1]
 8006170:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006172:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8006174:	68ba      	ldr	r2, [r7, #8]
 8006176:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006178:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006180:	4313      	orrs	r3, r2
 8006182:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	22ca      	movs	r2, #202	; 0xca
 800618a:	625a      	str	r2, [r3, #36]	; 0x24
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2253      	movs	r2, #83	; 0x53
 8006192:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006194:	2513      	movs	r5, #19
 8006196:	197c      	adds	r4, r7, r5
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	0018      	movs	r0, r3
 800619c:	f000 fa20 	bl	80065e0 <RTC_EnterInitMode>
 80061a0:	0003      	movs	r3, r0
 80061a2:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80061a4:	0028      	movs	r0, r5
 80061a6:	183b      	adds	r3, r7, r0
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10c      	bne.n	80061c8 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	4910      	ldr	r1, [pc, #64]	; (80061f8 <HAL_RTC_SetDate+0x120>)
 80061b6:	400a      	ands	r2, r1
 80061b8:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80061ba:	183c      	adds	r4, r7, r0
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	0018      	movs	r0, r3
 80061c0:	f000 fa50 	bl	8006664 <RTC_ExitInitMode>
 80061c4:	0003      	movs	r3, r0
 80061c6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	22ff      	movs	r2, #255	; 0xff
 80061ce:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80061d0:	2313      	movs	r3, #19
 80061d2:	18fb      	adds	r3, r7, r3
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d103      	bne.n	80061e2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2229      	movs	r2, #41	; 0x29
 80061de:	2101      	movs	r1, #1
 80061e0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2228      	movs	r2, #40	; 0x28
 80061e6:	2100      	movs	r1, #0
 80061e8:	5499      	strb	r1, [r3, r2]

  return status;
 80061ea:	2313      	movs	r3, #19
 80061ec:	18fb      	adds	r3, r7, r3
 80061ee:	781b      	ldrb	r3, [r3, #0]
}
 80061f0:	0018      	movs	r0, r3
 80061f2:	46bd      	mov	sp, r7
 80061f4:	b006      	add	sp, #24
 80061f6:	bdb0      	pop	{r4, r5, r7, pc}
 80061f8:	00ffff3f 	.word	0x00ffff3f

080061fc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b086      	sub	sp, #24
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	4a21      	ldr	r2, [pc, #132]	; (8006294 <HAL_RTC_GetDate+0x98>)
 8006210:	4013      	ands	r3, r2
 8006212:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	0c1b      	lsrs	r3, r3, #16
 8006218:	b2da      	uxtb	r2, r3
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	0a1b      	lsrs	r3, r3, #8
 8006222:	b2db      	uxtb	r3, r3
 8006224:	221f      	movs	r2, #31
 8006226:	4013      	ands	r3, r2
 8006228:	b2da      	uxtb	r2, r3
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	b2db      	uxtb	r3, r3
 8006232:	223f      	movs	r2, #63	; 0x3f
 8006234:	4013      	ands	r3, r2
 8006236:	b2da      	uxtb	r2, r3
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	0b5b      	lsrs	r3, r3, #13
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2207      	movs	r2, #7
 8006244:	4013      	ands	r3, r2
 8006246:	b2da      	uxtb	r2, r3
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d11a      	bne.n	8006288 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	78db      	ldrb	r3, [r3, #3]
 8006256:	0018      	movs	r0, r3
 8006258:	f000 fa70 	bl	800673c <RTC_Bcd2ToByte>
 800625c:	0003      	movs	r3, r0
 800625e:	001a      	movs	r2, r3
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	785b      	ldrb	r3, [r3, #1]
 8006268:	0018      	movs	r0, r3
 800626a:	f000 fa67 	bl	800673c <RTC_Bcd2ToByte>
 800626e:	0003      	movs	r3, r0
 8006270:	001a      	movs	r2, r3
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	789b      	ldrb	r3, [r3, #2]
 800627a:	0018      	movs	r0, r3
 800627c:	f000 fa5e 	bl	800673c <RTC_Bcd2ToByte>
 8006280:	0003      	movs	r3, r0
 8006282:	001a      	movs	r2, r3
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	0018      	movs	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	b006      	add	sp, #24
 8006290:	bd80      	pop	{r7, pc}
 8006292:	46c0      	nop			; (mov r8, r8)
 8006294:	00ffff3f 	.word	0x00ffff3f

08006298 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006298:	b590      	push	{r4, r7, lr}
 800629a:	b089      	sub	sp, #36	; 0x24
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2228      	movs	r2, #40	; 0x28
 80062a8:	5c9b      	ldrb	r3, [r3, r2]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_RTC_SetAlarm_IT+0x1a>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e127      	b.n	8006502 <HAL_RTC_SetAlarm_IT+0x26a>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2228      	movs	r2, #40	; 0x28
 80062b6:	2101      	movs	r1, #1
 80062b8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2229      	movs	r2, #41	; 0x29
 80062be:	2102      	movs	r1, #2
 80062c0:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d136      	bne.n	8006336 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	2240      	movs	r2, #64	; 0x40
 80062d0:	4013      	ands	r3, r2
 80062d2:	d102      	bne.n	80062da <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	2200      	movs	r2, #0
 80062d8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	0018      	movs	r0, r3
 80062e0:	f000 fa04 	bl	80066ec <RTC_ByteToBcd2>
 80062e4:	0003      	movs	r3, r0
 80062e6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	785b      	ldrb	r3, [r3, #1]
 80062ec:	0018      	movs	r0, r3
 80062ee:	f000 f9fd 	bl	80066ec <RTC_ByteToBcd2>
 80062f2:	0003      	movs	r3, r0
 80062f4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80062f6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	789b      	ldrb	r3, [r3, #2]
 80062fc:	0018      	movs	r0, r3
 80062fe:	f000 f9f5 	bl	80066ec <RTC_ByteToBcd2>
 8006302:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006304:	0022      	movs	r2, r4
 8006306:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	78db      	ldrb	r3, [r3, #3]
 800630c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800630e:	431a      	orrs	r2, r3
 8006310:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	2220      	movs	r2, #32
 8006316:	5c9b      	ldrb	r3, [r3, r2]
 8006318:	0018      	movs	r0, r3
 800631a:	f000 f9e7 	bl	80066ec <RTC_ByteToBcd2>
 800631e:	0003      	movs	r3, r0
 8006320:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006322:	0022      	movs	r2, r4
 8006324:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800632a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006330:	4313      	orrs	r3, r2
 8006332:	61fb      	str	r3, [r7, #28]
 8006334:	e022      	b.n	800637c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	2240      	movs	r2, #64	; 0x40
 800633e:	4013      	ands	r3, r2
 8006340:	d102      	bne.n	8006348 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	2200      	movs	r2, #0
 8006346:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	785b      	ldrb	r3, [r3, #1]
 8006352:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006354:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800635a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	78db      	ldrb	r3, [r3, #3]
 8006360:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006362:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	2120      	movs	r1, #32
 8006368:	5c5b      	ldrb	r3, [r3, r1]
 800636a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800636c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006372:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006378:	4313      	orrs	r3, r2
 800637a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	685a      	ldr	r2, [r3, #4]
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	4313      	orrs	r3, r2
 8006386:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	22ca      	movs	r2, #202	; 0xca
 800638e:	625a      	str	r2, [r3, #36]	; 0x24
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2253      	movs	r2, #83	; 0x53
 8006396:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800639c:	2380      	movs	r3, #128	; 0x80
 800639e:	005b      	lsls	r3, r3, #1
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d14c      	bne.n	800643e <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	699a      	ldr	r2, [r3, #24]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4957      	ldr	r1, [pc, #348]	; (800650c <HAL_RTC_SetAlarm_IT+0x274>)
 80063b0:	400a      	ands	r2, r1
 80063b2:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2101      	movs	r1, #1
 80063c0:	430a      	orrs	r2, r1
 80063c2:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80063c4:	f7fe f904 	bl	80045d0 <HAL_GetTick>
 80063c8:	0003      	movs	r3, r0
 80063ca:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80063cc:	e016      	b.n	80063fc <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80063ce:	f7fe f8ff 	bl	80045d0 <HAL_GetTick>
 80063d2:	0002      	movs	r2, r0
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	1ad2      	subs	r2, r2, r3
 80063d8:	23fa      	movs	r3, #250	; 0xfa
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	429a      	cmp	r2, r3
 80063de:	d90d      	bls.n	80063fc <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	22ff      	movs	r2, #255	; 0xff
 80063e6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2229      	movs	r2, #41	; 0x29
 80063ec:	2103      	movs	r1, #3
 80063ee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2228      	movs	r2, #40	; 0x28
 80063f4:	2100      	movs	r1, #0
 80063f6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e082      	b.n	8006502 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	2201      	movs	r2, #1
 8006404:	4013      	ands	r3, r2
 8006406:	d0e2      	beq.n	80063ce <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	69fa      	ldr	r2, [r7, #28]
 800640e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	69ba      	ldr	r2, [r7, #24]
 8006416:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	699a      	ldr	r2, [r3, #24]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2180      	movs	r1, #128	; 0x80
 8006424:	0049      	lsls	r1, r1, #1
 8006426:	430a      	orrs	r2, r1
 8006428:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	699a      	ldr	r2, [r3, #24]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2180      	movs	r1, #128	; 0x80
 8006436:	0149      	lsls	r1, r1, #5
 8006438:	430a      	orrs	r2, r1
 800643a:	619a      	str	r2, [r3, #24]
 800643c:	e04b      	b.n	80064d6 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	699a      	ldr	r2, [r3, #24]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4931      	ldr	r1, [pc, #196]	; (8006510 <HAL_RTC_SetAlarm_IT+0x278>)
 800644a:	400a      	ands	r2, r1
 800644c:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2102      	movs	r1, #2
 800645a:	430a      	orrs	r2, r1
 800645c:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 800645e:	f7fe f8b7 	bl	80045d0 <HAL_GetTick>
 8006462:	0003      	movs	r3, r0
 8006464:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006466:	e016      	b.n	8006496 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006468:	f7fe f8b2 	bl	80045d0 <HAL_GetTick>
 800646c:	0002      	movs	r2, r0
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	1ad2      	subs	r2, r2, r3
 8006472:	23fa      	movs	r3, #250	; 0xfa
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	429a      	cmp	r2, r3
 8006478:	d90d      	bls.n	8006496 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	22ff      	movs	r2, #255	; 0xff
 8006480:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2229      	movs	r2, #41	; 0x29
 8006486:	2103      	movs	r1, #3
 8006488:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2228      	movs	r2, #40	; 0x28
 800648e:	2100      	movs	r1, #0
 8006490:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e035      	b.n	8006502 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	2202      	movs	r2, #2
 800649e:	4013      	ands	r3, r2
 80064a0:	d0e2      	beq.n	8006468 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	69fa      	ldr	r2, [r7, #28]
 80064a8:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	69ba      	ldr	r2, [r7, #24]
 80064b0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	699a      	ldr	r2, [r3, #24]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2180      	movs	r1, #128	; 0x80
 80064be:	0089      	lsls	r1, r1, #2
 80064c0:	430a      	orrs	r2, r1
 80064c2:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	699a      	ldr	r2, [r3, #24]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2180      	movs	r1, #128	; 0x80
 80064d0:	0189      	lsls	r1, r1, #6
 80064d2:	430a      	orrs	r2, r1
 80064d4:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80064d6:	4a0f      	ldr	r2, [pc, #60]	; (8006514 <HAL_RTC_SetAlarm_IT+0x27c>)
 80064d8:	2380      	movs	r3, #128	; 0x80
 80064da:	58d3      	ldr	r3, [r2, r3]
 80064dc:	490d      	ldr	r1, [pc, #52]	; (8006514 <HAL_RTC_SetAlarm_IT+0x27c>)
 80064de:	2280      	movs	r2, #128	; 0x80
 80064e0:	0312      	lsls	r2, r2, #12
 80064e2:	4313      	orrs	r3, r2
 80064e4:	2280      	movs	r2, #128	; 0x80
 80064e6:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	22ff      	movs	r2, #255	; 0xff
 80064ee:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2229      	movs	r2, #41	; 0x29
 80064f4:	2101      	movs	r1, #1
 80064f6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2228      	movs	r2, #40	; 0x28
 80064fc:	2100      	movs	r1, #0
 80064fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	0018      	movs	r0, r3
 8006504:	46bd      	mov	sp, r7
 8006506:	b009      	add	sp, #36	; 0x24
 8006508:	bd90      	pop	{r4, r7, pc}
 800650a:	46c0      	nop			; (mov r8, r8)
 800650c:	fffffeff 	.word	0xfffffeff
 8006510:	fffffdff 	.word	0xfffffdff
 8006514:	40021800 	.word	0x40021800

08006518 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	699a      	ldr	r2, [r3, #24]
 8006526:	2380      	movs	r3, #128	; 0x80
 8006528:	015b      	lsls	r3, r3, #5
 800652a:	4013      	ands	r3, r2
 800652c:	d011      	beq.n	8006552 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006534:	2201      	movs	r2, #1
 8006536:	4013      	ands	r3, r2
 8006538:	d00b      	beq.n	8006552 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2101      	movs	r1, #1
 8006546:	430a      	orrs	r2, r1
 8006548:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	0018      	movs	r0, r3
 800654e:	f7fd fc0f 	bl	8003d70 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	699a      	ldr	r2, [r3, #24]
 8006558:	2380      	movs	r3, #128	; 0x80
 800655a:	019b      	lsls	r3, r3, #6
 800655c:	4013      	ands	r3, r2
 800655e:	d011      	beq.n	8006584 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006566:	2202      	movs	r2, #2
 8006568:	4013      	ands	r3, r2
 800656a:	d00b      	beq.n	8006584 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2102      	movs	r1, #2
 8006578:	430a      	orrs	r2, r1
 800657a:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	0018      	movs	r0, r3
 8006580:	f000 f961 	bl	8006846 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2229      	movs	r2, #41	; 0x29
 8006588:	2101      	movs	r1, #1
 800658a:	5499      	strb	r1, [r3, r2]
}
 800658c:	46c0      	nop			; (mov r8, r8)
 800658e:	46bd      	mov	sp, r7
 8006590:	b002      	add	sp, #8
 8006592:	bd80      	pop	{r7, pc}

08006594 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a0e      	ldr	r2, [pc, #56]	; (80065dc <HAL_RTC_WaitForSynchro+0x48>)
 80065a2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80065a4:	f7fe f814 	bl	80045d0 <HAL_GetTick>
 80065a8:	0003      	movs	r3, r0
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80065ac:	e00a      	b.n	80065c4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80065ae:	f7fe f80f 	bl	80045d0 <HAL_GetTick>
 80065b2:	0002      	movs	r2, r0
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	1ad2      	subs	r2, r2, r3
 80065b8:	23fa      	movs	r3, #250	; 0xfa
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	429a      	cmp	r2, r3
 80065be:	d901      	bls.n	80065c4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e006      	b.n	80065d2 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	2220      	movs	r2, #32
 80065cc:	4013      	ands	r3, r2
 80065ce:	d0ee      	beq.n	80065ae <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	0018      	movs	r0, r3
 80065d4:	46bd      	mov	sp, r7
 80065d6:	b004      	add	sp, #16
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	46c0      	nop			; (mov r8, r8)
 80065dc:	0001005f 	.word	0x0001005f

080065e0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80065e8:	230f      	movs	r3, #15
 80065ea:	18fb      	adds	r3, r7, r3
 80065ec:	2200      	movs	r2, #0
 80065ee:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	2240      	movs	r2, #64	; 0x40
 80065f8:	4013      	ands	r3, r2
 80065fa:	d12c      	bne.n	8006656 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	68da      	ldr	r2, [r3, #12]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2180      	movs	r1, #128	; 0x80
 8006608:	430a      	orrs	r2, r1
 800660a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800660c:	f7fd ffe0 	bl	80045d0 <HAL_GetTick>
 8006610:	0003      	movs	r3, r0
 8006612:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006614:	e014      	b.n	8006640 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8006616:	f7fd ffdb 	bl	80045d0 <HAL_GetTick>
 800661a:	0002      	movs	r2, r0
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	1ad2      	subs	r2, r2, r3
 8006620:	200f      	movs	r0, #15
 8006622:	183b      	adds	r3, r7, r0
 8006624:	1839      	adds	r1, r7, r0
 8006626:	7809      	ldrb	r1, [r1, #0]
 8006628:	7019      	strb	r1, [r3, #0]
 800662a:	23fa      	movs	r3, #250	; 0xfa
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	429a      	cmp	r2, r3
 8006630:	d906      	bls.n	8006640 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8006632:	183b      	adds	r3, r7, r0
 8006634:	2203      	movs	r2, #3
 8006636:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2229      	movs	r2, #41	; 0x29
 800663c:	2103      	movs	r1, #3
 800663e:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	2240      	movs	r2, #64	; 0x40
 8006648:	4013      	ands	r3, r2
 800664a:	d104      	bne.n	8006656 <RTC_EnterInitMode+0x76>
 800664c:	230f      	movs	r3, #15
 800664e:	18fb      	adds	r3, r7, r3
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	2b03      	cmp	r3, #3
 8006654:	d1df      	bne.n	8006616 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006656:	230f      	movs	r3, #15
 8006658:	18fb      	adds	r3, r7, r3
 800665a:	781b      	ldrb	r3, [r3, #0]
}
 800665c:	0018      	movs	r0, r3
 800665e:	46bd      	mov	sp, r7
 8006660:	b004      	add	sp, #16
 8006662:	bd80      	pop	{r7, pc}

08006664 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006664:	b590      	push	{r4, r7, lr}
 8006666:	b085      	sub	sp, #20
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800666c:	240f      	movs	r4, #15
 800666e:	193b      	adds	r3, r7, r4
 8006670:	2200      	movs	r2, #0
 8006672:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006674:	4b1c      	ldr	r3, [pc, #112]	; (80066e8 <RTC_ExitInitMode+0x84>)
 8006676:	68da      	ldr	r2, [r3, #12]
 8006678:	4b1b      	ldr	r3, [pc, #108]	; (80066e8 <RTC_ExitInitMode+0x84>)
 800667a:	2180      	movs	r1, #128	; 0x80
 800667c:	438a      	bics	r2, r1
 800667e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006680:	4b19      	ldr	r3, [pc, #100]	; (80066e8 <RTC_ExitInitMode+0x84>)
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	2220      	movs	r2, #32
 8006686:	4013      	ands	r3, r2
 8006688:	d10d      	bne.n	80066a6 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	0018      	movs	r0, r3
 800668e:	f7ff ff81 	bl	8006594 <HAL_RTC_WaitForSynchro>
 8006692:	1e03      	subs	r3, r0, #0
 8006694:	d021      	beq.n	80066da <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2229      	movs	r2, #41	; 0x29
 800669a:	2103      	movs	r1, #3
 800669c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800669e:	193b      	adds	r3, r7, r4
 80066a0:	2203      	movs	r2, #3
 80066a2:	701a      	strb	r2, [r3, #0]
 80066a4:	e019      	b.n	80066da <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80066a6:	4b10      	ldr	r3, [pc, #64]	; (80066e8 <RTC_ExitInitMode+0x84>)
 80066a8:	699a      	ldr	r2, [r3, #24]
 80066aa:	4b0f      	ldr	r3, [pc, #60]	; (80066e8 <RTC_ExitInitMode+0x84>)
 80066ac:	2120      	movs	r1, #32
 80066ae:	438a      	bics	r2, r1
 80066b0:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	0018      	movs	r0, r3
 80066b6:	f7ff ff6d 	bl	8006594 <HAL_RTC_WaitForSynchro>
 80066ba:	1e03      	subs	r3, r0, #0
 80066bc:	d007      	beq.n	80066ce <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2229      	movs	r2, #41	; 0x29
 80066c2:	2103      	movs	r1, #3
 80066c4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80066c6:	230f      	movs	r3, #15
 80066c8:	18fb      	adds	r3, r7, r3
 80066ca:	2203      	movs	r2, #3
 80066cc:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80066ce:	4b06      	ldr	r3, [pc, #24]	; (80066e8 <RTC_ExitInitMode+0x84>)
 80066d0:	699a      	ldr	r2, [r3, #24]
 80066d2:	4b05      	ldr	r3, [pc, #20]	; (80066e8 <RTC_ExitInitMode+0x84>)
 80066d4:	2120      	movs	r1, #32
 80066d6:	430a      	orrs	r2, r1
 80066d8:	619a      	str	r2, [r3, #24]
  }

  return status;
 80066da:	230f      	movs	r3, #15
 80066dc:	18fb      	adds	r3, r7, r3
 80066de:	781b      	ldrb	r3, [r3, #0]
}
 80066e0:	0018      	movs	r0, r3
 80066e2:	46bd      	mov	sp, r7
 80066e4:	b005      	add	sp, #20
 80066e6:	bd90      	pop	{r4, r7, pc}
 80066e8:	40002800 	.word	0x40002800

080066ec <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	0002      	movs	r2, r0
 80066f4:	1dfb      	adds	r3, r7, #7
 80066f6:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80066f8:	2300      	movs	r3, #0
 80066fa:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80066fc:	230b      	movs	r3, #11
 80066fe:	18fb      	adds	r3, r7, r3
 8006700:	1dfa      	adds	r2, r7, #7
 8006702:	7812      	ldrb	r2, [r2, #0]
 8006704:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8006706:	e008      	b.n	800671a <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	3301      	adds	r3, #1
 800670c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800670e:	220b      	movs	r2, #11
 8006710:	18bb      	adds	r3, r7, r2
 8006712:	18ba      	adds	r2, r7, r2
 8006714:	7812      	ldrb	r2, [r2, #0]
 8006716:	3a0a      	subs	r2, #10
 8006718:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800671a:	210b      	movs	r1, #11
 800671c:	187b      	adds	r3, r7, r1
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	2b09      	cmp	r3, #9
 8006722:	d8f1      	bhi.n	8006708 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	b2db      	uxtb	r3, r3
 8006728:	011b      	lsls	r3, r3, #4
 800672a:	b2da      	uxtb	r2, r3
 800672c:	187b      	adds	r3, r7, r1
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	4313      	orrs	r3, r2
 8006732:	b2db      	uxtb	r3, r3
}
 8006734:	0018      	movs	r0, r3
 8006736:	46bd      	mov	sp, r7
 8006738:	b004      	add	sp, #16
 800673a:	bd80      	pop	{r7, pc}

0800673c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	0002      	movs	r2, r0
 8006744:	1dfb      	adds	r3, r7, #7
 8006746:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8006748:	1dfb      	adds	r3, r7, #7
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	091b      	lsrs	r3, r3, #4
 800674e:	b2db      	uxtb	r3, r3
 8006750:	001a      	movs	r2, r3
 8006752:	0013      	movs	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	189b      	adds	r3, r3, r2
 8006758:	005b      	lsls	r3, r3, #1
 800675a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	b2da      	uxtb	r2, r3
 8006760:	1dfb      	adds	r3, r7, #7
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	210f      	movs	r1, #15
 8006766:	400b      	ands	r3, r1
 8006768:	b2db      	uxtb	r3, r3
 800676a:	18d3      	adds	r3, r2, r3
 800676c:	b2db      	uxtb	r3, r3
}
 800676e:	0018      	movs	r0, r3
 8006770:	46bd      	mov	sp, r7
 8006772:	b004      	add	sp, #16
 8006774:	bd80      	pop	{r7, pc}

08006776 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8006776:	b580      	push	{r7, lr}
 8006778:	b082      	sub	sp, #8
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2228      	movs	r2, #40	; 0x28
 8006782:	5c9b      	ldrb	r3, [r3, r2]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d101      	bne.n	800678c <HAL_RTCEx_EnableBypassShadow+0x16>
 8006788:	2302      	movs	r3, #2
 800678a:	e024      	b.n	80067d6 <HAL_RTCEx_EnableBypassShadow+0x60>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2228      	movs	r2, #40	; 0x28
 8006790:	2101      	movs	r1, #1
 8006792:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2229      	movs	r2, #41	; 0x29
 8006798:	2102      	movs	r1, #2
 800679a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	22ca      	movs	r2, #202	; 0xca
 80067a2:	625a      	str	r2, [r3, #36]	; 0x24
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2253      	movs	r2, #83	; 0x53
 80067aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	699a      	ldr	r2, [r3, #24]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2120      	movs	r1, #32
 80067b8:	430a      	orrs	r2, r1
 80067ba:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	22ff      	movs	r2, #255	; 0xff
 80067c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2229      	movs	r2, #41	; 0x29
 80067c8:	2101      	movs	r1, #1
 80067ca:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2228      	movs	r2, #40	; 0x28
 80067d0:	2100      	movs	r1, #0
 80067d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	0018      	movs	r0, r3
 80067d8:	46bd      	mov	sp, r7
 80067da:	b002      	add	sp, #8
 80067dc:	bd80      	pop	{r7, pc}

080067de <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80067de:	b580      	push	{r7, lr}
 80067e0:	b082      	sub	sp, #8
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2228      	movs	r2, #40	; 0x28
 80067ea:	5c9b      	ldrb	r3, [r3, r2]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d101      	bne.n	80067f4 <HAL_RTCEx_DisableBypassShadow+0x16>
 80067f0:	2302      	movs	r3, #2
 80067f2:	e024      	b.n	800683e <HAL_RTCEx_DisableBypassShadow+0x60>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2228      	movs	r2, #40	; 0x28
 80067f8:	2101      	movs	r1, #1
 80067fa:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2229      	movs	r2, #41	; 0x29
 8006800:	2102      	movs	r1, #2
 8006802:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	22ca      	movs	r2, #202	; 0xca
 800680a:	625a      	str	r2, [r3, #36]	; 0x24
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2253      	movs	r2, #83	; 0x53
 8006812:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	699a      	ldr	r2, [r3, #24]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	21df      	movs	r1, #223	; 0xdf
 8006820:	400a      	ands	r2, r1
 8006822:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	22ff      	movs	r2, #255	; 0xff
 800682a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2229      	movs	r2, #41	; 0x29
 8006830:	2101      	movs	r1, #1
 8006832:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2228      	movs	r2, #40	; 0x28
 8006838:	2100      	movs	r1, #0
 800683a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	0018      	movs	r0, r3
 8006840:	46bd      	mov	sp, r7
 8006842:	b002      	add	sp, #8
 8006844:	bd80      	pop	{r7, pc}

08006846 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b082      	sub	sp, #8
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800684e:	46c0      	nop			; (mov r8, r8)
 8006850:	46bd      	mov	sp, r7
 8006852:	b002      	add	sp, #8
 8006854:	bd80      	pop	{r7, pc}
	...

08006858 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d101      	bne.n	800686a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e0a8      	b.n	80069bc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686e:	2b00      	cmp	r3, #0
 8006870:	d109      	bne.n	8006886 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	685a      	ldr	r2, [r3, #4]
 8006876:	2382      	movs	r3, #130	; 0x82
 8006878:	005b      	lsls	r3, r3, #1
 800687a:	429a      	cmp	r2, r3
 800687c:	d009      	beq.n	8006892 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	61da      	str	r2, [r3, #28]
 8006884:	e005      	b.n	8006892 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	225d      	movs	r2, #93	; 0x5d
 800689c:	5c9b      	ldrb	r3, [r3, r2]
 800689e:	b2db      	uxtb	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d107      	bne.n	80068b4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	225c      	movs	r2, #92	; 0x5c
 80068a8:	2100      	movs	r1, #0
 80068aa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	0018      	movs	r0, r3
 80068b0:	f7fd faea 	bl	8003e88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	225d      	movs	r2, #93	; 0x5d
 80068b8:	2102      	movs	r1, #2
 80068ba:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2140      	movs	r1, #64	; 0x40
 80068c8:	438a      	bics	r2, r1
 80068ca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	68da      	ldr	r2, [r3, #12]
 80068d0:	23e0      	movs	r3, #224	; 0xe0
 80068d2:	00db      	lsls	r3, r3, #3
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d902      	bls.n	80068de <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80068d8:	2300      	movs	r3, #0
 80068da:	60fb      	str	r3, [r7, #12]
 80068dc:	e002      	b.n	80068e4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80068de:	2380      	movs	r3, #128	; 0x80
 80068e0:	015b      	lsls	r3, r3, #5
 80068e2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	68da      	ldr	r2, [r3, #12]
 80068e8:	23f0      	movs	r3, #240	; 0xf0
 80068ea:	011b      	lsls	r3, r3, #4
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d008      	beq.n	8006902 <HAL_SPI_Init+0xaa>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	68da      	ldr	r2, [r3, #12]
 80068f4:	23e0      	movs	r3, #224	; 0xe0
 80068f6:	00db      	lsls	r3, r3, #3
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d002      	beq.n	8006902 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	2382      	movs	r3, #130	; 0x82
 8006908:	005b      	lsls	r3, r3, #1
 800690a:	401a      	ands	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6899      	ldr	r1, [r3, #8]
 8006910:	2384      	movs	r3, #132	; 0x84
 8006912:	021b      	lsls	r3, r3, #8
 8006914:	400b      	ands	r3, r1
 8006916:	431a      	orrs	r2, r3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	2102      	movs	r1, #2
 800691e:	400b      	ands	r3, r1
 8006920:	431a      	orrs	r2, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	2101      	movs	r1, #1
 8006928:	400b      	ands	r3, r1
 800692a:	431a      	orrs	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6999      	ldr	r1, [r3, #24]
 8006930:	2380      	movs	r3, #128	; 0x80
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	400b      	ands	r3, r1
 8006936:	431a      	orrs	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	69db      	ldr	r3, [r3, #28]
 800693c:	2138      	movs	r1, #56	; 0x38
 800693e:	400b      	ands	r3, r1
 8006940:	431a      	orrs	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	2180      	movs	r1, #128	; 0x80
 8006948:	400b      	ands	r3, r1
 800694a:	431a      	orrs	r2, r3
 800694c:	0011      	movs	r1, r2
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006952:	2380      	movs	r3, #128	; 0x80
 8006954:	019b      	lsls	r3, r3, #6
 8006956:	401a      	ands	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	430a      	orrs	r2, r1
 800695e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	0c1b      	lsrs	r3, r3, #16
 8006966:	2204      	movs	r2, #4
 8006968:	401a      	ands	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800696e:	2110      	movs	r1, #16
 8006970:	400b      	ands	r3, r1
 8006972:	431a      	orrs	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006978:	2108      	movs	r1, #8
 800697a:	400b      	ands	r3, r1
 800697c:	431a      	orrs	r2, r3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	68d9      	ldr	r1, [r3, #12]
 8006982:	23f0      	movs	r3, #240	; 0xf0
 8006984:	011b      	lsls	r3, r3, #4
 8006986:	400b      	ands	r3, r1
 8006988:	431a      	orrs	r2, r3
 800698a:	0011      	movs	r1, r2
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	2380      	movs	r3, #128	; 0x80
 8006990:	015b      	lsls	r3, r3, #5
 8006992:	401a      	ands	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	430a      	orrs	r2, r1
 800699a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	69da      	ldr	r2, [r3, #28]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4907      	ldr	r1, [pc, #28]	; (80069c4 <HAL_SPI_Init+0x16c>)
 80069a8:	400a      	ands	r2, r1
 80069aa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	225d      	movs	r2, #93	; 0x5d
 80069b6:	2101      	movs	r1, #1
 80069b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	0018      	movs	r0, r3
 80069be:	46bd      	mov	sp, r7
 80069c0:	b004      	add	sp, #16
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	fffff7ff 	.word	0xfffff7ff

080069c8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b088      	sub	sp, #32
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	603b      	str	r3, [r7, #0]
 80069d4:	1dbb      	adds	r3, r7, #6
 80069d6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80069d8:	231f      	movs	r3, #31
 80069da:	18fb      	adds	r3, r7, r3
 80069dc:	2200      	movs	r2, #0
 80069de:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	225c      	movs	r2, #92	; 0x5c
 80069e4:	5c9b      	ldrb	r3, [r3, r2]
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d101      	bne.n	80069ee <HAL_SPI_Transmit+0x26>
 80069ea:	2302      	movs	r3, #2
 80069ec:	e147      	b.n	8006c7e <HAL_SPI_Transmit+0x2b6>
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	225c      	movs	r2, #92	; 0x5c
 80069f2:	2101      	movs	r1, #1
 80069f4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069f6:	f7fd fdeb 	bl	80045d0 <HAL_GetTick>
 80069fa:	0003      	movs	r3, r0
 80069fc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80069fe:	2316      	movs	r3, #22
 8006a00:	18fb      	adds	r3, r7, r3
 8006a02:	1dba      	adds	r2, r7, #6
 8006a04:	8812      	ldrh	r2, [r2, #0]
 8006a06:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	225d      	movs	r2, #93	; 0x5d
 8006a0c:	5c9b      	ldrb	r3, [r3, r2]
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d004      	beq.n	8006a1e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006a14:	231f      	movs	r3, #31
 8006a16:	18fb      	adds	r3, r7, r3
 8006a18:	2202      	movs	r2, #2
 8006a1a:	701a      	strb	r2, [r3, #0]
    goto error;
 8006a1c:	e128      	b.n	8006c70 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d003      	beq.n	8006a2c <HAL_SPI_Transmit+0x64>
 8006a24:	1dbb      	adds	r3, r7, #6
 8006a26:	881b      	ldrh	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d104      	bne.n	8006a36 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006a2c:	231f      	movs	r3, #31
 8006a2e:	18fb      	adds	r3, r7, r3
 8006a30:	2201      	movs	r2, #1
 8006a32:	701a      	strb	r2, [r3, #0]
    goto error;
 8006a34:	e11c      	b.n	8006c70 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	225d      	movs	r2, #93	; 0x5d
 8006a3a:	2103      	movs	r1, #3
 8006a3c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2200      	movs	r2, #0
 8006a42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	68ba      	ldr	r2, [r7, #8]
 8006a48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	1dba      	adds	r2, r7, #6
 8006a4e:	8812      	ldrh	r2, [r2, #0]
 8006a50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	1dba      	adds	r2, r7, #6
 8006a56:	8812      	ldrh	r2, [r2, #0]
 8006a58:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2244      	movs	r2, #68	; 0x44
 8006a64:	2100      	movs	r1, #0
 8006a66:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2246      	movs	r2, #70	; 0x46
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	689a      	ldr	r2, [r3, #8]
 8006a80:	2380      	movs	r3, #128	; 0x80
 8006a82:	021b      	lsls	r3, r3, #8
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d110      	bne.n	8006aaa <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2140      	movs	r1, #64	; 0x40
 8006a94:	438a      	bics	r2, r1
 8006a96:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2180      	movs	r1, #128	; 0x80
 8006aa4:	01c9      	lsls	r1, r1, #7
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2240      	movs	r2, #64	; 0x40
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	2b40      	cmp	r3, #64	; 0x40
 8006ab6:	d007      	beq.n	8006ac8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2140      	movs	r1, #64	; 0x40
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	68da      	ldr	r2, [r3, #12]
 8006acc:	23e0      	movs	r3, #224	; 0xe0
 8006ace:	00db      	lsls	r3, r3, #3
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d952      	bls.n	8006b7a <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d004      	beq.n	8006ae6 <HAL_SPI_Transmit+0x11e>
 8006adc:	2316      	movs	r3, #22
 8006ade:	18fb      	adds	r3, r7, r3
 8006ae0:	881b      	ldrh	r3, [r3, #0]
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d143      	bne.n	8006b6e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aea:	881a      	ldrh	r2, [r3, #0]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af6:	1c9a      	adds	r2, r3, #2
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	3b01      	subs	r3, #1
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006b0a:	e030      	b.n	8006b6e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	2202      	movs	r2, #2
 8006b14:	4013      	ands	r3, r2
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d112      	bne.n	8006b40 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1e:	881a      	ldrh	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2a:	1c9a      	adds	r2, r3, #2
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	3b01      	subs	r3, #1
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b3e:	e016      	b.n	8006b6e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b40:	f7fd fd46 	bl	80045d0 <HAL_GetTick>
 8006b44:	0002      	movs	r2, r0
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	683a      	ldr	r2, [r7, #0]
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d802      	bhi.n	8006b56 <HAL_SPI_Transmit+0x18e>
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	3301      	adds	r3, #1
 8006b54:	d102      	bne.n	8006b5c <HAL_SPI_Transmit+0x194>
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d108      	bne.n	8006b6e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8006b5c:	231f      	movs	r3, #31
 8006b5e:	18fb      	adds	r3, r7, r3
 8006b60:	2203      	movs	r2, #3
 8006b62:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	225d      	movs	r2, #93	; 0x5d
 8006b68:	2101      	movs	r1, #1
 8006b6a:	5499      	strb	r1, [r3, r2]
          goto error;
 8006b6c:	e080      	b.n	8006c70 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1c9      	bne.n	8006b0c <HAL_SPI_Transmit+0x144>
 8006b78:	e053      	b.n	8006c22 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d004      	beq.n	8006b8c <HAL_SPI_Transmit+0x1c4>
 8006b82:	2316      	movs	r3, #22
 8006b84:	18fb      	adds	r3, r7, r3
 8006b86:	881b      	ldrh	r3, [r3, #0]
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d145      	bne.n	8006c18 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	330c      	adds	r3, #12
 8006b96:	7812      	ldrb	r2, [r2, #0]
 8006b98:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b9e:	1c5a      	adds	r2, r3, #1
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8006bb2:	e031      	b.n	8006c18 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d113      	bne.n	8006bea <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	330c      	adds	r3, #12
 8006bcc:	7812      	ldrb	r2, [r2, #0]
 8006bce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd4:	1c5a      	adds	r2, r3, #1
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	3b01      	subs	r3, #1
 8006be2:	b29a      	uxth	r2, r3
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006be8:	e016      	b.n	8006c18 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bea:	f7fd fcf1 	bl	80045d0 <HAL_GetTick>
 8006bee:	0002      	movs	r2, r0
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	683a      	ldr	r2, [r7, #0]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d802      	bhi.n	8006c00 <HAL_SPI_Transmit+0x238>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	d102      	bne.n	8006c06 <HAL_SPI_Transmit+0x23e>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d108      	bne.n	8006c18 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8006c06:	231f      	movs	r3, #31
 8006c08:	18fb      	adds	r3, r7, r3
 8006c0a:	2203      	movs	r2, #3
 8006c0c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	225d      	movs	r2, #93	; 0x5d
 8006c12:	2101      	movs	r1, #1
 8006c14:	5499      	strb	r1, [r3, r2]
          goto error;
 8006c16:	e02b      	b.n	8006c70 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d1c8      	bne.n	8006bb4 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	6839      	ldr	r1, [r7, #0]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	0018      	movs	r0, r3
 8006c2a:	f000 fcef 	bl	800760c <SPI_EndRxTxTransaction>
 8006c2e:	1e03      	subs	r3, r0, #0
 8006c30:	d002      	beq.n	8006c38 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2220      	movs	r2, #32
 8006c36:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10a      	bne.n	8006c56 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c40:	2300      	movs	r3, #0
 8006c42:	613b      	str	r3, [r7, #16]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	613b      	str	r3, [r7, #16]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	613b      	str	r3, [r7, #16]
 8006c54:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d004      	beq.n	8006c68 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8006c5e:	231f      	movs	r3, #31
 8006c60:	18fb      	adds	r3, r7, r3
 8006c62:	2201      	movs	r2, #1
 8006c64:	701a      	strb	r2, [r3, #0]
 8006c66:	e003      	b.n	8006c70 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	225d      	movs	r2, #93	; 0x5d
 8006c6c:	2101      	movs	r1, #1
 8006c6e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	225c      	movs	r2, #92	; 0x5c
 8006c74:	2100      	movs	r1, #0
 8006c76:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006c78:	231f      	movs	r3, #31
 8006c7a:	18fb      	adds	r3, r7, r3
 8006c7c:	781b      	ldrb	r3, [r3, #0]
}
 8006c7e:	0018      	movs	r0, r3
 8006c80:	46bd      	mov	sp, r7
 8006c82:	b008      	add	sp, #32
 8006c84:	bd80      	pop	{r7, pc}
	...

08006c88 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c88:	b590      	push	{r4, r7, lr}
 8006c8a:	b089      	sub	sp, #36	; 0x24
 8006c8c:	af02      	add	r7, sp, #8
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	603b      	str	r3, [r7, #0]
 8006c94:	1dbb      	adds	r3, r7, #6
 8006c96:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c98:	2117      	movs	r1, #23
 8006c9a:	187b      	adds	r3, r7, r1
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	225d      	movs	r2, #93	; 0x5d
 8006ca4:	5c9b      	ldrb	r3, [r3, r2]
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d003      	beq.n	8006cb4 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8006cac:	187b      	adds	r3, r7, r1
 8006cae:	2202      	movs	r2, #2
 8006cb0:	701a      	strb	r2, [r3, #0]
    goto error;
 8006cb2:	e12b      	b.n	8006f0c <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	2382      	movs	r3, #130	; 0x82
 8006cba:	005b      	lsls	r3, r3, #1
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d113      	bne.n	8006ce8 <HAL_SPI_Receive+0x60>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d10f      	bne.n	8006ce8 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	225d      	movs	r2, #93	; 0x5d
 8006ccc:	2104      	movs	r1, #4
 8006cce:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006cd0:	1dbb      	adds	r3, r7, #6
 8006cd2:	881c      	ldrh	r4, [r3, #0]
 8006cd4:	68ba      	ldr	r2, [r7, #8]
 8006cd6:	68b9      	ldr	r1, [r7, #8]
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	0023      	movs	r3, r4
 8006ce0:	f000 f924 	bl	8006f2c <HAL_SPI_TransmitReceive>
 8006ce4:	0003      	movs	r3, r0
 8006ce6:	e118      	b.n	8006f1a <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	225c      	movs	r2, #92	; 0x5c
 8006cec:	5c9b      	ldrb	r3, [r3, r2]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d101      	bne.n	8006cf6 <HAL_SPI_Receive+0x6e>
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	e111      	b.n	8006f1a <HAL_SPI_Receive+0x292>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	225c      	movs	r2, #92	; 0x5c
 8006cfa:	2101      	movs	r1, #1
 8006cfc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cfe:	f7fd fc67 	bl	80045d0 <HAL_GetTick>
 8006d02:	0003      	movs	r3, r0
 8006d04:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d003      	beq.n	8006d14 <HAL_SPI_Receive+0x8c>
 8006d0c:	1dbb      	adds	r3, r7, #6
 8006d0e:	881b      	ldrh	r3, [r3, #0]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d104      	bne.n	8006d1e <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8006d14:	2317      	movs	r3, #23
 8006d16:	18fb      	adds	r3, r7, r3
 8006d18:	2201      	movs	r2, #1
 8006d1a:	701a      	strb	r2, [r3, #0]
    goto error;
 8006d1c:	e0f6      	b.n	8006f0c <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	225d      	movs	r2, #93	; 0x5d
 8006d22:	2104      	movs	r1, #4
 8006d24:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	68ba      	ldr	r2, [r7, #8]
 8006d30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	1dba      	adds	r2, r7, #6
 8006d36:	2144      	movs	r1, #68	; 0x44
 8006d38:	8812      	ldrh	r2, [r2, #0]
 8006d3a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	1dba      	adds	r2, r7, #6
 8006d40:	2146      	movs	r1, #70	; 0x46
 8006d42:	8812      	ldrh	r2, [r2, #0]
 8006d44:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	68da      	ldr	r2, [r3, #12]
 8006d68:	23e0      	movs	r3, #224	; 0xe0
 8006d6a:	00db      	lsls	r3, r3, #3
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d908      	bls.n	8006d82 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	685a      	ldr	r2, [r3, #4]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	496a      	ldr	r1, [pc, #424]	; (8006f24 <HAL_SPI_Receive+0x29c>)
 8006d7c:	400a      	ands	r2, r1
 8006d7e:	605a      	str	r2, [r3, #4]
 8006d80:	e008      	b.n	8006d94 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2180      	movs	r1, #128	; 0x80
 8006d8e:	0149      	lsls	r1, r1, #5
 8006d90:	430a      	orrs	r2, r1
 8006d92:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	689a      	ldr	r2, [r3, #8]
 8006d98:	2380      	movs	r3, #128	; 0x80
 8006d9a:	021b      	lsls	r3, r3, #8
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d10f      	bne.n	8006dc0 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	2140      	movs	r1, #64	; 0x40
 8006dac:	438a      	bics	r2, r1
 8006dae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	495b      	ldr	r1, [pc, #364]	; (8006f28 <HAL_SPI_Receive+0x2a0>)
 8006dbc:	400a      	ands	r2, r1
 8006dbe:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2240      	movs	r2, #64	; 0x40
 8006dc8:	4013      	ands	r3, r2
 8006dca:	2b40      	cmp	r3, #64	; 0x40
 8006dcc:	d007      	beq.n	8006dde <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	2140      	movs	r1, #64	; 0x40
 8006dda:	430a      	orrs	r2, r1
 8006ddc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	68da      	ldr	r2, [r3, #12]
 8006de2:	23e0      	movs	r3, #224	; 0xe0
 8006de4:	00db      	lsls	r3, r3, #3
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d900      	bls.n	8006dec <HAL_SPI_Receive+0x164>
 8006dea:	e071      	b.n	8006ed0 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006dec:	e035      	b.n	8006e5a <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	2201      	movs	r2, #1
 8006df6:	4013      	ands	r3, r2
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d117      	bne.n	8006e2c <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	330c      	adds	r3, #12
 8006e02:	001a      	movs	r2, r3
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e08:	7812      	ldrb	r2, [r2, #0]
 8006e0a:	b2d2      	uxtb	r2, r2
 8006e0c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e12:	1c5a      	adds	r2, r3, #1
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2246      	movs	r2, #70	; 0x46
 8006e1c:	5a9b      	ldrh	r3, [r3, r2]
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	3b01      	subs	r3, #1
 8006e22:	b299      	uxth	r1, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2246      	movs	r2, #70	; 0x46
 8006e28:	5299      	strh	r1, [r3, r2]
 8006e2a:	e016      	b.n	8006e5a <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e2c:	f7fd fbd0 	bl	80045d0 <HAL_GetTick>
 8006e30:	0002      	movs	r2, r0
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d802      	bhi.n	8006e42 <HAL_SPI_Receive+0x1ba>
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	d102      	bne.n	8006e48 <HAL_SPI_Receive+0x1c0>
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d108      	bne.n	8006e5a <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8006e48:	2317      	movs	r3, #23
 8006e4a:	18fb      	adds	r3, r7, r3
 8006e4c:	2203      	movs	r2, #3
 8006e4e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	225d      	movs	r2, #93	; 0x5d
 8006e54:	2101      	movs	r1, #1
 8006e56:	5499      	strb	r1, [r3, r2]
          goto error;
 8006e58:	e058      	b.n	8006f0c <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2246      	movs	r2, #70	; 0x46
 8006e5e:	5a9b      	ldrh	r3, [r3, r2]
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1c3      	bne.n	8006dee <HAL_SPI_Receive+0x166>
 8006e66:	e039      	b.n	8006edc <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	4013      	ands	r3, r2
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d115      	bne.n	8006ea2 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68da      	ldr	r2, [r3, #12]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e80:	b292      	uxth	r2, r2
 8006e82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e88:	1c9a      	adds	r2, r3, #2
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2246      	movs	r2, #70	; 0x46
 8006e92:	5a9b      	ldrh	r3, [r3, r2]
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	3b01      	subs	r3, #1
 8006e98:	b299      	uxth	r1, r3
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2246      	movs	r2, #70	; 0x46
 8006e9e:	5299      	strh	r1, [r3, r2]
 8006ea0:	e016      	b.n	8006ed0 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ea2:	f7fd fb95 	bl	80045d0 <HAL_GetTick>
 8006ea6:	0002      	movs	r2, r0
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	1ad3      	subs	r3, r2, r3
 8006eac:	683a      	ldr	r2, [r7, #0]
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d802      	bhi.n	8006eb8 <HAL_SPI_Receive+0x230>
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	d102      	bne.n	8006ebe <HAL_SPI_Receive+0x236>
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d108      	bne.n	8006ed0 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8006ebe:	2317      	movs	r3, #23
 8006ec0:	18fb      	adds	r3, r7, r3
 8006ec2:	2203      	movs	r2, #3
 8006ec4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	225d      	movs	r2, #93	; 0x5d
 8006eca:	2101      	movs	r1, #1
 8006ecc:	5499      	strb	r1, [r3, r2]
          goto error;
 8006ece:	e01d      	b.n	8006f0c <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2246      	movs	r2, #70	; 0x46
 8006ed4:	5a9b      	ldrh	r3, [r3, r2]
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d1c5      	bne.n	8006e68 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	6839      	ldr	r1, [r7, #0]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	0018      	movs	r0, r3
 8006ee4:	f000 fb34 	bl	8007550 <SPI_EndRxTransaction>
 8006ee8:	1e03      	subs	r3, r0, #0
 8006eea:	d002      	beq.n	8006ef2 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d004      	beq.n	8006f04 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8006efa:	2317      	movs	r3, #23
 8006efc:	18fb      	adds	r3, r7, r3
 8006efe:	2201      	movs	r2, #1
 8006f00:	701a      	strb	r2, [r3, #0]
 8006f02:	e003      	b.n	8006f0c <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	225d      	movs	r2, #93	; 0x5d
 8006f08:	2101      	movs	r1, #1
 8006f0a:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	225c      	movs	r2, #92	; 0x5c
 8006f10:	2100      	movs	r1, #0
 8006f12:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006f14:	2317      	movs	r3, #23
 8006f16:	18fb      	adds	r3, r7, r3
 8006f18:	781b      	ldrb	r3, [r3, #0]
}
 8006f1a:	0018      	movs	r0, r3
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	b007      	add	sp, #28
 8006f20:	bd90      	pop	{r4, r7, pc}
 8006f22:	46c0      	nop			; (mov r8, r8)
 8006f24:	ffffefff 	.word	0xffffefff
 8006f28:	ffffbfff 	.word	0xffffbfff

08006f2c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b08a      	sub	sp, #40	; 0x28
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
 8006f38:	001a      	movs	r2, r3
 8006f3a:	1cbb      	adds	r3, r7, #2
 8006f3c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006f42:	2323      	movs	r3, #35	; 0x23
 8006f44:	18fb      	adds	r3, r7, r3
 8006f46:	2200      	movs	r2, #0
 8006f48:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	225c      	movs	r2, #92	; 0x5c
 8006f4e:	5c9b      	ldrb	r3, [r3, r2]
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_SPI_TransmitReceive+0x2c>
 8006f54:	2302      	movs	r3, #2
 8006f56:	e1c4      	b.n	80072e2 <HAL_SPI_TransmitReceive+0x3b6>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	225c      	movs	r2, #92	; 0x5c
 8006f5c:	2101      	movs	r1, #1
 8006f5e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f60:	f7fd fb36 	bl	80045d0 <HAL_GetTick>
 8006f64:	0003      	movs	r3, r0
 8006f66:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f68:	201b      	movs	r0, #27
 8006f6a:	183b      	adds	r3, r7, r0
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	215d      	movs	r1, #93	; 0x5d
 8006f70:	5c52      	ldrb	r2, [r2, r1]
 8006f72:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006f7a:	2312      	movs	r3, #18
 8006f7c:	18fb      	adds	r3, r7, r3
 8006f7e:	1cba      	adds	r2, r7, #2
 8006f80:	8812      	ldrh	r2, [r2, #0]
 8006f82:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f84:	183b      	adds	r3, r7, r0
 8006f86:	781b      	ldrb	r3, [r3, #0]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d011      	beq.n	8006fb0 <HAL_SPI_TransmitReceive+0x84>
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	2382      	movs	r3, #130	; 0x82
 8006f90:	005b      	lsls	r3, r3, #1
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d107      	bne.n	8006fa6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d103      	bne.n	8006fa6 <HAL_SPI_TransmitReceive+0x7a>
 8006f9e:	183b      	adds	r3, r7, r0
 8006fa0:	781b      	ldrb	r3, [r3, #0]
 8006fa2:	2b04      	cmp	r3, #4
 8006fa4:	d004      	beq.n	8006fb0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006fa6:	2323      	movs	r3, #35	; 0x23
 8006fa8:	18fb      	adds	r3, r7, r3
 8006faa:	2202      	movs	r2, #2
 8006fac:	701a      	strb	r2, [r3, #0]
    goto error;
 8006fae:	e191      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d006      	beq.n	8006fc4 <HAL_SPI_TransmitReceive+0x98>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d003      	beq.n	8006fc4 <HAL_SPI_TransmitReceive+0x98>
 8006fbc:	1cbb      	adds	r3, r7, #2
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d104      	bne.n	8006fce <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006fc4:	2323      	movs	r3, #35	; 0x23
 8006fc6:	18fb      	adds	r3, r7, r3
 8006fc8:	2201      	movs	r2, #1
 8006fca:	701a      	strb	r2, [r3, #0]
    goto error;
 8006fcc:	e182      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	225d      	movs	r2, #93	; 0x5d
 8006fd2:	5c9b      	ldrb	r3, [r3, r2]
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	2b04      	cmp	r3, #4
 8006fd8:	d003      	beq.n	8006fe2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	225d      	movs	r2, #93	; 0x5d
 8006fde:	2105      	movs	r1, #5
 8006fe0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	1cba      	adds	r2, r7, #2
 8006ff2:	2146      	movs	r1, #70	; 0x46
 8006ff4:	8812      	ldrh	r2, [r2, #0]
 8006ff6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	1cba      	adds	r2, r7, #2
 8006ffc:	2144      	movs	r1, #68	; 0x44
 8006ffe:	8812      	ldrh	r2, [r2, #0]
 8007000:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	1cba      	adds	r2, r7, #2
 800700c:	8812      	ldrh	r2, [r2, #0]
 800700e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	1cba      	adds	r2, r7, #2
 8007014:	8812      	ldrh	r2, [r2, #0]
 8007016:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2200      	movs	r2, #0
 800701c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2200      	movs	r2, #0
 8007022:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	68da      	ldr	r2, [r3, #12]
 8007028:	23e0      	movs	r3, #224	; 0xe0
 800702a:	00db      	lsls	r3, r3, #3
 800702c:	429a      	cmp	r2, r3
 800702e:	d908      	bls.n	8007042 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	685a      	ldr	r2, [r3, #4]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	49ac      	ldr	r1, [pc, #688]	; (80072ec <HAL_SPI_TransmitReceive+0x3c0>)
 800703c:	400a      	ands	r2, r1
 800703e:	605a      	str	r2, [r3, #4]
 8007040:	e008      	b.n	8007054 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	2180      	movs	r1, #128	; 0x80
 800704e:	0149      	lsls	r1, r1, #5
 8007050:	430a      	orrs	r2, r1
 8007052:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2240      	movs	r2, #64	; 0x40
 800705c:	4013      	ands	r3, r2
 800705e:	2b40      	cmp	r3, #64	; 0x40
 8007060:	d007      	beq.n	8007072 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	2140      	movs	r1, #64	; 0x40
 800706e:	430a      	orrs	r2, r1
 8007070:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	68da      	ldr	r2, [r3, #12]
 8007076:	23e0      	movs	r3, #224	; 0xe0
 8007078:	00db      	lsls	r3, r3, #3
 800707a:	429a      	cmp	r2, r3
 800707c:	d800      	bhi.n	8007080 <HAL_SPI_TransmitReceive+0x154>
 800707e:	e083      	b.n	8007188 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d005      	beq.n	8007094 <HAL_SPI_TransmitReceive+0x168>
 8007088:	2312      	movs	r3, #18
 800708a:	18fb      	adds	r3, r7, r3
 800708c:	881b      	ldrh	r3, [r3, #0]
 800708e:	2b01      	cmp	r3, #1
 8007090:	d000      	beq.n	8007094 <HAL_SPI_TransmitReceive+0x168>
 8007092:	e06d      	b.n	8007170 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007098:	881a      	ldrh	r2, [r3, #0]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a4:	1c9a      	adds	r2, r3, #2
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	3b01      	subs	r3, #1
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070b8:	e05a      	b.n	8007170 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	2202      	movs	r2, #2
 80070c2:	4013      	ands	r3, r2
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d11b      	bne.n	8007100 <HAL_SPI_TransmitReceive+0x1d4>
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d016      	beq.n	8007100 <HAL_SPI_TransmitReceive+0x1d4>
 80070d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d113      	bne.n	8007100 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070dc:	881a      	ldrh	r2, [r3, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e8:	1c9a      	adds	r2, r3, #2
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	3b01      	subs	r3, #1
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070fc:	2300      	movs	r3, #0
 80070fe:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	2201      	movs	r2, #1
 8007108:	4013      	ands	r3, r2
 800710a:	2b01      	cmp	r3, #1
 800710c:	d11c      	bne.n	8007148 <HAL_SPI_TransmitReceive+0x21c>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2246      	movs	r2, #70	; 0x46
 8007112:	5a9b      	ldrh	r3, [r3, r2]
 8007114:	b29b      	uxth	r3, r3
 8007116:	2b00      	cmp	r3, #0
 8007118:	d016      	beq.n	8007148 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68da      	ldr	r2, [r3, #12]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007124:	b292      	uxth	r2, r2
 8007126:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800712c:	1c9a      	adds	r2, r3, #2
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2246      	movs	r2, #70	; 0x46
 8007136:	5a9b      	ldrh	r3, [r3, r2]
 8007138:	b29b      	uxth	r3, r3
 800713a:	3b01      	subs	r3, #1
 800713c:	b299      	uxth	r1, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2246      	movs	r2, #70	; 0x46
 8007142:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007144:	2301      	movs	r3, #1
 8007146:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007148:	f7fd fa42 	bl	80045d0 <HAL_GetTick>
 800714c:	0002      	movs	r2, r0
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007154:	429a      	cmp	r2, r3
 8007156:	d80b      	bhi.n	8007170 <HAL_SPI_TransmitReceive+0x244>
 8007158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800715a:	3301      	adds	r3, #1
 800715c:	d008      	beq.n	8007170 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 800715e:	2323      	movs	r3, #35	; 0x23
 8007160:	18fb      	adds	r3, r7, r3
 8007162:	2203      	movs	r2, #3
 8007164:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	225d      	movs	r2, #93	; 0x5d
 800716a:	2101      	movs	r1, #1
 800716c:	5499      	strb	r1, [r3, r2]
        goto error;
 800716e:	e0b1      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007174:	b29b      	uxth	r3, r3
 8007176:	2b00      	cmp	r3, #0
 8007178:	d19f      	bne.n	80070ba <HAL_SPI_TransmitReceive+0x18e>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2246      	movs	r2, #70	; 0x46
 800717e:	5a9b      	ldrh	r3, [r3, r2]
 8007180:	b29b      	uxth	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d199      	bne.n	80070ba <HAL_SPI_TransmitReceive+0x18e>
 8007186:	e089      	b.n	800729c <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d005      	beq.n	800719c <HAL_SPI_TransmitReceive+0x270>
 8007190:	2312      	movs	r3, #18
 8007192:	18fb      	adds	r3, r7, r3
 8007194:	881b      	ldrh	r3, [r3, #0]
 8007196:	2b01      	cmp	r3, #1
 8007198:	d000      	beq.n	800719c <HAL_SPI_TransmitReceive+0x270>
 800719a:	e074      	b.n	8007286 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	330c      	adds	r3, #12
 80071a6:	7812      	ldrb	r2, [r2, #0]
 80071a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	3b01      	subs	r3, #1
 80071bc:	b29a      	uxth	r2, r3
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071c2:	e060      	b.n	8007286 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	2202      	movs	r2, #2
 80071cc:	4013      	ands	r3, r2
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d11c      	bne.n	800720c <HAL_SPI_TransmitReceive+0x2e0>
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d017      	beq.n	800720c <HAL_SPI_TransmitReceive+0x2e0>
 80071dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d114      	bne.n	800720c <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	330c      	adds	r3, #12
 80071ec:	7812      	ldrb	r2, [r2, #0]
 80071ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f4:	1c5a      	adds	r2, r3, #1
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071fe:	b29b      	uxth	r3, r3
 8007200:	3b01      	subs	r3, #1
 8007202:	b29a      	uxth	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007208:	2300      	movs	r3, #0
 800720a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	2201      	movs	r2, #1
 8007214:	4013      	ands	r3, r2
 8007216:	2b01      	cmp	r3, #1
 8007218:	d11e      	bne.n	8007258 <HAL_SPI_TransmitReceive+0x32c>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2246      	movs	r2, #70	; 0x46
 800721e:	5a9b      	ldrh	r3, [r3, r2]
 8007220:	b29b      	uxth	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d018      	beq.n	8007258 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	330c      	adds	r3, #12
 800722c:	001a      	movs	r2, r3
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007232:	7812      	ldrb	r2, [r2, #0]
 8007234:	b2d2      	uxtb	r2, r2
 8007236:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2246      	movs	r2, #70	; 0x46
 8007246:	5a9b      	ldrh	r3, [r3, r2]
 8007248:	b29b      	uxth	r3, r3
 800724a:	3b01      	subs	r3, #1
 800724c:	b299      	uxth	r1, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2246      	movs	r2, #70	; 0x46
 8007252:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007254:	2301      	movs	r3, #1
 8007256:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007258:	f7fd f9ba 	bl	80045d0 <HAL_GetTick>
 800725c:	0002      	movs	r2, r0
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007264:	429a      	cmp	r2, r3
 8007266:	d802      	bhi.n	800726e <HAL_SPI_TransmitReceive+0x342>
 8007268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800726a:	3301      	adds	r3, #1
 800726c:	d102      	bne.n	8007274 <HAL_SPI_TransmitReceive+0x348>
 800726e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007270:	2b00      	cmp	r3, #0
 8007272:	d108      	bne.n	8007286 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8007274:	2323      	movs	r3, #35	; 0x23
 8007276:	18fb      	adds	r3, r7, r3
 8007278:	2203      	movs	r2, #3
 800727a:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	225d      	movs	r2, #93	; 0x5d
 8007280:	2101      	movs	r1, #1
 8007282:	5499      	strb	r1, [r3, r2]
        goto error;
 8007284:	e026      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800728a:	b29b      	uxth	r3, r3
 800728c:	2b00      	cmp	r3, #0
 800728e:	d199      	bne.n	80071c4 <HAL_SPI_TransmitReceive+0x298>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2246      	movs	r2, #70	; 0x46
 8007294:	5a9b      	ldrh	r3, [r3, r2]
 8007296:	b29b      	uxth	r3, r3
 8007298:	2b00      	cmp	r3, #0
 800729a:	d193      	bne.n	80071c4 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800729c:	69fa      	ldr	r2, [r7, #28]
 800729e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	0018      	movs	r0, r3
 80072a4:	f000 f9b2 	bl	800760c <SPI_EndRxTxTransaction>
 80072a8:	1e03      	subs	r3, r0, #0
 80072aa:	d006      	beq.n	80072ba <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 80072ac:	2323      	movs	r3, #35	; 0x23
 80072ae:	18fb      	adds	r3, r7, r3
 80072b0:	2201      	movs	r2, #1
 80072b2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2220      	movs	r2, #32
 80072b8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d004      	beq.n	80072cc <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 80072c2:	2323      	movs	r3, #35	; 0x23
 80072c4:	18fb      	adds	r3, r7, r3
 80072c6:	2201      	movs	r2, #1
 80072c8:	701a      	strb	r2, [r3, #0]
 80072ca:	e003      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	225d      	movs	r2, #93	; 0x5d
 80072d0:	2101      	movs	r1, #1
 80072d2:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	225c      	movs	r2, #92	; 0x5c
 80072d8:	2100      	movs	r1, #0
 80072da:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80072dc:	2323      	movs	r3, #35	; 0x23
 80072de:	18fb      	adds	r3, r7, r3
 80072e0:	781b      	ldrb	r3, [r3, #0]
}
 80072e2:	0018      	movs	r0, r3
 80072e4:	46bd      	mov	sp, r7
 80072e6:	b00a      	add	sp, #40	; 0x28
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	46c0      	nop			; (mov r8, r8)
 80072ec:	ffffefff 	.word	0xffffefff

080072f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b088      	sub	sp, #32
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	603b      	str	r3, [r7, #0]
 80072fc:	1dfb      	adds	r3, r7, #7
 80072fe:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007300:	f7fd f966 	bl	80045d0 <HAL_GetTick>
 8007304:	0002      	movs	r2, r0
 8007306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007308:	1a9b      	subs	r3, r3, r2
 800730a:	683a      	ldr	r2, [r7, #0]
 800730c:	18d3      	adds	r3, r2, r3
 800730e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007310:	f7fd f95e 	bl	80045d0 <HAL_GetTick>
 8007314:	0003      	movs	r3, r0
 8007316:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007318:	4b3a      	ldr	r3, [pc, #232]	; (8007404 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	015b      	lsls	r3, r3, #5
 800731e:	0d1b      	lsrs	r3, r3, #20
 8007320:	69fa      	ldr	r2, [r7, #28]
 8007322:	4353      	muls	r3, r2
 8007324:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007326:	e058      	b.n	80073da <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	3301      	adds	r3, #1
 800732c:	d055      	beq.n	80073da <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800732e:	f7fd f94f 	bl	80045d0 <HAL_GetTick>
 8007332:	0002      	movs	r2, r0
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	69fa      	ldr	r2, [r7, #28]
 800733a:	429a      	cmp	r2, r3
 800733c:	d902      	bls.n	8007344 <SPI_WaitFlagStateUntilTimeout+0x54>
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d142      	bne.n	80073ca <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	685a      	ldr	r2, [r3, #4]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	21e0      	movs	r1, #224	; 0xe0
 8007350:	438a      	bics	r2, r1
 8007352:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	2382      	movs	r3, #130	; 0x82
 800735a:	005b      	lsls	r3, r3, #1
 800735c:	429a      	cmp	r2, r3
 800735e:	d113      	bne.n	8007388 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	2380      	movs	r3, #128	; 0x80
 8007366:	021b      	lsls	r3, r3, #8
 8007368:	429a      	cmp	r2, r3
 800736a:	d005      	beq.n	8007378 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	689a      	ldr	r2, [r3, #8]
 8007370:	2380      	movs	r3, #128	; 0x80
 8007372:	00db      	lsls	r3, r3, #3
 8007374:	429a      	cmp	r2, r3
 8007376:	d107      	bne.n	8007388 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	2140      	movs	r1, #64	; 0x40
 8007384:	438a      	bics	r2, r1
 8007386:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800738c:	2380      	movs	r3, #128	; 0x80
 800738e:	019b      	lsls	r3, r3, #6
 8007390:	429a      	cmp	r2, r3
 8007392:	d110      	bne.n	80073b6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	491a      	ldr	r1, [pc, #104]	; (8007408 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80073a0:	400a      	ands	r2, r1
 80073a2:	601a      	str	r2, [r3, #0]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2180      	movs	r1, #128	; 0x80
 80073b0:	0189      	lsls	r1, r1, #6
 80073b2:	430a      	orrs	r2, r1
 80073b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	225d      	movs	r2, #93	; 0x5d
 80073ba:	2101      	movs	r1, #1
 80073bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	225c      	movs	r2, #92	; 0x5c
 80073c2:	2100      	movs	r1, #0
 80073c4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e017      	b.n	80073fa <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d101      	bne.n	80073d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80073d0:	2300      	movs	r3, #0
 80073d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	3b01      	subs	r3, #1
 80073d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	68ba      	ldr	r2, [r7, #8]
 80073e2:	4013      	ands	r3, r2
 80073e4:	68ba      	ldr	r2, [r7, #8]
 80073e6:	1ad3      	subs	r3, r2, r3
 80073e8:	425a      	negs	r2, r3
 80073ea:	4153      	adcs	r3, r2
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	001a      	movs	r2, r3
 80073f0:	1dfb      	adds	r3, r7, #7
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d197      	bne.n	8007328 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	0018      	movs	r0, r3
 80073fc:	46bd      	mov	sp, r7
 80073fe:	b008      	add	sp, #32
 8007400:	bd80      	pop	{r7, pc}
 8007402:	46c0      	nop			; (mov r8, r8)
 8007404:	20000010 	.word	0x20000010
 8007408:	ffffdfff 	.word	0xffffdfff

0800740c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b08a      	sub	sp, #40	; 0x28
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
 8007418:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800741a:	2317      	movs	r3, #23
 800741c:	18fb      	adds	r3, r7, r3
 800741e:	2200      	movs	r2, #0
 8007420:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007422:	f7fd f8d5 	bl	80045d0 <HAL_GetTick>
 8007426:	0002      	movs	r2, r0
 8007428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742a:	1a9b      	subs	r3, r3, r2
 800742c:	683a      	ldr	r2, [r7, #0]
 800742e:	18d3      	adds	r3, r2, r3
 8007430:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8007432:	f7fd f8cd 	bl	80045d0 <HAL_GetTick>
 8007436:	0003      	movs	r3, r0
 8007438:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	330c      	adds	r3, #12
 8007440:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007442:	4b41      	ldr	r3, [pc, #260]	; (8007548 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	0013      	movs	r3, r2
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	189b      	adds	r3, r3, r2
 800744c:	00da      	lsls	r2, r3, #3
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	0d1b      	lsrs	r3, r3, #20
 8007452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007454:	4353      	muls	r3, r2
 8007456:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007458:	e068      	b.n	800752c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800745a:	68ba      	ldr	r2, [r7, #8]
 800745c:	23c0      	movs	r3, #192	; 0xc0
 800745e:	00db      	lsls	r3, r3, #3
 8007460:	429a      	cmp	r2, r3
 8007462:	d10a      	bne.n	800747a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d107      	bne.n	800747a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800746a:	69fb      	ldr	r3, [r7, #28]
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	b2da      	uxtb	r2, r3
 8007470:	2117      	movs	r1, #23
 8007472:	187b      	adds	r3, r7, r1
 8007474:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007476:	187b      	adds	r3, r7, r1
 8007478:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	3301      	adds	r3, #1
 800747e:	d055      	beq.n	800752c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007480:	f7fd f8a6 	bl	80045d0 <HAL_GetTick>
 8007484:	0002      	movs	r2, r0
 8007486:	6a3b      	ldr	r3, [r7, #32]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800748c:	429a      	cmp	r2, r3
 800748e:	d902      	bls.n	8007496 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8007490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007492:	2b00      	cmp	r3, #0
 8007494:	d142      	bne.n	800751c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	685a      	ldr	r2, [r3, #4]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	21e0      	movs	r1, #224	; 0xe0
 80074a2:	438a      	bics	r2, r1
 80074a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	685a      	ldr	r2, [r3, #4]
 80074aa:	2382      	movs	r3, #130	; 0x82
 80074ac:	005b      	lsls	r3, r3, #1
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d113      	bne.n	80074da <SPI_WaitFifoStateUntilTimeout+0xce>
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	689a      	ldr	r2, [r3, #8]
 80074b6:	2380      	movs	r3, #128	; 0x80
 80074b8:	021b      	lsls	r3, r3, #8
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d005      	beq.n	80074ca <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	689a      	ldr	r2, [r3, #8]
 80074c2:	2380      	movs	r3, #128	; 0x80
 80074c4:	00db      	lsls	r3, r3, #3
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d107      	bne.n	80074da <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2140      	movs	r1, #64	; 0x40
 80074d6:	438a      	bics	r2, r1
 80074d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80074de:	2380      	movs	r3, #128	; 0x80
 80074e0:	019b      	lsls	r3, r3, #6
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d110      	bne.n	8007508 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4916      	ldr	r1, [pc, #88]	; (800754c <SPI_WaitFifoStateUntilTimeout+0x140>)
 80074f2:	400a      	ands	r2, r1
 80074f4:	601a      	str	r2, [r3, #0]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2180      	movs	r1, #128	; 0x80
 8007502:	0189      	lsls	r1, r1, #6
 8007504:	430a      	orrs	r2, r1
 8007506:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	225d      	movs	r2, #93	; 0x5d
 800750c:	2101      	movs	r1, #1
 800750e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	225c      	movs	r2, #92	; 0x5c
 8007514:	2100      	movs	r1, #0
 8007516:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	e010      	b.n	800753e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d101      	bne.n	8007526 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8007522:	2300      	movs	r3, #0
 8007524:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8007526:	69bb      	ldr	r3, [r7, #24]
 8007528:	3b01      	subs	r3, #1
 800752a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	4013      	ands	r3, r2
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	429a      	cmp	r2, r3
 800753a:	d18e      	bne.n	800745a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	0018      	movs	r0, r3
 8007540:	46bd      	mov	sp, r7
 8007542:	b00a      	add	sp, #40	; 0x28
 8007544:	bd80      	pop	{r7, pc}
 8007546:	46c0      	nop			; (mov r8, r8)
 8007548:	20000010 	.word	0x20000010
 800754c:	ffffdfff 	.word	0xffffdfff

08007550 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af02      	add	r7, sp, #8
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	2382      	movs	r3, #130	; 0x82
 8007562:	005b      	lsls	r3, r3, #1
 8007564:	429a      	cmp	r2, r3
 8007566:	d113      	bne.n	8007590 <SPI_EndRxTransaction+0x40>
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	689a      	ldr	r2, [r3, #8]
 800756c:	2380      	movs	r3, #128	; 0x80
 800756e:	021b      	lsls	r3, r3, #8
 8007570:	429a      	cmp	r2, r3
 8007572:	d005      	beq.n	8007580 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	689a      	ldr	r2, [r3, #8]
 8007578:	2380      	movs	r3, #128	; 0x80
 800757a:	00db      	lsls	r3, r3, #3
 800757c:	429a      	cmp	r2, r3
 800757e:	d107      	bne.n	8007590 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2140      	movs	r1, #64	; 0x40
 800758c:	438a      	bics	r2, r1
 800758e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	9300      	str	r3, [sp, #0]
 8007598:	0013      	movs	r3, r2
 800759a:	2200      	movs	r2, #0
 800759c:	2180      	movs	r1, #128	; 0x80
 800759e:	f7ff fea7 	bl	80072f0 <SPI_WaitFlagStateUntilTimeout>
 80075a2:	1e03      	subs	r3, r0, #0
 80075a4:	d007      	beq.n	80075b6 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075aa:	2220      	movs	r2, #32
 80075ac:	431a      	orrs	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e026      	b.n	8007604 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	685a      	ldr	r2, [r3, #4]
 80075ba:	2382      	movs	r3, #130	; 0x82
 80075bc:	005b      	lsls	r3, r3, #1
 80075be:	429a      	cmp	r2, r3
 80075c0:	d11f      	bne.n	8007602 <SPI_EndRxTransaction+0xb2>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	689a      	ldr	r2, [r3, #8]
 80075c6:	2380      	movs	r3, #128	; 0x80
 80075c8:	021b      	lsls	r3, r3, #8
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d005      	beq.n	80075da <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	689a      	ldr	r2, [r3, #8]
 80075d2:	2380      	movs	r3, #128	; 0x80
 80075d4:	00db      	lsls	r3, r3, #3
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d113      	bne.n	8007602 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075da:	68ba      	ldr	r2, [r7, #8]
 80075dc:	23c0      	movs	r3, #192	; 0xc0
 80075de:	00d9      	lsls	r1, r3, #3
 80075e0:	68f8      	ldr	r0, [r7, #12]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	9300      	str	r3, [sp, #0]
 80075e6:	0013      	movs	r3, r2
 80075e8:	2200      	movs	r2, #0
 80075ea:	f7ff ff0f 	bl	800740c <SPI_WaitFifoStateUntilTimeout>
 80075ee:	1e03      	subs	r3, r0, #0
 80075f0:	d007      	beq.n	8007602 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075f6:	2220      	movs	r2, #32
 80075f8:	431a      	orrs	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e000      	b.n	8007604 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8007602:	2300      	movs	r3, #0
}
 8007604:	0018      	movs	r0, r3
 8007606:	46bd      	mov	sp, r7
 8007608:	b004      	add	sp, #16
 800760a:	bd80      	pop	{r7, pc}

0800760c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b086      	sub	sp, #24
 8007610:	af02      	add	r7, sp, #8
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	60b9      	str	r1, [r7, #8]
 8007616:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	23c0      	movs	r3, #192	; 0xc0
 800761c:	0159      	lsls	r1, r3, #5
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	9300      	str	r3, [sp, #0]
 8007624:	0013      	movs	r3, r2
 8007626:	2200      	movs	r2, #0
 8007628:	f7ff fef0 	bl	800740c <SPI_WaitFifoStateUntilTimeout>
 800762c:	1e03      	subs	r3, r0, #0
 800762e:	d007      	beq.n	8007640 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007634:	2220      	movs	r2, #32
 8007636:	431a      	orrs	r2, r3
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800763c:	2303      	movs	r3, #3
 800763e:	e027      	b.n	8007690 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	9300      	str	r3, [sp, #0]
 8007648:	0013      	movs	r3, r2
 800764a:	2200      	movs	r2, #0
 800764c:	2180      	movs	r1, #128	; 0x80
 800764e:	f7ff fe4f 	bl	80072f0 <SPI_WaitFlagStateUntilTimeout>
 8007652:	1e03      	subs	r3, r0, #0
 8007654:	d007      	beq.n	8007666 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800765a:	2220      	movs	r2, #32
 800765c:	431a      	orrs	r2, r3
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e014      	b.n	8007690 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007666:	68ba      	ldr	r2, [r7, #8]
 8007668:	23c0      	movs	r3, #192	; 0xc0
 800766a:	00d9      	lsls	r1, r3, #3
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	9300      	str	r3, [sp, #0]
 8007672:	0013      	movs	r3, r2
 8007674:	2200      	movs	r2, #0
 8007676:	f7ff fec9 	bl	800740c <SPI_WaitFifoStateUntilTimeout>
 800767a:	1e03      	subs	r3, r0, #0
 800767c:	d007      	beq.n	800768e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007682:	2220      	movs	r2, #32
 8007684:	431a      	orrs	r2, r3
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e000      	b.n	8007690 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	0018      	movs	r0, r3
 8007692:	46bd      	mov	sp, r7
 8007694:	b004      	add	sp, #16
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d101      	bne.n	80076aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e04a      	b.n	8007740 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	223d      	movs	r2, #61	; 0x3d
 80076ae:	5c9b      	ldrb	r3, [r3, r2]
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d107      	bne.n	80076c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	223c      	movs	r2, #60	; 0x3c
 80076ba:	2100      	movs	r1, #0
 80076bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	0018      	movs	r0, r3
 80076c2:	f7fc fc2b 	bl	8003f1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	223d      	movs	r2, #61	; 0x3d
 80076ca:	2102      	movs	r1, #2
 80076cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	3304      	adds	r3, #4
 80076d6:	0019      	movs	r1, r3
 80076d8:	0010      	movs	r0, r2
 80076da:	f000 f9ed 	bl	8007ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2248      	movs	r2, #72	; 0x48
 80076e2:	2101      	movs	r1, #1
 80076e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	223e      	movs	r2, #62	; 0x3e
 80076ea:	2101      	movs	r1, #1
 80076ec:	5499      	strb	r1, [r3, r2]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	223f      	movs	r2, #63	; 0x3f
 80076f2:	2101      	movs	r1, #1
 80076f4:	5499      	strb	r1, [r3, r2]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2240      	movs	r2, #64	; 0x40
 80076fa:	2101      	movs	r1, #1
 80076fc:	5499      	strb	r1, [r3, r2]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2241      	movs	r2, #65	; 0x41
 8007702:	2101      	movs	r1, #1
 8007704:	5499      	strb	r1, [r3, r2]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2242      	movs	r2, #66	; 0x42
 800770a:	2101      	movs	r1, #1
 800770c:	5499      	strb	r1, [r3, r2]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2243      	movs	r2, #67	; 0x43
 8007712:	2101      	movs	r1, #1
 8007714:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2244      	movs	r2, #68	; 0x44
 800771a:	2101      	movs	r1, #1
 800771c:	5499      	strb	r1, [r3, r2]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2245      	movs	r2, #69	; 0x45
 8007722:	2101      	movs	r1, #1
 8007724:	5499      	strb	r1, [r3, r2]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2246      	movs	r2, #70	; 0x46
 800772a:	2101      	movs	r1, #1
 800772c:	5499      	strb	r1, [r3, r2]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2247      	movs	r2, #71	; 0x47
 8007732:	2101      	movs	r1, #1
 8007734:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	223d      	movs	r2, #61	; 0x3d
 800773a:	2101      	movs	r1, #1
 800773c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	0018      	movs	r0, r3
 8007742:	46bd      	mov	sp, r7
 8007744:	b002      	add	sp, #8
 8007746:	bd80      	pop	{r7, pc}

08007748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b084      	sub	sp, #16
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	223d      	movs	r2, #61	; 0x3d
 8007754:	5c9b      	ldrb	r3, [r3, r2]
 8007756:	b2db      	uxtb	r3, r3
 8007758:	2b01      	cmp	r3, #1
 800775a:	d001      	beq.n	8007760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e047      	b.n	80077f0 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	223d      	movs	r2, #61	; 0x3d
 8007764:	2102      	movs	r1, #2
 8007766:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68da      	ldr	r2, [r3, #12]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	2101      	movs	r1, #1
 8007774:	430a      	orrs	r2, r1
 8007776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a1e      	ldr	r2, [pc, #120]	; (80077f8 <HAL_TIM_Base_Start_IT+0xb0>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d014      	beq.n	80077ac <HAL_TIM_Base_Start_IT+0x64>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	2380      	movs	r3, #128	; 0x80
 8007788:	05db      	lsls	r3, r3, #23
 800778a:	429a      	cmp	r2, r3
 800778c:	d00e      	beq.n	80077ac <HAL_TIM_Base_Start_IT+0x64>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a1a      	ldr	r2, [pc, #104]	; (80077fc <HAL_TIM_Base_Start_IT+0xb4>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d009      	beq.n	80077ac <HAL_TIM_Base_Start_IT+0x64>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a18      	ldr	r2, [pc, #96]	; (8007800 <HAL_TIM_Base_Start_IT+0xb8>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d004      	beq.n	80077ac <HAL_TIM_Base_Start_IT+0x64>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a17      	ldr	r2, [pc, #92]	; (8007804 <HAL_TIM_Base_Start_IT+0xbc>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d116      	bne.n	80077da <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	4a15      	ldr	r2, [pc, #84]	; (8007808 <HAL_TIM_Base_Start_IT+0xc0>)
 80077b4:	4013      	ands	r3, r2
 80077b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2b06      	cmp	r3, #6
 80077bc:	d016      	beq.n	80077ec <HAL_TIM_Base_Start_IT+0xa4>
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	2380      	movs	r3, #128	; 0x80
 80077c2:	025b      	lsls	r3, r3, #9
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d011      	beq.n	80077ec <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2101      	movs	r1, #1
 80077d4:	430a      	orrs	r2, r1
 80077d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077d8:	e008      	b.n	80077ec <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2101      	movs	r1, #1
 80077e6:	430a      	orrs	r2, r1
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	e000      	b.n	80077ee <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ec:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	0018      	movs	r0, r3
 80077f2:	46bd      	mov	sp, r7
 80077f4:	b004      	add	sp, #16
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	40012c00 	.word	0x40012c00
 80077fc:	40000400 	.word	0x40000400
 8007800:	40000800 	.word	0x40000800
 8007804:	40014000 	.word	0x40014000
 8007808:	00010007 	.word	0x00010007

0800780c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	2101      	movs	r1, #1
 8007820:	438a      	bics	r2, r1
 8007822:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	6a1b      	ldr	r3, [r3, #32]
 800782a:	4a0d      	ldr	r2, [pc, #52]	; (8007860 <HAL_TIM_Base_Stop_IT+0x54>)
 800782c:	4013      	ands	r3, r2
 800782e:	d10d      	bne.n	800784c <HAL_TIM_Base_Stop_IT+0x40>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	4a0b      	ldr	r2, [pc, #44]	; (8007864 <HAL_TIM_Base_Stop_IT+0x58>)
 8007838:	4013      	ands	r3, r2
 800783a:	d107      	bne.n	800784c <HAL_TIM_Base_Stop_IT+0x40>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2101      	movs	r1, #1
 8007848:	438a      	bics	r2, r1
 800784a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	223d      	movs	r2, #61	; 0x3d
 8007850:	2101      	movs	r1, #1
 8007852:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8007854:	2300      	movs	r3, #0
}
 8007856:	0018      	movs	r0, r3
 8007858:	46bd      	mov	sp, r7
 800785a:	b002      	add	sp, #8
 800785c:	bd80      	pop	{r7, pc}
 800785e:	46c0      	nop			; (mov r8, r8)
 8007860:	00001111 	.word	0x00001111
 8007864:	00000444 	.word	0x00000444

08007868 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	691b      	ldr	r3, [r3, #16]
 800787e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	2202      	movs	r2, #2
 8007884:	4013      	ands	r3, r2
 8007886:	d021      	beq.n	80078cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2202      	movs	r2, #2
 800788c:	4013      	ands	r3, r2
 800788e:	d01d      	beq.n	80078cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2203      	movs	r2, #3
 8007896:	4252      	negs	r2, r2
 8007898:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2201      	movs	r2, #1
 800789e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	699b      	ldr	r3, [r3, #24]
 80078a6:	2203      	movs	r2, #3
 80078a8:	4013      	ands	r3, r2
 80078aa:	d004      	beq.n	80078b6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	0018      	movs	r0, r3
 80078b0:	f000 f8ea 	bl	8007a88 <HAL_TIM_IC_CaptureCallback>
 80078b4:	e007      	b.n	80078c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	0018      	movs	r0, r3
 80078ba:	f000 f8dd 	bl	8007a78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	0018      	movs	r0, r3
 80078c2:	f000 f8e9 	bl	8007a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2200      	movs	r2, #0
 80078ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2204      	movs	r2, #4
 80078d0:	4013      	ands	r3, r2
 80078d2:	d022      	beq.n	800791a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2204      	movs	r2, #4
 80078d8:	4013      	ands	r3, r2
 80078da:	d01e      	beq.n	800791a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2205      	movs	r2, #5
 80078e2:	4252      	negs	r2, r2
 80078e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2202      	movs	r2, #2
 80078ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	699a      	ldr	r2, [r3, #24]
 80078f2:	23c0      	movs	r3, #192	; 0xc0
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	4013      	ands	r3, r2
 80078f8:	d004      	beq.n	8007904 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	0018      	movs	r0, r3
 80078fe:	f000 f8c3 	bl	8007a88 <HAL_TIM_IC_CaptureCallback>
 8007902:	e007      	b.n	8007914 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	0018      	movs	r0, r3
 8007908:	f000 f8b6 	bl	8007a78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	0018      	movs	r0, r3
 8007910:	f000 f8c2 	bl	8007a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	2208      	movs	r2, #8
 800791e:	4013      	ands	r3, r2
 8007920:	d021      	beq.n	8007966 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2208      	movs	r2, #8
 8007926:	4013      	ands	r3, r2
 8007928:	d01d      	beq.n	8007966 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	2209      	movs	r2, #9
 8007930:	4252      	negs	r2, r2
 8007932:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2204      	movs	r2, #4
 8007938:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	69db      	ldr	r3, [r3, #28]
 8007940:	2203      	movs	r2, #3
 8007942:	4013      	ands	r3, r2
 8007944:	d004      	beq.n	8007950 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	0018      	movs	r0, r3
 800794a:	f000 f89d 	bl	8007a88 <HAL_TIM_IC_CaptureCallback>
 800794e:	e007      	b.n	8007960 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	0018      	movs	r0, r3
 8007954:	f000 f890 	bl	8007a78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	0018      	movs	r0, r3
 800795c:	f000 f89c 	bl	8007a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	2210      	movs	r2, #16
 800796a:	4013      	ands	r3, r2
 800796c:	d022      	beq.n	80079b4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2210      	movs	r2, #16
 8007972:	4013      	ands	r3, r2
 8007974:	d01e      	beq.n	80079b4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2211      	movs	r2, #17
 800797c:	4252      	negs	r2, r2
 800797e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2208      	movs	r2, #8
 8007984:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	69da      	ldr	r2, [r3, #28]
 800798c:	23c0      	movs	r3, #192	; 0xc0
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	4013      	ands	r3, r2
 8007992:	d004      	beq.n	800799e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	0018      	movs	r0, r3
 8007998:	f000 f876 	bl	8007a88 <HAL_TIM_IC_CaptureCallback>
 800799c:	e007      	b.n	80079ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	0018      	movs	r0, r3
 80079a2:	f000 f869 	bl	8007a78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	0018      	movs	r0, r3
 80079aa:	f000 f875 	bl	8007a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	2201      	movs	r2, #1
 80079b8:	4013      	ands	r3, r2
 80079ba:	d00c      	beq.n	80079d6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2201      	movs	r2, #1
 80079c0:	4013      	ands	r3, r2
 80079c2:	d008      	beq.n	80079d6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2202      	movs	r2, #2
 80079ca:	4252      	negs	r2, r2
 80079cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	0018      	movs	r0, r3
 80079d2:	f7fc f9ab 	bl	8003d2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	2280      	movs	r2, #128	; 0x80
 80079da:	4013      	ands	r3, r2
 80079dc:	d104      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80079de:	68ba      	ldr	r2, [r7, #8]
 80079e0:	2380      	movs	r3, #128	; 0x80
 80079e2:	019b      	lsls	r3, r3, #6
 80079e4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80079e6:	d00b      	beq.n	8007a00 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2280      	movs	r2, #128	; 0x80
 80079ec:	4013      	ands	r3, r2
 80079ee:	d007      	beq.n	8007a00 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a1e      	ldr	r2, [pc, #120]	; (8007a70 <HAL_TIM_IRQHandler+0x208>)
 80079f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	0018      	movs	r0, r3
 80079fc:	f000 f972 	bl	8007ce4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	2380      	movs	r3, #128	; 0x80
 8007a04:	005b      	lsls	r3, r3, #1
 8007a06:	4013      	ands	r3, r2
 8007a08:	d00b      	beq.n	8007a22 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2280      	movs	r2, #128	; 0x80
 8007a0e:	4013      	ands	r3, r2
 8007a10:	d007      	beq.n	8007a22 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a17      	ldr	r2, [pc, #92]	; (8007a74 <HAL_TIM_IRQHandler+0x20c>)
 8007a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	0018      	movs	r0, r3
 8007a1e:	f000 f969 	bl	8007cf4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	2240      	movs	r2, #64	; 0x40
 8007a26:	4013      	ands	r3, r2
 8007a28:	d00c      	beq.n	8007a44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2240      	movs	r2, #64	; 0x40
 8007a2e:	4013      	ands	r3, r2
 8007a30:	d008      	beq.n	8007a44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	2241      	movs	r2, #65	; 0x41
 8007a38:	4252      	negs	r2, r2
 8007a3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	0018      	movs	r0, r3
 8007a40:	f000 f832 	bl	8007aa8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	2220      	movs	r2, #32
 8007a48:	4013      	ands	r3, r2
 8007a4a:	d00c      	beq.n	8007a66 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2220      	movs	r2, #32
 8007a50:	4013      	ands	r3, r2
 8007a52:	d008      	beq.n	8007a66 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2221      	movs	r2, #33	; 0x21
 8007a5a:	4252      	negs	r2, r2
 8007a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	0018      	movs	r0, r3
 8007a62:	f000 f937 	bl	8007cd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a66:	46c0      	nop			; (mov r8, r8)
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	b004      	add	sp, #16
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	ffffdf7f 	.word	0xffffdf7f
 8007a74:	fffffeff 	.word	0xfffffeff

08007a78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a80:	46c0      	nop			; (mov r8, r8)
 8007a82:	46bd      	mov	sp, r7
 8007a84:	b002      	add	sp, #8
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a90:	46c0      	nop			; (mov r8, r8)
 8007a92:	46bd      	mov	sp, r7
 8007a94:	b002      	add	sp, #8
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b082      	sub	sp, #8
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007aa0:	46c0      	nop			; (mov r8, r8)
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	b002      	add	sp, #8
 8007aa6:	bd80      	pop	{r7, pc}

08007aa8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ab0:	46c0      	nop			; (mov r8, r8)
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	b002      	add	sp, #8
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a3f      	ldr	r2, [pc, #252]	; (8007bc8 <TIM_Base_SetConfig+0x110>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d00c      	beq.n	8007aea <TIM_Base_SetConfig+0x32>
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	2380      	movs	r3, #128	; 0x80
 8007ad4:	05db      	lsls	r3, r3, #23
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d007      	beq.n	8007aea <TIM_Base_SetConfig+0x32>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a3b      	ldr	r2, [pc, #236]	; (8007bcc <TIM_Base_SetConfig+0x114>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d003      	beq.n	8007aea <TIM_Base_SetConfig+0x32>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a3a      	ldr	r2, [pc, #232]	; (8007bd0 <TIM_Base_SetConfig+0x118>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d108      	bne.n	8007afc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2270      	movs	r2, #112	; 0x70
 8007aee:	4393      	bics	r3, r2
 8007af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a32      	ldr	r2, [pc, #200]	; (8007bc8 <TIM_Base_SetConfig+0x110>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d01c      	beq.n	8007b3e <TIM_Base_SetConfig+0x86>
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	2380      	movs	r3, #128	; 0x80
 8007b08:	05db      	lsls	r3, r3, #23
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d017      	beq.n	8007b3e <TIM_Base_SetConfig+0x86>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a2e      	ldr	r2, [pc, #184]	; (8007bcc <TIM_Base_SetConfig+0x114>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d013      	beq.n	8007b3e <TIM_Base_SetConfig+0x86>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a2d      	ldr	r2, [pc, #180]	; (8007bd0 <TIM_Base_SetConfig+0x118>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d00f      	beq.n	8007b3e <TIM_Base_SetConfig+0x86>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4a2c      	ldr	r2, [pc, #176]	; (8007bd4 <TIM_Base_SetConfig+0x11c>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d00b      	beq.n	8007b3e <TIM_Base_SetConfig+0x86>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a2b      	ldr	r2, [pc, #172]	; (8007bd8 <TIM_Base_SetConfig+0x120>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d007      	beq.n	8007b3e <TIM_Base_SetConfig+0x86>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a2a      	ldr	r2, [pc, #168]	; (8007bdc <TIM_Base_SetConfig+0x124>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d003      	beq.n	8007b3e <TIM_Base_SetConfig+0x86>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a29      	ldr	r2, [pc, #164]	; (8007be0 <TIM_Base_SetConfig+0x128>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d108      	bne.n	8007b50 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	4a28      	ldr	r2, [pc, #160]	; (8007be4 <TIM_Base_SetConfig+0x12c>)
 8007b42:	4013      	ands	r3, r2
 8007b44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	68fa      	ldr	r2, [r7, #12]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2280      	movs	r2, #128	; 0x80
 8007b54:	4393      	bics	r3, r2
 8007b56:	001a      	movs	r2, r3
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	695b      	ldr	r3, [r3, #20]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	689a      	ldr	r2, [r3, #8]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a13      	ldr	r2, [pc, #76]	; (8007bc8 <TIM_Base_SetConfig+0x110>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d00b      	beq.n	8007b96 <TIM_Base_SetConfig+0xde>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a15      	ldr	r2, [pc, #84]	; (8007bd8 <TIM_Base_SetConfig+0x120>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d007      	beq.n	8007b96 <TIM_Base_SetConfig+0xde>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a14      	ldr	r2, [pc, #80]	; (8007bdc <TIM_Base_SetConfig+0x124>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d003      	beq.n	8007b96 <TIM_Base_SetConfig+0xde>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a13      	ldr	r2, [pc, #76]	; (8007be0 <TIM_Base_SetConfig+0x128>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d103      	bne.n	8007b9e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	691a      	ldr	r2, [r3, #16]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	2201      	movs	r2, #1
 8007baa:	4013      	ands	r3, r2
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d106      	bne.n	8007bbe <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	4393      	bics	r3, r2
 8007bb8:	001a      	movs	r2, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	611a      	str	r2, [r3, #16]
  }
}
 8007bbe:	46c0      	nop			; (mov r8, r8)
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	b004      	add	sp, #16
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	46c0      	nop			; (mov r8, r8)
 8007bc8:	40012c00 	.word	0x40012c00
 8007bcc:	40000400 	.word	0x40000400
 8007bd0:	40000800 	.word	0x40000800
 8007bd4:	40002000 	.word	0x40002000
 8007bd8:	40014000 	.word	0x40014000
 8007bdc:	40014400 	.word	0x40014400
 8007be0:	40014800 	.word	0x40014800
 8007be4:	fffffcff 	.word	0xfffffcff

08007be8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b084      	sub	sp, #16
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	223c      	movs	r2, #60	; 0x3c
 8007bf6:	5c9b      	ldrb	r3, [r3, r2]
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d101      	bne.n	8007c00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bfc:	2302      	movs	r3, #2
 8007bfe:	e05a      	b.n	8007cb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	223c      	movs	r2, #60	; 0x3c
 8007c04:	2101      	movs	r1, #1
 8007c06:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	223d      	movs	r2, #61	; 0x3d
 8007c0c:	2102      	movs	r1, #2
 8007c0e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a26      	ldr	r2, [pc, #152]	; (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d108      	bne.n	8007c3c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	4a25      	ldr	r2, [pc, #148]	; (8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c2e:	4013      	ands	r3, r2
 8007c30:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2270      	movs	r2, #112	; 0x70
 8007c40:	4393      	bics	r3, r2
 8007c42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68fa      	ldr	r2, [r7, #12]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a19      	ldr	r2, [pc, #100]	; (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d014      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	2380      	movs	r3, #128	; 0x80
 8007c66:	05db      	lsls	r3, r3, #23
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d00e      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a15      	ldr	r2, [pc, #84]	; (8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d009      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a14      	ldr	r2, [pc, #80]	; (8007ccc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d004      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a12      	ldr	r2, [pc, #72]	; (8007cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d10c      	bne.n	8007ca4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	2280      	movs	r2, #128	; 0x80
 8007c8e:	4393      	bics	r3, r2
 8007c90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	223d      	movs	r2, #61	; 0x3d
 8007ca8:	2101      	movs	r1, #1
 8007caa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	223c      	movs	r2, #60	; 0x3c
 8007cb0:	2100      	movs	r1, #0
 8007cb2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	0018      	movs	r0, r3
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	b004      	add	sp, #16
 8007cbc:	bd80      	pop	{r7, pc}
 8007cbe:	46c0      	nop			; (mov r8, r8)
 8007cc0:	40012c00 	.word	0x40012c00
 8007cc4:	ff0fffff 	.word	0xff0fffff
 8007cc8:	40000400 	.word	0x40000400
 8007ccc:	40000800 	.word	0x40000800
 8007cd0:	40014000 	.word	0x40014000

08007cd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cdc:	46c0      	nop			; (mov r8, r8)
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	b002      	add	sp, #8
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cec:	46c0      	nop			; (mov r8, r8)
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	b002      	add	sp, #8
 8007cf2:	bd80      	pop	{r7, pc}

08007cf4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007cfc:	46c0      	nop			; (mov r8, r8)
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	b002      	add	sp, #8
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d101      	bne.n	8007d16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e046      	b.n	8007da4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2288      	movs	r2, #136	; 0x88
 8007d1a:	589b      	ldr	r3, [r3, r2]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d107      	bne.n	8007d30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2284      	movs	r2, #132	; 0x84
 8007d24:	2100      	movs	r1, #0
 8007d26:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	0018      	movs	r0, r3
 8007d2c:	f7fc f91c 	bl	8003f68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2288      	movs	r2, #136	; 0x88
 8007d34:	2124      	movs	r1, #36	; 0x24
 8007d36:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2101      	movs	r1, #1
 8007d44:	438a      	bics	r2, r1
 8007d46:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d003      	beq.n	8007d58 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	0018      	movs	r0, r3
 8007d54:	f000 fd4c 	bl	80087f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	f000 f9f2 	bl	8008144 <UART_SetConfig>
 8007d60:	0003      	movs	r3, r0
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d101      	bne.n	8007d6a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e01c      	b.n	8007da4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	685a      	ldr	r2, [r3, #4]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	490d      	ldr	r1, [pc, #52]	; (8007dac <HAL_UART_Init+0xa8>)
 8007d76:	400a      	ands	r2, r1
 8007d78:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	689a      	ldr	r2, [r3, #8]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	212a      	movs	r1, #42	; 0x2a
 8007d86:	438a      	bics	r2, r1
 8007d88:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2101      	movs	r1, #1
 8007d96:	430a      	orrs	r2, r1
 8007d98:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	0018      	movs	r0, r3
 8007d9e:	f000 fddb 	bl	8008958 <UART_CheckIdleState>
 8007da2:	0003      	movs	r3, r0
}
 8007da4:	0018      	movs	r0, r3
 8007da6:	46bd      	mov	sp, r7
 8007da8:	b002      	add	sp, #8
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	ffffb7ff 	.word	0xffffb7ff

08007db0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d101      	bne.n	8007dc2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e032      	b.n	8007e28 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2288      	movs	r2, #136	; 0x88
 8007dc6:	2124      	movs	r1, #36	; 0x24
 8007dc8:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	2101      	movs	r1, #1
 8007dd6:	438a      	bics	r2, r1
 8007dd8:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2200      	movs	r2, #0
 8007de0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2200      	movs	r2, #0
 8007de8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2200      	movs	r2, #0
 8007df0:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	0018      	movs	r0, r3
 8007df6:	f7fc f9e3 	bl	80041c0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2290      	movs	r2, #144	; 0x90
 8007dfe:	2100      	movs	r1, #0
 8007e00:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2288      	movs	r2, #136	; 0x88
 8007e06:	2100      	movs	r1, #0
 8007e08:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	228c      	movs	r2, #140	; 0x8c
 8007e0e:	2100      	movs	r1, #0
 8007e10:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2284      	movs	r2, #132	; 0x84
 8007e22:	2100      	movs	r1, #0
 8007e24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007e26:	2300      	movs	r3, #0
}
 8007e28:	0018      	movs	r0, r3
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	b002      	add	sp, #8
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b08a      	sub	sp, #40	; 0x28
 8007e34:	af02      	add	r7, sp, #8
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	603b      	str	r3, [r7, #0]
 8007e3c:	1dbb      	adds	r3, r7, #6
 8007e3e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2288      	movs	r2, #136	; 0x88
 8007e44:	589b      	ldr	r3, [r3, r2]
 8007e46:	2b20      	cmp	r3, #32
 8007e48:	d000      	beq.n	8007e4c <HAL_UART_Transmit+0x1c>
 8007e4a:	e090      	b.n	8007f6e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d003      	beq.n	8007e5a <HAL_UART_Transmit+0x2a>
 8007e52:	1dbb      	adds	r3, r7, #6
 8007e54:	881b      	ldrh	r3, [r3, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d101      	bne.n	8007e5e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e088      	b.n	8007f70 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	689a      	ldr	r2, [r3, #8]
 8007e62:	2380      	movs	r3, #128	; 0x80
 8007e64:	015b      	lsls	r3, r3, #5
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d109      	bne.n	8007e7e <HAL_UART_Transmit+0x4e>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d105      	bne.n	8007e7e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	2201      	movs	r2, #1
 8007e76:	4013      	ands	r3, r2
 8007e78:	d001      	beq.n	8007e7e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e078      	b.n	8007f70 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2290      	movs	r2, #144	; 0x90
 8007e82:	2100      	movs	r1, #0
 8007e84:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2288      	movs	r2, #136	; 0x88
 8007e8a:	2121      	movs	r1, #33	; 0x21
 8007e8c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e8e:	f7fc fb9f 	bl	80045d0 <HAL_GetTick>
 8007e92:	0003      	movs	r3, r0
 8007e94:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	1dba      	adds	r2, r7, #6
 8007e9a:	2154      	movs	r1, #84	; 0x54
 8007e9c:	8812      	ldrh	r2, [r2, #0]
 8007e9e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	1dba      	adds	r2, r7, #6
 8007ea4:	2156      	movs	r1, #86	; 0x56
 8007ea6:	8812      	ldrh	r2, [r2, #0]
 8007ea8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	689a      	ldr	r2, [r3, #8]
 8007eae:	2380      	movs	r3, #128	; 0x80
 8007eb0:	015b      	lsls	r3, r3, #5
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d108      	bne.n	8007ec8 <HAL_UART_Transmit+0x98>
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d104      	bne.n	8007ec8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	61bb      	str	r3, [r7, #24]
 8007ec6:	e003      	b.n	8007ed0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ed0:	e030      	b.n	8007f34 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	0013      	movs	r3, r2
 8007edc:	2200      	movs	r2, #0
 8007ede:	2180      	movs	r1, #128	; 0x80
 8007ee0:	f000 fde4 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 8007ee4:	1e03      	subs	r3, r0, #0
 8007ee6:	d005      	beq.n	8007ef4 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2288      	movs	r2, #136	; 0x88
 8007eec:	2120      	movs	r1, #32
 8007eee:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007ef0:	2303      	movs	r3, #3
 8007ef2:	e03d      	b.n	8007f70 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d10b      	bne.n	8007f12 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	881b      	ldrh	r3, [r3, #0]
 8007efe:	001a      	movs	r2, r3
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	05d2      	lsls	r2, r2, #23
 8007f06:	0dd2      	lsrs	r2, r2, #23
 8007f08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	3302      	adds	r3, #2
 8007f0e:	61bb      	str	r3, [r7, #24]
 8007f10:	e007      	b.n	8007f22 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	781a      	ldrb	r2, [r3, #0]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007f1c:	69fb      	ldr	r3, [r7, #28]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2256      	movs	r2, #86	; 0x56
 8007f26:	5a9b      	ldrh	r3, [r3, r2]
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	b299      	uxth	r1, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2256      	movs	r2, #86	; 0x56
 8007f32:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2256      	movs	r2, #86	; 0x56
 8007f38:	5a9b      	ldrh	r3, [r3, r2]
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1c8      	bne.n	8007ed2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	0013      	movs	r3, r2
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	2140      	movs	r1, #64	; 0x40
 8007f4e:	f000 fdad 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 8007f52:	1e03      	subs	r3, r0, #0
 8007f54:	d005      	beq.n	8007f62 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2288      	movs	r2, #136	; 0x88
 8007f5a:	2120      	movs	r1, #32
 8007f5c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e006      	b.n	8007f70 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2288      	movs	r2, #136	; 0x88
 8007f66:	2120      	movs	r1, #32
 8007f68:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	e000      	b.n	8007f70 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8007f6e:	2302      	movs	r3, #2
  }
}
 8007f70:	0018      	movs	r0, r3
 8007f72:	46bd      	mov	sp, r7
 8007f74:	b008      	add	sp, #32
 8007f76:	bd80      	pop	{r7, pc}

08007f78 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b08a      	sub	sp, #40	; 0x28
 8007f7c:	af02      	add	r7, sp, #8
 8007f7e:	60f8      	str	r0, [r7, #12]
 8007f80:	60b9      	str	r1, [r7, #8]
 8007f82:	603b      	str	r3, [r7, #0]
 8007f84:	1dbb      	adds	r3, r7, #6
 8007f86:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	228c      	movs	r2, #140	; 0x8c
 8007f8c:	589b      	ldr	r3, [r3, r2]
 8007f8e:	2b20      	cmp	r3, #32
 8007f90:	d000      	beq.n	8007f94 <HAL_UART_Receive+0x1c>
 8007f92:	e0d0      	b.n	8008136 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <HAL_UART_Receive+0x2a>
 8007f9a:	1dbb      	adds	r3, r7, #6
 8007f9c:	881b      	ldrh	r3, [r3, #0]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e0c8      	b.n	8008138 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	689a      	ldr	r2, [r3, #8]
 8007faa:	2380      	movs	r3, #128	; 0x80
 8007fac:	015b      	lsls	r3, r3, #5
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d109      	bne.n	8007fc6 <HAL_UART_Receive+0x4e>
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	691b      	ldr	r3, [r3, #16]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d105      	bne.n	8007fc6 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	d001      	beq.n	8007fc6 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e0b8      	b.n	8008138 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2290      	movs	r2, #144	; 0x90
 8007fca:	2100      	movs	r1, #0
 8007fcc:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	228c      	movs	r2, #140	; 0x8c
 8007fd2:	2122      	movs	r1, #34	; 0x22
 8007fd4:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007fdc:	f7fc faf8 	bl	80045d0 <HAL_GetTick>
 8007fe0:	0003      	movs	r3, r0
 8007fe2:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	1dba      	adds	r2, r7, #6
 8007fe8:	215c      	movs	r1, #92	; 0x5c
 8007fea:	8812      	ldrh	r2, [r2, #0]
 8007fec:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	1dba      	adds	r2, r7, #6
 8007ff2:	215e      	movs	r1, #94	; 0x5e
 8007ff4:	8812      	ldrh	r2, [r2, #0]
 8007ff6:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	689a      	ldr	r2, [r3, #8]
 8007ffc:	2380      	movs	r3, #128	; 0x80
 8007ffe:	015b      	lsls	r3, r3, #5
 8008000:	429a      	cmp	r2, r3
 8008002:	d10d      	bne.n	8008020 <HAL_UART_Receive+0xa8>
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d104      	bne.n	8008016 <HAL_UART_Receive+0x9e>
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2260      	movs	r2, #96	; 0x60
 8008010:	494b      	ldr	r1, [pc, #300]	; (8008140 <HAL_UART_Receive+0x1c8>)
 8008012:	5299      	strh	r1, [r3, r2]
 8008014:	e02e      	b.n	8008074 <HAL_UART_Receive+0xfc>
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2260      	movs	r2, #96	; 0x60
 800801a:	21ff      	movs	r1, #255	; 0xff
 800801c:	5299      	strh	r1, [r3, r2]
 800801e:	e029      	b.n	8008074 <HAL_UART_Receive+0xfc>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d10d      	bne.n	8008044 <HAL_UART_Receive+0xcc>
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	691b      	ldr	r3, [r3, #16]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d104      	bne.n	800803a <HAL_UART_Receive+0xc2>
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2260      	movs	r2, #96	; 0x60
 8008034:	21ff      	movs	r1, #255	; 0xff
 8008036:	5299      	strh	r1, [r3, r2]
 8008038:	e01c      	b.n	8008074 <HAL_UART_Receive+0xfc>
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2260      	movs	r2, #96	; 0x60
 800803e:	217f      	movs	r1, #127	; 0x7f
 8008040:	5299      	strh	r1, [r3, r2]
 8008042:	e017      	b.n	8008074 <HAL_UART_Receive+0xfc>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	689a      	ldr	r2, [r3, #8]
 8008048:	2380      	movs	r3, #128	; 0x80
 800804a:	055b      	lsls	r3, r3, #21
 800804c:	429a      	cmp	r2, r3
 800804e:	d10d      	bne.n	800806c <HAL_UART_Receive+0xf4>
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d104      	bne.n	8008062 <HAL_UART_Receive+0xea>
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2260      	movs	r2, #96	; 0x60
 800805c:	217f      	movs	r1, #127	; 0x7f
 800805e:	5299      	strh	r1, [r3, r2]
 8008060:	e008      	b.n	8008074 <HAL_UART_Receive+0xfc>
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2260      	movs	r2, #96	; 0x60
 8008066:	213f      	movs	r1, #63	; 0x3f
 8008068:	5299      	strh	r1, [r3, r2]
 800806a:	e003      	b.n	8008074 <HAL_UART_Receive+0xfc>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2260      	movs	r2, #96	; 0x60
 8008070:	2100      	movs	r1, #0
 8008072:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8008074:	2312      	movs	r3, #18
 8008076:	18fb      	adds	r3, r7, r3
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	2160      	movs	r1, #96	; 0x60
 800807c:	5a52      	ldrh	r2, [r2, r1]
 800807e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	689a      	ldr	r2, [r3, #8]
 8008084:	2380      	movs	r3, #128	; 0x80
 8008086:	015b      	lsls	r3, r3, #5
 8008088:	429a      	cmp	r2, r3
 800808a:	d108      	bne.n	800809e <HAL_UART_Receive+0x126>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	691b      	ldr	r3, [r3, #16]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d104      	bne.n	800809e <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8008094:	2300      	movs	r3, #0
 8008096:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	61bb      	str	r3, [r7, #24]
 800809c:	e003      	b.n	80080a6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080a2:	2300      	movs	r3, #0
 80080a4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80080a6:	e03a      	b.n	800811e <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	0013      	movs	r3, r2
 80080b2:	2200      	movs	r2, #0
 80080b4:	2120      	movs	r1, #32
 80080b6:	f000 fcf9 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 80080ba:	1e03      	subs	r3, r0, #0
 80080bc:	d005      	beq.n	80080ca <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	228c      	movs	r2, #140	; 0x8c
 80080c2:	2120      	movs	r1, #32
 80080c4:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80080c6:	2303      	movs	r3, #3
 80080c8:	e036      	b.n	8008138 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d10e      	bne.n	80080ee <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	2212      	movs	r2, #18
 80080da:	18ba      	adds	r2, r7, r2
 80080dc:	8812      	ldrh	r2, [r2, #0]
 80080de:	4013      	ands	r3, r2
 80080e0:	b29a      	uxth	r2, r3
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80080e6:	69bb      	ldr	r3, [r7, #24]
 80080e8:	3302      	adds	r3, #2
 80080ea:	61bb      	str	r3, [r7, #24]
 80080ec:	e00e      	b.n	800810c <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	2212      	movs	r2, #18
 80080f8:	18ba      	adds	r2, r7, r2
 80080fa:	8812      	ldrh	r2, [r2, #0]
 80080fc:	b2d2      	uxtb	r2, r2
 80080fe:	4013      	ands	r3, r2
 8008100:	b2da      	uxtb	r2, r3
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	3301      	adds	r3, #1
 800810a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	225e      	movs	r2, #94	; 0x5e
 8008110:	5a9b      	ldrh	r3, [r3, r2]
 8008112:	b29b      	uxth	r3, r3
 8008114:	3b01      	subs	r3, #1
 8008116:	b299      	uxth	r1, r3
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	225e      	movs	r2, #94	; 0x5e
 800811c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	225e      	movs	r2, #94	; 0x5e
 8008122:	5a9b      	ldrh	r3, [r3, r2]
 8008124:	b29b      	uxth	r3, r3
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1be      	bne.n	80080a8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	228c      	movs	r2, #140	; 0x8c
 800812e:	2120      	movs	r1, #32
 8008130:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8008132:	2300      	movs	r3, #0
 8008134:	e000      	b.n	8008138 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8008136:	2302      	movs	r3, #2
  }
}
 8008138:	0018      	movs	r0, r3
 800813a:	46bd      	mov	sp, r7
 800813c:	b008      	add	sp, #32
 800813e:	bd80      	pop	{r7, pc}
 8008140:	000001ff 	.word	0x000001ff

08008144 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008144:	b5b0      	push	{r4, r5, r7, lr}
 8008146:	b090      	sub	sp, #64	; 0x40
 8008148:	af00      	add	r7, sp, #0
 800814a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800814c:	231a      	movs	r3, #26
 800814e:	2220      	movs	r2, #32
 8008150:	189b      	adds	r3, r3, r2
 8008152:	19db      	adds	r3, r3, r7
 8008154:	2200      	movs	r2, #0
 8008156:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815a:	689a      	ldr	r2, [r3, #8]
 800815c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	431a      	orrs	r2, r3
 8008162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	431a      	orrs	r2, r3
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816a:	69db      	ldr	r3, [r3, #28]
 800816c:	4313      	orrs	r3, r2
 800816e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4ac1      	ldr	r2, [pc, #772]	; (800847c <UART_SetConfig+0x338>)
 8008178:	4013      	ands	r3, r2
 800817a:	0019      	movs	r1, r3
 800817c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008182:	430b      	orrs	r3, r1
 8008184:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	4abc      	ldr	r2, [pc, #752]	; (8008480 <UART_SetConfig+0x33c>)
 800818e:	4013      	ands	r3, r2
 8008190:	0018      	movs	r0, r3
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	68d9      	ldr	r1, [r3, #12]
 8008196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008198:	681a      	ldr	r2, [r3, #0]
 800819a:	0003      	movs	r3, r0
 800819c:	430b      	orrs	r3, r1
 800819e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80081a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80081a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4ab6      	ldr	r2, [pc, #728]	; (8008484 <UART_SetConfig+0x340>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d009      	beq.n	80081c4 <UART_SetConfig+0x80>
 80081b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4ab4      	ldr	r2, [pc, #720]	; (8008488 <UART_SetConfig+0x344>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d004      	beq.n	80081c4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80081ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081bc:	6a1b      	ldr	r3, [r3, #32]
 80081be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80081c0:	4313      	orrs	r3, r2
 80081c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80081c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	4ab0      	ldr	r2, [pc, #704]	; (800848c <UART_SetConfig+0x348>)
 80081cc:	4013      	ands	r3, r2
 80081ce:	0019      	movs	r1, r3
 80081d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081d6:	430b      	orrs	r3, r1
 80081d8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80081da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e0:	220f      	movs	r2, #15
 80081e2:	4393      	bics	r3, r2
 80081e4:	0018      	movs	r0, r3
 80081e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80081ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	0003      	movs	r3, r0
 80081f0:	430b      	orrs	r3, r1
 80081f2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4aa5      	ldr	r2, [pc, #660]	; (8008490 <UART_SetConfig+0x34c>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d131      	bne.n	8008262 <UART_SetConfig+0x11e>
 80081fe:	4ba5      	ldr	r3, [pc, #660]	; (8008494 <UART_SetConfig+0x350>)
 8008200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008202:	2203      	movs	r2, #3
 8008204:	4013      	ands	r3, r2
 8008206:	2b03      	cmp	r3, #3
 8008208:	d01d      	beq.n	8008246 <UART_SetConfig+0x102>
 800820a:	d823      	bhi.n	8008254 <UART_SetConfig+0x110>
 800820c:	2b02      	cmp	r3, #2
 800820e:	d00c      	beq.n	800822a <UART_SetConfig+0xe6>
 8008210:	d820      	bhi.n	8008254 <UART_SetConfig+0x110>
 8008212:	2b00      	cmp	r3, #0
 8008214:	d002      	beq.n	800821c <UART_SetConfig+0xd8>
 8008216:	2b01      	cmp	r3, #1
 8008218:	d00e      	beq.n	8008238 <UART_SetConfig+0xf4>
 800821a:	e01b      	b.n	8008254 <UART_SetConfig+0x110>
 800821c:	231b      	movs	r3, #27
 800821e:	2220      	movs	r2, #32
 8008220:	189b      	adds	r3, r3, r2
 8008222:	19db      	adds	r3, r3, r7
 8008224:	2200      	movs	r2, #0
 8008226:	701a      	strb	r2, [r3, #0]
 8008228:	e154      	b.n	80084d4 <UART_SetConfig+0x390>
 800822a:	231b      	movs	r3, #27
 800822c:	2220      	movs	r2, #32
 800822e:	189b      	adds	r3, r3, r2
 8008230:	19db      	adds	r3, r3, r7
 8008232:	2202      	movs	r2, #2
 8008234:	701a      	strb	r2, [r3, #0]
 8008236:	e14d      	b.n	80084d4 <UART_SetConfig+0x390>
 8008238:	231b      	movs	r3, #27
 800823a:	2220      	movs	r2, #32
 800823c:	189b      	adds	r3, r3, r2
 800823e:	19db      	adds	r3, r3, r7
 8008240:	2204      	movs	r2, #4
 8008242:	701a      	strb	r2, [r3, #0]
 8008244:	e146      	b.n	80084d4 <UART_SetConfig+0x390>
 8008246:	231b      	movs	r3, #27
 8008248:	2220      	movs	r2, #32
 800824a:	189b      	adds	r3, r3, r2
 800824c:	19db      	adds	r3, r3, r7
 800824e:	2208      	movs	r2, #8
 8008250:	701a      	strb	r2, [r3, #0]
 8008252:	e13f      	b.n	80084d4 <UART_SetConfig+0x390>
 8008254:	231b      	movs	r3, #27
 8008256:	2220      	movs	r2, #32
 8008258:	189b      	adds	r3, r3, r2
 800825a:	19db      	adds	r3, r3, r7
 800825c:	2210      	movs	r2, #16
 800825e:	701a      	strb	r2, [r3, #0]
 8008260:	e138      	b.n	80084d4 <UART_SetConfig+0x390>
 8008262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a8c      	ldr	r2, [pc, #560]	; (8008498 <UART_SetConfig+0x354>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d131      	bne.n	80082d0 <UART_SetConfig+0x18c>
 800826c:	4b89      	ldr	r3, [pc, #548]	; (8008494 <UART_SetConfig+0x350>)
 800826e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008270:	220c      	movs	r2, #12
 8008272:	4013      	ands	r3, r2
 8008274:	2b0c      	cmp	r3, #12
 8008276:	d01d      	beq.n	80082b4 <UART_SetConfig+0x170>
 8008278:	d823      	bhi.n	80082c2 <UART_SetConfig+0x17e>
 800827a:	2b08      	cmp	r3, #8
 800827c:	d00c      	beq.n	8008298 <UART_SetConfig+0x154>
 800827e:	d820      	bhi.n	80082c2 <UART_SetConfig+0x17e>
 8008280:	2b00      	cmp	r3, #0
 8008282:	d002      	beq.n	800828a <UART_SetConfig+0x146>
 8008284:	2b04      	cmp	r3, #4
 8008286:	d00e      	beq.n	80082a6 <UART_SetConfig+0x162>
 8008288:	e01b      	b.n	80082c2 <UART_SetConfig+0x17e>
 800828a:	231b      	movs	r3, #27
 800828c:	2220      	movs	r2, #32
 800828e:	189b      	adds	r3, r3, r2
 8008290:	19db      	adds	r3, r3, r7
 8008292:	2200      	movs	r2, #0
 8008294:	701a      	strb	r2, [r3, #0]
 8008296:	e11d      	b.n	80084d4 <UART_SetConfig+0x390>
 8008298:	231b      	movs	r3, #27
 800829a:	2220      	movs	r2, #32
 800829c:	189b      	adds	r3, r3, r2
 800829e:	19db      	adds	r3, r3, r7
 80082a0:	2202      	movs	r2, #2
 80082a2:	701a      	strb	r2, [r3, #0]
 80082a4:	e116      	b.n	80084d4 <UART_SetConfig+0x390>
 80082a6:	231b      	movs	r3, #27
 80082a8:	2220      	movs	r2, #32
 80082aa:	189b      	adds	r3, r3, r2
 80082ac:	19db      	adds	r3, r3, r7
 80082ae:	2204      	movs	r2, #4
 80082b0:	701a      	strb	r2, [r3, #0]
 80082b2:	e10f      	b.n	80084d4 <UART_SetConfig+0x390>
 80082b4:	231b      	movs	r3, #27
 80082b6:	2220      	movs	r2, #32
 80082b8:	189b      	adds	r3, r3, r2
 80082ba:	19db      	adds	r3, r3, r7
 80082bc:	2208      	movs	r2, #8
 80082be:	701a      	strb	r2, [r3, #0]
 80082c0:	e108      	b.n	80084d4 <UART_SetConfig+0x390>
 80082c2:	231b      	movs	r3, #27
 80082c4:	2220      	movs	r2, #32
 80082c6:	189b      	adds	r3, r3, r2
 80082c8:	19db      	adds	r3, r3, r7
 80082ca:	2210      	movs	r2, #16
 80082cc:	701a      	strb	r2, [r3, #0]
 80082ce:	e101      	b.n	80084d4 <UART_SetConfig+0x390>
 80082d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a71      	ldr	r2, [pc, #452]	; (800849c <UART_SetConfig+0x358>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d131      	bne.n	800833e <UART_SetConfig+0x1fa>
 80082da:	4b6e      	ldr	r3, [pc, #440]	; (8008494 <UART_SetConfig+0x350>)
 80082dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082de:	2230      	movs	r2, #48	; 0x30
 80082e0:	4013      	ands	r3, r2
 80082e2:	2b30      	cmp	r3, #48	; 0x30
 80082e4:	d01d      	beq.n	8008322 <UART_SetConfig+0x1de>
 80082e6:	d823      	bhi.n	8008330 <UART_SetConfig+0x1ec>
 80082e8:	2b20      	cmp	r3, #32
 80082ea:	d00c      	beq.n	8008306 <UART_SetConfig+0x1c2>
 80082ec:	d820      	bhi.n	8008330 <UART_SetConfig+0x1ec>
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d002      	beq.n	80082f8 <UART_SetConfig+0x1b4>
 80082f2:	2b10      	cmp	r3, #16
 80082f4:	d00e      	beq.n	8008314 <UART_SetConfig+0x1d0>
 80082f6:	e01b      	b.n	8008330 <UART_SetConfig+0x1ec>
 80082f8:	231b      	movs	r3, #27
 80082fa:	2220      	movs	r2, #32
 80082fc:	189b      	adds	r3, r3, r2
 80082fe:	19db      	adds	r3, r3, r7
 8008300:	2200      	movs	r2, #0
 8008302:	701a      	strb	r2, [r3, #0]
 8008304:	e0e6      	b.n	80084d4 <UART_SetConfig+0x390>
 8008306:	231b      	movs	r3, #27
 8008308:	2220      	movs	r2, #32
 800830a:	189b      	adds	r3, r3, r2
 800830c:	19db      	adds	r3, r3, r7
 800830e:	2202      	movs	r2, #2
 8008310:	701a      	strb	r2, [r3, #0]
 8008312:	e0df      	b.n	80084d4 <UART_SetConfig+0x390>
 8008314:	231b      	movs	r3, #27
 8008316:	2220      	movs	r2, #32
 8008318:	189b      	adds	r3, r3, r2
 800831a:	19db      	adds	r3, r3, r7
 800831c:	2204      	movs	r2, #4
 800831e:	701a      	strb	r2, [r3, #0]
 8008320:	e0d8      	b.n	80084d4 <UART_SetConfig+0x390>
 8008322:	231b      	movs	r3, #27
 8008324:	2220      	movs	r2, #32
 8008326:	189b      	adds	r3, r3, r2
 8008328:	19db      	adds	r3, r3, r7
 800832a:	2208      	movs	r2, #8
 800832c:	701a      	strb	r2, [r3, #0]
 800832e:	e0d1      	b.n	80084d4 <UART_SetConfig+0x390>
 8008330:	231b      	movs	r3, #27
 8008332:	2220      	movs	r2, #32
 8008334:	189b      	adds	r3, r3, r2
 8008336:	19db      	adds	r3, r3, r7
 8008338:	2210      	movs	r2, #16
 800833a:	701a      	strb	r2, [r3, #0]
 800833c:	e0ca      	b.n	80084d4 <UART_SetConfig+0x390>
 800833e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a57      	ldr	r2, [pc, #348]	; (80084a0 <UART_SetConfig+0x35c>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d106      	bne.n	8008356 <UART_SetConfig+0x212>
 8008348:	231b      	movs	r3, #27
 800834a:	2220      	movs	r2, #32
 800834c:	189b      	adds	r3, r3, r2
 800834e:	19db      	adds	r3, r3, r7
 8008350:	2200      	movs	r2, #0
 8008352:	701a      	strb	r2, [r3, #0]
 8008354:	e0be      	b.n	80084d4 <UART_SetConfig+0x390>
 8008356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a52      	ldr	r2, [pc, #328]	; (80084a4 <UART_SetConfig+0x360>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d106      	bne.n	800836e <UART_SetConfig+0x22a>
 8008360:	231b      	movs	r3, #27
 8008362:	2220      	movs	r2, #32
 8008364:	189b      	adds	r3, r3, r2
 8008366:	19db      	adds	r3, r3, r7
 8008368:	2200      	movs	r2, #0
 800836a:	701a      	strb	r2, [r3, #0]
 800836c:	e0b2      	b.n	80084d4 <UART_SetConfig+0x390>
 800836e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a4d      	ldr	r2, [pc, #308]	; (80084a8 <UART_SetConfig+0x364>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d106      	bne.n	8008386 <UART_SetConfig+0x242>
 8008378:	231b      	movs	r3, #27
 800837a:	2220      	movs	r2, #32
 800837c:	189b      	adds	r3, r3, r2
 800837e:	19db      	adds	r3, r3, r7
 8008380:	2200      	movs	r2, #0
 8008382:	701a      	strb	r2, [r3, #0]
 8008384:	e0a6      	b.n	80084d4 <UART_SetConfig+0x390>
 8008386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a3e      	ldr	r2, [pc, #248]	; (8008484 <UART_SetConfig+0x340>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d13e      	bne.n	800840e <UART_SetConfig+0x2ca>
 8008390:	4b40      	ldr	r3, [pc, #256]	; (8008494 <UART_SetConfig+0x350>)
 8008392:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008394:	23c0      	movs	r3, #192	; 0xc0
 8008396:	011b      	lsls	r3, r3, #4
 8008398:	4013      	ands	r3, r2
 800839a:	22c0      	movs	r2, #192	; 0xc0
 800839c:	0112      	lsls	r2, r2, #4
 800839e:	4293      	cmp	r3, r2
 80083a0:	d027      	beq.n	80083f2 <UART_SetConfig+0x2ae>
 80083a2:	22c0      	movs	r2, #192	; 0xc0
 80083a4:	0112      	lsls	r2, r2, #4
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d82a      	bhi.n	8008400 <UART_SetConfig+0x2bc>
 80083aa:	2280      	movs	r2, #128	; 0x80
 80083ac:	0112      	lsls	r2, r2, #4
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d011      	beq.n	80083d6 <UART_SetConfig+0x292>
 80083b2:	2280      	movs	r2, #128	; 0x80
 80083b4:	0112      	lsls	r2, r2, #4
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d822      	bhi.n	8008400 <UART_SetConfig+0x2bc>
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d004      	beq.n	80083c8 <UART_SetConfig+0x284>
 80083be:	2280      	movs	r2, #128	; 0x80
 80083c0:	00d2      	lsls	r2, r2, #3
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d00e      	beq.n	80083e4 <UART_SetConfig+0x2a0>
 80083c6:	e01b      	b.n	8008400 <UART_SetConfig+0x2bc>
 80083c8:	231b      	movs	r3, #27
 80083ca:	2220      	movs	r2, #32
 80083cc:	189b      	adds	r3, r3, r2
 80083ce:	19db      	adds	r3, r3, r7
 80083d0:	2200      	movs	r2, #0
 80083d2:	701a      	strb	r2, [r3, #0]
 80083d4:	e07e      	b.n	80084d4 <UART_SetConfig+0x390>
 80083d6:	231b      	movs	r3, #27
 80083d8:	2220      	movs	r2, #32
 80083da:	189b      	adds	r3, r3, r2
 80083dc:	19db      	adds	r3, r3, r7
 80083de:	2202      	movs	r2, #2
 80083e0:	701a      	strb	r2, [r3, #0]
 80083e2:	e077      	b.n	80084d4 <UART_SetConfig+0x390>
 80083e4:	231b      	movs	r3, #27
 80083e6:	2220      	movs	r2, #32
 80083e8:	189b      	adds	r3, r3, r2
 80083ea:	19db      	adds	r3, r3, r7
 80083ec:	2204      	movs	r2, #4
 80083ee:	701a      	strb	r2, [r3, #0]
 80083f0:	e070      	b.n	80084d4 <UART_SetConfig+0x390>
 80083f2:	231b      	movs	r3, #27
 80083f4:	2220      	movs	r2, #32
 80083f6:	189b      	adds	r3, r3, r2
 80083f8:	19db      	adds	r3, r3, r7
 80083fa:	2208      	movs	r2, #8
 80083fc:	701a      	strb	r2, [r3, #0]
 80083fe:	e069      	b.n	80084d4 <UART_SetConfig+0x390>
 8008400:	231b      	movs	r3, #27
 8008402:	2220      	movs	r2, #32
 8008404:	189b      	adds	r3, r3, r2
 8008406:	19db      	adds	r3, r3, r7
 8008408:	2210      	movs	r2, #16
 800840a:	701a      	strb	r2, [r3, #0]
 800840c:	e062      	b.n	80084d4 <UART_SetConfig+0x390>
 800840e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a1d      	ldr	r2, [pc, #116]	; (8008488 <UART_SetConfig+0x344>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d157      	bne.n	80084c8 <UART_SetConfig+0x384>
 8008418:	4b1e      	ldr	r3, [pc, #120]	; (8008494 <UART_SetConfig+0x350>)
 800841a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800841c:	23c0      	movs	r3, #192	; 0xc0
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	4013      	ands	r3, r2
 8008422:	22c0      	movs	r2, #192	; 0xc0
 8008424:	0092      	lsls	r2, r2, #2
 8008426:	4293      	cmp	r3, r2
 8008428:	d040      	beq.n	80084ac <UART_SetConfig+0x368>
 800842a:	22c0      	movs	r2, #192	; 0xc0
 800842c:	0092      	lsls	r2, r2, #2
 800842e:	4293      	cmp	r3, r2
 8008430:	d843      	bhi.n	80084ba <UART_SetConfig+0x376>
 8008432:	2280      	movs	r2, #128	; 0x80
 8008434:	0092      	lsls	r2, r2, #2
 8008436:	4293      	cmp	r3, r2
 8008438:	d011      	beq.n	800845e <UART_SetConfig+0x31a>
 800843a:	2280      	movs	r2, #128	; 0x80
 800843c:	0092      	lsls	r2, r2, #2
 800843e:	4293      	cmp	r3, r2
 8008440:	d83b      	bhi.n	80084ba <UART_SetConfig+0x376>
 8008442:	2b00      	cmp	r3, #0
 8008444:	d004      	beq.n	8008450 <UART_SetConfig+0x30c>
 8008446:	2280      	movs	r2, #128	; 0x80
 8008448:	0052      	lsls	r2, r2, #1
 800844a:	4293      	cmp	r3, r2
 800844c:	d00e      	beq.n	800846c <UART_SetConfig+0x328>
 800844e:	e034      	b.n	80084ba <UART_SetConfig+0x376>
 8008450:	231b      	movs	r3, #27
 8008452:	2220      	movs	r2, #32
 8008454:	189b      	adds	r3, r3, r2
 8008456:	19db      	adds	r3, r3, r7
 8008458:	2200      	movs	r2, #0
 800845a:	701a      	strb	r2, [r3, #0]
 800845c:	e03a      	b.n	80084d4 <UART_SetConfig+0x390>
 800845e:	231b      	movs	r3, #27
 8008460:	2220      	movs	r2, #32
 8008462:	189b      	adds	r3, r3, r2
 8008464:	19db      	adds	r3, r3, r7
 8008466:	2202      	movs	r2, #2
 8008468:	701a      	strb	r2, [r3, #0]
 800846a:	e033      	b.n	80084d4 <UART_SetConfig+0x390>
 800846c:	231b      	movs	r3, #27
 800846e:	2220      	movs	r2, #32
 8008470:	189b      	adds	r3, r3, r2
 8008472:	19db      	adds	r3, r3, r7
 8008474:	2204      	movs	r2, #4
 8008476:	701a      	strb	r2, [r3, #0]
 8008478:	e02c      	b.n	80084d4 <UART_SetConfig+0x390>
 800847a:	46c0      	nop			; (mov r8, r8)
 800847c:	cfff69f3 	.word	0xcfff69f3
 8008480:	ffffcfff 	.word	0xffffcfff
 8008484:	40008000 	.word	0x40008000
 8008488:	40008400 	.word	0x40008400
 800848c:	11fff4ff 	.word	0x11fff4ff
 8008490:	40013800 	.word	0x40013800
 8008494:	40021000 	.word	0x40021000
 8008498:	40004400 	.word	0x40004400
 800849c:	40004800 	.word	0x40004800
 80084a0:	40004c00 	.word	0x40004c00
 80084a4:	40005000 	.word	0x40005000
 80084a8:	40013c00 	.word	0x40013c00
 80084ac:	231b      	movs	r3, #27
 80084ae:	2220      	movs	r2, #32
 80084b0:	189b      	adds	r3, r3, r2
 80084b2:	19db      	adds	r3, r3, r7
 80084b4:	2208      	movs	r2, #8
 80084b6:	701a      	strb	r2, [r3, #0]
 80084b8:	e00c      	b.n	80084d4 <UART_SetConfig+0x390>
 80084ba:	231b      	movs	r3, #27
 80084bc:	2220      	movs	r2, #32
 80084be:	189b      	adds	r3, r3, r2
 80084c0:	19db      	adds	r3, r3, r7
 80084c2:	2210      	movs	r2, #16
 80084c4:	701a      	strb	r2, [r3, #0]
 80084c6:	e005      	b.n	80084d4 <UART_SetConfig+0x390>
 80084c8:	231b      	movs	r3, #27
 80084ca:	2220      	movs	r2, #32
 80084cc:	189b      	adds	r3, r3, r2
 80084ce:	19db      	adds	r3, r3, r7
 80084d0:	2210      	movs	r2, #16
 80084d2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80084d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4ac1      	ldr	r2, [pc, #772]	; (80087e0 <UART_SetConfig+0x69c>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d005      	beq.n	80084ea <UART_SetConfig+0x3a6>
 80084de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4ac0      	ldr	r2, [pc, #768]	; (80087e4 <UART_SetConfig+0x6a0>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d000      	beq.n	80084ea <UART_SetConfig+0x3a6>
 80084e8:	e093      	b.n	8008612 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80084ea:	231b      	movs	r3, #27
 80084ec:	2220      	movs	r2, #32
 80084ee:	189b      	adds	r3, r3, r2
 80084f0:	19db      	adds	r3, r3, r7
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	2b08      	cmp	r3, #8
 80084f6:	d015      	beq.n	8008524 <UART_SetConfig+0x3e0>
 80084f8:	dc18      	bgt.n	800852c <UART_SetConfig+0x3e8>
 80084fa:	2b04      	cmp	r3, #4
 80084fc:	d00d      	beq.n	800851a <UART_SetConfig+0x3d6>
 80084fe:	dc15      	bgt.n	800852c <UART_SetConfig+0x3e8>
 8008500:	2b00      	cmp	r3, #0
 8008502:	d002      	beq.n	800850a <UART_SetConfig+0x3c6>
 8008504:	2b02      	cmp	r3, #2
 8008506:	d005      	beq.n	8008514 <UART_SetConfig+0x3d0>
 8008508:	e010      	b.n	800852c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800850a:	f7fd f9ed 	bl	80058e8 <HAL_RCC_GetPCLK1Freq>
 800850e:	0003      	movs	r3, r0
 8008510:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008512:	e014      	b.n	800853e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008514:	4bb4      	ldr	r3, [pc, #720]	; (80087e8 <UART_SetConfig+0x6a4>)
 8008516:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008518:	e011      	b.n	800853e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800851a:	f7fd f959 	bl	80057d0 <HAL_RCC_GetSysClockFreq>
 800851e:	0003      	movs	r3, r0
 8008520:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008522:	e00c      	b.n	800853e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008524:	2380      	movs	r3, #128	; 0x80
 8008526:	021b      	lsls	r3, r3, #8
 8008528:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800852a:	e008      	b.n	800853e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800852c:	2300      	movs	r3, #0
 800852e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008530:	231a      	movs	r3, #26
 8008532:	2220      	movs	r2, #32
 8008534:	189b      	adds	r3, r3, r2
 8008536:	19db      	adds	r3, r3, r7
 8008538:	2201      	movs	r2, #1
 800853a:	701a      	strb	r2, [r3, #0]
        break;
 800853c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800853e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008540:	2b00      	cmp	r3, #0
 8008542:	d100      	bne.n	8008546 <UART_SetConfig+0x402>
 8008544:	e135      	b.n	80087b2 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008548:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800854a:	4ba8      	ldr	r3, [pc, #672]	; (80087ec <UART_SetConfig+0x6a8>)
 800854c:	0052      	lsls	r2, r2, #1
 800854e:	5ad3      	ldrh	r3, [r2, r3]
 8008550:	0019      	movs	r1, r3
 8008552:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008554:	f7f7 fdf2 	bl	800013c <__udivsi3>
 8008558:	0003      	movs	r3, r0
 800855a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800855c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800855e:	685a      	ldr	r2, [r3, #4]
 8008560:	0013      	movs	r3, r2
 8008562:	005b      	lsls	r3, r3, #1
 8008564:	189b      	adds	r3, r3, r2
 8008566:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008568:	429a      	cmp	r2, r3
 800856a:	d305      	bcc.n	8008578 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800856c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008572:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008574:	429a      	cmp	r2, r3
 8008576:	d906      	bls.n	8008586 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8008578:	231a      	movs	r3, #26
 800857a:	2220      	movs	r2, #32
 800857c:	189b      	adds	r3, r3, r2
 800857e:	19db      	adds	r3, r3, r7
 8008580:	2201      	movs	r2, #1
 8008582:	701a      	strb	r2, [r3, #0]
 8008584:	e044      	b.n	8008610 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008586:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008588:	61bb      	str	r3, [r7, #24]
 800858a:	2300      	movs	r3, #0
 800858c:	61fb      	str	r3, [r7, #28]
 800858e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008590:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008592:	4b96      	ldr	r3, [pc, #600]	; (80087ec <UART_SetConfig+0x6a8>)
 8008594:	0052      	lsls	r2, r2, #1
 8008596:	5ad3      	ldrh	r3, [r2, r3]
 8008598:	613b      	str	r3, [r7, #16]
 800859a:	2300      	movs	r3, #0
 800859c:	617b      	str	r3, [r7, #20]
 800859e:	693a      	ldr	r2, [r7, #16]
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	69b8      	ldr	r0, [r7, #24]
 80085a4:	69f9      	ldr	r1, [r7, #28]
 80085a6:	f7f7 ff7d 	bl	80004a4 <__aeabi_uldivmod>
 80085aa:	0002      	movs	r2, r0
 80085ac:	000b      	movs	r3, r1
 80085ae:	0e11      	lsrs	r1, r2, #24
 80085b0:	021d      	lsls	r5, r3, #8
 80085b2:	430d      	orrs	r5, r1
 80085b4:	0214      	lsls	r4, r2, #8
 80085b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	085b      	lsrs	r3, r3, #1
 80085bc:	60bb      	str	r3, [r7, #8]
 80085be:	2300      	movs	r3, #0
 80085c0:	60fb      	str	r3, [r7, #12]
 80085c2:	68b8      	ldr	r0, [r7, #8]
 80085c4:	68f9      	ldr	r1, [r7, #12]
 80085c6:	1900      	adds	r0, r0, r4
 80085c8:	4169      	adcs	r1, r5
 80085ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	603b      	str	r3, [r7, #0]
 80085d0:	2300      	movs	r3, #0
 80085d2:	607b      	str	r3, [r7, #4]
 80085d4:	683a      	ldr	r2, [r7, #0]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f7f7 ff64 	bl	80004a4 <__aeabi_uldivmod>
 80085dc:	0002      	movs	r2, r0
 80085de:	000b      	movs	r3, r1
 80085e0:	0013      	movs	r3, r2
 80085e2:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085e6:	23c0      	movs	r3, #192	; 0xc0
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d309      	bcc.n	8008602 <UART_SetConfig+0x4be>
 80085ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085f0:	2380      	movs	r3, #128	; 0x80
 80085f2:	035b      	lsls	r3, r3, #13
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d204      	bcs.n	8008602 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80085f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085fe:	60da      	str	r2, [r3, #12]
 8008600:	e006      	b.n	8008610 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8008602:	231a      	movs	r3, #26
 8008604:	2220      	movs	r2, #32
 8008606:	189b      	adds	r3, r3, r2
 8008608:	19db      	adds	r3, r3, r7
 800860a:	2201      	movs	r2, #1
 800860c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800860e:	e0d0      	b.n	80087b2 <UART_SetConfig+0x66e>
 8008610:	e0cf      	b.n	80087b2 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008614:	69da      	ldr	r2, [r3, #28]
 8008616:	2380      	movs	r3, #128	; 0x80
 8008618:	021b      	lsls	r3, r3, #8
 800861a:	429a      	cmp	r2, r3
 800861c:	d000      	beq.n	8008620 <UART_SetConfig+0x4dc>
 800861e:	e070      	b.n	8008702 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8008620:	231b      	movs	r3, #27
 8008622:	2220      	movs	r2, #32
 8008624:	189b      	adds	r3, r3, r2
 8008626:	19db      	adds	r3, r3, r7
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	2b08      	cmp	r3, #8
 800862c:	d015      	beq.n	800865a <UART_SetConfig+0x516>
 800862e:	dc18      	bgt.n	8008662 <UART_SetConfig+0x51e>
 8008630:	2b04      	cmp	r3, #4
 8008632:	d00d      	beq.n	8008650 <UART_SetConfig+0x50c>
 8008634:	dc15      	bgt.n	8008662 <UART_SetConfig+0x51e>
 8008636:	2b00      	cmp	r3, #0
 8008638:	d002      	beq.n	8008640 <UART_SetConfig+0x4fc>
 800863a:	2b02      	cmp	r3, #2
 800863c:	d005      	beq.n	800864a <UART_SetConfig+0x506>
 800863e:	e010      	b.n	8008662 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008640:	f7fd f952 	bl	80058e8 <HAL_RCC_GetPCLK1Freq>
 8008644:	0003      	movs	r3, r0
 8008646:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008648:	e014      	b.n	8008674 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800864a:	4b67      	ldr	r3, [pc, #412]	; (80087e8 <UART_SetConfig+0x6a4>)
 800864c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800864e:	e011      	b.n	8008674 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008650:	f7fd f8be 	bl	80057d0 <HAL_RCC_GetSysClockFreq>
 8008654:	0003      	movs	r3, r0
 8008656:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008658:	e00c      	b.n	8008674 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800865a:	2380      	movs	r3, #128	; 0x80
 800865c:	021b      	lsls	r3, r3, #8
 800865e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008660:	e008      	b.n	8008674 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8008662:	2300      	movs	r3, #0
 8008664:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008666:	231a      	movs	r3, #26
 8008668:	2220      	movs	r2, #32
 800866a:	189b      	adds	r3, r3, r2
 800866c:	19db      	adds	r3, r3, r7
 800866e:	2201      	movs	r2, #1
 8008670:	701a      	strb	r2, [r3, #0]
        break;
 8008672:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008676:	2b00      	cmp	r3, #0
 8008678:	d100      	bne.n	800867c <UART_SetConfig+0x538>
 800867a:	e09a      	b.n	80087b2 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800867c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008680:	4b5a      	ldr	r3, [pc, #360]	; (80087ec <UART_SetConfig+0x6a8>)
 8008682:	0052      	lsls	r2, r2, #1
 8008684:	5ad3      	ldrh	r3, [r2, r3]
 8008686:	0019      	movs	r1, r3
 8008688:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800868a:	f7f7 fd57 	bl	800013c <__udivsi3>
 800868e:	0003      	movs	r3, r0
 8008690:	005a      	lsls	r2, r3, #1
 8008692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	085b      	lsrs	r3, r3, #1
 8008698:	18d2      	adds	r2, r2, r3
 800869a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	0019      	movs	r1, r3
 80086a0:	0010      	movs	r0, r2
 80086a2:	f7f7 fd4b 	bl	800013c <__udivsi3>
 80086a6:	0003      	movs	r3, r0
 80086a8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ac:	2b0f      	cmp	r3, #15
 80086ae:	d921      	bls.n	80086f4 <UART_SetConfig+0x5b0>
 80086b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086b2:	2380      	movs	r3, #128	; 0x80
 80086b4:	025b      	lsls	r3, r3, #9
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d21c      	bcs.n	80086f4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80086ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086bc:	b29a      	uxth	r2, r3
 80086be:	200e      	movs	r0, #14
 80086c0:	2420      	movs	r4, #32
 80086c2:	1903      	adds	r3, r0, r4
 80086c4:	19db      	adds	r3, r3, r7
 80086c6:	210f      	movs	r1, #15
 80086c8:	438a      	bics	r2, r1
 80086ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ce:	085b      	lsrs	r3, r3, #1
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	2207      	movs	r2, #7
 80086d4:	4013      	ands	r3, r2
 80086d6:	b299      	uxth	r1, r3
 80086d8:	1903      	adds	r3, r0, r4
 80086da:	19db      	adds	r3, r3, r7
 80086dc:	1902      	adds	r2, r0, r4
 80086de:	19d2      	adds	r2, r2, r7
 80086e0:	8812      	ldrh	r2, [r2, #0]
 80086e2:	430a      	orrs	r2, r1
 80086e4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80086e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	1902      	adds	r2, r0, r4
 80086ec:	19d2      	adds	r2, r2, r7
 80086ee:	8812      	ldrh	r2, [r2, #0]
 80086f0:	60da      	str	r2, [r3, #12]
 80086f2:	e05e      	b.n	80087b2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80086f4:	231a      	movs	r3, #26
 80086f6:	2220      	movs	r2, #32
 80086f8:	189b      	adds	r3, r3, r2
 80086fa:	19db      	adds	r3, r3, r7
 80086fc:	2201      	movs	r2, #1
 80086fe:	701a      	strb	r2, [r3, #0]
 8008700:	e057      	b.n	80087b2 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008702:	231b      	movs	r3, #27
 8008704:	2220      	movs	r2, #32
 8008706:	189b      	adds	r3, r3, r2
 8008708:	19db      	adds	r3, r3, r7
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	2b08      	cmp	r3, #8
 800870e:	d015      	beq.n	800873c <UART_SetConfig+0x5f8>
 8008710:	dc18      	bgt.n	8008744 <UART_SetConfig+0x600>
 8008712:	2b04      	cmp	r3, #4
 8008714:	d00d      	beq.n	8008732 <UART_SetConfig+0x5ee>
 8008716:	dc15      	bgt.n	8008744 <UART_SetConfig+0x600>
 8008718:	2b00      	cmp	r3, #0
 800871a:	d002      	beq.n	8008722 <UART_SetConfig+0x5de>
 800871c:	2b02      	cmp	r3, #2
 800871e:	d005      	beq.n	800872c <UART_SetConfig+0x5e8>
 8008720:	e010      	b.n	8008744 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008722:	f7fd f8e1 	bl	80058e8 <HAL_RCC_GetPCLK1Freq>
 8008726:	0003      	movs	r3, r0
 8008728:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800872a:	e014      	b.n	8008756 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800872c:	4b2e      	ldr	r3, [pc, #184]	; (80087e8 <UART_SetConfig+0x6a4>)
 800872e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008730:	e011      	b.n	8008756 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008732:	f7fd f84d 	bl	80057d0 <HAL_RCC_GetSysClockFreq>
 8008736:	0003      	movs	r3, r0
 8008738:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800873a:	e00c      	b.n	8008756 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800873c:	2380      	movs	r3, #128	; 0x80
 800873e:	021b      	lsls	r3, r3, #8
 8008740:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008742:	e008      	b.n	8008756 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8008744:	2300      	movs	r3, #0
 8008746:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008748:	231a      	movs	r3, #26
 800874a:	2220      	movs	r2, #32
 800874c:	189b      	adds	r3, r3, r2
 800874e:	19db      	adds	r3, r3, r7
 8008750:	2201      	movs	r2, #1
 8008752:	701a      	strb	r2, [r3, #0]
        break;
 8008754:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008758:	2b00      	cmp	r3, #0
 800875a:	d02a      	beq.n	80087b2 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800875c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800875e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008760:	4b22      	ldr	r3, [pc, #136]	; (80087ec <UART_SetConfig+0x6a8>)
 8008762:	0052      	lsls	r2, r2, #1
 8008764:	5ad3      	ldrh	r3, [r2, r3]
 8008766:	0019      	movs	r1, r3
 8008768:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800876a:	f7f7 fce7 	bl	800013c <__udivsi3>
 800876e:	0003      	movs	r3, r0
 8008770:	001a      	movs	r2, r3
 8008772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	085b      	lsrs	r3, r3, #1
 8008778:	18d2      	adds	r2, r2, r3
 800877a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	0019      	movs	r1, r3
 8008780:	0010      	movs	r0, r2
 8008782:	f7f7 fcdb 	bl	800013c <__udivsi3>
 8008786:	0003      	movs	r3, r0
 8008788:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800878a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878c:	2b0f      	cmp	r3, #15
 800878e:	d90a      	bls.n	80087a6 <UART_SetConfig+0x662>
 8008790:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008792:	2380      	movs	r3, #128	; 0x80
 8008794:	025b      	lsls	r3, r3, #9
 8008796:	429a      	cmp	r2, r3
 8008798:	d205      	bcs.n	80087a6 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800879a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879c:	b29a      	uxth	r2, r3
 800879e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	60da      	str	r2, [r3, #12]
 80087a4:	e005      	b.n	80087b2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80087a6:	231a      	movs	r3, #26
 80087a8:	2220      	movs	r2, #32
 80087aa:	189b      	adds	r3, r3, r2
 80087ac:	19db      	adds	r3, r3, r7
 80087ae:	2201      	movs	r2, #1
 80087b0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80087b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b4:	226a      	movs	r2, #106	; 0x6a
 80087b6:	2101      	movs	r1, #1
 80087b8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80087ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087bc:	2268      	movs	r2, #104	; 0x68
 80087be:	2101      	movs	r1, #1
 80087c0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80087c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c4:	2200      	movs	r2, #0
 80087c6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80087c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ca:	2200      	movs	r2, #0
 80087cc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80087ce:	231a      	movs	r3, #26
 80087d0:	2220      	movs	r2, #32
 80087d2:	189b      	adds	r3, r3, r2
 80087d4:	19db      	adds	r3, r3, r7
 80087d6:	781b      	ldrb	r3, [r3, #0]
}
 80087d8:	0018      	movs	r0, r3
 80087da:	46bd      	mov	sp, r7
 80087dc:	b010      	add	sp, #64	; 0x40
 80087de:	bdb0      	pop	{r4, r5, r7, pc}
 80087e0:	40008000 	.word	0x40008000
 80087e4:	40008400 	.word	0x40008400
 80087e8:	00f42400 	.word	0x00f42400
 80087ec:	08015da8 	.word	0x08015da8

080087f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087fc:	2208      	movs	r2, #8
 80087fe:	4013      	ands	r3, r2
 8008800:	d00b      	beq.n	800881a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	4a4a      	ldr	r2, [pc, #296]	; (8008934 <UART_AdvFeatureConfig+0x144>)
 800880a:	4013      	ands	r3, r2
 800880c:	0019      	movs	r1, r3
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	430a      	orrs	r2, r1
 8008818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800881e:	2201      	movs	r2, #1
 8008820:	4013      	ands	r3, r2
 8008822:	d00b      	beq.n	800883c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	4a43      	ldr	r2, [pc, #268]	; (8008938 <UART_AdvFeatureConfig+0x148>)
 800882c:	4013      	ands	r3, r2
 800882e:	0019      	movs	r1, r3
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	430a      	orrs	r2, r1
 800883a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008840:	2202      	movs	r2, #2
 8008842:	4013      	ands	r3, r2
 8008844:	d00b      	beq.n	800885e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	4a3b      	ldr	r2, [pc, #236]	; (800893c <UART_AdvFeatureConfig+0x14c>)
 800884e:	4013      	ands	r3, r2
 8008850:	0019      	movs	r1, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	430a      	orrs	r2, r1
 800885c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008862:	2204      	movs	r2, #4
 8008864:	4013      	ands	r3, r2
 8008866:	d00b      	beq.n	8008880 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	4a34      	ldr	r2, [pc, #208]	; (8008940 <UART_AdvFeatureConfig+0x150>)
 8008870:	4013      	ands	r3, r2
 8008872:	0019      	movs	r1, r3
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	430a      	orrs	r2, r1
 800887e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008884:	2210      	movs	r2, #16
 8008886:	4013      	ands	r3, r2
 8008888:	d00b      	beq.n	80088a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	4a2c      	ldr	r2, [pc, #176]	; (8008944 <UART_AdvFeatureConfig+0x154>)
 8008892:	4013      	ands	r3, r2
 8008894:	0019      	movs	r1, r3
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	430a      	orrs	r2, r1
 80088a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088a6:	2220      	movs	r2, #32
 80088a8:	4013      	ands	r3, r2
 80088aa:	d00b      	beq.n	80088c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	4a25      	ldr	r2, [pc, #148]	; (8008948 <UART_AdvFeatureConfig+0x158>)
 80088b4:	4013      	ands	r3, r2
 80088b6:	0019      	movs	r1, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	430a      	orrs	r2, r1
 80088c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088c8:	2240      	movs	r2, #64	; 0x40
 80088ca:	4013      	ands	r3, r2
 80088cc:	d01d      	beq.n	800890a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	4a1d      	ldr	r2, [pc, #116]	; (800894c <UART_AdvFeatureConfig+0x15c>)
 80088d6:	4013      	ands	r3, r2
 80088d8:	0019      	movs	r1, r3
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	430a      	orrs	r2, r1
 80088e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088ea:	2380      	movs	r3, #128	; 0x80
 80088ec:	035b      	lsls	r3, r3, #13
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d10b      	bne.n	800890a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	4a15      	ldr	r2, [pc, #84]	; (8008950 <UART_AdvFeatureConfig+0x160>)
 80088fa:	4013      	ands	r3, r2
 80088fc:	0019      	movs	r1, r3
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	430a      	orrs	r2, r1
 8008908:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800890e:	2280      	movs	r2, #128	; 0x80
 8008910:	4013      	ands	r3, r2
 8008912:	d00b      	beq.n	800892c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	4a0e      	ldr	r2, [pc, #56]	; (8008954 <UART_AdvFeatureConfig+0x164>)
 800891c:	4013      	ands	r3, r2
 800891e:	0019      	movs	r1, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	430a      	orrs	r2, r1
 800892a:	605a      	str	r2, [r3, #4]
  }
}
 800892c:	46c0      	nop			; (mov r8, r8)
 800892e:	46bd      	mov	sp, r7
 8008930:	b002      	add	sp, #8
 8008932:	bd80      	pop	{r7, pc}
 8008934:	ffff7fff 	.word	0xffff7fff
 8008938:	fffdffff 	.word	0xfffdffff
 800893c:	fffeffff 	.word	0xfffeffff
 8008940:	fffbffff 	.word	0xfffbffff
 8008944:	ffffefff 	.word	0xffffefff
 8008948:	ffffdfff 	.word	0xffffdfff
 800894c:	ffefffff 	.word	0xffefffff
 8008950:	ff9fffff 	.word	0xff9fffff
 8008954:	fff7ffff 	.word	0xfff7ffff

08008958 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b092      	sub	sp, #72	; 0x48
 800895c:	af02      	add	r7, sp, #8
 800895e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2290      	movs	r2, #144	; 0x90
 8008964:	2100      	movs	r1, #0
 8008966:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008968:	f7fb fe32 	bl	80045d0 <HAL_GetTick>
 800896c:	0003      	movs	r3, r0
 800896e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	2208      	movs	r2, #8
 8008978:	4013      	ands	r3, r2
 800897a:	2b08      	cmp	r3, #8
 800897c:	d12d      	bne.n	80089da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800897e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008980:	2280      	movs	r2, #128	; 0x80
 8008982:	0391      	lsls	r1, r2, #14
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	4a47      	ldr	r2, [pc, #284]	; (8008aa4 <UART_CheckIdleState+0x14c>)
 8008988:	9200      	str	r2, [sp, #0]
 800898a:	2200      	movs	r2, #0
 800898c:	f000 f88e 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 8008990:	1e03      	subs	r3, r0, #0
 8008992:	d022      	beq.n	80089da <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008994:	f3ef 8310 	mrs	r3, PRIMASK
 8008998:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800899a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800899c:	63bb      	str	r3, [r7, #56]	; 0x38
 800899e:	2301      	movs	r3, #1
 80089a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089a4:	f383 8810 	msr	PRIMASK, r3
}
 80089a8:	46c0      	nop			; (mov r8, r8)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2180      	movs	r1, #128	; 0x80
 80089b6:	438a      	bics	r2, r1
 80089b8:	601a      	str	r2, [r3, #0]
 80089ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089c0:	f383 8810 	msr	PRIMASK, r3
}
 80089c4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2288      	movs	r2, #136	; 0x88
 80089ca:	2120      	movs	r1, #32
 80089cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2284      	movs	r2, #132	; 0x84
 80089d2:	2100      	movs	r1, #0
 80089d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089d6:	2303      	movs	r3, #3
 80089d8:	e060      	b.n	8008a9c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2204      	movs	r2, #4
 80089e2:	4013      	ands	r3, r2
 80089e4:	2b04      	cmp	r3, #4
 80089e6:	d146      	bne.n	8008a76 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089ea:	2280      	movs	r2, #128	; 0x80
 80089ec:	03d1      	lsls	r1, r2, #15
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	4a2c      	ldr	r2, [pc, #176]	; (8008aa4 <UART_CheckIdleState+0x14c>)
 80089f2:	9200      	str	r2, [sp, #0]
 80089f4:	2200      	movs	r2, #0
 80089f6:	f000 f859 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 80089fa:	1e03      	subs	r3, r0, #0
 80089fc:	d03b      	beq.n	8008a76 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089fe:	f3ef 8310 	mrs	r3, PRIMASK
 8008a02:	60fb      	str	r3, [r7, #12]
  return(result);
 8008a04:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a06:	637b      	str	r3, [r7, #52]	; 0x34
 8008a08:	2301      	movs	r3, #1
 8008a0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	f383 8810 	msr	PRIMASK, r3
}
 8008a12:	46c0      	nop			; (mov r8, r8)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	4922      	ldr	r1, [pc, #136]	; (8008aa8 <UART_CheckIdleState+0x150>)
 8008a20:	400a      	ands	r2, r1
 8008a22:	601a      	str	r2, [r3, #0]
 8008a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	f383 8810 	msr	PRIMASK, r3
}
 8008a2e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a30:	f3ef 8310 	mrs	r3, PRIMASK
 8008a34:	61bb      	str	r3, [r7, #24]
  return(result);
 8008a36:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a38:	633b      	str	r3, [r7, #48]	; 0x30
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	f383 8810 	msr	PRIMASK, r3
}
 8008a44:	46c0      	nop			; (mov r8, r8)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	689a      	ldr	r2, [r3, #8]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2101      	movs	r1, #1
 8008a52:	438a      	bics	r2, r1
 8008a54:	609a      	str	r2, [r3, #8]
 8008a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a58:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a5a:	6a3b      	ldr	r3, [r7, #32]
 8008a5c:	f383 8810 	msr	PRIMASK, r3
}
 8008a60:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	228c      	movs	r2, #140	; 0x8c
 8008a66:	2120      	movs	r1, #32
 8008a68:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2284      	movs	r2, #132	; 0x84
 8008a6e:	2100      	movs	r1, #0
 8008a70:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a72:	2303      	movs	r3, #3
 8008a74:	e012      	b.n	8008a9c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2288      	movs	r2, #136	; 0x88
 8008a7a:	2120      	movs	r1, #32
 8008a7c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	228c      	movs	r2, #140	; 0x8c
 8008a82:	2120      	movs	r1, #32
 8008a84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2284      	movs	r2, #132	; 0x84
 8008a96:	2100      	movs	r1, #0
 8008a98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	0018      	movs	r0, r3
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	b010      	add	sp, #64	; 0x40
 8008aa2:	bd80      	pop	{r7, pc}
 8008aa4:	01ffffff 	.word	0x01ffffff
 8008aa8:	fffffedf 	.word	0xfffffedf

08008aac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	603b      	str	r3, [r7, #0]
 8008ab8:	1dfb      	adds	r3, r7, #7
 8008aba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008abc:	e051      	b.n	8008b62 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008abe:	69bb      	ldr	r3, [r7, #24]
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	d04e      	beq.n	8008b62 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ac4:	f7fb fd84 	bl	80045d0 <HAL_GetTick>
 8008ac8:	0002      	movs	r2, r0
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	1ad3      	subs	r3, r2, r3
 8008ace:	69ba      	ldr	r2, [r7, #24]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d302      	bcc.n	8008ada <UART_WaitOnFlagUntilTimeout+0x2e>
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d101      	bne.n	8008ade <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008ada:	2303      	movs	r3, #3
 8008adc:	e051      	b.n	8008b82 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2204      	movs	r2, #4
 8008ae6:	4013      	ands	r3, r2
 8008ae8:	d03b      	beq.n	8008b62 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2b80      	cmp	r3, #128	; 0x80
 8008aee:	d038      	beq.n	8008b62 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	2b40      	cmp	r3, #64	; 0x40
 8008af4:	d035      	beq.n	8008b62 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	69db      	ldr	r3, [r3, #28]
 8008afc:	2208      	movs	r2, #8
 8008afe:	4013      	ands	r3, r2
 8008b00:	2b08      	cmp	r3, #8
 8008b02:	d111      	bne.n	8008b28 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	2208      	movs	r2, #8
 8008b0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	0018      	movs	r0, r3
 8008b10:	f000 f83c 	bl	8008b8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2290      	movs	r2, #144	; 0x90
 8008b18:	2108      	movs	r1, #8
 8008b1a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2284      	movs	r2, #132	; 0x84
 8008b20:	2100      	movs	r1, #0
 8008b22:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	e02c      	b.n	8008b82 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	69da      	ldr	r2, [r3, #28]
 8008b2e:	2380      	movs	r3, #128	; 0x80
 8008b30:	011b      	lsls	r3, r3, #4
 8008b32:	401a      	ands	r2, r3
 8008b34:	2380      	movs	r3, #128	; 0x80
 8008b36:	011b      	lsls	r3, r3, #4
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d112      	bne.n	8008b62 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2280      	movs	r2, #128	; 0x80
 8008b42:	0112      	lsls	r2, r2, #4
 8008b44:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	0018      	movs	r0, r3
 8008b4a:	f000 f81f 	bl	8008b8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2290      	movs	r2, #144	; 0x90
 8008b52:	2120      	movs	r1, #32
 8008b54:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2284      	movs	r2, #132	; 0x84
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	e00f      	b.n	8008b82 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	69db      	ldr	r3, [r3, #28]
 8008b68:	68ba      	ldr	r2, [r7, #8]
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	68ba      	ldr	r2, [r7, #8]
 8008b6e:	1ad3      	subs	r3, r2, r3
 8008b70:	425a      	negs	r2, r3
 8008b72:	4153      	adcs	r3, r2
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	001a      	movs	r2, r3
 8008b78:	1dfb      	adds	r3, r7, #7
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d09e      	beq.n	8008abe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b80:	2300      	movs	r3, #0
}
 8008b82:	0018      	movs	r0, r3
 8008b84:	46bd      	mov	sp, r7
 8008b86:	b004      	add	sp, #16
 8008b88:	bd80      	pop	{r7, pc}
	...

08008b8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b08e      	sub	sp, #56	; 0x38
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b94:	f3ef 8310 	mrs	r3, PRIMASK
 8008b98:	617b      	str	r3, [r7, #20]
  return(result);
 8008b9a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b9c:	637b      	str	r3, [r7, #52]	; 0x34
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ba2:	69bb      	ldr	r3, [r7, #24]
 8008ba4:	f383 8810 	msr	PRIMASK, r3
}
 8008ba8:	46c0      	nop			; (mov r8, r8)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4926      	ldr	r1, [pc, #152]	; (8008c50 <UART_EndRxTransfer+0xc4>)
 8008bb6:	400a      	ands	r2, r1
 8008bb8:	601a      	str	r2, [r3, #0]
 8008bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bbc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bbe:	69fb      	ldr	r3, [r7, #28]
 8008bc0:	f383 8810 	msr	PRIMASK, r3
}
 8008bc4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bc6:	f3ef 8310 	mrs	r3, PRIMASK
 8008bca:	623b      	str	r3, [r7, #32]
  return(result);
 8008bcc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008bce:	633b      	str	r3, [r7, #48]	; 0x30
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd6:	f383 8810 	msr	PRIMASK, r3
}
 8008bda:	46c0      	nop			; (mov r8, r8)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	689a      	ldr	r2, [r3, #8]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	491b      	ldr	r1, [pc, #108]	; (8008c54 <UART_EndRxTransfer+0xc8>)
 8008be8:	400a      	ands	r2, r1
 8008bea:	609a      	str	r2, [r3, #8]
 8008bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bf2:	f383 8810 	msr	PRIMASK, r3
}
 8008bf6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d118      	bne.n	8008c32 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c00:	f3ef 8310 	mrs	r3, PRIMASK
 8008c04:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c06:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f383 8810 	msr	PRIMASK, r3
}
 8008c14:	46c0      	nop			; (mov r8, r8)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	2110      	movs	r1, #16
 8008c22:	438a      	bics	r2, r1
 8008c24:	601a      	str	r2, [r3, #0]
 8008c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	f383 8810 	msr	PRIMASK, r3
}
 8008c30:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	228c      	movs	r2, #140	; 0x8c
 8008c36:	2120      	movs	r1, #32
 8008c38:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008c46:	46c0      	nop			; (mov r8, r8)
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	b00e      	add	sp, #56	; 0x38
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	46c0      	nop			; (mov r8, r8)
 8008c50:	fffffedf 	.word	0xfffffedf
 8008c54:	effffffe 	.word	0xeffffffe

08008c58 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b084      	sub	sp, #16
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2284      	movs	r2, #132	; 0x84
 8008c64:	5c9b      	ldrb	r3, [r3, r2]
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d101      	bne.n	8008c6e <HAL_UARTEx_DisableFifoMode+0x16>
 8008c6a:	2302      	movs	r3, #2
 8008c6c:	e027      	b.n	8008cbe <HAL_UARTEx_DisableFifoMode+0x66>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2284      	movs	r2, #132	; 0x84
 8008c72:	2101      	movs	r1, #1
 8008c74:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2288      	movs	r2, #136	; 0x88
 8008c7a:	2124      	movs	r1, #36	; 0x24
 8008c7c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2101      	movs	r1, #1
 8008c92:	438a      	bics	r2, r1
 8008c94:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	4a0b      	ldr	r2, [pc, #44]	; (8008cc8 <HAL_UARTEx_DisableFifoMode+0x70>)
 8008c9a:	4013      	ands	r3, r2
 8008c9c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2288      	movs	r2, #136	; 0x88
 8008cb0:	2120      	movs	r1, #32
 8008cb2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2284      	movs	r2, #132	; 0x84
 8008cb8:	2100      	movs	r1, #0
 8008cba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008cbc:	2300      	movs	r3, #0
}
 8008cbe:	0018      	movs	r0, r3
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	b004      	add	sp, #16
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	46c0      	nop			; (mov r8, r8)
 8008cc8:	dfffffff 	.word	0xdfffffff

08008ccc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2284      	movs	r2, #132	; 0x84
 8008cda:	5c9b      	ldrb	r3, [r3, r2]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d101      	bne.n	8008ce4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	e02e      	b.n	8008d42 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2284      	movs	r2, #132	; 0x84
 8008ce8:	2101      	movs	r1, #1
 8008cea:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2288      	movs	r2, #136	; 0x88
 8008cf0:	2124      	movs	r1, #36	; 0x24
 8008cf2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2101      	movs	r1, #1
 8008d08:	438a      	bics	r2, r1
 8008d0a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	00db      	lsls	r3, r3, #3
 8008d14:	08d9      	lsrs	r1, r3, #3
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	683a      	ldr	r2, [r7, #0]
 8008d1c:	430a      	orrs	r2, r1
 8008d1e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	0018      	movs	r0, r3
 8008d24:	f000 f854 	bl	8008dd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	68fa      	ldr	r2, [r7, #12]
 8008d2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2288      	movs	r2, #136	; 0x88
 8008d34:	2120      	movs	r1, #32
 8008d36:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2284      	movs	r2, #132	; 0x84
 8008d3c:	2100      	movs	r1, #0
 8008d3e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008d40:	2300      	movs	r3, #0
}
 8008d42:	0018      	movs	r0, r3
 8008d44:	46bd      	mov	sp, r7
 8008d46:	b004      	add	sp, #16
 8008d48:	bd80      	pop	{r7, pc}
	...

08008d4c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2284      	movs	r2, #132	; 0x84
 8008d5a:	5c9b      	ldrb	r3, [r3, r2]
 8008d5c:	2b01      	cmp	r3, #1
 8008d5e:	d101      	bne.n	8008d64 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008d60:	2302      	movs	r3, #2
 8008d62:	e02f      	b.n	8008dc4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2284      	movs	r2, #132	; 0x84
 8008d68:	2101      	movs	r1, #1
 8008d6a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2288      	movs	r2, #136	; 0x88
 8008d70:	2124      	movs	r1, #36	; 0x24
 8008d72:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	2101      	movs	r1, #1
 8008d88:	438a      	bics	r2, r1
 8008d8a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	4a0e      	ldr	r2, [pc, #56]	; (8008dcc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008d94:	4013      	ands	r3, r2
 8008d96:	0019      	movs	r1, r3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	683a      	ldr	r2, [r7, #0]
 8008d9e:	430a      	orrs	r2, r1
 8008da0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	0018      	movs	r0, r3
 8008da6:	f000 f813 	bl	8008dd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68fa      	ldr	r2, [r7, #12]
 8008db0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2288      	movs	r2, #136	; 0x88
 8008db6:	2120      	movs	r1, #32
 8008db8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2284      	movs	r2, #132	; 0x84
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	0018      	movs	r0, r3
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	b004      	add	sp, #16
 8008dca:	bd80      	pop	{r7, pc}
 8008dcc:	f1ffffff 	.word	0xf1ffffff

08008dd0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dd2:	b085      	sub	sp, #20
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d108      	bne.n	8008df2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	226a      	movs	r2, #106	; 0x6a
 8008de4:	2101      	movs	r1, #1
 8008de6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2268      	movs	r2, #104	; 0x68
 8008dec:	2101      	movs	r1, #1
 8008dee:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008df0:	e043      	b.n	8008e7a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008df2:	260f      	movs	r6, #15
 8008df4:	19bb      	adds	r3, r7, r6
 8008df6:	2208      	movs	r2, #8
 8008df8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008dfa:	200e      	movs	r0, #14
 8008dfc:	183b      	adds	r3, r7, r0
 8008dfe:	2208      	movs	r2, #8
 8008e00:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	689b      	ldr	r3, [r3, #8]
 8008e08:	0e5b      	lsrs	r3, r3, #25
 8008e0a:	b2da      	uxtb	r2, r3
 8008e0c:	240d      	movs	r4, #13
 8008e0e:	193b      	adds	r3, r7, r4
 8008e10:	2107      	movs	r1, #7
 8008e12:	400a      	ands	r2, r1
 8008e14:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	0f5b      	lsrs	r3, r3, #29
 8008e1e:	b2da      	uxtb	r2, r3
 8008e20:	250c      	movs	r5, #12
 8008e22:	197b      	adds	r3, r7, r5
 8008e24:	2107      	movs	r1, #7
 8008e26:	400a      	ands	r2, r1
 8008e28:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e2a:	183b      	adds	r3, r7, r0
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	197a      	adds	r2, r7, r5
 8008e30:	7812      	ldrb	r2, [r2, #0]
 8008e32:	4914      	ldr	r1, [pc, #80]	; (8008e84 <UARTEx_SetNbDataToProcess+0xb4>)
 8008e34:	5c8a      	ldrb	r2, [r1, r2]
 8008e36:	435a      	muls	r2, r3
 8008e38:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e3a:	197b      	adds	r3, r7, r5
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	4a12      	ldr	r2, [pc, #72]	; (8008e88 <UARTEx_SetNbDataToProcess+0xb8>)
 8008e40:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e42:	0019      	movs	r1, r3
 8008e44:	f7f7 fa04 	bl	8000250 <__divsi3>
 8008e48:	0003      	movs	r3, r0
 8008e4a:	b299      	uxth	r1, r3
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	226a      	movs	r2, #106	; 0x6a
 8008e50:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e52:	19bb      	adds	r3, r7, r6
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	193a      	adds	r2, r7, r4
 8008e58:	7812      	ldrb	r2, [r2, #0]
 8008e5a:	490a      	ldr	r1, [pc, #40]	; (8008e84 <UARTEx_SetNbDataToProcess+0xb4>)
 8008e5c:	5c8a      	ldrb	r2, [r1, r2]
 8008e5e:	435a      	muls	r2, r3
 8008e60:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e62:	193b      	adds	r3, r7, r4
 8008e64:	781b      	ldrb	r3, [r3, #0]
 8008e66:	4a08      	ldr	r2, [pc, #32]	; (8008e88 <UARTEx_SetNbDataToProcess+0xb8>)
 8008e68:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e6a:	0019      	movs	r1, r3
 8008e6c:	f7f7 f9f0 	bl	8000250 <__divsi3>
 8008e70:	0003      	movs	r3, r0
 8008e72:	b299      	uxth	r1, r3
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2268      	movs	r2, #104	; 0x68
 8008e78:	5299      	strh	r1, [r3, r2]
}
 8008e7a:	46c0      	nop			; (mov r8, r8)
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	b005      	add	sp, #20
 8008e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e82:	46c0      	nop			; (mov r8, r8)
 8008e84:	08015dc0 	.word	0x08015dc0
 8008e88:	08015dc8 	.word	0x08015dc8

08008e8c <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8008e8c:	b5b0      	push	{r4, r5, r7, lr}
 8008e8e:	b0e4      	sub	sp, #400	; 0x190
 8008e90:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008e92:	24c8      	movs	r4, #200	; 0xc8
 8008e94:	193b      	adds	r3, r7, r4
 8008e96:	0018      	movs	r0, r3
 8008e98:	23c6      	movs	r3, #198	; 0xc6
 8008e9a:	001a      	movs	r2, r3
 8008e9c:	2100      	movs	r1, #0
 8008e9e:	f004 fc1f 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 8008ea2:	4b13      	ldr	r3, [pc, #76]	; (8008ef0 <astronode_send_cfg_sr+0x64>)
 8008ea4:	25c8      	movs	r5, #200	; 0xc8
 8008ea6:	006d      	lsls	r5, r5, #1
 8008ea8:	195b      	adds	r3, r3, r5
 8008eaa:	19db      	adds	r3, r3, r7
 8008eac:	0018      	movs	r0, r3
 8008eae:	23c6      	movs	r3, #198	; 0xc6
 8008eb0:	001a      	movs	r2, r3
 8008eb2:	2100      	movs	r1, #0
 8008eb4:	f004 fc14 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8008eb8:	193b      	adds	r3, r7, r4
 8008eba:	2210      	movs	r2, #16
 8008ebc:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8008ebe:	003a      	movs	r2, r7
 8008ec0:	193b      	adds	r3, r7, r4
 8008ec2:	0011      	movs	r1, r2
 8008ec4:	0018      	movs	r0, r3
 8008ec6:	f001 fa87 	bl	800a3d8 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8008eca:	4b09      	ldr	r3, [pc, #36]	; (8008ef0 <astronode_send_cfg_sr+0x64>)
 8008ecc:	195b      	adds	r3, r3, r5
 8008ece:	19db      	adds	r3, r3, r7
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	2b90      	cmp	r3, #144	; 0x90
 8008ed4:	d104      	bne.n	8008ee0 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8008ed6:	4b07      	ldr	r3, [pc, #28]	; (8008ef4 <astronode_send_cfg_sr+0x68>)
 8008ed8:	0018      	movs	r0, r3
 8008eda:	f7fa f8ed 	bl	80030b8 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8008ede:	e003      	b.n	8008ee8 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8008ee0:	4b05      	ldr	r3, [pc, #20]	; (8008ef8 <astronode_send_cfg_sr+0x6c>)
 8008ee2:	0018      	movs	r0, r3
 8008ee4:	f7fa f8e8 	bl	80030b8 <send_debug_logs>
}
 8008ee8:	46c0      	nop			; (mov r8, r8)
 8008eea:	46bd      	mov	sp, r7
 8008eec:	b064      	add	sp, #400	; 0x190
 8008eee:	bdb0      	pop	{r4, r5, r7, pc}
 8008ef0:	fffffe70 	.word	0xfffffe70
 8008ef4:	080147e4 	.word	0x080147e4
 8008ef8:	08014818 	.word	0x08014818

08008efc <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8008efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008efe:	b0e7      	sub	sp, #412	; 0x19c
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	0005      	movs	r5, r0
 8008f04:	000c      	movs	r4, r1
 8008f06:	0010      	movs	r0, r2
 8008f08:	0019      	movs	r1, r3
 8008f0a:	4b4b      	ldr	r3, [pc, #300]	; (8009038 <astronode_send_cfg_wr+0x13c>)
 8008f0c:	26cc      	movs	r6, #204	; 0xcc
 8008f0e:	0076      	lsls	r6, r6, #1
 8008f10:	199b      	adds	r3, r3, r6
 8008f12:	19db      	adds	r3, r3, r7
 8008f14:	1c2a      	adds	r2, r5, #0
 8008f16:	701a      	strb	r2, [r3, #0]
 8008f18:	4b48      	ldr	r3, [pc, #288]	; (800903c <astronode_send_cfg_wr+0x140>)
 8008f1a:	0035      	movs	r5, r6
 8008f1c:	195b      	adds	r3, r3, r5
 8008f1e:	19db      	adds	r3, r3, r7
 8008f20:	1c22      	adds	r2, r4, #0
 8008f22:	701a      	strb	r2, [r3, #0]
 8008f24:	4b46      	ldr	r3, [pc, #280]	; (8009040 <astronode_send_cfg_wr+0x144>)
 8008f26:	002c      	movs	r4, r5
 8008f28:	191b      	adds	r3, r3, r4
 8008f2a:	19db      	adds	r3, r3, r7
 8008f2c:	1c02      	adds	r2, r0, #0
 8008f2e:	701a      	strb	r2, [r3, #0]
 8008f30:	4b44      	ldr	r3, [pc, #272]	; (8009044 <astronode_send_cfg_wr+0x148>)
 8008f32:	191b      	adds	r3, r3, r4
 8008f34:	19db      	adds	r3, r3, r7
 8008f36:	1c0a      	adds	r2, r1, #0
 8008f38:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8008f3a:	25d0      	movs	r5, #208	; 0xd0
 8008f3c:	197b      	adds	r3, r7, r5
 8008f3e:	0018      	movs	r0, r3
 8008f40:	23c6      	movs	r3, #198	; 0xc6
 8008f42:	001a      	movs	r2, r3
 8008f44:	2100      	movs	r1, #0
 8008f46:	f004 fbcb 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 8008f4a:	4b3f      	ldr	r3, [pc, #252]	; (8009048 <astronode_send_cfg_wr+0x14c>)
 8008f4c:	191b      	adds	r3, r3, r4
 8008f4e:	19db      	adds	r3, r3, r7
 8008f50:	0018      	movs	r0, r3
 8008f52:	23c6      	movs	r3, #198	; 0xc6
 8008f54:	001a      	movs	r2, r3
 8008f56:	2100      	movs	r1, #0
 8008f58:	f004 fbc2 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8008f5c:	0029      	movs	r1, r5
 8008f5e:	187b      	adds	r3, r7, r1
 8008f60:	2205      	movs	r2, #5
 8008f62:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8008f64:	4b34      	ldr	r3, [pc, #208]	; (8009038 <astronode_send_cfg_wr+0x13c>)
 8008f66:	191b      	adds	r3, r3, r4
 8008f68:	19db      	adds	r3, r3, r7
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	569a      	ldrsb	r2, [r3, r2]
 8008f6e:	4b33      	ldr	r3, [pc, #204]	; (800903c <astronode_send_cfg_wr+0x140>)
 8008f70:	191b      	adds	r3, r3, r4
 8008f72:	19db      	adds	r3, r3, r7
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	005b      	lsls	r3, r3, #1
 8008f78:	b25b      	sxtb	r3, r3
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8008f7e:	4b30      	ldr	r3, [pc, #192]	; (8009040 <astronode_send_cfg_wr+0x144>)
 8008f80:	191b      	adds	r3, r3, r4
 8008f82:	19db      	adds	r3, r3, r7
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	b25b      	sxtb	r3, r3
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8008f8e:	4b2d      	ldr	r3, [pc, #180]	; (8009044 <astronode_send_cfg_wr+0x148>)
 8008f90:	191b      	adds	r3, r3, r4
 8008f92:	19db      	adds	r3, r3, r7
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	00db      	lsls	r3, r3, #3
 8008f98:	b25b      	sxtb	r3, r3
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	b25b      	sxtb	r3, r3
 8008f9e:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8008fa0:	187b      	adds	r3, r7, r1
 8008fa2:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8008fa4:	23d4      	movs	r3, #212	; 0xd4
 8008fa6:	005b      	lsls	r3, r3, #1
 8008fa8:	2508      	movs	r5, #8
 8008faa:	195b      	adds	r3, r3, r5
 8008fac:	19db      	adds	r3, r3, r7
 8008fae:	2200      	movs	r2, #0
 8008fb0:	569a      	ldrsb	r2, [r3, r2]
 8008fb2:	23d6      	movs	r3, #214	; 0xd6
 8008fb4:	005b      	lsls	r3, r3, #1
 8008fb6:	195b      	adds	r3, r3, r5
 8008fb8:	19db      	adds	r3, r3, r7
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	005b      	lsls	r3, r3, #1
 8008fbe:	b25b      	sxtb	r3, r3
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8008fc4:	23d8      	movs	r3, #216	; 0xd8
 8008fc6:	005b      	lsls	r3, r3, #1
 8008fc8:	195b      	adds	r3, r3, r5
 8008fca:	19db      	adds	r3, r3, r7
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	b25b      	sxtb	r3, r3
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8008fd6:	23da      	movs	r3, #218	; 0xda
 8008fd8:	005b      	lsls	r3, r3, #1
 8008fda:	195b      	adds	r3, r3, r5
 8008fdc:	19db      	adds	r3, r3, r7
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	00db      	lsls	r3, r3, #3
 8008fe2:	b25b      	sxtb	r3, r3
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	b25b      	sxtb	r3, r3
 8008fe8:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8008fea:	187b      	adds	r3, r7, r1
 8008fec:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8008fee:	0008      	movs	r0, r1
 8008ff0:	187b      	adds	r3, r7, r1
 8008ff2:	22c4      	movs	r2, #196	; 0xc4
 8008ff4:	2103      	movs	r1, #3
 8008ff6:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008ff8:	002b      	movs	r3, r5
 8008ffa:	18fa      	adds	r2, r7, r3
 8008ffc:	183b      	adds	r3, r7, r0
 8008ffe:	0011      	movs	r1, r2
 8009000:	0018      	movs	r0, r3
 8009002:	f001 f9e9 	bl	800a3d8 <astronode_transport_send_receive>
 8009006:	0003      	movs	r3, r0
 8009008:	2b01      	cmp	r3, #1
 800900a:	d10f      	bne.n	800902c <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 800900c:	4b0e      	ldr	r3, [pc, #56]	; (8009048 <astronode_send_cfg_wr+0x14c>)
 800900e:	191b      	adds	r3, r3, r4
 8009010:	19db      	adds	r3, r3, r7
 8009012:	781b      	ldrb	r3, [r3, #0]
 8009014:	2b85      	cmp	r3, #133	; 0x85
 8009016:	d105      	bne.n	8009024 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8009018:	4b0c      	ldr	r3, [pc, #48]	; (800904c <astronode_send_cfg_wr+0x150>)
 800901a:	0018      	movs	r0, r3
 800901c:	f7fa f84c 	bl	80030b8 <send_debug_logs>
            return true ;
 8009020:	2301      	movs	r3, #1
 8009022:	e004      	b.n	800902e <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8009024:	4b0a      	ldr	r3, [pc, #40]	; (8009050 <astronode_send_cfg_wr+0x154>)
 8009026:	0018      	movs	r0, r3
 8009028:	f7fa f846 	bl	80030b8 <send_debug_logs>
        }
    }
    return false ;
 800902c:	2300      	movs	r3, #0
}
 800902e:	0018      	movs	r0, r3
 8009030:	46bd      	mov	sp, r7
 8009032:	b067      	add	sp, #412	; 0x19c
 8009034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009036:	46c0      	nop			; (mov r8, r8)
 8009038:	fffffe6f 	.word	0xfffffe6f
 800903c:	fffffe6e 	.word	0xfffffe6e
 8009040:	fffffe6d 	.word	0xfffffe6d
 8009044:	fffffe6c 	.word	0xfffffe6c
 8009048:	fffffe70 	.word	0xfffffe70
 800904c:	0801484c 	.word	0x0801484c
 8009050:	08014878 	.word	0x08014878

08009054 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8009054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009056:	b0ed      	sub	sp, #436	; 0x1b4
 8009058:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800905a:	21c8      	movs	r1, #200	; 0xc8
 800905c:	2318      	movs	r3, #24
 800905e:	18cb      	adds	r3, r1, r3
 8009060:	19db      	adds	r3, r3, r7
 8009062:	0018      	movs	r0, r3
 8009064:	23c6      	movs	r3, #198	; 0xc6
 8009066:	001a      	movs	r2, r3
 8009068:	2100      	movs	r1, #0
 800906a:	f004 fb39 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 800906e:	4b4a      	ldr	r3, [pc, #296]	; (8009198 <astronode_send_mgi_rr+0x144>)
 8009070:	26cc      	movs	r6, #204	; 0xcc
 8009072:	0076      	lsls	r6, r6, #1
 8009074:	199b      	adds	r3, r3, r6
 8009076:	2218      	movs	r2, #24
 8009078:	4694      	mov	ip, r2
 800907a:	44bc      	add	ip, r7
 800907c:	4463      	add	r3, ip
 800907e:	0018      	movs	r0, r3
 8009080:	23c6      	movs	r3, #198	; 0xc6
 8009082:	001a      	movs	r2, r3
 8009084:	2100      	movs	r1, #0
 8009086:	f004 fb2b 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 800908a:	21c8      	movs	r1, #200	; 0xc8
 800908c:	2318      	movs	r3, #24
 800908e:	18cb      	adds	r3, r1, r3
 8009090:	19db      	adds	r3, r3, r7
 8009092:	2219      	movs	r2, #25
 8009094:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8009096:	2318      	movs	r3, #24
 8009098:	18fa      	adds	r2, r7, r3
 800909a:	2318      	movs	r3, #24
 800909c:	18cb      	adds	r3, r1, r3
 800909e:	19db      	adds	r3, r3, r7
 80090a0:	0011      	movs	r1, r2
 80090a2:	0018      	movs	r0, r3
 80090a4:	f001 f998 	bl	800a3d8 <astronode_transport_send_receive>
 80090a8:	0003      	movs	r3, r0
 80090aa:	2b01      	cmp	r3, #1
 80090ac:	d16f      	bne.n	800918e <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 80090ae:	4b3a      	ldr	r3, [pc, #232]	; (8009198 <astronode_send_mgi_rr+0x144>)
 80090b0:	0032      	movs	r2, r6
 80090b2:	189b      	adds	r3, r3, r2
 80090b4:	2118      	movs	r1, #24
 80090b6:	468c      	mov	ip, r1
 80090b8:	44bc      	add	ip, r7
 80090ba:	4463      	add	r3, ip
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	2b99      	cmp	r3, #153	; 0x99
 80090c0:	d161      	bne.n	8009186 <astronode_send_mgi_rr+0x132>
        {
 80090c2:	466b      	mov	r3, sp
 80090c4:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 80090c6:	4b34      	ldr	r3, [pc, #208]	; (8009198 <astronode_send_mgi_rr+0x144>)
 80090c8:	189b      	adds	r3, r3, r2
 80090ca:	2218      	movs	r2, #24
 80090cc:	4694      	mov	ip, r2
 80090ce:	44bc      	add	ip, r7
 80090d0:	4463      	add	r3, ip
 80090d2:	22c4      	movs	r2, #196	; 0xc4
 80090d4:	5a9b      	ldrh	r3, [r3, r2]
 80090d6:	001a      	movs	r2, r3
 80090d8:	3a01      	subs	r2, #1
 80090da:	21ca      	movs	r1, #202	; 0xca
 80090dc:	0049      	lsls	r1, r1, #1
 80090de:	2018      	movs	r0, #24
 80090e0:	1809      	adds	r1, r1, r0
 80090e2:	19c9      	adds	r1, r1, r7
 80090e4:	600a      	str	r2, [r1, #0]
 80090e6:	001c      	movs	r4, r3
 80090e8:	2200      	movs	r2, #0
 80090ea:	0015      	movs	r5, r2
 80090ec:	0020      	movs	r0, r4
 80090ee:	0029      	movs	r1, r5
 80090f0:	0004      	movs	r4, r0
 80090f2:	0f62      	lsrs	r2, r4, #29
 80090f4:	000c      	movs	r4, r1
 80090f6:	00e4      	lsls	r4, r4, #3
 80090f8:	617c      	str	r4, [r7, #20]
 80090fa:	697c      	ldr	r4, [r7, #20]
 80090fc:	4314      	orrs	r4, r2
 80090fe:	617c      	str	r4, [r7, #20]
 8009100:	0001      	movs	r1, r0
 8009102:	00c9      	lsls	r1, r1, #3
 8009104:	6139      	str	r1, [r7, #16]
 8009106:	603b      	str	r3, [r7, #0]
 8009108:	2200      	movs	r2, #0
 800910a:	607a      	str	r2, [r7, #4]
 800910c:	6838      	ldr	r0, [r7, #0]
 800910e:	6879      	ldr	r1, [r7, #4]
 8009110:	0004      	movs	r4, r0
 8009112:	0f62      	lsrs	r2, r4, #29
 8009114:	000c      	movs	r4, r1
 8009116:	00e4      	lsls	r4, r4, #3
 8009118:	60fc      	str	r4, [r7, #12]
 800911a:	68fc      	ldr	r4, [r7, #12]
 800911c:	4314      	orrs	r4, r2
 800911e:	60fc      	str	r4, [r7, #12]
 8009120:	0001      	movs	r1, r0
 8009122:	00ca      	lsls	r2, r1, #3
 8009124:	60ba      	str	r2, [r7, #8]
 8009126:	3307      	adds	r3, #7
 8009128:	08db      	lsrs	r3, r3, #3
 800912a:	00db      	lsls	r3, r3, #3
 800912c:	4669      	mov	r1, sp
 800912e:	1acb      	subs	r3, r1, r3
 8009130:	469d      	mov	sp, r3
 8009132:	466b      	mov	r3, sp
 8009134:	3300      	adds	r3, #0
 8009136:	24c8      	movs	r4, #200	; 0xc8
 8009138:	0064      	lsls	r4, r4, #1
 800913a:	2218      	movs	r2, #24
 800913c:	18a2      	adds	r2, r4, r2
 800913e:	19d1      	adds	r1, r2, r7
 8009140:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 8009142:	4b16      	ldr	r3, [pc, #88]	; (800919c <astronode_send_mgi_rr+0x148>)
 8009144:	0018      	movs	r0, r3
 8009146:	f7f9 ffb7 	bl	80030b8 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 800914a:	4b13      	ldr	r3, [pc, #76]	; (8009198 <astronode_send_mgi_rr+0x144>)
 800914c:	22cc      	movs	r2, #204	; 0xcc
 800914e:	0052      	lsls	r2, r2, #1
 8009150:	189b      	adds	r3, r3, r2
 8009152:	2218      	movs	r2, #24
 8009154:	4694      	mov	ip, r2
 8009156:	44bc      	add	ip, r7
 8009158:	4463      	add	r3, ip
 800915a:	22c4      	movs	r2, #196	; 0xc4
 800915c:	5a9b      	ldrh	r3, [r3, r2]
 800915e:	0019      	movs	r1, r3
 8009160:	2318      	movs	r3, #24
 8009162:	18fb      	adds	r3, r7, r3
 8009164:	3301      	adds	r3, #1
 8009166:	4a0e      	ldr	r2, [pc, #56]	; (80091a0 <astronode_send_mgi_rr+0x14c>)
 8009168:	2018      	movs	r0, #24
 800916a:	1820      	adds	r0, r4, r0
 800916c:	19c0      	adds	r0, r0, r7
 800916e:	6800      	ldr	r0, [r0, #0]
 8009170:	f004 f9ec 	bl	800d54c <snprintf>
            send_debug_logs(guid);
 8009174:	2318      	movs	r3, #24
 8009176:	18e3      	adds	r3, r4, r3
 8009178:	19db      	adds	r3, r3, r7
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	0018      	movs	r0, r3
 800917e:	f7f9 ff9b 	bl	80030b8 <send_debug_logs>
 8009182:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8009184:	e003      	b.n	800918e <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8009186:	4b07      	ldr	r3, [pc, #28]	; (80091a4 <astronode_send_mgi_rr+0x150>)
 8009188:	0018      	movs	r0, r3
 800918a:	f7f9 ff95 	bl	80030b8 <send_debug_logs>
}
 800918e:	46c0      	nop			; (mov r8, r8)
 8009190:	46bd      	mov	sp, r7
 8009192:	b06d      	add	sp, #436	; 0x1b4
 8009194:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009196:	46c0      	nop			; (mov r8, r8)
 8009198:	fffffe68 	.word	0xfffffe68
 800919c:	08014904 	.word	0x08014904
 80091a0:	08014914 	.word	0x08014914
 80091a4:	08014918 	.word	0x08014918

080091a8 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 80091a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091aa:	b0ed      	sub	sp, #436	; 0x1b4
 80091ac:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80091ae:	21c8      	movs	r1, #200	; 0xc8
 80091b0:	2318      	movs	r3, #24
 80091b2:	18cb      	adds	r3, r1, r3
 80091b4:	19db      	adds	r3, r3, r7
 80091b6:	0018      	movs	r0, r3
 80091b8:	23c6      	movs	r3, #198	; 0xc6
 80091ba:	001a      	movs	r2, r3
 80091bc:	2100      	movs	r1, #0
 80091be:	f004 fa8f 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 80091c2:	4b4a      	ldr	r3, [pc, #296]	; (80092ec <astronode_send_msn_rr+0x144>)
 80091c4:	26cc      	movs	r6, #204	; 0xcc
 80091c6:	0076      	lsls	r6, r6, #1
 80091c8:	199b      	adds	r3, r3, r6
 80091ca:	2218      	movs	r2, #24
 80091cc:	4694      	mov	ip, r2
 80091ce:	44bc      	add	ip, r7
 80091d0:	4463      	add	r3, ip
 80091d2:	0018      	movs	r0, r3
 80091d4:	23c6      	movs	r3, #198	; 0xc6
 80091d6:	001a      	movs	r2, r3
 80091d8:	2100      	movs	r1, #0
 80091da:	f004 fa81 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 80091de:	21c8      	movs	r1, #200	; 0xc8
 80091e0:	2318      	movs	r3, #24
 80091e2:	18cb      	adds	r3, r1, r3
 80091e4:	19db      	adds	r3, r3, r7
 80091e6:	221a      	movs	r2, #26
 80091e8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80091ea:	2318      	movs	r3, #24
 80091ec:	18fa      	adds	r2, r7, r3
 80091ee:	2318      	movs	r3, #24
 80091f0:	18cb      	adds	r3, r1, r3
 80091f2:	19db      	adds	r3, r3, r7
 80091f4:	0011      	movs	r1, r2
 80091f6:	0018      	movs	r0, r3
 80091f8:	f001 f8ee 	bl	800a3d8 <astronode_transport_send_receive>
 80091fc:	0003      	movs	r3, r0
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d16f      	bne.n	80092e2 <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 8009202:	4b3a      	ldr	r3, [pc, #232]	; (80092ec <astronode_send_msn_rr+0x144>)
 8009204:	0032      	movs	r2, r6
 8009206:	189b      	adds	r3, r3, r2
 8009208:	2118      	movs	r1, #24
 800920a:	468c      	mov	ip, r1
 800920c:	44bc      	add	ip, r7
 800920e:	4463      	add	r3, ip
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	2b9a      	cmp	r3, #154	; 0x9a
 8009214:	d161      	bne.n	80092da <astronode_send_msn_rr+0x132>
        {
 8009216:	466b      	mov	r3, sp
 8009218:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 800921a:	4b34      	ldr	r3, [pc, #208]	; (80092ec <astronode_send_msn_rr+0x144>)
 800921c:	189b      	adds	r3, r3, r2
 800921e:	2218      	movs	r2, #24
 8009220:	4694      	mov	ip, r2
 8009222:	44bc      	add	ip, r7
 8009224:	4463      	add	r3, ip
 8009226:	22c4      	movs	r2, #196	; 0xc4
 8009228:	5a9b      	ldrh	r3, [r3, r2]
 800922a:	001a      	movs	r2, r3
 800922c:	3a01      	subs	r2, #1
 800922e:	21ca      	movs	r1, #202	; 0xca
 8009230:	0049      	lsls	r1, r1, #1
 8009232:	2018      	movs	r0, #24
 8009234:	1809      	adds	r1, r1, r0
 8009236:	19c9      	adds	r1, r1, r7
 8009238:	600a      	str	r2, [r1, #0]
 800923a:	001c      	movs	r4, r3
 800923c:	2200      	movs	r2, #0
 800923e:	0015      	movs	r5, r2
 8009240:	0020      	movs	r0, r4
 8009242:	0029      	movs	r1, r5
 8009244:	0004      	movs	r4, r0
 8009246:	0f62      	lsrs	r2, r4, #29
 8009248:	000c      	movs	r4, r1
 800924a:	00e4      	lsls	r4, r4, #3
 800924c:	617c      	str	r4, [r7, #20]
 800924e:	697c      	ldr	r4, [r7, #20]
 8009250:	4314      	orrs	r4, r2
 8009252:	617c      	str	r4, [r7, #20]
 8009254:	0001      	movs	r1, r0
 8009256:	00c9      	lsls	r1, r1, #3
 8009258:	6139      	str	r1, [r7, #16]
 800925a:	603b      	str	r3, [r7, #0]
 800925c:	2200      	movs	r2, #0
 800925e:	607a      	str	r2, [r7, #4]
 8009260:	6838      	ldr	r0, [r7, #0]
 8009262:	6879      	ldr	r1, [r7, #4]
 8009264:	0004      	movs	r4, r0
 8009266:	0f62      	lsrs	r2, r4, #29
 8009268:	000c      	movs	r4, r1
 800926a:	00e4      	lsls	r4, r4, #3
 800926c:	60fc      	str	r4, [r7, #12]
 800926e:	68fc      	ldr	r4, [r7, #12]
 8009270:	4314      	orrs	r4, r2
 8009272:	60fc      	str	r4, [r7, #12]
 8009274:	0001      	movs	r1, r0
 8009276:	00ca      	lsls	r2, r1, #3
 8009278:	60ba      	str	r2, [r7, #8]
 800927a:	3307      	adds	r3, #7
 800927c:	08db      	lsrs	r3, r3, #3
 800927e:	00db      	lsls	r3, r3, #3
 8009280:	4669      	mov	r1, sp
 8009282:	1acb      	subs	r3, r1, r3
 8009284:	469d      	mov	sp, r3
 8009286:	466b      	mov	r3, sp
 8009288:	3300      	adds	r3, #0
 800928a:	24c8      	movs	r4, #200	; 0xc8
 800928c:	0064      	lsls	r4, r4, #1
 800928e:	2218      	movs	r2, #24
 8009290:	18a2      	adds	r2, r4, r2
 8009292:	19d1      	adds	r1, r2, r7
 8009294:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8009296:	4b16      	ldr	r3, [pc, #88]	; (80092f0 <astronode_send_msn_rr+0x148>)
 8009298:	0018      	movs	r0, r3
 800929a:	f7f9 ff0d 	bl	80030b8 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 800929e:	4b13      	ldr	r3, [pc, #76]	; (80092ec <astronode_send_msn_rr+0x144>)
 80092a0:	22cc      	movs	r2, #204	; 0xcc
 80092a2:	0052      	lsls	r2, r2, #1
 80092a4:	189b      	adds	r3, r3, r2
 80092a6:	2218      	movs	r2, #24
 80092a8:	4694      	mov	ip, r2
 80092aa:	44bc      	add	ip, r7
 80092ac:	4463      	add	r3, ip
 80092ae:	22c4      	movs	r2, #196	; 0xc4
 80092b0:	5a9b      	ldrh	r3, [r3, r2]
 80092b2:	0019      	movs	r1, r3
 80092b4:	2318      	movs	r3, #24
 80092b6:	18fb      	adds	r3, r7, r3
 80092b8:	3301      	adds	r3, #1
 80092ba:	4a0e      	ldr	r2, [pc, #56]	; (80092f4 <astronode_send_msn_rr+0x14c>)
 80092bc:	2018      	movs	r0, #24
 80092be:	1820      	adds	r0, r4, r0
 80092c0:	19c0      	adds	r0, r0, r7
 80092c2:	6800      	ldr	r0, [r0, #0]
 80092c4:	f004 f942 	bl	800d54c <snprintf>
            send_debug_logs(serial_number);
 80092c8:	2318      	movs	r3, #24
 80092ca:	18e3      	adds	r3, r4, r3
 80092cc:	19db      	adds	r3, r3, r7
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	0018      	movs	r0, r3
 80092d2:	f7f9 fef1 	bl	80030b8 <send_debug_logs>
 80092d6:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 80092d8:	e003      	b.n	80092e2 <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 80092da:	4b07      	ldr	r3, [pc, #28]	; (80092f8 <astronode_send_msn_rr+0x150>)
 80092dc:	0018      	movs	r0, r3
 80092de:	f7f9 feeb 	bl	80030b8 <send_debug_logs>
}
 80092e2:	46c0      	nop			; (mov r8, r8)
 80092e4:	46bd      	mov	sp, r7
 80092e6:	b06d      	add	sp, #436	; 0x1b4
 80092e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092ea:	46c0      	nop			; (mov r8, r8)
 80092ec:	fffffe68 	.word	0xfffffe68
 80092f0:	08014934 	.word	0x08014934
 80092f4:	08014914 	.word	0x08014914
 80092f8:	08014950 	.word	0x08014950

080092fc <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 80092fc:	b5b0      	push	{r4, r5, r7, lr}
 80092fe:	b0e4      	sub	sp, #400	; 0x190
 8009300:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8009302:	24c8      	movs	r4, #200	; 0xc8
 8009304:	193b      	adds	r3, r7, r4
 8009306:	0018      	movs	r0, r3
 8009308:	23c6      	movs	r3, #198	; 0xc6
 800930a:	001a      	movs	r2, r3
 800930c:	2100      	movs	r1, #0
 800930e:	f004 f9e7 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 8009312:	4b31      	ldr	r3, [pc, #196]	; (80093d8 <astronode_send_evt_rr+0xdc>)
 8009314:	25c8      	movs	r5, #200	; 0xc8
 8009316:	006d      	lsls	r5, r5, #1
 8009318:	195b      	adds	r3, r3, r5
 800931a:	19db      	adds	r3, r3, r7
 800931c:	0018      	movs	r0, r3
 800931e:	23c6      	movs	r3, #198	; 0xc6
 8009320:	001a      	movs	r2, r3
 8009322:	2100      	movs	r1, #0
 8009324:	f004 f9dc 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8009328:	193b      	adds	r3, r7, r4
 800932a:	2265      	movs	r2, #101	; 0x65
 800932c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800932e:	003a      	movs	r2, r7
 8009330:	193b      	adds	r3, r7, r4
 8009332:	0011      	movs	r1, r2
 8009334:	0018      	movs	r0, r3
 8009336:	f001 f84f 	bl	800a3d8 <astronode_transport_send_receive>
 800933a:	0003      	movs	r3, r0
 800933c:	2b01      	cmp	r3, #1
 800933e:	d147      	bne.n	80093d0 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8009340:	4b25      	ldr	r3, [pc, #148]	; (80093d8 <astronode_send_evt_rr+0xdc>)
 8009342:	195b      	adds	r3, r3, r5
 8009344:	19db      	adds	r3, r3, r7
 8009346:	781b      	ldrb	r3, [r3, #0]
 8009348:	2be5      	cmp	r3, #229	; 0xe5
 800934a:	d141      	bne.n	80093d0 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 800934c:	4b22      	ldr	r3, [pc, #136]	; (80093d8 <astronode_send_evt_rr+0xdc>)
 800934e:	195b      	adds	r3, r3, r5
 8009350:	19db      	adds	r3, r3, r7
 8009352:	785b      	ldrb	r3, [r3, #1]
 8009354:	001a      	movs	r2, r3
 8009356:	2301      	movs	r3, #1
 8009358:	4013      	ands	r3, r2
 800935a:	d006      	beq.n	800936a <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 800935c:	4b1f      	ldr	r3, [pc, #124]	; (80093dc <astronode_send_evt_rr+0xe0>)
 800935e:	2201      	movs	r2, #1
 8009360:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8009362:	4b1f      	ldr	r3, [pc, #124]	; (80093e0 <astronode_send_evt_rr+0xe4>)
 8009364:	0018      	movs	r0, r3
 8009366:	f7f9 fea7 	bl	80030b8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 800936a:	4b1b      	ldr	r3, [pc, #108]	; (80093d8 <astronode_send_evt_rr+0xdc>)
 800936c:	22c8      	movs	r2, #200	; 0xc8
 800936e:	0052      	lsls	r2, r2, #1
 8009370:	189b      	adds	r3, r3, r2
 8009372:	19db      	adds	r3, r3, r7
 8009374:	785b      	ldrb	r3, [r3, #1]
 8009376:	001a      	movs	r2, r3
 8009378:	2302      	movs	r3, #2
 800937a:	4013      	ands	r3, r2
 800937c:	d006      	beq.n	800938c <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 800937e:	4b19      	ldr	r3, [pc, #100]	; (80093e4 <astronode_send_evt_rr+0xe8>)
 8009380:	2201      	movs	r2, #1
 8009382:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8009384:	4b18      	ldr	r3, [pc, #96]	; (80093e8 <astronode_send_evt_rr+0xec>)
 8009386:	0018      	movs	r0, r3
 8009388:	f7f9 fe96 	bl	80030b8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 800938c:	4b12      	ldr	r3, [pc, #72]	; (80093d8 <astronode_send_evt_rr+0xdc>)
 800938e:	22c8      	movs	r2, #200	; 0xc8
 8009390:	0052      	lsls	r2, r2, #1
 8009392:	189b      	adds	r3, r3, r2
 8009394:	19db      	adds	r3, r3, r7
 8009396:	785b      	ldrb	r3, [r3, #1]
 8009398:	001a      	movs	r2, r3
 800939a:	2304      	movs	r3, #4
 800939c:	4013      	ands	r3, r2
 800939e:	d006      	beq.n	80093ae <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 80093a0:	4b12      	ldr	r3, [pc, #72]	; (80093ec <astronode_send_evt_rr+0xf0>)
 80093a2:	2201      	movs	r2, #1
 80093a4:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 80093a6:	4b12      	ldr	r3, [pc, #72]	; (80093f0 <astronode_send_evt_rr+0xf4>)
 80093a8:	0018      	movs	r0, r3
 80093aa:	f7f9 fe85 	bl	80030b8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 80093ae:	4b0a      	ldr	r3, [pc, #40]	; (80093d8 <astronode_send_evt_rr+0xdc>)
 80093b0:	22c8      	movs	r2, #200	; 0xc8
 80093b2:	0052      	lsls	r2, r2, #1
 80093b4:	189b      	adds	r3, r3, r2
 80093b6:	19db      	adds	r3, r3, r7
 80093b8:	785b      	ldrb	r3, [r3, #1]
 80093ba:	001a      	movs	r2, r3
 80093bc:	2308      	movs	r3, #8
 80093be:	4013      	ands	r3, r2
 80093c0:	d006      	beq.n	80093d0 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 80093c2:	4b0c      	ldr	r3, [pc, #48]	; (80093f4 <astronode_send_evt_rr+0xf8>)
 80093c4:	2201      	movs	r2, #1
 80093c6:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 80093c8:	4b0b      	ldr	r3, [pc, #44]	; (80093f8 <astronode_send_evt_rr+0xfc>)
 80093ca:	0018      	movs	r0, r3
 80093cc:	f7f9 fe74 	bl	80030b8 <send_debug_logs>
            }

        }
    }
}
 80093d0:	46c0      	nop			; (mov r8, r8)
 80093d2:	46bd      	mov	sp, r7
 80093d4:	b064      	add	sp, #400	; 0x190
 80093d6:	bdb0      	pop	{r4, r5, r7, pc}
 80093d8:	fffffe70 	.word	0xfffffe70
 80093dc:	20000b28 	.word	0x20000b28
 80093e0:	080149f8 	.word	0x080149f8
 80093e4:	20000b29 	.word	0x20000b29
 80093e8:	08014a1c 	.word	0x08014a1c
 80093ec:	20000b2a 	.word	0x20000b2a
 80093f0:	08014a34 	.word	0x08014a34
 80093f4:	20000b2b 	.word	0x20000b2b
 80093f8:	08014a48 	.word	0x08014a48

080093fc <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 80093fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093fe:	b0e7      	sub	sp, #412	; 0x19c
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8009406:	24d0      	movs	r4, #208	; 0xd0
 8009408:	193b      	adds	r3, r7, r4
 800940a:	0018      	movs	r0, r3
 800940c:	23c6      	movs	r3, #198	; 0xc6
 800940e:	001a      	movs	r2, r3
 8009410:	2100      	movs	r1, #0
 8009412:	f004 f965 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 8009416:	4b56      	ldr	r3, [pc, #344]	; (8009570 <astronode_send_geo_wr+0x174>)
 8009418:	26cc      	movs	r6, #204	; 0xcc
 800941a:	0076      	lsls	r6, r6, #1
 800941c:	199b      	adds	r3, r3, r6
 800941e:	19db      	adds	r3, r3, r7
 8009420:	0018      	movs	r0, r3
 8009422:	23c6      	movs	r3, #198	; 0xc6
 8009424:	001a      	movs	r2, r3
 8009426:	2100      	movs	r1, #0
 8009428:	f004 f95a 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 800942c:	193b      	adds	r3, r7, r4
 800942e:	2235      	movs	r2, #53	; 0x35
 8009430:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 8009432:	193b      	adds	r3, r7, r4
 8009434:	22c4      	movs	r2, #196	; 0xc4
 8009436:	5a9b      	ldrh	r3, [r3, r2]
 8009438:	1c5a      	adds	r2, r3, #1
 800943a:	b290      	uxth	r0, r2
 800943c:	193a      	adds	r2, r7, r4
 800943e:	21c4      	movs	r1, #196	; 0xc4
 8009440:	5250      	strh	r0, [r2, r1]
 8009442:	0019      	movs	r1, r3
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	b2da      	uxtb	r2, r3
 8009448:	193b      	adds	r3, r7, r4
 800944a:	185b      	adds	r3, r3, r1
 800944c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	1218      	asrs	r0, r3, #8
 8009452:	0025      	movs	r5, r4
 8009454:	197b      	adds	r3, r7, r5
 8009456:	22c4      	movs	r2, #196	; 0xc4
 8009458:	5a9b      	ldrh	r3, [r3, r2]
 800945a:	1c5a      	adds	r2, r3, #1
 800945c:	b294      	uxth	r4, r2
 800945e:	197a      	adds	r2, r7, r5
 8009460:	21c4      	movs	r1, #196	; 0xc4
 8009462:	5254      	strh	r4, [r2, r1]
 8009464:	0019      	movs	r1, r3
 8009466:	b2c2      	uxtb	r2, r0
 8009468:	002c      	movs	r4, r5
 800946a:	193b      	adds	r3, r7, r4
 800946c:	185b      	adds	r3, r3, r1
 800946e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	1418      	asrs	r0, r3, #16
 8009474:	0025      	movs	r5, r4
 8009476:	197b      	adds	r3, r7, r5
 8009478:	22c4      	movs	r2, #196	; 0xc4
 800947a:	5a9b      	ldrh	r3, [r3, r2]
 800947c:	1c5a      	adds	r2, r3, #1
 800947e:	b294      	uxth	r4, r2
 8009480:	197a      	adds	r2, r7, r5
 8009482:	21c4      	movs	r1, #196	; 0xc4
 8009484:	5254      	strh	r4, [r2, r1]
 8009486:	0019      	movs	r1, r3
 8009488:	b2c2      	uxtb	r2, r0
 800948a:	002c      	movs	r4, r5
 800948c:	193b      	adds	r3, r7, r4
 800948e:	185b      	adds	r3, r3, r1
 8009490:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	1618      	asrs	r0, r3, #24
 8009496:	0025      	movs	r5, r4
 8009498:	197b      	adds	r3, r7, r5
 800949a:	22c4      	movs	r2, #196	; 0xc4
 800949c:	5a9b      	ldrh	r3, [r3, r2]
 800949e:	1c5a      	adds	r2, r3, #1
 80094a0:	b294      	uxth	r4, r2
 80094a2:	197a      	adds	r2, r7, r5
 80094a4:	21c4      	movs	r1, #196	; 0xc4
 80094a6:	5254      	strh	r4, [r2, r1]
 80094a8:	0019      	movs	r1, r3
 80094aa:	b2c2      	uxtb	r2, r0
 80094ac:	002c      	movs	r4, r5
 80094ae:	193b      	adds	r3, r7, r4
 80094b0:	185b      	adds	r3, r3, r1
 80094b2:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 80094b4:	193b      	adds	r3, r7, r4
 80094b6:	22c4      	movs	r2, #196	; 0xc4
 80094b8:	5a9b      	ldrh	r3, [r3, r2]
 80094ba:	1c5a      	adds	r2, r3, #1
 80094bc:	b290      	uxth	r0, r2
 80094be:	193a      	adds	r2, r7, r4
 80094c0:	21c4      	movs	r1, #196	; 0xc4
 80094c2:	5250      	strh	r0, [r2, r1]
 80094c4:	0019      	movs	r1, r3
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	b2da      	uxtb	r2, r3
 80094ca:	193b      	adds	r3, r7, r4
 80094cc:	185b      	adds	r3, r3, r1
 80094ce:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	1218      	asrs	r0, r3, #8
 80094d4:	0025      	movs	r5, r4
 80094d6:	197b      	adds	r3, r7, r5
 80094d8:	22c4      	movs	r2, #196	; 0xc4
 80094da:	5a9b      	ldrh	r3, [r3, r2]
 80094dc:	1c5a      	adds	r2, r3, #1
 80094de:	b294      	uxth	r4, r2
 80094e0:	197a      	adds	r2, r7, r5
 80094e2:	21c4      	movs	r1, #196	; 0xc4
 80094e4:	5254      	strh	r4, [r2, r1]
 80094e6:	0019      	movs	r1, r3
 80094e8:	b2c2      	uxtb	r2, r0
 80094ea:	002c      	movs	r4, r5
 80094ec:	193b      	adds	r3, r7, r4
 80094ee:	185b      	adds	r3, r3, r1
 80094f0:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	1418      	asrs	r0, r3, #16
 80094f6:	0025      	movs	r5, r4
 80094f8:	197b      	adds	r3, r7, r5
 80094fa:	22c4      	movs	r2, #196	; 0xc4
 80094fc:	5a9b      	ldrh	r3, [r3, r2]
 80094fe:	1c5a      	adds	r2, r3, #1
 8009500:	b294      	uxth	r4, r2
 8009502:	197a      	adds	r2, r7, r5
 8009504:	21c4      	movs	r1, #196	; 0xc4
 8009506:	5254      	strh	r4, [r2, r1]
 8009508:	0019      	movs	r1, r3
 800950a:	b2c2      	uxtb	r2, r0
 800950c:	002c      	movs	r4, r5
 800950e:	193b      	adds	r3, r7, r4
 8009510:	185b      	adds	r3, r3, r1
 8009512:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	1618      	asrs	r0, r3, #24
 8009518:	0025      	movs	r5, r4
 800951a:	197b      	adds	r3, r7, r5
 800951c:	22c4      	movs	r2, #196	; 0xc4
 800951e:	5a9b      	ldrh	r3, [r3, r2]
 8009520:	1c5a      	adds	r2, r3, #1
 8009522:	b294      	uxth	r4, r2
 8009524:	197a      	adds	r2, r7, r5
 8009526:	21c4      	movs	r1, #196	; 0xc4
 8009528:	5254      	strh	r4, [r2, r1]
 800952a:	0019      	movs	r1, r3
 800952c:	b2c2      	uxtb	r2, r0
 800952e:	0028      	movs	r0, r5
 8009530:	183b      	adds	r3, r7, r0
 8009532:	185b      	adds	r3, r3, r1
 8009534:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8009536:	2308      	movs	r3, #8
 8009538:	18fa      	adds	r2, r7, r3
 800953a:	183b      	adds	r3, r7, r0
 800953c:	0011      	movs	r1, r2
 800953e:	0018      	movs	r0, r3
 8009540:	f000 ff4a 	bl	800a3d8 <astronode_transport_send_receive>
 8009544:	0003      	movs	r3, r0
 8009546:	2b01      	cmp	r3, #1
 8009548:	d10e      	bne.n	8009568 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 800954a:	4b09      	ldr	r3, [pc, #36]	; (8009570 <astronode_send_geo_wr+0x174>)
 800954c:	199b      	adds	r3, r3, r6
 800954e:	19db      	adds	r3, r3, r7
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	2bb5      	cmp	r3, #181	; 0xb5
 8009554:	d104      	bne.n	8009560 <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 8009556:	4b07      	ldr	r3, [pc, #28]	; (8009574 <astronode_send_geo_wr+0x178>)
 8009558:	0018      	movs	r0, r3
 800955a:	f7f9 fdad 	bl	80030b8 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 800955e:	e003      	b.n	8009568 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 8009560:	4b05      	ldr	r3, [pc, #20]	; (8009578 <astronode_send_geo_wr+0x17c>)
 8009562:	0018      	movs	r0, r3
 8009564:	f7f9 fda8 	bl	80030b8 <send_debug_logs>
}
 8009568:	46c0      	nop			; (mov r8, r8)
 800956a:	46bd      	mov	sp, r7
 800956c:	b067      	add	sp, #412	; 0x19c
 800956e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009570:	fffffe70 	.word	0xfffffe70
 8009574:	08014a5c 	.word	0x08014a5c
 8009578:	08014a88 	.word	0x08014a88

0800957c <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , const char *p_payload , uint16_t payload_length )
{
 800957c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800957e:	b0fd      	sub	sp, #500	; 0x1f4
 8009580:	af02      	add	r7, sp, #8
 8009582:	6039      	str	r1, [r7, #0]
 8009584:	0011      	movs	r1, r2
 8009586:	4b4c      	ldr	r3, [pc, #304]	; (80096b8 <astronode_send_pld_er+0x13c>)
 8009588:	26f4      	movs	r6, #244	; 0xf4
 800958a:	0076      	lsls	r6, r6, #1
 800958c:	199b      	adds	r3, r3, r6
 800958e:	19db      	adds	r3, r3, r7
 8009590:	1c02      	adds	r2, r0, #0
 8009592:	801a      	strh	r2, [r3, #0]
 8009594:	4b49      	ldr	r3, [pc, #292]	; (80096bc <astronode_send_pld_er+0x140>)
 8009596:	199b      	adds	r3, r3, r6
 8009598:	19db      	adds	r3, r3, r7
 800959a:	1c0a      	adds	r2, r1, #0
 800959c:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 800959e:	2490      	movs	r4, #144	; 0x90
 80095a0:	0064      	lsls	r4, r4, #1
 80095a2:	193b      	adds	r3, r7, r4
 80095a4:	0018      	movs	r0, r3
 80095a6:	23c6      	movs	r3, #198	; 0xc6
 80095a8:	001a      	movs	r2, r3
 80095aa:	2100      	movs	r1, #0
 80095ac:	f004 f898 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 80095b0:	4b43      	ldr	r3, [pc, #268]	; (80096c0 <astronode_send_pld_er+0x144>)
 80095b2:	199b      	adds	r3, r3, r6
 80095b4:	19db      	adds	r3, r3, r7
 80095b6:	0018      	movs	r0, r3
 80095b8:	23c6      	movs	r3, #198	; 0xc6
 80095ba:	001a      	movs	r2, r3
 80095bc:	2100      	movs	r1, #0
 80095be:	f004 f88f 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 80095c2:	193b      	adds	r3, r7, r4
 80095c4:	2225      	movs	r2, #37	; 0x25
 80095c6:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 80095c8:	193b      	adds	r3, r7, r4
 80095ca:	22c4      	movs	r2, #196	; 0xc4
 80095cc:	5a9b      	ldrh	r3, [r3, r2]
 80095ce:	1c5a      	adds	r2, r3, #1
 80095d0:	b290      	uxth	r0, r2
 80095d2:	193a      	adds	r2, r7, r4
 80095d4:	21c4      	movs	r1, #196	; 0xc4
 80095d6:	5250      	strh	r0, [r2, r1]
 80095d8:	0019      	movs	r1, r3
 80095da:	4b37      	ldr	r3, [pc, #220]	; (80096b8 <astronode_send_pld_er+0x13c>)
 80095dc:	199b      	adds	r3, r3, r6
 80095de:	19db      	adds	r3, r3, r7
 80095e0:	881b      	ldrh	r3, [r3, #0]
 80095e2:	b2da      	uxtb	r2, r3
 80095e4:	193b      	adds	r3, r7, r4
 80095e6:	185b      	adds	r3, r3, r1
 80095e8:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 80095ea:	4b33      	ldr	r3, [pc, #204]	; (80096b8 <astronode_send_pld_er+0x13c>)
 80095ec:	199b      	adds	r3, r3, r6
 80095ee:	19db      	adds	r3, r3, r7
 80095f0:	881b      	ldrh	r3, [r3, #0]
 80095f2:	0a1b      	lsrs	r3, r3, #8
 80095f4:	b298      	uxth	r0, r3
 80095f6:	0025      	movs	r5, r4
 80095f8:	197b      	adds	r3, r7, r5
 80095fa:	22c4      	movs	r2, #196	; 0xc4
 80095fc:	5a9b      	ldrh	r3, [r3, r2]
 80095fe:	1c5a      	adds	r2, r3, #1
 8009600:	b294      	uxth	r4, r2
 8009602:	197a      	adds	r2, r7, r5
 8009604:	21c4      	movs	r1, #196	; 0xc4
 8009606:	5254      	strh	r4, [r2, r1]
 8009608:	0019      	movs	r1, r3
 800960a:	b2c2      	uxtb	r2, r0
 800960c:	002c      	movs	r4, r5
 800960e:	193b      	adds	r3, r7, r4
 8009610:	185b      	adds	r3, r3, r1
 8009612:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8009614:	193b      	adds	r3, r7, r4
 8009616:	22c4      	movs	r2, #196	; 0xc4
 8009618:	5a9b      	ldrh	r3, [r3, r2]
 800961a:	001a      	movs	r2, r3
 800961c:	193b      	adds	r3, r7, r4
 800961e:	189b      	adds	r3, r3, r2
 8009620:	1c58      	adds	r0, r3, #1
 8009622:	4b26      	ldr	r3, [pc, #152]	; (80096bc <astronode_send_pld_er+0x140>)
 8009624:	199b      	adds	r3, r3, r6
 8009626:	19db      	adds	r3, r3, r7
 8009628:	881a      	ldrh	r2, [r3, #0]
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	0019      	movs	r1, r3
 800962e:	f004 f984 	bl	800d93a <memcpy>
    request.payload_len = 2 + payload_length;
 8009632:	4b22      	ldr	r3, [pc, #136]	; (80096bc <astronode_send_pld_er+0x140>)
 8009634:	199b      	adds	r3, r3, r6
 8009636:	19db      	adds	r3, r3, r7
 8009638:	881b      	ldrh	r3, [r3, #0]
 800963a:	3302      	adds	r3, #2
 800963c:	b299      	uxth	r1, r3
 800963e:	193b      	adds	r3, r7, r4
 8009640:	22c4      	movs	r2, #196	; 0xc4
 8009642:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8009644:	2358      	movs	r3, #88	; 0x58
 8009646:	18fa      	adds	r2, r7, r3
 8009648:	193b      	adds	r3, r7, r4
 800964a:	0011      	movs	r1, r2
 800964c:	0018      	movs	r0, r3
 800964e:	f000 fec3 	bl	800a3d8 <astronode_transport_send_receive>
 8009652:	0003      	movs	r3, r0
 8009654:	2b01      	cmp	r3, #1
 8009656:	d12a      	bne.n	80096ae <astronode_send_pld_er+0x132>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 8009658:	4b19      	ldr	r3, [pc, #100]	; (80096c0 <astronode_send_pld_er+0x144>)
 800965a:	199b      	adds	r3, r3, r6
 800965c:	19db      	adds	r3, r3, r7
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	2ba5      	cmp	r3, #165	; 0xa5
 8009662:	d114      	bne.n	800968e <astronode_send_pld_er+0x112>
        {
        	sprintf ( s , "%s,%d,payload_id:%d queued." , __FILE__ , __LINE__ , payload_id ) ;
 8009664:	4b14      	ldr	r3, [pc, #80]	; (80096b8 <astronode_send_pld_er+0x13c>)
 8009666:	199b      	adds	r3, r3, r6
 8009668:	19db      	adds	r3, r3, r7
 800966a:	881b      	ldrh	r3, [r3, #0]
 800966c:	22ea      	movs	r2, #234	; 0xea
 800966e:	32ff      	adds	r2, #255	; 0xff
 8009670:	0014      	movs	r4, r2
 8009672:	4a14      	ldr	r2, [pc, #80]	; (80096c4 <astronode_send_pld_er+0x148>)
 8009674:	4914      	ldr	r1, [pc, #80]	; (80096c8 <astronode_send_pld_er+0x14c>)
 8009676:	2508      	movs	r5, #8
 8009678:	1978      	adds	r0, r7, r5
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	0023      	movs	r3, r4
 800967e:	f003 ff99 	bl	800d5b4 <sprintf>
            send_debug_logs ( s ) ;
 8009682:	197b      	adds	r3, r7, r5
 8009684:	0018      	movs	r0, r3
 8009686:	f7f9 fd17 	bl	80030b8 <send_debug_logs>
            return true ;
 800968a:	2301      	movs	r3, #1
 800968c:	e010      	b.n	80096b0 <astronode_send_pld_er+0x134>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 800968e:	4b0a      	ldr	r3, [pc, #40]	; (80096b8 <astronode_send_pld_er+0x13c>)
 8009690:	22f4      	movs	r2, #244	; 0xf4
 8009692:	0052      	lsls	r2, r2, #1
 8009694:	189b      	adds	r3, r3, r2
 8009696:	19db      	adds	r3, r3, r7
 8009698:	881a      	ldrh	r2, [r3, #0]
 800969a:	490c      	ldr	r1, [pc, #48]	; (80096cc <astronode_send_pld_er+0x150>)
 800969c:	2408      	movs	r4, #8
 800969e:	193b      	adds	r3, r7, r4
 80096a0:	0018      	movs	r0, r3
 80096a2:	f003 ff87 	bl	800d5b4 <sprintf>
            send_debug_logs ( s ) ;
 80096a6:	193b      	adds	r3, r7, r4
 80096a8:	0018      	movs	r0, r3
 80096aa:	f7f9 fd05 	bl	80030b8 <send_debug_logs>
        }
    }
    return false ;
 80096ae:	2300      	movs	r3, #0
}
 80096b0:	0018      	movs	r0, r3
 80096b2:	46bd      	mov	sp, r7
 80096b4:	b07b      	add	sp, #492	; 0x1ec
 80096b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096b8:	fffffe1e 	.word	0xfffffe1e
 80096bc:	fffffe1c 	.word	0xfffffe1c
 80096c0:	fffffe70 	.word	0xfffffe70
 80096c4:	08014b00 	.word	0x08014b00
 80096c8:	08014b2c 	.word	0x08014b2c
 80096cc:	08014b48 	.word	0x08014b48

080096d0 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 80096d0:	b5b0      	push	{r4, r5, r7, lr}
 80096d2:	b0e4      	sub	sp, #400	; 0x190
 80096d4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80096d6:	24c8      	movs	r4, #200	; 0xc8
 80096d8:	193b      	adds	r3, r7, r4
 80096da:	0018      	movs	r0, r3
 80096dc:	23c6      	movs	r3, #198	; 0xc6
 80096de:	001a      	movs	r2, r3
 80096e0:	2100      	movs	r1, #0
 80096e2:	f003 fffd 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 80096e6:	4b15      	ldr	r3, [pc, #84]	; (800973c <astronode_send_pld_fr+0x6c>)
 80096e8:	25c8      	movs	r5, #200	; 0xc8
 80096ea:	006d      	lsls	r5, r5, #1
 80096ec:	195b      	adds	r3, r3, r5
 80096ee:	19db      	adds	r3, r3, r7
 80096f0:	0018      	movs	r0, r3
 80096f2:	23c6      	movs	r3, #198	; 0xc6
 80096f4:	001a      	movs	r2, r3
 80096f6:	2100      	movs	r1, #0
 80096f8:	f003 fff2 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 80096fc:	193b      	adds	r3, r7, r4
 80096fe:	2227      	movs	r2, #39	; 0x27
 8009700:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8009702:	003a      	movs	r2, r7
 8009704:	193b      	adds	r3, r7, r4
 8009706:	0011      	movs	r1, r2
 8009708:	0018      	movs	r0, r3
 800970a:	f000 fe65 	bl	800a3d8 <astronode_transport_send_receive>
 800970e:	0003      	movs	r3, r0
 8009710:	2b01      	cmp	r3, #1
 8009712:	d10e      	bne.n	8009732 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8009714:	4b09      	ldr	r3, [pc, #36]	; (800973c <astronode_send_pld_fr+0x6c>)
 8009716:	195b      	adds	r3, r3, r5
 8009718:	19db      	adds	r3, r3, r7
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	2ba7      	cmp	r3, #167	; 0xa7
 800971e:	d104      	bne.n	800972a <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8009720:	4b07      	ldr	r3, [pc, #28]	; (8009740 <astronode_send_pld_fr+0x70>)
 8009722:	0018      	movs	r0, r3
 8009724:	f7f9 fcc8 	bl	80030b8 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8009728:	e003      	b.n	8009732 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 800972a:	4b06      	ldr	r3, [pc, #24]	; (8009744 <astronode_send_pld_fr+0x74>)
 800972c:	0018      	movs	r0, r3
 800972e:	f7f9 fcc3 	bl	80030b8 <send_debug_logs>
}
 8009732:	46c0      	nop			; (mov r8, r8)
 8009734:	46bd      	mov	sp, r7
 8009736:	b064      	add	sp, #400	; 0x190
 8009738:	bdb0      	pop	{r4, r5, r7, pc}
 800973a:	46c0      	nop			; (mov r8, r8)
 800973c:	fffffe70 	.word	0xfffffe70
 8009740:	08014b78 	.word	0x08014b78
 8009744:	08014bb0 	.word	0x08014bb0

08009748 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8009748:	b5b0      	push	{r4, r5, r7, lr}
 800974a:	b0e4      	sub	sp, #400	; 0x190
 800974c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800974e:	24c8      	movs	r4, #200	; 0xc8
 8009750:	193b      	adds	r3, r7, r4
 8009752:	0018      	movs	r0, r3
 8009754:	23c6      	movs	r3, #198	; 0xc6
 8009756:	001a      	movs	r2, r3
 8009758:	2100      	movs	r1, #0
 800975a:	f003 ffc1 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 800975e:	4b16      	ldr	r3, [pc, #88]	; (80097b8 <astronode_send_res_cr+0x70>)
 8009760:	25c8      	movs	r5, #200	; 0xc8
 8009762:	006d      	lsls	r5, r5, #1
 8009764:	195b      	adds	r3, r3, r5
 8009766:	19db      	adds	r3, r3, r7
 8009768:	0018      	movs	r0, r3
 800976a:	23c6      	movs	r3, #198	; 0xc6
 800976c:	001a      	movs	r2, r3
 800976e:	2100      	movs	r1, #0
 8009770:	f003 ffb6 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8009774:	193b      	adds	r3, r7, r4
 8009776:	2255      	movs	r2, #85	; 0x55
 8009778:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800977a:	003a      	movs	r2, r7
 800977c:	193b      	adds	r3, r7, r4
 800977e:	0011      	movs	r1, r2
 8009780:	0018      	movs	r0, r3
 8009782:	f000 fe29 	bl	800a3d8 <astronode_transport_send_receive>
 8009786:	0003      	movs	r3, r0
 8009788:	2b01      	cmp	r3, #1
 800978a:	d111      	bne.n	80097b0 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 800978c:	4b0a      	ldr	r3, [pc, #40]	; (80097b8 <astronode_send_res_cr+0x70>)
 800978e:	195b      	adds	r3, r3, r5
 8009790:	19db      	adds	r3, r3, r7
 8009792:	781b      	ldrb	r3, [r3, #0]
 8009794:	2bd5      	cmp	r3, #213	; 0xd5
 8009796:	d107      	bne.n	80097a8 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8009798:	4b08      	ldr	r3, [pc, #32]	; (80097bc <astronode_send_res_cr+0x74>)
 800979a:	2200      	movs	r2, #0
 800979c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 800979e:	4b08      	ldr	r3, [pc, #32]	; (80097c0 <astronode_send_res_cr+0x78>)
 80097a0:	0018      	movs	r0, r3
 80097a2:	f7f9 fc89 	bl	80030b8 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 80097a6:	e003      	b.n	80097b0 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 80097a8:	4b06      	ldr	r3, [pc, #24]	; (80097c4 <astronode_send_res_cr+0x7c>)
 80097aa:	0018      	movs	r0, r3
 80097ac:	f7f9 fc84 	bl	80030b8 <send_debug_logs>
}
 80097b0:	46c0      	nop			; (mov r8, r8)
 80097b2:	46bd      	mov	sp, r7
 80097b4:	b064      	add	sp, #400	; 0x190
 80097b6:	bdb0      	pop	{r4, r5, r7, pc}
 80097b8:	fffffe70 	.word	0xfffffe70
 80097bc:	20000b29 	.word	0x20000b29
 80097c0:	08014bec 	.word	0x08014bec
 80097c4:	08014c20 	.word	0x08014c20

080097c8 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 80097c8:	b5b0      	push	{r4, r5, r7, lr}
 80097ca:	b0fa      	sub	sp, #488	; 0x1e8
 80097cc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 80097ce:	258e      	movs	r5, #142	; 0x8e
 80097d0:	006d      	lsls	r5, r5, #1
 80097d2:	197b      	adds	r3, r7, r5
 80097d4:	0018      	movs	r0, r3
 80097d6:	23c6      	movs	r3, #198	; 0xc6
 80097d8:	001a      	movs	r2, r3
 80097da:	2100      	movs	r1, #0
 80097dc:	f003 ff80 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0} ;
 80097e0:	4b28      	ldr	r3, [pc, #160]	; (8009884 <astronode_send_rtc_rr+0xbc>)
 80097e2:	24f4      	movs	r4, #244	; 0xf4
 80097e4:	0064      	lsls	r4, r4, #1
 80097e6:	191b      	adds	r3, r3, r4
 80097e8:	19db      	adds	r3, r3, r7
 80097ea:	0018      	movs	r0, r3
 80097ec:	23c6      	movs	r3, #198	; 0xc6
 80097ee:	001a      	movs	r2, r3
 80097f0:	2100      	movs	r1, #0
 80097f2:	f003 ff75 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 80097f6:	197b      	adds	r3, r7, r5
 80097f8:	2217      	movs	r2, #23
 80097fa:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 80097fc:	2354      	movs	r3, #84	; 0x54
 80097fe:	18fa      	adds	r2, r7, r3
 8009800:	197b      	adds	r3, r7, r5
 8009802:	0011      	movs	r1, r2
 8009804:	0018      	movs	r0, r3
 8009806:	f000 fde7 	bl	800a3d8 <astronode_transport_send_receive>
 800980a:	0003      	movs	r3, r0
 800980c:	2b01      	cmp	r3, #1
 800980e:	d133      	bne.n	8009878 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8009810:	4b1c      	ldr	r3, [pc, #112]	; (8009884 <astronode_send_rtc_rr+0xbc>)
 8009812:	0021      	movs	r1, r4
 8009814:	185b      	adds	r3, r3, r1
 8009816:	19db      	adds	r3, r3, r7
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	2b97      	cmp	r3, #151	; 0x97
 800981c:	d128      	bne.n	8009870 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 800981e:	4b19      	ldr	r3, [pc, #100]	; (8009884 <astronode_send_rtc_rr+0xbc>)
 8009820:	185b      	adds	r3, r3, r1
 8009822:	19db      	adds	r3, r3, r7
 8009824:	785b      	ldrb	r3, [r3, #1]
 8009826:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8009828:	4b16      	ldr	r3, [pc, #88]	; (8009884 <astronode_send_rtc_rr+0xbc>)
 800982a:	185b      	adds	r3, r3, r1
 800982c:	19db      	adds	r3, r3, r7
 800982e:	789b      	ldrb	r3, [r3, #2]
 8009830:	021b      	lsls	r3, r3, #8
 8009832:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8009834:	4b13      	ldr	r3, [pc, #76]	; (8009884 <astronode_send_rtc_rr+0xbc>)
 8009836:	185b      	adds	r3, r3, r1
 8009838:	19db      	adds	r3, r3, r7
 800983a:	78db      	ldrb	r3, [r3, #3]
 800983c:	041b      	lsls	r3, r3, #16
 800983e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8009840:	4b10      	ldr	r3, [pc, #64]	; (8009884 <astronode_send_rtc_rr+0xbc>)
 8009842:	185b      	adds	r3, r3, r1
 8009844:	19db      	adds	r3, r3, r7
 8009846:	791b      	ldrb	r3, [r3, #4]
 8009848:	061b      	lsls	r3, r3, #24
 800984a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 800984c:	24f2      	movs	r4, #242	; 0xf2
 800984e:	0064      	lsls	r4, r4, #1
 8009850:	193a      	adds	r2, r7, r4
 8009852:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8009854:	193b      	adds	r3, r7, r4
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	490b      	ldr	r1, [pc, #44]	; (8009888 <astronode_send_rtc_rr+0xc0>)
 800985a:	1d3b      	adds	r3, r7, #4
 800985c:	0018      	movs	r0, r3
 800985e:	f003 fea9 	bl	800d5b4 <sprintf>
            send_debug_logs ( str ) ;
 8009862:	1d3b      	adds	r3, r7, #4
 8009864:	0018      	movs	r0, r3
 8009866:	f7f9 fc27 	bl	80030b8 <send_debug_logs>
            return rtc_time ;
 800986a:	193b      	adds	r3, r7, r4
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	e004      	b.n	800987a <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8009870:	4b06      	ldr	r3, [pc, #24]	; (800988c <astronode_send_rtc_rr+0xc4>)
 8009872:	0018      	movs	r0, r3
 8009874:	f7f9 fc20 	bl	80030b8 <send_debug_logs>
        }
    }
    return 0 ;
 8009878:	2300      	movs	r3, #0
}
 800987a:	0018      	movs	r0, r3
 800987c:	46bd      	mov	sp, r7
 800987e:	b07a      	add	sp, #488	; 0x1e8
 8009880:	bdb0      	pop	{r4, r5, r7, pc}
 8009882:	46c0      	nop			; (mov r8, r8)
 8009884:	fffffe6c 	.word	0xfffffe6c
 8009888:	08014c4c 	.word	0x08014c4c
 800988c:	08014c8c 	.word	0x08014c8c

08009890 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8009890:	b5b0      	push	{r4, r5, r7, lr}
 8009892:	b0f8      	sub	sp, #480	; 0x1e0
 8009894:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8009896:	258c      	movs	r5, #140	; 0x8c
 8009898:	006d      	lsls	r5, r5, #1
 800989a:	197b      	adds	r3, r7, r5
 800989c:	0018      	movs	r0, r3
 800989e:	23c6      	movs	r3, #198	; 0xc6
 80098a0:	001a      	movs	r2, r3
 80098a2:	2100      	movs	r1, #0
 80098a4:	f003 ff1c 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 80098a8:	4b21      	ldr	r3, [pc, #132]	; (8009930 <astronode_send_sak_rr+0xa0>)
 80098aa:	24f0      	movs	r4, #240	; 0xf0
 80098ac:	0064      	lsls	r4, r4, #1
 80098ae:	191b      	adds	r3, r3, r4
 80098b0:	19db      	adds	r3, r3, r7
 80098b2:	0018      	movs	r0, r3
 80098b4:	23c6      	movs	r3, #198	; 0xc6
 80098b6:	001a      	movs	r2, r3
 80098b8:	2100      	movs	r1, #0
 80098ba:	f003 ff11 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 80098be:	197b      	adds	r3, r7, r5
 80098c0:	2245      	movs	r2, #69	; 0x45
 80098c2:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80098c4:	2350      	movs	r3, #80	; 0x50
 80098c6:	18fa      	adds	r2, r7, r3
 80098c8:	197b      	adds	r3, r7, r5
 80098ca:	0011      	movs	r1, r2
 80098cc:	0018      	movs	r0, r3
 80098ce:	f000 fd83 	bl	800a3d8 <astronode_transport_send_receive>
 80098d2:	0003      	movs	r3, r0
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	d126      	bne.n	8009926 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 80098d8:	4b15      	ldr	r3, [pc, #84]	; (8009930 <astronode_send_sak_rr+0xa0>)
 80098da:	191b      	adds	r3, r3, r4
 80098dc:	19db      	adds	r3, r3, r7
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	2bc5      	cmp	r3, #197	; 0xc5
 80098e2:	d11c      	bne.n	800991e <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 80098e4:	4b12      	ldr	r3, [pc, #72]	; (8009930 <astronode_send_sak_rr+0xa0>)
 80098e6:	191b      	adds	r3, r3, r4
 80098e8:	19db      	adds	r3, r3, r7
 80098ea:	785b      	ldrb	r3, [r3, #1]
 80098ec:	b299      	uxth	r1, r3
 80098ee:	4b10      	ldr	r3, [pc, #64]	; (8009930 <astronode_send_sak_rr+0xa0>)
 80098f0:	191b      	adds	r3, r3, r4
 80098f2:	19db      	adds	r3, r3, r7
 80098f4:	789b      	ldrb	r3, [r3, #2]
 80098f6:	b29b      	uxth	r3, r3
 80098f8:	021b      	lsls	r3, r3, #8
 80098fa:	b29a      	uxth	r2, r3
 80098fc:	20ef      	movs	r0, #239	; 0xef
 80098fe:	0040      	lsls	r0, r0, #1
 8009900:	183b      	adds	r3, r7, r0
 8009902:	188a      	adds	r2, r1, r2
 8009904:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8009906:	183b      	adds	r3, r7, r0
 8009908:	881a      	ldrh	r2, [r3, #0]
 800990a:	490a      	ldr	r1, [pc, #40]	; (8009934 <astronode_send_sak_rr+0xa4>)
 800990c:	003b      	movs	r3, r7
 800990e:	0018      	movs	r0, r3
 8009910:	f003 fe50 	bl	800d5b4 <sprintf>
            send_debug_logs(str);
 8009914:	003b      	movs	r3, r7
 8009916:	0018      	movs	r0, r3
 8009918:	f7f9 fbce 	bl	80030b8 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 800991c:	e003      	b.n	8009926 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 800991e:	4b06      	ldr	r3, [pc, #24]	; (8009938 <astronode_send_sak_rr+0xa8>)
 8009920:	0018      	movs	r0, r3
 8009922:	f7f9 fbc9 	bl	80030b8 <send_debug_logs>
}
 8009926:	46c0      	nop			; (mov r8, r8)
 8009928:	46bd      	mov	sp, r7
 800992a:	b078      	add	sp, #480	; 0x1e0
 800992c:	bdb0      	pop	{r4, r5, r7, pc}
 800992e:	46c0      	nop			; (mov r8, r8)
 8009930:	fffffe70 	.word	0xfffffe70
 8009934:	08014ca8 	.word	0x08014ca8
 8009938:	08014cd4 	.word	0x08014cd4

0800993c <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 800993c:	b5b0      	push	{r4, r5, r7, lr}
 800993e:	b0e4      	sub	sp, #400	; 0x190
 8009940:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8009942:	24c8      	movs	r4, #200	; 0xc8
 8009944:	193b      	adds	r3, r7, r4
 8009946:	0018      	movs	r0, r3
 8009948:	23c6      	movs	r3, #198	; 0xc6
 800994a:	001a      	movs	r2, r3
 800994c:	2100      	movs	r1, #0
 800994e:	f003 fec7 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 8009952:	4b16      	ldr	r3, [pc, #88]	; (80099ac <astronode_send_sak_cr+0x70>)
 8009954:	25c8      	movs	r5, #200	; 0xc8
 8009956:	006d      	lsls	r5, r5, #1
 8009958:	195b      	adds	r3, r3, r5
 800995a:	19db      	adds	r3, r3, r7
 800995c:	0018      	movs	r0, r3
 800995e:	23c6      	movs	r3, #198	; 0xc6
 8009960:	001a      	movs	r2, r3
 8009962:	2100      	movs	r1, #0
 8009964:	f003 febc 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8009968:	193b      	adds	r3, r7, r4
 800996a:	2246      	movs	r2, #70	; 0x46
 800996c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800996e:	003a      	movs	r2, r7
 8009970:	193b      	adds	r3, r7, r4
 8009972:	0011      	movs	r1, r2
 8009974:	0018      	movs	r0, r3
 8009976:	f000 fd2f 	bl	800a3d8 <astronode_transport_send_receive>
 800997a:	0003      	movs	r3, r0
 800997c:	2b01      	cmp	r3, #1
 800997e:	d111      	bne.n	80099a4 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8009980:	4b0a      	ldr	r3, [pc, #40]	; (80099ac <astronode_send_sak_cr+0x70>)
 8009982:	195b      	adds	r3, r3, r5
 8009984:	19db      	adds	r3, r3, r7
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	2bc6      	cmp	r3, #198	; 0xc6
 800998a:	d107      	bne.n	800999c <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 800998c:	4b08      	ldr	r3, [pc, #32]	; (80099b0 <astronode_send_sak_cr+0x74>)
 800998e:	2200      	movs	r2, #0
 8009990:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8009992:	4b08      	ldr	r3, [pc, #32]	; (80099b4 <astronode_send_sak_cr+0x78>)
 8009994:	0018      	movs	r0, r3
 8009996:	f7f9 fb8f 	bl	80030b8 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 800999a:	e003      	b.n	80099a4 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 800999c:	4b06      	ldr	r3, [pc, #24]	; (80099b8 <astronode_send_sak_cr+0x7c>)
 800999e:	0018      	movs	r0, r3
 80099a0:	f7f9 fb8a 	bl	80030b8 <send_debug_logs>
}
 80099a4:	46c0      	nop			; (mov r8, r8)
 80099a6:	46bd      	mov	sp, r7
 80099a8:	b064      	add	sp, #400	; 0x190
 80099aa:	bdb0      	pop	{r4, r5, r7, pc}
 80099ac:	fffffe70 	.word	0xfffffe70
 80099b0:	20000b28 	.word	0x20000b28
 80099b4:	08014d08 	.word	0x08014d08
 80099b8:	08014d30 	.word	0x08014d30

080099bc <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 80099bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099be:	b0ed      	sub	sp, #436	; 0x1b4
 80099c0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80099c2:	21c8      	movs	r1, #200	; 0xc8
 80099c4:	2318      	movs	r3, #24
 80099c6:	18cb      	adds	r3, r1, r3
 80099c8:	19db      	adds	r3, r3, r7
 80099ca:	0018      	movs	r0, r3
 80099cc:	23c6      	movs	r3, #198	; 0xc6
 80099ce:	001a      	movs	r2, r3
 80099d0:	2100      	movs	r1, #0
 80099d2:	f003 fe85 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 80099d6:	4b4a      	ldr	r3, [pc, #296]	; (8009b00 <astronode_send_mpn_rr+0x144>)
 80099d8:	26cc      	movs	r6, #204	; 0xcc
 80099da:	0076      	lsls	r6, r6, #1
 80099dc:	199b      	adds	r3, r3, r6
 80099de:	2218      	movs	r2, #24
 80099e0:	4694      	mov	ip, r2
 80099e2:	44bc      	add	ip, r7
 80099e4:	4463      	add	r3, ip
 80099e6:	0018      	movs	r0, r3
 80099e8:	23c6      	movs	r3, #198	; 0xc6
 80099ea:	001a      	movs	r2, r3
 80099ec:	2100      	movs	r1, #0
 80099ee:	f003 fe77 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 80099f2:	21c8      	movs	r1, #200	; 0xc8
 80099f4:	2318      	movs	r3, #24
 80099f6:	18cb      	adds	r3, r1, r3
 80099f8:	19db      	adds	r3, r3, r7
 80099fa:	221b      	movs	r2, #27
 80099fc:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80099fe:	2318      	movs	r3, #24
 8009a00:	18fa      	adds	r2, r7, r3
 8009a02:	2318      	movs	r3, #24
 8009a04:	18cb      	adds	r3, r1, r3
 8009a06:	19db      	adds	r3, r3, r7
 8009a08:	0011      	movs	r1, r2
 8009a0a:	0018      	movs	r0, r3
 8009a0c:	f000 fce4 	bl	800a3d8 <astronode_transport_send_receive>
 8009a10:	0003      	movs	r3, r0
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d16f      	bne.n	8009af6 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8009a16:	4b3a      	ldr	r3, [pc, #232]	; (8009b00 <astronode_send_mpn_rr+0x144>)
 8009a18:	0032      	movs	r2, r6
 8009a1a:	189b      	adds	r3, r3, r2
 8009a1c:	2118      	movs	r1, #24
 8009a1e:	468c      	mov	ip, r1
 8009a20:	44bc      	add	ip, r7
 8009a22:	4463      	add	r3, ip
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	2b9b      	cmp	r3, #155	; 0x9b
 8009a28:	d161      	bne.n	8009aee <astronode_send_mpn_rr+0x132>
        {
 8009a2a:	466b      	mov	r3, sp
 8009a2c:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8009a2e:	4b34      	ldr	r3, [pc, #208]	; (8009b00 <astronode_send_mpn_rr+0x144>)
 8009a30:	189b      	adds	r3, r3, r2
 8009a32:	2218      	movs	r2, #24
 8009a34:	4694      	mov	ip, r2
 8009a36:	44bc      	add	ip, r7
 8009a38:	4463      	add	r3, ip
 8009a3a:	22c4      	movs	r2, #196	; 0xc4
 8009a3c:	5a9b      	ldrh	r3, [r3, r2]
 8009a3e:	001a      	movs	r2, r3
 8009a40:	3a01      	subs	r2, #1
 8009a42:	21ca      	movs	r1, #202	; 0xca
 8009a44:	0049      	lsls	r1, r1, #1
 8009a46:	2018      	movs	r0, #24
 8009a48:	1809      	adds	r1, r1, r0
 8009a4a:	19c9      	adds	r1, r1, r7
 8009a4c:	600a      	str	r2, [r1, #0]
 8009a4e:	001c      	movs	r4, r3
 8009a50:	2200      	movs	r2, #0
 8009a52:	0015      	movs	r5, r2
 8009a54:	0020      	movs	r0, r4
 8009a56:	0029      	movs	r1, r5
 8009a58:	0004      	movs	r4, r0
 8009a5a:	0f62      	lsrs	r2, r4, #29
 8009a5c:	000c      	movs	r4, r1
 8009a5e:	00e4      	lsls	r4, r4, #3
 8009a60:	617c      	str	r4, [r7, #20]
 8009a62:	697c      	ldr	r4, [r7, #20]
 8009a64:	4314      	orrs	r4, r2
 8009a66:	617c      	str	r4, [r7, #20]
 8009a68:	0001      	movs	r1, r0
 8009a6a:	00c9      	lsls	r1, r1, #3
 8009a6c:	6139      	str	r1, [r7, #16]
 8009a6e:	603b      	str	r3, [r7, #0]
 8009a70:	2200      	movs	r2, #0
 8009a72:	607a      	str	r2, [r7, #4]
 8009a74:	6838      	ldr	r0, [r7, #0]
 8009a76:	6879      	ldr	r1, [r7, #4]
 8009a78:	0004      	movs	r4, r0
 8009a7a:	0f62      	lsrs	r2, r4, #29
 8009a7c:	000c      	movs	r4, r1
 8009a7e:	00e4      	lsls	r4, r4, #3
 8009a80:	60fc      	str	r4, [r7, #12]
 8009a82:	68fc      	ldr	r4, [r7, #12]
 8009a84:	4314      	orrs	r4, r2
 8009a86:	60fc      	str	r4, [r7, #12]
 8009a88:	0001      	movs	r1, r0
 8009a8a:	00ca      	lsls	r2, r1, #3
 8009a8c:	60ba      	str	r2, [r7, #8]
 8009a8e:	3307      	adds	r3, #7
 8009a90:	08db      	lsrs	r3, r3, #3
 8009a92:	00db      	lsls	r3, r3, #3
 8009a94:	4669      	mov	r1, sp
 8009a96:	1acb      	subs	r3, r1, r3
 8009a98:	469d      	mov	sp, r3
 8009a9a:	466b      	mov	r3, sp
 8009a9c:	3300      	adds	r3, #0
 8009a9e:	24c8      	movs	r4, #200	; 0xc8
 8009aa0:	0064      	lsls	r4, r4, #1
 8009aa2:	2218      	movs	r2, #24
 8009aa4:	18a2      	adds	r2, r4, r2
 8009aa6:	19d1      	adds	r1, r2, r7
 8009aa8:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8009aaa:	4b16      	ldr	r3, [pc, #88]	; (8009b04 <astronode_send_mpn_rr+0x148>)
 8009aac:	0018      	movs	r0, r3
 8009aae:	f7f9 fb03 	bl	80030b8 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8009ab2:	4b13      	ldr	r3, [pc, #76]	; (8009b00 <astronode_send_mpn_rr+0x144>)
 8009ab4:	22cc      	movs	r2, #204	; 0xcc
 8009ab6:	0052      	lsls	r2, r2, #1
 8009ab8:	189b      	adds	r3, r3, r2
 8009aba:	2218      	movs	r2, #24
 8009abc:	4694      	mov	ip, r2
 8009abe:	44bc      	add	ip, r7
 8009ac0:	4463      	add	r3, ip
 8009ac2:	22c4      	movs	r2, #196	; 0xc4
 8009ac4:	5a9b      	ldrh	r3, [r3, r2]
 8009ac6:	0019      	movs	r1, r3
 8009ac8:	2318      	movs	r3, #24
 8009aca:	18fb      	adds	r3, r7, r3
 8009acc:	3301      	adds	r3, #1
 8009ace:	4a0e      	ldr	r2, [pc, #56]	; (8009b08 <astronode_send_mpn_rr+0x14c>)
 8009ad0:	2018      	movs	r0, #24
 8009ad2:	1820      	adds	r0, r4, r0
 8009ad4:	19c0      	adds	r0, r0, r7
 8009ad6:	6800      	ldr	r0, [r0, #0]
 8009ad8:	f003 fd38 	bl	800d54c <snprintf>
            send_debug_logs(product_number);
 8009adc:	2318      	movs	r3, #24
 8009ade:	18e3      	adds	r3, r4, r3
 8009ae0:	19db      	adds	r3, r3, r7
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	0018      	movs	r0, r3
 8009ae6:	f7f9 fae7 	bl	80030b8 <send_debug_logs>
 8009aea:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8009aec:	e003      	b.n	8009af6 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8009aee:	4b07      	ldr	r3, [pc, #28]	; (8009b0c <astronode_send_mpn_rr+0x150>)
 8009af0:	0018      	movs	r0, r3
 8009af2:	f7f9 fae1 	bl	80030b8 <send_debug_logs>
}
 8009af6:	46c0      	nop			; (mov r8, r8)
 8009af8:	46bd      	mov	sp, r7
 8009afa:	b06d      	add	sp, #436	; 0x1b4
 8009afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009afe:	46c0      	nop			; (mov r8, r8)
 8009b00:	fffffe68 	.word	0xfffffe68
 8009b04:	08014df8 	.word	0x08014df8
 8009b08:	08014914 	.word	0x08014914
 8009b0c:	08014950 	.word	0x08014950

08009b10 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8009b10:	b5b0      	push	{r4, r5, r7, lr}
 8009b12:	b0e4      	sub	sp, #400	; 0x190
 8009b14:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8009b16:	24c8      	movs	r4, #200	; 0xc8
 8009b18:	193b      	adds	r3, r7, r4
 8009b1a:	0018      	movs	r0, r3
 8009b1c:	23c6      	movs	r3, #198	; 0xc6
 8009b1e:	001a      	movs	r2, r3
 8009b20:	2100      	movs	r1, #0
 8009b22:	f003 fddd 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 8009b26:	4b16      	ldr	r3, [pc, #88]	; (8009b80 <astronode_send_cmd_cr+0x70>)
 8009b28:	25c8      	movs	r5, #200	; 0xc8
 8009b2a:	006d      	lsls	r5, r5, #1
 8009b2c:	195b      	adds	r3, r3, r5
 8009b2e:	19db      	adds	r3, r3, r7
 8009b30:	0018      	movs	r0, r3
 8009b32:	23c6      	movs	r3, #198	; 0xc6
 8009b34:	001a      	movs	r2, r3
 8009b36:	2100      	movs	r1, #0
 8009b38:	f003 fdd2 	bl	800d6e0 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8009b3c:	193b      	adds	r3, r7, r4
 8009b3e:	2248      	movs	r2, #72	; 0x48
 8009b40:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8009b42:	003a      	movs	r2, r7
 8009b44:	193b      	adds	r3, r7, r4
 8009b46:	0011      	movs	r1, r2
 8009b48:	0018      	movs	r0, r3
 8009b4a:	f000 fc45 	bl	800a3d8 <astronode_transport_send_receive>
 8009b4e:	0003      	movs	r3, r0
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	d111      	bne.n	8009b78 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8009b54:	4b0a      	ldr	r3, [pc, #40]	; (8009b80 <astronode_send_cmd_cr+0x70>)
 8009b56:	195b      	adds	r3, r3, r5
 8009b58:	19db      	adds	r3, r3, r7
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	2bc8      	cmp	r3, #200	; 0xc8
 8009b5e:	d107      	bne.n	8009b70 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8009b60:	4b08      	ldr	r3, [pc, #32]	; (8009b84 <astronode_send_cmd_cr+0x74>)
 8009b62:	2200      	movs	r2, #0
 8009b64:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8009b66:	4b08      	ldr	r3, [pc, #32]	; (8009b88 <astronode_send_cmd_cr+0x78>)
 8009b68:	0018      	movs	r0, r3
 8009b6a:	f7f9 faa5 	bl	80030b8 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8009b6e:	e003      	b.n	8009b78 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8009b70:	4b06      	ldr	r3, [pc, #24]	; (8009b8c <astronode_send_cmd_cr+0x7c>)
 8009b72:	0018      	movs	r0, r3
 8009b74:	f7f9 faa0 	bl	80030b8 <send_debug_logs>
}
 8009b78:	46c0      	nop			; (mov r8, r8)
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	b064      	add	sp, #400	; 0x190
 8009b7e:	bdb0      	pop	{r4, r5, r7, pc}
 8009b80:	fffffe70 	.word	0xfffffe70
 8009b84:	20000b2a 	.word	0x20000b2a
 8009b88:	08015248 	.word	0x08015248
 8009b8c:	0801526c 	.word	0x0801526c

08009b90 <astronode_send_cmd_rr>:

bool astronode_send_cmd_rr ( char* my_astro_rcv_cmd )
{
 8009b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b92:	4cc6      	ldr	r4, [pc, #792]	; (8009eac <astronode_send_cmd_rr+0x31c>)
 8009b94:	44a5      	add	sp, r4
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	61f8      	str	r0, [r7, #28]
    astronode_app_msg_t request = {0};
 8009b9a:	2190      	movs	r1, #144	; 0x90
 8009b9c:	0049      	lsls	r1, r1, #1
 8009b9e:	2318      	movs	r3, #24
 8009ba0:	18cb      	adds	r3, r1, r3
 8009ba2:	19db      	adds	r3, r3, r7
 8009ba4:	0018      	movs	r0, r3
 8009ba6:	23c6      	movs	r3, #198	; 0xc6
 8009ba8:	001a      	movs	r2, r3
 8009baa:	2100      	movs	r1, #0
 8009bac:	f003 fd98 	bl	800d6e0 <memset>
    astronode_app_msg_t answer = {0};
 8009bb0:	4bbf      	ldr	r3, [pc, #764]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009bb2:	26fc      	movs	r6, #252	; 0xfc
 8009bb4:	0076      	lsls	r6, r6, #1
 8009bb6:	199b      	adds	r3, r3, r6
 8009bb8:	2218      	movs	r2, #24
 8009bba:	4694      	mov	ip, r2
 8009bbc:	44bc      	add	ip, r7
 8009bbe:	4463      	add	r3, ip
 8009bc0:	0018      	movs	r0, r3
 8009bc2:	23c6      	movs	r3, #198	; 0xc6
 8009bc4:	001a      	movs	r2, r3
 8009bc6:	2100      	movs	r1, #0
 8009bc8:	f003 fd8a 	bl	800d6e0 <memset>
    bool result = false ;
 8009bcc:	23f8      	movs	r3, #248	; 0xf8
 8009bce:	33ff      	adds	r3, #255	; 0xff
 8009bd0:	2218      	movs	r2, #24
 8009bd2:	189b      	adds	r3, r3, r2
 8009bd4:	19db      	adds	r3, r3, r7
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	701a      	strb	r2, [r3, #0]

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8009bda:	2190      	movs	r1, #144	; 0x90
 8009bdc:	0049      	lsls	r1, r1, #1
 8009bde:	2318      	movs	r3, #24
 8009be0:	18cb      	adds	r3, r1, r3
 8009be2:	19db      	adds	r3, r3, r7
 8009be4:	2247      	movs	r2, #71	; 0x47
 8009be6:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8009be8:	2258      	movs	r2, #88	; 0x58
 8009bea:	2318      	movs	r3, #24
 8009bec:	18d3      	adds	r3, r2, r3
 8009bee:	19da      	adds	r2, r3, r7
 8009bf0:	2318      	movs	r3, #24
 8009bf2:	18cb      	adds	r3, r1, r3
 8009bf4:	19db      	adds	r3, r3, r7
 8009bf6:	0011      	movs	r1, r2
 8009bf8:	0018      	movs	r0, r3
 8009bfa:	f000 fbed 	bl	800a3d8 <astronode_transport_send_receive>
 8009bfe:	0003      	movs	r3, r0
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d000      	beq.n	8009c06 <astronode_send_cmd_rr+0x76>
 8009c04:	e146      	b.n	8009e94 <astronode_send_cmd_rr+0x304>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8009c06:	4baa      	ldr	r3, [pc, #680]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009c08:	199a      	adds	r2, r3, r6
 8009c0a:	2318      	movs	r3, #24
 8009c0c:	18fb      	adds	r3, r7, r3
 8009c0e:	18d3      	adds	r3, r2, r3
 8009c10:	781b      	ldrb	r3, [r3, #0]
 8009c12:	2bc7      	cmp	r3, #199	; 0xc7
 8009c14:	d000      	beq.n	8009c18 <astronode_send_cmd_rr+0x88>
 8009c16:	e139      	b.n	8009e8c <astronode_send_cmd_rr+0x2fc>
        {
 8009c18:	466b      	mov	r3, sp
 8009c1a:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8009c1c:	4ba5      	ldr	r3, [pc, #660]	; (8009eb4 <astronode_send_cmd_rr+0x324>)
 8009c1e:	0018      	movs	r0, r3
 8009c20:	f7f9 fa4a 	bl	80030b8 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8009c24:	4ba2      	ldr	r3, [pc, #648]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009c26:	21fc      	movs	r1, #252	; 0xfc
 8009c28:	0049      	lsls	r1, r1, #1
 8009c2a:	185a      	adds	r2, r3, r1
 8009c2c:	2318      	movs	r3, #24
 8009c2e:	18fb      	adds	r3, r7, r3
 8009c30:	18d3      	adds	r3, r2, r3
 8009c32:	785b      	ldrb	r3, [r3, #1]
 8009c34:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8009c36:	4b9e      	ldr	r3, [pc, #632]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009c38:	1858      	adds	r0, r3, r1
 8009c3a:	2318      	movs	r3, #24
 8009c3c:	18fb      	adds	r3, r7, r3
 8009c3e:	18c3      	adds	r3, r0, r3
 8009c40:	789b      	ldrb	r3, [r3, #2]
 8009c42:	021b      	lsls	r3, r3, #8
 8009c44:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8009c46:	4b9a      	ldr	r3, [pc, #616]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009c48:	1858      	adds	r0, r3, r1
 8009c4a:	2318      	movs	r3, #24
 8009c4c:	18fb      	adds	r3, r7, r3
 8009c4e:	18c3      	adds	r3, r0, r3
 8009c50:	78db      	ldrb	r3, [r3, #3]
 8009c52:	041b      	lsls	r3, r3, #16
 8009c54:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8009c56:	4b96      	ldr	r3, [pc, #600]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009c58:	1858      	adds	r0, r3, r1
 8009c5a:	2318      	movs	r3, #24
 8009c5c:	18fb      	adds	r3, r7, r3
 8009c5e:	18c3      	adds	r3, r0, r3
 8009c60:	791b      	ldrb	r3, [r3, #4]
 8009c62:	061b      	lsls	r3, r3, #24
 8009c64:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8009c66:	22f8      	movs	r2, #248	; 0xf8
 8009c68:	0052      	lsls	r2, r2, #1
 8009c6a:	2118      	movs	r1, #24
 8009c6c:	1851      	adds	r1, r2, r1
 8009c6e:	19c8      	adds	r0, r1, r7
 8009c70:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8009c72:	2318      	movs	r3, #24
 8009c74:	18d3      	adds	r3, r2, r3
 8009c76:	19da      	adds	r2, r3, r7
 8009c78:	6812      	ldr	r2, [r2, #0]
 8009c7a:	498f      	ldr	r1, [pc, #572]	; (8009eb8 <astronode_send_cmd_rr+0x328>)
 8009c7c:	2008      	movs	r0, #8
 8009c7e:	2318      	movs	r3, #24
 8009c80:	18c3      	adds	r3, r0, r3
 8009c82:	19db      	adds	r3, r3, r7
 8009c84:	0018      	movs	r0, r3
 8009c86:	f003 fc95 	bl	800d5b4 <sprintf>
            send_debug_logs(str);
 8009c8a:	2008      	movs	r0, #8
 8009c8c:	2318      	movs	r3, #24
 8009c8e:	18c3      	adds	r3, r0, r3
 8009c90:	19db      	adds	r3, r3, r7
 8009c92:	0018      	movs	r0, r3
 8009c94:	f7f9 fa10 	bl	80030b8 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8009c98:	4b85      	ldr	r3, [pc, #532]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009c9a:	21fc      	movs	r1, #252	; 0xfc
 8009c9c:	0049      	lsls	r1, r1, #1
 8009c9e:	185a      	adds	r2, r3, r1
 8009ca0:	2318      	movs	r3, #24
 8009ca2:	18fb      	adds	r3, r7, r3
 8009ca4:	18d3      	adds	r3, r2, r3
 8009ca6:	22c4      	movs	r2, #196	; 0xc4
 8009ca8:	5a9b      	ldrh	r3, [r3, r2]
 8009caa:	2b2c      	cmp	r3, #44	; 0x2c
 8009cac:	d013      	beq.n	8009cd6 <astronode_send_cmd_rr+0x146>
 8009cae:	4b80      	ldr	r3, [pc, #512]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009cb0:	185a      	adds	r2, r3, r1
 8009cb2:	2318      	movs	r3, #24
 8009cb4:	18fb      	adds	r3, r7, r3
 8009cb6:	18d3      	adds	r3, r2, r3
 8009cb8:	22c4      	movs	r2, #196	; 0xc4
 8009cba:	5a9b      	ldrh	r3, [r3, r2]
 8009cbc:	2b0c      	cmp	r3, #12
 8009cbe:	d00a      	beq.n	8009cd6 <astronode_send_cmd_rr+0x146>
            {
                send_debug_logs("Command size error");
 8009cc0:	4b7e      	ldr	r3, [pc, #504]	; (8009ebc <astronode_send_cmd_rr+0x32c>)
 8009cc2:	0018      	movs	r0, r3
 8009cc4:	f7f9 f9f8 	bl	80030b8 <send_debug_logs>
                return result ;
 8009cc8:	23f8      	movs	r3, #248	; 0xf8
 8009cca:	33ff      	adds	r3, #255	; 0xff
 8009ccc:	2218      	movs	r2, #24
 8009cce:	189b      	adds	r3, r3, r2
 8009cd0:	19db      	adds	r3, r3, r7
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	e0d8      	b.n	8009e88 <astronode_send_cmd_rr+0x2f8>
            }

            char command_content[answer.payload_len];
 8009cd6:	4b76      	ldr	r3, [pc, #472]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009cd8:	22fc      	movs	r2, #252	; 0xfc
 8009cda:	0052      	lsls	r2, r2, #1
 8009cdc:	189b      	adds	r3, r3, r2
 8009cde:	2218      	movs	r2, #24
 8009ce0:	4694      	mov	ip, r2
 8009ce2:	44bc      	add	ip, r7
 8009ce4:	4463      	add	r3, ip
 8009ce6:	22c4      	movs	r2, #196	; 0xc4
 8009ce8:	5a9b      	ldrh	r3, [r3, r2]
 8009cea:	001a      	movs	r2, r3
 8009cec:	3a01      	subs	r2, #1
 8009cee:	21f6      	movs	r1, #246	; 0xf6
 8009cf0:	0049      	lsls	r1, r1, #1
 8009cf2:	2018      	movs	r0, #24
 8009cf4:	1809      	adds	r1, r1, r0
 8009cf6:	19c9      	adds	r1, r1, r7
 8009cf8:	600a      	str	r2, [r1, #0]
 8009cfa:	001c      	movs	r4, r3
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	0015      	movs	r5, r2
 8009d00:	0020      	movs	r0, r4
 8009d02:	0029      	movs	r1, r5
 8009d04:	0004      	movs	r4, r0
 8009d06:	0f62      	lsrs	r2, r4, #29
 8009d08:	000c      	movs	r4, r1
 8009d0a:	00e4      	lsls	r4, r4, #3
 8009d0c:	617c      	str	r4, [r7, #20]
 8009d0e:	697c      	ldr	r4, [r7, #20]
 8009d10:	4314      	orrs	r4, r2
 8009d12:	617c      	str	r4, [r7, #20]
 8009d14:	0001      	movs	r1, r0
 8009d16:	00c9      	lsls	r1, r1, #3
 8009d18:	6139      	str	r1, [r7, #16]
 8009d1a:	603b      	str	r3, [r7, #0]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	607a      	str	r2, [r7, #4]
 8009d20:	6838      	ldr	r0, [r7, #0]
 8009d22:	6879      	ldr	r1, [r7, #4]
 8009d24:	0004      	movs	r4, r0
 8009d26:	0f62      	lsrs	r2, r4, #29
 8009d28:	000c      	movs	r4, r1
 8009d2a:	00e4      	lsls	r4, r4, #3
 8009d2c:	60fc      	str	r4, [r7, #12]
 8009d2e:	68fc      	ldr	r4, [r7, #12]
 8009d30:	4314      	orrs	r4, r2
 8009d32:	60fc      	str	r4, [r7, #12]
 8009d34:	0001      	movs	r1, r0
 8009d36:	00ca      	lsls	r2, r1, #3
 8009d38:	60ba      	str	r2, [r7, #8]
 8009d3a:	3307      	adds	r3, #7
 8009d3c:	08db      	lsrs	r3, r3, #3
 8009d3e:	00db      	lsls	r3, r3, #3
 8009d40:	4669      	mov	r1, sp
 8009d42:	1acb      	subs	r3, r1, r3
 8009d44:	469d      	mov	sp, r3
 8009d46:	466b      	mov	r3, sp
 8009d48:	3300      	adds	r3, #0
 8009d4a:	20f4      	movs	r0, #244	; 0xf4
 8009d4c:	0040      	lsls	r0, r0, #1
 8009d4e:	2218      	movs	r2, #24
 8009d50:	1882      	adds	r2, r0, r2
 8009d52:	19d1      	adds	r1, r2, r7
 8009d54:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8009d56:	4b56      	ldr	r3, [pc, #344]	; (8009eb0 <astronode_send_cmd_rr+0x320>)
 8009d58:	22fc      	movs	r2, #252	; 0xfc
 8009d5a:	0052      	lsls	r2, r2, #1
 8009d5c:	189b      	adds	r3, r3, r2
 8009d5e:	2218      	movs	r2, #24
 8009d60:	4694      	mov	ip, r2
 8009d62:	44bc      	add	ip, r7
 8009d64:	4463      	add	r3, ip
 8009d66:	22c4      	movs	r2, #196	; 0xc4
 8009d68:	5a9b      	ldrh	r3, [r3, r2]
 8009d6a:	3b03      	subs	r3, #3
 8009d6c:	0019      	movs	r1, r3
 8009d6e:	2358      	movs	r3, #88	; 0x58
 8009d70:	2218      	movs	r2, #24
 8009d72:	189b      	adds	r3, r3, r2
 8009d74:	19db      	adds	r3, r3, r7
 8009d76:	3305      	adds	r3, #5
 8009d78:	4a51      	ldr	r2, [pc, #324]	; (8009ec0 <astronode_send_cmd_rr+0x330>)
 8009d7a:	2418      	movs	r4, #24
 8009d7c:	1900      	adds	r0, r0, r4
 8009d7e:	19c0      	adds	r0, r0, r7
 8009d80:	6800      	ldr	r0, [r0, #0]
 8009d82:	f003 fbe3 	bl	800d54c <snprintf>
 8009d86:	0002      	movs	r2, r0
 8009d88:	23f3      	movs	r3, #243	; 0xf3
 8009d8a:	005b      	lsls	r3, r3, #1
 8009d8c:	2118      	movs	r1, #24
 8009d8e:	185b      	adds	r3, r3, r1
 8009d90:	19db      	adds	r3, r3, r7
 8009d92:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8009d94:	23fb      	movs	r3, #251	; 0xfb
 8009d96:	005b      	lsls	r3, r3, #1
 8009d98:	2218      	movs	r2, #24
 8009d9a:	189b      	adds	r3, r3, r2
 8009d9c:	19db      	adds	r3, r3, r7
 8009d9e:	2200      	movs	r2, #0
 8009da0:	701a      	strb	r2, [r3, #0]
 8009da2:	e037      	b.n	8009e14 <astronode_send_cmd_rr+0x284>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8009da4:	23fb      	movs	r3, #251	; 0xfb
 8009da6:	005b      	lsls	r3, r3, #1
 8009da8:	2218      	movs	r2, #24
 8009daa:	189b      	adds	r3, r3, r2
 8009dac:	19db      	adds	r3, r3, r7
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	22f4      	movs	r2, #244	; 0xf4
 8009db2:	0052      	lsls	r2, r2, #1
 8009db4:	2118      	movs	r1, #24
 8009db6:	1852      	adds	r2, r2, r1
 8009db8:	19d2      	adds	r2, r2, r7
 8009dba:	6812      	ldr	r2, [r2, #0]
 8009dbc:	5cd3      	ldrb	r3, [r2, r3]
 8009dbe:	1c5a      	adds	r2, r3, #1
 8009dc0:	4b40      	ldr	r3, [pc, #256]	; (8009ec4 <astronode_send_cmd_rr+0x334>)
 8009dc2:	18d3      	adds	r3, r2, r3
 8009dc4:	781b      	ldrb	r3, [r3, #0]
 8009dc6:	001a      	movs	r2, r3
 8009dc8:	2397      	movs	r3, #151	; 0x97
 8009dca:	4013      	ands	r3, r2
 8009dcc:	d105      	bne.n	8009dda <astronode_send_cmd_rr+0x24a>
                {
                    send_debug_logs("Command contains non printable characters");
 8009dce:	4b3e      	ldr	r3, [pc, #248]	; (8009ec8 <astronode_send_cmd_rr+0x338>)
 8009dd0:	0018      	movs	r0, r3
 8009dd2:	f7f9 f971 	bl	80030b8 <send_debug_logs>
                    return false;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	e056      	b.n	8009e88 <astronode_send_cmd_rr+0x2f8>
                }
            	my_astro_rcv_cmd[index] = command_content[index] ;
 8009dda:	20fb      	movs	r0, #251	; 0xfb
 8009ddc:	0040      	lsls	r0, r0, #1
 8009dde:	2318      	movs	r3, #24
 8009de0:	18c3      	adds	r3, r0, r3
 8009de2:	19db      	adds	r3, r3, r7
 8009de4:	781a      	ldrb	r2, [r3, #0]
 8009de6:	2318      	movs	r3, #24
 8009de8:	18c3      	adds	r3, r0, r3
 8009dea:	19db      	adds	r3, r3, r7
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	69f9      	ldr	r1, [r7, #28]
 8009df0:	18cb      	adds	r3, r1, r3
 8009df2:	21f4      	movs	r1, #244	; 0xf4
 8009df4:	0049      	lsls	r1, r1, #1
 8009df6:	2418      	movs	r4, #24
 8009df8:	1909      	adds	r1, r1, r4
 8009dfa:	19c9      	adds	r1, r1, r7
 8009dfc:	6809      	ldr	r1, [r1, #0]
 8009dfe:	5c8a      	ldrb	r2, [r1, r2]
 8009e00:	701a      	strb	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8009e02:	2318      	movs	r3, #24
 8009e04:	18c3      	adds	r3, r0, r3
 8009e06:	19db      	adds	r3, r3, r7
 8009e08:	781a      	ldrb	r2, [r3, #0]
 8009e0a:	2318      	movs	r3, #24
 8009e0c:	18c3      	adds	r3, r0, r3
 8009e0e:	19db      	adds	r3, r3, r7
 8009e10:	3201      	adds	r2, #1
 8009e12:	701a      	strb	r2, [r3, #0]
 8009e14:	23fb      	movs	r3, #251	; 0xfb
 8009e16:	005b      	lsls	r3, r3, #1
 8009e18:	2218      	movs	r2, #24
 8009e1a:	189b      	adds	r3, r3, r2
 8009e1c:	19db      	adds	r3, r3, r7
 8009e1e:	781b      	ldrb	r3, [r3, #0]
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	21f3      	movs	r1, #243	; 0xf3
 8009e24:	0049      	lsls	r1, r1, #1
 8009e26:	2218      	movs	r2, #24
 8009e28:	188a      	adds	r2, r1, r2
 8009e2a:	19d2      	adds	r2, r2, r7
 8009e2c:	8812      	ldrh	r2, [r2, #0]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d8b8      	bhi.n	8009da4 <astronode_send_cmd_rr+0x214>
            }
            result = true ;
 8009e32:	23f8      	movs	r3, #248	; 0xf8
 8009e34:	33ff      	adds	r3, #255	; 0xff
 8009e36:	2218      	movs	r2, #24
 8009e38:	189b      	adds	r3, r3, r2
 8009e3a:	19db      	adds	r3, r3, r7
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	701a      	strb	r2, [r3, #0]
            my_astro_rcv_cmd[command_content_size] = 0 ;
 8009e40:	2318      	movs	r3, #24
 8009e42:	18cb      	adds	r3, r1, r3
 8009e44:	19db      	adds	r3, r3, r7
 8009e46:	881b      	ldrh	r3, [r3, #0]
 8009e48:	69fa      	ldr	r2, [r7, #28]
 8009e4a:	18d3      	adds	r3, r2, r3
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	701a      	strb	r2, [r3, #0]
            send_debug_logs("Command content is: ");
 8009e50:	4b1e      	ldr	r3, [pc, #120]	; (8009ecc <astronode_send_cmd_rr+0x33c>)
 8009e52:	0018      	movs	r0, r3
 8009e54:	f7f9 f930 	bl	80030b8 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8009e58:	2358      	movs	r3, #88	; 0x58
 8009e5a:	2218      	movs	r2, #24
 8009e5c:	189b      	adds	r3, r3, r2
 8009e5e:	19db      	adds	r3, r3, r7
 8009e60:	1d5a      	adds	r2, r3, #5
 8009e62:	491b      	ldr	r1, [pc, #108]	; (8009ed0 <astronode_send_cmd_rr+0x340>)
 8009e64:	24f4      	movs	r4, #244	; 0xf4
 8009e66:	0064      	lsls	r4, r4, #1
 8009e68:	2318      	movs	r3, #24
 8009e6a:	18e3      	adds	r3, r4, r3
 8009e6c:	19db      	adds	r3, r3, r7
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	0018      	movs	r0, r3
 8009e72:	f003 fb9f 	bl	800d5b4 <sprintf>
            send_debug_logs(command_content);
 8009e76:	2318      	movs	r3, #24
 8009e78:	18e3      	adds	r3, r4, r3
 8009e7a:	19db      	adds	r3, r3, r7
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	0018      	movs	r0, r3
 8009e80:	f7f9 f91a 	bl	80030b8 <send_debug_logs>
 8009e84:	46b5      	mov	sp, r6
 8009e86:	e005      	b.n	8009e94 <astronode_send_cmd_rr+0x304>
                return result ;
 8009e88:	46b5      	mov	sp, r6
 8009e8a:	e009      	b.n	8009ea0 <astronode_send_cmd_rr+0x310>
        }
        else
        {
            send_debug_logs("No command available.");
 8009e8c:	4b11      	ldr	r3, [pc, #68]	; (8009ed4 <astronode_send_cmd_rr+0x344>)
 8009e8e:	0018      	movs	r0, r3
 8009e90:	f7f9 f912 	bl	80030b8 <send_debug_logs>
        }
    }
    return result ;
 8009e94:	23f8      	movs	r3, #248	; 0xf8
 8009e96:	33ff      	adds	r3, #255	; 0xff
 8009e98:	2218      	movs	r2, #24
 8009e9a:	189b      	adds	r3, r3, r2
 8009e9c:	19db      	adds	r3, r3, r7
 8009e9e:	781b      	ldrb	r3, [r3, #0]
}
 8009ea0:	0018      	movs	r0, r3
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	2385      	movs	r3, #133	; 0x85
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	449d      	add	sp, r3
 8009eaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009eac:	fffffdec 	.word	0xfffffdec
 8009eb0:	fffffe60 	.word	0xfffffe60
 8009eb4:	08015284 	.word	0x08015284
 8009eb8:	080152a0 	.word	0x080152a0
 8009ebc:	080152f0 	.word	0x080152f0
 8009ec0:	08014914 	.word	0x08014914
 8009ec4:	08015e58 	.word	0x08015e58
 8009ec8:	08015304 	.word	0x08015304
 8009ecc:	08015330 	.word	0x08015330
 8009ed0:	08015348 	.word	0x08015348
 8009ed4:	0801534c 	.word	0x0801534c

08009ed8 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8009edc:	4b02      	ldr	r3, [pc, #8]	; (8009ee8 <is_sak_available+0x10>)
 8009ede:	781b      	ldrb	r3, [r3, #0]
}
 8009ee0:	0018      	movs	r0, r3
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
 8009ee6:	46c0      	nop			; (mov r8, r8)
 8009ee8:	20000b28 	.word	0x20000b28

08009eec <is_astronode_reset>:

bool is_astronode_reset()
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8009ef0:	4b02      	ldr	r3, [pc, #8]	; (8009efc <is_astronode_reset+0x10>)
 8009ef2:	781b      	ldrb	r3, [r3, #0]
}
 8009ef4:	0018      	movs	r0, r3
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}
 8009efa:	46c0      	nop			; (mov r8, r8)
 8009efc:	20000b29 	.word	0x20000b29

08009f00 <is_command_available>:

bool is_command_available()
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8009f04:	4b02      	ldr	r3, [pc, #8]	; (8009f10 <is_command_available+0x10>)
 8009f06:	781b      	ldrb	r3, [r3, #0]
}
 8009f08:	0018      	movs	r0, r3
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	46c0      	nop			; (mov r8, r8)
 8009f10:	20000b2a 	.word	0x20000b2a

08009f14 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	0002      	movs	r2, r0
 8009f1c:	6039      	str	r1, [r7, #0]
 8009f1e:	1dfb      	adds	r3, r7, #7
 8009f20:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 8009f22:	1dfb      	adds	r3, r7, #7
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	2b2f      	cmp	r3, #47	; 0x2f
 8009f28:	d90b      	bls.n	8009f42 <ascii_to_value+0x2e>
 8009f2a:	1dfb      	adds	r3, r7, #7
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	2b39      	cmp	r3, #57	; 0x39
 8009f30:	d807      	bhi.n	8009f42 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8009f32:	1dfb      	adds	r3, r7, #7
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	3b30      	subs	r3, #48	; 0x30
 8009f38:	b2da      	uxtb	r2, r3
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	701a      	strb	r2, [r3, #0]
        return true;
 8009f3e:	2301      	movs	r3, #1
 8009f40:	e010      	b.n	8009f64 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8009f42:	1dfb      	adds	r3, r7, #7
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	2b40      	cmp	r3, #64	; 0x40
 8009f48:	d90b      	bls.n	8009f62 <ascii_to_value+0x4e>
 8009f4a:	1dfb      	adds	r3, r7, #7
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	2b46      	cmp	r3, #70	; 0x46
 8009f50:	d807      	bhi.n	8009f62 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8009f52:	1dfb      	adds	r3, r7, #7
 8009f54:	781b      	ldrb	r3, [r3, #0]
 8009f56:	3b37      	subs	r3, #55	; 0x37
 8009f58:	b2da      	uxtb	r2, r3
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	701a      	strb	r2, [r3, #0]
        return true;
 8009f5e:	2301      	movs	r3, #1
 8009f60:	e000      	b.n	8009f64 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8009f62:	2300      	movs	r3, #0
    }
}
 8009f64:	0018      	movs	r0, r3
 8009f66:	46bd      	mov	sp, r7
 8009f68:	b002      	add	sp, #8
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8009f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f6e:	b085      	sub	sp, #20
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8009f76:	250e      	movs	r5, #14
 8009f78:	197b      	adds	r3, r7, r5
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8009f7e:	197b      	adds	r3, r7, r5
 8009f80:	881b      	ldrh	r3, [r3, #0]
 8009f82:	197a      	adds	r2, r7, r5
 8009f84:	1c59      	adds	r1, r3, #1
 8009f86:	8011      	strh	r1, [r2, #0]
 8009f88:	001a      	movs	r2, r3
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	189b      	adds	r3, r3, r2
 8009f8e:	2202      	movs	r2, #2
 8009f90:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	260a      	movs	r6, #10
 8009f96:	19bc      	adds	r4, r7, r6
 8009f98:	4a44      	ldr	r2, [pc, #272]	; (800a0ac <astronode_create_request_transport+0x140>)
 8009f9a:	2101      	movs	r1, #1
 8009f9c:	0018      	movs	r0, r3
 8009f9e:	f000 fa7d 	bl	800a49c <calculate_crc>
 8009fa2:	0003      	movs	r3, r0
 8009fa4:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	1c58      	adds	r0, r3, #1
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	22c4      	movs	r2, #196	; 0xc4
 8009fae:	5a99      	ldrh	r1, [r3, r2]
 8009fb0:	19bc      	adds	r4, r7, r6
 8009fb2:	19bb      	adds	r3, r7, r6
 8009fb4:	881b      	ldrh	r3, [r3, #0]
 8009fb6:	001a      	movs	r2, r3
 8009fb8:	f000 fa70 	bl	800a49c <calculate_crc>
 8009fbc:	0003      	movs	r3, r0
 8009fbe:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8009fc0:	19bb      	adds	r3, r7, r6
 8009fc2:	881b      	ldrh	r3, [r3, #0]
 8009fc4:	021b      	lsls	r3, r3, #8
 8009fc6:	b21a      	sxth	r2, r3
 8009fc8:	0031      	movs	r1, r6
 8009fca:	19bb      	adds	r3, r7, r6
 8009fcc:	881b      	ldrh	r3, [r3, #0]
 8009fce:	0a1b      	lsrs	r3, r3, #8
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	b21b      	sxth	r3, r3
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	b21a      	sxth	r2, r3
 8009fd8:	187b      	adds	r3, r7, r1
 8009fda:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	7818      	ldrb	r0, [r3, #0]
 8009fe0:	197b      	adds	r3, r7, r5
 8009fe2:	881b      	ldrh	r3, [r3, #0]
 8009fe4:	683a      	ldr	r2, [r7, #0]
 8009fe6:	18d3      	adds	r3, r2, r3
 8009fe8:	0019      	movs	r1, r3
 8009fea:	f000 fbeb 	bl	800a7c4 <uint8_to_ascii_buffer>
    index += 2;
 8009fee:	197b      	adds	r3, r7, r5
 8009ff0:	197a      	adds	r2, r7, r5
 8009ff2:	8812      	ldrh	r2, [r2, #0]
 8009ff4:	3202      	adds	r2, #2
 8009ff6:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8009ff8:	230c      	movs	r3, #12
 8009ffa:	18fb      	adds	r3, r7, r3
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	801a      	strh	r2, [r3, #0]
 800a000:	e017      	b.n	800a032 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 800a002:	240c      	movs	r4, #12
 800a004:	193b      	adds	r3, r7, r4
 800a006:	881b      	ldrh	r3, [r3, #0]
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	18d3      	adds	r3, r2, r3
 800a00c:	7858      	ldrb	r0, [r3, #1]
 800a00e:	250e      	movs	r5, #14
 800a010:	197b      	adds	r3, r7, r5
 800a012:	881b      	ldrh	r3, [r3, #0]
 800a014:	683a      	ldr	r2, [r7, #0]
 800a016:	18d3      	adds	r3, r2, r3
 800a018:	0019      	movs	r1, r3
 800a01a:	f000 fbd3 	bl	800a7c4 <uint8_to_ascii_buffer>
        index += 2;
 800a01e:	197b      	adds	r3, r7, r5
 800a020:	197a      	adds	r2, r7, r5
 800a022:	8812      	ldrh	r2, [r2, #0]
 800a024:	3202      	adds	r2, #2
 800a026:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 800a028:	193b      	adds	r3, r7, r4
 800a02a:	881a      	ldrh	r2, [r3, #0]
 800a02c:	193b      	adds	r3, r7, r4
 800a02e:	3201      	adds	r2, #1
 800a030:	801a      	strh	r2, [r3, #0]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	22c4      	movs	r2, #196	; 0xc4
 800a036:	5a9b      	ldrh	r3, [r3, r2]
 800a038:	220c      	movs	r2, #12
 800a03a:	18ba      	adds	r2, r7, r2
 800a03c:	8812      	ldrh	r2, [r2, #0]
 800a03e:	429a      	cmp	r2, r3
 800a040:	d3df      	bcc.n	800a002 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 800a042:	250a      	movs	r5, #10
 800a044:	197b      	adds	r3, r7, r5
 800a046:	881b      	ldrh	r3, [r3, #0]
 800a048:	0a1b      	lsrs	r3, r3, #8
 800a04a:	b29b      	uxth	r3, r3
 800a04c:	b2d8      	uxtb	r0, r3
 800a04e:	240e      	movs	r4, #14
 800a050:	193b      	adds	r3, r7, r4
 800a052:	881b      	ldrh	r3, [r3, #0]
 800a054:	683a      	ldr	r2, [r7, #0]
 800a056:	18d3      	adds	r3, r2, r3
 800a058:	0019      	movs	r1, r3
 800a05a:	f000 fbb3 	bl	800a7c4 <uint8_to_ascii_buffer>
    index += 2;
 800a05e:	0021      	movs	r1, r4
 800a060:	187b      	adds	r3, r7, r1
 800a062:	187a      	adds	r2, r7, r1
 800a064:	8812      	ldrh	r2, [r2, #0]
 800a066:	3202      	adds	r2, #2
 800a068:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 800a06a:	197b      	adds	r3, r7, r5
 800a06c:	881b      	ldrh	r3, [r3, #0]
 800a06e:	b2d8      	uxtb	r0, r3
 800a070:	000c      	movs	r4, r1
 800a072:	187b      	adds	r3, r7, r1
 800a074:	881b      	ldrh	r3, [r3, #0]
 800a076:	683a      	ldr	r2, [r7, #0]
 800a078:	18d3      	adds	r3, r2, r3
 800a07a:	0019      	movs	r1, r3
 800a07c:	f000 fba2 	bl	800a7c4 <uint8_to_ascii_buffer>
    index += 2;
 800a080:	0020      	movs	r0, r4
 800a082:	183b      	adds	r3, r7, r0
 800a084:	183a      	adds	r2, r7, r0
 800a086:	8812      	ldrh	r2, [r2, #0]
 800a088:	3202      	adds	r2, #2
 800a08a:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 800a08c:	183b      	adds	r3, r7, r0
 800a08e:	881b      	ldrh	r3, [r3, #0]
 800a090:	183a      	adds	r2, r7, r0
 800a092:	1c59      	adds	r1, r3, #1
 800a094:	8011      	strh	r1, [r2, #0]
 800a096:	001a      	movs	r2, r3
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	189b      	adds	r3, r3, r2
 800a09c:	2203      	movs	r2, #3
 800a09e:	701a      	strb	r2, [r3, #0]

    return index;
 800a0a0:	183b      	adds	r3, r7, r0
 800a0a2:	881b      	ldrh	r3, [r3, #0]
}
 800a0a4:	0018      	movs	r0, r3
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	b005      	add	sp, #20
 800a0aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0ac:	0000ffff 	.word	0x0000ffff

0800a0b0 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 800a0b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0b2:	b089      	sub	sp, #36	; 0x24
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	607a      	str	r2, [r7, #4]
 800a0ba:	230a      	movs	r3, #10
 800a0bc:	18fb      	adds	r3, r7, r3
 800a0be:	1c0a      	adds	r2, r1, #0
 800a0c0:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	781b      	ldrb	r3, [r3, #0]
 800a0c6:	2b02      	cmp	r3, #2
 800a0c8:	d005      	beq.n	800a0d6 <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 800a0ca:	4bbd      	ldr	r3, [pc, #756]	; (800a3c0 <astronode_decode_answer_transport+0x310>)
 800a0cc:	0018      	movs	r0, r3
 800a0ce:	f7f8 fff3 	bl	80030b8 <send_debug_logs>
        return RS_FAILURE;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	e170      	b.n	800a3b8 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 800a0d6:	210a      	movs	r1, #10
 800a0d8:	187b      	adds	r3, r7, r1
 800a0da:	881b      	ldrh	r3, [r3, #0]
 800a0dc:	2201      	movs	r2, #1
 800a0de:	4013      	ands	r3, r2
 800a0e0:	b29b      	uxth	r3, r3
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d103      	bne.n	800a0ee <astronode_decode_answer_transport+0x3e>
 800a0e6:	187b      	adds	r3, r7, r1
 800a0e8:	881b      	ldrh	r3, [r3, #0]
 800a0ea:	2b07      	cmp	r3, #7
 800a0ec:	d805      	bhi.n	800a0fa <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 800a0ee:	4bb5      	ldr	r3, [pc, #724]	; (800a3c4 <astronode_decode_answer_transport+0x314>)
 800a0f0:	0018      	movs	r0, r3
 800a0f2:	f7f8 ffe1 	bl	80030b8 <send_debug_logs>
        return RS_FAILURE;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	e15e      	b.n	800a3b8 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 800a0fa:	230a      	movs	r3, #10
 800a0fc:	18fb      	adds	r3, r7, r3
 800a0fe:	881b      	ldrh	r3, [r3, #0]
 800a100:	3b08      	subs	r3, #8
 800a102:	2b00      	cmp	r3, #0
 800a104:	da00      	bge.n	800a108 <astronode_decode_answer_transport+0x58>
 800a106:	3301      	adds	r3, #1
 800a108:	105b      	asrs	r3, r3, #1
 800a10a:	b299      	uxth	r1, r3
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	22c4      	movs	r2, #196	; 0xc4
 800a110:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 800a112:	230a      	movs	r3, #10
 800a114:	18fb      	adds	r3, r7, r3
 800a116:	881b      	ldrh	r3, [r3, #0]
 800a118:	3b01      	subs	r3, #1
 800a11a:	68fa      	ldr	r2, [r7, #12]
 800a11c:	18d3      	adds	r3, r2, r3
 800a11e:	781b      	ldrb	r3, [r3, #0]
 800a120:	2b03      	cmp	r3, #3
 800a122:	d005      	beq.n	800a130 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 800a124:	4ba8      	ldr	r3, [pc, #672]	; (800a3c8 <astronode_decode_answer_transport+0x318>)
 800a126:	0018      	movs	r0, r3
 800a128:	f7f8 ffc6 	bl	80030b8 <send_debug_logs>
        return RS_FAILURE;
 800a12c:	2300      	movs	r3, #0
 800a12e:	e143      	b.n	800a3b8 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 800a130:	2117      	movs	r1, #23
 800a132:	187b      	adds	r3, r7, r1
 800a134:	2200      	movs	r2, #0
 800a136:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 800a138:	2416      	movs	r4, #22
 800a13a:	193b      	adds	r3, r7, r4
 800a13c:	2200      	movs	r2, #0
 800a13e:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	3301      	adds	r3, #1
 800a144:	781b      	ldrb	r3, [r3, #0]
 800a146:	187a      	adds	r2, r7, r1
 800a148:	0011      	movs	r1, r2
 800a14a:	0018      	movs	r0, r3
 800a14c:	f7ff fee2 	bl	8009f14 <ascii_to_value>
 800a150:	0003      	movs	r3, r0
 800a152:	001a      	movs	r2, r3
 800a154:	2301      	movs	r3, #1
 800a156:	4053      	eors	r3, r2
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10e      	bne.n	800a17c <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	3302      	adds	r3, #2
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	193a      	adds	r2, r7, r4
 800a166:	0011      	movs	r1, r2
 800a168:	0018      	movs	r0, r3
 800a16a:	f7ff fed3 	bl	8009f14 <ascii_to_value>
 800a16e:	0003      	movs	r3, r0
 800a170:	001a      	movs	r2, r3
 800a172:	2301      	movs	r3, #1
 800a174:	4053      	eors	r3, r2
 800a176:	b2db      	uxtb	r3, r3
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d005      	beq.n	800a188 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800a17c:	4b93      	ldr	r3, [pc, #588]	; (800a3cc <astronode_decode_answer_transport+0x31c>)
 800a17e:	0018      	movs	r0, r3
 800a180:	f7f8 ff9a 	bl	80030b8 <send_debug_logs>
        return RS_FAILURE;
 800a184:	2300      	movs	r3, #0
 800a186:	e117      	b.n	800a3b8 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 800a188:	2317      	movs	r3, #23
 800a18a:	18fb      	adds	r3, r7, r3
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	011b      	lsls	r3, r3, #4
 800a190:	b2da      	uxtb	r2, r3
 800a192:	2316      	movs	r3, #22
 800a194:	18fb      	adds	r3, r7, r3
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	18d3      	adds	r3, r2, r3
 800a19a:	b2da      	uxtb	r2, r3
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 800a1a0:	231e      	movs	r3, #30
 800a1a2:	18fb      	adds	r3, r7, r3
 800a1a4:	2203      	movs	r2, #3
 800a1a6:	801a      	strh	r2, [r3, #0]
 800a1a8:	231c      	movs	r3, #28
 800a1aa:	18fb      	adds	r3, r7, r3
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	801a      	strh	r2, [r3, #0]
 800a1b0:	e045      	b.n	800a23e <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 800a1b2:	241e      	movs	r4, #30
 800a1b4:	193b      	adds	r3, r7, r4
 800a1b6:	881b      	ldrh	r3, [r3, #0]
 800a1b8:	68fa      	ldr	r2, [r7, #12]
 800a1ba:	18d3      	adds	r3, r2, r3
 800a1bc:	781b      	ldrb	r3, [r3, #0]
 800a1be:	2217      	movs	r2, #23
 800a1c0:	18ba      	adds	r2, r7, r2
 800a1c2:	0011      	movs	r1, r2
 800a1c4:	0018      	movs	r0, r3
 800a1c6:	f7ff fea5 	bl	8009f14 <ascii_to_value>
 800a1ca:	0003      	movs	r3, r0
 800a1cc:	001a      	movs	r2, r3
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	4053      	eors	r3, r2
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d112      	bne.n	800a1fe <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 800a1d8:	193b      	adds	r3, r7, r4
 800a1da:	881b      	ldrh	r3, [r3, #0]
 800a1dc:	3301      	adds	r3, #1
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	18d3      	adds	r3, r2, r3
 800a1e2:	781b      	ldrb	r3, [r3, #0]
 800a1e4:	2216      	movs	r2, #22
 800a1e6:	18ba      	adds	r2, r7, r2
 800a1e8:	0011      	movs	r1, r2
 800a1ea:	0018      	movs	r0, r3
 800a1ec:	f7ff fe92 	bl	8009f14 <ascii_to_value>
 800a1f0:	0003      	movs	r3, r0
 800a1f2:	001a      	movs	r2, r3
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	4053      	eors	r3, r2
 800a1f8:	b2db      	uxtb	r3, r3
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d005      	beq.n	800a20a <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800a1fe:	4b73      	ldr	r3, [pc, #460]	; (800a3cc <astronode_decode_answer_transport+0x31c>)
 800a200:	0018      	movs	r0, r3
 800a202:	f7f8 ff59 	bl	80030b8 <send_debug_logs>
            return RS_FAILURE;
 800a206:	2300      	movs	r3, #0
 800a208:	e0d6      	b.n	800a3b8 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 800a20a:	2317      	movs	r3, #23
 800a20c:	18fb      	adds	r3, r7, r3
 800a20e:	781b      	ldrb	r3, [r3, #0]
 800a210:	011b      	lsls	r3, r3, #4
 800a212:	b2d9      	uxtb	r1, r3
 800a214:	2316      	movs	r3, #22
 800a216:	18fb      	adds	r3, r7, r3
 800a218:	781a      	ldrb	r2, [r3, #0]
 800a21a:	201c      	movs	r0, #28
 800a21c:	183b      	adds	r3, r7, r0
 800a21e:	881b      	ldrh	r3, [r3, #0]
 800a220:	1838      	adds	r0, r7, r0
 800a222:	1c5c      	adds	r4, r3, #1
 800a224:	8004      	strh	r4, [r0, #0]
 800a226:	0018      	movs	r0, r3
 800a228:	188b      	adds	r3, r1, r2
 800a22a:	b2da      	uxtb	r2, r3
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	181b      	adds	r3, r3, r0
 800a230:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 800a232:	221e      	movs	r2, #30
 800a234:	18bb      	adds	r3, r7, r2
 800a236:	18ba      	adds	r2, r7, r2
 800a238:	8812      	ldrh	r2, [r2, #0]
 800a23a:	3202      	adds	r2, #2
 800a23c:	801a      	strh	r2, [r3, #0]
 800a23e:	231e      	movs	r3, #30
 800a240:	18fb      	adds	r3, r7, r3
 800a242:	881a      	ldrh	r2, [r3, #0]
 800a244:	260a      	movs	r6, #10
 800a246:	19bb      	adds	r3, r7, r6
 800a248:	881b      	ldrh	r3, [r3, #0]
 800a24a:	3b05      	subs	r3, #5
 800a24c:	429a      	cmp	r2, r3
 800a24e:	dbb0      	blt.n	800a1b2 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	251a      	movs	r5, #26
 800a254:	197c      	adds	r4, r7, r5
 800a256:	4a5e      	ldr	r2, [pc, #376]	; (800a3d0 <astronode_decode_answer_transport+0x320>)
 800a258:	2101      	movs	r1, #1
 800a25a:	0018      	movs	r0, r3
 800a25c:	f000 f91e 	bl	800a49c <calculate_crc>
 800a260:	0003      	movs	r3, r0
 800a262:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	1c58      	adds	r0, r3, #1
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	22c4      	movs	r2, #196	; 0xc4
 800a26c:	5a99      	ldrh	r1, [r3, r2]
 800a26e:	197c      	adds	r4, r7, r5
 800a270:	197b      	adds	r3, r7, r5
 800a272:	881b      	ldrh	r3, [r3, #0]
 800a274:	001a      	movs	r2, r3
 800a276:	f000 f911 	bl	800a49c <calculate_crc>
 800a27a:	0003      	movs	r3, r0
 800a27c:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 800a27e:	197b      	adds	r3, r7, r5
 800a280:	881b      	ldrh	r3, [r3, #0]
 800a282:	021b      	lsls	r3, r3, #8
 800a284:	b21a      	sxth	r2, r3
 800a286:	0029      	movs	r1, r5
 800a288:	197b      	adds	r3, r7, r5
 800a28a:	881b      	ldrh	r3, [r3, #0]
 800a28c:	0a1b      	lsrs	r3, r3, #8
 800a28e:	b29b      	uxth	r3, r3
 800a290:	b21b      	sxth	r3, r3
 800a292:	4313      	orrs	r3, r2
 800a294:	b21a      	sxth	r2, r3
 800a296:	187b      	adds	r3, r7, r1
 800a298:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 800a29a:	19bb      	adds	r3, r7, r6
 800a29c:	881b      	ldrh	r3, [r3, #0]
 800a29e:	3b05      	subs	r3, #5
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	18d3      	adds	r3, r2, r3
 800a2a4:	781b      	ldrb	r3, [r3, #0]
 800a2a6:	2217      	movs	r2, #23
 800a2a8:	18ba      	adds	r2, r7, r2
 800a2aa:	0011      	movs	r1, r2
 800a2ac:	0018      	movs	r0, r3
 800a2ae:	f7ff fe31 	bl	8009f14 <ascii_to_value>
 800a2b2:	0003      	movs	r3, r0
 800a2b4:	001a      	movs	r2, r3
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	4053      	eors	r3, r2
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d112      	bne.n	800a2e6 <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 800a2c0:	19bb      	adds	r3, r7, r6
 800a2c2:	881b      	ldrh	r3, [r3, #0]
 800a2c4:	3b04      	subs	r3, #4
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	18d3      	adds	r3, r2, r3
 800a2ca:	781b      	ldrb	r3, [r3, #0]
 800a2cc:	2216      	movs	r2, #22
 800a2ce:	18ba      	adds	r2, r7, r2
 800a2d0:	0011      	movs	r1, r2
 800a2d2:	0018      	movs	r0, r3
 800a2d4:	f7ff fe1e 	bl	8009f14 <ascii_to_value>
 800a2d8:	0003      	movs	r3, r0
 800a2da:	001a      	movs	r2, r3
 800a2dc:	2301      	movs	r3, #1
 800a2de:	4053      	eors	r3, r2
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d005      	beq.n	800a2f2 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800a2e6:	4b39      	ldr	r3, [pc, #228]	; (800a3cc <astronode_decode_answer_transport+0x31c>)
 800a2e8:	0018      	movs	r0, r3
 800a2ea:	f7f8 fee5 	bl	80030b8 <send_debug_logs>
        return RS_FAILURE;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	e062      	b.n	800a3b8 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 800a2f2:	2017      	movs	r0, #23
 800a2f4:	183b      	adds	r3, r7, r0
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	b29b      	uxth	r3, r3
 800a2fa:	031b      	lsls	r3, r3, #12
 800a2fc:	b299      	uxth	r1, r3
 800a2fe:	2416      	movs	r4, #22
 800a300:	193b      	adds	r3, r7, r4
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	b29b      	uxth	r3, r3
 800a306:	021b      	lsls	r3, r3, #8
 800a308:	b29a      	uxth	r2, r3
 800a30a:	2318      	movs	r3, #24
 800a30c:	18fb      	adds	r3, r7, r3
 800a30e:	188a      	adds	r2, r1, r2
 800a310:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 800a312:	250a      	movs	r5, #10
 800a314:	197b      	adds	r3, r7, r5
 800a316:	881b      	ldrh	r3, [r3, #0]
 800a318:	3b03      	subs	r3, #3
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	18d3      	adds	r3, r2, r3
 800a31e:	781b      	ldrb	r3, [r3, #0]
 800a320:	183a      	adds	r2, r7, r0
 800a322:	0011      	movs	r1, r2
 800a324:	0018      	movs	r0, r3
 800a326:	f7ff fdf5 	bl	8009f14 <ascii_to_value>
 800a32a:	0003      	movs	r3, r0
 800a32c:	001a      	movs	r2, r3
 800a32e:	2301      	movs	r3, #1
 800a330:	4053      	eors	r3, r2
 800a332:	b2db      	uxtb	r3, r3
 800a334:	2b00      	cmp	r3, #0
 800a336:	d111      	bne.n	800a35c <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 800a338:	197b      	adds	r3, r7, r5
 800a33a:	881b      	ldrh	r3, [r3, #0]
 800a33c:	3b02      	subs	r3, #2
 800a33e:	68fa      	ldr	r2, [r7, #12]
 800a340:	18d3      	adds	r3, r2, r3
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	193a      	adds	r2, r7, r4
 800a346:	0011      	movs	r1, r2
 800a348:	0018      	movs	r0, r3
 800a34a:	f7ff fde3 	bl	8009f14 <ascii_to_value>
 800a34e:	0003      	movs	r3, r0
 800a350:	001a      	movs	r2, r3
 800a352:	2301      	movs	r3, #1
 800a354:	4053      	eors	r3, r2
 800a356:	b2db      	uxtb	r3, r3
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d005      	beq.n	800a368 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800a35c:	4b1b      	ldr	r3, [pc, #108]	; (800a3cc <astronode_decode_answer_transport+0x31c>)
 800a35e:	0018      	movs	r0, r3
 800a360:	f7f8 feaa 	bl	80030b8 <send_debug_logs>
        return RS_FAILURE;
 800a364:	2300      	movs	r3, #0
 800a366:	e027      	b.n	800a3b8 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 800a368:	2317      	movs	r3, #23
 800a36a:	18fb      	adds	r3, r7, r3
 800a36c:	781b      	ldrb	r3, [r3, #0]
 800a36e:	b29b      	uxth	r3, r3
 800a370:	011b      	lsls	r3, r3, #4
 800a372:	b29a      	uxth	r2, r3
 800a374:	2316      	movs	r3, #22
 800a376:	18fb      	adds	r3, r7, r3
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	b29b      	uxth	r3, r3
 800a37c:	18d3      	adds	r3, r2, r3
 800a37e:	b299      	uxth	r1, r3
 800a380:	2018      	movs	r0, #24
 800a382:	183b      	adds	r3, r7, r0
 800a384:	183a      	adds	r2, r7, r0
 800a386:	8812      	ldrh	r2, [r2, #0]
 800a388:	188a      	adds	r2, r1, r2
 800a38a:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 800a38c:	183a      	adds	r2, r7, r0
 800a38e:	231a      	movs	r3, #26
 800a390:	18fb      	adds	r3, r7, r3
 800a392:	8812      	ldrh	r2, [r2, #0]
 800a394:	881b      	ldrh	r3, [r3, #0]
 800a396:	429a      	cmp	r2, r3
 800a398:	d005      	beq.n	800a3a6 <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 800a39a:	4b0e      	ldr	r3, [pc, #56]	; (800a3d4 <astronode_decode_answer_transport+0x324>)
 800a39c:	0018      	movs	r0, r3
 800a39e:	f7f8 fe8b 	bl	80030b8 <send_debug_logs>
        return RS_FAILURE;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	e008      	b.n	800a3b8 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	2bff      	cmp	r3, #255	; 0xff
 800a3ac:	d103      	bne.n	800a3b6 <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	0018      	movs	r0, r3
 800a3b2:	f000 f8c3 	bl	800a53c <check_for_error>
    }

    return RS_SUCCESS;
 800a3b6:	2301      	movs	r3, #1
}
 800a3b8:	0018      	movs	r0, r3
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	b009      	add	sp, #36	; 0x24
 800a3be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3c0:	080153dc 	.word	0x080153dc
 800a3c4:	0801542c 	.word	0x0801542c
 800a3c8:	0801547c 	.word	0x0801547c
 800a3cc:	080154cc 	.word	0x080154cc
 800a3d0:	0000ffff 	.word	0x0000ffff
 800a3d4:	08015518 	.word	0x08015518

0800a3d8 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 800a3d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3da:	4c2b      	ldr	r4, [pc, #172]	; (800a488 <astronode_transport_send_receive+0xb0>)
 800a3dc:	44a5      	add	sp, r4
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
 800a3e2:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 800a3e4:	4b29      	ldr	r3, [pc, #164]	; (800a48c <astronode_transport_send_receive+0xb4>)
 800a3e6:	25ca      	movs	r5, #202	; 0xca
 800a3e8:	00ad      	lsls	r5, r5, #2
 800a3ea:	195b      	adds	r3, r3, r5
 800a3ec:	19db      	adds	r3, r3, r7
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	601a      	str	r2, [r3, #0]
 800a3f2:	3304      	adds	r3, #4
 800a3f4:	22c4      	movs	r2, #196	; 0xc4
 800a3f6:	0052      	lsls	r2, r2, #1
 800a3f8:	2100      	movs	r1, #0
 800a3fa:	0018      	movs	r0, r3
 800a3fc:	f003 f970 	bl	800d6e0 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 800a400:	4b23      	ldr	r3, [pc, #140]	; (800a490 <astronode_transport_send_receive+0xb8>)
 800a402:	195b      	adds	r3, r3, r5
 800a404:	19db      	adds	r3, r3, r7
 800a406:	2200      	movs	r2, #0
 800a408:	601a      	str	r2, [r3, #0]
 800a40a:	3304      	adds	r3, #4
 800a40c:	22c4      	movs	r2, #196	; 0xc4
 800a40e:	0052      	lsls	r2, r2, #1
 800a410:	2100      	movs	r1, #0
 800a412:	0018      	movs	r0, r3
 800a414:	f003 f964 	bl	800d6e0 <memset>
    uint16_t answer_length =  0;
 800a418:	4b1e      	ldr	r3, [pc, #120]	; (800a494 <astronode_transport_send_receive+0xbc>)
 800a41a:	195b      	adds	r3, r3, r5
 800a41c:	19db      	adds	r3, r3, r7
 800a41e:	2200      	movs	r2, #0
 800a420:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 800a422:	4e1d      	ldr	r6, [pc, #116]	; (800a498 <astronode_transport_send_receive+0xc0>)
 800a424:	19bc      	adds	r4, r7, r6
 800a426:	23cc      	movs	r3, #204	; 0xcc
 800a428:	005b      	lsls	r3, r3, #1
 800a42a:	18fa      	adds	r2, r7, r3
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	0011      	movs	r1, r2
 800a430:	0018      	movs	r0, r3
 800a432:	f7ff fd9b 	bl	8009f6c <astronode_create_request_transport>
 800a436:	0003      	movs	r3, r0
 800a438:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 800a43a:	19bb      	adds	r3, r7, r6
 800a43c:	881a      	ldrh	r2, [r3, #0]
 800a43e:	23cc      	movs	r3, #204	; 0xcc
 800a440:	005b      	lsls	r3, r3, #1
 800a442:	18fb      	adds	r3, r7, r3
 800a444:	0011      	movs	r1, r2
 800a446:	0018      	movs	r0, r3
 800a448:	f7f9 fb30 	bl	8003aac <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 800a44c:	230a      	movs	r3, #10
 800a44e:	18fa      	adds	r2, r7, r3
 800a450:	240c      	movs	r4, #12
 800a452:	193b      	adds	r3, r7, r4
 800a454:	0011      	movs	r1, r2
 800a456:	0018      	movs	r0, r3
 800a458:	f000 f92c 	bl	800a6b4 <receive_astronode_answer>
 800a45c:	0003      	movs	r3, r0
 800a45e:	2b01      	cmp	r3, #1
 800a460:	d10a      	bne.n	800a478 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 800a462:	4b0c      	ldr	r3, [pc, #48]	; (800a494 <astronode_transport_send_receive+0xbc>)
 800a464:	195b      	adds	r3, r3, r5
 800a466:	19db      	adds	r3, r3, r7
 800a468:	8819      	ldrh	r1, [r3, #0]
 800a46a:	683a      	ldr	r2, [r7, #0]
 800a46c:	193b      	adds	r3, r7, r4
 800a46e:	0018      	movs	r0, r3
 800a470:	f7ff fe1e 	bl	800a0b0 <astronode_decode_answer_transport>
 800a474:	0003      	movs	r3, r0
 800a476:	e000      	b.n	800a47a <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 800a478:	2300      	movs	r3, #0
    }
}
 800a47a:	0018      	movs	r0, r3
 800a47c:	46bd      	mov	sp, r7
 800a47e:	23cb      	movs	r3, #203	; 0xcb
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	449d      	add	sp, r3
 800a484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a486:	46c0      	nop			; (mov r8, r8)
 800a488:	fffffcd4 	.word	0xfffffcd4
 800a48c:	fffffe70 	.word	0xfffffe70
 800a490:	fffffce4 	.word	0xfffffce4
 800a494:	fffffce2 	.word	0xfffffce2
 800a498:	00000326 	.word	0x00000326

0800a49c <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 800a49c:	b590      	push	{r4, r7, lr}
 800a49e:	b085      	sub	sp, #20
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	0008      	movs	r0, r1
 800a4a6:	0011      	movs	r1, r2
 800a4a8:	1cbb      	adds	r3, r7, #2
 800a4aa:	1c02      	adds	r2, r0, #0
 800a4ac:	801a      	strh	r2, [r3, #0]
 800a4ae:	003b      	movs	r3, r7
 800a4b0:	1c0a      	adds	r2, r1, #0
 800a4b2:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 800a4b4:	230e      	movs	r3, #14
 800a4b6:	18fb      	adds	r3, r7, r3
 800a4b8:	003a      	movs	r2, r7
 800a4ba:	8812      	ldrh	r2, [r2, #0]
 800a4bc:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 800a4be:	e02e      	b.n	800a51e <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 800a4c0:	240e      	movs	r4, #14
 800a4c2:	193b      	adds	r3, r7, r4
 800a4c4:	881b      	ldrh	r3, [r3, #0]
 800a4c6:	0a1b      	lsrs	r3, r3, #8
 800a4c8:	b299      	uxth	r1, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	1c5a      	adds	r2, r3, #1
 800a4ce:	607a      	str	r2, [r7, #4]
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	b29a      	uxth	r2, r3
 800a4d4:	200c      	movs	r0, #12
 800a4d6:	183b      	adds	r3, r7, r0
 800a4d8:	404a      	eors	r2, r1
 800a4da:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 800a4dc:	183b      	adds	r3, r7, r0
 800a4de:	881b      	ldrh	r3, [r3, #0]
 800a4e0:	091b      	lsrs	r3, r3, #4
 800a4e2:	b299      	uxth	r1, r3
 800a4e4:	183b      	adds	r3, r7, r0
 800a4e6:	183a      	adds	r2, r7, r0
 800a4e8:	8812      	ldrh	r2, [r2, #0]
 800a4ea:	404a      	eors	r2, r1
 800a4ec:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 800a4ee:	0021      	movs	r1, r4
 800a4f0:	187b      	adds	r3, r7, r1
 800a4f2:	881b      	ldrh	r3, [r3, #0]
 800a4f4:	021b      	lsls	r3, r3, #8
 800a4f6:	b21a      	sxth	r2, r3
 800a4f8:	183b      	adds	r3, r7, r0
 800a4fa:	881b      	ldrh	r3, [r3, #0]
 800a4fc:	031b      	lsls	r3, r3, #12
 800a4fe:	b21b      	sxth	r3, r3
 800a500:	4053      	eors	r3, r2
 800a502:	b21a      	sxth	r2, r3
 800a504:	183b      	adds	r3, r7, r0
 800a506:	881b      	ldrh	r3, [r3, #0]
 800a508:	015b      	lsls	r3, r3, #5
 800a50a:	b21b      	sxth	r3, r3
 800a50c:	4053      	eors	r3, r2
 800a50e:	b21a      	sxth	r2, r3
 800a510:	183b      	adds	r3, r7, r0
 800a512:	2000      	movs	r0, #0
 800a514:	5e1b      	ldrsh	r3, [r3, r0]
 800a516:	4053      	eors	r3, r2
 800a518:	b21a      	sxth	r2, r3
 800a51a:	187b      	adds	r3, r7, r1
 800a51c:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 800a51e:	1cbb      	adds	r3, r7, #2
 800a520:	881b      	ldrh	r3, [r3, #0]
 800a522:	1cba      	adds	r2, r7, #2
 800a524:	1e59      	subs	r1, r3, #1
 800a526:	8011      	strh	r1, [r2, #0]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d1c9      	bne.n	800a4c0 <calculate_crc+0x24>
    }
    return crc;
 800a52c:	230e      	movs	r3, #14
 800a52e:	18fb      	adds	r3, r7, r3
 800a530:	881b      	ldrh	r3, [r3, #0]
}
 800a532:	0018      	movs	r0, r3
 800a534:	46bd      	mov	sp, r7
 800a536:	b005      	add	sp, #20
 800a538:	bd90      	pop	{r4, r7, pc}
	...

0800a53c <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	785b      	ldrb	r3, [r3, #1]
 800a548:	b299      	uxth	r1, r3
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	789b      	ldrb	r3, [r3, #2]
 800a54e:	b29b      	uxth	r3, r3
 800a550:	021b      	lsls	r3, r3, #8
 800a552:	b29a      	uxth	r2, r3
 800a554:	200e      	movs	r0, #14
 800a556:	183b      	adds	r3, r7, r0
 800a558:	188a      	adds	r2, r1, r2
 800a55a:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 800a55c:	183b      	adds	r3, r7, r0
 800a55e:	881b      	ldrh	r3, [r3, #0]
 800a560:	4a40      	ldr	r2, [pc, #256]	; (800a664 <check_for_error+0x128>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d100      	bne.n	800a568 <check_for_error+0x2c>
 800a566:	e06f      	b.n	800a648 <check_for_error+0x10c>
 800a568:	4a3e      	ldr	r2, [pc, #248]	; (800a664 <check_for_error+0x128>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	dd00      	ble.n	800a570 <check_for_error+0x34>
 800a56e:	e070      	b.n	800a652 <check_for_error+0x116>
 800a570:	4a3d      	ldr	r2, [pc, #244]	; (800a668 <check_for_error+0x12c>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d100      	bne.n	800a578 <check_for_error+0x3c>
 800a576:	e062      	b.n	800a63e <check_for_error+0x102>
 800a578:	4a3b      	ldr	r2, [pc, #236]	; (800a668 <check_for_error+0x12c>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	dd00      	ble.n	800a580 <check_for_error+0x44>
 800a57e:	e068      	b.n	800a652 <check_for_error+0x116>
 800a580:	4a3a      	ldr	r2, [pc, #232]	; (800a66c <check_for_error+0x130>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d056      	beq.n	800a634 <check_for_error+0xf8>
 800a586:	4a39      	ldr	r2, [pc, #228]	; (800a66c <check_for_error+0x130>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	dd00      	ble.n	800a58e <check_for_error+0x52>
 800a58c:	e061      	b.n	800a652 <check_for_error+0x116>
 800a58e:	4a38      	ldr	r2, [pc, #224]	; (800a670 <check_for_error+0x134>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d04a      	beq.n	800a62a <check_for_error+0xee>
 800a594:	4a36      	ldr	r2, [pc, #216]	; (800a670 <check_for_error+0x134>)
 800a596:	4293      	cmp	r3, r2
 800a598:	dc5b      	bgt.n	800a652 <check_for_error+0x116>
 800a59a:	4a36      	ldr	r2, [pc, #216]	; (800a674 <check_for_error+0x138>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d03f      	beq.n	800a620 <check_for_error+0xe4>
 800a5a0:	4a34      	ldr	r2, [pc, #208]	; (800a674 <check_for_error+0x138>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	dc55      	bgt.n	800a652 <check_for_error+0x116>
 800a5a6:	4a34      	ldr	r2, [pc, #208]	; (800a678 <check_for_error+0x13c>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d034      	beq.n	800a616 <check_for_error+0xda>
 800a5ac:	4a32      	ldr	r2, [pc, #200]	; (800a678 <check_for_error+0x13c>)
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	dc4f      	bgt.n	800a652 <check_for_error+0x116>
 800a5b2:	4a32      	ldr	r2, [pc, #200]	; (800a67c <check_for_error+0x140>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d029      	beq.n	800a60c <check_for_error+0xd0>
 800a5b8:	4a30      	ldr	r2, [pc, #192]	; (800a67c <check_for_error+0x140>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	dc49      	bgt.n	800a652 <check_for_error+0x116>
 800a5be:	4a30      	ldr	r2, [pc, #192]	; (800a680 <check_for_error+0x144>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d01e      	beq.n	800a602 <check_for_error+0xc6>
 800a5c4:	4a2e      	ldr	r2, [pc, #184]	; (800a680 <check_for_error+0x144>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	dc43      	bgt.n	800a652 <check_for_error+0x116>
 800a5ca:	2222      	movs	r2, #34	; 0x22
 800a5cc:	32ff      	adds	r2, #255	; 0xff
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d012      	beq.n	800a5f8 <check_for_error+0xbc>
 800a5d2:	2291      	movs	r2, #145	; 0x91
 800a5d4:	0052      	lsls	r2, r2, #1
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	da3b      	bge.n	800a652 <check_for_error+0x116>
 800a5da:	2b01      	cmp	r3, #1
 800a5dc:	d002      	beq.n	800a5e4 <check_for_error+0xa8>
 800a5de:	2b11      	cmp	r3, #17
 800a5e0:	d005      	beq.n	800a5ee <check_for_error+0xb2>
 800a5e2:	e036      	b.n	800a652 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 800a5e4:	4b27      	ldr	r3, [pc, #156]	; (800a684 <check_for_error+0x148>)
 800a5e6:	0018      	movs	r0, r3
 800a5e8:	f7f8 fd66 	bl	80030b8 <send_debug_logs>
            break;
 800a5ec:	e036      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 800a5ee:	4b26      	ldr	r3, [pc, #152]	; (800a688 <check_for_error+0x14c>)
 800a5f0:	0018      	movs	r0, r3
 800a5f2:	f7f8 fd61 	bl	80030b8 <send_debug_logs>
            break;
 800a5f6:	e031      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 800a5f8:	4b24      	ldr	r3, [pc, #144]	; (800a68c <check_for_error+0x150>)
 800a5fa:	0018      	movs	r0, r3
 800a5fc:	f7f8 fd5c 	bl	80030b8 <send_debug_logs>
            break;
 800a600:	e02c      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 800a602:	4b23      	ldr	r3, [pc, #140]	; (800a690 <check_for_error+0x154>)
 800a604:	0018      	movs	r0, r3
 800a606:	f7f8 fd57 	bl	80030b8 <send_debug_logs>
            break;
 800a60a:	e027      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 800a60c:	4b21      	ldr	r3, [pc, #132]	; (800a694 <check_for_error+0x158>)
 800a60e:	0018      	movs	r0, r3
 800a610:	f7f8 fd52 	bl	80030b8 <send_debug_logs>
            break;
 800a614:	e022      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 800a616:	4b20      	ldr	r3, [pc, #128]	; (800a698 <check_for_error+0x15c>)
 800a618:	0018      	movs	r0, r3
 800a61a:	f7f8 fd4d 	bl	80030b8 <send_debug_logs>
            break;
 800a61e:	e01d      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 800a620:	4b1e      	ldr	r3, [pc, #120]	; (800a69c <check_for_error+0x160>)
 800a622:	0018      	movs	r0, r3
 800a624:	f7f8 fd48 	bl	80030b8 <send_debug_logs>
            break;
 800a628:	e018      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 800a62a:	4b1d      	ldr	r3, [pc, #116]	; (800a6a0 <check_for_error+0x164>)
 800a62c:	0018      	movs	r0, r3
 800a62e:	f7f8 fd43 	bl	80030b8 <send_debug_logs>
            break;
 800a632:	e013      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 800a634:	4b1b      	ldr	r3, [pc, #108]	; (800a6a4 <check_for_error+0x168>)
 800a636:	0018      	movs	r0, r3
 800a638:	f7f8 fd3e 	bl	80030b8 <send_debug_logs>
            break;
 800a63c:	e00e      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 800a63e:	4b1a      	ldr	r3, [pc, #104]	; (800a6a8 <check_for_error+0x16c>)
 800a640:	0018      	movs	r0, r3
 800a642:	f7f8 fd39 	bl	80030b8 <send_debug_logs>
            break;
 800a646:	e009      	b.n	800a65c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 800a648:	4b18      	ldr	r3, [pc, #96]	; (800a6ac <check_for_error+0x170>)
 800a64a:	0018      	movs	r0, r3
 800a64c:	f7f8 fd34 	bl	80030b8 <send_debug_logs>
            break;
 800a650:	e004      	b.n	800a65c <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 800a652:	4b17      	ldr	r3, [pc, #92]	; (800a6b0 <check_for_error+0x174>)
 800a654:	0018      	movs	r0, r3
 800a656:	f7f8 fd2f 	bl	80030b8 <send_debug_logs>
            break;
 800a65a:	46c0      	nop			; (mov r8, r8)
    }
}
 800a65c:	46c0      	nop			; (mov r8, r8)
 800a65e:	46bd      	mov	sp, r7
 800a660:	b004      	add	sp, #16
 800a662:	bd80      	pop	{r7, pc}
 800a664:	00004601 	.word	0x00004601
 800a668:	00004501 	.word	0x00004501
 800a66c:	00003501 	.word	0x00003501
 800a670:	00002601 	.word	0x00002601
 800a674:	00002511 	.word	0x00002511
 800a678:	00002501 	.word	0x00002501
 800a67c:	00000611 	.word	0x00000611
 800a680:	00000601 	.word	0x00000601
 800a684:	0801555c 	.word	0x0801555c
 800a688:	080155a8 	.word	0x080155a8
 800a68c:	0801560c 	.word	0x0801560c
 800a690:	08015644 	.word	0x08015644
 800a694:	080156e8 	.word	0x080156e8
 800a698:	08015750 	.word	0x08015750
 800a69c:	080157b0 	.word	0x080157b0
 800a6a0:	0801583c 	.word	0x0801583c
 800a6a4:	0801589c 	.word	0x0801589c
 800a6a8:	08015948 	.word	0x08015948
 800a6ac:	08015994 	.word	0x08015994
 800a6b0:	080159dc 	.word	0x080159dc

0800a6b4 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 800a6b4:	b5b0      	push	{r4, r5, r7, lr}
 800a6b6:	b086      	sub	sp, #24
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
 800a6bc:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 800a6be:	230f      	movs	r3, #15
 800a6c0:	18fb      	adds	r3, r7, r3
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 800a6c6:	2316      	movs	r3, #22
 800a6c8:	18fb      	adds	r3, r7, r3
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 800a6ce:	f7f9 fa0b 	bl	8003ae8 <get_systick>
 800a6d2:	0003      	movs	r3, r0
 800a6d4:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 800a6d6:	2315      	movs	r3, #21
 800a6d8:	18fb      	adds	r3, r7, r3
 800a6da:	2200      	movs	r2, #0
 800a6dc:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 800a6de:	e054      	b.n	800a78a <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 800a6e0:	4a34      	ldr	r2, [pc, #208]	; (800a7b4 <receive_astronode_answer+0x100>)
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	0011      	movs	r1, r2
 800a6e6:	0018      	movs	r0, r3
 800a6e8:	f7f9 fa06 	bl	8003af8 <is_systick_timeout_over>
 800a6ec:	1e03      	subs	r3, r0, #0
 800a6ee:	d005      	beq.n	800a6fc <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 800a6f0:	4b31      	ldr	r3, [pc, #196]	; (800a7b8 <receive_astronode_answer+0x104>)
 800a6f2:	0018      	movs	r0, r3
 800a6f4:	f7f8 fce0 	bl	80030b8 <send_debug_logs>
            return RS_FAILURE;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	e057      	b.n	800a7ac <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 800a6fc:	250f      	movs	r5, #15
 800a6fe:	197b      	adds	r3, r7, r5
 800a700:	0018      	movs	r0, r3
 800a702:	f7f9 fa0f 	bl	8003b24 <is_astronode_character_received>
 800a706:	0003      	movs	r3, r0
 800a708:	0019      	movs	r1, r3
 800a70a:	2016      	movs	r0, #22
 800a70c:	183b      	adds	r3, r7, r0
 800a70e:	183a      	adds	r2, r7, r0
 800a710:	8812      	ldrh	r2, [r2, #0]
 800a712:	801a      	strh	r2, [r3, #0]
 800a714:	2415      	movs	r4, #21
 800a716:	193b      	adds	r3, r7, r4
 800a718:	193a      	adds	r2, r7, r4
 800a71a:	7812      	ldrb	r2, [r2, #0]
 800a71c:	701a      	strb	r2, [r3, #0]
 800a71e:	2900      	cmp	r1, #0
 800a720:	d033      	beq.n	800a78a <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 800a722:	197b      	adds	r3, r7, r5
 800a724:	781b      	ldrb	r3, [r3, #0]
 800a726:	2b02      	cmp	r3, #2
 800a728:	d105      	bne.n	800a736 <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 800a72a:	193b      	adds	r3, r7, r4
 800a72c:	2200      	movs	r2, #0
 800a72e:	701a      	strb	r2, [r3, #0]
                length = 0;
 800a730:	183b      	adds	r3, r7, r0
 800a732:	2200      	movs	r2, #0
 800a734:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 800a736:	2116      	movs	r1, #22
 800a738:	187b      	adds	r3, r7, r1
 800a73a:	881b      	ldrh	r3, [r3, #0]
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	18d3      	adds	r3, r2, r3
 800a740:	220f      	movs	r2, #15
 800a742:	18ba      	adds	r2, r7, r2
 800a744:	7812      	ldrb	r2, [r2, #0]
 800a746:	701a      	strb	r2, [r3, #0]
            length++;
 800a748:	187b      	adds	r3, r7, r1
 800a74a:	881a      	ldrh	r2, [r3, #0]
 800a74c:	187b      	adds	r3, r7, r1
 800a74e:	3201      	adds	r2, #1
 800a750:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 800a752:	187b      	adds	r3, r7, r1
 800a754:	881b      	ldrh	r3, [r3, #0]
 800a756:	2bb2      	cmp	r3, #178	; 0xb2
 800a758:	d905      	bls.n	800a766 <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 800a75a:	4b18      	ldr	r3, [pc, #96]	; (800a7bc <receive_astronode_answer+0x108>)
 800a75c:	0018      	movs	r0, r3
 800a75e:	f7f8 fcab 	bl	80030b8 <send_debug_logs>
                return RS_FAILURE;
 800a762:	2300      	movs	r3, #0
 800a764:	e022      	b.n	800a7ac <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 800a766:	230f      	movs	r3, #15
 800a768:	18fb      	adds	r3, r7, r3
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	2b03      	cmp	r3, #3
 800a76e:	d10c      	bne.n	800a78a <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 800a770:	2216      	movs	r2, #22
 800a772:	18bb      	adds	r3, r7, r2
 800a774:	881b      	ldrh	r3, [r3, #0]
 800a776:	2b01      	cmp	r3, #1
 800a778:	d907      	bls.n	800a78a <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	18ba      	adds	r2, r7, r2
 800a77e:	8812      	ldrh	r2, [r2, #0]
 800a780:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 800a782:	2315      	movs	r3, #21
 800a784:	18fb      	adds	r3, r7, r3
 800a786:	2201      	movs	r2, #1
 800a788:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 800a78a:	2315      	movs	r3, #21
 800a78c:	18fb      	adds	r3, r7, r3
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	2201      	movs	r2, #1
 800a792:	4053      	eors	r3, r2
 800a794:	b2db      	uxtb	r3, r3
 800a796:	2b00      	cmp	r3, #0
 800a798:	d1a2      	bne.n	800a6e0 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 800a79a:	4b09      	ldr	r3, [pc, #36]	; (800a7c0 <receive_astronode_answer+0x10c>)
 800a79c:	0018      	movs	r0, r3
 800a79e:	f7f8 fc8b 	bl	80030b8 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	0018      	movs	r0, r3
 800a7a6:	f7f8 fc87 	bl	80030b8 <send_debug_logs>

    return RS_SUCCESS;
 800a7aa:	2301      	movs	r3, #1
}
 800a7ac:	0018      	movs	r0, r3
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	b006      	add	sp, #24
 800a7b2:	bdb0      	pop	{r4, r5, r7, pc}
 800a7b4:	000005dc 	.word	0x000005dc
 800a7b8:	08015a00 	.word	0x08015a00
 800a7bc:	08015a24 	.word	0x08015a24
 800a7c0:	08015a70 	.word	0x08015a70

0800a7c4 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b082      	sub	sp, #8
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	0002      	movs	r2, r0
 800a7cc:	6039      	str	r1, [r7, #0]
 800a7ce:	1dfb      	adds	r3, r7, #7
 800a7d0:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 800a7d2:	1dfb      	adds	r3, r7, #7
 800a7d4:	781b      	ldrb	r3, [r3, #0]
 800a7d6:	091b      	lsrs	r3, r3, #4
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	001a      	movs	r2, r3
 800a7dc:	4b08      	ldr	r3, [pc, #32]	; (800a800 <uint8_to_ascii_buffer+0x3c>)
 800a7de:	5c9a      	ldrb	r2, [r3, r2]
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 800a7e4:	1dfb      	adds	r3, r7, #7
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	220f      	movs	r2, #15
 800a7ea:	401a      	ands	r2, r3
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	3301      	adds	r3, #1
 800a7f0:	4903      	ldr	r1, [pc, #12]	; (800a800 <uint8_to_ascii_buffer+0x3c>)
 800a7f2:	5c8a      	ldrb	r2, [r1, r2]
 800a7f4:	701a      	strb	r2, [r3, #0]
}
 800a7f6:	46c0      	nop			; (mov r8, r8)
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	b002      	add	sp, #8
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	46c0      	nop			; (mov r8, r8)
 800a800:	08015dd0 	.word	0x08015dd0

0800a804 <iis2dh_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak iis2dh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 800a804:	b5b0      	push	{r4, r5, r7, lr}
 800a806:	b086      	sub	sp, #24
 800a808:	af00      	add	r7, sp, #0
 800a80a:	60f8      	str	r0, [r7, #12]
 800a80c:	0008      	movs	r0, r1
 800a80e:	607a      	str	r2, [r7, #4]
 800a810:	0019      	movs	r1, r3
 800a812:	230b      	movs	r3, #11
 800a814:	18fb      	adds	r3, r7, r3
 800a816:	1c02      	adds	r2, r0, #0
 800a818:	701a      	strb	r2, [r3, #0]
 800a81a:	2308      	movs	r3, #8
 800a81c:	18fb      	adds	r3, r7, r3
 800a81e:	1c0a      	adds	r2, r1, #0
 800a820:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d102      	bne.n	800a82e <iis2dh_read_reg+0x2a>
 800a828:	2301      	movs	r3, #1
 800a82a:	425b      	negs	r3, r3
 800a82c:	e00f      	b.n	800a84e <iis2dh_read_reg+0x4a>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	685c      	ldr	r4, [r3, #4]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	68d8      	ldr	r0, [r3, #12]
 800a836:	2308      	movs	r3, #8
 800a838:	18fb      	adds	r3, r7, r3
 800a83a:	881d      	ldrh	r5, [r3, #0]
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	230b      	movs	r3, #11
 800a840:	18fb      	adds	r3, r7, r3
 800a842:	7819      	ldrb	r1, [r3, #0]
 800a844:	002b      	movs	r3, r5
 800a846:	47a0      	blx	r4
 800a848:	0003      	movs	r3, r0
 800a84a:	617b      	str	r3, [r7, #20]

  return ret;
 800a84c:	697b      	ldr	r3, [r7, #20]
}
 800a84e:	0018      	movs	r0, r3
 800a850:	46bd      	mov	sp, r7
 800a852:	b006      	add	sp, #24
 800a854:	bdb0      	pop	{r4, r5, r7, pc}

0800a856 <iis2dh_write_reg>:
  *
  */
int32_t __weak iis2dh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800a856:	b5b0      	push	{r4, r5, r7, lr}
 800a858:	b086      	sub	sp, #24
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	60f8      	str	r0, [r7, #12]
 800a85e:	0008      	movs	r0, r1
 800a860:	607a      	str	r2, [r7, #4]
 800a862:	0019      	movs	r1, r3
 800a864:	230b      	movs	r3, #11
 800a866:	18fb      	adds	r3, r7, r3
 800a868:	1c02      	adds	r2, r0, #0
 800a86a:	701a      	strb	r2, [r3, #0]
 800a86c:	2308      	movs	r3, #8
 800a86e:	18fb      	adds	r3, r7, r3
 800a870:	1c0a      	adds	r2, r1, #0
 800a872:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d102      	bne.n	800a880 <iis2dh_write_reg+0x2a>
 800a87a:	2301      	movs	r3, #1
 800a87c:	425b      	negs	r3, r3
 800a87e:	e00f      	b.n	800a8a0 <iis2dh_write_reg+0x4a>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	681c      	ldr	r4, [r3, #0]
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	68d8      	ldr	r0, [r3, #12]
 800a888:	2308      	movs	r3, #8
 800a88a:	18fb      	adds	r3, r7, r3
 800a88c:	881d      	ldrh	r5, [r3, #0]
 800a88e:	687a      	ldr	r2, [r7, #4]
 800a890:	230b      	movs	r3, #11
 800a892:	18fb      	adds	r3, r7, r3
 800a894:	7819      	ldrb	r1, [r3, #0]
 800a896:	002b      	movs	r3, r5
 800a898:	47a0      	blx	r4
 800a89a:	0003      	movs	r3, r0
 800a89c:	617b      	str	r3, [r7, #20]

  return ret;
 800a89e:	697b      	ldr	r3, [r7, #20]
}
 800a8a0:	0018      	movs	r0, r3
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	b006      	add	sp, #24
 800a8a6:	bdb0      	pop	{r4, r5, r7, pc}

0800a8a8 <iis2dh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 800a8a8:	b590      	push	{r4, r7, lr}
 800a8aa:	b085      	sub	sp, #20
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
 800a8b0:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_OUT_TEMP_L, buff, 2);
 800a8b2:	2408      	movs	r4, #8
 800a8b4:	193a      	adds	r2, r7, r4
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	2302      	movs	r3, #2
 800a8ba:	210c      	movs	r1, #12
 800a8bc:	f7ff ffa2 	bl	800a804 <iis2dh_read_reg>
 800a8c0:	0003      	movs	r3, r0
 800a8c2:	60fb      	str	r3, [r7, #12]
  *val = (int16_t)buff[1];
 800a8c4:	0021      	movs	r1, r4
 800a8c6:	187b      	adds	r3, r7, r1
 800a8c8:	785b      	ldrb	r3, [r3, #1]
 800a8ca:	b21a      	sxth	r2, r3
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	5e9b      	ldrsh	r3, [r3, r2]
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	021b      	lsls	r3, r3, #8
 800a8da:	b29a      	uxth	r2, r3
 800a8dc:	187b      	adds	r3, r7, r1
 800a8de:	781b      	ldrb	r3, [r3, #0]
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	18d3      	adds	r3, r2, r3
 800a8e4:	b29b      	uxth	r3, r3
 800a8e6:	b21a      	sxth	r2, r3
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	801a      	strh	r2, [r3, #0]

  return ret;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
}
 800a8ee:	0018      	movs	r0, r3
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	b005      	add	sp, #20
 800a8f4:	bd90      	pop	{r4, r7, pc}

0800a8f6 <iis2dh_temperature_meas_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_temperature_meas_set(const stmdev_ctx_t *ctx,
                                    iis2dh_temp_en_t val)
{
 800a8f6:	b590      	push	{r4, r7, lr}
 800a8f8:	b085      	sub	sp, #20
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
 800a8fe:	000a      	movs	r2, r1
 800a900:	1cfb      	adds	r3, r7, #3
 800a902:	701a      	strb	r2, [r3, #0]
  iis2dh_temp_cfg_reg_t temp_cfg_reg;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_TEMP_CFG_REG,
 800a904:	2408      	movs	r4, #8
 800a906:	193a      	adds	r2, r7, r4
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	2301      	movs	r3, #1
 800a90c:	211f      	movs	r1, #31
 800a90e:	f7ff ff79 	bl	800a804 <iis2dh_read_reg>
 800a912:	0003      	movs	r3, r0
 800a914:	60fb      	str	r3, [r7, #12]
                        (uint8_t *)&temp_cfg_reg, 1);

  if (ret == 0)
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d115      	bne.n	800a948 <iis2dh_temperature_meas_set+0x52>
  {
    temp_cfg_reg.temp_en = (uint8_t) val;
 800a91c:	1cfb      	adds	r3, r7, #3
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	2203      	movs	r2, #3
 800a922:	4013      	ands	r3, r2
 800a924:	b2da      	uxtb	r2, r3
 800a926:	193b      	adds	r3, r7, r4
 800a928:	0190      	lsls	r0, r2, #6
 800a92a:	781a      	ldrb	r2, [r3, #0]
 800a92c:	213f      	movs	r1, #63	; 0x3f
 800a92e:	400a      	ands	r2, r1
 800a930:	1c11      	adds	r1, r2, #0
 800a932:	1c02      	adds	r2, r0, #0
 800a934:	430a      	orrs	r2, r1
 800a936:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_TEMP_CFG_REG,
 800a938:	193a      	adds	r2, r7, r4
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	2301      	movs	r3, #1
 800a93e:	211f      	movs	r1, #31
 800a940:	f7ff ff89 	bl	800a856 <iis2dh_write_reg>
 800a944:	0003      	movs	r3, r0
 800a946:	60fb      	str	r3, [r7, #12]
                           (uint8_t *)&temp_cfg_reg, 1);
  }

  return ret;
 800a948:	68fb      	ldr	r3, [r7, #12]
}
 800a94a:	0018      	movs	r0, r3
 800a94c:	46bd      	mov	sp, r7
 800a94e:	b005      	add	sp, #20
 800a950:	bd90      	pop	{r4, r7, pc}

0800a952 <iis2dh_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_operating_mode_set(const stmdev_ctx_t *ctx,
                                  iis2dh_op_md_t val)
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b086      	sub	sp, #24
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
 800a95a:	000a      	movs	r2, r1
 800a95c:	1cfb      	adds	r3, r7, #3
 800a95e:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg1_t ctrl_reg1;
  iis2dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800a960:	2310      	movs	r3, #16
 800a962:	18fa      	adds	r2, r7, r3
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	2301      	movs	r3, #1
 800a968:	2120      	movs	r1, #32
 800a96a:	f7ff ff4b 	bl	800a804 <iis2dh_read_reg>
 800a96e:	0003      	movs	r3, r0
 800a970:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d108      	bne.n	800a98a <iis2dh_operating_mode_set+0x38>
  {
    ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 800a978:	230c      	movs	r3, #12
 800a97a:	18fa      	adds	r2, r7, r3
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	2301      	movs	r3, #1
 800a980:	2123      	movs	r1, #35	; 0x23
 800a982:	f7ff ff3f 	bl	800a804 <iis2dh_read_reg>
 800a986:	0003      	movs	r3, r0
 800a988:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d138      	bne.n	800aa02 <iis2dh_operating_mode_set+0xb0>
  {
    if (val == IIS2DH_HR_12bit)
 800a990:	1cfb      	adds	r3, r7, #3
 800a992:	781b      	ldrb	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d10b      	bne.n	800a9b0 <iis2dh_operating_mode_set+0x5e>
    {
      ctrl_reg1.lpen = 0;
 800a998:	2310      	movs	r3, #16
 800a99a:	18fb      	adds	r3, r7, r3
 800a99c:	781a      	ldrb	r2, [r3, #0]
 800a99e:	2108      	movs	r1, #8
 800a9a0:	438a      	bics	r2, r1
 800a9a2:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 1;
 800a9a4:	230c      	movs	r3, #12
 800a9a6:	18fb      	adds	r3, r7, r3
 800a9a8:	781a      	ldrb	r2, [r3, #0]
 800a9aa:	2108      	movs	r1, #8
 800a9ac:	430a      	orrs	r2, r1
 800a9ae:	701a      	strb	r2, [r3, #0]
    }

    if (val == IIS2DH_NM_10bit)
 800a9b0:	1cfb      	adds	r3, r7, #3
 800a9b2:	781b      	ldrb	r3, [r3, #0]
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d10b      	bne.n	800a9d0 <iis2dh_operating_mode_set+0x7e>
    {
      ctrl_reg1.lpen = 0;
 800a9b8:	2310      	movs	r3, #16
 800a9ba:	18fb      	adds	r3, r7, r3
 800a9bc:	781a      	ldrb	r2, [r3, #0]
 800a9be:	2108      	movs	r1, #8
 800a9c0:	438a      	bics	r2, r1
 800a9c2:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 800a9c4:	230c      	movs	r3, #12
 800a9c6:	18fb      	adds	r3, r7, r3
 800a9c8:	781a      	ldrb	r2, [r3, #0]
 800a9ca:	2108      	movs	r1, #8
 800a9cc:	438a      	bics	r2, r1
 800a9ce:	701a      	strb	r2, [r3, #0]
    }

    if (val == IIS2DH_LP_8bit)
 800a9d0:	1cfb      	adds	r3, r7, #3
 800a9d2:	781b      	ldrb	r3, [r3, #0]
 800a9d4:	2b02      	cmp	r3, #2
 800a9d6:	d10b      	bne.n	800a9f0 <iis2dh_operating_mode_set+0x9e>
    {
      ctrl_reg1.lpen = 1;
 800a9d8:	2310      	movs	r3, #16
 800a9da:	18fb      	adds	r3, r7, r3
 800a9dc:	781a      	ldrb	r2, [r3, #0]
 800a9de:	2108      	movs	r1, #8
 800a9e0:	430a      	orrs	r2, r1
 800a9e2:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 800a9e4:	230c      	movs	r3, #12
 800a9e6:	18fb      	adds	r3, r7, r3
 800a9e8:	781a      	ldrb	r2, [r3, #0]
 800a9ea:	2108      	movs	r1, #8
 800a9ec:	438a      	bics	r2, r1
 800a9ee:	701a      	strb	r2, [r3, #0]
    }

    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800a9f0:	2310      	movs	r3, #16
 800a9f2:	18fa      	adds	r2, r7, r3
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	2120      	movs	r1, #32
 800a9fa:	f7ff ff2c 	bl	800a856 <iis2dh_write_reg>
 800a9fe:	0003      	movs	r3, r0
 800aa00:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d108      	bne.n	800aa1a <iis2dh_operating_mode_set+0xc8>
  {
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 800aa08:	230c      	movs	r3, #12
 800aa0a:	18fa      	adds	r2, r7, r3
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	2301      	movs	r3, #1
 800aa10:	2123      	movs	r1, #35	; 0x23
 800aa12:	f7ff ff20 	bl	800a856 <iis2dh_write_reg>
 800aa16:	0003      	movs	r3, r0
 800aa18:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800aa1a:	697b      	ldr	r3, [r7, #20]
}
 800aa1c:	0018      	movs	r0, r3
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	b006      	add	sp, #24
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <iis2dh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_data_rate_set(const stmdev_ctx_t *ctx, iis2dh_odr_t val)
{
 800aa24:	b590      	push	{r4, r7, lr}
 800aa26:	b085      	sub	sp, #20
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	000a      	movs	r2, r1
 800aa2e:	1cfb      	adds	r3, r7, #3
 800aa30:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800aa32:	2408      	movs	r4, #8
 800aa34:	193a      	adds	r2, r7, r4
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	2301      	movs	r3, #1
 800aa3a:	2120      	movs	r1, #32
 800aa3c:	f7ff fee2 	bl	800a804 <iis2dh_read_reg>
 800aa40:	0003      	movs	r3, r0
 800aa42:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d115      	bne.n	800aa76 <iis2dh_data_rate_set+0x52>
  {
    ctrl_reg1.odr = (uint8_t)val;
 800aa4a:	1cfb      	adds	r3, r7, #3
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	220f      	movs	r2, #15
 800aa50:	4013      	ands	r3, r2
 800aa52:	b2da      	uxtb	r2, r3
 800aa54:	193b      	adds	r3, r7, r4
 800aa56:	0110      	lsls	r0, r2, #4
 800aa58:	781a      	ldrb	r2, [r3, #0]
 800aa5a:	210f      	movs	r1, #15
 800aa5c:	400a      	ands	r2, r1
 800aa5e:	1c11      	adds	r1, r2, #0
 800aa60:	1c02      	adds	r2, r0, #0
 800aa62:	430a      	orrs	r2, r1
 800aa64:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800aa66:	193a      	adds	r2, r7, r4
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	2120      	movs	r1, #32
 800aa6e:	f7ff fef2 	bl	800a856 <iis2dh_write_reg>
 800aa72:	0003      	movs	r3, r0
 800aa74:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800aa76:	68fb      	ldr	r3, [r7, #12]
}
 800aa78:	0018      	movs	r0, r3
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	b005      	add	sp, #20
 800aa7e:	bd90      	pop	{r4, r7, pc}

0800aa80 <iis2dh_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_full_scale_set(const stmdev_ctx_t *ctx, iis2dh_fs_t val)
{
 800aa80:	b590      	push	{r4, r7, lr}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	000a      	movs	r2, r1
 800aa8a:	1cfb      	adds	r3, r7, #3
 800aa8c:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 800aa8e:	2408      	movs	r4, #8
 800aa90:	193a      	adds	r2, r7, r4
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	2301      	movs	r3, #1
 800aa96:	2123      	movs	r1, #35	; 0x23
 800aa98:	f7ff feb4 	bl	800a804 <iis2dh_read_reg>
 800aa9c:	0003      	movs	r3, r0
 800aa9e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d117      	bne.n	800aad6 <iis2dh_full_scale_set+0x56>
  {
    ctrl_reg4.fs = (uint8_t)val;
 800aaa6:	1cfb      	adds	r3, r7, #3
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	2203      	movs	r2, #3
 800aaac:	4013      	ands	r3, r2
 800aaae:	b2da      	uxtb	r2, r3
 800aab0:	193b      	adds	r3, r7, r4
 800aab2:	2103      	movs	r1, #3
 800aab4:	400a      	ands	r2, r1
 800aab6:	0110      	lsls	r0, r2, #4
 800aab8:	781a      	ldrb	r2, [r3, #0]
 800aaba:	2130      	movs	r1, #48	; 0x30
 800aabc:	438a      	bics	r2, r1
 800aabe:	1c11      	adds	r1, r2, #0
 800aac0:	1c02      	adds	r2, r0, #0
 800aac2:	430a      	orrs	r2, r1
 800aac4:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 800aac6:	193a      	adds	r2, r7, r4
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	2301      	movs	r3, #1
 800aacc:	2123      	movs	r1, #35	; 0x23
 800aace:	f7ff fec2 	bl	800a856 <iis2dh_write_reg>
 800aad2:	0003      	movs	r3, r0
 800aad4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800aad6:	68fb      	ldr	r3, [r7, #12]
}
 800aad8:	0018      	movs	r0, r3
 800aada:	46bd      	mov	sp, r7
 800aadc:	b005      	add	sp, #20
 800aade:	bd90      	pop	{r4, r7, pc}

0800aae0 <iis2dh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800aae0:	b590      	push	{r4, r7, lr}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	000a      	movs	r2, r1
 800aaea:	1cfb      	adds	r3, r7, #3
 800aaec:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 800aaee:	2408      	movs	r4, #8
 800aaf0:	193a      	adds	r2, r7, r4
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	2123      	movs	r1, #35	; 0x23
 800aaf8:	f7ff fe84 	bl	800a804 <iis2dh_read_reg>
 800aafc:	0003      	movs	r3, r0
 800aafe:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d115      	bne.n	800ab32 <iis2dh_block_data_update_set+0x52>
  {
    ctrl_reg4.bdu = val;
 800ab06:	1cfb      	adds	r3, r7, #3
 800ab08:	781b      	ldrb	r3, [r3, #0]
 800ab0a:	2201      	movs	r2, #1
 800ab0c:	4013      	ands	r3, r2
 800ab0e:	b2da      	uxtb	r2, r3
 800ab10:	193b      	adds	r3, r7, r4
 800ab12:	01d0      	lsls	r0, r2, #7
 800ab14:	781a      	ldrb	r2, [r3, #0]
 800ab16:	217f      	movs	r1, #127	; 0x7f
 800ab18:	400a      	ands	r2, r1
 800ab1a:	1c11      	adds	r1, r2, #0
 800ab1c:	1c02      	adds	r2, r0, #0
 800ab1e:	430a      	orrs	r2, r1
 800ab20:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 800ab22:	193a      	adds	r2, r7, r4
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	2301      	movs	r3, #1
 800ab28:	2123      	movs	r1, #35	; 0x23
 800ab2a:	f7ff fe94 	bl	800a856 <iis2dh_write_reg>
 800ab2e:	0003      	movs	r3, r0
 800ab30:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ab32:	68fb      	ldr	r3, [r7, #12]
}
 800ab34:	0018      	movs	r0, r3
 800ab36:	46bd      	mov	sp, r7
 800ab38:	b005      	add	sp, #20
 800ab3a:	bd90      	pop	{r4, r7, pc}

0800ab3c <iis2dh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_WHO_AM_I, buff, 1);
 800ab46:	683a      	ldr	r2, [r7, #0]
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	210f      	movs	r1, #15
 800ab4e:	f7ff fe59 	bl	800a804 <iis2dh_read_reg>
 800ab52:	0003      	movs	r3, r0
 800ab54:	60fb      	str	r3, [r7, #12]

  return ret;
 800ab56:	68fb      	ldr	r3, [r7, #12]
}
 800ab58:	0018      	movs	r0, r3
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	b004      	add	sp, #16
 800ab5e:	bd80      	pop	{r7, pc}

0800ab60 <iis2dh_int2_pin_notification_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_int2_pin_notification_mode_set(const stmdev_ctx_t *ctx,
                                              iis2dh_lir_int2_t val)
{
 800ab60:	b590      	push	{r4, r7, lr}
 800ab62:	b085      	sub	sp, #20
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	000a      	movs	r2, r1
 800ab6a:	1cfb      	adds	r3, r7, #3
 800ab6c:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg5_t ctrl_reg5;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 800ab6e:	2408      	movs	r4, #8
 800ab70:	193a      	adds	r2, r7, r4
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	2301      	movs	r3, #1
 800ab76:	2124      	movs	r1, #36	; 0x24
 800ab78:	f7ff fe44 	bl	800a804 <iis2dh_read_reg>
 800ab7c:	0003      	movs	r3, r0
 800ab7e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d117      	bne.n	800abb6 <iis2dh_int2_pin_notification_mode_set+0x56>
  {
    ctrl_reg5.lir_int2 = (uint8_t)val;
 800ab86:	1cfb      	adds	r3, r7, #3
 800ab88:	781b      	ldrb	r3, [r3, #0]
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	4013      	ands	r3, r2
 800ab8e:	b2da      	uxtb	r2, r3
 800ab90:	193b      	adds	r3, r7, r4
 800ab92:	2101      	movs	r1, #1
 800ab94:	400a      	ands	r2, r1
 800ab96:	1890      	adds	r0, r2, r2
 800ab98:	781a      	ldrb	r2, [r3, #0]
 800ab9a:	2102      	movs	r1, #2
 800ab9c:	438a      	bics	r2, r1
 800ab9e:	1c11      	adds	r1, r2, #0
 800aba0:	1c02      	adds	r2, r0, #0
 800aba2:	430a      	orrs	r2, r1
 800aba4:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 800aba6:	193a      	adds	r2, r7, r4
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	2301      	movs	r3, #1
 800abac:	2124      	movs	r1, #36	; 0x24
 800abae:	f7ff fe52 	bl	800a856 <iis2dh_write_reg>
 800abb2:	0003      	movs	r3, r0
 800abb4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800abb6:	68fb      	ldr	r3, [r7, #12]
}
 800abb8:	0018      	movs	r0, r3
 800abba:	46bd      	mov	sp, r7
 800abbc:	b005      	add	sp, #20
 800abbe:	bd90      	pop	{r4, r7, pc}

0800abc0 <iis2dh_int1_pin_notification_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_int1_pin_notification_mode_set(const stmdev_ctx_t *ctx,
                                              iis2dh_lir_int1_t val)
{
 800abc0:	b590      	push	{r4, r7, lr}
 800abc2:	b085      	sub	sp, #20
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
 800abc8:	000a      	movs	r2, r1
 800abca:	1cfb      	adds	r3, r7, #3
 800abcc:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg5_t ctrl_reg5;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 800abce:	2408      	movs	r4, #8
 800abd0:	193a      	adds	r2, r7, r4
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	2301      	movs	r3, #1
 800abd6:	2124      	movs	r1, #36	; 0x24
 800abd8:	f7ff fe14 	bl	800a804 <iis2dh_read_reg>
 800abdc:	0003      	movs	r3, r0
 800abde:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d117      	bne.n	800ac16 <iis2dh_int1_pin_notification_mode_set+0x56>
  {
    ctrl_reg5.lir_int1 = (uint8_t)val;
 800abe6:	1cfb      	adds	r3, r7, #3
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	2201      	movs	r2, #1
 800abec:	4013      	ands	r3, r2
 800abee:	b2da      	uxtb	r2, r3
 800abf0:	193b      	adds	r3, r7, r4
 800abf2:	2101      	movs	r1, #1
 800abf4:	400a      	ands	r2, r1
 800abf6:	00d0      	lsls	r0, r2, #3
 800abf8:	781a      	ldrb	r2, [r3, #0]
 800abfa:	2108      	movs	r1, #8
 800abfc:	438a      	bics	r2, r1
 800abfe:	1c11      	adds	r1, r2, #0
 800ac00:	1c02      	adds	r2, r0, #0
 800ac02:	430a      	orrs	r2, r1
 800ac04:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 800ac06:	193a      	adds	r2, r7, r4
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	2124      	movs	r1, #36	; 0x24
 800ac0e:	f7ff fe22 	bl	800a856 <iis2dh_write_reg>
 800ac12:	0003      	movs	r3, r0
 800ac14:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ac16:	68fb      	ldr	r3, [r7, #12]
}
 800ac18:	0018      	movs	r0, r3
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	b005      	add	sp, #20
 800ac1e:	bd90      	pop	{r4, r7, pc}

0800ac20 <iis2dh_fifo_mode_set>:
  * @param  val      change the values of fm in reg FIFO_CTRL_REG
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_fifo_mode_set(const stmdev_ctx_t *ctx, iis2dh_fm_t val)
{
 800ac20:	b590      	push	{r4, r7, lr}
 800ac22:	b085      	sub	sp, #20
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	000a      	movs	r2, r1
 800ac2a:	1cfb      	adds	r3, r7, #3
 800ac2c:	701a      	strb	r2, [r3, #0]
  iis2dh_fifo_ctrl_reg_t fifo_ctrl_reg;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_FIFO_CTRL_REG,
 800ac2e:	2408      	movs	r4, #8
 800ac30:	193a      	adds	r2, r7, r4
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	2301      	movs	r3, #1
 800ac36:	212e      	movs	r1, #46	; 0x2e
 800ac38:	f7ff fde4 	bl	800a804 <iis2dh_read_reg>
 800ac3c:	0003      	movs	r3, r0
 800ac3e:	60fb      	str	r3, [r7, #12]
                        (uint8_t *)&fifo_ctrl_reg, 1);

  if (ret == 0)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d115      	bne.n	800ac72 <iis2dh_fifo_mode_set+0x52>
  {
    fifo_ctrl_reg.fm = (uint8_t)val;
 800ac46:	1cfb      	adds	r3, r7, #3
 800ac48:	781b      	ldrb	r3, [r3, #0]
 800ac4a:	2203      	movs	r2, #3
 800ac4c:	4013      	ands	r3, r2
 800ac4e:	b2da      	uxtb	r2, r3
 800ac50:	193b      	adds	r3, r7, r4
 800ac52:	0190      	lsls	r0, r2, #6
 800ac54:	781a      	ldrb	r2, [r3, #0]
 800ac56:	213f      	movs	r1, #63	; 0x3f
 800ac58:	400a      	ands	r2, r1
 800ac5a:	1c11      	adds	r1, r2, #0
 800ac5c:	1c02      	adds	r2, r0, #0
 800ac5e:	430a      	orrs	r2, r1
 800ac60:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_FIFO_CTRL_REG,
 800ac62:	193a      	adds	r2, r7, r4
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	2301      	movs	r3, #1
 800ac68:	212e      	movs	r1, #46	; 0x2e
 800ac6a:	f7ff fdf4 	bl	800a856 <iis2dh_write_reg>
 800ac6e:	0003      	movs	r3, r0
 800ac70:	60fb      	str	r3, [r7, #12]
                           (uint8_t *)&fifo_ctrl_reg, 1);
  }

  return ret;
 800ac72:	68fb      	ldr	r3, [r7, #12]
}
 800ac74:	0018      	movs	r0, r3
 800ac76:	46bd      	mov	sp, r7
 800ac78:	b005      	add	sp, #20
 800ac7a:	bd90      	pop	{r4, r7, pc}

0800ac7c <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ()
{
 800ac7c:	b590      	push	{r4, r7, lr}
 800ac7e:	b087      	sub	sp, #28
 800ac80:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 800ac82:	1dfb      	adds	r3, r7, #7
 800ac84:	2200      	movs	r2, #0
 800ac86:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 800ac88:	e012      	b.n	800acb0 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 800ac8a:	f7f8 fef5 	bl	8003a78 <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 800ac8e:	1dfc      	adds	r4, r7, #7
 800ac90:	2300      	movs	r3, #0
 800ac92:	9303      	str	r3, [sp, #12]
 800ac94:	2301      	movs	r3, #1
 800ac96:	9302      	str	r3, [sp, #8]
 800ac98:	2301      	movs	r3, #1
 800ac9a:	9301      	str	r3, [sp, #4]
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	9300      	str	r3, [sp, #0]
 800aca0:	2300      	movs	r3, #0
 800aca2:	2201      	movs	r2, #1
 800aca4:	2101      	movs	r1, #1
 800aca6:	2001      	movs	r0, #1
 800aca8:	f7fe f928 	bl	8008efc <astronode_send_cfg_wr>
 800acac:	0003      	movs	r3, r0
 800acae:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 800acb0:	1dfb      	adds	r3, r7, #7
 800acb2:	781b      	ldrb	r3, [r3, #0]
 800acb4:	2201      	movs	r2, #1
 800acb6:	4053      	eors	r3, r2
 800acb8:	b2db      	uxtb	r3, r3
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d1e5      	bne.n	800ac8a <my_astro_init+0xe>
	}

	if ( cfg_wr )
 800acbe:	1dfb      	adds	r3, r7, #7
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d00d      	beq.n	800ace2 <my_astro_init+0x66>
	{
		astronode_send_rtc_rr () ;
 800acc6:	f7fe fd7f 	bl	80097c8 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 800acca:	f7fe f8df 	bl	8008e8c <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 800acce:	f7fe fe75 	bl	80099bc <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 800acd2:	f7fe fa69 	bl	80091a8 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 800acd6:	f7fe f9bd 	bl	8009054 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 800acda:	f7fe fcf9 	bl	80096d0 <astronode_send_pld_fr>
		return true ;
 800acde:	2301      	movs	r3, #1
 800ace0:	e000      	b.n	800ace4 <my_astro_init+0x68>
	}
	else
	{
		return false ;
 800ace2:	2300      	movs	r3, #0
	}
}
 800ace4:	0018      	movs	r0, r3
 800ace6:	46bd      	mov	sp, r7
 800ace8:	b003      	add	sp, #12
 800acea:	bd90      	pop	{r4, r7, pc}

0800acec <my_astro_add_payload_2_queue>:

bool my_astro_add_payload_2_queue ( uint16_t id , const char* payload )
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	0002      	movs	r2, r0
 800acf4:	6039      	str	r1, [r7, #0]
 800acf6:	1dbb      	adds	r3, r7, #6
 800acf8:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	0018      	movs	r0, r3
 800acfe:	f7f5 fa01 	bl	8000104 <strlen>
 800ad02:	0003      	movs	r3, r0
 800ad04:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2ba0      	cmp	r3, #160	; 0xa0
 800ad0a:	d80b      	bhi.n	800ad24 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	b29a      	uxth	r2, r3
 800ad10:	6839      	ldr	r1, [r7, #0]
 800ad12:	1dbb      	adds	r3, r7, #6
 800ad14:	881b      	ldrh	r3, [r3, #0]
 800ad16:	0018      	movs	r0, r3
 800ad18:	f7fe fc30 	bl	800957c <astronode_send_pld_er>
 800ad1c:	1e03      	subs	r3, r0, #0
 800ad1e:	d005      	beq.n	800ad2c <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 800ad20:	2301      	movs	r3, #1
 800ad22:	e004      	b.n	800ad2e <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 800ad24:	4b04      	ldr	r3, [pc, #16]	; (800ad38 <my_astro_add_payload_2_queue+0x4c>)
 800ad26:	0018      	movs	r0, r3
 800ad28:	f7f8 f9c6 	bl	80030b8 <send_debug_logs>
	}
	return false ;
 800ad2c:	2300      	movs	r3, #0
}
 800ad2e:	0018      	movs	r0, r3
 800ad30:	46bd      	mov	sp, r7
 800ad32:	b004      	add	sp, #16
 800ad34:	bd80      	pop	{r7, pc}
 800ad36:	46c0      	nop			; (mov r8, r8)
 800ad38:	08015a9c 	.word	0x08015a9c

0800ad3c <my_astro_handle_evt>:
bool my_astro_handle_evt ( void )
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 800ad40:	4b19      	ldr	r3, [pc, #100]	; (800ada8 <my_astro_handle_evt+0x6c>)
 800ad42:	0018      	movs	r0, r3
 800ad44:	f7f8 f9b8 	bl	80030b8 <send_debug_logs>
	astronode_send_evt_rr () ;
 800ad48:	f7fe fad8 	bl	80092fc <astronode_send_evt_rr>
	if (is_sak_available () )
 800ad4c:	f7ff f8c4 	bl	8009ed8 <is_sak_available>
 800ad50:	1e03      	subs	r3, r0, #0
 800ad52:	d007      	beq.n	800ad64 <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 800ad54:	f7fe fd9c 	bl	8009890 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 800ad58:	f7fe fdf0 	bl	800993c <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 800ad5c:	4b13      	ldr	r3, [pc, #76]	; (800adac <my_astro_handle_evt+0x70>)
 800ad5e:	0018      	movs	r0, r3
 800ad60:	f7f8 f9aa 	bl	80030b8 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 800ad64:	f7ff f8c2 	bl	8009eec <is_astronode_reset>
 800ad68:	1e03      	subs	r3, r0, #0
 800ad6a:	d005      	beq.n	800ad78 <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 800ad6c:	4b10      	ldr	r3, [pc, #64]	; (800adb0 <my_astro_handle_evt+0x74>)
 800ad6e:	0018      	movs	r0, r3
 800ad70:	f7f8 f9a2 	bl	80030b8 <send_debug_logs>
	  astronode_send_res_cr () ;
 800ad74:	f7fe fce8 	bl	8009748 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 800ad78:	f7ff f8c2 	bl	8009f00 <is_command_available>
 800ad7c:	1e03      	subs	r3, r0, #0
 800ad7e:	d00e      	beq.n	800ad9e <my_astro_handle_evt+0x62>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 800ad80:	4b0c      	ldr	r3, [pc, #48]	; (800adb4 <my_astro_handle_evt+0x78>)
 800ad82:	0018      	movs	r0, r3
 800ad84:	f7f8 f998 	bl	80030b8 <send_debug_logs>
	  if ( astronode_send_cmd_rr ( my_astro_rcv_cmd ) )
 800ad88:	4b0b      	ldr	r3, [pc, #44]	; (800adb8 <my_astro_handle_evt+0x7c>)
 800ad8a:	0018      	movs	r0, r3
 800ad8c:	f7fe ff00 	bl	8009b90 <astronode_send_cmd_rr>
 800ad90:	1e03      	subs	r3, r0, #0
 800ad92:	d002      	beq.n	800ad9a <my_astro_handle_evt+0x5e>
	  {
		  astro_rcv_cmd_flag = true ;
 800ad94:	4b09      	ldr	r3, [pc, #36]	; (800adbc <my_astro_handle_evt+0x80>)
 800ad96:	2201      	movs	r2, #1
 800ad98:	701a      	strb	r2, [r3, #0]
	  }
	  astronode_send_cmd_cr () ;
 800ad9a:	f7fe feb9 	bl	8009b10 <astronode_send_cmd_cr>
	}
	return true ;
 800ad9e:	2301      	movs	r3, #1
}
 800ada0:	0018      	movs	r0, r3
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd80      	pop	{r7, pc}
 800ada6:	46c0      	nop			; (mov r8, r8)
 800ada8:	08015b04 	.word	0x08015b04
 800adac:	08015b38 	.word	0x08015b38
 800adb0:	08015b7c 	.word	0x08015b7c
 800adb4:	08015bb8 	.word	0x08015bb8
 800adb8:	20000c28 	.word	0x20000c28
 800adbc:	20000c26 	.word	0x20000c26

0800adc0 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
 800adc8:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 800adca:	683a      	ldr	r2, [r7, #0]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	0011      	movs	r1, r2
 800add0:	0018      	movs	r0, r3
 800add2:	f7fe fb13 	bl	80093fc <astronode_send_geo_wr>
}
 800add6:	46c0      	nop			; (mov r8, r8)
 800add8:	46bd      	mov	sp, r7
 800adda:	b002      	add	sp, #8
 800addc:	bd80      	pop	{r7, pc}
	...

0800ade0 <my_gnss_acq_coordinates>:
 */

#include "my_gnss.h"

bool my_gnss_acq_coordinates ( fix_astro* fix3d )
{
 800ade0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ade2:	4ca5      	ldr	r4, [pc, #660]	; (800b078 <my_gnss_acq_coordinates+0x298>)
 800ade4:	44a5      	add	sp, r4
 800ade6:	af00      	add	r7, sp, #0
 800ade8:	6078      	str	r0, [r7, #4]
	bool		r = false ;
 800adea:	4ba4      	ldr	r3, [pc, #656]	; (800b07c <my_gnss_acq_coordinates+0x29c>)
 800adec:	18fb      	adds	r3, r7, r3
 800adee:	2200      	movs	r2, #0
 800adf0:	701a      	strb	r2, [r3, #0]
	bool		is_utc_saved = false ;
 800adf2:	4ba3      	ldr	r3, [pc, #652]	; (800b080 <my_gnss_acq_coordinates+0x2a0>)
 800adf4:	18fb      	adds	r3, r7, r3
 800adf6:	2200      	movs	r2, #0
 800adf8:	701a      	strb	r2, [r3, #0]
	uint8_t		rx_byte = 0 ;
 800adfa:	4ba2      	ldr	r3, [pc, #648]	; (800b084 <my_gnss_acq_coordinates+0x2a4>)
 800adfc:	18fb      	adds	r3, r7, r3
 800adfe:	2200      	movs	r2, #0
 800ae00:	701a      	strb	r2, [r3, #0]
	uint8_t		i_nmea = 0 ;
 800ae02:	4ba1      	ldr	r3, [pc, #644]	; (800b088 <my_gnss_acq_coordinates+0x2a8>)
 800ae04:	18fb      	adds	r3, r7, r3
 800ae06:	2200      	movs	r2, #0
 800ae08:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 800ae0a:	4ba0      	ldr	r3, [pc, #640]	; (800b08c <my_gnss_acq_coordinates+0x2ac>)
 800ae0c:	18fb      	adds	r3, r7, r3
 800ae0e:	2200      	movs	r2, #0
 800ae10:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 800ae12:	4b9f      	ldr	r3, [pc, #636]	; (800b090 <my_gnss_acq_coordinates+0x2b0>)
 800ae14:	2486      	movs	r4, #134	; 0x86
 800ae16:	00a4      	lsls	r4, r4, #2
 800ae18:	191b      	adds	r3, r3, r4
 800ae1a:	19db      	adds	r3, r3, r7
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	601a      	str	r2, [r3, #0]
 800ae20:	3304      	adds	r3, #4
 800ae22:	22f6      	movs	r2, #246	; 0xf6
 800ae24:	2100      	movs	r1, #0
 800ae26:	0018      	movs	r0, r3
 800ae28:	f002 fc5a 	bl	800d6e0 <memset>
	uint8_t		gngll_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 800ae2c:	4b99      	ldr	r3, [pc, #612]	; (800b094 <my_gnss_acq_coordinates+0x2b4>)
 800ae2e:	191b      	adds	r3, r3, r4
 800ae30:	19db      	adds	r3, r3, r7
 800ae32:	2200      	movs	r2, #0
 800ae34:	601a      	str	r2, [r3, #0]
 800ae36:	3304      	adds	r3, #4
 800ae38:	22f6      	movs	r2, #246	; 0xf6
 800ae3a:	2100      	movs	r1, #0
 800ae3c:	0018      	movs	r0, r3
 800ae3e:	f002 fc4f 	bl	800d6e0 <memset>
	char* 		nmea_gsv_label = "GPGSV" ;
 800ae42:	4b95      	ldr	r3, [pc, #596]	; (800b098 <my_gnss_acq_coordinates+0x2b8>)
 800ae44:	2284      	movs	r2, #132	; 0x84
 800ae46:	0092      	lsls	r2, r2, #2
 800ae48:	18ba      	adds	r2, r7, r2
 800ae4a:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "GNRMC" ;
 800ae4c:	4b93      	ldr	r3, [pc, #588]	; (800b09c <my_gnss_acq_coordinates+0x2bc>)
 800ae4e:	2283      	movs	r2, #131	; 0x83
 800ae50:	0092      	lsls	r2, r2, #2
 800ae52:	18ba      	adds	r2, r7, r2
 800ae54:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngsa_label = "GNGSA" ;
 800ae56:	4b92      	ldr	r3, [pc, #584]	; (800b0a0 <my_gnss_acq_coordinates+0x2c0>)
 800ae58:	2282      	movs	r2, #130	; 0x82
 800ae5a:	0092      	lsls	r2, r2, #2
 800ae5c:	18ba      	adds	r2, r7, r2
 800ae5e:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 800ae60:	4b90      	ldr	r3, [pc, #576]	; (800b0a4 <my_gnss_acq_coordinates+0x2c4>)
 800ae62:	2281      	movs	r2, #129	; 0x81
 800ae64:	0092      	lsls	r2, r2, #2
 800ae66:	18ba      	adds	r2, r7, r2
 800ae68:	6013      	str	r3, [r2, #0]

	fix3d->fix_mode = '0' ;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2230      	movs	r2, #48	; 0x30
 800ae6e:	741a      	strb	r2, [r3, #16]
	fix3d->pdop = 1000 ;
 800ae70:	6879      	ldr	r1, [r7, #4]
 800ae72:	2200      	movs	r2, #0
 800ae74:	4b8c      	ldr	r3, [pc, #560]	; (800b0a8 <my_gnss_acq_coordinates+0x2c8>)
 800ae76:	608a      	str	r2, [r1, #8]
 800ae78:	60cb      	str	r3, [r1, #12]
	my_tim_start () ;
 800ae7a:	f7f8 ff3b 	bl	8003cf4 <my_tim_start>
	while ( tim_seconds < fix_acq_ths )
 800ae7e:	e0c4      	b.n	800b00a <my_gnss_acq_coordinates+0x22a>
	// Pierwsze
	{
		my_gnss_receive_byte ( &rx_byte, true ) ;
 800ae80:	4c80      	ldr	r4, [pc, #512]	; (800b084 <my_gnss_acq_coordinates+0x2a4>)
 800ae82:	193b      	adds	r3, r7, r4
 800ae84:	2101      	movs	r1, #1
 800ae86:	0018      	movs	r0, r3
 800ae88:	f7f8 fd5a 	bl	8003940 <my_gnss_receive_byte>
		if ( rx_byte )
 800ae8c:	0020      	movs	r0, r4
 800ae8e:	183b      	adds	r3, r7, r0
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	4c7b      	ldr	r4, [pc, #492]	; (800b080 <my_gnss_acq_coordinates+0x2a0>)
 800ae94:	193a      	adds	r2, r7, r4
 800ae96:	1939      	adds	r1, r7, r4
 800ae98:	7809      	ldrb	r1, [r1, #0]
 800ae9a:	7011      	strb	r1, [r2, #0]
 800ae9c:	4d7b      	ldr	r5, [pc, #492]	; (800b08c <my_gnss_acq_coordinates+0x2ac>)
 800ae9e:	197a      	adds	r2, r7, r5
 800aea0:	1979      	adds	r1, r7, r5
 800aea2:	7809      	ldrb	r1, [r1, #0]
 800aea4:	7011      	strb	r1, [r2, #0]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d100      	bne.n	800aeac <my_gnss_acq_coordinates+0xcc>
 800aeaa:	e0ae      	b.n	800b00a <my_gnss_acq_coordinates+0x22a>
		{
			if ( my_nmea_message ( &rx_byte , nmea_message , &i_nmea ) == 2 )
 800aeac:	4b76      	ldr	r3, [pc, #472]	; (800b088 <my_gnss_acq_coordinates+0x2a8>)
 800aeae:	18fa      	adds	r2, r7, r3
 800aeb0:	2684      	movs	r6, #132	; 0x84
 800aeb2:	0076      	lsls	r6, r6, #1
 800aeb4:	19b9      	adds	r1, r7, r6
 800aeb6:	183b      	adds	r3, r7, r0
 800aeb8:	0018      	movs	r0, r3
 800aeba:	f000 fc0f 	bl	800b6dc <my_nmea_message>
 800aebe:	0001      	movs	r1, r0
 800aec0:	193b      	adds	r3, r7, r4
 800aec2:	193a      	adds	r2, r7, r4
 800aec4:	7812      	ldrb	r2, [r2, #0]
 800aec6:	701a      	strb	r2, [r3, #0]
 800aec8:	197b      	adds	r3, r7, r5
 800aeca:	197a      	adds	r2, r7, r5
 800aecc:	7812      	ldrb	r2, [r2, #0]
 800aece:	701a      	strb	r2, [r3, #0]
 800aed0:	2902      	cmp	r1, #2
 800aed2:	d000      	beq.n	800aed6 <my_gnss_acq_coordinates+0xf6>
 800aed4:	e099      	b.n	800b00a <my_gnss_acq_coordinates+0x22a>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 800aed6:	19bb      	adds	r3, r7, r6
 800aed8:	0018      	movs	r0, r3
 800aeda:	f000 fcbf 	bl	800b85c <is_my_nmea_checksum_ok>
 800aede:	0003      	movs	r3, r0
 800aee0:	0019      	movs	r1, r3
 800aee2:	193b      	adds	r3, r7, r4
 800aee4:	193a      	adds	r2, r7, r4
 800aee6:	7812      	ldrb	r2, [r2, #0]
 800aee8:	701a      	strb	r2, [r3, #0]
 800aeea:	197b      	adds	r3, r7, r5
 800aeec:	197a      	adds	r2, r7, r5
 800aeee:	7812      	ldrb	r2, [r2, #0]
 800aef0:	701a      	strb	r2, [r3, #0]
 800aef2:	2900      	cmp	r1, #0
 800aef4:	d100      	bne.n	800aef8 <my_gnss_acq_coordinates+0x118>
 800aef6:	e088      	b.n	800b00a <my_gnss_acq_coordinates+0x22a>
				{
					if ( !is_utc_saved )
 800aef8:	193b      	adds	r3, r7, r4
 800aefa:	781b      	ldrb	r3, [r3, #0]
 800aefc:	2201      	movs	r2, #1
 800aefe:	4053      	eors	r3, r2
 800af00:	b2db      	uxtb	r3, r3
 800af02:	2b00      	cmp	r3, #0
 800af04:	d015      	beq.n	800af32 <my_gnss_acq_coordinates+0x152>
					{
						if ( fix3d->fix_mode == NMEA_3D_FIX )
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	7c1b      	ldrb	r3, [r3, #16]
 800af0a:	2b33      	cmp	r3, #51	; 0x33
 800af0c:	d111      	bne.n	800af32 <my_gnss_acq_coordinates+0x152>
						{
							if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 800af0e:	2383      	movs	r3, #131	; 0x83
 800af10:	009b      	lsls	r3, r3, #2
 800af12:	18fb      	adds	r3, r7, r3
 800af14:	681a      	ldr	r2, [r3, #0]
 800af16:	19bb      	adds	r3, r7, r6
 800af18:	0011      	movs	r1, r2
 800af1a:	0018      	movs	r0, r3
 800af1c:	f002 fc55 	bl	800d7ca <strstr>
 800af20:	1e03      	subs	r3, r0, #0
 800af22:	d006      	beq.n	800af32 <my_gnss_acq_coordinates+0x152>
							{
								my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeli masz fix to na pewno czas jest dobry
 800af24:	19bb      	adds	r3, r7, r6
 800af26:	0018      	movs	r0, r3
 800af28:	f000 f9bc 	bl	800b2a4 <my_rtc_set_dt_from_nmea_rmc>
								is_utc_saved = true ;
 800af2c:	193b      	adds	r3, r7, r4
 800af2e:	2201      	movs	r2, #1
 800af30:	701a      	strb	r2, [r3, #0]
							}
						}
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MIN_TNS ) // Nie ma co tego pniej monitorowa, bo jest caa kaskada wiadomoci
 800af32:	2384      	movs	r3, #132	; 0x84
 800af34:	009b      	lsls	r3, r3, #2
 800af36:	18fb      	adds	r3, r7, r3
 800af38:	681a      	ldr	r2, [r3, #0]
 800af3a:	2484      	movs	r4, #132	; 0x84
 800af3c:	0064      	lsls	r4, r4, #1
 800af3e:	193b      	adds	r3, r7, r4
 800af40:	0011      	movs	r1, r2
 800af42:	0018      	movs	r0, r3
 800af44:	f002 fc41 	bl	800d7ca <strstr>
 800af48:	1e03      	subs	r3, r0, #0
 800af4a:	d012      	beq.n	800af72 <my_gnss_acq_coordinates+0x192>
 800af4c:	4d4f      	ldr	r5, [pc, #316]	; (800b08c <my_gnss_acq_coordinates+0x2ac>)
 800af4e:	197b      	adds	r3, r7, r5
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	2b02      	cmp	r3, #2
 800af54:	d80d      	bhi.n	800af72 <my_gnss_acq_coordinates+0x192>
					{
						if ( tim_seconds > min_tns_time_ths )
 800af56:	4b55      	ldr	r3, [pc, #340]	; (800b0ac <my_gnss_acq_coordinates+0x2cc>)
 800af58:	881a      	ldrh	r2, [r3, #0]
 800af5a:	4b55      	ldr	r3, [pc, #340]	; (800b0b0 <my_gnss_acq_coordinates+0x2d0>)
 800af5c:	881b      	ldrh	r3, [r3, #0]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d85b      	bhi.n	800b01a <my_gnss_acq_coordinates+0x23a>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 800af62:	193b      	adds	r3, r7, r4
 800af64:	0018      	movs	r0, r3
 800af66:	f000 fe1f 	bl	800bba8 <my_nmea_get_gsv_tns>
 800af6a:	0003      	movs	r3, r0
 800af6c:	001a      	movs	r2, r3
 800af6e:	197b      	adds	r3, r7, r5
 800af70:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) ) // Koniecznie monitorowa cay czas
 800af72:	2382      	movs	r3, #130	; 0x82
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	18fb      	adds	r3, r7, r3
 800af78:	681a      	ldr	r2, [r3, #0]
 800af7a:	2484      	movs	r4, #132	; 0x84
 800af7c:	0064      	lsls	r4, r4, #1
 800af7e:	193b      	adds	r3, r7, r4
 800af80:	0011      	movs	r1, r2
 800af82:	0018      	movs	r0, r3
 800af84:	f002 fc21 	bl	800d7ca <strstr>
 800af88:	1e03      	subs	r3, r0, #0
 800af8a:	d010      	beq.n	800afae <my_gnss_acq_coordinates+0x1ce>
					{
						fix3d->fix_mode = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 800af8c:	193b      	adds	r3, r7, r4
 800af8e:	0018      	movs	r0, r3
 800af90:	f000 fc10 	bl	800b7b4 <get_my_nmea_gngsa_fixed_mode_s>
 800af94:	0003      	movs	r3, r0
 800af96:	001a      	movs	r2, r3
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	741a      	strb	r2, [r3, #16]
						fix3d->pdop = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 800af9c:	193b      	adds	r3, r7, r4
 800af9e:	0018      	movs	r0, r3
 800afa0:	f000 fc13 	bl	800b7ca <get_my_nmea_gngsa_pdop_d>
 800afa4:	0002      	movs	r2, r0
 800afa6:	000b      	movs	r3, r1
 800afa8:	6879      	ldr	r1, [r7, #4]
 800afaa:	608a      	str	r2, [r1, #8]
 800afac:	60cb      	str	r3, [r1, #12]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) && is_utc_saved )
 800afae:	2381      	movs	r3, #129	; 0x81
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	18fb      	adds	r3, r7, r3
 800afb4:	681a      	ldr	r2, [r3, #0]
 800afb6:	2384      	movs	r3, #132	; 0x84
 800afb8:	005b      	lsls	r3, r3, #1
 800afba:	18fb      	adds	r3, r7, r3
 800afbc:	0011      	movs	r1, r2
 800afbe:	0018      	movs	r0, r3
 800afc0:	f002 fc03 	bl	800d7ca <strstr>
 800afc4:	1e03      	subs	r3, r0, #0
 800afc6:	d020      	beq.n	800b00a <my_gnss_acq_coordinates+0x22a>
 800afc8:	4b2d      	ldr	r3, [pc, #180]	; (800b080 <my_gnss_acq_coordinates+0x2a0>)
 800afca:	18fb      	adds	r3, r7, r3
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d01b      	beq.n	800b00a <my_gnss_acq_coordinates+0x22a>
					{
						if ( fix3d->fix_mode != NMEA_3D_FIX ) // Solution for Issue #3 Handle a lost of fix during acquisition.
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	7c1b      	ldrb	r3, [r3, #16]
 800afd6:	2b33      	cmp	r3, #51	; 0x33
 800afd8:	d121      	bne.n	800b01e <my_gnss_acq_coordinates+0x23e>
						{
							break ;
						}
						memcpy ( gngll_message , nmea_message , UART_TX_MAX_BUFF_SIZE ) ;
 800afda:	4b2e      	ldr	r3, [pc, #184]	; (800b094 <my_gnss_acq_coordinates+0x2b4>)
 800afdc:	2186      	movs	r1, #134	; 0x86
 800afde:	0089      	lsls	r1, r1, #2
 800afe0:	185b      	adds	r3, r3, r1
 800afe2:	19da      	adds	r2, r3, r7
 800afe4:	4b2a      	ldr	r3, [pc, #168]	; (800b090 <my_gnss_acq_coordinates+0x2b0>)
 800afe6:	185b      	adds	r3, r3, r1
 800afe8:	19db      	adds	r3, r3, r7
 800afea:	0010      	movs	r0, r2
 800afec:	0019      	movs	r1, r3
 800afee:	23fa      	movs	r3, #250	; 0xfa
 800aff0:	001a      	movs	r2, r3
 800aff2:	f002 fca2 	bl	800d93a <memcpy>
						if ( fix3d->pdop <= pdop_ths )
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6898      	ldr	r0, [r3, #8]
 800affa:	68d9      	ldr	r1, [r3, #12]
 800affc:	4b2d      	ldr	r3, [pc, #180]	; (800b0b4 <my_gnss_acq_coordinates+0x2d4>)
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	685b      	ldr	r3, [r3, #4]
 800b002:	f7f5 fa31 	bl	8000468 <__aeabi_dcmple>
 800b006:	1e03      	subs	r3, r0, #0
 800b008:	d10b      	bne.n	800b022 <my_gnss_acq_coordinates+0x242>
	while ( tim_seconds < fix_acq_ths )
 800b00a:	4b28      	ldr	r3, [pc, #160]	; (800b0ac <my_gnss_acq_coordinates+0x2cc>)
 800b00c:	881a      	ldrh	r2, [r3, #0]
 800b00e:	4b2a      	ldr	r3, [pc, #168]	; (800b0b8 <my_gnss_acq_coordinates+0x2d8>)
 800b010:	881b      	ldrh	r3, [r3, #0]
 800b012:	429a      	cmp	r2, r3
 800b014:	d200      	bcs.n	800b018 <my_gnss_acq_coordinates+0x238>
 800b016:	e733      	b.n	800ae80 <my_gnss_acq_coordinates+0xa0>
 800b018:	e004      	b.n	800b024 <my_gnss_acq_coordinates+0x244>
							break ;
 800b01a:	46c0      	nop			; (mov r8, r8)
 800b01c:	e002      	b.n	800b024 <my_gnss_acq_coordinates+0x244>
							break ;
 800b01e:	46c0      	nop			; (mov r8, r8)
 800b020:	e000      	b.n	800b024 <my_gnss_acq_coordinates+0x244>
						{
							break ;
 800b022:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	my_tim_stop () ;
 800b024:	f7f8 fe76 	bl	8003d14 <my_tim_stop>
	// WYCZY I ZASAVEOWA BRAK GLONASS BO OSTATNIO NIE ZROBIEM SAVE TO NVRAM

	if ( gngll_message[0] )
 800b028:	4b1a      	ldr	r3, [pc, #104]	; (800b094 <my_gnss_acq_coordinates+0x2b4>)
 800b02a:	2286      	movs	r2, #134	; 0x86
 800b02c:	0092      	lsls	r2, r2, #2
 800b02e:	189b      	adds	r3, r3, r2
 800b030:	19db      	adds	r3, r3, r7
 800b032:	781b      	ldrb	r3, [r3, #0]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d00a      	beq.n	800b04e <my_gnss_acq_coordinates+0x26e>
	{
		my_nmea_get_gngll_coordinates ( (char*) gngll_message , fix3d ) ;
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	230c      	movs	r3, #12
 800b03c:	18fb      	adds	r3, r7, r3
 800b03e:	0011      	movs	r1, r2
 800b040:	0018      	movs	r0, r3
 800b042:	f000 fcc7 	bl	800b9d4 <my_nmea_get_gngll_coordinates>
		r = true ;
 800b046:	4b0d      	ldr	r3, [pc, #52]	; (800b07c <my_gnss_acq_coordinates+0x29c>)
 800b048:	18fb      	adds	r3, r7, r3
 800b04a:	2201      	movs	r2, #1
 800b04c:	701a      	strb	r2, [r3, #0]
	}
	fix3d->acq_time = tim_seconds ;
 800b04e:	4b17      	ldr	r3, [pc, #92]	; (800b0ac <my_gnss_acq_coordinates+0x2cc>)
 800b050:	881a      	ldrh	r2, [r3, #0]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	825a      	strh	r2, [r3, #18]
	fix3d->acq_total_time += tim_seconds ; // UWAGA: Tutaj nie mog zaokrgla, bo bd traci za kadym razem reszt co si uzbiera w duy bd
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	695b      	ldr	r3, [r3, #20]
 800b05a:	4a14      	ldr	r2, [pc, #80]	; (800b0ac <my_gnss_acq_coordinates+0x2cc>)
 800b05c:	8812      	ldrh	r2, [r2, #0]
 800b05e:	189a      	adds	r2, r3, r2
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	615a      	str	r2, [r3, #20]
	return r ;
 800b064:	4b05      	ldr	r3, [pc, #20]	; (800b07c <my_gnss_acq_coordinates+0x29c>)
 800b066:	18fb      	adds	r3, r7, r3
 800b068:	781b      	ldrb	r3, [r3, #0]
}
 800b06a:	0018      	movs	r0, r3
 800b06c:	46bd      	mov	sp, r7
 800b06e:	2387      	movs	r3, #135	; 0x87
 800b070:	009b      	lsls	r3, r3, #2
 800b072:	449d      	add	sp, r3
 800b074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b076:	46c0      	nop			; (mov r8, r8)
 800b078:	fffffde4 	.word	0xfffffde4
 800b07c:	00000217 	.word	0x00000217
 800b080:	00000216 	.word	0x00000216
 800b084:	00000203 	.word	0x00000203
 800b088:	00000202 	.word	0x00000202
 800b08c:	00000215 	.word	0x00000215
 800b090:	fffffef0 	.word	0xfffffef0
 800b094:	fffffdf4 	.word	0xfffffdf4
 800b098:	08015bf8 	.word	0x08015bf8
 800b09c:	08015c00 	.word	0x08015c00
 800b0a0:	08015c08 	.word	0x08015c08
 800b0a4:	08015c10 	.word	0x08015c10
 800b0a8:	408f4000 	.word	0x408f4000
 800b0ac:	20000c50 	.word	0x20000c50
 800b0b0:	2000001c 	.word	0x2000001c
 800b0b4:	20000020 	.word	0x20000020
 800b0b8:	2000001a 	.word	0x2000001a

0800b0bc <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b082      	sub	sp, #8
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 800b0c6:	6879      	ldr	r1, [r7, #4]
 800b0c8:	4b07      	ldr	r3, [pc, #28]	; (800b0e8 <my_rtc_get_dt+0x2c>)
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	0018      	movs	r0, r3
 800b0ce:	f7fb f895 	bl	80061fc <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 800b0d2:	6839      	ldr	r1, [r7, #0]
 800b0d4:	4b04      	ldr	r3, [pc, #16]	; (800b0e8 <my_rtc_get_dt+0x2c>)
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	0018      	movs	r0, r3
 800b0da:	f7fa ffa1 	bl	8006020 <HAL_RTC_GetTime>
}
 800b0de:	46c0      	nop			; (mov r8, r8)
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	b002      	add	sp, #8
 800b0e4:	bd80      	pop	{r7, pc}
 800b0e6:	46c0      	nop			; (mov r8, r8)
 800b0e8:	200006f4 	.word	0x200006f4

0800b0ec <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 800b0ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0ee:	b08d      	sub	sp, #52	; 0x34
 800b0f0:	af04      	add	r7, sp, #16
 800b0f2:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 800b0f4:	2508      	movs	r5, #8
 800b0f6:	1979      	adds	r1, r7, r5
 800b0f8:	4b1b      	ldr	r3, [pc, #108]	; (800b168 <my_rtc_get_dt_s+0x7c>)
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	0018      	movs	r0, r3
 800b0fe:	f7fa ff8f 	bl	8006020 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 800b102:	241c      	movs	r4, #28
 800b104:	1939      	adds	r1, r7, r4
 800b106:	4b18      	ldr	r3, [pc, #96]	; (800b168 <my_rtc_get_dt_s+0x7c>)
 800b108:	2200      	movs	r2, #0
 800b10a:	0018      	movs	r0, r3
 800b10c:	f7fb f876 	bl	80061fc <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 800b110:	0021      	movs	r1, r4
 800b112:	187b      	adds	r3, r7, r1
 800b114:	78db      	ldrb	r3, [r3, #3]
 800b116:	22fa      	movs	r2, #250	; 0xfa
 800b118:	00d2      	lsls	r2, r2, #3
 800b11a:	189a      	adds	r2, r3, r2
 800b11c:	187b      	adds	r3, r7, r1
 800b11e:	785b      	ldrb	r3, [r3, #1]
 800b120:	469c      	mov	ip, r3
 800b122:	187b      	adds	r3, r7, r1
 800b124:	789b      	ldrb	r3, [r3, #2]
 800b126:	001c      	movs	r4, r3
 800b128:	0028      	movs	r0, r5
 800b12a:	183b      	adds	r3, r7, r0
 800b12c:	781b      	ldrb	r3, [r3, #0]
 800b12e:	001d      	movs	r5, r3
 800b130:	183b      	adds	r3, r7, r0
 800b132:	785b      	ldrb	r3, [r3, #1]
 800b134:	001e      	movs	r6, r3
 800b136:	183b      	adds	r3, r7, r0
 800b138:	789b      	ldrb	r3, [r3, #2]
 800b13a:	490c      	ldr	r1, [pc, #48]	; (800b16c <my_rtc_get_dt_s+0x80>)
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	9303      	str	r3, [sp, #12]
 800b140:	9602      	str	r6, [sp, #8]
 800b142:	9501      	str	r5, [sp, #4]
 800b144:	9400      	str	r4, [sp, #0]
 800b146:	4663      	mov	r3, ip
 800b148:	f002 fa34 	bl	800d5b4 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 800b14c:	211c      	movs	r1, #28
 800b14e:	187b      	adds	r3, r7, r1
 800b150:	78db      	ldrb	r3, [r3, #3]
 800b152:	b29b      	uxth	r3, r3
 800b154:	22fa      	movs	r2, #250	; 0xfa
 800b156:	00d2      	lsls	r2, r2, #3
 800b158:	4694      	mov	ip, r2
 800b15a:	4463      	add	r3, ip
 800b15c:	b29b      	uxth	r3, r3
}
 800b15e:	0018      	movs	r0, r3
 800b160:	46bd      	mov	sp, r7
 800b162:	b009      	add	sp, #36	; 0x24
 800b164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b166:	46c0      	nop			; (mov r8, r8)
 800b168:	200006f4 	.word	0x200006f4
 800b16c:	08015c60 	.word	0x08015c60

0800b170 <my_rtc_get_ts>:
uint32_t my_rtc_get_ts ( void )
{
 800b170:	b590      	push	{r4, r7, lr}
 800b172:	b087      	sub	sp, #28
 800b174:	af00      	add	r7, sp, #0
	RTC_DateTypeDef d ;
	RTC_TimeTypeDef t ;

	my_rtc_get_dt ( &d , &t ) ;
 800b176:	003a      	movs	r2, r7
 800b178:	2414      	movs	r4, #20
 800b17a:	193b      	adds	r3, r7, r4
 800b17c:	0011      	movs	r1, r2
 800b17e:	0018      	movs	r0, r3
 800b180:	f7ff ff9c 	bl	800b0bc <my_rtc_get_dt>
	return my_conv_rtc2timestamp ( &d , &t ) ;
 800b184:	003a      	movs	r2, r7
 800b186:	193b      	adds	r3, r7, r4
 800b188:	0011      	movs	r1, r2
 800b18a:	0018      	movs	r0, r3
 800b18c:	f000 f938 	bl	800b400 <my_conv_rtc2timestamp>
 800b190:	0003      	movs	r3, r0
}
 800b192:	0018      	movs	r0, r3
 800b194:	46bd      	mov	sp, r7
 800b196:	b007      	add	sp, #28
 800b198:	bd90      	pop	{r4, r7, pc}
	...

0800b19c <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 800b19c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b19e:	b0a9      	sub	sp, #164	; 0xa4
 800b1a0:	af02      	add	r7, sp, #8
 800b1a2:	6078      	str	r0, [r7, #4]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 800b1a4:	2434      	movs	r4, #52	; 0x34
 800b1a6:	193a      	adds	r2, r7, r4
 800b1a8:	2548      	movs	r5, #72	; 0x48
 800b1aa:	197b      	adds	r3, r7, r5
 800b1ac:	0011      	movs	r1, r2
 800b1ae:	0018      	movs	r0, r3
 800b1b0:	f7ff ff84 	bl	800b0bc <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii bdzie bd funkcji, ktra zacznie ustawia alarm na warto poprzedniego alarmu i wszystko si zawiesi
 800b1b4:	2680      	movs	r6, #128	; 0x80
 800b1b6:	19bb      	adds	r3, r7, r6
 800b1b8:	0018      	movs	r0, r3
 800b1ba:	f7ff ff97 	bl	800b0ec <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800b1be:	4a36      	ldr	r2, [pc, #216]	; (800b298 <my_rtc_set_alarm+0xfc>)
 800b1c0:	4936      	ldr	r1, [pc, #216]	; (800b29c <my_rtc_set_alarm+0x100>)
 800b1c2:	234c      	movs	r3, #76	; 0x4c
 800b1c4:	18f8      	adds	r0, r7, r3
 800b1c6:	19bb      	adds	r3, r7, r6
 800b1c8:	9300      	str	r3, [sp, #0]
 800b1ca:	2335      	movs	r3, #53	; 0x35
 800b1cc:	f002 f9f2 	bl	800d5b4 <sprintf>
	send_debug_logs ( m ) ;
 800b1d0:	234c      	movs	r3, #76	; 0x4c
 800b1d2:	18fb      	adds	r3, r7, r3
 800b1d4:	0018      	movs	r0, r3
 800b1d6:	f7f7 ff6f 	bl	80030b8 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 800b1da:	193a      	adds	r2, r7, r4
 800b1dc:	197b      	adds	r3, r7, r5
 800b1de:	0011      	movs	r1, r2
 800b1e0:	0018      	movs	r0, r3
 800b1e2:	f000 f90d 	bl	800b400 <my_conv_rtc2timestamp>
 800b1e6:	0002      	movs	r2, r0
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	189b      	adds	r3, r3, r2
 800b1ec:	2094      	movs	r0, #148	; 0x94
 800b1ee:	183a      	adds	r2, r7, r0
 800b1f0:	6013      	str	r3, [r2, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 800b1f2:	193a      	adds	r2, r7, r4
 800b1f4:	1979      	adds	r1, r7, r5
 800b1f6:	1838      	adds	r0, r7, r0
 800b1f8:	6803      	ldr	r3, [r0, #0]
 800b1fa:	0018      	movs	r0, r3
 800b1fc:	f000 f974 	bl	800b4e8 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 800b200:	193b      	adds	r3, r7, r4
 800b202:	781a      	ldrb	r2, [r3, #0]
 800b204:	210c      	movs	r1, #12
 800b206:	187b      	adds	r3, r7, r1
 800b208:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 800b20a:	193b      	adds	r3, r7, r4
 800b20c:	785a      	ldrb	r2, [r3, #1]
 800b20e:	187b      	adds	r3, r7, r1
 800b210:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 800b212:	193b      	adds	r3, r7, r4
 800b214:	789a      	ldrb	r2, [r3, #2]
 800b216:	187b      	adds	r3, r7, r1
 800b218:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 800b21a:	0008      	movs	r0, r1
 800b21c:	183b      	adds	r3, r7, r0
 800b21e:	2200      	movs	r2, #0
 800b220:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 800b222:	183b      	adds	r3, r7, r0
 800b224:	2200      	movs	r2, #0
 800b226:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 800b228:	183b      	adds	r3, r7, r0
 800b22a:	2200      	movs	r2, #0
 800b22c:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 800b22e:	183b      	adds	r3, r7, r0
 800b230:	2200      	movs	r2, #0
 800b232:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 800b234:	183b      	adds	r3, r7, r0
 800b236:	2200      	movs	r2, #0
 800b238:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 800b23a:	183b      	adds	r3, r7, r0
 800b23c:	2200      	movs	r2, #0
 800b23e:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 800b240:	197b      	adds	r3, r7, r5
 800b242:	7899      	ldrb	r1, [r3, #2]
 800b244:	183b      	adds	r3, r7, r0
 800b246:	2220      	movs	r2, #32
 800b248:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 800b24a:	183b      	adds	r3, r7, r0
 800b24c:	2280      	movs	r2, #128	; 0x80
 800b24e:	0052      	lsls	r2, r2, #1
 800b250:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 800b252:	1839      	adds	r1, r7, r0
 800b254:	4b12      	ldr	r3, [pc, #72]	; (800b2a0 <my_rtc_set_alarm+0x104>)
 800b256:	2200      	movs	r2, #0
 800b258:	0018      	movs	r0, r3
 800b25a:	f7fb f81d 	bl	8006298 <HAL_RTC_SetAlarm_IT>
 800b25e:	1e03      	subs	r3, r0, #0
 800b260:	d114      	bne.n	800b28c <my_rtc_set_alarm+0xf0>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 800b262:	19ba      	adds	r2, r7, r6
 800b264:	1939      	adds	r1, r7, r4
 800b266:	197b      	adds	r3, r7, r5
 800b268:	0018      	movs	r0, r3
 800b26a:	f000 f9ff 	bl	800b66c <my_conv_dt_2_dts>
		sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800b26e:	4a0a      	ldr	r2, [pc, #40]	; (800b298 <my_rtc_set_alarm+0xfc>)
 800b270:	490a      	ldr	r1, [pc, #40]	; (800b29c <my_rtc_set_alarm+0x100>)
 800b272:	244c      	movs	r4, #76	; 0x4c
 800b274:	1938      	adds	r0, r7, r4
 800b276:	19bb      	adds	r3, r7, r6
 800b278:	9300      	str	r3, [sp, #0]
 800b27a:	2349      	movs	r3, #73	; 0x49
 800b27c:	f002 f99a 	bl	800d5b4 <sprintf>
		send_debug_logs ( m ) ;
 800b280:	193b      	adds	r3, r7, r4
 800b282:	0018      	movs	r0, r3
 800b284:	f7f7 ff18 	bl	80030b8 <send_debug_logs>
		return true ;
 800b288:	2301      	movs	r3, #1
 800b28a:	e000      	b.n	800b28e <my_rtc_set_alarm+0xf2>
	}
	return false ;
 800b28c:	2300      	movs	r3, #0
}
 800b28e:	0018      	movs	r0, r3
 800b290:	46bd      	mov	sp, r7
 800b292:	b027      	add	sp, #156	; 0x9c
 800b294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b296:	46c0      	nop			; (mov r8, r8)
 800b298:	08015c80 	.word	0x08015c80
 800b29c:	08015c9c 	.word	0x08015c9c
 800b2a0:	200006f4 	.word	0x200006f4

0800b2a4 <my_rtc_set_dt_from_nmea_rmc>:

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 800b2a4:	b5b0      	push	{r4, r5, r7, lr}
 800b2a6:	b088      	sub	sp, #32
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime ;
	  RTC_DateTypeDef sDate ;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 800b2ac:	2508      	movs	r5, #8
 800b2ae:	197b      	adds	r3, r7, r5
 800b2b0:	1cda      	adds	r2, r3, #3
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	0011      	movs	r1, r2
 800b2b6:	0018      	movs	r0, r3
 800b2b8:	f000 fcae 	bl	800bc18 <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 800b2bc:	197b      	adds	r3, r7, r5
 800b2be:	1c5a      	adds	r2, r3, #1
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	0011      	movs	r1, r2
 800b2c4:	0018      	movs	r0, r3
 800b2c6:	f000 fce1 	bl	800bc8c <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 800b2ca:	197b      	adds	r3, r7, r5
 800b2cc:	1c9a      	adds	r2, r3, #2
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	0011      	movs	r1, r2
 800b2d2:	0018      	movs	r0, r3
 800b2d4:	f000 fd14 	bl	800bd00 <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 800b2d8:	240c      	movs	r4, #12
 800b2da:	193a      	adds	r2, r7, r4
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	0011      	movs	r1, r2
 800b2e0:	0018      	movs	r0, r3
 800b2e2:	f000 fd47 	bl	800bd74 <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 800b2e6:	193b      	adds	r3, r7, r4
 800b2e8:	1c5a      	adds	r2, r3, #1
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	0011      	movs	r1, r2
 800b2ee:	0018      	movs	r0, r3
 800b2f0:	f000 fd7a 	bl	800bde8 <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 800b2f4:	193b      	adds	r3, r7, r4
 800b2f6:	1c9a      	adds	r2, r3, #2
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	0011      	movs	r1, r2
 800b2fc:	0018      	movs	r0, r3
 800b2fe:	f000 fdad 	bl	800be5c <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 800b302:	193b      	adds	r3, r7, r4
 800b304:	1d1a      	adds	r2, r3, #4
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	0011      	movs	r1, r2
 800b30a:	0018      	movs	r0, r3
 800b30c:	f000 fde0 	bl	800bed0 <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800b310:	193b      	adds	r3, r7, r4
 800b312:	2200      	movs	r2, #0
 800b314:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800b316:	193b      	adds	r3, r7, r4
 800b318:	2200      	movs	r2, #0
 800b31a:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 800b31c:	4b0b      	ldr	r3, [pc, #44]	; (800b34c <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800b31e:	0018      	movs	r0, r3
 800b320:	f7fb fa29 	bl	8006776 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 800b324:	1939      	adds	r1, r7, r4
 800b326:	4b09      	ldr	r3, [pc, #36]	; (800b34c <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800b328:	2200      	movs	r2, #0
 800b32a:	0018      	movs	r0, r3
 800b32c:	f7fa fdd0 	bl	8005ed0 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 800b330:	1979      	adds	r1, r7, r5
 800b332:	4b06      	ldr	r3, [pc, #24]	; (800b34c <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800b334:	2200      	movs	r2, #0
 800b336:	0018      	movs	r0, r3
 800b338:	f7fa fece 	bl	80060d8 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 800b33c:	4b03      	ldr	r3, [pc, #12]	; (800b34c <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800b33e:	0018      	movs	r0, r3
 800b340:	f7fb fa4d 	bl	80067de <HAL_RTCEx_DisableBypassShadow>
}
 800b344:	46c0      	nop			; (mov r8, r8)
 800b346:	46bd      	mov	sp, r7
 800b348:	b008      	add	sp, #32
 800b34a:	bdb0      	pop	{r4, r5, r7, pc}
 800b34c:	200006f4 	.word	0x200006f4

0800b350 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b084      	sub	sp, #16
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2100      	movs	r1, #0
 800b35c:	0018      	movs	r0, r3
 800b35e:	f001 fefb 	bl	800d158 <strtod>
 800b362:	0002      	movs	r2, r0
 800b364:	000b      	movs	r3, r1
 800b366:	60ba      	str	r2, [r7, #8]
 800b368:	60fb      	str	r3, [r7, #12]
    return d ;
 800b36a:	68ba      	ldr	r2, [r7, #8]
 800b36c:	68fb      	ldr	r3, [r7, #12]
}
 800b36e:	0010      	movs	r0, r2
 800b370:	0019      	movs	r1, r3
 800b372:	46bd      	mov	sp, r7
 800b374:	b004      	add	sp, #16
 800b376:	bd80      	pop	{r7, pc}

0800b378 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b084      	sub	sp, #16
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
 800b380:	0008      	movs	r0, r1
 800b382:	0011      	movs	r1, r2
 800b384:	1cfb      	adds	r3, r7, #3
 800b386:	1c02      	adds	r2, r0, #0
 800b388:	701a      	strb	r2, [r3, #0]
 800b38a:	1cbb      	adds	r3, r7, #2
 800b38c:	1c0a      	adds	r2, r1, #0
 800b38e:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 800b390:	230f      	movs	r3, #15
 800b392:	18fb      	adds	r3, r7, r3
 800b394:	2200      	movs	r2, #0
 800b396:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 800b398:	230e      	movs	r3, #14
 800b39a:	18fb      	adds	r3, r7, r3
 800b39c:	2200      	movs	r2, #0
 800b39e:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 800b3a0:	e01c      	b.n	800b3dc <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 800b3a2:	230f      	movs	r3, #15
 800b3a4:	18fb      	adds	r3, r7, r3
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	18d3      	adds	r3, r2, r3
 800b3ac:	781b      	ldrb	r3, [r3, #0]
 800b3ae:	1cfa      	adds	r2, r7, #3
 800b3b0:	7812      	ldrb	r2, [r2, #0]
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d105      	bne.n	800b3c2 <my_find_char_position+0x4a>
			p++ ;
 800b3b6:	210e      	movs	r1, #14
 800b3b8:	187b      	adds	r3, r7, r1
 800b3ba:	781a      	ldrb	r2, [r3, #0]
 800b3bc:	187b      	adds	r3, r7, r1
 800b3be:	3201      	adds	r2, #1
 800b3c0:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 800b3c2:	230e      	movs	r3, #14
 800b3c4:	18fa      	adds	r2, r7, r3
 800b3c6:	1cbb      	adds	r3, r7, #2
 800b3c8:	7812      	ldrb	r2, [r2, #0]
 800b3ca:	781b      	ldrb	r3, [r3, #0]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d00e      	beq.n	800b3ee <my_find_char_position+0x76>
			break ;
		i++ ;
 800b3d0:	210f      	movs	r1, #15
 800b3d2:	187b      	adds	r3, r7, r1
 800b3d4:	781a      	ldrb	r2, [r3, #0]
 800b3d6:	187b      	adds	r3, r7, r1
 800b3d8:	3201      	adds	r2, #1
 800b3da:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 800b3dc:	230f      	movs	r3, #15
 800b3de:	18fb      	adds	r3, r7, r3
 800b3e0:	781b      	ldrb	r3, [r3, #0]
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	18d3      	adds	r3, r2, r3
 800b3e6:	781b      	ldrb	r3, [r3, #0]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d1da      	bne.n	800b3a2 <my_find_char_position+0x2a>
 800b3ec:	e000      	b.n	800b3f0 <my_find_char_position+0x78>
			break ;
 800b3ee:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 800b3f0:	230f      	movs	r3, #15
 800b3f2:	18fb      	adds	r3, r7, r3
 800b3f4:	781b      	ldrb	r3, [r3, #0]
}
 800b3f6:	0018      	movs	r0, r3
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	b004      	add	sp, #16
 800b3fc:	bd80      	pop	{r7, pc}
	...

0800b400 <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b086      	sub	sp, #24
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
 800b408:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	78db      	ldrb	r3, [r3, #3]
 800b40e:	22fa      	movs	r2, #250	; 0xfa
 800b410:	00d2      	lsls	r2, r2, #3
 800b412:	4694      	mov	ip, r2
 800b414:	4463      	add	r3, ip
 800b416:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 800b418:	68fa      	ldr	r2, [r7, #12]
 800b41a:	0013      	movs	r3, r2
 800b41c:	00db      	lsls	r3, r3, #3
 800b41e:	189b      	adds	r3, r3, r2
 800b420:	00db      	lsls	r3, r3, #3
 800b422:	189b      	adds	r3, r3, r2
 800b424:	009a      	lsls	r2, r3, #2
 800b426:	189a      	adds	r2, r3, r2
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	492c      	ldr	r1, [pc, #176]	; (800b4dc <my_conv_rtc2timestamp+0xdc>)
 800b42c:	468c      	mov	ip, r1
 800b42e:	4463      	add	r3, ip
 800b430:	089b      	lsrs	r3, r3, #2
 800b432:	18d3      	adds	r3, r2, r3
 800b434:	4a2a      	ldr	r2, [pc, #168]	; (800b4e0 <my_conv_rtc2timestamp+0xe0>)
 800b436:	4694      	mov	ip, r2
 800b438:	4463      	add	r3, ip
 800b43a:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 800b43c:	2300      	movs	r3, #0
 800b43e:	613b      	str	r3, [r7, #16]
 800b440:	e00a      	b.n	800b458 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 800b442:	4a28      	ldr	r2, [pc, #160]	; (800b4e4 <my_conv_rtc2timestamp+0xe4>)
 800b444:	693b      	ldr	r3, [r7, #16]
 800b446:	18d3      	adds	r3, r2, r3
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	001a      	movs	r2, r3
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	189b      	adds	r3, r3, r2
 800b450:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 800b452:	693b      	ldr	r3, [r7, #16]
 800b454:	3301      	adds	r3, #1
 800b456:	613b      	str	r3, [r7, #16]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	785b      	ldrb	r3, [r3, #1]
 800b45c:	3b01      	subs	r3, #1
 800b45e:	693a      	ldr	r2, [r7, #16]
 800b460:	429a      	cmp	r2, r3
 800b462:	dbee      	blt.n	800b442 <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	785b      	ldrb	r3, [r3, #1]
 800b468:	2b02      	cmp	r3, #2
 800b46a:	d908      	bls.n	800b47e <my_conv_rtc2timestamp+0x7e>
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	0018      	movs	r0, r3
 800b470:	f000 f8de 	bl	800b630 <my_conv_is_leap_year>
 800b474:	1e03      	subs	r3, r0, #0
 800b476:	d002      	beq.n	800b47e <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	3301      	adds	r3, #1
 800b47c:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	789b      	ldrb	r3, [r3, #2]
 800b482:	001a      	movs	r2, r3
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	18d3      	adds	r3, r2, r3
 800b488:	3b01      	subs	r3, #1
 800b48a:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 800b48c:	697a      	ldr	r2, [r7, #20]
 800b48e:	0013      	movs	r3, r2
 800b490:	005b      	lsls	r3, r3, #1
 800b492:	189b      	adds	r3, r3, r2
 800b494:	011a      	lsls	r2, r3, #4
 800b496:	1ad2      	subs	r2, r2, r3
 800b498:	0113      	lsls	r3, r2, #4
 800b49a:	1a9b      	subs	r3, r3, r2
 800b49c:	01db      	lsls	r3, r3, #7
 800b49e:	0019      	movs	r1, r3
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	781b      	ldrb	r3, [r3, #0]
 800b4a4:	001a      	movs	r2, r3
 800b4a6:	0013      	movs	r3, r2
 800b4a8:	011b      	lsls	r3, r3, #4
 800b4aa:	1a9b      	subs	r3, r3, r2
 800b4ac:	011a      	lsls	r2, r3, #4
 800b4ae:	1ad2      	subs	r2, r2, r3
 800b4b0:	0113      	lsls	r3, r2, #4
 800b4b2:	001a      	movs	r2, r3
 800b4b4:	0013      	movs	r3, r2
 800b4b6:	18ca      	adds	r2, r1, r3
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	785b      	ldrb	r3, [r3, #1]
 800b4bc:	0019      	movs	r1, r3
 800b4be:	000b      	movs	r3, r1
 800b4c0:	011b      	lsls	r3, r3, #4
 800b4c2:	1a5b      	subs	r3, r3, r1
 800b4c4:	009b      	lsls	r3, r3, #2
 800b4c6:	18d3      	adds	r3, r2, r3
 800b4c8:	683a      	ldr	r2, [r7, #0]
 800b4ca:	7892      	ldrb	r2, [r2, #2]
 800b4cc:	189b      	adds	r3, r3, r2
 800b4ce:	60bb      	str	r3, [r7, #8]

    return ts ;
 800b4d0:	68bb      	ldr	r3, [r7, #8]
}
 800b4d2:	0018      	movs	r0, r3
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	b006      	add	sp, #24
 800b4d8:	bd80      	pop	{r7, pc}
 800b4da:	46c0      	nop			; (mov r8, r8)
 800b4dc:	fffff84f 	.word	0xfffff84f
 800b4e0:	fff50736 	.word	0xfff50736
 800b4e4:	08015de0 	.word	0x08015de0

0800b4e8 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 800b4e8:	b590      	push	{r4, r7, lr}
 800b4ea:	b08b      	sub	sp, #44	; 0x2c
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	60f8      	str	r0, [r7, #12]
 800b4f0:	60b9      	str	r1, [r7, #8]
 800b4f2:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	213c      	movs	r1, #60	; 0x3c
 800b4f8:	0018      	movs	r0, r3
 800b4fa:	f7f4 fea5 	bl	8000248 <__aeabi_uidivmod>
 800b4fe:	000b      	movs	r3, r1
 800b500:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	213c      	movs	r1, #60	; 0x3c
 800b506:	0018      	movs	r0, r3
 800b508:	f7f4 fe18 	bl	800013c <__udivsi3>
 800b50c:	0003      	movs	r3, r0
 800b50e:	213c      	movs	r1, #60	; 0x3c
 800b510:	0018      	movs	r0, r3
 800b512:	f7f4 fe99 	bl	8000248 <__aeabi_uidivmod>
 800b516:	000b      	movs	r3, r1
 800b518:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	22e1      	movs	r2, #225	; 0xe1
 800b51e:	0111      	lsls	r1, r2, #4
 800b520:	0018      	movs	r0, r3
 800b522:	f7f4 fe0b 	bl	800013c <__udivsi3>
 800b526:	0003      	movs	r3, r0
 800b528:	2118      	movs	r1, #24
 800b52a:	0018      	movs	r0, r3
 800b52c:	f7f4 fe8c 	bl	8000248 <__aeabi_uidivmod>
 800b530:	000b      	movs	r3, r1
 800b532:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	493b      	ldr	r1, [pc, #236]	; (800b624 <my_conv_timestamp2rtc+0x13c>)
 800b538:	0018      	movs	r0, r3
 800b53a:	f7f4 fdff 	bl	800013c <__udivsi3>
 800b53e:	0003      	movs	r3, r0
 800b540:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 800b542:	4b39      	ldr	r3, [pc, #228]	; (800b628 <my_conv_timestamp2rtc+0x140>)
 800b544:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 800b546:	e00d      	b.n	800b564 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 800b548:	6a3b      	ldr	r3, [r7, #32]
 800b54a:	0018      	movs	r0, r3
 800b54c:	f000 f870 	bl	800b630 <my_conv_is_leap_year>
 800b550:	0003      	movs	r3, r0
 800b552:	336e      	adds	r3, #110	; 0x6e
 800b554:	33ff      	adds	r3, #255	; 0xff
 800b556:	001a      	movs	r2, r3
 800b558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b55a:	1a9b      	subs	r3, r3, r2
 800b55c:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 800b55e:	6a3b      	ldr	r3, [r7, #32]
 800b560:	3301      	adds	r3, #1
 800b562:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 800b564:	6a3b      	ldr	r3, [r7, #32]
 800b566:	0018      	movs	r0, r3
 800b568:	f000 f862 	bl	800b630 <my_conv_is_leap_year>
 800b56c:	0003      	movs	r3, r0
 800b56e:	336e      	adds	r3, #110	; 0x6e
 800b570:	33ff      	adds	r3, #255	; 0xff
 800b572:	001a      	movs	r2, r3
 800b574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b576:	4293      	cmp	r3, r2
 800b578:	d2e6      	bcs.n	800b548 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 800b57a:	2300      	movs	r3, #0
 800b57c:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 800b57e:	e018      	b.n	800b5b2 <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 800b580:	4b2a      	ldr	r3, [pc, #168]	; (800b62c <my_conv_timestamp2rtc+0x144>)
 800b582:	69fa      	ldr	r2, [r7, #28]
 800b584:	0052      	lsls	r2, r2, #1
 800b586:	5ad3      	ldrh	r3, [r2, r3]
 800b588:	001c      	movs	r4, r3
 800b58a:	69fb      	ldr	r3, [r7, #28]
 800b58c:	2b01      	cmp	r3, #1
 800b58e:	d107      	bne.n	800b5a0 <my_conv_timestamp2rtc+0xb8>
 800b590:	6a3b      	ldr	r3, [r7, #32]
 800b592:	0018      	movs	r0, r3
 800b594:	f000 f84c 	bl	800b630 <my_conv_is_leap_year>
 800b598:	1e03      	subs	r3, r0, #0
 800b59a:	d001      	beq.n	800b5a0 <my_conv_timestamp2rtc+0xb8>
 800b59c:	2301      	movs	r3, #1
 800b59e:	e000      	b.n	800b5a2 <my_conv_timestamp2rtc+0xba>
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	191b      	adds	r3, r3, r4
 800b5a4:	001a      	movs	r2, r3
 800b5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5a8:	1a9b      	subs	r3, r3, r2
 800b5aa:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 800b5ac:	69fb      	ldr	r3, [r7, #28]
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 800b5b2:	4b1e      	ldr	r3, [pc, #120]	; (800b62c <my_conv_timestamp2rtc+0x144>)
 800b5b4:	69fa      	ldr	r2, [r7, #28]
 800b5b6:	0052      	lsls	r2, r2, #1
 800b5b8:	5ad3      	ldrh	r3, [r2, r3]
 800b5ba:	001c      	movs	r4, r3
 800b5bc:	69fb      	ldr	r3, [r7, #28]
 800b5be:	2b01      	cmp	r3, #1
 800b5c0:	d107      	bne.n	800b5d2 <my_conv_timestamp2rtc+0xea>
 800b5c2:	6a3b      	ldr	r3, [r7, #32]
 800b5c4:	0018      	movs	r0, r3
 800b5c6:	f000 f833 	bl	800b630 <my_conv_is_leap_year>
 800b5ca:	1e03      	subs	r3, r0, #0
 800b5cc:	d001      	beq.n	800b5d2 <my_conv_timestamp2rtc+0xea>
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	e000      	b.n	800b5d4 <my_conv_timestamp2rtc+0xec>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	191b      	adds	r3, r3, r4
 800b5d6:	001a      	movs	r2, r3
 800b5d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5da:	4293      	cmp	r3, r2
 800b5dc:	d2d0      	bcs.n	800b580 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 800b5de:	6a3b      	ldr	r3, [r7, #32]
 800b5e0:	b2db      	uxtb	r3, r3
 800b5e2:	3330      	adds	r3, #48	; 0x30
 800b5e4:	b2da      	uxtb	r2, r3
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 800b5ea:	69fb      	ldr	r3, [r7, #28]
 800b5ec:	b2db      	uxtb	r3, r3
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	b2da      	uxtb	r2, r3
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 800b5f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5f8:	b2db      	uxtb	r3, r3
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	b2da      	uxtb	r2, r3
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	b2da      	uxtb	r2, r3
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	b2da      	uxtb	r2, r3
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 800b612:	69bb      	ldr	r3, [r7, #24]
 800b614:	b2da      	uxtb	r2, r3
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	709a      	strb	r2, [r3, #2]
}
 800b61a:	46c0      	nop			; (mov r8, r8)
 800b61c:	46bd      	mov	sp, r7
 800b61e:	b00b      	add	sp, #44	; 0x2c
 800b620:	bd90      	pop	{r4, r7, pc}
 800b622:	46c0      	nop			; (mov r8, r8)
 800b624:	00015180 	.word	0x00015180
 800b628:	000007b2 	.word	0x000007b2
 800b62c:	08015dec 	.word	0x08015dec

0800b630 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b082      	sub	sp, #8
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2203      	movs	r2, #3
 800b63c:	4013      	ands	r3, r2
 800b63e:	d106      	bne.n	800b64e <my_conv_is_leap_year+0x1e>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2164      	movs	r1, #100	; 0x64
 800b644:	0018      	movs	r0, r3
 800b646:	f7f4 fee9 	bl	800041c <__aeabi_idivmod>
 800b64a:	1e0b      	subs	r3, r1, #0
 800b64c:	d107      	bne.n	800b65e <my_conv_is_leap_year+0x2e>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	22c8      	movs	r2, #200	; 0xc8
 800b652:	0051      	lsls	r1, r2, #1
 800b654:	0018      	movs	r0, r3
 800b656:	f7f4 fee1 	bl	800041c <__aeabi_idivmod>
 800b65a:	1e0b      	subs	r3, r1, #0
 800b65c:	d101      	bne.n	800b662 <my_conv_is_leap_year+0x32>
 800b65e:	2301      	movs	r3, #1
 800b660:	e000      	b.n	800b664 <my_conv_is_leap_year+0x34>
 800b662:	2300      	movs	r3, #0
}
 800b664:	0018      	movs	r0, r3
 800b666:	46bd      	mov	sp, r7
 800b668:	b002      	add	sp, #8
 800b66a:	bd80      	pop	{r7, pc}

0800b66c <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 800b66c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b66e:	b089      	sub	sp, #36	; 0x24
 800b670:	af04      	add	r7, sp, #16
 800b672:	60f8      	str	r0, [r7, #12]
 800b674:	60b9      	str	r1, [r7, #8]
 800b676:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	78db      	ldrb	r3, [r3, #3]
 800b67c:	22fa      	movs	r2, #250	; 0xfa
 800b67e:	00d2      	lsls	r2, r2, #3
 800b680:	189a      	adds	r2, r3, r2
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	785b      	ldrb	r3, [r3, #1]
 800b686:	469c      	mov	ip, r3
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	789b      	ldrb	r3, [r3, #2]
 800b68c:	001c      	movs	r4, r3
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	001d      	movs	r5, r3
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	785b      	ldrb	r3, [r3, #1]
 800b698:	001e      	movs	r6, r3
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	789b      	ldrb	r3, [r3, #2]
 800b69e:	4906      	ldr	r1, [pc, #24]	; (800b6b8 <my_conv_dt_2_dts+0x4c>)
 800b6a0:	6878      	ldr	r0, [r7, #4]
 800b6a2:	9303      	str	r3, [sp, #12]
 800b6a4:	9602      	str	r6, [sp, #8]
 800b6a6:	9501      	str	r5, [sp, #4]
 800b6a8:	9400      	str	r4, [sp, #0]
 800b6aa:	4663      	mov	r3, ip
 800b6ac:	f001 ff82 	bl	800d5b4 <sprintf>
}
 800b6b0:	46c0      	nop			; (mov r8, r8)
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	b005      	add	sp, #20
 800b6b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6b8:	08015ca8 	.word	0x08015ca8

0800b6bc <my_conv_string_2_uint32_t>:

uint32_t my_conv_string_2_uint32_t ( const char* c )
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b084      	sub	sp, #16
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
	char* end_p ;
	return (uint32_t) strtoul ( c , &end_p , 10 ) ;
 800b6c4:	230c      	movs	r3, #12
 800b6c6:	18f9      	adds	r1, r7, r3
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	220a      	movs	r2, #10
 800b6cc:	0018      	movs	r0, r3
 800b6ce:	f001 fe6d 	bl	800d3ac <strtoul>
 800b6d2:	0003      	movs	r3, r0
}
 800b6d4:	0018      	movs	r0, r3
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	b004      	add	sp, #16
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	781b      	ldrb	r3, [r3, #0]
 800b6ec:	2b24      	cmp	r3, #36	; 0x24
 800b6ee:	d117      	bne.n	800b720 <my_nmea_message+0x44>
    {
        *i = 0 ;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	781b      	ldrb	r3, [r3, #0]
 800b6fa:	1c5a      	adds	r2, r3, #1
 800b6fc:	b2d1      	uxtb	r1, r2
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	7011      	strb	r1, [r2, #0]
 800b702:	001a      	movs	r2, r3
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	189b      	adds	r3, r3, r2
 800b708:	68fa      	ldr	r2, [r7, #12]
 800b70a:	7812      	ldrb	r2, [r2, #0]
 800b70c:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	781b      	ldrb	r3, [r3, #0]
 800b712:	001a      	movs	r2, r3
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	189b      	adds	r3, r3, r2
 800b718:	2200      	movs	r2, #0
 800b71a:	701a      	strb	r2, [r3, #0]
        return 0 ;
 800b71c:	2300      	movs	r3, #0
 800b71e:	e045      	b.n	800b7ac <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	781b      	ldrb	r3, [r3, #0]
 800b724:	2b1f      	cmp	r3, #31
 800b726:	d907      	bls.n	800b738 <my_nmea_message+0x5c>
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	2b7e      	cmp	r3, #126	; 0x7e
 800b72e:	d803      	bhi.n	800b738 <my_nmea_message+0x5c>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	781b      	ldrb	r3, [r3, #0]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d103      	bne.n	800b740 <my_nmea_message+0x64>
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	781b      	ldrb	r3, [r3, #0]
 800b73c:	2b0d      	cmp	r3, #13
 800b73e:	d114      	bne.n	800b76a <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	1c5a      	adds	r2, r3, #1
 800b746:	b2d1      	uxtb	r1, r2
 800b748:	687a      	ldr	r2, [r7, #4]
 800b74a:	7011      	strb	r1, [r2, #0]
 800b74c:	001a      	movs	r2, r3
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	189b      	adds	r3, r3, r2
 800b752:	68fa      	ldr	r2, [r7, #12]
 800b754:	7812      	ldrb	r2, [r2, #0]
 800b756:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	781b      	ldrb	r3, [r3, #0]
 800b75c:	001a      	movs	r2, r3
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	189b      	adds	r3, r3, r2
 800b762:	2200      	movs	r2, #0
 800b764:	701a      	strb	r2, [r3, #0]
        return 1 ;
 800b766:	2301      	movs	r3, #1
 800b768:	e020      	b.n	800b7ac <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	781b      	ldrb	r3, [r3, #0]
 800b76e:	2b0a      	cmp	r3, #10
 800b770:	d11a      	bne.n	800b7a8 <my_nmea_message+0xcc>
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	781b      	ldrb	r3, [r3, #0]
 800b776:	2b01      	cmp	r3, #1
 800b778:	d916      	bls.n	800b7a8 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	3b01      	subs	r3, #1
 800b780:	b2da      	uxtb	r2, r3
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	701a      	strb	r2, [r3, #0]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	001a      	movs	r2, r3
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	189b      	adds	r3, r3, r2
 800b790:	781b      	ldrb	r3, [r3, #0]
 800b792:	2b0d      	cmp	r3, #13
 800b794:	d108      	bne.n	800b7a8 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	001a      	movs	r2, r3
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	189b      	adds	r3, r3, r2
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	701a      	strb	r2, [r3, #0]
            return 2 ;
 800b7a4:	2302      	movs	r3, #2
 800b7a6:	e001      	b.n	800b7ac <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	425b      	negs	r3, r3
}
 800b7ac:	0018      	movs	r0, r3
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	b004      	add	sp, #16
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b082      	sub	sp, #8
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
	return m[9] ;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	3309      	adds	r3, #9
 800b7c0:	781b      	ldrb	r3, [r3, #0]
}
 800b7c2:	0018      	movs	r0, r3
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	b002      	add	sp, #8
 800b7c8:	bd80      	pop	{r7, pc}

0800b7ca <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 800b7ca:	b5b0      	push	{r4, r5, r7, lr}
 800b7cc:	b086      	sub	sp, #24
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	220f      	movs	r2, #15
 800b7d6:	212c      	movs	r1, #44	; 0x2c
 800b7d8:	0018      	movs	r0, r3
 800b7da:	f7ff fdcd 	bl	800b378 <my_find_char_position>
 800b7de:	0003      	movs	r3, r0
 800b7e0:	001a      	movs	r2, r3
 800b7e2:	2517      	movs	r5, #23
 800b7e4:	197b      	adds	r3, r7, r5
 800b7e6:	3201      	adds	r2, #1
 800b7e8:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2210      	movs	r2, #16
 800b7ee:	212c      	movs	r1, #44	; 0x2c
 800b7f0:	0018      	movs	r0, r3
 800b7f2:	f7ff fdc1 	bl	800b378 <my_find_char_position>
 800b7f6:	0003      	movs	r3, r0
 800b7f8:	0019      	movs	r1, r3
 800b7fa:	2416      	movs	r4, #22
 800b7fc:	193b      	adds	r3, r7, r4
 800b7fe:	197a      	adds	r2, r7, r5
 800b800:	7812      	ldrb	r2, [r2, #0]
 800b802:	1a8a      	subs	r2, r1, r2
 800b804:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 800b806:	193b      	adds	r3, r7, r4
 800b808:	781b      	ldrb	r3, [r3, #0]
 800b80a:	3301      	adds	r3, #1
 800b80c:	0018      	movs	r0, r3
 800b80e:	f000 fc41 	bl	800c094 <malloc>
 800b812:	0003      	movs	r3, r0
 800b814:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 800b816:	197b      	adds	r3, r7, r5
 800b818:	781b      	ldrb	r3, [r3, #0]
 800b81a:	687a      	ldr	r2, [r7, #4]
 800b81c:	18d1      	adds	r1, r2, r3
 800b81e:	193b      	adds	r3, r7, r4
 800b820:	781a      	ldrb	r2, [r3, #0]
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	0018      	movs	r0, r3
 800b826:	f001 ff82 	bl	800d72e <strncpy>
	pdop_s[pdop_length] = '\0';
 800b82a:	193b      	adds	r3, r7, r4
 800b82c:	781b      	ldrb	r3, [r3, #0]
 800b82e:	693a      	ldr	r2, [r7, #16]
 800b830:	18d3      	adds	r3, r2, r3
 800b832:	2200      	movs	r2, #0
 800b834:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 800b836:	693b      	ldr	r3, [r7, #16]
 800b838:	0018      	movs	r0, r3
 800b83a:	f7ff fd89 	bl	800b350 <my_string2double_conv>
 800b83e:	0002      	movs	r2, r0
 800b840:	000b      	movs	r3, r1
 800b842:	60ba      	str	r2, [r7, #8]
 800b844:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	0018      	movs	r0, r3
 800b84a:	f000 fc2d 	bl	800c0a8 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 800b84e:	68ba      	ldr	r2, [r7, #8]
 800b850:	68fb      	ldr	r3, [r7, #12]
}
 800b852:	0010      	movs	r0, r2
 800b854:	0019      	movs	r1, r3
 800b856:	46bd      	mov	sp, r7
 800b858:	b006      	add	sp, #24
 800b85a:	bdb0      	pop	{r4, r5, r7, pc}

0800b85c <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 800b85c:	b590      	push	{r4, r7, lr}
 800b85e:	b085      	sub	sp, #20
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 800b864:	230f      	movs	r3, #15
 800b866:	18fb      	adds	r3, r7, r3
 800b868:	2200      	movs	r2, #0
 800b86a:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 800b86c:	230e      	movs	r3, #14
 800b86e:	18fb      	adds	r3, r7, r3
 800b870:	2201      	movs	r2, #1
 800b872:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800b874:	e00f      	b.n	800b896 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 800b876:	220e      	movs	r2, #14
 800b878:	18bb      	adds	r3, r7, r2
 800b87a:	781b      	ldrb	r3, [r3, #0]
 800b87c:	18ba      	adds	r2, r7, r2
 800b87e:	1c59      	adds	r1, r3, #1
 800b880:	7011      	strb	r1, [r2, #0]
 800b882:	001a      	movs	r2, r3
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	189b      	adds	r3, r3, r2
 800b888:	7819      	ldrb	r1, [r3, #0]
 800b88a:	220f      	movs	r2, #15
 800b88c:	18bb      	adds	r3, r7, r2
 800b88e:	18ba      	adds	r2, r7, r2
 800b890:	7812      	ldrb	r2, [r2, #0]
 800b892:	404a      	eors	r2, r1
 800b894:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800b896:	210e      	movs	r1, #14
 800b898:	187b      	adds	r3, r7, r1
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	687a      	ldr	r2, [r7, #4]
 800b89e:	18d3      	adds	r3, r2, r3
 800b8a0:	781b      	ldrb	r3, [r3, #0]
 800b8a2:	2b2a      	cmp	r3, #42	; 0x2a
 800b8a4:	d00a      	beq.n	800b8bc <is_my_nmea_checksum_ok+0x60>
 800b8a6:	187b      	adds	r3, r7, r1
 800b8a8:	781b      	ldrb	r3, [r3, #0]
 800b8aa:	687a      	ldr	r2, [r7, #4]
 800b8ac:	18d3      	adds	r3, r2, r3
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d003      	beq.n	800b8bc <is_my_nmea_checksum_ok+0x60>
 800b8b4:	187b      	adds	r3, r7, r1
 800b8b6:	781b      	ldrb	r3, [r3, #0]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d1dc      	bne.n	800b876 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 800b8bc:	230f      	movs	r3, #15
 800b8be:	18fb      	adds	r3, r7, r3
 800b8c0:	781c      	ldrb	r4, [r3, #0]
 800b8c2:	210e      	movs	r1, #14
 800b8c4:	187b      	adds	r3, r7, r1
 800b8c6:	187a      	adds	r2, r7, r1
 800b8c8:	7812      	ldrb	r2, [r2, #0]
 800b8ca:	3201      	adds	r2, #1
 800b8cc:	701a      	strb	r2, [r3, #0]
 800b8ce:	187b      	adds	r3, r7, r1
 800b8d0:	781b      	ldrb	r3, [r3, #0]
 800b8d2:	687a      	ldr	r2, [r7, #4]
 800b8d4:	18d3      	adds	r3, r2, r3
 800b8d6:	2210      	movs	r2, #16
 800b8d8:	2100      	movs	r1, #0
 800b8da:	0018      	movs	r0, r3
 800b8dc:	f001 fcd4 	bl	800d288 <strtol>
 800b8e0:	0003      	movs	r3, r0
 800b8e2:	1ae3      	subs	r3, r4, r3
 800b8e4:	425a      	negs	r2, r3
 800b8e6:	4153      	adcs	r3, r2
 800b8e8:	b2db      	uxtb	r3, r3
}
 800b8ea:	0018      	movs	r0, r3
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	b005      	add	sp, #20
 800b8f0:	bd90      	pop	{r4, r7, pc}
	...

0800b8f4 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 800b8f4:	b5b0      	push	{r4, r5, r7, lr}
 800b8f6:	b086      	sub	sp, #24
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	000a      	movs	r2, r1
 800b8fe:	1cfb      	adds	r3, r7, #3
 800b900:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 800b902:	2308      	movs	r3, #8
 800b904:	18fa      	adds	r2, r7, r3
 800b906:	492f      	ldr	r1, [pc, #188]	; (800b9c4 <nmea2decimal+0xd0>)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	0018      	movs	r0, r3
 800b90c:	f001 fe72 	bl	800d5f4 <sscanf>
    min = deg / 100 ;
 800b910:	68b8      	ldr	r0, [r7, #8]
 800b912:	68f9      	ldr	r1, [r7, #12]
 800b914:	2200      	movs	r2, #0
 800b916:	4b2c      	ldr	r3, [pc, #176]	; (800b9c8 <nmea2decimal+0xd4>)
 800b918:	f7f5 faae 	bl	8000e78 <__aeabi_ddiv>
 800b91c:	0002      	movs	r2, r0
 800b91e:	000b      	movs	r3, r1
 800b920:	613a      	str	r2, [r7, #16]
 800b922:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 800b924:	6938      	ldr	r0, [r7, #16]
 800b926:	6979      	ldr	r1, [r7, #20]
 800b928:	f7f6 fd02 	bl	8002330 <__aeabi_d2iz>
 800b92c:	0003      	movs	r3, r0
 800b92e:	0018      	movs	r0, r3
 800b930:	f7f6 fd34 	bl	800239c <__aeabi_i2d>
 800b934:	0002      	movs	r2, r0
 800b936:	000b      	movs	r3, r1
 800b938:	60ba      	str	r2, [r7, #8]
 800b93a:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 800b93c:	68ba      	ldr	r2, [r7, #8]
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	6938      	ldr	r0, [r7, #16]
 800b942:	6979      	ldr	r1, [r7, #20]
 800b944:	f7f6 f954 	bl	8001bf0 <__aeabi_dsub>
 800b948:	0002      	movs	r2, r0
 800b94a:	000b      	movs	r3, r1
 800b94c:	0010      	movs	r0, r2
 800b94e:	0019      	movs	r1, r3
 800b950:	2200      	movs	r2, #0
 800b952:	4b1e      	ldr	r3, [pc, #120]	; (800b9cc <nmea2decimal+0xd8>)
 800b954:	f7f5 fe8a 	bl	800166c <__aeabi_dmul>
 800b958:	0002      	movs	r2, r0
 800b95a:	000b      	movs	r3, r1
 800b95c:	613a      	str	r2, [r7, #16]
 800b95e:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 800b960:	2200      	movs	r2, #0
 800b962:	4b1b      	ldr	r3, [pc, #108]	; (800b9d0 <nmea2decimal+0xdc>)
 800b964:	6938      	ldr	r0, [r7, #16]
 800b966:	6979      	ldr	r1, [r7, #20]
 800b968:	f7f5 fa86 	bl	8000e78 <__aeabi_ddiv>
 800b96c:	0002      	movs	r2, r0
 800b96e:	000b      	movs	r3, r1
 800b970:	613a      	str	r2, [r7, #16]
 800b972:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 800b974:	1cfb      	adds	r3, r7, #3
 800b976:	781b      	ldrb	r3, [r3, #0]
 800b978:	2b53      	cmp	r3, #83	; 0x53
 800b97a:	d003      	beq.n	800b984 <nmea2decimal+0x90>
 800b97c:	1cfb      	adds	r3, r7, #3
 800b97e:	781b      	ldrb	r3, [r3, #0]
 800b980:	2b57      	cmp	r3, #87	; 0x57
 800b982:	d10e      	bne.n	800b9a2 <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 800b984:	68b8      	ldr	r0, [r7, #8]
 800b986:	68f9      	ldr	r1, [r7, #12]
 800b988:	693a      	ldr	r2, [r7, #16]
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	f7f4 ff14 	bl	80007b8 <__aeabi_dadd>
 800b990:	0002      	movs	r2, r0
 800b992:	000b      	movs	r3, r1
 800b994:	0011      	movs	r1, r2
 800b996:	000c      	movs	r4, r1
 800b998:	2180      	movs	r1, #128	; 0x80
 800b99a:	0609      	lsls	r1, r1, #24
 800b99c:	4059      	eors	r1, r3
 800b99e:	000d      	movs	r5, r1
 800b9a0:	e009      	b.n	800b9b6 <nmea2decimal+0xc2>
    else
    	return deg + min ;
 800b9a2:	68b8      	ldr	r0, [r7, #8]
 800b9a4:	68f9      	ldr	r1, [r7, #12]
 800b9a6:	693a      	ldr	r2, [r7, #16]
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	f7f4 ff05 	bl	80007b8 <__aeabi_dadd>
 800b9ae:	0002      	movs	r2, r0
 800b9b0:	000b      	movs	r3, r1
 800b9b2:	0014      	movs	r4, r2
 800b9b4:	001d      	movs	r5, r3
}
 800b9b6:	0022      	movs	r2, r4
 800b9b8:	002b      	movs	r3, r5
 800b9ba:	0010      	movs	r0, r2
 800b9bc:	0019      	movs	r1, r3
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	b006      	add	sp, #24
 800b9c2:	bdb0      	pop	{r4, r5, r7, pc}
 800b9c4:	08015cc8 	.word	0x08015cc8
 800b9c8:	40590000 	.word	0x40590000
 800b9cc:	40240000 	.word	0x40240000
 800b9d0:	40180000 	.word	0x40180000

0800b9d4 <my_nmea_get_gngll_coordinates>:

void my_nmea_get_gngll_coordinates ( const char* m , fix_astro* fix3d )
{
 800b9d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9d6:	b08d      	sub	sp, #52	; 0x34
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
 800b9dc:	6039      	str	r1, [r7, #0]
	char direction ;

	// UTC part

	// Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	212c      	movs	r1, #44	; 0x2c
 800b9e4:	0018      	movs	r0, r3
 800b9e6:	f7ff fcc7 	bl	800b378 <my_find_char_position>
 800b9ea:	0003      	movs	r3, r0
 800b9ec:	001a      	movs	r2, r3
 800b9ee:	252f      	movs	r5, #47	; 0x2f
 800b9f0:	197b      	adds	r3, r7, r5
 800b9f2:	3201      	adds	r2, #1
 800b9f4:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2202      	movs	r2, #2
 800b9fa:	212c      	movs	r1, #44	; 0x2c
 800b9fc:	0018      	movs	r0, r3
 800b9fe:	f7ff fcbb 	bl	800b378 <my_find_char_position>
 800ba02:	0003      	movs	r3, r0
 800ba04:	0019      	movs	r1, r3
 800ba06:	242e      	movs	r4, #46	; 0x2e
 800ba08:	193b      	adds	r3, r7, r4
 800ba0a:	197a      	adds	r2, r7, r5
 800ba0c:	7812      	ldrb	r2, [r2, #0]
 800ba0e:	1a8a      	subs	r2, r1, r2
 800ba10:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800ba12:	193b      	adds	r3, r7, r4
 800ba14:	781b      	ldrb	r3, [r3, #0]
 800ba16:	3301      	adds	r3, #1
 800ba18:	0018      	movs	r0, r3
 800ba1a:	f000 fb3b 	bl	800c094 <malloc>
 800ba1e:	0003      	movs	r3, r0
 800ba20:	62bb      	str	r3, [r7, #40]	; 0x28
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800ba22:	197b      	adds	r3, r7, r5
 800ba24:	781b      	ldrb	r3, [r3, #0]
 800ba26:	687a      	ldr	r2, [r7, #4]
 800ba28:	18d1      	adds	r1, r2, r3
 800ba2a:	193b      	adds	r3, r7, r4
 800ba2c:	781a      	ldrb	r2, [r3, #0]
 800ba2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba30:	0018      	movs	r0, r3
 800ba32:	f001 fe7c 	bl	800d72e <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 800ba36:	193b      	adds	r3, r7, r4
 800ba38:	781b      	ldrb	r3, [r3, #0]
 800ba3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ba3c:	18d3      	adds	r3, r2, r3
 800ba3e:	2200      	movs	r2, #0
 800ba40:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800ba42:	197b      	adds	r3, r7, r5
 800ba44:	781a      	ldrb	r2, [r3, #0]
 800ba46:	193b      	adds	r3, r7, r4
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	18d3      	adds	r3, r2, r3
 800ba4c:	3301      	adds	r3, #1
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	18d2      	adds	r2, r2, r3
 800ba52:	2627      	movs	r6, #39	; 0x27
 800ba54:	19bb      	adds	r3, r7, r6
 800ba56:	7812      	ldrb	r2, [r2, #0]
 800ba58:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 800ba5a:	19bb      	adds	r3, r7, r6
 800ba5c:	781a      	ldrb	r2, [r3, #0]
 800ba5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba60:	0011      	movs	r1, r2
 800ba62:	0018      	movs	r0, r3
 800ba64:	f7ff ff46 	bl	800b8f4 <nmea2decimal>
 800ba68:	0002      	movs	r2, r0
 800ba6a:	000b      	movs	r3, r1
 800ba6c:	61ba      	str	r2, [r7, #24]
 800ba6e:	61fb      	str	r3, [r7, #28]
	free ( latitude_s_temp ) ;
 800ba70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba72:	0018      	movs	r0, r3
 800ba74:	f000 fb18 	bl	800c0a8 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 800ba78:	2200      	movs	r2, #0
 800ba7a:	4b49      	ldr	r3, [pc, #292]	; (800bba0 <my_nmea_get_gngll_coordinates+0x1cc>)
 800ba7c:	69b8      	ldr	r0, [r7, #24]
 800ba7e:	69f9      	ldr	r1, [r7, #28]
 800ba80:	f7f5 fdf4 	bl	800166c <__aeabi_dmul>
 800ba84:	0002      	movs	r2, r0
 800ba86:	000b      	movs	r3, r1
 800ba88:	0010      	movs	r0, r2
 800ba8a:	0019      	movs	r1, r3
 800ba8c:	f008 fb20 	bl	80140d0 <round>
 800ba90:	2200      	movs	r2, #0
 800ba92:	4b43      	ldr	r3, [pc, #268]	; (800bba0 <my_nmea_get_gngll_coordinates+0x1cc>)
 800ba94:	f7f5 f9f0 	bl	8000e78 <__aeabi_ddiv>
 800ba98:	0002      	movs	r2, r0
 800ba9a:	000b      	movs	r3, r1
 800ba9c:	61ba      	str	r2, [r7, #24]
 800ba9e:	61fb      	str	r3, [r7, #28]
	//snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
	fix3d->latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 800baa0:	2200      	movs	r2, #0
 800baa2:	4b40      	ldr	r3, [pc, #256]	; (800bba4 <my_nmea_get_gngll_coordinates+0x1d0>)
 800baa4:	69b8      	ldr	r0, [r7, #24]
 800baa6:	69f9      	ldr	r1, [r7, #28]
 800baa8:	f7f5 fde0 	bl	800166c <__aeabi_dmul>
 800baac:	0002      	movs	r2, r0
 800baae:	000b      	movs	r3, r1
 800bab0:	0010      	movs	r0, r2
 800bab2:	0019      	movs	r1, r3
 800bab4:	f7f6 fc3c 	bl	8002330 <__aeabi_d2iz>
 800bab8:	0002      	movs	r2, r0
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	601a      	str	r2, [r3, #0]

	// Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2203      	movs	r2, #3
 800bac2:	212c      	movs	r1, #44	; 0x2c
 800bac4:	0018      	movs	r0, r3
 800bac6:	f7ff fc57 	bl	800b378 <my_find_char_position>
 800baca:	0003      	movs	r3, r0
 800bacc:	001a      	movs	r2, r3
 800bace:	197b      	adds	r3, r7, r5
 800bad0:	3201      	adds	r2, #1
 800bad2:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2204      	movs	r2, #4
 800bad8:	212c      	movs	r1, #44	; 0x2c
 800bada:	0018      	movs	r0, r3
 800badc:	f7ff fc4c 	bl	800b378 <my_find_char_position>
 800bae0:	0003      	movs	r3, r0
 800bae2:	0019      	movs	r1, r3
 800bae4:	193b      	adds	r3, r7, r4
 800bae6:	197a      	adds	r2, r7, r5
 800bae8:	7812      	ldrb	r2, [r2, #0]
 800baea:	1a8a      	subs	r2, r1, r2
 800baec:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800baee:	193b      	adds	r3, r7, r4
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	3301      	adds	r3, #1
 800baf4:	0018      	movs	r0, r3
 800baf6:	f000 facd 	bl	800c094 <malloc>
 800bafa:	0003      	movs	r3, r0
 800bafc:	617b      	str	r3, [r7, #20]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800bafe:	197b      	adds	r3, r7, r5
 800bb00:	781b      	ldrb	r3, [r3, #0]
 800bb02:	687a      	ldr	r2, [r7, #4]
 800bb04:	18d1      	adds	r1, r2, r3
 800bb06:	193b      	adds	r3, r7, r4
 800bb08:	781a      	ldrb	r2, [r3, #0]
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	0018      	movs	r0, r3
 800bb0e:	f001 fe0e 	bl	800d72e <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 800bb12:	193b      	adds	r3, r7, r4
 800bb14:	781b      	ldrb	r3, [r3, #0]
 800bb16:	697a      	ldr	r2, [r7, #20]
 800bb18:	18d3      	adds	r3, r2, r3
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800bb1e:	197b      	adds	r3, r7, r5
 800bb20:	781a      	ldrb	r2, [r3, #0]
 800bb22:	193b      	adds	r3, r7, r4
 800bb24:	781b      	ldrb	r3, [r3, #0]
 800bb26:	18d3      	adds	r3, r2, r3
 800bb28:	3301      	adds	r3, #1
 800bb2a:	687a      	ldr	r2, [r7, #4]
 800bb2c:	18d2      	adds	r2, r2, r3
 800bb2e:	19bb      	adds	r3, r7, r6
 800bb30:	7812      	ldrb	r2, [r2, #0]
 800bb32:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800bb34:	19bb      	adds	r3, r7, r6
 800bb36:	781a      	ldrb	r2, [r3, #0]
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	0011      	movs	r1, r2
 800bb3c:	0018      	movs	r0, r3
 800bb3e:	f7ff fed9 	bl	800b8f4 <nmea2decimal>
 800bb42:	0002      	movs	r2, r0
 800bb44:	000b      	movs	r3, r1
 800bb46:	60ba      	str	r2, [r7, #8]
 800bb48:	60fb      	str	r3, [r7, #12]
	free ( longitude_s_temp ) ;
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	0018      	movs	r0, r3
 800bb4e:	f000 faab 	bl	800c0a8 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800bb52:	2200      	movs	r2, #0
 800bb54:	4b12      	ldr	r3, [pc, #72]	; (800bba0 <my_nmea_get_gngll_coordinates+0x1cc>)
 800bb56:	68b8      	ldr	r0, [r7, #8]
 800bb58:	68f9      	ldr	r1, [r7, #12]
 800bb5a:	f7f5 fd87 	bl	800166c <__aeabi_dmul>
 800bb5e:	0002      	movs	r2, r0
 800bb60:	000b      	movs	r3, r1
 800bb62:	0010      	movs	r0, r2
 800bb64:	0019      	movs	r1, r3
 800bb66:	f008 fab3 	bl	80140d0 <round>
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	4b0c      	ldr	r3, [pc, #48]	; (800bba0 <my_nmea_get_gngll_coordinates+0x1cc>)
 800bb6e:	f7f5 f983 	bl	8000e78 <__aeabi_ddiv>
 800bb72:	0002      	movs	r2, r0
 800bb74:	000b      	movs	r3, r1
 800bb76:	60ba      	str	r2, [r7, #8]
 800bb78:	60fb      	str	r3, [r7, #12]
	//snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	fix3d->longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	4b09      	ldr	r3, [pc, #36]	; (800bba4 <my_nmea_get_gngll_coordinates+0x1d0>)
 800bb7e:	68b8      	ldr	r0, [r7, #8]
 800bb80:	68f9      	ldr	r1, [r7, #12]
 800bb82:	f7f5 fd73 	bl	800166c <__aeabi_dmul>
 800bb86:	0002      	movs	r2, r0
 800bb88:	000b      	movs	r3, r1
 800bb8a:	0010      	movs	r0, r2
 800bb8c:	0019      	movs	r1, r3
 800bb8e:	f7f6 fbcf 	bl	8002330 <__aeabi_d2iz>
 800bb92:	0002      	movs	r2, r0
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	605a      	str	r2, [r3, #4]
}
 800bb98:	46c0      	nop			; (mov r8, r8)
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	b00d      	add	sp, #52	; 0x34
 800bb9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bba0:	412e8480 	.word	0x412e8480
 800bba4:	416312d0 	.word	0x416312d0

0800bba8 <my_nmea_get_gsv_tns>:
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
}
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800bba8:	b5b0      	push	{r4, r5, r7, lr}
 800bbaa:	b086      	sub	sp, #24
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800bbb0:	240e      	movs	r4, #14
 800bbb2:	193b      	adds	r3, r7, r4
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	2203      	movs	r2, #3
 800bbbc:	212c      	movs	r1, #44	; 0x2c
 800bbbe:	0018      	movs	r0, r3
 800bbc0:	f7ff fbda 	bl	800b378 <my_find_char_position>
 800bbc4:	0003      	movs	r3, r0
 800bbc6:	001a      	movs	r2, r3
 800bbc8:	2517      	movs	r5, #23
 800bbca:	197b      	adds	r3, r7, r5
 800bbcc:	3201      	adds	r2, #1
 800bbce:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800bbd0:	2003      	movs	r0, #3
 800bbd2:	f000 fa5f 	bl	800c094 <malloc>
 800bbd6:	0003      	movs	r3, r0
 800bbd8:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800bbda:	197b      	adds	r3, r7, r5
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	687a      	ldr	r2, [r7, #4]
 800bbe0:	18d1      	adds	r1, r2, r3
 800bbe2:	693b      	ldr	r3, [r7, #16]
 800bbe4:	2202      	movs	r2, #2
 800bbe6:	0018      	movs	r0, r3
 800bbe8:	f001 fda1 	bl	800d72e <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800bbec:	693b      	ldr	r3, [r7, #16]
 800bbee:	3302      	adds	r3, #2
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800bbf4:	193a      	adds	r2, r7, r4
 800bbf6:	4907      	ldr	r1, [pc, #28]	; (800bc14 <my_nmea_get_gsv_tns+0x6c>)
 800bbf8:	693b      	ldr	r3, [r7, #16]
 800bbfa:	0018      	movs	r0, r3
 800bbfc:	f001 fcfa 	bl	800d5f4 <sscanf>
	free ( s ) ;
 800bc00:	693b      	ldr	r3, [r7, #16]
 800bc02:	0018      	movs	r0, r3
 800bc04:	f000 fa50 	bl	800c0a8 <free>
	return tns ;
 800bc08:	193b      	adds	r3, r7, r4
 800bc0a:	881b      	ldrh	r3, [r3, #0]
}
 800bc0c:	0018      	movs	r0, r3
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	b006      	add	sp, #24
 800bc12:	bdb0      	pop	{r4, r5, r7, pc}
 800bc14:	08015cd4 	.word	0x08015cd4

0800bc18 <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800bc18:	b590      	push	{r4, r7, lr}
 800bc1a:	b087      	sub	sp, #28
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2209      	movs	r2, #9
 800bc26:	212c      	movs	r1, #44	; 0x2c
 800bc28:	0018      	movs	r0, r3
 800bc2a:	f7ff fba5 	bl	800b378 <my_find_char_position>
 800bc2e:	0003      	movs	r3, r0
 800bc30:	001a      	movs	r2, r3
 800bc32:	2417      	movs	r4, #23
 800bc34:	193b      	adds	r3, r7, r4
 800bc36:	3205      	adds	r2, #5
 800bc38:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800bc3a:	2003      	movs	r0, #3
 800bc3c:	f000 fa2a 	bl	800c094 <malloc>
 800bc40:	0003      	movs	r3, r0
 800bc42:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800bc44:	193b      	adds	r3, r7, r4
 800bc46:	781b      	ldrb	r3, [r3, #0]
 800bc48:	687a      	ldr	r2, [r7, #4]
 800bc4a:	18d1      	adds	r1, r2, r3
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	2202      	movs	r2, #2
 800bc50:	0018      	movs	r0, r3
 800bc52:	f001 fd6c 	bl	800d72e <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	3302      	adds	r3, #2
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800bc5e:	240e      	movs	r4, #14
 800bc60:	193a      	adds	r2, r7, r4
 800bc62:	4909      	ldr	r1, [pc, #36]	; (800bc88 <my_nmea_get_rmc_date_yy+0x70>)
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	0018      	movs	r0, r3
 800bc68:	f001 fcc4 	bl	800d5f4 <sscanf>
	free ( s ) ;
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	0018      	movs	r0, r3
 800bc70:	f000 fa1a 	bl	800c0a8 <free>
	*yy = (uint8_t) temp ;
 800bc74:	193b      	adds	r3, r7, r4
 800bc76:	881b      	ldrh	r3, [r3, #0]
 800bc78:	b2da      	uxtb	r2, r3
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	701a      	strb	r2, [r3, #0]

}
 800bc7e:	46c0      	nop			; (mov r8, r8)
 800bc80:	46bd      	mov	sp, r7
 800bc82:	b007      	add	sp, #28
 800bc84:	bd90      	pop	{r4, r7, pc}
 800bc86:	46c0      	nop			; (mov r8, r8)
 800bc88:	08015cd4 	.word	0x08015cd4

0800bc8c <my_nmea_get_rmc_date_mm>:

void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800bc8c:	b590      	push	{r4, r7, lr}
 800bc8e:	b087      	sub	sp, #28
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2209      	movs	r2, #9
 800bc9a:	212c      	movs	r1, #44	; 0x2c
 800bc9c:	0018      	movs	r0, r3
 800bc9e:	f7ff fb6b 	bl	800b378 <my_find_char_position>
 800bca2:	0003      	movs	r3, r0
 800bca4:	001a      	movs	r2, r3
 800bca6:	2417      	movs	r4, #23
 800bca8:	193b      	adds	r3, r7, r4
 800bcaa:	3203      	adds	r2, #3
 800bcac:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800bcae:	2003      	movs	r0, #3
 800bcb0:	f000 f9f0 	bl	800c094 <malloc>
 800bcb4:	0003      	movs	r3, r0
 800bcb6:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800bcb8:	193b      	adds	r3, r7, r4
 800bcba:	781b      	ldrb	r3, [r3, #0]
 800bcbc:	687a      	ldr	r2, [r7, #4]
 800bcbe:	18d1      	adds	r1, r2, r3
 800bcc0:	693b      	ldr	r3, [r7, #16]
 800bcc2:	2202      	movs	r2, #2
 800bcc4:	0018      	movs	r0, r3
 800bcc6:	f001 fd32 	bl	800d72e <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	3302      	adds	r3, #2
 800bcce:	2200      	movs	r2, #0
 800bcd0:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800bcd2:	240e      	movs	r4, #14
 800bcd4:	193a      	adds	r2, r7, r4
 800bcd6:	4909      	ldr	r1, [pc, #36]	; (800bcfc <my_nmea_get_rmc_date_mm+0x70>)
 800bcd8:	693b      	ldr	r3, [r7, #16]
 800bcda:	0018      	movs	r0, r3
 800bcdc:	f001 fc8a 	bl	800d5f4 <sscanf>
	free ( s ) ;
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	0018      	movs	r0, r3
 800bce4:	f000 f9e0 	bl	800c0a8 <free>
	*mm = (uint8_t) temp ;
 800bce8:	193b      	adds	r3, r7, r4
 800bcea:	881b      	ldrh	r3, [r3, #0]
 800bcec:	b2da      	uxtb	r2, r3
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	701a      	strb	r2, [r3, #0]

}
 800bcf2:	46c0      	nop			; (mov r8, r8)
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	b007      	add	sp, #28
 800bcf8:	bd90      	pop	{r4, r7, pc}
 800bcfa:	46c0      	nop			; (mov r8, r8)
 800bcfc:	08015cd4 	.word	0x08015cd4

0800bd00 <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800bd00:	b590      	push	{r4, r7, lr}
 800bd02:	b087      	sub	sp, #28
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2209      	movs	r2, #9
 800bd0e:	212c      	movs	r1, #44	; 0x2c
 800bd10:	0018      	movs	r0, r3
 800bd12:	f7ff fb31 	bl	800b378 <my_find_char_position>
 800bd16:	0003      	movs	r3, r0
 800bd18:	001a      	movs	r2, r3
 800bd1a:	2417      	movs	r4, #23
 800bd1c:	193b      	adds	r3, r7, r4
 800bd1e:	3201      	adds	r2, #1
 800bd20:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800bd22:	2003      	movs	r0, #3
 800bd24:	f000 f9b6 	bl	800c094 <malloc>
 800bd28:	0003      	movs	r3, r0
 800bd2a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800bd2c:	193b      	adds	r3, r7, r4
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	687a      	ldr	r2, [r7, #4]
 800bd32:	18d1      	adds	r1, r2, r3
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	2202      	movs	r2, #2
 800bd38:	0018      	movs	r0, r3
 800bd3a:	f001 fcf8 	bl	800d72e <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	3302      	adds	r3, #2
 800bd42:	2200      	movs	r2, #0
 800bd44:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800bd46:	240e      	movs	r4, #14
 800bd48:	193a      	adds	r2, r7, r4
 800bd4a:	4909      	ldr	r1, [pc, #36]	; (800bd70 <my_nmea_get_rmc_date_dd+0x70>)
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	0018      	movs	r0, r3
 800bd50:	f001 fc50 	bl	800d5f4 <sscanf>
	free ( s ) ;
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	0018      	movs	r0, r3
 800bd58:	f000 f9a6 	bl	800c0a8 <free>
	*dd = (uint8_t) temp ;
 800bd5c:	193b      	adds	r3, r7, r4
 800bd5e:	881b      	ldrh	r3, [r3, #0]
 800bd60:	b2da      	uxtb	r2, r3
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	701a      	strb	r2, [r3, #0]

}
 800bd66:	46c0      	nop			; (mov r8, r8)
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	b007      	add	sp, #28
 800bd6c:	bd90      	pop	{r4, r7, pc}
 800bd6e:	46c0      	nop			; (mov r8, r8)
 800bd70:	08015cd4 	.word	0x08015cd4

0800bd74 <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800bd74:	b590      	push	{r4, r7, lr}
 800bd76:	b087      	sub	sp, #28
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2201      	movs	r2, #1
 800bd82:	212c      	movs	r1, #44	; 0x2c
 800bd84:	0018      	movs	r0, r3
 800bd86:	f7ff faf7 	bl	800b378 <my_find_char_position>
 800bd8a:	0003      	movs	r3, r0
 800bd8c:	001a      	movs	r2, r3
 800bd8e:	2417      	movs	r4, #23
 800bd90:	193b      	adds	r3, r7, r4
 800bd92:	3201      	adds	r2, #1
 800bd94:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800bd96:	2003      	movs	r0, #3
 800bd98:	f000 f97c 	bl	800c094 <malloc>
 800bd9c:	0003      	movs	r3, r0
 800bd9e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800bda0:	193b      	adds	r3, r7, r4
 800bda2:	781b      	ldrb	r3, [r3, #0]
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	18d1      	adds	r1, r2, r3
 800bda8:	693b      	ldr	r3, [r7, #16]
 800bdaa:	2202      	movs	r2, #2
 800bdac:	0018      	movs	r0, r3
 800bdae:	f001 fcbe 	bl	800d72e <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	3302      	adds	r3, #2
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800bdba:	240e      	movs	r4, #14
 800bdbc:	193a      	adds	r2, r7, r4
 800bdbe:	4909      	ldr	r1, [pc, #36]	; (800bde4 <my_nmea_get_rmc_utc_hh+0x70>)
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	0018      	movs	r0, r3
 800bdc4:	f001 fc16 	bl	800d5f4 <sscanf>
	free ( s ) ;
 800bdc8:	693b      	ldr	r3, [r7, #16]
 800bdca:	0018      	movs	r0, r3
 800bdcc:	f000 f96c 	bl	800c0a8 <free>
	*hh = (uint8_t) temp ;
 800bdd0:	193b      	adds	r3, r7, r4
 800bdd2:	881b      	ldrh	r3, [r3, #0]
 800bdd4:	b2da      	uxtb	r2, r3
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	701a      	strb	r2, [r3, #0]

}
 800bdda:	46c0      	nop			; (mov r8, r8)
 800bddc:	46bd      	mov	sp, r7
 800bdde:	b007      	add	sp, #28
 800bde0:	bd90      	pop	{r4, r7, pc}
 800bde2:	46c0      	nop			; (mov r8, r8)
 800bde4:	08015cd4 	.word	0x08015cd4

0800bde8 <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800bde8:	b590      	push	{r4, r7, lr}
 800bdea:	b087      	sub	sp, #28
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
 800bdf0:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	2201      	movs	r2, #1
 800bdf6:	212c      	movs	r1, #44	; 0x2c
 800bdf8:	0018      	movs	r0, r3
 800bdfa:	f7ff fabd 	bl	800b378 <my_find_char_position>
 800bdfe:	0003      	movs	r3, r0
 800be00:	001a      	movs	r2, r3
 800be02:	2417      	movs	r4, #23
 800be04:	193b      	adds	r3, r7, r4
 800be06:	3203      	adds	r2, #3
 800be08:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800be0a:	2003      	movs	r0, #3
 800be0c:	f000 f942 	bl	800c094 <malloc>
 800be10:	0003      	movs	r3, r0
 800be12:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800be14:	193b      	adds	r3, r7, r4
 800be16:	781b      	ldrb	r3, [r3, #0]
 800be18:	687a      	ldr	r2, [r7, #4]
 800be1a:	18d1      	adds	r1, r2, r3
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	2202      	movs	r2, #2
 800be20:	0018      	movs	r0, r3
 800be22:	f001 fc84 	bl	800d72e <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800be26:	693b      	ldr	r3, [r7, #16]
 800be28:	3302      	adds	r3, #2
 800be2a:	2200      	movs	r2, #0
 800be2c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800be2e:	240e      	movs	r4, #14
 800be30:	193a      	adds	r2, r7, r4
 800be32:	4909      	ldr	r1, [pc, #36]	; (800be58 <my_nmea_get_rmc_utc_mm+0x70>)
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	0018      	movs	r0, r3
 800be38:	f001 fbdc 	bl	800d5f4 <sscanf>
	free ( s ) ;
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	0018      	movs	r0, r3
 800be40:	f000 f932 	bl	800c0a8 <free>
	*mm = (uint8_t) temp ;
 800be44:	193b      	adds	r3, r7, r4
 800be46:	881b      	ldrh	r3, [r3, #0]
 800be48:	b2da      	uxtb	r2, r3
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	701a      	strb	r2, [r3, #0]

}
 800be4e:	46c0      	nop			; (mov r8, r8)
 800be50:	46bd      	mov	sp, r7
 800be52:	b007      	add	sp, #28
 800be54:	bd90      	pop	{r4, r7, pc}
 800be56:	46c0      	nop			; (mov r8, r8)
 800be58:	08015cd4 	.word	0x08015cd4

0800be5c <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800be5c:	b590      	push	{r4, r7, lr}
 800be5e:	b087      	sub	sp, #28
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2201      	movs	r2, #1
 800be6a:	212c      	movs	r1, #44	; 0x2c
 800be6c:	0018      	movs	r0, r3
 800be6e:	f7ff fa83 	bl	800b378 <my_find_char_position>
 800be72:	0003      	movs	r3, r0
 800be74:	001a      	movs	r2, r3
 800be76:	2417      	movs	r4, #23
 800be78:	193b      	adds	r3, r7, r4
 800be7a:	3205      	adds	r2, #5
 800be7c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800be7e:	2003      	movs	r0, #3
 800be80:	f000 f908 	bl	800c094 <malloc>
 800be84:	0003      	movs	r3, r0
 800be86:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800be88:	193b      	adds	r3, r7, r4
 800be8a:	781b      	ldrb	r3, [r3, #0]
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	18d1      	adds	r1, r2, r3
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	2202      	movs	r2, #2
 800be94:	0018      	movs	r0, r3
 800be96:	f001 fc4a 	bl	800d72e <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	3302      	adds	r3, #2
 800be9e:	2200      	movs	r2, #0
 800bea0:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800bea2:	240e      	movs	r4, #14
 800bea4:	193a      	adds	r2, r7, r4
 800bea6:	4909      	ldr	r1, [pc, #36]	; (800becc <my_nmea_get_rmc_utc_ss+0x70>)
 800bea8:	693b      	ldr	r3, [r7, #16]
 800beaa:	0018      	movs	r0, r3
 800beac:	f001 fba2 	bl	800d5f4 <sscanf>
	free ( s ) ;
 800beb0:	693b      	ldr	r3, [r7, #16]
 800beb2:	0018      	movs	r0, r3
 800beb4:	f000 f8f8 	bl	800c0a8 <free>
	*ss = (uint8_t) temp ;
 800beb8:	193b      	adds	r3, r7, r4
 800beba:	881b      	ldrh	r3, [r3, #0]
 800bebc:	b2da      	uxtb	r2, r3
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	701a      	strb	r2, [r3, #0]

}
 800bec2:	46c0      	nop			; (mov r8, r8)
 800bec4:	46bd      	mov	sp, r7
 800bec6:	b007      	add	sp, #28
 800bec8:	bd90      	pop	{r4, r7, pc}
 800beca:	46c0      	nop			; (mov r8, r8)
 800becc:	08015cd4 	.word	0x08015cd4

0800bed0 <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800bed0:	b590      	push	{r4, r7, lr}
 800bed2:	b085      	sub	sp, #20
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2201      	movs	r2, #1
 800bede:	212c      	movs	r1, #44	; 0x2c
 800bee0:	0018      	movs	r0, r3
 800bee2:	f7ff fa49 	bl	800b378 <my_find_char_position>
 800bee6:	0003      	movs	r3, r0
 800bee8:	001a      	movs	r2, r3
 800beea:	240f      	movs	r4, #15
 800beec:	193b      	adds	r3, r7, r4
 800beee:	3208      	adds	r2, #8
 800bef0:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800bef2:	2004      	movs	r0, #4
 800bef4:	f000 f8ce 	bl	800c094 <malloc>
 800bef8:	0003      	movs	r3, r0
 800befa:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800befc:	193b      	adds	r3, r7, r4
 800befe:	781b      	ldrb	r3, [r3, #0]
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	18d1      	adds	r1, r2, r3
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	2203      	movs	r2, #3
 800bf08:	0018      	movs	r0, r3
 800bf0a:	f001 fc10 	bl	800d72e <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	3303      	adds	r3, #3
 800bf12:	2200      	movs	r2, #0
 800bf14:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800bf16:	683a      	ldr	r2, [r7, #0]
 800bf18:	4906      	ldr	r1, [pc, #24]	; (800bf34 <my_nmea_get_rmc_utc_sss+0x64>)
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	0018      	movs	r0, r3
 800bf1e:	f001 fb69 	bl	800d5f4 <sscanf>
	free ( s ) ;
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	0018      	movs	r0, r3
 800bf26:	f000 f8bf 	bl	800c0a8 <free>
}
 800bf2a:	46c0      	nop			; (mov r8, r8)
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	b005      	add	sp, #20
 800bf30:	bd90      	pop	{r4, r7, pc}
 800bf32:	46c0      	nop			; (mov r8, r8)
 800bf34:	08015cd8 	.word	0x08015cd8

0800bf38 <my_tracker_api_is_cmd>:
#include <my_tracker_api.h>



bool my_tracker_api_is_cmd ( const char* c )
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b086      	sub	sp, #24
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]
	size_t l = strlen ( c ) ;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	0018      	movs	r0, r3
 800bf44:	f7f4 f8de 	bl	8000104 <strlen>
 800bf48:	0003      	movs	r3, r0
 800bf4a:	613b      	str	r3, [r7, #16]
	uint8_t i = 0 ; // Znakw nie moe by wicej ni max. cmd payload czyli 80
 800bf4c:	2317      	movs	r3, #23
 800bf4e:	18fb      	adds	r3, r7, r3
 800bf50:	2200      	movs	r2, #0
 800bf52:	701a      	strb	r2, [r3, #0]
	uint8_t liczba_przecinkow = 0 ;
 800bf54:	2316      	movs	r3, #22
 800bf56:	18fb      	adds	r3, r7, r3
 800bf58:	2200      	movs	r2, #0
 800bf5a:	701a      	strb	r2, [r3, #0]

	if ( l < 3 || l > 9 )
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	2b02      	cmp	r3, #2
 800bf60:	d902      	bls.n	800bf68 <my_tracker_api_is_cmd+0x30>
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	2b09      	cmp	r3, #9
 800bf66:	d901      	bls.n	800bf6c <my_tracker_api_is_cmd+0x34>
		return false ;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	e04b      	b.n	800c004 <my_tracker_api_is_cmd+0xcc>

	for ( i = 0 ; i < l ; i++ )
 800bf6c:	2317      	movs	r3, #23
 800bf6e:	18fb      	adds	r3, r7, r3
 800bf70:	2200      	movs	r2, #0
 800bf72:	701a      	strb	r2, [r3, #0]
 800bf74:	e025      	b.n	800bfc2 <my_tracker_api_is_cmd+0x8a>
	{
		if ( c[i] == ',' )
 800bf76:	2317      	movs	r3, #23
 800bf78:	18fb      	adds	r3, r7, r3
 800bf7a:	781b      	ldrb	r3, [r3, #0]
 800bf7c:	687a      	ldr	r2, [r7, #4]
 800bf7e:	18d3      	adds	r3, r2, r3
 800bf80:	781b      	ldrb	r3, [r3, #0]
 800bf82:	2b2c      	cmp	r3, #44	; 0x2c
 800bf84:	d106      	bne.n	800bf94 <my_tracker_api_is_cmd+0x5c>
			liczba_przecinkow++ ;
 800bf86:	2116      	movs	r1, #22
 800bf88:	187b      	adds	r3, r7, r1
 800bf8a:	781a      	ldrb	r2, [r3, #0]
 800bf8c:	187b      	adds	r3, r7, r1
 800bf8e:	3201      	adds	r2, #1
 800bf90:	701a      	strb	r2, [r3, #0]
 800bf92:	e010      	b.n	800bfb6 <my_tracker_api_is_cmd+0x7e>
		else if ( c[i] < '0' || c[i] > '9' )
 800bf94:	2117      	movs	r1, #23
 800bf96:	187b      	adds	r3, r7, r1
 800bf98:	781b      	ldrb	r3, [r3, #0]
 800bf9a:	687a      	ldr	r2, [r7, #4]
 800bf9c:	18d3      	adds	r3, r2, r3
 800bf9e:	781b      	ldrb	r3, [r3, #0]
 800bfa0:	2b2f      	cmp	r3, #47	; 0x2f
 800bfa2:	d906      	bls.n	800bfb2 <my_tracker_api_is_cmd+0x7a>
 800bfa4:	187b      	adds	r3, r7, r1
 800bfa6:	781b      	ldrb	r3, [r3, #0]
 800bfa8:	687a      	ldr	r2, [r7, #4]
 800bfaa:	18d3      	adds	r3, r2, r3
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	2b39      	cmp	r3, #57	; 0x39
 800bfb0:	d901      	bls.n	800bfb6 <my_tracker_api_is_cmd+0x7e>
			return false;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	e026      	b.n	800c004 <my_tracker_api_is_cmd+0xcc>
	for ( i = 0 ; i < l ; i++ )
 800bfb6:	2117      	movs	r1, #23
 800bfb8:	187b      	adds	r3, r7, r1
 800bfba:	781a      	ldrb	r2, [r3, #0]
 800bfbc:	187b      	adds	r3, r7, r1
 800bfbe:	3201      	adds	r2, #1
 800bfc0:	701a      	strb	r2, [r3, #0]
 800bfc2:	2317      	movs	r3, #23
 800bfc4:	18fb      	adds	r3, r7, r3
 800bfc6:	781b      	ldrb	r3, [r3, #0]
 800bfc8:	693a      	ldr	r2, [r7, #16]
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	d8d3      	bhi.n	800bf76 <my_tracker_api_is_cmd+0x3e>
	}

	if ( /*c[0] == ',' || c[l-1] == ',' ||*/ liczba_przecinkow > 1 )
 800bfce:	2316      	movs	r3, #22
 800bfd0:	18fb      	adds	r3, r7, r3
 800bfd2:	781b      	ldrb	r3, [r3, #0]
 800bfd4:	2b01      	cmp	r3, #1
 800bfd6:	d901      	bls.n	800bfdc <my_tracker_api_is_cmd+0xa4>
		return false ;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	e013      	b.n	800c004 <my_tracker_api_is_cmd+0xcc>

	const char* comma_p = strchr ( c , ',' ) ;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	212c      	movs	r1, #44	; 0x2c
 800bfe0:	0018      	movs	r0, r3
 800bfe2:	f001 fb85 	bl	800d6f0 <strchr>
 800bfe6:	0003      	movs	r3, r0
 800bfe8:	60fb      	str	r3, [r7, #12]
	size_t cmd_code_length = comma_p - c ;
 800bfea:	68fa      	ldr	r2, [r7, #12]
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	1ad3      	subs	r3, r2, r3
 800bff0:	60bb      	str	r3, [r7, #8]
	if ( cmd_code_length > 2 || cmd_code_length < 1 )
 800bff2:	68bb      	ldr	r3, [r7, #8]
 800bff4:	2b02      	cmp	r3, #2
 800bff6:	d802      	bhi.n	800bffe <my_tracker_api_is_cmd+0xc6>
 800bff8:	68bb      	ldr	r3, [r7, #8]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d101      	bne.n	800c002 <my_tracker_api_is_cmd+0xca>
		return false ;
 800bffe:	2300      	movs	r3, #0
 800c000:	e000      	b.n	800c004 <my_tracker_api_is_cmd+0xcc>

	return true ;
 800c002:	2301      	movs	r3, #1
}
 800c004:	0018      	movs	r0, r3
 800c006:	46bd      	mov	sp, r7
 800c008:	b006      	add	sp, #24
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <my_tracker_api_parse_cmd>:

	return cmd_value ;
}

bool my_tracker_api_parse_cmd ( cmd_astro* cmd , char* s )
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b084      	sub	sp, #16
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	6039      	str	r1, [r7, #0]
	cmd->code = 0 ;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2200      	movs	r2, #0
 800c01a:	701a      	strb	r2, [r3, #0]
	cmd->value = 0 ;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2200      	movs	r2, #0
 800c020:	605a      	str	r2, [r3, #4]
	cmd->is_executed = false ;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2200      	movs	r2, #0
 800c026:	721a      	strb	r2, [r3, #8]

	char* tok = strtok ( s , "," ) ;
 800c028:	4a19      	ldr	r2, [pc, #100]	; (800c090 <my_tracker_api_parse_cmd+0x84>)
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	0011      	movs	r1, r2
 800c02e:	0018      	movs	r0, r3
 800c030:	f001 fb92 	bl	800d758 <strtok>
 800c034:	0003      	movs	r3, r0
 800c036:	60fb      	str	r3, [r7, #12]
	cmd->code = (uint8_t) my_conv_string_2_uint32_t ( tok ) ;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	0018      	movs	r0, r3
 800c03c:	f7ff fb3e 	bl	800b6bc <my_conv_string_2_uint32_t>
 800c040:	0003      	movs	r3, r0
 800c042:	b2da      	uxtb	r2, r3
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	701a      	strb	r2, [r3, #0]
	tok = strtok ( NULL , "," ) ;
 800c048:	4b11      	ldr	r3, [pc, #68]	; (800c090 <my_tracker_api_parse_cmd+0x84>)
 800c04a:	0019      	movs	r1, r3
 800c04c:	2000      	movs	r0, #0
 800c04e:	f001 fb83 	bl	800d758 <strtok>
 800c052:	0003      	movs	r3, r0
 800c054:	60fb      	str	r3, [r7, #12]
	cmd->value = my_conv_string_2_uint32_t ( tok ) ;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	0018      	movs	r0, r3
 800c05a:	f7ff fb2f 	bl	800b6bc <my_conv_string_2_uint32_t>
 800c05e:	0002      	movs	r2, r0
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	605a      	str	r2, [r3, #4]
	tok = strtok ( NULL , "," ) ;
 800c064:	4b0a      	ldr	r3, [pc, #40]	; (800c090 <my_tracker_api_parse_cmd+0x84>)
 800c066:	0019      	movs	r1, r3
 800c068:	2000      	movs	r0, #0
 800c06a:	f001 fb75 	bl	800d758 <strtok>
 800c06e:	0003      	movs	r3, r0
 800c070:	60fb      	str	r3, [r7, #12]

	if ( cmd->code == 0 || tok != NULL )
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	781b      	ldrb	r3, [r3, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d002      	beq.n	800c080 <my_tracker_api_parse_cmd+0x74>
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d001      	beq.n	800c084 <my_tracker_api_parse_cmd+0x78>
		return false ;
 800c080:	2300      	movs	r3, #0
 800c082:	e000      	b.n	800c086 <my_tracker_api_parse_cmd+0x7a>
	else
		return true ;
 800c084:	2301      	movs	r3, #1
}
 800c086:	0018      	movs	r0, r3
 800c088:	46bd      	mov	sp, r7
 800c08a:	b004      	add	sp, #16
 800c08c:	bd80      	pop	{r7, pc}
 800c08e:	46c0      	nop			; (mov r8, r8)
 800c090:	08015cdc 	.word	0x08015cdc

0800c094 <malloc>:
 800c094:	b510      	push	{r4, lr}
 800c096:	4b03      	ldr	r3, [pc, #12]	; (800c0a4 <malloc+0x10>)
 800c098:	0001      	movs	r1, r0
 800c09a:	6818      	ldr	r0, [r3, #0]
 800c09c:	f000 f80e 	bl	800c0bc <_malloc_r>
 800c0a0:	bd10      	pop	{r4, pc}
 800c0a2:	46c0      	nop			; (mov r8, r8)
 800c0a4:	200006d0 	.word	0x200006d0

0800c0a8 <free>:
 800c0a8:	b510      	push	{r4, lr}
 800c0aa:	4b03      	ldr	r3, [pc, #12]	; (800c0b8 <free+0x10>)
 800c0ac:	0001      	movs	r1, r0
 800c0ae:	6818      	ldr	r0, [r3, #0]
 800c0b0:	f001 fcbe 	bl	800da30 <_free_r>
 800c0b4:	bd10      	pop	{r4, pc}
 800c0b6:	46c0      	nop			; (mov r8, r8)
 800c0b8:	200006d0 	.word	0x200006d0

0800c0bc <_malloc_r>:
 800c0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0be:	000d      	movs	r5, r1
 800c0c0:	b087      	sub	sp, #28
 800c0c2:	350b      	adds	r5, #11
 800c0c4:	9001      	str	r0, [sp, #4]
 800c0c6:	2d16      	cmp	r5, #22
 800c0c8:	d908      	bls.n	800c0dc <_malloc_r+0x20>
 800c0ca:	2207      	movs	r2, #7
 800c0cc:	4395      	bics	r5, r2
 800c0ce:	d506      	bpl.n	800c0de <_malloc_r+0x22>
 800c0d0:	230c      	movs	r3, #12
 800c0d2:	9a01      	ldr	r2, [sp, #4]
 800c0d4:	6013      	str	r3, [r2, #0]
 800c0d6:	2000      	movs	r0, #0
 800c0d8:	b007      	add	sp, #28
 800c0da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0dc:	2510      	movs	r5, #16
 800c0de:	42a9      	cmp	r1, r5
 800c0e0:	d8f6      	bhi.n	800c0d0 <_malloc_r+0x14>
 800c0e2:	9801      	ldr	r0, [sp, #4]
 800c0e4:	f000 f9fe 	bl	800c4e4 <__malloc_lock>
 800c0e8:	23fc      	movs	r3, #252	; 0xfc
 800c0ea:	4ebe      	ldr	r6, [pc, #760]	; (800c3e4 <_malloc_r+0x328>)
 800c0ec:	005b      	lsls	r3, r3, #1
 800c0ee:	429d      	cmp	r5, r3
 800c0f0:	d219      	bcs.n	800c126 <_malloc_r+0x6a>
 800c0f2:	002a      	movs	r2, r5
 800c0f4:	3208      	adds	r2, #8
 800c0f6:	18b2      	adds	r2, r6, r2
 800c0f8:	0011      	movs	r1, r2
 800c0fa:	6854      	ldr	r4, [r2, #4]
 800c0fc:	3908      	subs	r1, #8
 800c0fe:	08eb      	lsrs	r3, r5, #3
 800c100:	428c      	cmp	r4, r1
 800c102:	d103      	bne.n	800c10c <_malloc_r+0x50>
 800c104:	68d4      	ldr	r4, [r2, #12]
 800c106:	3302      	adds	r3, #2
 800c108:	42a2      	cmp	r2, r4
 800c10a:	d022      	beq.n	800c152 <_malloc_r+0x96>
 800c10c:	2203      	movs	r2, #3
 800c10e:	6863      	ldr	r3, [r4, #4]
 800c110:	68a1      	ldr	r1, [r4, #8]
 800c112:	4393      	bics	r3, r2
 800c114:	68e2      	ldr	r2, [r4, #12]
 800c116:	18e3      	adds	r3, r4, r3
 800c118:	60ca      	str	r2, [r1, #12]
 800c11a:	6091      	str	r1, [r2, #8]
 800c11c:	2201      	movs	r2, #1
 800c11e:	6859      	ldr	r1, [r3, #4]
 800c120:	430a      	orrs	r2, r1
 800c122:	605a      	str	r2, [r3, #4]
 800c124:	e02a      	b.n	800c17c <_malloc_r+0xc0>
 800c126:	233f      	movs	r3, #63	; 0x3f
 800c128:	0a6a      	lsrs	r2, r5, #9
 800c12a:	d003      	beq.n	800c134 <_malloc_r+0x78>
 800c12c:	2a04      	cmp	r2, #4
 800c12e:	d82b      	bhi.n	800c188 <_malloc_r+0xcc>
 800c130:	09ab      	lsrs	r3, r5, #6
 800c132:	3338      	adds	r3, #56	; 0x38
 800c134:	2203      	movs	r2, #3
 800c136:	4694      	mov	ip, r2
 800c138:	00d9      	lsls	r1, r3, #3
 800c13a:	1989      	adds	r1, r1, r6
 800c13c:	68cc      	ldr	r4, [r1, #12]
 800c13e:	428c      	cmp	r4, r1
 800c140:	d006      	beq.n	800c150 <_malloc_r+0x94>
 800c142:	4660      	mov	r0, ip
 800c144:	6862      	ldr	r2, [r4, #4]
 800c146:	4382      	bics	r2, r0
 800c148:	1b57      	subs	r7, r2, r5
 800c14a:	2f0f      	cmp	r7, #15
 800c14c:	dd34      	ble.n	800c1b8 <_malloc_r+0xfc>
 800c14e:	3b01      	subs	r3, #1
 800c150:	3301      	adds	r3, #1
 800c152:	6934      	ldr	r4, [r6, #16]
 800c154:	49a4      	ldr	r1, [pc, #656]	; (800c3e8 <_malloc_r+0x32c>)
 800c156:	428c      	cmp	r4, r1
 800c158:	d055      	beq.n	800c206 <_malloc_r+0x14a>
 800c15a:	2003      	movs	r0, #3
 800c15c:	6862      	ldr	r2, [r4, #4]
 800c15e:	4382      	bics	r2, r0
 800c160:	1b50      	subs	r0, r2, r5
 800c162:	280f      	cmp	r0, #15
 800c164:	dd36      	ble.n	800c1d4 <_malloc_r+0x118>
 800c166:	2301      	movs	r3, #1
 800c168:	1967      	adds	r7, r4, r5
 800c16a:	431d      	orrs	r5, r3
 800c16c:	4303      	orrs	r3, r0
 800c16e:	6065      	str	r5, [r4, #4]
 800c170:	6177      	str	r7, [r6, #20]
 800c172:	6137      	str	r7, [r6, #16]
 800c174:	60f9      	str	r1, [r7, #12]
 800c176:	60b9      	str	r1, [r7, #8]
 800c178:	607b      	str	r3, [r7, #4]
 800c17a:	50a0      	str	r0, [r4, r2]
 800c17c:	9801      	ldr	r0, [sp, #4]
 800c17e:	f000 f9b9 	bl	800c4f4 <__malloc_unlock>
 800c182:	0020      	movs	r0, r4
 800c184:	3008      	adds	r0, #8
 800c186:	e7a7      	b.n	800c0d8 <_malloc_r+0x1c>
 800c188:	2a14      	cmp	r2, #20
 800c18a:	d802      	bhi.n	800c192 <_malloc_r+0xd6>
 800c18c:	0013      	movs	r3, r2
 800c18e:	335b      	adds	r3, #91	; 0x5b
 800c190:	e7d0      	b.n	800c134 <_malloc_r+0x78>
 800c192:	2a54      	cmp	r2, #84	; 0x54
 800c194:	d802      	bhi.n	800c19c <_malloc_r+0xe0>
 800c196:	0b2b      	lsrs	r3, r5, #12
 800c198:	336e      	adds	r3, #110	; 0x6e
 800c19a:	e7cb      	b.n	800c134 <_malloc_r+0x78>
 800c19c:	23aa      	movs	r3, #170	; 0xaa
 800c19e:	005b      	lsls	r3, r3, #1
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	d802      	bhi.n	800c1aa <_malloc_r+0xee>
 800c1a4:	0beb      	lsrs	r3, r5, #15
 800c1a6:	3377      	adds	r3, #119	; 0x77
 800c1a8:	e7c4      	b.n	800c134 <_malloc_r+0x78>
 800c1aa:	4990      	ldr	r1, [pc, #576]	; (800c3ec <_malloc_r+0x330>)
 800c1ac:	237e      	movs	r3, #126	; 0x7e
 800c1ae:	428a      	cmp	r2, r1
 800c1b0:	d8c0      	bhi.n	800c134 <_malloc_r+0x78>
 800c1b2:	0cab      	lsrs	r3, r5, #18
 800c1b4:	337c      	adds	r3, #124	; 0x7c
 800c1b6:	e7bd      	b.n	800c134 <_malloc_r+0x78>
 800c1b8:	68e0      	ldr	r0, [r4, #12]
 800c1ba:	2f00      	cmp	r7, #0
 800c1bc:	db08      	blt.n	800c1d0 <_malloc_r+0x114>
 800c1be:	68a3      	ldr	r3, [r4, #8]
 800c1c0:	60d8      	str	r0, [r3, #12]
 800c1c2:	6083      	str	r3, [r0, #8]
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	18a2      	adds	r2, r4, r2
 800c1c8:	6851      	ldr	r1, [r2, #4]
 800c1ca:	430b      	orrs	r3, r1
 800c1cc:	6053      	str	r3, [r2, #4]
 800c1ce:	e7d5      	b.n	800c17c <_malloc_r+0xc0>
 800c1d0:	0004      	movs	r4, r0
 800c1d2:	e7b4      	b.n	800c13e <_malloc_r+0x82>
 800c1d4:	6171      	str	r1, [r6, #20]
 800c1d6:	6131      	str	r1, [r6, #16]
 800c1d8:	2800      	cmp	r0, #0
 800c1da:	daf3      	bge.n	800c1c4 <_malloc_r+0x108>
 800c1dc:	6871      	ldr	r1, [r6, #4]
 800c1de:	468c      	mov	ip, r1
 800c1e0:	2180      	movs	r1, #128	; 0x80
 800c1e2:	0089      	lsls	r1, r1, #2
 800c1e4:	428a      	cmp	r2, r1
 800c1e6:	d300      	bcc.n	800c1ea <_malloc_r+0x12e>
 800c1e8:	e08c      	b.n	800c304 <_malloc_r+0x248>
 800c1ea:	08d1      	lsrs	r1, r2, #3
 800c1ec:	0950      	lsrs	r0, r2, #5
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	4082      	lsls	r2, r0
 800c1f2:	4660      	mov	r0, ip
 800c1f4:	4302      	orrs	r2, r0
 800c1f6:	6072      	str	r2, [r6, #4]
 800c1f8:	00ca      	lsls	r2, r1, #3
 800c1fa:	1992      	adds	r2, r2, r6
 800c1fc:	6891      	ldr	r1, [r2, #8]
 800c1fe:	60e2      	str	r2, [r4, #12]
 800c200:	60a1      	str	r1, [r4, #8]
 800c202:	6094      	str	r4, [r2, #8]
 800c204:	60cc      	str	r4, [r1, #12]
 800c206:	2201      	movs	r2, #1
 800c208:	4876      	ldr	r0, [pc, #472]	; (800c3e4 <_malloc_r+0x328>)
 800c20a:	1099      	asrs	r1, r3, #2
 800c20c:	408a      	lsls	r2, r1
 800c20e:	6841      	ldr	r1, [r0, #4]
 800c210:	4291      	cmp	r1, r2
 800c212:	d328      	bcc.n	800c266 <_malloc_r+0x1aa>
 800c214:	420a      	tst	r2, r1
 800c216:	d105      	bne.n	800c224 <_malloc_r+0x168>
 800c218:	2403      	movs	r4, #3
 800c21a:	43a3      	bics	r3, r4
 800c21c:	0052      	lsls	r2, r2, #1
 800c21e:	3304      	adds	r3, #4
 800c220:	420a      	tst	r2, r1
 800c222:	d0fb      	beq.n	800c21c <_malloc_r+0x160>
 800c224:	496f      	ldr	r1, [pc, #444]	; (800c3e4 <_malloc_r+0x328>)
 800c226:	9104      	str	r1, [sp, #16]
 800c228:	00d9      	lsls	r1, r3, #3
 800c22a:	1841      	adds	r1, r0, r1
 800c22c:	468c      	mov	ip, r1
 800c22e:	000f      	movs	r7, r1
 800c230:	9302      	str	r3, [sp, #8]
 800c232:	68fc      	ldr	r4, [r7, #12]
 800c234:	42bc      	cmp	r4, r7
 800c236:	d000      	beq.n	800c23a <_malloc_r+0x17e>
 800c238:	e09b      	b.n	800c372 <_malloc_r+0x2b6>
 800c23a:	2403      	movs	r4, #3
 800c23c:	9902      	ldr	r1, [sp, #8]
 800c23e:	3708      	adds	r7, #8
 800c240:	3101      	adds	r1, #1
 800c242:	9102      	str	r1, [sp, #8]
 800c244:	4221      	tst	r1, r4
 800c246:	d1f4      	bne.n	800c232 <_malloc_r+0x176>
 800c248:	2103      	movs	r1, #3
 800c24a:	420b      	tst	r3, r1
 800c24c:	d000      	beq.n	800c250 <_malloc_r+0x194>
 800c24e:	e0b7      	b.n	800c3c0 <_malloc_r+0x304>
 800c250:	6843      	ldr	r3, [r0, #4]
 800c252:	4393      	bics	r3, r2
 800c254:	6043      	str	r3, [r0, #4]
 800c256:	9b04      	ldr	r3, [sp, #16]
 800c258:	0052      	lsls	r2, r2, #1
 800c25a:	6859      	ldr	r1, [r3, #4]
 800c25c:	4291      	cmp	r1, r2
 800c25e:	d302      	bcc.n	800c266 <_malloc_r+0x1aa>
 800c260:	2a00      	cmp	r2, #0
 800c262:	d000      	beq.n	800c266 <_malloc_r+0x1aa>
 800c264:	e0bb      	b.n	800c3de <_malloc_r+0x322>
 800c266:	2203      	movs	r2, #3
 800c268:	6883      	ldr	r3, [r0, #8]
 800c26a:	9302      	str	r3, [sp, #8]
 800c26c:	685b      	ldr	r3, [r3, #4]
 800c26e:	4393      	bics	r3, r2
 800c270:	9303      	str	r3, [sp, #12]
 800c272:	42ab      	cmp	r3, r5
 800c274:	d303      	bcc.n	800c27e <_malloc_r+0x1c2>
 800c276:	1b59      	subs	r1, r3, r5
 800c278:	290f      	cmp	r1, #15
 800c27a:	dd00      	ble.n	800c27e <_malloc_r+0x1c2>
 800c27c:	e123      	b.n	800c4c6 <_malloc_r+0x40a>
 800c27e:	9b02      	ldr	r3, [sp, #8]
 800c280:	9a03      	ldr	r2, [sp, #12]
 800c282:	2008      	movs	r0, #8
 800c284:	189e      	adds	r6, r3, r2
 800c286:	4b5a      	ldr	r3, [pc, #360]	; (800c3f0 <_malloc_r+0x334>)
 800c288:	681f      	ldr	r7, [r3, #0]
 800c28a:	f001 fb4b 	bl	800d924 <sysconf>
 800c28e:	4b59      	ldr	r3, [pc, #356]	; (800c3f4 <_malloc_r+0x338>)
 800c290:	3710      	adds	r7, #16
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	197f      	adds	r7, r7, r5
 800c296:	9004      	str	r0, [sp, #16]
 800c298:	3301      	adds	r3, #1
 800c29a:	d003      	beq.n	800c2a4 <_malloc_r+0x1e8>
 800c29c:	1e7b      	subs	r3, r7, #1
 800c29e:	181b      	adds	r3, r3, r0
 800c2a0:	4247      	negs	r7, r0
 800c2a2:	401f      	ands	r7, r3
 800c2a4:	0039      	movs	r1, r7
 800c2a6:	9801      	ldr	r0, [sp, #4]
 800c2a8:	f001 fae8 	bl	800d87c <_sbrk_r>
 800c2ac:	0004      	movs	r4, r0
 800c2ae:	1c43      	adds	r3, r0, #1
 800c2b0:	d100      	bne.n	800c2b4 <_malloc_r+0x1f8>
 800c2b2:	e0de      	b.n	800c472 <_malloc_r+0x3b6>
 800c2b4:	4286      	cmp	r6, r0
 800c2b6:	d904      	bls.n	800c2c2 <_malloc_r+0x206>
 800c2b8:	4b4a      	ldr	r3, [pc, #296]	; (800c3e4 <_malloc_r+0x328>)
 800c2ba:	9a02      	ldr	r2, [sp, #8]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d000      	beq.n	800c2c2 <_malloc_r+0x206>
 800c2c0:	e0d7      	b.n	800c472 <_malloc_r+0x3b6>
 800c2c2:	4a4d      	ldr	r2, [pc, #308]	; (800c3f8 <_malloc_r+0x33c>)
 800c2c4:	6813      	ldr	r3, [r2, #0]
 800c2c6:	18fb      	adds	r3, r7, r3
 800c2c8:	6013      	str	r3, [r2, #0]
 800c2ca:	9a04      	ldr	r2, [sp, #16]
 800c2cc:	3a01      	subs	r2, #1
 800c2ce:	42a6      	cmp	r6, r4
 800c2d0:	d000      	beq.n	800c2d4 <_malloc_r+0x218>
 800c2d2:	e097      	b.n	800c404 <_malloc_r+0x348>
 800c2d4:	4216      	tst	r6, r2
 800c2d6:	d000      	beq.n	800c2da <_malloc_r+0x21e>
 800c2d8:	e094      	b.n	800c404 <_malloc_r+0x348>
 800c2da:	4b42      	ldr	r3, [pc, #264]	; (800c3e4 <_malloc_r+0x328>)
 800c2dc:	689a      	ldr	r2, [r3, #8]
 800c2de:	9b03      	ldr	r3, [sp, #12]
 800c2e0:	19df      	adds	r7, r3, r7
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	433b      	orrs	r3, r7
 800c2e6:	6053      	str	r3, [r2, #4]
 800c2e8:	4b43      	ldr	r3, [pc, #268]	; (800c3f8 <_malloc_r+0x33c>)
 800c2ea:	4a44      	ldr	r2, [pc, #272]	; (800c3fc <_malloc_r+0x340>)
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	6811      	ldr	r1, [r2, #0]
 800c2f0:	428b      	cmp	r3, r1
 800c2f2:	d900      	bls.n	800c2f6 <_malloc_r+0x23a>
 800c2f4:	6013      	str	r3, [r2, #0]
 800c2f6:	4a42      	ldr	r2, [pc, #264]	; (800c400 <_malloc_r+0x344>)
 800c2f8:	6811      	ldr	r1, [r2, #0]
 800c2fa:	428b      	cmp	r3, r1
 800c2fc:	d800      	bhi.n	800c300 <_malloc_r+0x244>
 800c2fe:	e0b8      	b.n	800c472 <_malloc_r+0x3b6>
 800c300:	6013      	str	r3, [r2, #0]
 800c302:	e0b6      	b.n	800c472 <_malloc_r+0x3b6>
 800c304:	0a50      	lsrs	r0, r2, #9
 800c306:	2804      	cmp	r0, #4
 800c308:	d811      	bhi.n	800c32e <_malloc_r+0x272>
 800c30a:	0991      	lsrs	r1, r2, #6
 800c30c:	3138      	adds	r1, #56	; 0x38
 800c30e:	00cf      	lsls	r7, r1, #3
 800c310:	19bf      	adds	r7, r7, r6
 800c312:	68b8      	ldr	r0, [r7, #8]
 800c314:	4287      	cmp	r7, r0
 800c316:	d125      	bne.n	800c364 <_malloc_r+0x2a8>
 800c318:	2201      	movs	r2, #1
 800c31a:	1089      	asrs	r1, r1, #2
 800c31c:	408a      	lsls	r2, r1
 800c31e:	4661      	mov	r1, ip
 800c320:	430a      	orrs	r2, r1
 800c322:	6072      	str	r2, [r6, #4]
 800c324:	60e7      	str	r7, [r4, #12]
 800c326:	60a0      	str	r0, [r4, #8]
 800c328:	60bc      	str	r4, [r7, #8]
 800c32a:	60c4      	str	r4, [r0, #12]
 800c32c:	e76b      	b.n	800c206 <_malloc_r+0x14a>
 800c32e:	2814      	cmp	r0, #20
 800c330:	d802      	bhi.n	800c338 <_malloc_r+0x27c>
 800c332:	0001      	movs	r1, r0
 800c334:	315b      	adds	r1, #91	; 0x5b
 800c336:	e7ea      	b.n	800c30e <_malloc_r+0x252>
 800c338:	2854      	cmp	r0, #84	; 0x54
 800c33a:	d802      	bhi.n	800c342 <_malloc_r+0x286>
 800c33c:	0b11      	lsrs	r1, r2, #12
 800c33e:	316e      	adds	r1, #110	; 0x6e
 800c340:	e7e5      	b.n	800c30e <_malloc_r+0x252>
 800c342:	21aa      	movs	r1, #170	; 0xaa
 800c344:	0049      	lsls	r1, r1, #1
 800c346:	4288      	cmp	r0, r1
 800c348:	d802      	bhi.n	800c350 <_malloc_r+0x294>
 800c34a:	0bd1      	lsrs	r1, r2, #15
 800c34c:	3177      	adds	r1, #119	; 0x77
 800c34e:	e7de      	b.n	800c30e <_malloc_r+0x252>
 800c350:	4f26      	ldr	r7, [pc, #152]	; (800c3ec <_malloc_r+0x330>)
 800c352:	217e      	movs	r1, #126	; 0x7e
 800c354:	42b8      	cmp	r0, r7
 800c356:	d8da      	bhi.n	800c30e <_malloc_r+0x252>
 800c358:	0c91      	lsrs	r1, r2, #18
 800c35a:	317c      	adds	r1, #124	; 0x7c
 800c35c:	e7d7      	b.n	800c30e <_malloc_r+0x252>
 800c35e:	6880      	ldr	r0, [r0, #8]
 800c360:	4287      	cmp	r7, r0
 800c362:	d004      	beq.n	800c36e <_malloc_r+0x2b2>
 800c364:	2603      	movs	r6, #3
 800c366:	6841      	ldr	r1, [r0, #4]
 800c368:	43b1      	bics	r1, r6
 800c36a:	4291      	cmp	r1, r2
 800c36c:	d8f7      	bhi.n	800c35e <_malloc_r+0x2a2>
 800c36e:	68c7      	ldr	r7, [r0, #12]
 800c370:	e7d8      	b.n	800c324 <_malloc_r+0x268>
 800c372:	2603      	movs	r6, #3
 800c374:	6861      	ldr	r1, [r4, #4]
 800c376:	43b1      	bics	r1, r6
 800c378:	9103      	str	r1, [sp, #12]
 800c37a:	68e6      	ldr	r6, [r4, #12]
 800c37c:	1b49      	subs	r1, r1, r5
 800c37e:	290f      	cmp	r1, #15
 800c380:	dd10      	ble.n	800c3a4 <_malloc_r+0x2e8>
 800c382:	2201      	movs	r2, #1
 800c384:	1963      	adds	r3, r4, r5
 800c386:	4315      	orrs	r5, r2
 800c388:	6065      	str	r5, [r4, #4]
 800c38a:	68a5      	ldr	r5, [r4, #8]
 800c38c:	430a      	orrs	r2, r1
 800c38e:	60ee      	str	r6, [r5, #12]
 800c390:	60b5      	str	r5, [r6, #8]
 800c392:	6143      	str	r3, [r0, #20]
 800c394:	6103      	str	r3, [r0, #16]
 800c396:	4814      	ldr	r0, [pc, #80]	; (800c3e8 <_malloc_r+0x32c>)
 800c398:	605a      	str	r2, [r3, #4]
 800c39a:	60d8      	str	r0, [r3, #12]
 800c39c:	6098      	str	r0, [r3, #8]
 800c39e:	9b03      	ldr	r3, [sp, #12]
 800c3a0:	50e1      	str	r1, [r4, r3]
 800c3a2:	e6eb      	b.n	800c17c <_malloc_r+0xc0>
 800c3a4:	2900      	cmp	r1, #0
 800c3a6:	db09      	blt.n	800c3bc <_malloc_r+0x300>
 800c3a8:	9b03      	ldr	r3, [sp, #12]
 800c3aa:	18e1      	adds	r1, r4, r3
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	684a      	ldr	r2, [r1, #4]
 800c3b0:	4313      	orrs	r3, r2
 800c3b2:	604b      	str	r3, [r1, #4]
 800c3b4:	68a3      	ldr	r3, [r4, #8]
 800c3b6:	60de      	str	r6, [r3, #12]
 800c3b8:	60b3      	str	r3, [r6, #8]
 800c3ba:	e6df      	b.n	800c17c <_malloc_r+0xc0>
 800c3bc:	0034      	movs	r4, r6
 800c3be:	e739      	b.n	800c234 <_malloc_r+0x178>
 800c3c0:	2108      	movs	r1, #8
 800c3c2:	4249      	negs	r1, r1
 800c3c4:	448c      	add	ip, r1
 800c3c6:	4661      	mov	r1, ip
 800c3c8:	6889      	ldr	r1, [r1, #8]
 800c3ca:	3b01      	subs	r3, #1
 800c3cc:	4561      	cmp	r1, ip
 800c3ce:	d100      	bne.n	800c3d2 <_malloc_r+0x316>
 800c3d0:	e73a      	b.n	800c248 <_malloc_r+0x18c>
 800c3d2:	e740      	b.n	800c256 <_malloc_r+0x19a>
 800c3d4:	3304      	adds	r3, #4
 800c3d6:	0052      	lsls	r2, r2, #1
 800c3d8:	420a      	tst	r2, r1
 800c3da:	d0fb      	beq.n	800c3d4 <_malloc_r+0x318>
 800c3dc:	e724      	b.n	800c228 <_malloc_r+0x16c>
 800c3de:	9b02      	ldr	r3, [sp, #8]
 800c3e0:	e7fa      	b.n	800c3d8 <_malloc_r+0x31c>
 800c3e2:	46c0      	nop			; (mov r8, r8)
 800c3e4:	20000028 	.word	0x20000028
 800c3e8:	20000030 	.word	0x20000030
 800c3ec:	00000554 	.word	0x00000554
 800c3f0:	20000c84 	.word	0x20000c84
 800c3f4:	20000430 	.word	0x20000430
 800c3f8:	20000c54 	.word	0x20000c54
 800c3fc:	20000c7c 	.word	0x20000c7c
 800c400:	20000c80 	.word	0x20000c80
 800c404:	4934      	ldr	r1, [pc, #208]	; (800c4d8 <_malloc_r+0x41c>)
 800c406:	6808      	ldr	r0, [r1, #0]
 800c408:	3001      	adds	r0, #1
 800c40a:	d140      	bne.n	800c48e <_malloc_r+0x3d2>
 800c40c:	600c      	str	r4, [r1, #0]
 800c40e:	2107      	movs	r1, #7
 800c410:	0026      	movs	r6, r4
 800c412:	2300      	movs	r3, #0
 800c414:	400e      	ands	r6, r1
 800c416:	420c      	tst	r4, r1
 800c418:	d002      	beq.n	800c420 <_malloc_r+0x364>
 800c41a:	3308      	adds	r3, #8
 800c41c:	1b9b      	subs	r3, r3, r6
 800c41e:	18e4      	adds	r4, r4, r3
 800c420:	19e1      	adds	r1, r4, r7
 800c422:	9105      	str	r1, [sp, #20]
 800c424:	9f05      	ldr	r7, [sp, #20]
 800c426:	9904      	ldr	r1, [sp, #16]
 800c428:	4017      	ands	r7, r2
 800c42a:	18cb      	adds	r3, r1, r3
 800c42c:	1bdf      	subs	r7, r3, r7
 800c42e:	4017      	ands	r7, r2
 800c430:	0039      	movs	r1, r7
 800c432:	9801      	ldr	r0, [sp, #4]
 800c434:	f001 fa22 	bl	800d87c <_sbrk_r>
 800c438:	1c43      	adds	r3, r0, #1
 800c43a:	d107      	bne.n	800c44c <_malloc_r+0x390>
 800c43c:	1e37      	subs	r7, r6, #0
 800c43e:	9805      	ldr	r0, [sp, #20]
 800c440:	d004      	beq.n	800c44c <_malloc_r+0x390>
 800c442:	0030      	movs	r0, r6
 800c444:	2700      	movs	r7, #0
 800c446:	9b05      	ldr	r3, [sp, #20]
 800c448:	3808      	subs	r0, #8
 800c44a:	1818      	adds	r0, r3, r0
 800c44c:	4a23      	ldr	r2, [pc, #140]	; (800c4dc <_malloc_r+0x420>)
 800c44e:	1b00      	subs	r0, r0, r4
 800c450:	6813      	ldr	r3, [r2, #0]
 800c452:	19c0      	adds	r0, r0, r7
 800c454:	19db      	adds	r3, r3, r7
 800c456:	6013      	str	r3, [r2, #0]
 800c458:	2201      	movs	r2, #1
 800c45a:	4b21      	ldr	r3, [pc, #132]	; (800c4e0 <_malloc_r+0x424>)
 800c45c:	9902      	ldr	r1, [sp, #8]
 800c45e:	4310      	orrs	r0, r2
 800c460:	609c      	str	r4, [r3, #8]
 800c462:	6060      	str	r0, [r4, #4]
 800c464:	4299      	cmp	r1, r3
 800c466:	d100      	bne.n	800c46a <_malloc_r+0x3ae>
 800c468:	e73e      	b.n	800c2e8 <_malloc_r+0x22c>
 800c46a:	9b03      	ldr	r3, [sp, #12]
 800c46c:	2b0f      	cmp	r3, #15
 800c46e:	d813      	bhi.n	800c498 <_malloc_r+0x3dc>
 800c470:	6062      	str	r2, [r4, #4]
 800c472:	2203      	movs	r2, #3
 800c474:	4b1a      	ldr	r3, [pc, #104]	; (800c4e0 <_malloc_r+0x424>)
 800c476:	689b      	ldr	r3, [r3, #8]
 800c478:	685b      	ldr	r3, [r3, #4]
 800c47a:	4393      	bics	r3, r2
 800c47c:	1b59      	subs	r1, r3, r5
 800c47e:	42ab      	cmp	r3, r5
 800c480:	d301      	bcc.n	800c486 <_malloc_r+0x3ca>
 800c482:	290f      	cmp	r1, #15
 800c484:	dc1f      	bgt.n	800c4c6 <_malloc_r+0x40a>
 800c486:	9801      	ldr	r0, [sp, #4]
 800c488:	f000 f834 	bl	800c4f4 <__malloc_unlock>
 800c48c:	e623      	b.n	800c0d6 <_malloc_r+0x1a>
 800c48e:	4913      	ldr	r1, [pc, #76]	; (800c4dc <_malloc_r+0x420>)
 800c490:	1ba6      	subs	r6, r4, r6
 800c492:	18f6      	adds	r6, r6, r3
 800c494:	600e      	str	r6, [r1, #0]
 800c496:	e7ba      	b.n	800c40e <_malloc_r+0x352>
 800c498:	2107      	movs	r1, #7
 800c49a:	9b03      	ldr	r3, [sp, #12]
 800c49c:	3b0c      	subs	r3, #12
 800c49e:	438b      	bics	r3, r1
 800c4a0:	9902      	ldr	r1, [sp, #8]
 800c4a2:	6849      	ldr	r1, [r1, #4]
 800c4a4:	400a      	ands	r2, r1
 800c4a6:	9902      	ldr	r1, [sp, #8]
 800c4a8:	431a      	orrs	r2, r3
 800c4aa:	604a      	str	r2, [r1, #4]
 800c4ac:	18ca      	adds	r2, r1, r3
 800c4ae:	2105      	movs	r1, #5
 800c4b0:	6051      	str	r1, [r2, #4]
 800c4b2:	6091      	str	r1, [r2, #8]
 800c4b4:	2b0f      	cmp	r3, #15
 800c4b6:	d800      	bhi.n	800c4ba <_malloc_r+0x3fe>
 800c4b8:	e716      	b.n	800c2e8 <_malloc_r+0x22c>
 800c4ba:	9902      	ldr	r1, [sp, #8]
 800c4bc:	9801      	ldr	r0, [sp, #4]
 800c4be:	3108      	adds	r1, #8
 800c4c0:	f001 fab6 	bl	800da30 <_free_r>
 800c4c4:	e710      	b.n	800c2e8 <_malloc_r+0x22c>
 800c4c6:	2201      	movs	r2, #1
 800c4c8:	0013      	movs	r3, r2
 800c4ca:	4805      	ldr	r0, [pc, #20]	; (800c4e0 <_malloc_r+0x424>)
 800c4cc:	432b      	orrs	r3, r5
 800c4ce:	6884      	ldr	r4, [r0, #8]
 800c4d0:	6063      	str	r3, [r4, #4]
 800c4d2:	1963      	adds	r3, r4, r5
 800c4d4:	6083      	str	r3, [r0, #8]
 800c4d6:	e623      	b.n	800c120 <_malloc_r+0x64>
 800c4d8:	20000430 	.word	0x20000430
 800c4dc:	20000c54 	.word	0x20000c54
 800c4e0:	20000028 	.word	0x20000028

0800c4e4 <__malloc_lock>:
 800c4e4:	b510      	push	{r4, lr}
 800c4e6:	4802      	ldr	r0, [pc, #8]	; (800c4f0 <__malloc_lock+0xc>)
 800c4e8:	f001 fa1a 	bl	800d920 <__retarget_lock_acquire_recursive>
 800c4ec:	bd10      	pop	{r4, pc}
 800c4ee:	46c0      	nop			; (mov r8, r8)
 800c4f0:	20000dc9 	.word	0x20000dc9

0800c4f4 <__malloc_unlock>:
 800c4f4:	b510      	push	{r4, lr}
 800c4f6:	4802      	ldr	r0, [pc, #8]	; (800c500 <__malloc_unlock+0xc>)
 800c4f8:	f001 fa13 	bl	800d922 <__retarget_lock_release_recursive>
 800c4fc:	bd10      	pop	{r4, pc}
 800c4fe:	46c0      	nop			; (mov r8, r8)
 800c500:	20000dc9 	.word	0x20000dc9

0800c504 <sulp>:
 800c504:	b570      	push	{r4, r5, r6, lr}
 800c506:	0016      	movs	r6, r2
 800c508:	000d      	movs	r5, r1
 800c50a:	f002 f9e7 	bl	800e8dc <__ulp>
 800c50e:	2e00      	cmp	r6, #0
 800c510:	d00d      	beq.n	800c52e <sulp+0x2a>
 800c512:	236b      	movs	r3, #107	; 0x6b
 800c514:	006a      	lsls	r2, r5, #1
 800c516:	0d52      	lsrs	r2, r2, #21
 800c518:	1a9b      	subs	r3, r3, r2
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	dd07      	ble.n	800c52e <sulp+0x2a>
 800c51e:	2400      	movs	r4, #0
 800c520:	4a03      	ldr	r2, [pc, #12]	; (800c530 <sulp+0x2c>)
 800c522:	051b      	lsls	r3, r3, #20
 800c524:	189d      	adds	r5, r3, r2
 800c526:	002b      	movs	r3, r5
 800c528:	0022      	movs	r2, r4
 800c52a:	f7f5 f89f 	bl	800166c <__aeabi_dmul>
 800c52e:	bd70      	pop	{r4, r5, r6, pc}
 800c530:	3ff00000 	.word	0x3ff00000

0800c534 <_strtod_l>:
 800c534:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c536:	b0a1      	sub	sp, #132	; 0x84
 800c538:	9219      	str	r2, [sp, #100]	; 0x64
 800c53a:	2200      	movs	r2, #0
 800c53c:	2600      	movs	r6, #0
 800c53e:	2700      	movs	r7, #0
 800c540:	9004      	str	r0, [sp, #16]
 800c542:	9107      	str	r1, [sp, #28]
 800c544:	921c      	str	r2, [sp, #112]	; 0x70
 800c546:	911b      	str	r1, [sp, #108]	; 0x6c
 800c548:	780a      	ldrb	r2, [r1, #0]
 800c54a:	2a2b      	cmp	r2, #43	; 0x2b
 800c54c:	d055      	beq.n	800c5fa <_strtod_l+0xc6>
 800c54e:	d841      	bhi.n	800c5d4 <_strtod_l+0xa0>
 800c550:	2a0d      	cmp	r2, #13
 800c552:	d83b      	bhi.n	800c5cc <_strtod_l+0x98>
 800c554:	2a08      	cmp	r2, #8
 800c556:	d83b      	bhi.n	800c5d0 <_strtod_l+0x9c>
 800c558:	2a00      	cmp	r2, #0
 800c55a:	d044      	beq.n	800c5e6 <_strtod_l+0xb2>
 800c55c:	2200      	movs	r2, #0
 800c55e:	920f      	str	r2, [sp, #60]	; 0x3c
 800c560:	2100      	movs	r1, #0
 800c562:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800c564:	9109      	str	r1, [sp, #36]	; 0x24
 800c566:	782a      	ldrb	r2, [r5, #0]
 800c568:	2a30      	cmp	r2, #48	; 0x30
 800c56a:	d000      	beq.n	800c56e <_strtod_l+0x3a>
 800c56c:	e085      	b.n	800c67a <_strtod_l+0x146>
 800c56e:	786a      	ldrb	r2, [r5, #1]
 800c570:	3120      	adds	r1, #32
 800c572:	438a      	bics	r2, r1
 800c574:	2a58      	cmp	r2, #88	; 0x58
 800c576:	d000      	beq.n	800c57a <_strtod_l+0x46>
 800c578:	e075      	b.n	800c666 <_strtod_l+0x132>
 800c57a:	9302      	str	r3, [sp, #8]
 800c57c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c57e:	4a97      	ldr	r2, [pc, #604]	; (800c7dc <_strtod_l+0x2a8>)
 800c580:	9301      	str	r3, [sp, #4]
 800c582:	ab1c      	add	r3, sp, #112	; 0x70
 800c584:	9300      	str	r3, [sp, #0]
 800c586:	9804      	ldr	r0, [sp, #16]
 800c588:	ab1d      	add	r3, sp, #116	; 0x74
 800c58a:	a91b      	add	r1, sp, #108	; 0x6c
 800c58c:	f001 fb6c 	bl	800dc68 <__gethex>
 800c590:	230f      	movs	r3, #15
 800c592:	0002      	movs	r2, r0
 800c594:	401a      	ands	r2, r3
 800c596:	0004      	movs	r4, r0
 800c598:	9205      	str	r2, [sp, #20]
 800c59a:	4218      	tst	r0, r3
 800c59c:	d005      	beq.n	800c5aa <_strtod_l+0x76>
 800c59e:	2a06      	cmp	r2, #6
 800c5a0:	d12d      	bne.n	800c5fe <_strtod_l+0xca>
 800c5a2:	1c6b      	adds	r3, r5, #1
 800c5a4:	931b      	str	r3, [sp, #108]	; 0x6c
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c5aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d002      	beq.n	800c5b6 <_strtod_l+0x82>
 800c5b0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c5b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c5b4:	6013      	str	r3, [r2, #0]
 800c5b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d01b      	beq.n	800c5f4 <_strtod_l+0xc0>
 800c5bc:	2380      	movs	r3, #128	; 0x80
 800c5be:	0032      	movs	r2, r6
 800c5c0:	061b      	lsls	r3, r3, #24
 800c5c2:	18fb      	adds	r3, r7, r3
 800c5c4:	0010      	movs	r0, r2
 800c5c6:	0019      	movs	r1, r3
 800c5c8:	b021      	add	sp, #132	; 0x84
 800c5ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5cc:	2a20      	cmp	r2, #32
 800c5ce:	d1c5      	bne.n	800c55c <_strtod_l+0x28>
 800c5d0:	3101      	adds	r1, #1
 800c5d2:	e7b8      	b.n	800c546 <_strtod_l+0x12>
 800c5d4:	2a2d      	cmp	r2, #45	; 0x2d
 800c5d6:	d1c1      	bne.n	800c55c <_strtod_l+0x28>
 800c5d8:	3a2c      	subs	r2, #44	; 0x2c
 800c5da:	920f      	str	r2, [sp, #60]	; 0x3c
 800c5dc:	1c4a      	adds	r2, r1, #1
 800c5de:	921b      	str	r2, [sp, #108]	; 0x6c
 800c5e0:	784a      	ldrb	r2, [r1, #1]
 800c5e2:	2a00      	cmp	r2, #0
 800c5e4:	d1bc      	bne.n	800c560 <_strtod_l+0x2c>
 800c5e6:	9b07      	ldr	r3, [sp, #28]
 800c5e8:	931b      	str	r3, [sp, #108]	; 0x6c
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800c5ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d1dd      	bne.n	800c5b0 <_strtod_l+0x7c>
 800c5f4:	0032      	movs	r2, r6
 800c5f6:	003b      	movs	r3, r7
 800c5f8:	e7e4      	b.n	800c5c4 <_strtod_l+0x90>
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	e7ed      	b.n	800c5da <_strtod_l+0xa6>
 800c5fe:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c600:	2a00      	cmp	r2, #0
 800c602:	d007      	beq.n	800c614 <_strtod_l+0xe0>
 800c604:	2135      	movs	r1, #53	; 0x35
 800c606:	a81e      	add	r0, sp, #120	; 0x78
 800c608:	f002 fa59 	bl	800eabe <__copybits>
 800c60c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c60e:	9804      	ldr	r0, [sp, #16]
 800c610:	f001 fe56 	bl	800e2c0 <_Bfree>
 800c614:	9805      	ldr	r0, [sp, #20]
 800c616:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c618:	3801      	subs	r0, #1
 800c61a:	2804      	cmp	r0, #4
 800c61c:	d806      	bhi.n	800c62c <_strtod_l+0xf8>
 800c61e:	f7f3 fd79 	bl	8000114 <__gnu_thumb1_case_uqi>
 800c622:	0312      	.short	0x0312
 800c624:	1e1c      	.short	0x1e1c
 800c626:	12          	.byte	0x12
 800c627:	00          	.byte	0x00
 800c628:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800c62a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800c62c:	05e4      	lsls	r4, r4, #23
 800c62e:	d502      	bpl.n	800c636 <_strtod_l+0x102>
 800c630:	2380      	movs	r3, #128	; 0x80
 800c632:	061b      	lsls	r3, r3, #24
 800c634:	431f      	orrs	r7, r3
 800c636:	4b6a      	ldr	r3, [pc, #424]	; (800c7e0 <_strtod_l+0x2ac>)
 800c638:	423b      	tst	r3, r7
 800c63a:	d1b6      	bne.n	800c5aa <_strtod_l+0x76>
 800c63c:	f001 f944 	bl	800d8c8 <__errno>
 800c640:	2322      	movs	r3, #34	; 0x22
 800c642:	6003      	str	r3, [r0, #0]
 800c644:	e7b1      	b.n	800c5aa <_strtod_l+0x76>
 800c646:	4967      	ldr	r1, [pc, #412]	; (800c7e4 <_strtod_l+0x2b0>)
 800c648:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800c64a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800c64c:	400a      	ands	r2, r1
 800c64e:	4966      	ldr	r1, [pc, #408]	; (800c7e8 <_strtod_l+0x2b4>)
 800c650:	185b      	adds	r3, r3, r1
 800c652:	051b      	lsls	r3, r3, #20
 800c654:	431a      	orrs	r2, r3
 800c656:	0017      	movs	r7, r2
 800c658:	e7e8      	b.n	800c62c <_strtod_l+0xf8>
 800c65a:	4f61      	ldr	r7, [pc, #388]	; (800c7e0 <_strtod_l+0x2ac>)
 800c65c:	e7e6      	b.n	800c62c <_strtod_l+0xf8>
 800c65e:	2601      	movs	r6, #1
 800c660:	4f62      	ldr	r7, [pc, #392]	; (800c7ec <_strtod_l+0x2b8>)
 800c662:	4276      	negs	r6, r6
 800c664:	e7e2      	b.n	800c62c <_strtod_l+0xf8>
 800c666:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c668:	1c5a      	adds	r2, r3, #1
 800c66a:	921b      	str	r2, [sp, #108]	; 0x6c
 800c66c:	785b      	ldrb	r3, [r3, #1]
 800c66e:	2b30      	cmp	r3, #48	; 0x30
 800c670:	d0f9      	beq.n	800c666 <_strtod_l+0x132>
 800c672:	2b00      	cmp	r3, #0
 800c674:	d099      	beq.n	800c5aa <_strtod_l+0x76>
 800c676:	2301      	movs	r3, #1
 800c678:	9309      	str	r3, [sp, #36]	; 0x24
 800c67a:	2500      	movs	r5, #0
 800c67c:	220a      	movs	r2, #10
 800c67e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c680:	950d      	str	r5, [sp, #52]	; 0x34
 800c682:	9310      	str	r3, [sp, #64]	; 0x40
 800c684:	9508      	str	r5, [sp, #32]
 800c686:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800c688:	7804      	ldrb	r4, [r0, #0]
 800c68a:	0023      	movs	r3, r4
 800c68c:	3b30      	subs	r3, #48	; 0x30
 800c68e:	b2d9      	uxtb	r1, r3
 800c690:	2909      	cmp	r1, #9
 800c692:	d927      	bls.n	800c6e4 <_strtod_l+0x1b0>
 800c694:	2201      	movs	r2, #1
 800c696:	4956      	ldr	r1, [pc, #344]	; (800c7f0 <_strtod_l+0x2bc>)
 800c698:	f001 f838 	bl	800d70c <strncmp>
 800c69c:	2800      	cmp	r0, #0
 800c69e:	d031      	beq.n	800c704 <_strtod_l+0x1d0>
 800c6a0:	2000      	movs	r0, #0
 800c6a2:	0023      	movs	r3, r4
 800c6a4:	4684      	mov	ip, r0
 800c6a6:	9a08      	ldr	r2, [sp, #32]
 800c6a8:	900c      	str	r0, [sp, #48]	; 0x30
 800c6aa:	9205      	str	r2, [sp, #20]
 800c6ac:	2220      	movs	r2, #32
 800c6ae:	0019      	movs	r1, r3
 800c6b0:	4391      	bics	r1, r2
 800c6b2:	000a      	movs	r2, r1
 800c6b4:	2100      	movs	r1, #0
 800c6b6:	9106      	str	r1, [sp, #24]
 800c6b8:	2a45      	cmp	r2, #69	; 0x45
 800c6ba:	d000      	beq.n	800c6be <_strtod_l+0x18a>
 800c6bc:	e0c2      	b.n	800c844 <_strtod_l+0x310>
 800c6be:	9b05      	ldr	r3, [sp, #20]
 800c6c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6c2:	4303      	orrs	r3, r0
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	428b      	cmp	r3, r1
 800c6c8:	d08d      	beq.n	800c5e6 <_strtod_l+0xb2>
 800c6ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c6cc:	9307      	str	r3, [sp, #28]
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	931b      	str	r3, [sp, #108]	; 0x6c
 800c6d2:	9b07      	ldr	r3, [sp, #28]
 800c6d4:	785b      	ldrb	r3, [r3, #1]
 800c6d6:	2b2b      	cmp	r3, #43	; 0x2b
 800c6d8:	d071      	beq.n	800c7be <_strtod_l+0x28a>
 800c6da:	000c      	movs	r4, r1
 800c6dc:	2b2d      	cmp	r3, #45	; 0x2d
 800c6de:	d174      	bne.n	800c7ca <_strtod_l+0x296>
 800c6e0:	2401      	movs	r4, #1
 800c6e2:	e06d      	b.n	800c7c0 <_strtod_l+0x28c>
 800c6e4:	9908      	ldr	r1, [sp, #32]
 800c6e6:	2908      	cmp	r1, #8
 800c6e8:	dc09      	bgt.n	800c6fe <_strtod_l+0x1ca>
 800c6ea:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c6ec:	4351      	muls	r1, r2
 800c6ee:	185b      	adds	r3, r3, r1
 800c6f0:	930d      	str	r3, [sp, #52]	; 0x34
 800c6f2:	9b08      	ldr	r3, [sp, #32]
 800c6f4:	3001      	adds	r0, #1
 800c6f6:	3301      	adds	r3, #1
 800c6f8:	9308      	str	r3, [sp, #32]
 800c6fa:	901b      	str	r0, [sp, #108]	; 0x6c
 800c6fc:	e7c3      	b.n	800c686 <_strtod_l+0x152>
 800c6fe:	4355      	muls	r5, r2
 800c700:	195d      	adds	r5, r3, r5
 800c702:	e7f6      	b.n	800c6f2 <_strtod_l+0x1be>
 800c704:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c706:	1c5a      	adds	r2, r3, #1
 800c708:	921b      	str	r2, [sp, #108]	; 0x6c
 800c70a:	9a08      	ldr	r2, [sp, #32]
 800c70c:	785b      	ldrb	r3, [r3, #1]
 800c70e:	2a00      	cmp	r2, #0
 800c710:	d03a      	beq.n	800c788 <_strtod_l+0x254>
 800c712:	900c      	str	r0, [sp, #48]	; 0x30
 800c714:	9205      	str	r2, [sp, #20]
 800c716:	001a      	movs	r2, r3
 800c718:	3a30      	subs	r2, #48	; 0x30
 800c71a:	2a09      	cmp	r2, #9
 800c71c:	d912      	bls.n	800c744 <_strtod_l+0x210>
 800c71e:	2201      	movs	r2, #1
 800c720:	4694      	mov	ip, r2
 800c722:	e7c3      	b.n	800c6ac <_strtod_l+0x178>
 800c724:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c726:	3001      	adds	r0, #1
 800c728:	1c5a      	adds	r2, r3, #1
 800c72a:	921b      	str	r2, [sp, #108]	; 0x6c
 800c72c:	785b      	ldrb	r3, [r3, #1]
 800c72e:	2b30      	cmp	r3, #48	; 0x30
 800c730:	d0f8      	beq.n	800c724 <_strtod_l+0x1f0>
 800c732:	001a      	movs	r2, r3
 800c734:	3a31      	subs	r2, #49	; 0x31
 800c736:	2a08      	cmp	r2, #8
 800c738:	d83c      	bhi.n	800c7b4 <_strtod_l+0x280>
 800c73a:	900c      	str	r0, [sp, #48]	; 0x30
 800c73c:	2000      	movs	r0, #0
 800c73e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c740:	9005      	str	r0, [sp, #20]
 800c742:	9210      	str	r2, [sp, #64]	; 0x40
 800c744:	001a      	movs	r2, r3
 800c746:	1c41      	adds	r1, r0, #1
 800c748:	3a30      	subs	r2, #48	; 0x30
 800c74a:	2b30      	cmp	r3, #48	; 0x30
 800c74c:	d016      	beq.n	800c77c <_strtod_l+0x248>
 800c74e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c750:	185b      	adds	r3, r3, r1
 800c752:	930c      	str	r3, [sp, #48]	; 0x30
 800c754:	9b05      	ldr	r3, [sp, #20]
 800c756:	210a      	movs	r1, #10
 800c758:	469c      	mov	ip, r3
 800c75a:	4484      	add	ip, r0
 800c75c:	4563      	cmp	r3, ip
 800c75e:	d115      	bne.n	800c78c <_strtod_l+0x258>
 800c760:	9905      	ldr	r1, [sp, #20]
 800c762:	9b05      	ldr	r3, [sp, #20]
 800c764:	3101      	adds	r1, #1
 800c766:	1809      	adds	r1, r1, r0
 800c768:	181b      	adds	r3, r3, r0
 800c76a:	9105      	str	r1, [sp, #20]
 800c76c:	2b08      	cmp	r3, #8
 800c76e:	dc19      	bgt.n	800c7a4 <_strtod_l+0x270>
 800c770:	230a      	movs	r3, #10
 800c772:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c774:	434b      	muls	r3, r1
 800c776:	2100      	movs	r1, #0
 800c778:	18d3      	adds	r3, r2, r3
 800c77a:	930d      	str	r3, [sp, #52]	; 0x34
 800c77c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c77e:	0008      	movs	r0, r1
 800c780:	1c5a      	adds	r2, r3, #1
 800c782:	921b      	str	r2, [sp, #108]	; 0x6c
 800c784:	785b      	ldrb	r3, [r3, #1]
 800c786:	e7c6      	b.n	800c716 <_strtod_l+0x1e2>
 800c788:	9808      	ldr	r0, [sp, #32]
 800c78a:	e7d0      	b.n	800c72e <_strtod_l+0x1fa>
 800c78c:	1c5c      	adds	r4, r3, #1
 800c78e:	2b08      	cmp	r3, #8
 800c790:	dc04      	bgt.n	800c79c <_strtod_l+0x268>
 800c792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c794:	434b      	muls	r3, r1
 800c796:	930d      	str	r3, [sp, #52]	; 0x34
 800c798:	0023      	movs	r3, r4
 800c79a:	e7df      	b.n	800c75c <_strtod_l+0x228>
 800c79c:	2c10      	cmp	r4, #16
 800c79e:	dcfb      	bgt.n	800c798 <_strtod_l+0x264>
 800c7a0:	434d      	muls	r5, r1
 800c7a2:	e7f9      	b.n	800c798 <_strtod_l+0x264>
 800c7a4:	9b05      	ldr	r3, [sp, #20]
 800c7a6:	2100      	movs	r1, #0
 800c7a8:	2b10      	cmp	r3, #16
 800c7aa:	dce7      	bgt.n	800c77c <_strtod_l+0x248>
 800c7ac:	230a      	movs	r3, #10
 800c7ae:	435d      	muls	r5, r3
 800c7b0:	1955      	adds	r5, r2, r5
 800c7b2:	e7e3      	b.n	800c77c <_strtod_l+0x248>
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	920c      	str	r2, [sp, #48]	; 0x30
 800c7b8:	9205      	str	r2, [sp, #20]
 800c7ba:	3201      	adds	r2, #1
 800c7bc:	e7b0      	b.n	800c720 <_strtod_l+0x1ec>
 800c7be:	2400      	movs	r4, #0
 800c7c0:	9b07      	ldr	r3, [sp, #28]
 800c7c2:	3302      	adds	r3, #2
 800c7c4:	931b      	str	r3, [sp, #108]	; 0x6c
 800c7c6:	9b07      	ldr	r3, [sp, #28]
 800c7c8:	789b      	ldrb	r3, [r3, #2]
 800c7ca:	001a      	movs	r2, r3
 800c7cc:	3a30      	subs	r2, #48	; 0x30
 800c7ce:	2a09      	cmp	r2, #9
 800c7d0:	d914      	bls.n	800c7fc <_strtod_l+0x2c8>
 800c7d2:	9a07      	ldr	r2, [sp, #28]
 800c7d4:	921b      	str	r2, [sp, #108]	; 0x6c
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	e033      	b.n	800c842 <_strtod_l+0x30e>
 800c7da:	46c0      	nop			; (mov r8, r8)
 800c7dc:	08015e08 	.word	0x08015e08
 800c7e0:	7ff00000 	.word	0x7ff00000
 800c7e4:	ffefffff 	.word	0xffefffff
 800c7e8:	00000433 	.word	0x00000433
 800c7ec:	7fffffff 	.word	0x7fffffff
 800c7f0:	08015e04 	.word	0x08015e04
 800c7f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c7f6:	1c5a      	adds	r2, r3, #1
 800c7f8:	921b      	str	r2, [sp, #108]	; 0x6c
 800c7fa:	785b      	ldrb	r3, [r3, #1]
 800c7fc:	2b30      	cmp	r3, #48	; 0x30
 800c7fe:	d0f9      	beq.n	800c7f4 <_strtod_l+0x2c0>
 800c800:	2200      	movs	r2, #0
 800c802:	9206      	str	r2, [sp, #24]
 800c804:	001a      	movs	r2, r3
 800c806:	3a31      	subs	r2, #49	; 0x31
 800c808:	2a08      	cmp	r2, #8
 800c80a:	d81b      	bhi.n	800c844 <_strtod_l+0x310>
 800c80c:	3b30      	subs	r3, #48	; 0x30
 800c80e:	930e      	str	r3, [sp, #56]	; 0x38
 800c810:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c812:	9306      	str	r3, [sp, #24]
 800c814:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c816:	1c59      	adds	r1, r3, #1
 800c818:	911b      	str	r1, [sp, #108]	; 0x6c
 800c81a:	785b      	ldrb	r3, [r3, #1]
 800c81c:	001a      	movs	r2, r3
 800c81e:	3a30      	subs	r2, #48	; 0x30
 800c820:	2a09      	cmp	r2, #9
 800c822:	d93a      	bls.n	800c89a <_strtod_l+0x366>
 800c824:	9a06      	ldr	r2, [sp, #24]
 800c826:	1a8a      	subs	r2, r1, r2
 800c828:	49b2      	ldr	r1, [pc, #712]	; (800caf4 <_strtod_l+0x5c0>)
 800c82a:	9106      	str	r1, [sp, #24]
 800c82c:	2a08      	cmp	r2, #8
 800c82e:	dc04      	bgt.n	800c83a <_strtod_l+0x306>
 800c830:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c832:	9206      	str	r2, [sp, #24]
 800c834:	428a      	cmp	r2, r1
 800c836:	dd00      	ble.n	800c83a <_strtod_l+0x306>
 800c838:	9106      	str	r1, [sp, #24]
 800c83a:	2c00      	cmp	r4, #0
 800c83c:	d002      	beq.n	800c844 <_strtod_l+0x310>
 800c83e:	9a06      	ldr	r2, [sp, #24]
 800c840:	4252      	negs	r2, r2
 800c842:	9206      	str	r2, [sp, #24]
 800c844:	9a05      	ldr	r2, [sp, #20]
 800c846:	2a00      	cmp	r2, #0
 800c848:	d14d      	bne.n	800c8e6 <_strtod_l+0x3b2>
 800c84a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c84c:	4310      	orrs	r0, r2
 800c84e:	d000      	beq.n	800c852 <_strtod_l+0x31e>
 800c850:	e6ab      	b.n	800c5aa <_strtod_l+0x76>
 800c852:	4662      	mov	r2, ip
 800c854:	2a00      	cmp	r2, #0
 800c856:	d000      	beq.n	800c85a <_strtod_l+0x326>
 800c858:	e6c5      	b.n	800c5e6 <_strtod_l+0xb2>
 800c85a:	2b69      	cmp	r3, #105	; 0x69
 800c85c:	d027      	beq.n	800c8ae <_strtod_l+0x37a>
 800c85e:	dc23      	bgt.n	800c8a8 <_strtod_l+0x374>
 800c860:	2b49      	cmp	r3, #73	; 0x49
 800c862:	d024      	beq.n	800c8ae <_strtod_l+0x37a>
 800c864:	2b4e      	cmp	r3, #78	; 0x4e
 800c866:	d000      	beq.n	800c86a <_strtod_l+0x336>
 800c868:	e6bd      	b.n	800c5e6 <_strtod_l+0xb2>
 800c86a:	49a3      	ldr	r1, [pc, #652]	; (800caf8 <_strtod_l+0x5c4>)
 800c86c:	a81b      	add	r0, sp, #108	; 0x6c
 800c86e:	f001 fc31 	bl	800e0d4 <__match>
 800c872:	2800      	cmp	r0, #0
 800c874:	d100      	bne.n	800c878 <_strtod_l+0x344>
 800c876:	e6b6      	b.n	800c5e6 <_strtod_l+0xb2>
 800c878:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c87a:	781b      	ldrb	r3, [r3, #0]
 800c87c:	2b28      	cmp	r3, #40	; 0x28
 800c87e:	d12c      	bne.n	800c8da <_strtod_l+0x3a6>
 800c880:	499e      	ldr	r1, [pc, #632]	; (800cafc <_strtod_l+0x5c8>)
 800c882:	aa1e      	add	r2, sp, #120	; 0x78
 800c884:	a81b      	add	r0, sp, #108	; 0x6c
 800c886:	f001 fc39 	bl	800e0fc <__hexnan>
 800c88a:	2805      	cmp	r0, #5
 800c88c:	d125      	bne.n	800c8da <_strtod_l+0x3a6>
 800c88e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c890:	4a9b      	ldr	r2, [pc, #620]	; (800cb00 <_strtod_l+0x5cc>)
 800c892:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800c894:	431a      	orrs	r2, r3
 800c896:	0017      	movs	r7, r2
 800c898:	e687      	b.n	800c5aa <_strtod_l+0x76>
 800c89a:	220a      	movs	r2, #10
 800c89c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c89e:	434a      	muls	r2, r1
 800c8a0:	18d2      	adds	r2, r2, r3
 800c8a2:	3a30      	subs	r2, #48	; 0x30
 800c8a4:	920e      	str	r2, [sp, #56]	; 0x38
 800c8a6:	e7b5      	b.n	800c814 <_strtod_l+0x2e0>
 800c8a8:	2b6e      	cmp	r3, #110	; 0x6e
 800c8aa:	d0de      	beq.n	800c86a <_strtod_l+0x336>
 800c8ac:	e69b      	b.n	800c5e6 <_strtod_l+0xb2>
 800c8ae:	4995      	ldr	r1, [pc, #596]	; (800cb04 <_strtod_l+0x5d0>)
 800c8b0:	a81b      	add	r0, sp, #108	; 0x6c
 800c8b2:	f001 fc0f 	bl	800e0d4 <__match>
 800c8b6:	2800      	cmp	r0, #0
 800c8b8:	d100      	bne.n	800c8bc <_strtod_l+0x388>
 800c8ba:	e694      	b.n	800c5e6 <_strtod_l+0xb2>
 800c8bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c8be:	4992      	ldr	r1, [pc, #584]	; (800cb08 <_strtod_l+0x5d4>)
 800c8c0:	3b01      	subs	r3, #1
 800c8c2:	a81b      	add	r0, sp, #108	; 0x6c
 800c8c4:	931b      	str	r3, [sp, #108]	; 0x6c
 800c8c6:	f001 fc05 	bl	800e0d4 <__match>
 800c8ca:	2800      	cmp	r0, #0
 800c8cc:	d102      	bne.n	800c8d4 <_strtod_l+0x3a0>
 800c8ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c8d0:	3301      	adds	r3, #1
 800c8d2:	931b      	str	r3, [sp, #108]	; 0x6c
 800c8d4:	2600      	movs	r6, #0
 800c8d6:	4f8a      	ldr	r7, [pc, #552]	; (800cb00 <_strtod_l+0x5cc>)
 800c8d8:	e667      	b.n	800c5aa <_strtod_l+0x76>
 800c8da:	488c      	ldr	r0, [pc, #560]	; (800cb0c <_strtod_l+0x5d8>)
 800c8dc:	f001 f836 	bl	800d94c <nan>
 800c8e0:	0006      	movs	r6, r0
 800c8e2:	000f      	movs	r7, r1
 800c8e4:	e661      	b.n	800c5aa <_strtod_l+0x76>
 800c8e6:	9b06      	ldr	r3, [sp, #24]
 800c8e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c8ea:	1a9b      	subs	r3, r3, r2
 800c8ec:	9309      	str	r3, [sp, #36]	; 0x24
 800c8ee:	9b08      	ldr	r3, [sp, #32]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d101      	bne.n	800c8f8 <_strtod_l+0x3c4>
 800c8f4:	9b05      	ldr	r3, [sp, #20]
 800c8f6:	9308      	str	r3, [sp, #32]
 800c8f8:	9c05      	ldr	r4, [sp, #20]
 800c8fa:	2c10      	cmp	r4, #16
 800c8fc:	dd00      	ble.n	800c900 <_strtod_l+0x3cc>
 800c8fe:	2410      	movs	r4, #16
 800c900:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c902:	f7f5 fd7b 	bl	80023fc <__aeabi_ui2d>
 800c906:	9b05      	ldr	r3, [sp, #20]
 800c908:	0006      	movs	r6, r0
 800c90a:	000f      	movs	r7, r1
 800c90c:	2b09      	cmp	r3, #9
 800c90e:	dd15      	ble.n	800c93c <_strtod_l+0x408>
 800c910:	0022      	movs	r2, r4
 800c912:	4b7f      	ldr	r3, [pc, #508]	; (800cb10 <_strtod_l+0x5dc>)
 800c914:	3a09      	subs	r2, #9
 800c916:	00d2      	lsls	r2, r2, #3
 800c918:	189b      	adds	r3, r3, r2
 800c91a:	681a      	ldr	r2, [r3, #0]
 800c91c:	685b      	ldr	r3, [r3, #4]
 800c91e:	f7f4 fea5 	bl	800166c <__aeabi_dmul>
 800c922:	0006      	movs	r6, r0
 800c924:	0028      	movs	r0, r5
 800c926:	000f      	movs	r7, r1
 800c928:	f7f5 fd68 	bl	80023fc <__aeabi_ui2d>
 800c92c:	0002      	movs	r2, r0
 800c92e:	000b      	movs	r3, r1
 800c930:	0030      	movs	r0, r6
 800c932:	0039      	movs	r1, r7
 800c934:	f7f3 ff40 	bl	80007b8 <__aeabi_dadd>
 800c938:	0006      	movs	r6, r0
 800c93a:	000f      	movs	r7, r1
 800c93c:	9b05      	ldr	r3, [sp, #20]
 800c93e:	2b0f      	cmp	r3, #15
 800c940:	dc39      	bgt.n	800c9b6 <_strtod_l+0x482>
 800c942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c944:	2b00      	cmp	r3, #0
 800c946:	d100      	bne.n	800c94a <_strtod_l+0x416>
 800c948:	e62f      	b.n	800c5aa <_strtod_l+0x76>
 800c94a:	dd24      	ble.n	800c996 <_strtod_l+0x462>
 800c94c:	2b16      	cmp	r3, #22
 800c94e:	dc09      	bgt.n	800c964 <_strtod_l+0x430>
 800c950:	496f      	ldr	r1, [pc, #444]	; (800cb10 <_strtod_l+0x5dc>)
 800c952:	00db      	lsls	r3, r3, #3
 800c954:	18c9      	adds	r1, r1, r3
 800c956:	0032      	movs	r2, r6
 800c958:	6808      	ldr	r0, [r1, #0]
 800c95a:	6849      	ldr	r1, [r1, #4]
 800c95c:	003b      	movs	r3, r7
 800c95e:	f7f4 fe85 	bl	800166c <__aeabi_dmul>
 800c962:	e7bd      	b.n	800c8e0 <_strtod_l+0x3ac>
 800c964:	2325      	movs	r3, #37	; 0x25
 800c966:	9a05      	ldr	r2, [sp, #20]
 800c968:	1a9b      	subs	r3, r3, r2
 800c96a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c96c:	4293      	cmp	r3, r2
 800c96e:	db22      	blt.n	800c9b6 <_strtod_l+0x482>
 800c970:	240f      	movs	r4, #15
 800c972:	9b05      	ldr	r3, [sp, #20]
 800c974:	4d66      	ldr	r5, [pc, #408]	; (800cb10 <_strtod_l+0x5dc>)
 800c976:	1ae4      	subs	r4, r4, r3
 800c978:	00e1      	lsls	r1, r4, #3
 800c97a:	1869      	adds	r1, r5, r1
 800c97c:	0032      	movs	r2, r6
 800c97e:	6808      	ldr	r0, [r1, #0]
 800c980:	6849      	ldr	r1, [r1, #4]
 800c982:	003b      	movs	r3, r7
 800c984:	f7f4 fe72 	bl	800166c <__aeabi_dmul>
 800c988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c98a:	1b1c      	subs	r4, r3, r4
 800c98c:	00e4      	lsls	r4, r4, #3
 800c98e:	192d      	adds	r5, r5, r4
 800c990:	682a      	ldr	r2, [r5, #0]
 800c992:	686b      	ldr	r3, [r5, #4]
 800c994:	e7e3      	b.n	800c95e <_strtod_l+0x42a>
 800c996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c998:	3316      	adds	r3, #22
 800c99a:	db0c      	blt.n	800c9b6 <_strtod_l+0x482>
 800c99c:	9906      	ldr	r1, [sp, #24]
 800c99e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c9a0:	4b5b      	ldr	r3, [pc, #364]	; (800cb10 <_strtod_l+0x5dc>)
 800c9a2:	1a52      	subs	r2, r2, r1
 800c9a4:	00d2      	lsls	r2, r2, #3
 800c9a6:	189b      	adds	r3, r3, r2
 800c9a8:	0030      	movs	r0, r6
 800c9aa:	681a      	ldr	r2, [r3, #0]
 800c9ac:	685b      	ldr	r3, [r3, #4]
 800c9ae:	0039      	movs	r1, r7
 800c9b0:	f7f4 fa62 	bl	8000e78 <__aeabi_ddiv>
 800c9b4:	e794      	b.n	800c8e0 <_strtod_l+0x3ac>
 800c9b6:	9b05      	ldr	r3, [sp, #20]
 800c9b8:	1b1c      	subs	r4, r3, r4
 800c9ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9bc:	18e4      	adds	r4, r4, r3
 800c9be:	2c00      	cmp	r4, #0
 800c9c0:	dd72      	ble.n	800caa8 <_strtod_l+0x574>
 800c9c2:	220f      	movs	r2, #15
 800c9c4:	0023      	movs	r3, r4
 800c9c6:	4013      	ands	r3, r2
 800c9c8:	4214      	tst	r4, r2
 800c9ca:	d00a      	beq.n	800c9e2 <_strtod_l+0x4ae>
 800c9cc:	4950      	ldr	r1, [pc, #320]	; (800cb10 <_strtod_l+0x5dc>)
 800c9ce:	00db      	lsls	r3, r3, #3
 800c9d0:	18c9      	adds	r1, r1, r3
 800c9d2:	0032      	movs	r2, r6
 800c9d4:	6808      	ldr	r0, [r1, #0]
 800c9d6:	6849      	ldr	r1, [r1, #4]
 800c9d8:	003b      	movs	r3, r7
 800c9da:	f7f4 fe47 	bl	800166c <__aeabi_dmul>
 800c9de:	0006      	movs	r6, r0
 800c9e0:	000f      	movs	r7, r1
 800c9e2:	230f      	movs	r3, #15
 800c9e4:	439c      	bics	r4, r3
 800c9e6:	d04a      	beq.n	800ca7e <_strtod_l+0x54a>
 800c9e8:	3326      	adds	r3, #38	; 0x26
 800c9ea:	33ff      	adds	r3, #255	; 0xff
 800c9ec:	429c      	cmp	r4, r3
 800c9ee:	dd22      	ble.n	800ca36 <_strtod_l+0x502>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	9305      	str	r3, [sp, #20]
 800c9f4:	9306      	str	r3, [sp, #24]
 800c9f6:	930d      	str	r3, [sp, #52]	; 0x34
 800c9f8:	9308      	str	r3, [sp, #32]
 800c9fa:	2322      	movs	r3, #34	; 0x22
 800c9fc:	2600      	movs	r6, #0
 800c9fe:	9a04      	ldr	r2, [sp, #16]
 800ca00:	4f3f      	ldr	r7, [pc, #252]	; (800cb00 <_strtod_l+0x5cc>)
 800ca02:	6013      	str	r3, [r2, #0]
 800ca04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca06:	42b3      	cmp	r3, r6
 800ca08:	d100      	bne.n	800ca0c <_strtod_l+0x4d8>
 800ca0a:	e5ce      	b.n	800c5aa <_strtod_l+0x76>
 800ca0c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ca0e:	9804      	ldr	r0, [sp, #16]
 800ca10:	f001 fc56 	bl	800e2c0 <_Bfree>
 800ca14:	9908      	ldr	r1, [sp, #32]
 800ca16:	9804      	ldr	r0, [sp, #16]
 800ca18:	f001 fc52 	bl	800e2c0 <_Bfree>
 800ca1c:	9906      	ldr	r1, [sp, #24]
 800ca1e:	9804      	ldr	r0, [sp, #16]
 800ca20:	f001 fc4e 	bl	800e2c0 <_Bfree>
 800ca24:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ca26:	9804      	ldr	r0, [sp, #16]
 800ca28:	f001 fc4a 	bl	800e2c0 <_Bfree>
 800ca2c:	9905      	ldr	r1, [sp, #20]
 800ca2e:	9804      	ldr	r0, [sp, #16]
 800ca30:	f001 fc46 	bl	800e2c0 <_Bfree>
 800ca34:	e5b9      	b.n	800c5aa <_strtod_l+0x76>
 800ca36:	2300      	movs	r3, #0
 800ca38:	0030      	movs	r0, r6
 800ca3a:	0039      	movs	r1, r7
 800ca3c:	4d35      	ldr	r5, [pc, #212]	; (800cb14 <_strtod_l+0x5e0>)
 800ca3e:	1124      	asrs	r4, r4, #4
 800ca40:	9307      	str	r3, [sp, #28]
 800ca42:	2c01      	cmp	r4, #1
 800ca44:	dc1e      	bgt.n	800ca84 <_strtod_l+0x550>
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d001      	beq.n	800ca4e <_strtod_l+0x51a>
 800ca4a:	0006      	movs	r6, r0
 800ca4c:	000f      	movs	r7, r1
 800ca4e:	4b32      	ldr	r3, [pc, #200]	; (800cb18 <_strtod_l+0x5e4>)
 800ca50:	9a07      	ldr	r2, [sp, #28]
 800ca52:	18ff      	adds	r7, r7, r3
 800ca54:	4b2f      	ldr	r3, [pc, #188]	; (800cb14 <_strtod_l+0x5e0>)
 800ca56:	00d2      	lsls	r2, r2, #3
 800ca58:	189d      	adds	r5, r3, r2
 800ca5a:	6828      	ldr	r0, [r5, #0]
 800ca5c:	6869      	ldr	r1, [r5, #4]
 800ca5e:	0032      	movs	r2, r6
 800ca60:	003b      	movs	r3, r7
 800ca62:	f7f4 fe03 	bl	800166c <__aeabi_dmul>
 800ca66:	4b26      	ldr	r3, [pc, #152]	; (800cb00 <_strtod_l+0x5cc>)
 800ca68:	4a2c      	ldr	r2, [pc, #176]	; (800cb1c <_strtod_l+0x5e8>)
 800ca6a:	0006      	movs	r6, r0
 800ca6c:	400b      	ands	r3, r1
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d8be      	bhi.n	800c9f0 <_strtod_l+0x4bc>
 800ca72:	4a2b      	ldr	r2, [pc, #172]	; (800cb20 <_strtod_l+0x5ec>)
 800ca74:	4293      	cmp	r3, r2
 800ca76:	d913      	bls.n	800caa0 <_strtod_l+0x56c>
 800ca78:	2601      	movs	r6, #1
 800ca7a:	4f2a      	ldr	r7, [pc, #168]	; (800cb24 <_strtod_l+0x5f0>)
 800ca7c:	4276      	negs	r6, r6
 800ca7e:	2300      	movs	r3, #0
 800ca80:	9307      	str	r3, [sp, #28]
 800ca82:	e088      	b.n	800cb96 <_strtod_l+0x662>
 800ca84:	2201      	movs	r2, #1
 800ca86:	4214      	tst	r4, r2
 800ca88:	d004      	beq.n	800ca94 <_strtod_l+0x560>
 800ca8a:	682a      	ldr	r2, [r5, #0]
 800ca8c:	686b      	ldr	r3, [r5, #4]
 800ca8e:	f7f4 fded 	bl	800166c <__aeabi_dmul>
 800ca92:	2301      	movs	r3, #1
 800ca94:	9a07      	ldr	r2, [sp, #28]
 800ca96:	1064      	asrs	r4, r4, #1
 800ca98:	3201      	adds	r2, #1
 800ca9a:	9207      	str	r2, [sp, #28]
 800ca9c:	3508      	adds	r5, #8
 800ca9e:	e7d0      	b.n	800ca42 <_strtod_l+0x50e>
 800caa0:	23d4      	movs	r3, #212	; 0xd4
 800caa2:	049b      	lsls	r3, r3, #18
 800caa4:	18cf      	adds	r7, r1, r3
 800caa6:	e7ea      	b.n	800ca7e <_strtod_l+0x54a>
 800caa8:	2c00      	cmp	r4, #0
 800caaa:	d0e8      	beq.n	800ca7e <_strtod_l+0x54a>
 800caac:	4264      	negs	r4, r4
 800caae:	230f      	movs	r3, #15
 800cab0:	0022      	movs	r2, r4
 800cab2:	401a      	ands	r2, r3
 800cab4:	421c      	tst	r4, r3
 800cab6:	d00a      	beq.n	800cace <_strtod_l+0x59a>
 800cab8:	4b15      	ldr	r3, [pc, #84]	; (800cb10 <_strtod_l+0x5dc>)
 800caba:	00d2      	lsls	r2, r2, #3
 800cabc:	189b      	adds	r3, r3, r2
 800cabe:	0030      	movs	r0, r6
 800cac0:	681a      	ldr	r2, [r3, #0]
 800cac2:	685b      	ldr	r3, [r3, #4]
 800cac4:	0039      	movs	r1, r7
 800cac6:	f7f4 f9d7 	bl	8000e78 <__aeabi_ddiv>
 800caca:	0006      	movs	r6, r0
 800cacc:	000f      	movs	r7, r1
 800cace:	1124      	asrs	r4, r4, #4
 800cad0:	d0d5      	beq.n	800ca7e <_strtod_l+0x54a>
 800cad2:	2c1f      	cmp	r4, #31
 800cad4:	dd28      	ble.n	800cb28 <_strtod_l+0x5f4>
 800cad6:	2300      	movs	r3, #0
 800cad8:	9305      	str	r3, [sp, #20]
 800cada:	9306      	str	r3, [sp, #24]
 800cadc:	930d      	str	r3, [sp, #52]	; 0x34
 800cade:	9308      	str	r3, [sp, #32]
 800cae0:	2322      	movs	r3, #34	; 0x22
 800cae2:	9a04      	ldr	r2, [sp, #16]
 800cae4:	2600      	movs	r6, #0
 800cae6:	6013      	str	r3, [r2, #0]
 800cae8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800caea:	2700      	movs	r7, #0
 800caec:	2b00      	cmp	r3, #0
 800caee:	d18d      	bne.n	800ca0c <_strtod_l+0x4d8>
 800caf0:	e55b      	b.n	800c5aa <_strtod_l+0x76>
 800caf2:	46c0      	nop			; (mov r8, r8)
 800caf4:	00004e1f 	.word	0x00004e1f
 800caf8:	08016139 	.word	0x08016139
 800cafc:	08015e1c 	.word	0x08015e1c
 800cb00:	7ff00000 	.word	0x7ff00000
 800cb04:	08016131 	.word	0x08016131
 800cb08:	080161e7 	.word	0x080161e7
 800cb0c:	080161e3 	.word	0x080161e3
 800cb10:	08016058 	.word	0x08016058
 800cb14:	08016030 	.word	0x08016030
 800cb18:	fcb00000 	.word	0xfcb00000
 800cb1c:	7ca00000 	.word	0x7ca00000
 800cb20:	7c900000 	.word	0x7c900000
 800cb24:	7fefffff 	.word	0x7fefffff
 800cb28:	2310      	movs	r3, #16
 800cb2a:	0022      	movs	r2, r4
 800cb2c:	401a      	ands	r2, r3
 800cb2e:	9207      	str	r2, [sp, #28]
 800cb30:	421c      	tst	r4, r3
 800cb32:	d001      	beq.n	800cb38 <_strtod_l+0x604>
 800cb34:	335a      	adds	r3, #90	; 0x5a
 800cb36:	9307      	str	r3, [sp, #28]
 800cb38:	0030      	movs	r0, r6
 800cb3a:	0039      	movs	r1, r7
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	4dc4      	ldr	r5, [pc, #784]	; (800ce50 <_strtod_l+0x91c>)
 800cb40:	2201      	movs	r2, #1
 800cb42:	4214      	tst	r4, r2
 800cb44:	d004      	beq.n	800cb50 <_strtod_l+0x61c>
 800cb46:	682a      	ldr	r2, [r5, #0]
 800cb48:	686b      	ldr	r3, [r5, #4]
 800cb4a:	f7f4 fd8f 	bl	800166c <__aeabi_dmul>
 800cb4e:	2301      	movs	r3, #1
 800cb50:	1064      	asrs	r4, r4, #1
 800cb52:	3508      	adds	r5, #8
 800cb54:	2c00      	cmp	r4, #0
 800cb56:	d1f3      	bne.n	800cb40 <_strtod_l+0x60c>
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d001      	beq.n	800cb60 <_strtod_l+0x62c>
 800cb5c:	0006      	movs	r6, r0
 800cb5e:	000f      	movs	r7, r1
 800cb60:	9b07      	ldr	r3, [sp, #28]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d00f      	beq.n	800cb86 <_strtod_l+0x652>
 800cb66:	236b      	movs	r3, #107	; 0x6b
 800cb68:	007a      	lsls	r2, r7, #1
 800cb6a:	0d52      	lsrs	r2, r2, #21
 800cb6c:	0039      	movs	r1, r7
 800cb6e:	1a9b      	subs	r3, r3, r2
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	dd08      	ble.n	800cb86 <_strtod_l+0x652>
 800cb74:	2b1f      	cmp	r3, #31
 800cb76:	dc00      	bgt.n	800cb7a <_strtod_l+0x646>
 800cb78:	e121      	b.n	800cdbe <_strtod_l+0x88a>
 800cb7a:	2600      	movs	r6, #0
 800cb7c:	2b34      	cmp	r3, #52	; 0x34
 800cb7e:	dc00      	bgt.n	800cb82 <_strtod_l+0x64e>
 800cb80:	e116      	b.n	800cdb0 <_strtod_l+0x87c>
 800cb82:	27dc      	movs	r7, #220	; 0xdc
 800cb84:	04bf      	lsls	r7, r7, #18
 800cb86:	2200      	movs	r2, #0
 800cb88:	2300      	movs	r3, #0
 800cb8a:	0030      	movs	r0, r6
 800cb8c:	0039      	movs	r1, r7
 800cb8e:	f7f3 fc5b 	bl	8000448 <__aeabi_dcmpeq>
 800cb92:	2800      	cmp	r0, #0
 800cb94:	d19f      	bne.n	800cad6 <_strtod_l+0x5a2>
 800cb96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb98:	9a08      	ldr	r2, [sp, #32]
 800cb9a:	9300      	str	r3, [sp, #0]
 800cb9c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cb9e:	9b05      	ldr	r3, [sp, #20]
 800cba0:	9804      	ldr	r0, [sp, #16]
 800cba2:	f001 fbdb 	bl	800e35c <__s2b>
 800cba6:	900d      	str	r0, [sp, #52]	; 0x34
 800cba8:	2800      	cmp	r0, #0
 800cbaa:	d100      	bne.n	800cbae <_strtod_l+0x67a>
 800cbac:	e720      	b.n	800c9f0 <_strtod_l+0x4bc>
 800cbae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbb0:	9906      	ldr	r1, [sp, #24]
 800cbb2:	17da      	asrs	r2, r3, #31
 800cbb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cbb6:	1a5b      	subs	r3, r3, r1
 800cbb8:	401a      	ands	r2, r3
 800cbba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbbc:	9215      	str	r2, [sp, #84]	; 0x54
 800cbbe:	43db      	mvns	r3, r3
 800cbc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbc2:	17db      	asrs	r3, r3, #31
 800cbc4:	401a      	ands	r2, r3
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	9218      	str	r2, [sp, #96]	; 0x60
 800cbca:	9305      	str	r3, [sp, #20]
 800cbcc:	9306      	str	r3, [sp, #24]
 800cbce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cbd0:	9804      	ldr	r0, [sp, #16]
 800cbd2:	6859      	ldr	r1, [r3, #4]
 800cbd4:	f001 fb4c 	bl	800e270 <_Balloc>
 800cbd8:	9008      	str	r0, [sp, #32]
 800cbda:	2800      	cmp	r0, #0
 800cbdc:	d100      	bne.n	800cbe0 <_strtod_l+0x6ac>
 800cbde:	e70c      	b.n	800c9fa <_strtod_l+0x4c6>
 800cbe0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cbe2:	300c      	adds	r0, #12
 800cbe4:	0019      	movs	r1, r3
 800cbe6:	691a      	ldr	r2, [r3, #16]
 800cbe8:	310c      	adds	r1, #12
 800cbea:	3202      	adds	r2, #2
 800cbec:	0092      	lsls	r2, r2, #2
 800cbee:	f000 fea4 	bl	800d93a <memcpy>
 800cbf2:	ab1e      	add	r3, sp, #120	; 0x78
 800cbf4:	9301      	str	r3, [sp, #4]
 800cbf6:	ab1d      	add	r3, sp, #116	; 0x74
 800cbf8:	9300      	str	r3, [sp, #0]
 800cbfa:	0032      	movs	r2, r6
 800cbfc:	003b      	movs	r3, r7
 800cbfe:	9804      	ldr	r0, [sp, #16]
 800cc00:	9610      	str	r6, [sp, #64]	; 0x40
 800cc02:	9711      	str	r7, [sp, #68]	; 0x44
 800cc04:	f001 fed2 	bl	800e9ac <__d2b>
 800cc08:	901c      	str	r0, [sp, #112]	; 0x70
 800cc0a:	2800      	cmp	r0, #0
 800cc0c:	d100      	bne.n	800cc10 <_strtod_l+0x6dc>
 800cc0e:	e6f4      	b.n	800c9fa <_strtod_l+0x4c6>
 800cc10:	2101      	movs	r1, #1
 800cc12:	9804      	ldr	r0, [sp, #16]
 800cc14:	f001 fc36 	bl	800e484 <__i2b>
 800cc18:	9006      	str	r0, [sp, #24]
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	d100      	bne.n	800cc20 <_strtod_l+0x6ec>
 800cc1e:	e6ec      	b.n	800c9fa <_strtod_l+0x4c6>
 800cc20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cc22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cc24:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800cc26:	1ad4      	subs	r4, r2, r3
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	db01      	blt.n	800cc30 <_strtod_l+0x6fc>
 800cc2c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800cc2e:	195d      	adds	r5, r3, r5
 800cc30:	9907      	ldr	r1, [sp, #28]
 800cc32:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800cc34:	1a5b      	subs	r3, r3, r1
 800cc36:	2136      	movs	r1, #54	; 0x36
 800cc38:	189b      	adds	r3, r3, r2
 800cc3a:	1a8a      	subs	r2, r1, r2
 800cc3c:	4985      	ldr	r1, [pc, #532]	; (800ce54 <_strtod_l+0x920>)
 800cc3e:	2001      	movs	r0, #1
 800cc40:	468c      	mov	ip, r1
 800cc42:	2100      	movs	r1, #0
 800cc44:	3b01      	subs	r3, #1
 800cc46:	9114      	str	r1, [sp, #80]	; 0x50
 800cc48:	9012      	str	r0, [sp, #72]	; 0x48
 800cc4a:	4563      	cmp	r3, ip
 800cc4c:	da07      	bge.n	800cc5e <_strtod_l+0x72a>
 800cc4e:	4661      	mov	r1, ip
 800cc50:	1ac9      	subs	r1, r1, r3
 800cc52:	1a52      	subs	r2, r2, r1
 800cc54:	291f      	cmp	r1, #31
 800cc56:	dd00      	ble.n	800cc5a <_strtod_l+0x726>
 800cc58:	e0b6      	b.n	800cdc8 <_strtod_l+0x894>
 800cc5a:	4088      	lsls	r0, r1
 800cc5c:	9012      	str	r0, [sp, #72]	; 0x48
 800cc5e:	18ab      	adds	r3, r5, r2
 800cc60:	930c      	str	r3, [sp, #48]	; 0x30
 800cc62:	18a4      	adds	r4, r4, r2
 800cc64:	9b07      	ldr	r3, [sp, #28]
 800cc66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc68:	191c      	adds	r4, r3, r4
 800cc6a:	002b      	movs	r3, r5
 800cc6c:	4295      	cmp	r5, r2
 800cc6e:	dd00      	ble.n	800cc72 <_strtod_l+0x73e>
 800cc70:	0013      	movs	r3, r2
 800cc72:	42a3      	cmp	r3, r4
 800cc74:	dd00      	ble.n	800cc78 <_strtod_l+0x744>
 800cc76:	0023      	movs	r3, r4
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	dd04      	ble.n	800cc86 <_strtod_l+0x752>
 800cc7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc7e:	1ae4      	subs	r4, r4, r3
 800cc80:	1ad2      	subs	r2, r2, r3
 800cc82:	920c      	str	r2, [sp, #48]	; 0x30
 800cc84:	1aed      	subs	r5, r5, r3
 800cc86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	dd17      	ble.n	800ccbc <_strtod_l+0x788>
 800cc8c:	001a      	movs	r2, r3
 800cc8e:	9906      	ldr	r1, [sp, #24]
 800cc90:	9804      	ldr	r0, [sp, #16]
 800cc92:	f001 fcbf 	bl	800e614 <__pow5mult>
 800cc96:	9006      	str	r0, [sp, #24]
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	d100      	bne.n	800cc9e <_strtod_l+0x76a>
 800cc9c:	e6ad      	b.n	800c9fa <_strtod_l+0x4c6>
 800cc9e:	0001      	movs	r1, r0
 800cca0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800cca2:	9804      	ldr	r0, [sp, #16]
 800cca4:	f001 fc06 	bl	800e4b4 <__multiply>
 800cca8:	900e      	str	r0, [sp, #56]	; 0x38
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	d100      	bne.n	800ccb0 <_strtod_l+0x77c>
 800ccae:	e6a4      	b.n	800c9fa <_strtod_l+0x4c6>
 800ccb0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ccb2:	9804      	ldr	r0, [sp, #16]
 800ccb4:	f001 fb04 	bl	800e2c0 <_Bfree>
 800ccb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ccba:	931c      	str	r3, [sp, #112]	; 0x70
 800ccbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	dd00      	ble.n	800ccc4 <_strtod_l+0x790>
 800ccc2:	e087      	b.n	800cdd4 <_strtod_l+0x8a0>
 800ccc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	dd08      	ble.n	800ccdc <_strtod_l+0x7a8>
 800ccca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cccc:	9908      	ldr	r1, [sp, #32]
 800ccce:	9804      	ldr	r0, [sp, #16]
 800ccd0:	f001 fca0 	bl	800e614 <__pow5mult>
 800ccd4:	9008      	str	r0, [sp, #32]
 800ccd6:	2800      	cmp	r0, #0
 800ccd8:	d100      	bne.n	800ccdc <_strtod_l+0x7a8>
 800ccda:	e68e      	b.n	800c9fa <_strtod_l+0x4c6>
 800ccdc:	2c00      	cmp	r4, #0
 800ccde:	dd08      	ble.n	800ccf2 <_strtod_l+0x7be>
 800cce0:	0022      	movs	r2, r4
 800cce2:	9908      	ldr	r1, [sp, #32]
 800cce4:	9804      	ldr	r0, [sp, #16]
 800cce6:	f001 fcd7 	bl	800e698 <__lshift>
 800ccea:	9008      	str	r0, [sp, #32]
 800ccec:	2800      	cmp	r0, #0
 800ccee:	d100      	bne.n	800ccf2 <_strtod_l+0x7be>
 800ccf0:	e683      	b.n	800c9fa <_strtod_l+0x4c6>
 800ccf2:	2d00      	cmp	r5, #0
 800ccf4:	dd08      	ble.n	800cd08 <_strtod_l+0x7d4>
 800ccf6:	002a      	movs	r2, r5
 800ccf8:	9906      	ldr	r1, [sp, #24]
 800ccfa:	9804      	ldr	r0, [sp, #16]
 800ccfc:	f001 fccc 	bl	800e698 <__lshift>
 800cd00:	9006      	str	r0, [sp, #24]
 800cd02:	2800      	cmp	r0, #0
 800cd04:	d100      	bne.n	800cd08 <_strtod_l+0x7d4>
 800cd06:	e678      	b.n	800c9fa <_strtod_l+0x4c6>
 800cd08:	9a08      	ldr	r2, [sp, #32]
 800cd0a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cd0c:	9804      	ldr	r0, [sp, #16]
 800cd0e:	f001 fd4d 	bl	800e7ac <__mdiff>
 800cd12:	9005      	str	r0, [sp, #20]
 800cd14:	2800      	cmp	r0, #0
 800cd16:	d100      	bne.n	800cd1a <_strtod_l+0x7e6>
 800cd18:	e66f      	b.n	800c9fa <_strtod_l+0x4c6>
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	68c3      	ldr	r3, [r0, #12]
 800cd1e:	9906      	ldr	r1, [sp, #24]
 800cd20:	60c2      	str	r2, [r0, #12]
 800cd22:	930c      	str	r3, [sp, #48]	; 0x30
 800cd24:	f001 fd26 	bl	800e774 <__mcmp>
 800cd28:	2800      	cmp	r0, #0
 800cd2a:	da5d      	bge.n	800cde8 <_strtod_l+0x8b4>
 800cd2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cd2e:	4333      	orrs	r3, r6
 800cd30:	d000      	beq.n	800cd34 <_strtod_l+0x800>
 800cd32:	e088      	b.n	800ce46 <_strtod_l+0x912>
 800cd34:	033b      	lsls	r3, r7, #12
 800cd36:	d000      	beq.n	800cd3a <_strtod_l+0x806>
 800cd38:	e085      	b.n	800ce46 <_strtod_l+0x912>
 800cd3a:	22d6      	movs	r2, #214	; 0xd6
 800cd3c:	4b46      	ldr	r3, [pc, #280]	; (800ce58 <_strtod_l+0x924>)
 800cd3e:	04d2      	lsls	r2, r2, #19
 800cd40:	403b      	ands	r3, r7
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d97f      	bls.n	800ce46 <_strtod_l+0x912>
 800cd46:	9b05      	ldr	r3, [sp, #20]
 800cd48:	695b      	ldr	r3, [r3, #20]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d103      	bne.n	800cd56 <_strtod_l+0x822>
 800cd4e:	9b05      	ldr	r3, [sp, #20]
 800cd50:	691b      	ldr	r3, [r3, #16]
 800cd52:	2b01      	cmp	r3, #1
 800cd54:	dd77      	ble.n	800ce46 <_strtod_l+0x912>
 800cd56:	9905      	ldr	r1, [sp, #20]
 800cd58:	2201      	movs	r2, #1
 800cd5a:	9804      	ldr	r0, [sp, #16]
 800cd5c:	f001 fc9c 	bl	800e698 <__lshift>
 800cd60:	9906      	ldr	r1, [sp, #24]
 800cd62:	9005      	str	r0, [sp, #20]
 800cd64:	f001 fd06 	bl	800e774 <__mcmp>
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	dd6c      	ble.n	800ce46 <_strtod_l+0x912>
 800cd6c:	9907      	ldr	r1, [sp, #28]
 800cd6e:	003b      	movs	r3, r7
 800cd70:	4a39      	ldr	r2, [pc, #228]	; (800ce58 <_strtod_l+0x924>)
 800cd72:	2900      	cmp	r1, #0
 800cd74:	d100      	bne.n	800cd78 <_strtod_l+0x844>
 800cd76:	e094      	b.n	800cea2 <_strtod_l+0x96e>
 800cd78:	0011      	movs	r1, r2
 800cd7a:	20d6      	movs	r0, #214	; 0xd6
 800cd7c:	4039      	ands	r1, r7
 800cd7e:	04c0      	lsls	r0, r0, #19
 800cd80:	4281      	cmp	r1, r0
 800cd82:	dd00      	ble.n	800cd86 <_strtod_l+0x852>
 800cd84:	e08d      	b.n	800cea2 <_strtod_l+0x96e>
 800cd86:	23dc      	movs	r3, #220	; 0xdc
 800cd88:	049b      	lsls	r3, r3, #18
 800cd8a:	4299      	cmp	r1, r3
 800cd8c:	dc00      	bgt.n	800cd90 <_strtod_l+0x85c>
 800cd8e:	e6a7      	b.n	800cae0 <_strtod_l+0x5ac>
 800cd90:	0030      	movs	r0, r6
 800cd92:	0039      	movs	r1, r7
 800cd94:	4b31      	ldr	r3, [pc, #196]	; (800ce5c <_strtod_l+0x928>)
 800cd96:	2200      	movs	r2, #0
 800cd98:	f7f4 fc68 	bl	800166c <__aeabi_dmul>
 800cd9c:	4b2e      	ldr	r3, [pc, #184]	; (800ce58 <_strtod_l+0x924>)
 800cd9e:	0006      	movs	r6, r0
 800cda0:	000f      	movs	r7, r1
 800cda2:	420b      	tst	r3, r1
 800cda4:	d000      	beq.n	800cda8 <_strtod_l+0x874>
 800cda6:	e631      	b.n	800ca0c <_strtod_l+0x4d8>
 800cda8:	2322      	movs	r3, #34	; 0x22
 800cdaa:	9a04      	ldr	r2, [sp, #16]
 800cdac:	6013      	str	r3, [r2, #0]
 800cdae:	e62d      	b.n	800ca0c <_strtod_l+0x4d8>
 800cdb0:	234b      	movs	r3, #75	; 0x4b
 800cdb2:	1a9a      	subs	r2, r3, r2
 800cdb4:	3b4c      	subs	r3, #76	; 0x4c
 800cdb6:	4093      	lsls	r3, r2
 800cdb8:	4019      	ands	r1, r3
 800cdba:	000f      	movs	r7, r1
 800cdbc:	e6e3      	b.n	800cb86 <_strtod_l+0x652>
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	4252      	negs	r2, r2
 800cdc2:	409a      	lsls	r2, r3
 800cdc4:	4016      	ands	r6, r2
 800cdc6:	e6de      	b.n	800cb86 <_strtod_l+0x652>
 800cdc8:	4925      	ldr	r1, [pc, #148]	; (800ce60 <_strtod_l+0x92c>)
 800cdca:	1acb      	subs	r3, r1, r3
 800cdcc:	0001      	movs	r1, r0
 800cdce:	4099      	lsls	r1, r3
 800cdd0:	9114      	str	r1, [sp, #80]	; 0x50
 800cdd2:	e743      	b.n	800cc5c <_strtod_l+0x728>
 800cdd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cdd6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cdd8:	9804      	ldr	r0, [sp, #16]
 800cdda:	f001 fc5d 	bl	800e698 <__lshift>
 800cdde:	901c      	str	r0, [sp, #112]	; 0x70
 800cde0:	2800      	cmp	r0, #0
 800cde2:	d000      	beq.n	800cde6 <_strtod_l+0x8b2>
 800cde4:	e76e      	b.n	800ccc4 <_strtod_l+0x790>
 800cde6:	e608      	b.n	800c9fa <_strtod_l+0x4c6>
 800cde8:	970e      	str	r7, [sp, #56]	; 0x38
 800cdea:	2800      	cmp	r0, #0
 800cdec:	d177      	bne.n	800cede <_strtod_l+0x9aa>
 800cdee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cdf0:	033b      	lsls	r3, r7, #12
 800cdf2:	0b1b      	lsrs	r3, r3, #12
 800cdf4:	2a00      	cmp	r2, #0
 800cdf6:	d039      	beq.n	800ce6c <_strtod_l+0x938>
 800cdf8:	4a1a      	ldr	r2, [pc, #104]	; (800ce64 <_strtod_l+0x930>)
 800cdfa:	4293      	cmp	r3, r2
 800cdfc:	d139      	bne.n	800ce72 <_strtod_l+0x93e>
 800cdfe:	2101      	movs	r1, #1
 800ce00:	9b07      	ldr	r3, [sp, #28]
 800ce02:	4249      	negs	r1, r1
 800ce04:	0032      	movs	r2, r6
 800ce06:	0008      	movs	r0, r1
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d00b      	beq.n	800ce24 <_strtod_l+0x8f0>
 800ce0c:	24d4      	movs	r4, #212	; 0xd4
 800ce0e:	4b12      	ldr	r3, [pc, #72]	; (800ce58 <_strtod_l+0x924>)
 800ce10:	0008      	movs	r0, r1
 800ce12:	403b      	ands	r3, r7
 800ce14:	04e4      	lsls	r4, r4, #19
 800ce16:	42a3      	cmp	r3, r4
 800ce18:	d804      	bhi.n	800ce24 <_strtod_l+0x8f0>
 800ce1a:	306c      	adds	r0, #108	; 0x6c
 800ce1c:	0d1b      	lsrs	r3, r3, #20
 800ce1e:	1ac3      	subs	r3, r0, r3
 800ce20:	4099      	lsls	r1, r3
 800ce22:	0008      	movs	r0, r1
 800ce24:	4282      	cmp	r2, r0
 800ce26:	d124      	bne.n	800ce72 <_strtod_l+0x93e>
 800ce28:	4b0f      	ldr	r3, [pc, #60]	; (800ce68 <_strtod_l+0x934>)
 800ce2a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ce2c:	4299      	cmp	r1, r3
 800ce2e:	d102      	bne.n	800ce36 <_strtod_l+0x902>
 800ce30:	3201      	adds	r2, #1
 800ce32:	d100      	bne.n	800ce36 <_strtod_l+0x902>
 800ce34:	e5e1      	b.n	800c9fa <_strtod_l+0x4c6>
 800ce36:	4b08      	ldr	r3, [pc, #32]	; (800ce58 <_strtod_l+0x924>)
 800ce38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce3a:	2600      	movs	r6, #0
 800ce3c:	401a      	ands	r2, r3
 800ce3e:	0013      	movs	r3, r2
 800ce40:	2280      	movs	r2, #128	; 0x80
 800ce42:	0352      	lsls	r2, r2, #13
 800ce44:	189f      	adds	r7, r3, r2
 800ce46:	9b07      	ldr	r3, [sp, #28]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d1a1      	bne.n	800cd90 <_strtod_l+0x85c>
 800ce4c:	e5de      	b.n	800ca0c <_strtod_l+0x4d8>
 800ce4e:	46c0      	nop			; (mov r8, r8)
 800ce50:	08015e30 	.word	0x08015e30
 800ce54:	fffffc02 	.word	0xfffffc02
 800ce58:	7ff00000 	.word	0x7ff00000
 800ce5c:	39500000 	.word	0x39500000
 800ce60:	fffffbe2 	.word	0xfffffbe2
 800ce64:	000fffff 	.word	0x000fffff
 800ce68:	7fefffff 	.word	0x7fefffff
 800ce6c:	4333      	orrs	r3, r6
 800ce6e:	d100      	bne.n	800ce72 <_strtod_l+0x93e>
 800ce70:	e77c      	b.n	800cd6c <_strtod_l+0x838>
 800ce72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d01d      	beq.n	800ceb4 <_strtod_l+0x980>
 800ce78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ce7c:	4213      	tst	r3, r2
 800ce7e:	d0e2      	beq.n	800ce46 <_strtod_l+0x912>
 800ce80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ce82:	0030      	movs	r0, r6
 800ce84:	0039      	movs	r1, r7
 800ce86:	9a07      	ldr	r2, [sp, #28]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d017      	beq.n	800cebc <_strtod_l+0x988>
 800ce8c:	f7ff fb3a 	bl	800c504 <sulp>
 800ce90:	0002      	movs	r2, r0
 800ce92:	000b      	movs	r3, r1
 800ce94:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ce96:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ce98:	f7f3 fc8e 	bl	80007b8 <__aeabi_dadd>
 800ce9c:	0006      	movs	r6, r0
 800ce9e:	000f      	movs	r7, r1
 800cea0:	e7d1      	b.n	800ce46 <_strtod_l+0x912>
 800cea2:	2601      	movs	r6, #1
 800cea4:	4013      	ands	r3, r2
 800cea6:	4a98      	ldr	r2, [pc, #608]	; (800d108 <_strtod_l+0xbd4>)
 800cea8:	4276      	negs	r6, r6
 800ceaa:	189b      	adds	r3, r3, r2
 800ceac:	4a97      	ldr	r2, [pc, #604]	; (800d10c <_strtod_l+0xbd8>)
 800ceae:	431a      	orrs	r2, r3
 800ceb0:	0017      	movs	r7, r2
 800ceb2:	e7c8      	b.n	800ce46 <_strtod_l+0x912>
 800ceb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ceb6:	4233      	tst	r3, r6
 800ceb8:	d0c5      	beq.n	800ce46 <_strtod_l+0x912>
 800ceba:	e7e1      	b.n	800ce80 <_strtod_l+0x94c>
 800cebc:	f7ff fb22 	bl	800c504 <sulp>
 800cec0:	0002      	movs	r2, r0
 800cec2:	000b      	movs	r3, r1
 800cec4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cec6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cec8:	f7f4 fe92 	bl	8001bf0 <__aeabi_dsub>
 800cecc:	2200      	movs	r2, #0
 800cece:	2300      	movs	r3, #0
 800ced0:	0006      	movs	r6, r0
 800ced2:	000f      	movs	r7, r1
 800ced4:	f7f3 fab8 	bl	8000448 <__aeabi_dcmpeq>
 800ced8:	2800      	cmp	r0, #0
 800ceda:	d0b4      	beq.n	800ce46 <_strtod_l+0x912>
 800cedc:	e600      	b.n	800cae0 <_strtod_l+0x5ac>
 800cede:	9906      	ldr	r1, [sp, #24]
 800cee0:	9805      	ldr	r0, [sp, #20]
 800cee2:	f001 fdc3 	bl	800ea6c <__ratio>
 800cee6:	2380      	movs	r3, #128	; 0x80
 800cee8:	2200      	movs	r2, #0
 800ceea:	05db      	lsls	r3, r3, #23
 800ceec:	0004      	movs	r4, r0
 800ceee:	000d      	movs	r5, r1
 800cef0:	f7f3 faba 	bl	8000468 <__aeabi_dcmple>
 800cef4:	2800      	cmp	r0, #0
 800cef6:	d06d      	beq.n	800cfd4 <_strtod_l+0xaa0>
 800cef8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d000      	beq.n	800cf00 <_strtod_l+0x9cc>
 800cefe:	e07e      	b.n	800cffe <_strtod_l+0xaca>
 800cf00:	2e00      	cmp	r6, #0
 800cf02:	d158      	bne.n	800cfb6 <_strtod_l+0xa82>
 800cf04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf06:	031b      	lsls	r3, r3, #12
 800cf08:	d000      	beq.n	800cf0c <_strtod_l+0x9d8>
 800cf0a:	e07f      	b.n	800d00c <_strtod_l+0xad8>
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	0020      	movs	r0, r4
 800cf10:	0029      	movs	r1, r5
 800cf12:	4b7f      	ldr	r3, [pc, #508]	; (800d110 <_strtod_l+0xbdc>)
 800cf14:	f7f3 fa9e 	bl	8000454 <__aeabi_dcmplt>
 800cf18:	2800      	cmp	r0, #0
 800cf1a:	d158      	bne.n	800cfce <_strtod_l+0xa9a>
 800cf1c:	0020      	movs	r0, r4
 800cf1e:	0029      	movs	r1, r5
 800cf20:	2200      	movs	r2, #0
 800cf22:	4b7c      	ldr	r3, [pc, #496]	; (800d114 <_strtod_l+0xbe0>)
 800cf24:	f7f4 fba2 	bl	800166c <__aeabi_dmul>
 800cf28:	0004      	movs	r4, r0
 800cf2a:	000d      	movs	r5, r1
 800cf2c:	2380      	movs	r3, #128	; 0x80
 800cf2e:	061b      	lsls	r3, r3, #24
 800cf30:	940a      	str	r4, [sp, #40]	; 0x28
 800cf32:	18eb      	adds	r3, r5, r3
 800cf34:	930b      	str	r3, [sp, #44]	; 0x2c
 800cf36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf3a:	9212      	str	r2, [sp, #72]	; 0x48
 800cf3c:	9313      	str	r3, [sp, #76]	; 0x4c
 800cf3e:	4a76      	ldr	r2, [pc, #472]	; (800d118 <_strtod_l+0xbe4>)
 800cf40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf42:	4013      	ands	r3, r2
 800cf44:	9314      	str	r3, [sp, #80]	; 0x50
 800cf46:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cf48:	4b74      	ldr	r3, [pc, #464]	; (800d11c <_strtod_l+0xbe8>)
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	d000      	beq.n	800cf50 <_strtod_l+0xa1c>
 800cf4e:	e091      	b.n	800d074 <_strtod_l+0xb40>
 800cf50:	4a73      	ldr	r2, [pc, #460]	; (800d120 <_strtod_l+0xbec>)
 800cf52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf54:	4694      	mov	ip, r2
 800cf56:	4463      	add	r3, ip
 800cf58:	001f      	movs	r7, r3
 800cf5a:	0030      	movs	r0, r6
 800cf5c:	0019      	movs	r1, r3
 800cf5e:	f001 fcbd 	bl	800e8dc <__ulp>
 800cf62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf66:	f7f4 fb81 	bl	800166c <__aeabi_dmul>
 800cf6a:	0032      	movs	r2, r6
 800cf6c:	003b      	movs	r3, r7
 800cf6e:	f7f3 fc23 	bl	80007b8 <__aeabi_dadd>
 800cf72:	4a69      	ldr	r2, [pc, #420]	; (800d118 <_strtod_l+0xbe4>)
 800cf74:	4b6b      	ldr	r3, [pc, #428]	; (800d124 <_strtod_l+0xbf0>)
 800cf76:	0006      	movs	r6, r0
 800cf78:	400a      	ands	r2, r1
 800cf7a:	429a      	cmp	r2, r3
 800cf7c:	d949      	bls.n	800d012 <_strtod_l+0xade>
 800cf7e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cf80:	4b69      	ldr	r3, [pc, #420]	; (800d128 <_strtod_l+0xbf4>)
 800cf82:	429a      	cmp	r2, r3
 800cf84:	d103      	bne.n	800cf8e <_strtod_l+0xa5a>
 800cf86:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cf88:	3301      	adds	r3, #1
 800cf8a:	d100      	bne.n	800cf8e <_strtod_l+0xa5a>
 800cf8c:	e535      	b.n	800c9fa <_strtod_l+0x4c6>
 800cf8e:	2601      	movs	r6, #1
 800cf90:	4f65      	ldr	r7, [pc, #404]	; (800d128 <_strtod_l+0xbf4>)
 800cf92:	4276      	negs	r6, r6
 800cf94:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cf96:	9804      	ldr	r0, [sp, #16]
 800cf98:	f001 f992 	bl	800e2c0 <_Bfree>
 800cf9c:	9908      	ldr	r1, [sp, #32]
 800cf9e:	9804      	ldr	r0, [sp, #16]
 800cfa0:	f001 f98e 	bl	800e2c0 <_Bfree>
 800cfa4:	9906      	ldr	r1, [sp, #24]
 800cfa6:	9804      	ldr	r0, [sp, #16]
 800cfa8:	f001 f98a 	bl	800e2c0 <_Bfree>
 800cfac:	9905      	ldr	r1, [sp, #20]
 800cfae:	9804      	ldr	r0, [sp, #16]
 800cfb0:	f001 f986 	bl	800e2c0 <_Bfree>
 800cfb4:	e60b      	b.n	800cbce <_strtod_l+0x69a>
 800cfb6:	2e01      	cmp	r6, #1
 800cfb8:	d103      	bne.n	800cfc2 <_strtod_l+0xa8e>
 800cfba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d100      	bne.n	800cfc2 <_strtod_l+0xa8e>
 800cfc0:	e58e      	b.n	800cae0 <_strtod_l+0x5ac>
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	4c59      	ldr	r4, [pc, #356]	; (800d12c <_strtod_l+0xbf8>)
 800cfc6:	930a      	str	r3, [sp, #40]	; 0x28
 800cfc8:	940b      	str	r4, [sp, #44]	; 0x2c
 800cfca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800cfcc:	e01c      	b.n	800d008 <_strtod_l+0xad4>
 800cfce:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800cfd0:	4d50      	ldr	r5, [pc, #320]	; (800d114 <_strtod_l+0xbe0>)
 800cfd2:	e7ab      	b.n	800cf2c <_strtod_l+0x9f8>
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	0020      	movs	r0, r4
 800cfd8:	0029      	movs	r1, r5
 800cfda:	4b4e      	ldr	r3, [pc, #312]	; (800d114 <_strtod_l+0xbe0>)
 800cfdc:	f7f4 fb46 	bl	800166c <__aeabi_dmul>
 800cfe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cfe2:	0004      	movs	r4, r0
 800cfe4:	000b      	movs	r3, r1
 800cfe6:	000d      	movs	r5, r1
 800cfe8:	2a00      	cmp	r2, #0
 800cfea:	d104      	bne.n	800cff6 <_strtod_l+0xac2>
 800cfec:	2280      	movs	r2, #128	; 0x80
 800cfee:	0612      	lsls	r2, r2, #24
 800cff0:	900a      	str	r0, [sp, #40]	; 0x28
 800cff2:	188b      	adds	r3, r1, r2
 800cff4:	e79e      	b.n	800cf34 <_strtod_l+0xa00>
 800cff6:	0002      	movs	r2, r0
 800cff8:	920a      	str	r2, [sp, #40]	; 0x28
 800cffa:	930b      	str	r3, [sp, #44]	; 0x2c
 800cffc:	e79b      	b.n	800cf36 <_strtod_l+0xa02>
 800cffe:	2300      	movs	r3, #0
 800d000:	4c43      	ldr	r4, [pc, #268]	; (800d110 <_strtod_l+0xbdc>)
 800d002:	930a      	str	r3, [sp, #40]	; 0x28
 800d004:	940b      	str	r4, [sp, #44]	; 0x2c
 800d006:	2400      	movs	r4, #0
 800d008:	4d41      	ldr	r5, [pc, #260]	; (800d110 <_strtod_l+0xbdc>)
 800d00a:	e794      	b.n	800cf36 <_strtod_l+0xa02>
 800d00c:	2300      	movs	r3, #0
 800d00e:	4c47      	ldr	r4, [pc, #284]	; (800d12c <_strtod_l+0xbf8>)
 800d010:	e7f7      	b.n	800d002 <_strtod_l+0xace>
 800d012:	23d4      	movs	r3, #212	; 0xd4
 800d014:	049b      	lsls	r3, r3, #18
 800d016:	18cf      	adds	r7, r1, r3
 800d018:	9b07      	ldr	r3, [sp, #28]
 800d01a:	970e      	str	r7, [sp, #56]	; 0x38
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d1b9      	bne.n	800cf94 <_strtod_l+0xa60>
 800d020:	4b3d      	ldr	r3, [pc, #244]	; (800d118 <_strtod_l+0xbe4>)
 800d022:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d024:	403b      	ands	r3, r7
 800d026:	429a      	cmp	r2, r3
 800d028:	d1b4      	bne.n	800cf94 <_strtod_l+0xa60>
 800d02a:	0020      	movs	r0, r4
 800d02c:	0029      	movs	r1, r5
 800d02e:	f7f3 faa5 	bl	800057c <__aeabi_d2lz>
 800d032:	f7f3 fadf 	bl	80005f4 <__aeabi_l2d>
 800d036:	0002      	movs	r2, r0
 800d038:	000b      	movs	r3, r1
 800d03a:	0020      	movs	r0, r4
 800d03c:	0029      	movs	r1, r5
 800d03e:	f7f4 fdd7 	bl	8001bf0 <__aeabi_dsub>
 800d042:	033b      	lsls	r3, r7, #12
 800d044:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d046:	0b1b      	lsrs	r3, r3, #12
 800d048:	4333      	orrs	r3, r6
 800d04a:	4313      	orrs	r3, r2
 800d04c:	0004      	movs	r4, r0
 800d04e:	000d      	movs	r5, r1
 800d050:	4a37      	ldr	r2, [pc, #220]	; (800d130 <_strtod_l+0xbfc>)
 800d052:	2b00      	cmp	r3, #0
 800d054:	d054      	beq.n	800d100 <_strtod_l+0xbcc>
 800d056:	4b37      	ldr	r3, [pc, #220]	; (800d134 <_strtod_l+0xc00>)
 800d058:	f7f3 f9fc 	bl	8000454 <__aeabi_dcmplt>
 800d05c:	2800      	cmp	r0, #0
 800d05e:	d000      	beq.n	800d062 <_strtod_l+0xb2e>
 800d060:	e4d4      	b.n	800ca0c <_strtod_l+0x4d8>
 800d062:	0020      	movs	r0, r4
 800d064:	0029      	movs	r1, r5
 800d066:	4a34      	ldr	r2, [pc, #208]	; (800d138 <_strtod_l+0xc04>)
 800d068:	4b2a      	ldr	r3, [pc, #168]	; (800d114 <_strtod_l+0xbe0>)
 800d06a:	f7f3 fa07 	bl	800047c <__aeabi_dcmpgt>
 800d06e:	2800      	cmp	r0, #0
 800d070:	d090      	beq.n	800cf94 <_strtod_l+0xa60>
 800d072:	e4cb      	b.n	800ca0c <_strtod_l+0x4d8>
 800d074:	9b07      	ldr	r3, [sp, #28]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d02b      	beq.n	800d0d2 <_strtod_l+0xb9e>
 800d07a:	23d4      	movs	r3, #212	; 0xd4
 800d07c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d07e:	04db      	lsls	r3, r3, #19
 800d080:	429a      	cmp	r2, r3
 800d082:	d826      	bhi.n	800d0d2 <_strtod_l+0xb9e>
 800d084:	0020      	movs	r0, r4
 800d086:	0029      	movs	r1, r5
 800d088:	4a2c      	ldr	r2, [pc, #176]	; (800d13c <_strtod_l+0xc08>)
 800d08a:	4b2d      	ldr	r3, [pc, #180]	; (800d140 <_strtod_l+0xc0c>)
 800d08c:	f7f3 f9ec 	bl	8000468 <__aeabi_dcmple>
 800d090:	2800      	cmp	r0, #0
 800d092:	d017      	beq.n	800d0c4 <_strtod_l+0xb90>
 800d094:	0020      	movs	r0, r4
 800d096:	0029      	movs	r1, r5
 800d098:	f7f3 fa52 	bl	8000540 <__aeabi_d2uiz>
 800d09c:	2800      	cmp	r0, #0
 800d09e:	d100      	bne.n	800d0a2 <_strtod_l+0xb6e>
 800d0a0:	3001      	adds	r0, #1
 800d0a2:	f7f5 f9ab 	bl	80023fc <__aeabi_ui2d>
 800d0a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d0a8:	0004      	movs	r4, r0
 800d0aa:	000b      	movs	r3, r1
 800d0ac:	000d      	movs	r5, r1
 800d0ae:	2a00      	cmp	r2, #0
 800d0b0:	d122      	bne.n	800d0f8 <_strtod_l+0xbc4>
 800d0b2:	2280      	movs	r2, #128	; 0x80
 800d0b4:	0612      	lsls	r2, r2, #24
 800d0b6:	188b      	adds	r3, r1, r2
 800d0b8:	9016      	str	r0, [sp, #88]	; 0x58
 800d0ba:	9317      	str	r3, [sp, #92]	; 0x5c
 800d0bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d0be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d0c0:	9212      	str	r2, [sp, #72]	; 0x48
 800d0c2:	9313      	str	r3, [sp, #76]	; 0x4c
 800d0c4:	22d6      	movs	r2, #214	; 0xd6
 800d0c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0c8:	04d2      	lsls	r2, r2, #19
 800d0ca:	189b      	adds	r3, r3, r2
 800d0cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d0ce:	1a9b      	subs	r3, r3, r2
 800d0d0:	9313      	str	r3, [sp, #76]	; 0x4c
 800d0d2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d0d4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d0d6:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800d0d8:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800d0da:	f001 fbff 	bl	800e8dc <__ulp>
 800d0de:	0002      	movs	r2, r0
 800d0e0:	000b      	movs	r3, r1
 800d0e2:	0030      	movs	r0, r6
 800d0e4:	0039      	movs	r1, r7
 800d0e6:	f7f4 fac1 	bl	800166c <__aeabi_dmul>
 800d0ea:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d0ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d0ee:	f7f3 fb63 	bl	80007b8 <__aeabi_dadd>
 800d0f2:	0006      	movs	r6, r0
 800d0f4:	000f      	movs	r7, r1
 800d0f6:	e78f      	b.n	800d018 <_strtod_l+0xae4>
 800d0f8:	0002      	movs	r2, r0
 800d0fa:	9216      	str	r2, [sp, #88]	; 0x58
 800d0fc:	9317      	str	r3, [sp, #92]	; 0x5c
 800d0fe:	e7dd      	b.n	800d0bc <_strtod_l+0xb88>
 800d100:	4b10      	ldr	r3, [pc, #64]	; (800d144 <_strtod_l+0xc10>)
 800d102:	f7f3 f9a7 	bl	8000454 <__aeabi_dcmplt>
 800d106:	e7b2      	b.n	800d06e <_strtod_l+0xb3a>
 800d108:	fff00000 	.word	0xfff00000
 800d10c:	000fffff 	.word	0x000fffff
 800d110:	3ff00000 	.word	0x3ff00000
 800d114:	3fe00000 	.word	0x3fe00000
 800d118:	7ff00000 	.word	0x7ff00000
 800d11c:	7fe00000 	.word	0x7fe00000
 800d120:	fcb00000 	.word	0xfcb00000
 800d124:	7c9fffff 	.word	0x7c9fffff
 800d128:	7fefffff 	.word	0x7fefffff
 800d12c:	bff00000 	.word	0xbff00000
 800d130:	94a03595 	.word	0x94a03595
 800d134:	3fdfffff 	.word	0x3fdfffff
 800d138:	35afe535 	.word	0x35afe535
 800d13c:	ffc00000 	.word	0xffc00000
 800d140:	41dfffff 	.word	0x41dfffff
 800d144:	3fcfffff 	.word	0x3fcfffff

0800d148 <_strtod_r>:
 800d148:	b510      	push	{r4, lr}
 800d14a:	4b02      	ldr	r3, [pc, #8]	; (800d154 <_strtod_r+0xc>)
 800d14c:	f7ff f9f2 	bl	800c534 <_strtod_l>
 800d150:	bd10      	pop	{r4, pc}
 800d152:	46c0      	nop			; (mov r8, r8)
 800d154:	20000444 	.word	0x20000444

0800d158 <strtod>:
 800d158:	b510      	push	{r4, lr}
 800d15a:	4c04      	ldr	r4, [pc, #16]	; (800d16c <strtod+0x14>)
 800d15c:	000a      	movs	r2, r1
 800d15e:	0001      	movs	r1, r0
 800d160:	4b03      	ldr	r3, [pc, #12]	; (800d170 <strtod+0x18>)
 800d162:	6820      	ldr	r0, [r4, #0]
 800d164:	f7ff f9e6 	bl	800c534 <_strtod_l>
 800d168:	bd10      	pop	{r4, pc}
 800d16a:	46c0      	nop			; (mov r8, r8)
 800d16c:	200006d0 	.word	0x200006d0
 800d170:	20000444 	.word	0x20000444

0800d174 <_strtol_l.constprop.0>:
 800d174:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d176:	b087      	sub	sp, #28
 800d178:	001e      	movs	r6, r3
 800d17a:	9005      	str	r0, [sp, #20]
 800d17c:	9101      	str	r1, [sp, #4]
 800d17e:	9202      	str	r2, [sp, #8]
 800d180:	2b01      	cmp	r3, #1
 800d182:	d048      	beq.n	800d216 <_strtol_l.constprop.0+0xa2>
 800d184:	000b      	movs	r3, r1
 800d186:	2e24      	cmp	r6, #36	; 0x24
 800d188:	d845      	bhi.n	800d216 <_strtol_l.constprop.0+0xa2>
 800d18a:	4a3b      	ldr	r2, [pc, #236]	; (800d278 <_strtol_l.constprop.0+0x104>)
 800d18c:	2108      	movs	r1, #8
 800d18e:	4694      	mov	ip, r2
 800d190:	001a      	movs	r2, r3
 800d192:	4660      	mov	r0, ip
 800d194:	7814      	ldrb	r4, [r2, #0]
 800d196:	3301      	adds	r3, #1
 800d198:	5d00      	ldrb	r0, [r0, r4]
 800d19a:	001d      	movs	r5, r3
 800d19c:	0007      	movs	r7, r0
 800d19e:	400f      	ands	r7, r1
 800d1a0:	4208      	tst	r0, r1
 800d1a2:	d1f5      	bne.n	800d190 <_strtol_l.constprop.0+0x1c>
 800d1a4:	2c2d      	cmp	r4, #45	; 0x2d
 800d1a6:	d13d      	bne.n	800d224 <_strtol_l.constprop.0+0xb0>
 800d1a8:	2701      	movs	r7, #1
 800d1aa:	781c      	ldrb	r4, [r3, #0]
 800d1ac:	1c95      	adds	r5, r2, #2
 800d1ae:	2e00      	cmp	r6, #0
 800d1b0:	d05e      	beq.n	800d270 <_strtol_l.constprop.0+0xfc>
 800d1b2:	2e10      	cmp	r6, #16
 800d1b4:	d109      	bne.n	800d1ca <_strtol_l.constprop.0+0x56>
 800d1b6:	2c30      	cmp	r4, #48	; 0x30
 800d1b8:	d107      	bne.n	800d1ca <_strtol_l.constprop.0+0x56>
 800d1ba:	2220      	movs	r2, #32
 800d1bc:	782b      	ldrb	r3, [r5, #0]
 800d1be:	4393      	bics	r3, r2
 800d1c0:	2b58      	cmp	r3, #88	; 0x58
 800d1c2:	d150      	bne.n	800d266 <_strtol_l.constprop.0+0xf2>
 800d1c4:	2610      	movs	r6, #16
 800d1c6:	786c      	ldrb	r4, [r5, #1]
 800d1c8:	3502      	adds	r5, #2
 800d1ca:	4b2c      	ldr	r3, [pc, #176]	; (800d27c <_strtol_l.constprop.0+0x108>)
 800d1cc:	0031      	movs	r1, r6
 800d1ce:	18fb      	adds	r3, r7, r3
 800d1d0:	0018      	movs	r0, r3
 800d1d2:	9303      	str	r3, [sp, #12]
 800d1d4:	f7f3 f838 	bl	8000248 <__aeabi_uidivmod>
 800d1d8:	2200      	movs	r2, #0
 800d1da:	9104      	str	r1, [sp, #16]
 800d1dc:	2101      	movs	r1, #1
 800d1de:	4684      	mov	ip, r0
 800d1e0:	0010      	movs	r0, r2
 800d1e2:	4249      	negs	r1, r1
 800d1e4:	0023      	movs	r3, r4
 800d1e6:	3b30      	subs	r3, #48	; 0x30
 800d1e8:	2b09      	cmp	r3, #9
 800d1ea:	d903      	bls.n	800d1f4 <_strtol_l.constprop.0+0x80>
 800d1ec:	3b11      	subs	r3, #17
 800d1ee:	2b19      	cmp	r3, #25
 800d1f0:	d81d      	bhi.n	800d22e <_strtol_l.constprop.0+0xba>
 800d1f2:	330a      	adds	r3, #10
 800d1f4:	429e      	cmp	r6, r3
 800d1f6:	dd1e      	ble.n	800d236 <_strtol_l.constprop.0+0xc2>
 800d1f8:	1c54      	adds	r4, r2, #1
 800d1fa:	d009      	beq.n	800d210 <_strtol_l.constprop.0+0x9c>
 800d1fc:	000a      	movs	r2, r1
 800d1fe:	4584      	cmp	ip, r0
 800d200:	d306      	bcc.n	800d210 <_strtol_l.constprop.0+0x9c>
 800d202:	d102      	bne.n	800d20a <_strtol_l.constprop.0+0x96>
 800d204:	9c04      	ldr	r4, [sp, #16]
 800d206:	429c      	cmp	r4, r3
 800d208:	db02      	blt.n	800d210 <_strtol_l.constprop.0+0x9c>
 800d20a:	2201      	movs	r2, #1
 800d20c:	4370      	muls	r0, r6
 800d20e:	1818      	adds	r0, r3, r0
 800d210:	782c      	ldrb	r4, [r5, #0]
 800d212:	3501      	adds	r5, #1
 800d214:	e7e6      	b.n	800d1e4 <_strtol_l.constprop.0+0x70>
 800d216:	f000 fb57 	bl	800d8c8 <__errno>
 800d21a:	2316      	movs	r3, #22
 800d21c:	6003      	str	r3, [r0, #0]
 800d21e:	2000      	movs	r0, #0
 800d220:	b007      	add	sp, #28
 800d222:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d224:	2c2b      	cmp	r4, #43	; 0x2b
 800d226:	d1c2      	bne.n	800d1ae <_strtol_l.constprop.0+0x3a>
 800d228:	781c      	ldrb	r4, [r3, #0]
 800d22a:	1c95      	adds	r5, r2, #2
 800d22c:	e7bf      	b.n	800d1ae <_strtol_l.constprop.0+0x3a>
 800d22e:	0023      	movs	r3, r4
 800d230:	3b61      	subs	r3, #97	; 0x61
 800d232:	2b19      	cmp	r3, #25
 800d234:	d9dd      	bls.n	800d1f2 <_strtol_l.constprop.0+0x7e>
 800d236:	1c53      	adds	r3, r2, #1
 800d238:	d109      	bne.n	800d24e <_strtol_l.constprop.0+0xda>
 800d23a:	2322      	movs	r3, #34	; 0x22
 800d23c:	9a05      	ldr	r2, [sp, #20]
 800d23e:	9803      	ldr	r0, [sp, #12]
 800d240:	6013      	str	r3, [r2, #0]
 800d242:	9b02      	ldr	r3, [sp, #8]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d0eb      	beq.n	800d220 <_strtol_l.constprop.0+0xac>
 800d248:	1e6b      	subs	r3, r5, #1
 800d24a:	9301      	str	r3, [sp, #4]
 800d24c:	e007      	b.n	800d25e <_strtol_l.constprop.0+0xea>
 800d24e:	2f00      	cmp	r7, #0
 800d250:	d000      	beq.n	800d254 <_strtol_l.constprop.0+0xe0>
 800d252:	4240      	negs	r0, r0
 800d254:	9b02      	ldr	r3, [sp, #8]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d0e2      	beq.n	800d220 <_strtol_l.constprop.0+0xac>
 800d25a:	2a00      	cmp	r2, #0
 800d25c:	d1f4      	bne.n	800d248 <_strtol_l.constprop.0+0xd4>
 800d25e:	9b02      	ldr	r3, [sp, #8]
 800d260:	9a01      	ldr	r2, [sp, #4]
 800d262:	601a      	str	r2, [r3, #0]
 800d264:	e7dc      	b.n	800d220 <_strtol_l.constprop.0+0xac>
 800d266:	2430      	movs	r4, #48	; 0x30
 800d268:	2e00      	cmp	r6, #0
 800d26a:	d1ae      	bne.n	800d1ca <_strtol_l.constprop.0+0x56>
 800d26c:	3608      	adds	r6, #8
 800d26e:	e7ac      	b.n	800d1ca <_strtol_l.constprop.0+0x56>
 800d270:	2c30      	cmp	r4, #48	; 0x30
 800d272:	d0a2      	beq.n	800d1ba <_strtol_l.constprop.0+0x46>
 800d274:	260a      	movs	r6, #10
 800d276:	e7a8      	b.n	800d1ca <_strtol_l.constprop.0+0x56>
 800d278:	08015e59 	.word	0x08015e59
 800d27c:	7fffffff 	.word	0x7fffffff

0800d280 <_strtol_r>:
 800d280:	b510      	push	{r4, lr}
 800d282:	f7ff ff77 	bl	800d174 <_strtol_l.constprop.0>
 800d286:	bd10      	pop	{r4, pc}

0800d288 <strtol>:
 800d288:	b510      	push	{r4, lr}
 800d28a:	4c04      	ldr	r4, [pc, #16]	; (800d29c <strtol+0x14>)
 800d28c:	0013      	movs	r3, r2
 800d28e:	000a      	movs	r2, r1
 800d290:	0001      	movs	r1, r0
 800d292:	6820      	ldr	r0, [r4, #0]
 800d294:	f7ff ff6e 	bl	800d174 <_strtol_l.constprop.0>
 800d298:	bd10      	pop	{r4, pc}
 800d29a:	46c0      	nop			; (mov r8, r8)
 800d29c:	200006d0 	.word	0x200006d0

0800d2a0 <_strtoul_l.constprop.0>:
 800d2a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2a2:	b087      	sub	sp, #28
 800d2a4:	9202      	str	r2, [sp, #8]
 800d2a6:	4a3e      	ldr	r2, [pc, #248]	; (800d3a0 <_strtoul_l.constprop.0+0x100>)
 800d2a8:	001e      	movs	r6, r3
 800d2aa:	9101      	str	r1, [sp, #4]
 800d2ac:	000b      	movs	r3, r1
 800d2ae:	4694      	mov	ip, r2
 800d2b0:	2108      	movs	r1, #8
 800d2b2:	9005      	str	r0, [sp, #20]
 800d2b4:	001a      	movs	r2, r3
 800d2b6:	4660      	mov	r0, ip
 800d2b8:	7814      	ldrb	r4, [r2, #0]
 800d2ba:	3301      	adds	r3, #1
 800d2bc:	5d00      	ldrb	r0, [r0, r4]
 800d2be:	001d      	movs	r5, r3
 800d2c0:	0007      	movs	r7, r0
 800d2c2:	400f      	ands	r7, r1
 800d2c4:	4208      	tst	r0, r1
 800d2c6:	d1f5      	bne.n	800d2b4 <_strtoul_l.constprop.0+0x14>
 800d2c8:	2c2d      	cmp	r4, #45	; 0x2d
 800d2ca:	d13d      	bne.n	800d348 <_strtoul_l.constprop.0+0xa8>
 800d2cc:	2701      	movs	r7, #1
 800d2ce:	781c      	ldrb	r4, [r3, #0]
 800d2d0:	1c95      	adds	r5, r2, #2
 800d2d2:	2e00      	cmp	r6, #0
 800d2d4:	d05f      	beq.n	800d396 <_strtoul_l.constprop.0+0xf6>
 800d2d6:	2e10      	cmp	r6, #16
 800d2d8:	d109      	bne.n	800d2ee <_strtoul_l.constprop.0+0x4e>
 800d2da:	2c30      	cmp	r4, #48	; 0x30
 800d2dc:	d107      	bne.n	800d2ee <_strtoul_l.constprop.0+0x4e>
 800d2de:	2220      	movs	r2, #32
 800d2e0:	782b      	ldrb	r3, [r5, #0]
 800d2e2:	4393      	bics	r3, r2
 800d2e4:	2b58      	cmp	r3, #88	; 0x58
 800d2e6:	d151      	bne.n	800d38c <_strtoul_l.constprop.0+0xec>
 800d2e8:	2610      	movs	r6, #16
 800d2ea:	786c      	ldrb	r4, [r5, #1]
 800d2ec:	3502      	adds	r5, #2
 800d2ee:	2001      	movs	r0, #1
 800d2f0:	0031      	movs	r1, r6
 800d2f2:	4240      	negs	r0, r0
 800d2f4:	f7f2 ff22 	bl	800013c <__udivsi3>
 800d2f8:	9003      	str	r0, [sp, #12]
 800d2fa:	2001      	movs	r0, #1
 800d2fc:	0031      	movs	r1, r6
 800d2fe:	4240      	negs	r0, r0
 800d300:	f7f2 ffa2 	bl	8000248 <__aeabi_uidivmod>
 800d304:	2300      	movs	r3, #0
 800d306:	2201      	movs	r2, #1
 800d308:	9104      	str	r1, [sp, #16]
 800d30a:	2101      	movs	r1, #1
 800d30c:	0018      	movs	r0, r3
 800d30e:	4694      	mov	ip, r2
 800d310:	4249      	negs	r1, r1
 800d312:	0022      	movs	r2, r4
 800d314:	3a30      	subs	r2, #48	; 0x30
 800d316:	2a09      	cmp	r2, #9
 800d318:	d903      	bls.n	800d322 <_strtoul_l.constprop.0+0x82>
 800d31a:	3a11      	subs	r2, #17
 800d31c:	2a19      	cmp	r2, #25
 800d31e:	d818      	bhi.n	800d352 <_strtoul_l.constprop.0+0xb2>
 800d320:	320a      	adds	r2, #10
 800d322:	4296      	cmp	r6, r2
 800d324:	dd19      	ble.n	800d35a <_strtoul_l.constprop.0+0xba>
 800d326:	1c5c      	adds	r4, r3, #1
 800d328:	d00b      	beq.n	800d342 <_strtoul_l.constprop.0+0xa2>
 800d32a:	9c03      	ldr	r4, [sp, #12]
 800d32c:	000b      	movs	r3, r1
 800d32e:	4284      	cmp	r4, r0
 800d330:	d307      	bcc.n	800d342 <_strtoul_l.constprop.0+0xa2>
 800d332:	d103      	bne.n	800d33c <_strtoul_l.constprop.0+0x9c>
 800d334:	9c04      	ldr	r4, [sp, #16]
 800d336:	000b      	movs	r3, r1
 800d338:	4294      	cmp	r4, r2
 800d33a:	db02      	blt.n	800d342 <_strtoul_l.constprop.0+0xa2>
 800d33c:	4663      	mov	r3, ip
 800d33e:	4370      	muls	r0, r6
 800d340:	1810      	adds	r0, r2, r0
 800d342:	782c      	ldrb	r4, [r5, #0]
 800d344:	3501      	adds	r5, #1
 800d346:	e7e4      	b.n	800d312 <_strtoul_l.constprop.0+0x72>
 800d348:	2c2b      	cmp	r4, #43	; 0x2b
 800d34a:	d1c2      	bne.n	800d2d2 <_strtoul_l.constprop.0+0x32>
 800d34c:	781c      	ldrb	r4, [r3, #0]
 800d34e:	1c95      	adds	r5, r2, #2
 800d350:	e7bf      	b.n	800d2d2 <_strtoul_l.constprop.0+0x32>
 800d352:	0022      	movs	r2, r4
 800d354:	3a61      	subs	r2, #97	; 0x61
 800d356:	2a19      	cmp	r2, #25
 800d358:	d9e2      	bls.n	800d320 <_strtoul_l.constprop.0+0x80>
 800d35a:	1c5a      	adds	r2, r3, #1
 800d35c:	d108      	bne.n	800d370 <_strtoul_l.constprop.0+0xd0>
 800d35e:	2222      	movs	r2, #34	; 0x22
 800d360:	9905      	ldr	r1, [sp, #20]
 800d362:	0018      	movs	r0, r3
 800d364:	600a      	str	r2, [r1, #0]
 800d366:	9a02      	ldr	r2, [sp, #8]
 800d368:	2a00      	cmp	r2, #0
 800d36a:	d109      	bne.n	800d380 <_strtoul_l.constprop.0+0xe0>
 800d36c:	b007      	add	sp, #28
 800d36e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d370:	2f00      	cmp	r7, #0
 800d372:	d000      	beq.n	800d376 <_strtoul_l.constprop.0+0xd6>
 800d374:	4240      	negs	r0, r0
 800d376:	9a02      	ldr	r2, [sp, #8]
 800d378:	2a00      	cmp	r2, #0
 800d37a:	d0f7      	beq.n	800d36c <_strtoul_l.constprop.0+0xcc>
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d001      	beq.n	800d384 <_strtoul_l.constprop.0+0xe4>
 800d380:	1e6b      	subs	r3, r5, #1
 800d382:	9301      	str	r3, [sp, #4]
 800d384:	9b02      	ldr	r3, [sp, #8]
 800d386:	9a01      	ldr	r2, [sp, #4]
 800d388:	601a      	str	r2, [r3, #0]
 800d38a:	e7ef      	b.n	800d36c <_strtoul_l.constprop.0+0xcc>
 800d38c:	2430      	movs	r4, #48	; 0x30
 800d38e:	2e00      	cmp	r6, #0
 800d390:	d1ad      	bne.n	800d2ee <_strtoul_l.constprop.0+0x4e>
 800d392:	3608      	adds	r6, #8
 800d394:	e7ab      	b.n	800d2ee <_strtoul_l.constprop.0+0x4e>
 800d396:	2c30      	cmp	r4, #48	; 0x30
 800d398:	d0a1      	beq.n	800d2de <_strtoul_l.constprop.0+0x3e>
 800d39a:	260a      	movs	r6, #10
 800d39c:	e7a7      	b.n	800d2ee <_strtoul_l.constprop.0+0x4e>
 800d39e:	46c0      	nop			; (mov r8, r8)
 800d3a0:	08015e59 	.word	0x08015e59

0800d3a4 <_strtoul_r>:
 800d3a4:	b510      	push	{r4, lr}
 800d3a6:	f7ff ff7b 	bl	800d2a0 <_strtoul_l.constprop.0>
 800d3aa:	bd10      	pop	{r4, pc}

0800d3ac <strtoul>:
 800d3ac:	b510      	push	{r4, lr}
 800d3ae:	4c04      	ldr	r4, [pc, #16]	; (800d3c0 <strtoul+0x14>)
 800d3b0:	0013      	movs	r3, r2
 800d3b2:	000a      	movs	r2, r1
 800d3b4:	0001      	movs	r1, r0
 800d3b6:	6820      	ldr	r0, [r4, #0]
 800d3b8:	f7ff ff72 	bl	800d2a0 <_strtoul_l.constprop.0>
 800d3bc:	bd10      	pop	{r4, pc}
 800d3be:	46c0      	nop			; (mov r8, r8)
 800d3c0:	200006d0 	.word	0x200006d0

0800d3c4 <std>:
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	b510      	push	{r4, lr}
 800d3c8:	0004      	movs	r4, r0
 800d3ca:	6003      	str	r3, [r0, #0]
 800d3cc:	6043      	str	r3, [r0, #4]
 800d3ce:	6083      	str	r3, [r0, #8]
 800d3d0:	8181      	strh	r1, [r0, #12]
 800d3d2:	6643      	str	r3, [r0, #100]	; 0x64
 800d3d4:	81c2      	strh	r2, [r0, #14]
 800d3d6:	6103      	str	r3, [r0, #16]
 800d3d8:	6143      	str	r3, [r0, #20]
 800d3da:	6183      	str	r3, [r0, #24]
 800d3dc:	0019      	movs	r1, r3
 800d3de:	2208      	movs	r2, #8
 800d3e0:	305c      	adds	r0, #92	; 0x5c
 800d3e2:	f000 f97d 	bl	800d6e0 <memset>
 800d3e6:	4b0b      	ldr	r3, [pc, #44]	; (800d414 <std+0x50>)
 800d3e8:	61e4      	str	r4, [r4, #28]
 800d3ea:	6223      	str	r3, [r4, #32]
 800d3ec:	4b0a      	ldr	r3, [pc, #40]	; (800d418 <std+0x54>)
 800d3ee:	6263      	str	r3, [r4, #36]	; 0x24
 800d3f0:	4b0a      	ldr	r3, [pc, #40]	; (800d41c <std+0x58>)
 800d3f2:	62a3      	str	r3, [r4, #40]	; 0x28
 800d3f4:	4b0a      	ldr	r3, [pc, #40]	; (800d420 <std+0x5c>)
 800d3f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d3f8:	4b0a      	ldr	r3, [pc, #40]	; (800d424 <std+0x60>)
 800d3fa:	429c      	cmp	r4, r3
 800d3fc:	d005      	beq.n	800d40a <std+0x46>
 800d3fe:	4b0a      	ldr	r3, [pc, #40]	; (800d428 <std+0x64>)
 800d400:	429c      	cmp	r4, r3
 800d402:	d002      	beq.n	800d40a <std+0x46>
 800d404:	4b09      	ldr	r3, [pc, #36]	; (800d42c <std+0x68>)
 800d406:	429c      	cmp	r4, r3
 800d408:	d103      	bne.n	800d412 <std+0x4e>
 800d40a:	0020      	movs	r0, r4
 800d40c:	3058      	adds	r0, #88	; 0x58
 800d40e:	f000 fa85 	bl	800d91c <__retarget_lock_init_recursive>
 800d412:	bd10      	pop	{r4, pc}
 800d414:	0800d645 	.word	0x0800d645
 800d418:	0800d671 	.word	0x0800d671
 800d41c:	0800d6a9 	.word	0x0800d6a9
 800d420:	0800d6d5 	.word	0x0800d6d5
 800d424:	20000c88 	.word	0x20000c88
 800d428:	20000cf0 	.word	0x20000cf0
 800d42c:	20000d58 	.word	0x20000d58

0800d430 <stdio_exit_handler>:
 800d430:	b510      	push	{r4, lr}
 800d432:	4a03      	ldr	r2, [pc, #12]	; (800d440 <stdio_exit_handler+0x10>)
 800d434:	4903      	ldr	r1, [pc, #12]	; (800d444 <stdio_exit_handler+0x14>)
 800d436:	4804      	ldr	r0, [pc, #16]	; (800d448 <stdio_exit_handler+0x18>)
 800d438:	f000 f86c 	bl	800d514 <_fwalk_sglue>
 800d43c:	bd10      	pop	{r4, pc}
 800d43e:	46c0      	nop			; (mov r8, r8)
 800d440:	20000438 	.word	0x20000438
 800d444:	0801141d 	.word	0x0801141d
 800d448:	200005b0 	.word	0x200005b0

0800d44c <cleanup_stdio>:
 800d44c:	6841      	ldr	r1, [r0, #4]
 800d44e:	4b0b      	ldr	r3, [pc, #44]	; (800d47c <cleanup_stdio+0x30>)
 800d450:	b510      	push	{r4, lr}
 800d452:	0004      	movs	r4, r0
 800d454:	4299      	cmp	r1, r3
 800d456:	d001      	beq.n	800d45c <cleanup_stdio+0x10>
 800d458:	f003 ffe0 	bl	801141c <_fclose_r>
 800d45c:	68a1      	ldr	r1, [r4, #8]
 800d45e:	4b08      	ldr	r3, [pc, #32]	; (800d480 <cleanup_stdio+0x34>)
 800d460:	4299      	cmp	r1, r3
 800d462:	d002      	beq.n	800d46a <cleanup_stdio+0x1e>
 800d464:	0020      	movs	r0, r4
 800d466:	f003 ffd9 	bl	801141c <_fclose_r>
 800d46a:	68e1      	ldr	r1, [r4, #12]
 800d46c:	4b05      	ldr	r3, [pc, #20]	; (800d484 <cleanup_stdio+0x38>)
 800d46e:	4299      	cmp	r1, r3
 800d470:	d002      	beq.n	800d478 <cleanup_stdio+0x2c>
 800d472:	0020      	movs	r0, r4
 800d474:	f003 ffd2 	bl	801141c <_fclose_r>
 800d478:	bd10      	pop	{r4, pc}
 800d47a:	46c0      	nop			; (mov r8, r8)
 800d47c:	20000c88 	.word	0x20000c88
 800d480:	20000cf0 	.word	0x20000cf0
 800d484:	20000d58 	.word	0x20000d58

0800d488 <global_stdio_init.part.0>:
 800d488:	b510      	push	{r4, lr}
 800d48a:	4b09      	ldr	r3, [pc, #36]	; (800d4b0 <global_stdio_init.part.0+0x28>)
 800d48c:	4a09      	ldr	r2, [pc, #36]	; (800d4b4 <global_stdio_init.part.0+0x2c>)
 800d48e:	2104      	movs	r1, #4
 800d490:	601a      	str	r2, [r3, #0]
 800d492:	4809      	ldr	r0, [pc, #36]	; (800d4b8 <global_stdio_init.part.0+0x30>)
 800d494:	2200      	movs	r2, #0
 800d496:	f7ff ff95 	bl	800d3c4 <std>
 800d49a:	2201      	movs	r2, #1
 800d49c:	2109      	movs	r1, #9
 800d49e:	4807      	ldr	r0, [pc, #28]	; (800d4bc <global_stdio_init.part.0+0x34>)
 800d4a0:	f7ff ff90 	bl	800d3c4 <std>
 800d4a4:	2202      	movs	r2, #2
 800d4a6:	2112      	movs	r1, #18
 800d4a8:	4805      	ldr	r0, [pc, #20]	; (800d4c0 <global_stdio_init.part.0+0x38>)
 800d4aa:	f7ff ff8b 	bl	800d3c4 <std>
 800d4ae:	bd10      	pop	{r4, pc}
 800d4b0:	20000dc0 	.word	0x20000dc0
 800d4b4:	0800d431 	.word	0x0800d431
 800d4b8:	20000c88 	.word	0x20000c88
 800d4bc:	20000cf0 	.word	0x20000cf0
 800d4c0:	20000d58 	.word	0x20000d58

0800d4c4 <__sfp_lock_acquire>:
 800d4c4:	b510      	push	{r4, lr}
 800d4c6:	4802      	ldr	r0, [pc, #8]	; (800d4d0 <__sfp_lock_acquire+0xc>)
 800d4c8:	f000 fa2a 	bl	800d920 <__retarget_lock_acquire_recursive>
 800d4cc:	bd10      	pop	{r4, pc}
 800d4ce:	46c0      	nop			; (mov r8, r8)
 800d4d0:	20000dca 	.word	0x20000dca

0800d4d4 <__sfp_lock_release>:
 800d4d4:	b510      	push	{r4, lr}
 800d4d6:	4802      	ldr	r0, [pc, #8]	; (800d4e0 <__sfp_lock_release+0xc>)
 800d4d8:	f000 fa23 	bl	800d922 <__retarget_lock_release_recursive>
 800d4dc:	bd10      	pop	{r4, pc}
 800d4de:	46c0      	nop			; (mov r8, r8)
 800d4e0:	20000dca 	.word	0x20000dca

0800d4e4 <__sinit>:
 800d4e4:	b510      	push	{r4, lr}
 800d4e6:	0004      	movs	r4, r0
 800d4e8:	f7ff ffec 	bl	800d4c4 <__sfp_lock_acquire>
 800d4ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d002      	beq.n	800d4f8 <__sinit+0x14>
 800d4f2:	f7ff ffef 	bl	800d4d4 <__sfp_lock_release>
 800d4f6:	bd10      	pop	{r4, pc}
 800d4f8:	4b04      	ldr	r3, [pc, #16]	; (800d50c <__sinit+0x28>)
 800d4fa:	6363      	str	r3, [r4, #52]	; 0x34
 800d4fc:	4b04      	ldr	r3, [pc, #16]	; (800d510 <__sinit+0x2c>)
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d1f6      	bne.n	800d4f2 <__sinit+0xe>
 800d504:	f7ff ffc0 	bl	800d488 <global_stdio_init.part.0>
 800d508:	e7f3      	b.n	800d4f2 <__sinit+0xe>
 800d50a:	46c0      	nop			; (mov r8, r8)
 800d50c:	0800d44d 	.word	0x0800d44d
 800d510:	20000dc0 	.word	0x20000dc0

0800d514 <_fwalk_sglue>:
 800d514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d516:	0014      	movs	r4, r2
 800d518:	2600      	movs	r6, #0
 800d51a:	9000      	str	r0, [sp, #0]
 800d51c:	9101      	str	r1, [sp, #4]
 800d51e:	68a5      	ldr	r5, [r4, #8]
 800d520:	6867      	ldr	r7, [r4, #4]
 800d522:	3f01      	subs	r7, #1
 800d524:	d504      	bpl.n	800d530 <_fwalk_sglue+0x1c>
 800d526:	6824      	ldr	r4, [r4, #0]
 800d528:	2c00      	cmp	r4, #0
 800d52a:	d1f8      	bne.n	800d51e <_fwalk_sglue+0xa>
 800d52c:	0030      	movs	r0, r6
 800d52e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d530:	89ab      	ldrh	r3, [r5, #12]
 800d532:	2b01      	cmp	r3, #1
 800d534:	d908      	bls.n	800d548 <_fwalk_sglue+0x34>
 800d536:	220e      	movs	r2, #14
 800d538:	5eab      	ldrsh	r3, [r5, r2]
 800d53a:	3301      	adds	r3, #1
 800d53c:	d004      	beq.n	800d548 <_fwalk_sglue+0x34>
 800d53e:	0029      	movs	r1, r5
 800d540:	9800      	ldr	r0, [sp, #0]
 800d542:	9b01      	ldr	r3, [sp, #4]
 800d544:	4798      	blx	r3
 800d546:	4306      	orrs	r6, r0
 800d548:	3568      	adds	r5, #104	; 0x68
 800d54a:	e7ea      	b.n	800d522 <_fwalk_sglue+0xe>

0800d54c <snprintf>:
 800d54c:	b40c      	push	{r2, r3}
 800d54e:	b530      	push	{r4, r5, lr}
 800d550:	4b17      	ldr	r3, [pc, #92]	; (800d5b0 <snprintf+0x64>)
 800d552:	000c      	movs	r4, r1
 800d554:	681d      	ldr	r5, [r3, #0]
 800d556:	b09d      	sub	sp, #116	; 0x74
 800d558:	2900      	cmp	r1, #0
 800d55a:	da08      	bge.n	800d56e <snprintf+0x22>
 800d55c:	238b      	movs	r3, #139	; 0x8b
 800d55e:	2001      	movs	r0, #1
 800d560:	602b      	str	r3, [r5, #0]
 800d562:	4240      	negs	r0, r0
 800d564:	b01d      	add	sp, #116	; 0x74
 800d566:	bc30      	pop	{r4, r5}
 800d568:	bc08      	pop	{r3}
 800d56a:	b002      	add	sp, #8
 800d56c:	4718      	bx	r3
 800d56e:	2382      	movs	r3, #130	; 0x82
 800d570:	466a      	mov	r2, sp
 800d572:	009b      	lsls	r3, r3, #2
 800d574:	8293      	strh	r3, [r2, #20]
 800d576:	2300      	movs	r3, #0
 800d578:	9002      	str	r0, [sp, #8]
 800d57a:	9006      	str	r0, [sp, #24]
 800d57c:	4299      	cmp	r1, r3
 800d57e:	d000      	beq.n	800d582 <snprintf+0x36>
 800d580:	1e4b      	subs	r3, r1, #1
 800d582:	9304      	str	r3, [sp, #16]
 800d584:	9307      	str	r3, [sp, #28]
 800d586:	2301      	movs	r3, #1
 800d588:	466a      	mov	r2, sp
 800d58a:	425b      	negs	r3, r3
 800d58c:	82d3      	strh	r3, [r2, #22]
 800d58e:	0028      	movs	r0, r5
 800d590:	ab21      	add	r3, sp, #132	; 0x84
 800d592:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d594:	a902      	add	r1, sp, #8
 800d596:	9301      	str	r3, [sp, #4]
 800d598:	f001 fae2 	bl	800eb60 <_svfprintf_r>
 800d59c:	1c43      	adds	r3, r0, #1
 800d59e:	da01      	bge.n	800d5a4 <snprintf+0x58>
 800d5a0:	238b      	movs	r3, #139	; 0x8b
 800d5a2:	602b      	str	r3, [r5, #0]
 800d5a4:	2c00      	cmp	r4, #0
 800d5a6:	d0dd      	beq.n	800d564 <snprintf+0x18>
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	9b02      	ldr	r3, [sp, #8]
 800d5ac:	701a      	strb	r2, [r3, #0]
 800d5ae:	e7d9      	b.n	800d564 <snprintf+0x18>
 800d5b0:	200006d0 	.word	0x200006d0

0800d5b4 <sprintf>:
 800d5b4:	b40e      	push	{r1, r2, r3}
 800d5b6:	b500      	push	{lr}
 800d5b8:	490b      	ldr	r1, [pc, #44]	; (800d5e8 <sprintf+0x34>)
 800d5ba:	b09c      	sub	sp, #112	; 0x70
 800d5bc:	ab1d      	add	r3, sp, #116	; 0x74
 800d5be:	9002      	str	r0, [sp, #8]
 800d5c0:	9006      	str	r0, [sp, #24]
 800d5c2:	9107      	str	r1, [sp, #28]
 800d5c4:	9104      	str	r1, [sp, #16]
 800d5c6:	4809      	ldr	r0, [pc, #36]	; (800d5ec <sprintf+0x38>)
 800d5c8:	4909      	ldr	r1, [pc, #36]	; (800d5f0 <sprintf+0x3c>)
 800d5ca:	cb04      	ldmia	r3!, {r2}
 800d5cc:	9105      	str	r1, [sp, #20]
 800d5ce:	6800      	ldr	r0, [r0, #0]
 800d5d0:	a902      	add	r1, sp, #8
 800d5d2:	9301      	str	r3, [sp, #4]
 800d5d4:	f001 fac4 	bl	800eb60 <_svfprintf_r>
 800d5d8:	2200      	movs	r2, #0
 800d5da:	9b02      	ldr	r3, [sp, #8]
 800d5dc:	701a      	strb	r2, [r3, #0]
 800d5de:	b01c      	add	sp, #112	; 0x70
 800d5e0:	bc08      	pop	{r3}
 800d5e2:	b003      	add	sp, #12
 800d5e4:	4718      	bx	r3
 800d5e6:	46c0      	nop			; (mov r8, r8)
 800d5e8:	7fffffff 	.word	0x7fffffff
 800d5ec:	200006d0 	.word	0x200006d0
 800d5f0:	ffff0208 	.word	0xffff0208

0800d5f4 <sscanf>:
 800d5f4:	b40e      	push	{r1, r2, r3}
 800d5f6:	b530      	push	{r4, r5, lr}
 800d5f8:	2381      	movs	r3, #129	; 0x81
 800d5fa:	b09c      	sub	sp, #112	; 0x70
 800d5fc:	466a      	mov	r2, sp
 800d5fe:	ac1f      	add	r4, sp, #124	; 0x7c
 800d600:	009b      	lsls	r3, r3, #2
 800d602:	cc20      	ldmia	r4!, {r5}
 800d604:	8293      	strh	r3, [r2, #20]
 800d606:	9002      	str	r0, [sp, #8]
 800d608:	9006      	str	r0, [sp, #24]
 800d60a:	f7f2 fd7b 	bl	8000104 <strlen>
 800d60e:	4b0b      	ldr	r3, [pc, #44]	; (800d63c <sscanf+0x48>)
 800d610:	466a      	mov	r2, sp
 800d612:	930a      	str	r3, [sp, #40]	; 0x28
 800d614:	2300      	movs	r3, #0
 800d616:	9003      	str	r0, [sp, #12]
 800d618:	9007      	str	r0, [sp, #28]
 800d61a:	4809      	ldr	r0, [pc, #36]	; (800d640 <sscanf+0x4c>)
 800d61c:	930e      	str	r3, [sp, #56]	; 0x38
 800d61e:	9313      	str	r3, [sp, #76]	; 0x4c
 800d620:	3b01      	subs	r3, #1
 800d622:	82d3      	strh	r3, [r2, #22]
 800d624:	a902      	add	r1, sp, #8
 800d626:	0023      	movs	r3, r4
 800d628:	002a      	movs	r2, r5
 800d62a:	6800      	ldr	r0, [r0, #0]
 800d62c:	9401      	str	r4, [sp, #4]
 800d62e:	f002 fcd9 	bl	800ffe4 <__ssvfscanf_r>
 800d632:	b01c      	add	sp, #112	; 0x70
 800d634:	bc30      	pop	{r4, r5}
 800d636:	bc08      	pop	{r3}
 800d638:	b003      	add	sp, #12
 800d63a:	4718      	bx	r3
 800d63c:	0800d66d 	.word	0x0800d66d
 800d640:	200006d0 	.word	0x200006d0

0800d644 <__sread>:
 800d644:	b570      	push	{r4, r5, r6, lr}
 800d646:	000c      	movs	r4, r1
 800d648:	250e      	movs	r5, #14
 800d64a:	5f49      	ldrsh	r1, [r1, r5]
 800d64c:	f000 f902 	bl	800d854 <_read_r>
 800d650:	2800      	cmp	r0, #0
 800d652:	db03      	blt.n	800d65c <__sread+0x18>
 800d654:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800d656:	181b      	adds	r3, r3, r0
 800d658:	6523      	str	r3, [r4, #80]	; 0x50
 800d65a:	bd70      	pop	{r4, r5, r6, pc}
 800d65c:	89a3      	ldrh	r3, [r4, #12]
 800d65e:	4a02      	ldr	r2, [pc, #8]	; (800d668 <__sread+0x24>)
 800d660:	4013      	ands	r3, r2
 800d662:	81a3      	strh	r3, [r4, #12]
 800d664:	e7f9      	b.n	800d65a <__sread+0x16>
 800d666:	46c0      	nop			; (mov r8, r8)
 800d668:	ffffefff 	.word	0xffffefff

0800d66c <__seofread>:
 800d66c:	2000      	movs	r0, #0
 800d66e:	4770      	bx	lr

0800d670 <__swrite>:
 800d670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d672:	001f      	movs	r7, r3
 800d674:	898b      	ldrh	r3, [r1, #12]
 800d676:	0005      	movs	r5, r0
 800d678:	000c      	movs	r4, r1
 800d67a:	0016      	movs	r6, r2
 800d67c:	05db      	lsls	r3, r3, #23
 800d67e:	d505      	bpl.n	800d68c <__swrite+0x1c>
 800d680:	230e      	movs	r3, #14
 800d682:	5ec9      	ldrsh	r1, [r1, r3]
 800d684:	2200      	movs	r2, #0
 800d686:	2302      	movs	r3, #2
 800d688:	f000 f8d0 	bl	800d82c <_lseek_r>
 800d68c:	89a3      	ldrh	r3, [r4, #12]
 800d68e:	4a05      	ldr	r2, [pc, #20]	; (800d6a4 <__swrite+0x34>)
 800d690:	0028      	movs	r0, r5
 800d692:	4013      	ands	r3, r2
 800d694:	81a3      	strh	r3, [r4, #12]
 800d696:	0032      	movs	r2, r6
 800d698:	230e      	movs	r3, #14
 800d69a:	5ee1      	ldrsh	r1, [r4, r3]
 800d69c:	003b      	movs	r3, r7
 800d69e:	f000 f8ff 	bl	800d8a0 <_write_r>
 800d6a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6a4:	ffffefff 	.word	0xffffefff

0800d6a8 <__sseek>:
 800d6a8:	b570      	push	{r4, r5, r6, lr}
 800d6aa:	000c      	movs	r4, r1
 800d6ac:	250e      	movs	r5, #14
 800d6ae:	5f49      	ldrsh	r1, [r1, r5]
 800d6b0:	f000 f8bc 	bl	800d82c <_lseek_r>
 800d6b4:	89a3      	ldrh	r3, [r4, #12]
 800d6b6:	1c42      	adds	r2, r0, #1
 800d6b8:	d103      	bne.n	800d6c2 <__sseek+0x1a>
 800d6ba:	4a05      	ldr	r2, [pc, #20]	; (800d6d0 <__sseek+0x28>)
 800d6bc:	4013      	ands	r3, r2
 800d6be:	81a3      	strh	r3, [r4, #12]
 800d6c0:	bd70      	pop	{r4, r5, r6, pc}
 800d6c2:	2280      	movs	r2, #128	; 0x80
 800d6c4:	0152      	lsls	r2, r2, #5
 800d6c6:	4313      	orrs	r3, r2
 800d6c8:	81a3      	strh	r3, [r4, #12]
 800d6ca:	6520      	str	r0, [r4, #80]	; 0x50
 800d6cc:	e7f8      	b.n	800d6c0 <__sseek+0x18>
 800d6ce:	46c0      	nop			; (mov r8, r8)
 800d6d0:	ffffefff 	.word	0xffffefff

0800d6d4 <__sclose>:
 800d6d4:	b510      	push	{r4, lr}
 800d6d6:	230e      	movs	r3, #14
 800d6d8:	5ec9      	ldrsh	r1, [r1, r3]
 800d6da:	f000 f895 	bl	800d808 <_close_r>
 800d6de:	bd10      	pop	{r4, pc}

0800d6e0 <memset>:
 800d6e0:	0003      	movs	r3, r0
 800d6e2:	1882      	adds	r2, r0, r2
 800d6e4:	4293      	cmp	r3, r2
 800d6e6:	d100      	bne.n	800d6ea <memset+0xa>
 800d6e8:	4770      	bx	lr
 800d6ea:	7019      	strb	r1, [r3, #0]
 800d6ec:	3301      	adds	r3, #1
 800d6ee:	e7f9      	b.n	800d6e4 <memset+0x4>

0800d6f0 <strchr>:
 800d6f0:	b2c9      	uxtb	r1, r1
 800d6f2:	7803      	ldrb	r3, [r0, #0]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d004      	beq.n	800d702 <strchr+0x12>
 800d6f8:	428b      	cmp	r3, r1
 800d6fa:	d100      	bne.n	800d6fe <strchr+0xe>
 800d6fc:	4770      	bx	lr
 800d6fe:	3001      	adds	r0, #1
 800d700:	e7f7      	b.n	800d6f2 <strchr+0x2>
 800d702:	424b      	negs	r3, r1
 800d704:	4159      	adcs	r1, r3
 800d706:	4249      	negs	r1, r1
 800d708:	4008      	ands	r0, r1
 800d70a:	e7f7      	b.n	800d6fc <strchr+0xc>

0800d70c <strncmp>:
 800d70c:	b530      	push	{r4, r5, lr}
 800d70e:	0005      	movs	r5, r0
 800d710:	1e10      	subs	r0, r2, #0
 800d712:	d00b      	beq.n	800d72c <strncmp+0x20>
 800d714:	2400      	movs	r4, #0
 800d716:	3a01      	subs	r2, #1
 800d718:	5d2b      	ldrb	r3, [r5, r4]
 800d71a:	5d08      	ldrb	r0, [r1, r4]
 800d71c:	4283      	cmp	r3, r0
 800d71e:	d104      	bne.n	800d72a <strncmp+0x1e>
 800d720:	42a2      	cmp	r2, r4
 800d722:	d002      	beq.n	800d72a <strncmp+0x1e>
 800d724:	3401      	adds	r4, #1
 800d726:	2b00      	cmp	r3, #0
 800d728:	d1f6      	bne.n	800d718 <strncmp+0xc>
 800d72a:	1a18      	subs	r0, r3, r0
 800d72c:	bd30      	pop	{r4, r5, pc}

0800d72e <strncpy>:
 800d72e:	0003      	movs	r3, r0
 800d730:	b530      	push	{r4, r5, lr}
 800d732:	001d      	movs	r5, r3
 800d734:	2a00      	cmp	r2, #0
 800d736:	d006      	beq.n	800d746 <strncpy+0x18>
 800d738:	780c      	ldrb	r4, [r1, #0]
 800d73a:	3a01      	subs	r2, #1
 800d73c:	3301      	adds	r3, #1
 800d73e:	702c      	strb	r4, [r5, #0]
 800d740:	3101      	adds	r1, #1
 800d742:	2c00      	cmp	r4, #0
 800d744:	d1f5      	bne.n	800d732 <strncpy+0x4>
 800d746:	2100      	movs	r1, #0
 800d748:	189a      	adds	r2, r3, r2
 800d74a:	4293      	cmp	r3, r2
 800d74c:	d100      	bne.n	800d750 <strncpy+0x22>
 800d74e:	bd30      	pop	{r4, r5, pc}
 800d750:	7019      	strb	r1, [r3, #0]
 800d752:	3301      	adds	r3, #1
 800d754:	e7f9      	b.n	800d74a <strncpy+0x1c>
	...

0800d758 <strtok>:
 800d758:	4b03      	ldr	r3, [pc, #12]	; (800d768 <strtok+0x10>)
 800d75a:	b510      	push	{r4, lr}
 800d75c:	681a      	ldr	r2, [r3, #0]
 800d75e:	2301      	movs	r3, #1
 800d760:	3250      	adds	r2, #80	; 0x50
 800d762:	f000 f803 	bl	800d76c <__strtok_r>
 800d766:	bd10      	pop	{r4, pc}
 800d768:	200006d0 	.word	0x200006d0

0800d76c <__strtok_r>:
 800d76c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d76e:	2800      	cmp	r0, #0
 800d770:	d102      	bne.n	800d778 <__strtok_r+0xc>
 800d772:	6810      	ldr	r0, [r2, #0]
 800d774:	2800      	cmp	r0, #0
 800d776:	d013      	beq.n	800d7a0 <__strtok_r+0x34>
 800d778:	0004      	movs	r4, r0
 800d77a:	0020      	movs	r0, r4
 800d77c:	000e      	movs	r6, r1
 800d77e:	7805      	ldrb	r5, [r0, #0]
 800d780:	3401      	adds	r4, #1
 800d782:	7837      	ldrb	r7, [r6, #0]
 800d784:	2f00      	cmp	r7, #0
 800d786:	d104      	bne.n	800d792 <__strtok_r+0x26>
 800d788:	2d00      	cmp	r5, #0
 800d78a:	d10f      	bne.n	800d7ac <__strtok_r+0x40>
 800d78c:	0028      	movs	r0, r5
 800d78e:	6015      	str	r5, [r2, #0]
 800d790:	e006      	b.n	800d7a0 <__strtok_r+0x34>
 800d792:	3601      	adds	r6, #1
 800d794:	42bd      	cmp	r5, r7
 800d796:	d1f4      	bne.n	800d782 <__strtok_r+0x16>
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d1ee      	bne.n	800d77a <__strtok_r+0xe>
 800d79c:	6014      	str	r4, [r2, #0]
 800d79e:	7003      	strb	r3, [r0, #0]
 800d7a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7a2:	002f      	movs	r7, r5
 800d7a4:	e00f      	b.n	800d7c6 <__strtok_r+0x5a>
 800d7a6:	3301      	adds	r3, #1
 800d7a8:	2e00      	cmp	r6, #0
 800d7aa:	d104      	bne.n	800d7b6 <__strtok_r+0x4a>
 800d7ac:	0023      	movs	r3, r4
 800d7ae:	3401      	adds	r4, #1
 800d7b0:	781d      	ldrb	r5, [r3, #0]
 800d7b2:	0027      	movs	r7, r4
 800d7b4:	000b      	movs	r3, r1
 800d7b6:	781e      	ldrb	r6, [r3, #0]
 800d7b8:	42b5      	cmp	r5, r6
 800d7ba:	d1f4      	bne.n	800d7a6 <__strtok_r+0x3a>
 800d7bc:	2d00      	cmp	r5, #0
 800d7be:	d0f0      	beq.n	800d7a2 <__strtok_r+0x36>
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	3c01      	subs	r4, #1
 800d7c4:	7023      	strb	r3, [r4, #0]
 800d7c6:	6017      	str	r7, [r2, #0]
 800d7c8:	e7ea      	b.n	800d7a0 <__strtok_r+0x34>

0800d7ca <strstr>:
 800d7ca:	780a      	ldrb	r2, [r1, #0]
 800d7cc:	b530      	push	{r4, r5, lr}
 800d7ce:	2a00      	cmp	r2, #0
 800d7d0:	d10c      	bne.n	800d7ec <strstr+0x22>
 800d7d2:	bd30      	pop	{r4, r5, pc}
 800d7d4:	429a      	cmp	r2, r3
 800d7d6:	d108      	bne.n	800d7ea <strstr+0x20>
 800d7d8:	2301      	movs	r3, #1
 800d7da:	5ccc      	ldrb	r4, [r1, r3]
 800d7dc:	2c00      	cmp	r4, #0
 800d7de:	d0f8      	beq.n	800d7d2 <strstr+0x8>
 800d7e0:	5cc5      	ldrb	r5, [r0, r3]
 800d7e2:	42a5      	cmp	r5, r4
 800d7e4:	d101      	bne.n	800d7ea <strstr+0x20>
 800d7e6:	3301      	adds	r3, #1
 800d7e8:	e7f7      	b.n	800d7da <strstr+0x10>
 800d7ea:	3001      	adds	r0, #1
 800d7ec:	7803      	ldrb	r3, [r0, #0]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d1f0      	bne.n	800d7d4 <strstr+0xa>
 800d7f2:	0018      	movs	r0, r3
 800d7f4:	e7ed      	b.n	800d7d2 <strstr+0x8>
	...

0800d7f8 <__locale_mb_cur_max>:
 800d7f8:	2294      	movs	r2, #148	; 0x94
 800d7fa:	4b02      	ldr	r3, [pc, #8]	; (800d804 <__locale_mb_cur_max+0xc>)
 800d7fc:	0052      	lsls	r2, r2, #1
 800d7fe:	5c98      	ldrb	r0, [r3, r2]
 800d800:	4770      	bx	lr
 800d802:	46c0      	nop			; (mov r8, r8)
 800d804:	20000444 	.word	0x20000444

0800d808 <_close_r>:
 800d808:	2300      	movs	r3, #0
 800d80a:	b570      	push	{r4, r5, r6, lr}
 800d80c:	4d06      	ldr	r5, [pc, #24]	; (800d828 <_close_r+0x20>)
 800d80e:	0004      	movs	r4, r0
 800d810:	0008      	movs	r0, r1
 800d812:	602b      	str	r3, [r5, #0]
 800d814:	f7f6 fdcd 	bl	80043b2 <_close>
 800d818:	1c43      	adds	r3, r0, #1
 800d81a:	d103      	bne.n	800d824 <_close_r+0x1c>
 800d81c:	682b      	ldr	r3, [r5, #0]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d000      	beq.n	800d824 <_close_r+0x1c>
 800d822:	6023      	str	r3, [r4, #0]
 800d824:	bd70      	pop	{r4, r5, r6, pc}
 800d826:	46c0      	nop			; (mov r8, r8)
 800d828:	20000dc4 	.word	0x20000dc4

0800d82c <_lseek_r>:
 800d82c:	b570      	push	{r4, r5, r6, lr}
 800d82e:	0004      	movs	r4, r0
 800d830:	0008      	movs	r0, r1
 800d832:	0011      	movs	r1, r2
 800d834:	001a      	movs	r2, r3
 800d836:	2300      	movs	r3, #0
 800d838:	4d05      	ldr	r5, [pc, #20]	; (800d850 <_lseek_r+0x24>)
 800d83a:	602b      	str	r3, [r5, #0]
 800d83c:	f7f6 fdda 	bl	80043f4 <_lseek>
 800d840:	1c43      	adds	r3, r0, #1
 800d842:	d103      	bne.n	800d84c <_lseek_r+0x20>
 800d844:	682b      	ldr	r3, [r5, #0]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d000      	beq.n	800d84c <_lseek_r+0x20>
 800d84a:	6023      	str	r3, [r4, #0]
 800d84c:	bd70      	pop	{r4, r5, r6, pc}
 800d84e:	46c0      	nop			; (mov r8, r8)
 800d850:	20000dc4 	.word	0x20000dc4

0800d854 <_read_r>:
 800d854:	b570      	push	{r4, r5, r6, lr}
 800d856:	0004      	movs	r4, r0
 800d858:	0008      	movs	r0, r1
 800d85a:	0011      	movs	r1, r2
 800d85c:	001a      	movs	r2, r3
 800d85e:	2300      	movs	r3, #0
 800d860:	4d05      	ldr	r5, [pc, #20]	; (800d878 <_read_r+0x24>)
 800d862:	602b      	str	r3, [r5, #0]
 800d864:	f7f6 fd6c 	bl	8004340 <_read>
 800d868:	1c43      	adds	r3, r0, #1
 800d86a:	d103      	bne.n	800d874 <_read_r+0x20>
 800d86c:	682b      	ldr	r3, [r5, #0]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d000      	beq.n	800d874 <_read_r+0x20>
 800d872:	6023      	str	r3, [r4, #0]
 800d874:	bd70      	pop	{r4, r5, r6, pc}
 800d876:	46c0      	nop			; (mov r8, r8)
 800d878:	20000dc4 	.word	0x20000dc4

0800d87c <_sbrk_r>:
 800d87c:	2300      	movs	r3, #0
 800d87e:	b570      	push	{r4, r5, r6, lr}
 800d880:	4d06      	ldr	r5, [pc, #24]	; (800d89c <_sbrk_r+0x20>)
 800d882:	0004      	movs	r4, r0
 800d884:	0008      	movs	r0, r1
 800d886:	602b      	str	r3, [r5, #0]
 800d888:	f7f6 fdc0 	bl	800440c <_sbrk>
 800d88c:	1c43      	adds	r3, r0, #1
 800d88e:	d103      	bne.n	800d898 <_sbrk_r+0x1c>
 800d890:	682b      	ldr	r3, [r5, #0]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d000      	beq.n	800d898 <_sbrk_r+0x1c>
 800d896:	6023      	str	r3, [r4, #0]
 800d898:	bd70      	pop	{r4, r5, r6, pc}
 800d89a:	46c0      	nop			; (mov r8, r8)
 800d89c:	20000dc4 	.word	0x20000dc4

0800d8a0 <_write_r>:
 800d8a0:	b570      	push	{r4, r5, r6, lr}
 800d8a2:	0004      	movs	r4, r0
 800d8a4:	0008      	movs	r0, r1
 800d8a6:	0011      	movs	r1, r2
 800d8a8:	001a      	movs	r2, r3
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	4d05      	ldr	r5, [pc, #20]	; (800d8c4 <_write_r+0x24>)
 800d8ae:	602b      	str	r3, [r5, #0]
 800d8b0:	f7f6 fd63 	bl	800437a <_write>
 800d8b4:	1c43      	adds	r3, r0, #1
 800d8b6:	d103      	bne.n	800d8c0 <_write_r+0x20>
 800d8b8:	682b      	ldr	r3, [r5, #0]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d000      	beq.n	800d8c0 <_write_r+0x20>
 800d8be:	6023      	str	r3, [r4, #0]
 800d8c0:	bd70      	pop	{r4, r5, r6, pc}
 800d8c2:	46c0      	nop			; (mov r8, r8)
 800d8c4:	20000dc4 	.word	0x20000dc4

0800d8c8 <__errno>:
 800d8c8:	4b01      	ldr	r3, [pc, #4]	; (800d8d0 <__errno+0x8>)
 800d8ca:	6818      	ldr	r0, [r3, #0]
 800d8cc:	4770      	bx	lr
 800d8ce:	46c0      	nop			; (mov r8, r8)
 800d8d0:	200006d0 	.word	0x200006d0

0800d8d4 <__libc_init_array>:
 800d8d4:	b570      	push	{r4, r5, r6, lr}
 800d8d6:	2600      	movs	r6, #0
 800d8d8:	4c0c      	ldr	r4, [pc, #48]	; (800d90c <__libc_init_array+0x38>)
 800d8da:	4d0d      	ldr	r5, [pc, #52]	; (800d910 <__libc_init_array+0x3c>)
 800d8dc:	1b64      	subs	r4, r4, r5
 800d8de:	10a4      	asrs	r4, r4, #2
 800d8e0:	42a6      	cmp	r6, r4
 800d8e2:	d109      	bne.n	800d8f8 <__libc_init_array+0x24>
 800d8e4:	2600      	movs	r6, #0
 800d8e6:	f006 fc3f 	bl	8014168 <_init>
 800d8ea:	4c0a      	ldr	r4, [pc, #40]	; (800d914 <__libc_init_array+0x40>)
 800d8ec:	4d0a      	ldr	r5, [pc, #40]	; (800d918 <__libc_init_array+0x44>)
 800d8ee:	1b64      	subs	r4, r4, r5
 800d8f0:	10a4      	asrs	r4, r4, #2
 800d8f2:	42a6      	cmp	r6, r4
 800d8f4:	d105      	bne.n	800d902 <__libc_init_array+0x2e>
 800d8f6:	bd70      	pop	{r4, r5, r6, pc}
 800d8f8:	00b3      	lsls	r3, r6, #2
 800d8fa:	58eb      	ldr	r3, [r5, r3]
 800d8fc:	4798      	blx	r3
 800d8fe:	3601      	adds	r6, #1
 800d900:	e7ee      	b.n	800d8e0 <__libc_init_array+0xc>
 800d902:	00b3      	lsls	r3, r6, #2
 800d904:	58eb      	ldr	r3, [r5, r3]
 800d906:	4798      	blx	r3
 800d908:	3601      	adds	r6, #1
 800d90a:	e7f2      	b.n	800d8f2 <__libc_init_array+0x1e>
 800d90c:	08016274 	.word	0x08016274
 800d910:	08016274 	.word	0x08016274
 800d914:	0801627c 	.word	0x0801627c
 800d918:	08016274 	.word	0x08016274

0800d91c <__retarget_lock_init_recursive>:
 800d91c:	4770      	bx	lr

0800d91e <__retarget_lock_close_recursive>:
 800d91e:	4770      	bx	lr

0800d920 <__retarget_lock_acquire_recursive>:
 800d920:	4770      	bx	lr

0800d922 <__retarget_lock_release_recursive>:
 800d922:	4770      	bx	lr

0800d924 <sysconf>:
 800d924:	2380      	movs	r3, #128	; 0x80
 800d926:	b510      	push	{r4, lr}
 800d928:	2808      	cmp	r0, #8
 800d92a:	d004      	beq.n	800d936 <sysconf+0x12>
 800d92c:	f7ff ffcc 	bl	800d8c8 <__errno>
 800d930:	2316      	movs	r3, #22
 800d932:	6003      	str	r3, [r0, #0]
 800d934:	3b17      	subs	r3, #23
 800d936:	0018      	movs	r0, r3
 800d938:	bd10      	pop	{r4, pc}

0800d93a <memcpy>:
 800d93a:	2300      	movs	r3, #0
 800d93c:	b510      	push	{r4, lr}
 800d93e:	429a      	cmp	r2, r3
 800d940:	d100      	bne.n	800d944 <memcpy+0xa>
 800d942:	bd10      	pop	{r4, pc}
 800d944:	5ccc      	ldrb	r4, [r1, r3]
 800d946:	54c4      	strb	r4, [r0, r3]
 800d948:	3301      	adds	r3, #1
 800d94a:	e7f8      	b.n	800d93e <memcpy+0x4>

0800d94c <nan>:
 800d94c:	2000      	movs	r0, #0
 800d94e:	4901      	ldr	r1, [pc, #4]	; (800d954 <nan+0x8>)
 800d950:	4770      	bx	lr
 800d952:	46c0      	nop			; (mov r8, r8)
 800d954:	7ff80000 	.word	0x7ff80000

0800d958 <nanf>:
 800d958:	4800      	ldr	r0, [pc, #0]	; (800d95c <nanf+0x4>)
 800d95a:	4770      	bx	lr
 800d95c:	7fc00000 	.word	0x7fc00000

0800d960 <register_fini>:
 800d960:	4b03      	ldr	r3, [pc, #12]	; (800d970 <register_fini+0x10>)
 800d962:	b510      	push	{r4, lr}
 800d964:	2b00      	cmp	r3, #0
 800d966:	d002      	beq.n	800d96e <register_fini+0xe>
 800d968:	4802      	ldr	r0, [pc, #8]	; (800d974 <register_fini+0x14>)
 800d96a:	f000 f805 	bl	800d978 <atexit>
 800d96e:	bd10      	pop	{r4, pc}
 800d970:	00000000 	.word	0x00000000
 800d974:	080116d5 	.word	0x080116d5

0800d978 <atexit>:
 800d978:	2300      	movs	r3, #0
 800d97a:	b510      	push	{r4, lr}
 800d97c:	0001      	movs	r1, r0
 800d97e:	001a      	movs	r2, r3
 800d980:	0018      	movs	r0, r3
 800d982:	f003 fef9 	bl	8011778 <__register_exitproc>
 800d986:	bd10      	pop	{r4, pc}

0800d988 <_malloc_trim_r>:
 800d988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d98a:	0004      	movs	r4, r0
 800d98c:	2008      	movs	r0, #8
 800d98e:	000d      	movs	r5, r1
 800d990:	f7ff ffc8 	bl	800d924 <sysconf>
 800d994:	0006      	movs	r6, r0
 800d996:	0020      	movs	r0, r4
 800d998:	f7fe fda4 	bl	800c4e4 <__malloc_lock>
 800d99c:	2203      	movs	r2, #3
 800d99e:	4f21      	ldr	r7, [pc, #132]	; (800da24 <_malloc_trim_r+0x9c>)
 800d9a0:	0031      	movs	r1, r6
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	685b      	ldr	r3, [r3, #4]
 800d9a6:	4393      	bics	r3, r2
 800d9a8:	1b58      	subs	r0, r3, r5
 800d9aa:	3811      	subs	r0, #17
 800d9ac:	1980      	adds	r0, r0, r6
 800d9ae:	9301      	str	r3, [sp, #4]
 800d9b0:	f7f2 fbc4 	bl	800013c <__udivsi3>
 800d9b4:	1e45      	subs	r5, r0, #1
 800d9b6:	4375      	muls	r5, r6
 800d9b8:	42ae      	cmp	r6, r5
 800d9ba:	dd04      	ble.n	800d9c6 <_malloc_trim_r+0x3e>
 800d9bc:	0020      	movs	r0, r4
 800d9be:	f7fe fd99 	bl	800c4f4 <__malloc_unlock>
 800d9c2:	2000      	movs	r0, #0
 800d9c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d9c6:	2100      	movs	r1, #0
 800d9c8:	0020      	movs	r0, r4
 800d9ca:	f7ff ff57 	bl	800d87c <_sbrk_r>
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	9a01      	ldr	r2, [sp, #4]
 800d9d2:	189b      	adds	r3, r3, r2
 800d9d4:	4298      	cmp	r0, r3
 800d9d6:	d1f1      	bne.n	800d9bc <_malloc_trim_r+0x34>
 800d9d8:	0020      	movs	r0, r4
 800d9da:	4269      	negs	r1, r5
 800d9dc:	f7ff ff4e 	bl	800d87c <_sbrk_r>
 800d9e0:	3001      	adds	r0, #1
 800d9e2:	d110      	bne.n	800da06 <_malloc_trim_r+0x7e>
 800d9e4:	2100      	movs	r1, #0
 800d9e6:	0020      	movs	r0, r4
 800d9e8:	f7ff ff48 	bl	800d87c <_sbrk_r>
 800d9ec:	68ba      	ldr	r2, [r7, #8]
 800d9ee:	1a81      	subs	r1, r0, r2
 800d9f0:	290f      	cmp	r1, #15
 800d9f2:	dde3      	ble.n	800d9bc <_malloc_trim_r+0x34>
 800d9f4:	4d0c      	ldr	r5, [pc, #48]	; (800da28 <_malloc_trim_r+0xa0>)
 800d9f6:	4b0d      	ldr	r3, [pc, #52]	; (800da2c <_malloc_trim_r+0xa4>)
 800d9f8:	682d      	ldr	r5, [r5, #0]
 800d9fa:	1b40      	subs	r0, r0, r5
 800d9fc:	6018      	str	r0, [r3, #0]
 800d9fe:	2301      	movs	r3, #1
 800da00:	430b      	orrs	r3, r1
 800da02:	6053      	str	r3, [r2, #4]
 800da04:	e7da      	b.n	800d9bc <_malloc_trim_r+0x34>
 800da06:	2601      	movs	r6, #1
 800da08:	9b01      	ldr	r3, [sp, #4]
 800da0a:	68ba      	ldr	r2, [r7, #8]
 800da0c:	1b5b      	subs	r3, r3, r5
 800da0e:	4333      	orrs	r3, r6
 800da10:	6053      	str	r3, [r2, #4]
 800da12:	4a06      	ldr	r2, [pc, #24]	; (800da2c <_malloc_trim_r+0xa4>)
 800da14:	0020      	movs	r0, r4
 800da16:	6813      	ldr	r3, [r2, #0]
 800da18:	1b5b      	subs	r3, r3, r5
 800da1a:	6013      	str	r3, [r2, #0]
 800da1c:	f7fe fd6a 	bl	800c4f4 <__malloc_unlock>
 800da20:	0030      	movs	r0, r6
 800da22:	e7cf      	b.n	800d9c4 <_malloc_trim_r+0x3c>
 800da24:	20000028 	.word	0x20000028
 800da28:	20000430 	.word	0x20000430
 800da2c:	20000c54 	.word	0x20000c54

0800da30 <_free_r>:
 800da30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da32:	1e0d      	subs	r5, r1, #0
 800da34:	9001      	str	r0, [sp, #4]
 800da36:	d02d      	beq.n	800da94 <_free_r+0x64>
 800da38:	f7fe fd54 	bl	800c4e4 <__malloc_lock>
 800da3c:	2301      	movs	r3, #1
 800da3e:	0029      	movs	r1, r5
 800da40:	469c      	mov	ip, r3
 800da42:	3908      	subs	r1, #8
 800da44:	684f      	ldr	r7, [r1, #4]
 800da46:	4662      	mov	r2, ip
 800da48:	003b      	movs	r3, r7
 800da4a:	4664      	mov	r4, ip
 800da4c:	4393      	bics	r3, r2
 800da4e:	18c8      	adds	r0, r1, r3
 800da50:	6845      	ldr	r5, [r0, #4]
 800da52:	3202      	adds	r2, #2
 800da54:	4395      	bics	r5, r2
 800da56:	4a4a      	ldr	r2, [pc, #296]	; (800db80 <_free_r+0x150>)
 800da58:	4027      	ands	r7, r4
 800da5a:	6896      	ldr	r6, [r2, #8]
 800da5c:	4286      	cmp	r6, r0
 800da5e:	d11a      	bne.n	800da96 <_free_r+0x66>
 800da60:	195b      	adds	r3, r3, r5
 800da62:	2f00      	cmp	r7, #0
 800da64:	d106      	bne.n	800da74 <_free_r+0x44>
 800da66:	6808      	ldr	r0, [r1, #0]
 800da68:	1a09      	subs	r1, r1, r0
 800da6a:	688d      	ldr	r5, [r1, #8]
 800da6c:	181b      	adds	r3, r3, r0
 800da6e:	68c8      	ldr	r0, [r1, #12]
 800da70:	60e8      	str	r0, [r5, #12]
 800da72:	6085      	str	r5, [r0, #8]
 800da74:	2001      	movs	r0, #1
 800da76:	4318      	orrs	r0, r3
 800da78:	6048      	str	r0, [r1, #4]
 800da7a:	6091      	str	r1, [r2, #8]
 800da7c:	4a41      	ldr	r2, [pc, #260]	; (800db84 <_free_r+0x154>)
 800da7e:	6812      	ldr	r2, [r2, #0]
 800da80:	429a      	cmp	r2, r3
 800da82:	d804      	bhi.n	800da8e <_free_r+0x5e>
 800da84:	4b40      	ldr	r3, [pc, #256]	; (800db88 <_free_r+0x158>)
 800da86:	9801      	ldr	r0, [sp, #4]
 800da88:	6819      	ldr	r1, [r3, #0]
 800da8a:	f7ff ff7d 	bl	800d988 <_malloc_trim_r>
 800da8e:	9801      	ldr	r0, [sp, #4]
 800da90:	f7fe fd30 	bl	800c4f4 <__malloc_unlock>
 800da94:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800da96:	2600      	movs	r6, #0
 800da98:	6045      	str	r5, [r0, #4]
 800da9a:	42b7      	cmp	r7, r6
 800da9c:	d109      	bne.n	800dab2 <_free_r+0x82>
 800da9e:	680f      	ldr	r7, [r1, #0]
 800daa0:	4c3a      	ldr	r4, [pc, #232]	; (800db8c <_free_r+0x15c>)
 800daa2:	1bc9      	subs	r1, r1, r7
 800daa4:	19db      	adds	r3, r3, r7
 800daa6:	688f      	ldr	r7, [r1, #8]
 800daa8:	42a7      	cmp	r7, r4
 800daaa:	d02c      	beq.n	800db06 <_free_r+0xd6>
 800daac:	68cc      	ldr	r4, [r1, #12]
 800daae:	60fc      	str	r4, [r7, #12]
 800dab0:	60a7      	str	r7, [r4, #8]
 800dab2:	1947      	adds	r7, r0, r5
 800dab4:	687c      	ldr	r4, [r7, #4]
 800dab6:	2701      	movs	r7, #1
 800dab8:	423c      	tst	r4, r7
 800daba:	d10b      	bne.n	800dad4 <_free_r+0xa4>
 800dabc:	195b      	adds	r3, r3, r5
 800dabe:	6885      	ldr	r5, [r0, #8]
 800dac0:	2e00      	cmp	r6, #0
 800dac2:	d122      	bne.n	800db0a <_free_r+0xda>
 800dac4:	4c31      	ldr	r4, [pc, #196]	; (800db8c <_free_r+0x15c>)
 800dac6:	42a5      	cmp	r5, r4
 800dac8:	d11f      	bne.n	800db0a <_free_r+0xda>
 800daca:	003e      	movs	r6, r7
 800dacc:	6151      	str	r1, [r2, #20]
 800dace:	6111      	str	r1, [r2, #16]
 800dad0:	60cd      	str	r5, [r1, #12]
 800dad2:	608d      	str	r5, [r1, #8]
 800dad4:	2501      	movs	r5, #1
 800dad6:	0028      	movs	r0, r5
 800dad8:	4318      	orrs	r0, r3
 800dada:	6048      	str	r0, [r1, #4]
 800dadc:	50cb      	str	r3, [r1, r3]
 800dade:	2e00      	cmp	r6, #0
 800dae0:	d1d5      	bne.n	800da8e <_free_r+0x5e>
 800dae2:	2080      	movs	r0, #128	; 0x80
 800dae4:	0080      	lsls	r0, r0, #2
 800dae6:	4283      	cmp	r3, r0
 800dae8:	d213      	bcs.n	800db12 <_free_r+0xe2>
 800daea:	08d8      	lsrs	r0, r3, #3
 800daec:	095b      	lsrs	r3, r3, #5
 800daee:	409d      	lsls	r5, r3
 800daf0:	6853      	ldr	r3, [r2, #4]
 800daf2:	431d      	orrs	r5, r3
 800daf4:	00c3      	lsls	r3, r0, #3
 800daf6:	189b      	adds	r3, r3, r2
 800daf8:	6055      	str	r5, [r2, #4]
 800dafa:	689a      	ldr	r2, [r3, #8]
 800dafc:	60cb      	str	r3, [r1, #12]
 800dafe:	608a      	str	r2, [r1, #8]
 800db00:	6099      	str	r1, [r3, #8]
 800db02:	60d1      	str	r1, [r2, #12]
 800db04:	e7c3      	b.n	800da8e <_free_r+0x5e>
 800db06:	4666      	mov	r6, ip
 800db08:	e7d3      	b.n	800dab2 <_free_r+0x82>
 800db0a:	68c0      	ldr	r0, [r0, #12]
 800db0c:	60e8      	str	r0, [r5, #12]
 800db0e:	6085      	str	r5, [r0, #8]
 800db10:	e7e0      	b.n	800dad4 <_free_r+0xa4>
 800db12:	0a5d      	lsrs	r5, r3, #9
 800db14:	2d04      	cmp	r5, #4
 800db16:	d812      	bhi.n	800db3e <_free_r+0x10e>
 800db18:	0998      	lsrs	r0, r3, #6
 800db1a:	3038      	adds	r0, #56	; 0x38
 800db1c:	00c6      	lsls	r6, r0, #3
 800db1e:	18b6      	adds	r6, r6, r2
 800db20:	68b5      	ldr	r5, [r6, #8]
 800db22:	2703      	movs	r7, #3
 800db24:	42ae      	cmp	r6, r5
 800db26:	d125      	bne.n	800db74 <_free_r+0x144>
 800db28:	2301      	movs	r3, #1
 800db2a:	1080      	asrs	r0, r0, #2
 800db2c:	4083      	lsls	r3, r0
 800db2e:	6850      	ldr	r0, [r2, #4]
 800db30:	4303      	orrs	r3, r0
 800db32:	6053      	str	r3, [r2, #4]
 800db34:	60ce      	str	r6, [r1, #12]
 800db36:	608d      	str	r5, [r1, #8]
 800db38:	60b1      	str	r1, [r6, #8]
 800db3a:	60e9      	str	r1, [r5, #12]
 800db3c:	e7a7      	b.n	800da8e <_free_r+0x5e>
 800db3e:	2d14      	cmp	r5, #20
 800db40:	d802      	bhi.n	800db48 <_free_r+0x118>
 800db42:	0028      	movs	r0, r5
 800db44:	305b      	adds	r0, #91	; 0x5b
 800db46:	e7e9      	b.n	800db1c <_free_r+0xec>
 800db48:	2d54      	cmp	r5, #84	; 0x54
 800db4a:	d802      	bhi.n	800db52 <_free_r+0x122>
 800db4c:	0b18      	lsrs	r0, r3, #12
 800db4e:	306e      	adds	r0, #110	; 0x6e
 800db50:	e7e4      	b.n	800db1c <_free_r+0xec>
 800db52:	20aa      	movs	r0, #170	; 0xaa
 800db54:	0040      	lsls	r0, r0, #1
 800db56:	4285      	cmp	r5, r0
 800db58:	d802      	bhi.n	800db60 <_free_r+0x130>
 800db5a:	0bd8      	lsrs	r0, r3, #15
 800db5c:	3077      	adds	r0, #119	; 0x77
 800db5e:	e7dd      	b.n	800db1c <_free_r+0xec>
 800db60:	4e0b      	ldr	r6, [pc, #44]	; (800db90 <_free_r+0x160>)
 800db62:	207e      	movs	r0, #126	; 0x7e
 800db64:	42b5      	cmp	r5, r6
 800db66:	d8d9      	bhi.n	800db1c <_free_r+0xec>
 800db68:	0c98      	lsrs	r0, r3, #18
 800db6a:	307c      	adds	r0, #124	; 0x7c
 800db6c:	e7d6      	b.n	800db1c <_free_r+0xec>
 800db6e:	68ad      	ldr	r5, [r5, #8]
 800db70:	42ae      	cmp	r6, r5
 800db72:	d003      	beq.n	800db7c <_free_r+0x14c>
 800db74:	686a      	ldr	r2, [r5, #4]
 800db76:	43ba      	bics	r2, r7
 800db78:	429a      	cmp	r2, r3
 800db7a:	d8f8      	bhi.n	800db6e <_free_r+0x13e>
 800db7c:	68ee      	ldr	r6, [r5, #12]
 800db7e:	e7d9      	b.n	800db34 <_free_r+0x104>
 800db80:	20000028 	.word	0x20000028
 800db84:	20000434 	.word	0x20000434
 800db88:	20000c84 	.word	0x20000c84
 800db8c:	20000030 	.word	0x20000030
 800db90:	00000554 	.word	0x00000554

0800db94 <rshift>:
 800db94:	0002      	movs	r2, r0
 800db96:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db98:	6904      	ldr	r4, [r0, #16]
 800db9a:	114b      	asrs	r3, r1, #5
 800db9c:	b085      	sub	sp, #20
 800db9e:	3214      	adds	r2, #20
 800dba0:	9302      	str	r3, [sp, #8]
 800dba2:	114d      	asrs	r5, r1, #5
 800dba4:	0013      	movs	r3, r2
 800dba6:	42ac      	cmp	r4, r5
 800dba8:	dd32      	ble.n	800dc10 <rshift+0x7c>
 800dbaa:	261f      	movs	r6, #31
 800dbac:	000f      	movs	r7, r1
 800dbae:	114b      	asrs	r3, r1, #5
 800dbb0:	009b      	lsls	r3, r3, #2
 800dbb2:	00a5      	lsls	r5, r4, #2
 800dbb4:	18d3      	adds	r3, r2, r3
 800dbb6:	4037      	ands	r7, r6
 800dbb8:	1955      	adds	r5, r2, r5
 800dbba:	9300      	str	r3, [sp, #0]
 800dbbc:	9701      	str	r7, [sp, #4]
 800dbbe:	4231      	tst	r1, r6
 800dbc0:	d10d      	bne.n	800dbde <rshift+0x4a>
 800dbc2:	0016      	movs	r6, r2
 800dbc4:	0019      	movs	r1, r3
 800dbc6:	428d      	cmp	r5, r1
 800dbc8:	d836      	bhi.n	800dc38 <rshift+0xa4>
 800dbca:	9900      	ldr	r1, [sp, #0]
 800dbcc:	2300      	movs	r3, #0
 800dbce:	3903      	subs	r1, #3
 800dbd0:	428d      	cmp	r5, r1
 800dbd2:	d302      	bcc.n	800dbda <rshift+0x46>
 800dbd4:	9b02      	ldr	r3, [sp, #8]
 800dbd6:	1ae4      	subs	r4, r4, r3
 800dbd8:	00a3      	lsls	r3, r4, #2
 800dbda:	18d3      	adds	r3, r2, r3
 800dbdc:	e018      	b.n	800dc10 <rshift+0x7c>
 800dbde:	2120      	movs	r1, #32
 800dbe0:	9e01      	ldr	r6, [sp, #4]
 800dbe2:	9f01      	ldr	r7, [sp, #4]
 800dbe4:	1b89      	subs	r1, r1, r6
 800dbe6:	9e00      	ldr	r6, [sp, #0]
 800dbe8:	9103      	str	r1, [sp, #12]
 800dbea:	ce02      	ldmia	r6!, {r1}
 800dbec:	4694      	mov	ip, r2
 800dbee:	40f9      	lsrs	r1, r7
 800dbf0:	42b5      	cmp	r5, r6
 800dbf2:	d816      	bhi.n	800dc22 <rshift+0x8e>
 800dbf4:	9e00      	ldr	r6, [sp, #0]
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	3601      	adds	r6, #1
 800dbfa:	42b5      	cmp	r5, r6
 800dbfc:	d303      	bcc.n	800dc06 <rshift+0x72>
 800dbfe:	9b02      	ldr	r3, [sp, #8]
 800dc00:	1ae3      	subs	r3, r4, r3
 800dc02:	009b      	lsls	r3, r3, #2
 800dc04:	3b04      	subs	r3, #4
 800dc06:	18d3      	adds	r3, r2, r3
 800dc08:	6019      	str	r1, [r3, #0]
 800dc0a:	2900      	cmp	r1, #0
 800dc0c:	d000      	beq.n	800dc10 <rshift+0x7c>
 800dc0e:	3304      	adds	r3, #4
 800dc10:	1a99      	subs	r1, r3, r2
 800dc12:	1089      	asrs	r1, r1, #2
 800dc14:	6101      	str	r1, [r0, #16]
 800dc16:	4293      	cmp	r3, r2
 800dc18:	d101      	bne.n	800dc1e <rshift+0x8a>
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	6143      	str	r3, [r0, #20]
 800dc1e:	b005      	add	sp, #20
 800dc20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc22:	6837      	ldr	r7, [r6, #0]
 800dc24:	9b03      	ldr	r3, [sp, #12]
 800dc26:	409f      	lsls	r7, r3
 800dc28:	430f      	orrs	r7, r1
 800dc2a:	4661      	mov	r1, ip
 800dc2c:	c180      	stmia	r1!, {r7}
 800dc2e:	468c      	mov	ip, r1
 800dc30:	9b01      	ldr	r3, [sp, #4]
 800dc32:	ce02      	ldmia	r6!, {r1}
 800dc34:	40d9      	lsrs	r1, r3
 800dc36:	e7db      	b.n	800dbf0 <rshift+0x5c>
 800dc38:	c980      	ldmia	r1!, {r7}
 800dc3a:	c680      	stmia	r6!, {r7}
 800dc3c:	e7c3      	b.n	800dbc6 <rshift+0x32>

0800dc3e <__hexdig_fun>:
 800dc3e:	0002      	movs	r2, r0
 800dc40:	3a30      	subs	r2, #48	; 0x30
 800dc42:	0003      	movs	r3, r0
 800dc44:	2a09      	cmp	r2, #9
 800dc46:	d802      	bhi.n	800dc4e <__hexdig_fun+0x10>
 800dc48:	3b20      	subs	r3, #32
 800dc4a:	b2d8      	uxtb	r0, r3
 800dc4c:	4770      	bx	lr
 800dc4e:	0002      	movs	r2, r0
 800dc50:	3a61      	subs	r2, #97	; 0x61
 800dc52:	2a05      	cmp	r2, #5
 800dc54:	d801      	bhi.n	800dc5a <__hexdig_fun+0x1c>
 800dc56:	3b47      	subs	r3, #71	; 0x47
 800dc58:	e7f7      	b.n	800dc4a <__hexdig_fun+0xc>
 800dc5a:	001a      	movs	r2, r3
 800dc5c:	3a41      	subs	r2, #65	; 0x41
 800dc5e:	2000      	movs	r0, #0
 800dc60:	2a05      	cmp	r2, #5
 800dc62:	d8f3      	bhi.n	800dc4c <__hexdig_fun+0xe>
 800dc64:	3b27      	subs	r3, #39	; 0x27
 800dc66:	e7f0      	b.n	800dc4a <__hexdig_fun+0xc>

0800dc68 <__gethex>:
 800dc68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc6a:	b089      	sub	sp, #36	; 0x24
 800dc6c:	9307      	str	r3, [sp, #28]
 800dc6e:	2302      	movs	r3, #2
 800dc70:	9201      	str	r2, [sp, #4]
 800dc72:	680a      	ldr	r2, [r1, #0]
 800dc74:	425b      	negs	r3, r3
 800dc76:	9003      	str	r0, [sp, #12]
 800dc78:	9106      	str	r1, [sp, #24]
 800dc7a:	1c96      	adds	r6, r2, #2
 800dc7c:	1a9b      	subs	r3, r3, r2
 800dc7e:	199a      	adds	r2, r3, r6
 800dc80:	9600      	str	r6, [sp, #0]
 800dc82:	9205      	str	r2, [sp, #20]
 800dc84:	9a00      	ldr	r2, [sp, #0]
 800dc86:	3601      	adds	r6, #1
 800dc88:	7810      	ldrb	r0, [r2, #0]
 800dc8a:	2830      	cmp	r0, #48	; 0x30
 800dc8c:	d0f7      	beq.n	800dc7e <__gethex+0x16>
 800dc8e:	f7ff ffd6 	bl	800dc3e <__hexdig_fun>
 800dc92:	2300      	movs	r3, #0
 800dc94:	001d      	movs	r5, r3
 800dc96:	9302      	str	r3, [sp, #8]
 800dc98:	4298      	cmp	r0, r3
 800dc9a:	d11d      	bne.n	800dcd8 <__gethex+0x70>
 800dc9c:	2201      	movs	r2, #1
 800dc9e:	49a6      	ldr	r1, [pc, #664]	; (800df38 <__gethex+0x2d0>)
 800dca0:	9800      	ldr	r0, [sp, #0]
 800dca2:	f7ff fd33 	bl	800d70c <strncmp>
 800dca6:	0007      	movs	r7, r0
 800dca8:	42a8      	cmp	r0, r5
 800dcaa:	d169      	bne.n	800dd80 <__gethex+0x118>
 800dcac:	9b00      	ldr	r3, [sp, #0]
 800dcae:	0034      	movs	r4, r6
 800dcb0:	7858      	ldrb	r0, [r3, #1]
 800dcb2:	f7ff ffc4 	bl	800dc3e <__hexdig_fun>
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	9302      	str	r3, [sp, #8]
 800dcba:	42a8      	cmp	r0, r5
 800dcbc:	d02f      	beq.n	800dd1e <__gethex+0xb6>
 800dcbe:	9600      	str	r6, [sp, #0]
 800dcc0:	9b00      	ldr	r3, [sp, #0]
 800dcc2:	7818      	ldrb	r0, [r3, #0]
 800dcc4:	2830      	cmp	r0, #48	; 0x30
 800dcc6:	d009      	beq.n	800dcdc <__gethex+0x74>
 800dcc8:	f7ff ffb9 	bl	800dc3e <__hexdig_fun>
 800dccc:	4242      	negs	r2, r0
 800dcce:	4142      	adcs	r2, r0
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	0035      	movs	r5, r6
 800dcd4:	9202      	str	r2, [sp, #8]
 800dcd6:	9305      	str	r3, [sp, #20]
 800dcd8:	9c00      	ldr	r4, [sp, #0]
 800dcda:	e004      	b.n	800dce6 <__gethex+0x7e>
 800dcdc:	9b00      	ldr	r3, [sp, #0]
 800dcde:	3301      	adds	r3, #1
 800dce0:	9300      	str	r3, [sp, #0]
 800dce2:	e7ed      	b.n	800dcc0 <__gethex+0x58>
 800dce4:	3401      	adds	r4, #1
 800dce6:	7820      	ldrb	r0, [r4, #0]
 800dce8:	f7ff ffa9 	bl	800dc3e <__hexdig_fun>
 800dcec:	1e07      	subs	r7, r0, #0
 800dcee:	d1f9      	bne.n	800dce4 <__gethex+0x7c>
 800dcf0:	2201      	movs	r2, #1
 800dcf2:	0020      	movs	r0, r4
 800dcf4:	4990      	ldr	r1, [pc, #576]	; (800df38 <__gethex+0x2d0>)
 800dcf6:	f7ff fd09 	bl	800d70c <strncmp>
 800dcfa:	2800      	cmp	r0, #0
 800dcfc:	d10d      	bne.n	800dd1a <__gethex+0xb2>
 800dcfe:	2d00      	cmp	r5, #0
 800dd00:	d106      	bne.n	800dd10 <__gethex+0xa8>
 800dd02:	3401      	adds	r4, #1
 800dd04:	0025      	movs	r5, r4
 800dd06:	7820      	ldrb	r0, [r4, #0]
 800dd08:	f7ff ff99 	bl	800dc3e <__hexdig_fun>
 800dd0c:	2800      	cmp	r0, #0
 800dd0e:	d102      	bne.n	800dd16 <__gethex+0xae>
 800dd10:	1b2d      	subs	r5, r5, r4
 800dd12:	00af      	lsls	r7, r5, #2
 800dd14:	e003      	b.n	800dd1e <__gethex+0xb6>
 800dd16:	3401      	adds	r4, #1
 800dd18:	e7f5      	b.n	800dd06 <__gethex+0x9e>
 800dd1a:	2d00      	cmp	r5, #0
 800dd1c:	d1f8      	bne.n	800dd10 <__gethex+0xa8>
 800dd1e:	2220      	movs	r2, #32
 800dd20:	7823      	ldrb	r3, [r4, #0]
 800dd22:	0026      	movs	r6, r4
 800dd24:	4393      	bics	r3, r2
 800dd26:	2b50      	cmp	r3, #80	; 0x50
 800dd28:	d11d      	bne.n	800dd66 <__gethex+0xfe>
 800dd2a:	7863      	ldrb	r3, [r4, #1]
 800dd2c:	2b2b      	cmp	r3, #43	; 0x2b
 800dd2e:	d02c      	beq.n	800dd8a <__gethex+0x122>
 800dd30:	2b2d      	cmp	r3, #45	; 0x2d
 800dd32:	d02e      	beq.n	800dd92 <__gethex+0x12a>
 800dd34:	2300      	movs	r3, #0
 800dd36:	1c66      	adds	r6, r4, #1
 800dd38:	9304      	str	r3, [sp, #16]
 800dd3a:	7830      	ldrb	r0, [r6, #0]
 800dd3c:	f7ff ff7f 	bl	800dc3e <__hexdig_fun>
 800dd40:	1e43      	subs	r3, r0, #1
 800dd42:	b2db      	uxtb	r3, r3
 800dd44:	2b18      	cmp	r3, #24
 800dd46:	d82b      	bhi.n	800dda0 <__gethex+0x138>
 800dd48:	3810      	subs	r0, #16
 800dd4a:	0005      	movs	r5, r0
 800dd4c:	7870      	ldrb	r0, [r6, #1]
 800dd4e:	f7ff ff76 	bl	800dc3e <__hexdig_fun>
 800dd52:	1e43      	subs	r3, r0, #1
 800dd54:	b2db      	uxtb	r3, r3
 800dd56:	3601      	adds	r6, #1
 800dd58:	2b18      	cmp	r3, #24
 800dd5a:	d91c      	bls.n	800dd96 <__gethex+0x12e>
 800dd5c:	9b04      	ldr	r3, [sp, #16]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d000      	beq.n	800dd64 <__gethex+0xfc>
 800dd62:	426d      	negs	r5, r5
 800dd64:	197f      	adds	r7, r7, r5
 800dd66:	9b06      	ldr	r3, [sp, #24]
 800dd68:	601e      	str	r6, [r3, #0]
 800dd6a:	9b02      	ldr	r3, [sp, #8]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d019      	beq.n	800dda4 <__gethex+0x13c>
 800dd70:	2600      	movs	r6, #0
 800dd72:	9b05      	ldr	r3, [sp, #20]
 800dd74:	42b3      	cmp	r3, r6
 800dd76:	d100      	bne.n	800dd7a <__gethex+0x112>
 800dd78:	3606      	adds	r6, #6
 800dd7a:	0030      	movs	r0, r6
 800dd7c:	b009      	add	sp, #36	; 0x24
 800dd7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd80:	2301      	movs	r3, #1
 800dd82:	2700      	movs	r7, #0
 800dd84:	9c00      	ldr	r4, [sp, #0]
 800dd86:	9302      	str	r3, [sp, #8]
 800dd88:	e7c9      	b.n	800dd1e <__gethex+0xb6>
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	9304      	str	r3, [sp, #16]
 800dd8e:	1ca6      	adds	r6, r4, #2
 800dd90:	e7d3      	b.n	800dd3a <__gethex+0xd2>
 800dd92:	2301      	movs	r3, #1
 800dd94:	e7fa      	b.n	800dd8c <__gethex+0x124>
 800dd96:	230a      	movs	r3, #10
 800dd98:	435d      	muls	r5, r3
 800dd9a:	182d      	adds	r5, r5, r0
 800dd9c:	3d10      	subs	r5, #16
 800dd9e:	e7d5      	b.n	800dd4c <__gethex+0xe4>
 800dda0:	0026      	movs	r6, r4
 800dda2:	e7e0      	b.n	800dd66 <__gethex+0xfe>
 800dda4:	9b00      	ldr	r3, [sp, #0]
 800dda6:	9902      	ldr	r1, [sp, #8]
 800dda8:	1ae3      	subs	r3, r4, r3
 800ddaa:	3b01      	subs	r3, #1
 800ddac:	2b07      	cmp	r3, #7
 800ddae:	dc0a      	bgt.n	800ddc6 <__gethex+0x15e>
 800ddb0:	9803      	ldr	r0, [sp, #12]
 800ddb2:	f000 fa5d 	bl	800e270 <_Balloc>
 800ddb6:	1e05      	subs	r5, r0, #0
 800ddb8:	d108      	bne.n	800ddcc <__gethex+0x164>
 800ddba:	002a      	movs	r2, r5
 800ddbc:	21e4      	movs	r1, #228	; 0xe4
 800ddbe:	4b5f      	ldr	r3, [pc, #380]	; (800df3c <__gethex+0x2d4>)
 800ddc0:	485f      	ldr	r0, [pc, #380]	; (800df40 <__gethex+0x2d8>)
 800ddc2:	f003 fd19 	bl	80117f8 <__assert_func>
 800ddc6:	3101      	adds	r1, #1
 800ddc8:	105b      	asrs	r3, r3, #1
 800ddca:	e7ef      	b.n	800ddac <__gethex+0x144>
 800ddcc:	0003      	movs	r3, r0
 800ddce:	3314      	adds	r3, #20
 800ddd0:	9302      	str	r3, [sp, #8]
 800ddd2:	9305      	str	r3, [sp, #20]
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	001e      	movs	r6, r3
 800ddd8:	9304      	str	r3, [sp, #16]
 800ddda:	9b00      	ldr	r3, [sp, #0]
 800dddc:	42a3      	cmp	r3, r4
 800ddde:	d33f      	bcc.n	800de60 <__gethex+0x1f8>
 800dde0:	9c05      	ldr	r4, [sp, #20]
 800dde2:	9b02      	ldr	r3, [sp, #8]
 800dde4:	c440      	stmia	r4!, {r6}
 800dde6:	1ae4      	subs	r4, r4, r3
 800dde8:	10a4      	asrs	r4, r4, #2
 800ddea:	0030      	movs	r0, r6
 800ddec:	612c      	str	r4, [r5, #16]
 800ddee:	f000 fb01 	bl	800e3f4 <__hi0bits>
 800ddf2:	9b01      	ldr	r3, [sp, #4]
 800ddf4:	0164      	lsls	r4, r4, #5
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	1a26      	subs	r6, r4, r0
 800ddfa:	9300      	str	r3, [sp, #0]
 800ddfc:	429e      	cmp	r6, r3
 800ddfe:	dd51      	ble.n	800dea4 <__gethex+0x23c>
 800de00:	1af6      	subs	r6, r6, r3
 800de02:	0031      	movs	r1, r6
 800de04:	0028      	movs	r0, r5
 800de06:	f000 fe7b 	bl	800eb00 <__any_on>
 800de0a:	1e04      	subs	r4, r0, #0
 800de0c:	d016      	beq.n	800de3c <__gethex+0x1d4>
 800de0e:	2401      	movs	r4, #1
 800de10:	231f      	movs	r3, #31
 800de12:	0020      	movs	r0, r4
 800de14:	1e72      	subs	r2, r6, #1
 800de16:	4013      	ands	r3, r2
 800de18:	4098      	lsls	r0, r3
 800de1a:	0003      	movs	r3, r0
 800de1c:	1151      	asrs	r1, r2, #5
 800de1e:	9802      	ldr	r0, [sp, #8]
 800de20:	0089      	lsls	r1, r1, #2
 800de22:	5809      	ldr	r1, [r1, r0]
 800de24:	4219      	tst	r1, r3
 800de26:	d009      	beq.n	800de3c <__gethex+0x1d4>
 800de28:	42a2      	cmp	r2, r4
 800de2a:	dd06      	ble.n	800de3a <__gethex+0x1d2>
 800de2c:	0028      	movs	r0, r5
 800de2e:	1eb1      	subs	r1, r6, #2
 800de30:	f000 fe66 	bl	800eb00 <__any_on>
 800de34:	3402      	adds	r4, #2
 800de36:	2800      	cmp	r0, #0
 800de38:	d100      	bne.n	800de3c <__gethex+0x1d4>
 800de3a:	2402      	movs	r4, #2
 800de3c:	0031      	movs	r1, r6
 800de3e:	0028      	movs	r0, r5
 800de40:	f7ff fea8 	bl	800db94 <rshift>
 800de44:	19bf      	adds	r7, r7, r6
 800de46:	9b01      	ldr	r3, [sp, #4]
 800de48:	689b      	ldr	r3, [r3, #8]
 800de4a:	42bb      	cmp	r3, r7
 800de4c:	da3a      	bge.n	800dec4 <__gethex+0x25c>
 800de4e:	0029      	movs	r1, r5
 800de50:	9803      	ldr	r0, [sp, #12]
 800de52:	f000 fa35 	bl	800e2c0 <_Bfree>
 800de56:	2300      	movs	r3, #0
 800de58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de5a:	26a3      	movs	r6, #163	; 0xa3
 800de5c:	6013      	str	r3, [r2, #0]
 800de5e:	e78c      	b.n	800dd7a <__gethex+0x112>
 800de60:	3c01      	subs	r4, #1
 800de62:	7823      	ldrb	r3, [r4, #0]
 800de64:	2b2e      	cmp	r3, #46	; 0x2e
 800de66:	d012      	beq.n	800de8e <__gethex+0x226>
 800de68:	9b04      	ldr	r3, [sp, #16]
 800de6a:	2b20      	cmp	r3, #32
 800de6c:	d104      	bne.n	800de78 <__gethex+0x210>
 800de6e:	9b05      	ldr	r3, [sp, #20]
 800de70:	c340      	stmia	r3!, {r6}
 800de72:	2600      	movs	r6, #0
 800de74:	9305      	str	r3, [sp, #20]
 800de76:	9604      	str	r6, [sp, #16]
 800de78:	7820      	ldrb	r0, [r4, #0]
 800de7a:	f7ff fee0 	bl	800dc3e <__hexdig_fun>
 800de7e:	230f      	movs	r3, #15
 800de80:	4018      	ands	r0, r3
 800de82:	9b04      	ldr	r3, [sp, #16]
 800de84:	4098      	lsls	r0, r3
 800de86:	3304      	adds	r3, #4
 800de88:	4306      	orrs	r6, r0
 800de8a:	9304      	str	r3, [sp, #16]
 800de8c:	e7a5      	b.n	800ddda <__gethex+0x172>
 800de8e:	9b00      	ldr	r3, [sp, #0]
 800de90:	42a3      	cmp	r3, r4
 800de92:	d8e9      	bhi.n	800de68 <__gethex+0x200>
 800de94:	2201      	movs	r2, #1
 800de96:	0020      	movs	r0, r4
 800de98:	4927      	ldr	r1, [pc, #156]	; (800df38 <__gethex+0x2d0>)
 800de9a:	f7ff fc37 	bl	800d70c <strncmp>
 800de9e:	2800      	cmp	r0, #0
 800dea0:	d1e2      	bne.n	800de68 <__gethex+0x200>
 800dea2:	e79a      	b.n	800ddda <__gethex+0x172>
 800dea4:	9b00      	ldr	r3, [sp, #0]
 800dea6:	2400      	movs	r4, #0
 800dea8:	429e      	cmp	r6, r3
 800deaa:	dacc      	bge.n	800de46 <__gethex+0x1de>
 800deac:	1b9e      	subs	r6, r3, r6
 800deae:	0029      	movs	r1, r5
 800deb0:	0032      	movs	r2, r6
 800deb2:	9803      	ldr	r0, [sp, #12]
 800deb4:	f000 fbf0 	bl	800e698 <__lshift>
 800deb8:	0003      	movs	r3, r0
 800deba:	3314      	adds	r3, #20
 800debc:	0005      	movs	r5, r0
 800debe:	1bbf      	subs	r7, r7, r6
 800dec0:	9302      	str	r3, [sp, #8]
 800dec2:	e7c0      	b.n	800de46 <__gethex+0x1de>
 800dec4:	9b01      	ldr	r3, [sp, #4]
 800dec6:	685e      	ldr	r6, [r3, #4]
 800dec8:	42be      	cmp	r6, r7
 800deca:	dd70      	ble.n	800dfae <__gethex+0x346>
 800decc:	9b00      	ldr	r3, [sp, #0]
 800dece:	1bf6      	subs	r6, r6, r7
 800ded0:	42b3      	cmp	r3, r6
 800ded2:	dc37      	bgt.n	800df44 <__gethex+0x2dc>
 800ded4:	9b01      	ldr	r3, [sp, #4]
 800ded6:	68db      	ldr	r3, [r3, #12]
 800ded8:	2b02      	cmp	r3, #2
 800deda:	d024      	beq.n	800df26 <__gethex+0x2be>
 800dedc:	2b03      	cmp	r3, #3
 800dede:	d026      	beq.n	800df2e <__gethex+0x2c6>
 800dee0:	2b01      	cmp	r3, #1
 800dee2:	d117      	bne.n	800df14 <__gethex+0x2ac>
 800dee4:	9b00      	ldr	r3, [sp, #0]
 800dee6:	42b3      	cmp	r3, r6
 800dee8:	d114      	bne.n	800df14 <__gethex+0x2ac>
 800deea:	2b01      	cmp	r3, #1
 800deec:	d10b      	bne.n	800df06 <__gethex+0x29e>
 800deee:	9b01      	ldr	r3, [sp, #4]
 800def0:	9a07      	ldr	r2, [sp, #28]
 800def2:	685b      	ldr	r3, [r3, #4]
 800def4:	2662      	movs	r6, #98	; 0x62
 800def6:	6013      	str	r3, [r2, #0]
 800def8:	2301      	movs	r3, #1
 800defa:	9a02      	ldr	r2, [sp, #8]
 800defc:	612b      	str	r3, [r5, #16]
 800defe:	6013      	str	r3, [r2, #0]
 800df00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df02:	601d      	str	r5, [r3, #0]
 800df04:	e739      	b.n	800dd7a <__gethex+0x112>
 800df06:	9900      	ldr	r1, [sp, #0]
 800df08:	0028      	movs	r0, r5
 800df0a:	3901      	subs	r1, #1
 800df0c:	f000 fdf8 	bl	800eb00 <__any_on>
 800df10:	2800      	cmp	r0, #0
 800df12:	d1ec      	bne.n	800deee <__gethex+0x286>
 800df14:	0029      	movs	r1, r5
 800df16:	9803      	ldr	r0, [sp, #12]
 800df18:	f000 f9d2 	bl	800e2c0 <_Bfree>
 800df1c:	2300      	movs	r3, #0
 800df1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df20:	2650      	movs	r6, #80	; 0x50
 800df22:	6013      	str	r3, [r2, #0]
 800df24:	e729      	b.n	800dd7a <__gethex+0x112>
 800df26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d1f3      	bne.n	800df14 <__gethex+0x2ac>
 800df2c:	e7df      	b.n	800deee <__gethex+0x286>
 800df2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800df30:	2b00      	cmp	r3, #0
 800df32:	d1dc      	bne.n	800deee <__gethex+0x286>
 800df34:	e7ee      	b.n	800df14 <__gethex+0x2ac>
 800df36:	46c0      	nop			; (mov r8, r8)
 800df38:	08015e04 	.word	0x08015e04
 800df3c:	08015f61 	.word	0x08015f61
 800df40:	08015f72 	.word	0x08015f72
 800df44:	1e77      	subs	r7, r6, #1
 800df46:	2c00      	cmp	r4, #0
 800df48:	d12f      	bne.n	800dfaa <__gethex+0x342>
 800df4a:	2f00      	cmp	r7, #0
 800df4c:	d004      	beq.n	800df58 <__gethex+0x2f0>
 800df4e:	0039      	movs	r1, r7
 800df50:	0028      	movs	r0, r5
 800df52:	f000 fdd5 	bl	800eb00 <__any_on>
 800df56:	0004      	movs	r4, r0
 800df58:	231f      	movs	r3, #31
 800df5a:	117a      	asrs	r2, r7, #5
 800df5c:	401f      	ands	r7, r3
 800df5e:	3b1e      	subs	r3, #30
 800df60:	40bb      	lsls	r3, r7
 800df62:	9902      	ldr	r1, [sp, #8]
 800df64:	0092      	lsls	r2, r2, #2
 800df66:	5852      	ldr	r2, [r2, r1]
 800df68:	421a      	tst	r2, r3
 800df6a:	d001      	beq.n	800df70 <__gethex+0x308>
 800df6c:	2302      	movs	r3, #2
 800df6e:	431c      	orrs	r4, r3
 800df70:	9b00      	ldr	r3, [sp, #0]
 800df72:	0031      	movs	r1, r6
 800df74:	1b9b      	subs	r3, r3, r6
 800df76:	2602      	movs	r6, #2
 800df78:	0028      	movs	r0, r5
 800df7a:	9300      	str	r3, [sp, #0]
 800df7c:	f7ff fe0a 	bl	800db94 <rshift>
 800df80:	9b01      	ldr	r3, [sp, #4]
 800df82:	685f      	ldr	r7, [r3, #4]
 800df84:	2c00      	cmp	r4, #0
 800df86:	d041      	beq.n	800e00c <__gethex+0x3a4>
 800df88:	9b01      	ldr	r3, [sp, #4]
 800df8a:	68db      	ldr	r3, [r3, #12]
 800df8c:	2b02      	cmp	r3, #2
 800df8e:	d010      	beq.n	800dfb2 <__gethex+0x34a>
 800df90:	2b03      	cmp	r3, #3
 800df92:	d012      	beq.n	800dfba <__gethex+0x352>
 800df94:	2b01      	cmp	r3, #1
 800df96:	d106      	bne.n	800dfa6 <__gethex+0x33e>
 800df98:	07a2      	lsls	r2, r4, #30
 800df9a:	d504      	bpl.n	800dfa6 <__gethex+0x33e>
 800df9c:	9a02      	ldr	r2, [sp, #8]
 800df9e:	6812      	ldr	r2, [r2, #0]
 800dfa0:	4314      	orrs	r4, r2
 800dfa2:	421c      	tst	r4, r3
 800dfa4:	d10c      	bne.n	800dfc0 <__gethex+0x358>
 800dfa6:	2310      	movs	r3, #16
 800dfa8:	e02f      	b.n	800e00a <__gethex+0x3a2>
 800dfaa:	2401      	movs	r4, #1
 800dfac:	e7d4      	b.n	800df58 <__gethex+0x2f0>
 800dfae:	2601      	movs	r6, #1
 800dfb0:	e7e8      	b.n	800df84 <__gethex+0x31c>
 800dfb2:	2301      	movs	r3, #1
 800dfb4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dfb6:	1a9b      	subs	r3, r3, r2
 800dfb8:	930f      	str	r3, [sp, #60]	; 0x3c
 800dfba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d0f2      	beq.n	800dfa6 <__gethex+0x33e>
 800dfc0:	692b      	ldr	r3, [r5, #16]
 800dfc2:	2000      	movs	r0, #0
 800dfc4:	9302      	str	r3, [sp, #8]
 800dfc6:	009b      	lsls	r3, r3, #2
 800dfc8:	9304      	str	r3, [sp, #16]
 800dfca:	002b      	movs	r3, r5
 800dfcc:	9a04      	ldr	r2, [sp, #16]
 800dfce:	3314      	adds	r3, #20
 800dfd0:	1899      	adds	r1, r3, r2
 800dfd2:	681a      	ldr	r2, [r3, #0]
 800dfd4:	1c54      	adds	r4, r2, #1
 800dfd6:	d01e      	beq.n	800e016 <__gethex+0x3ae>
 800dfd8:	3201      	adds	r2, #1
 800dfda:	601a      	str	r2, [r3, #0]
 800dfdc:	002b      	movs	r3, r5
 800dfde:	3314      	adds	r3, #20
 800dfe0:	2e02      	cmp	r6, #2
 800dfe2:	d141      	bne.n	800e068 <__gethex+0x400>
 800dfe4:	9a01      	ldr	r2, [sp, #4]
 800dfe6:	9900      	ldr	r1, [sp, #0]
 800dfe8:	6812      	ldr	r2, [r2, #0]
 800dfea:	3a01      	subs	r2, #1
 800dfec:	428a      	cmp	r2, r1
 800dfee:	d10b      	bne.n	800e008 <__gethex+0x3a0>
 800dff0:	221f      	movs	r2, #31
 800dff2:	9800      	ldr	r0, [sp, #0]
 800dff4:	1149      	asrs	r1, r1, #5
 800dff6:	4002      	ands	r2, r0
 800dff8:	2001      	movs	r0, #1
 800dffa:	0004      	movs	r4, r0
 800dffc:	4094      	lsls	r4, r2
 800dffe:	0089      	lsls	r1, r1, #2
 800e000:	58cb      	ldr	r3, [r1, r3]
 800e002:	4223      	tst	r3, r4
 800e004:	d000      	beq.n	800e008 <__gethex+0x3a0>
 800e006:	2601      	movs	r6, #1
 800e008:	2320      	movs	r3, #32
 800e00a:	431e      	orrs	r6, r3
 800e00c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e00e:	601d      	str	r5, [r3, #0]
 800e010:	9b07      	ldr	r3, [sp, #28]
 800e012:	601f      	str	r7, [r3, #0]
 800e014:	e6b1      	b.n	800dd7a <__gethex+0x112>
 800e016:	c301      	stmia	r3!, {r0}
 800e018:	4299      	cmp	r1, r3
 800e01a:	d8da      	bhi.n	800dfd2 <__gethex+0x36a>
 800e01c:	68ab      	ldr	r3, [r5, #8]
 800e01e:	9a02      	ldr	r2, [sp, #8]
 800e020:	429a      	cmp	r2, r3
 800e022:	db18      	blt.n	800e056 <__gethex+0x3ee>
 800e024:	6869      	ldr	r1, [r5, #4]
 800e026:	9803      	ldr	r0, [sp, #12]
 800e028:	3101      	adds	r1, #1
 800e02a:	f000 f921 	bl	800e270 <_Balloc>
 800e02e:	1e04      	subs	r4, r0, #0
 800e030:	d104      	bne.n	800e03c <__gethex+0x3d4>
 800e032:	0022      	movs	r2, r4
 800e034:	2184      	movs	r1, #132	; 0x84
 800e036:	4b1c      	ldr	r3, [pc, #112]	; (800e0a8 <__gethex+0x440>)
 800e038:	481c      	ldr	r0, [pc, #112]	; (800e0ac <__gethex+0x444>)
 800e03a:	e6c2      	b.n	800ddc2 <__gethex+0x15a>
 800e03c:	0029      	movs	r1, r5
 800e03e:	692a      	ldr	r2, [r5, #16]
 800e040:	310c      	adds	r1, #12
 800e042:	3202      	adds	r2, #2
 800e044:	0092      	lsls	r2, r2, #2
 800e046:	300c      	adds	r0, #12
 800e048:	f7ff fc77 	bl	800d93a <memcpy>
 800e04c:	0029      	movs	r1, r5
 800e04e:	9803      	ldr	r0, [sp, #12]
 800e050:	f000 f936 	bl	800e2c0 <_Bfree>
 800e054:	0025      	movs	r5, r4
 800e056:	692b      	ldr	r3, [r5, #16]
 800e058:	1c5a      	adds	r2, r3, #1
 800e05a:	612a      	str	r2, [r5, #16]
 800e05c:	2201      	movs	r2, #1
 800e05e:	3304      	adds	r3, #4
 800e060:	009b      	lsls	r3, r3, #2
 800e062:	18eb      	adds	r3, r5, r3
 800e064:	605a      	str	r2, [r3, #4]
 800e066:	e7b9      	b.n	800dfdc <__gethex+0x374>
 800e068:	692a      	ldr	r2, [r5, #16]
 800e06a:	9902      	ldr	r1, [sp, #8]
 800e06c:	428a      	cmp	r2, r1
 800e06e:	dd09      	ble.n	800e084 <__gethex+0x41c>
 800e070:	2101      	movs	r1, #1
 800e072:	0028      	movs	r0, r5
 800e074:	f7ff fd8e 	bl	800db94 <rshift>
 800e078:	9b01      	ldr	r3, [sp, #4]
 800e07a:	3701      	adds	r7, #1
 800e07c:	689b      	ldr	r3, [r3, #8]
 800e07e:	42bb      	cmp	r3, r7
 800e080:	dac1      	bge.n	800e006 <__gethex+0x39e>
 800e082:	e6e4      	b.n	800de4e <__gethex+0x1e6>
 800e084:	221f      	movs	r2, #31
 800e086:	9c00      	ldr	r4, [sp, #0]
 800e088:	9900      	ldr	r1, [sp, #0]
 800e08a:	2601      	movs	r6, #1
 800e08c:	4014      	ands	r4, r2
 800e08e:	4211      	tst	r1, r2
 800e090:	d0ba      	beq.n	800e008 <__gethex+0x3a0>
 800e092:	9a04      	ldr	r2, [sp, #16]
 800e094:	189b      	adds	r3, r3, r2
 800e096:	3b04      	subs	r3, #4
 800e098:	6818      	ldr	r0, [r3, #0]
 800e09a:	f000 f9ab 	bl	800e3f4 <__hi0bits>
 800e09e:	2320      	movs	r3, #32
 800e0a0:	1b1b      	subs	r3, r3, r4
 800e0a2:	4298      	cmp	r0, r3
 800e0a4:	dbe4      	blt.n	800e070 <__gethex+0x408>
 800e0a6:	e7af      	b.n	800e008 <__gethex+0x3a0>
 800e0a8:	08015f61 	.word	0x08015f61
 800e0ac:	08015f72 	.word	0x08015f72

0800e0b0 <L_shift>:
 800e0b0:	2308      	movs	r3, #8
 800e0b2:	b570      	push	{r4, r5, r6, lr}
 800e0b4:	2520      	movs	r5, #32
 800e0b6:	1a9a      	subs	r2, r3, r2
 800e0b8:	0092      	lsls	r2, r2, #2
 800e0ba:	1aad      	subs	r5, r5, r2
 800e0bc:	6843      	ldr	r3, [r0, #4]
 800e0be:	6804      	ldr	r4, [r0, #0]
 800e0c0:	001e      	movs	r6, r3
 800e0c2:	40ae      	lsls	r6, r5
 800e0c4:	40d3      	lsrs	r3, r2
 800e0c6:	4334      	orrs	r4, r6
 800e0c8:	6004      	str	r4, [r0, #0]
 800e0ca:	6043      	str	r3, [r0, #4]
 800e0cc:	3004      	adds	r0, #4
 800e0ce:	4288      	cmp	r0, r1
 800e0d0:	d3f4      	bcc.n	800e0bc <L_shift+0xc>
 800e0d2:	bd70      	pop	{r4, r5, r6, pc}

0800e0d4 <__match>:
 800e0d4:	b530      	push	{r4, r5, lr}
 800e0d6:	6803      	ldr	r3, [r0, #0]
 800e0d8:	780c      	ldrb	r4, [r1, #0]
 800e0da:	3301      	adds	r3, #1
 800e0dc:	2c00      	cmp	r4, #0
 800e0de:	d102      	bne.n	800e0e6 <__match+0x12>
 800e0e0:	6003      	str	r3, [r0, #0]
 800e0e2:	2001      	movs	r0, #1
 800e0e4:	bd30      	pop	{r4, r5, pc}
 800e0e6:	781a      	ldrb	r2, [r3, #0]
 800e0e8:	0015      	movs	r5, r2
 800e0ea:	3d41      	subs	r5, #65	; 0x41
 800e0ec:	2d19      	cmp	r5, #25
 800e0ee:	d800      	bhi.n	800e0f2 <__match+0x1e>
 800e0f0:	3220      	adds	r2, #32
 800e0f2:	3101      	adds	r1, #1
 800e0f4:	42a2      	cmp	r2, r4
 800e0f6:	d0ef      	beq.n	800e0d8 <__match+0x4>
 800e0f8:	2000      	movs	r0, #0
 800e0fa:	e7f3      	b.n	800e0e4 <__match+0x10>

0800e0fc <__hexnan>:
 800e0fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0fe:	680b      	ldr	r3, [r1, #0]
 800e100:	b08b      	sub	sp, #44	; 0x2c
 800e102:	9201      	str	r2, [sp, #4]
 800e104:	9901      	ldr	r1, [sp, #4]
 800e106:	115a      	asrs	r2, r3, #5
 800e108:	0092      	lsls	r2, r2, #2
 800e10a:	188a      	adds	r2, r1, r2
 800e10c:	9202      	str	r2, [sp, #8]
 800e10e:	0019      	movs	r1, r3
 800e110:	221f      	movs	r2, #31
 800e112:	4011      	ands	r1, r2
 800e114:	9008      	str	r0, [sp, #32]
 800e116:	9106      	str	r1, [sp, #24]
 800e118:	4213      	tst	r3, r2
 800e11a:	d002      	beq.n	800e122 <__hexnan+0x26>
 800e11c:	9b02      	ldr	r3, [sp, #8]
 800e11e:	3304      	adds	r3, #4
 800e120:	9302      	str	r3, [sp, #8]
 800e122:	9b02      	ldr	r3, [sp, #8]
 800e124:	2500      	movs	r5, #0
 800e126:	1f1f      	subs	r7, r3, #4
 800e128:	003e      	movs	r6, r7
 800e12a:	003c      	movs	r4, r7
 800e12c:	9b08      	ldr	r3, [sp, #32]
 800e12e:	603d      	str	r5, [r7, #0]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	9507      	str	r5, [sp, #28]
 800e134:	9305      	str	r3, [sp, #20]
 800e136:	9503      	str	r5, [sp, #12]
 800e138:	9b05      	ldr	r3, [sp, #20]
 800e13a:	3301      	adds	r3, #1
 800e13c:	9309      	str	r3, [sp, #36]	; 0x24
 800e13e:	9b05      	ldr	r3, [sp, #20]
 800e140:	785b      	ldrb	r3, [r3, #1]
 800e142:	9304      	str	r3, [sp, #16]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d028      	beq.n	800e19a <__hexnan+0x9e>
 800e148:	9804      	ldr	r0, [sp, #16]
 800e14a:	f7ff fd78 	bl	800dc3e <__hexdig_fun>
 800e14e:	2800      	cmp	r0, #0
 800e150:	d154      	bne.n	800e1fc <__hexnan+0x100>
 800e152:	9b04      	ldr	r3, [sp, #16]
 800e154:	2b20      	cmp	r3, #32
 800e156:	d819      	bhi.n	800e18c <__hexnan+0x90>
 800e158:	9b03      	ldr	r3, [sp, #12]
 800e15a:	9a07      	ldr	r2, [sp, #28]
 800e15c:	4293      	cmp	r3, r2
 800e15e:	dd12      	ble.n	800e186 <__hexnan+0x8a>
 800e160:	42b4      	cmp	r4, r6
 800e162:	d206      	bcs.n	800e172 <__hexnan+0x76>
 800e164:	2d07      	cmp	r5, #7
 800e166:	dc04      	bgt.n	800e172 <__hexnan+0x76>
 800e168:	002a      	movs	r2, r5
 800e16a:	0031      	movs	r1, r6
 800e16c:	0020      	movs	r0, r4
 800e16e:	f7ff ff9f 	bl	800e0b0 <L_shift>
 800e172:	9b01      	ldr	r3, [sp, #4]
 800e174:	2508      	movs	r5, #8
 800e176:	429c      	cmp	r4, r3
 800e178:	d905      	bls.n	800e186 <__hexnan+0x8a>
 800e17a:	1f26      	subs	r6, r4, #4
 800e17c:	2500      	movs	r5, #0
 800e17e:	0034      	movs	r4, r6
 800e180:	9b03      	ldr	r3, [sp, #12]
 800e182:	6035      	str	r5, [r6, #0]
 800e184:	9307      	str	r3, [sp, #28]
 800e186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e188:	9305      	str	r3, [sp, #20]
 800e18a:	e7d5      	b.n	800e138 <__hexnan+0x3c>
 800e18c:	9b04      	ldr	r3, [sp, #16]
 800e18e:	2b29      	cmp	r3, #41	; 0x29
 800e190:	d159      	bne.n	800e246 <__hexnan+0x14a>
 800e192:	9b05      	ldr	r3, [sp, #20]
 800e194:	9a08      	ldr	r2, [sp, #32]
 800e196:	3302      	adds	r3, #2
 800e198:	6013      	str	r3, [r2, #0]
 800e19a:	9b03      	ldr	r3, [sp, #12]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d052      	beq.n	800e246 <__hexnan+0x14a>
 800e1a0:	42b4      	cmp	r4, r6
 800e1a2:	d206      	bcs.n	800e1b2 <__hexnan+0xb6>
 800e1a4:	2d07      	cmp	r5, #7
 800e1a6:	dc04      	bgt.n	800e1b2 <__hexnan+0xb6>
 800e1a8:	002a      	movs	r2, r5
 800e1aa:	0031      	movs	r1, r6
 800e1ac:	0020      	movs	r0, r4
 800e1ae:	f7ff ff7f 	bl	800e0b0 <L_shift>
 800e1b2:	9b01      	ldr	r3, [sp, #4]
 800e1b4:	429c      	cmp	r4, r3
 800e1b6:	d935      	bls.n	800e224 <__hexnan+0x128>
 800e1b8:	001a      	movs	r2, r3
 800e1ba:	0023      	movs	r3, r4
 800e1bc:	cb02      	ldmia	r3!, {r1}
 800e1be:	c202      	stmia	r2!, {r1}
 800e1c0:	429f      	cmp	r7, r3
 800e1c2:	d2fb      	bcs.n	800e1bc <__hexnan+0xc0>
 800e1c4:	9b02      	ldr	r3, [sp, #8]
 800e1c6:	1c62      	adds	r2, r4, #1
 800e1c8:	1ed9      	subs	r1, r3, #3
 800e1ca:	2304      	movs	r3, #4
 800e1cc:	4291      	cmp	r1, r2
 800e1ce:	d305      	bcc.n	800e1dc <__hexnan+0xe0>
 800e1d0:	9b02      	ldr	r3, [sp, #8]
 800e1d2:	3b04      	subs	r3, #4
 800e1d4:	1b1b      	subs	r3, r3, r4
 800e1d6:	089b      	lsrs	r3, r3, #2
 800e1d8:	3301      	adds	r3, #1
 800e1da:	009b      	lsls	r3, r3, #2
 800e1dc:	9a01      	ldr	r2, [sp, #4]
 800e1de:	18d3      	adds	r3, r2, r3
 800e1e0:	2200      	movs	r2, #0
 800e1e2:	c304      	stmia	r3!, {r2}
 800e1e4:	429f      	cmp	r7, r3
 800e1e6:	d2fc      	bcs.n	800e1e2 <__hexnan+0xe6>
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d104      	bne.n	800e1f8 <__hexnan+0xfc>
 800e1ee:	9b01      	ldr	r3, [sp, #4]
 800e1f0:	429f      	cmp	r7, r3
 800e1f2:	d126      	bne.n	800e242 <__hexnan+0x146>
 800e1f4:	2301      	movs	r3, #1
 800e1f6:	603b      	str	r3, [r7, #0]
 800e1f8:	2005      	movs	r0, #5
 800e1fa:	e025      	b.n	800e248 <__hexnan+0x14c>
 800e1fc:	9b03      	ldr	r3, [sp, #12]
 800e1fe:	3501      	adds	r5, #1
 800e200:	3301      	adds	r3, #1
 800e202:	9303      	str	r3, [sp, #12]
 800e204:	2d08      	cmp	r5, #8
 800e206:	dd06      	ble.n	800e216 <__hexnan+0x11a>
 800e208:	9b01      	ldr	r3, [sp, #4]
 800e20a:	429c      	cmp	r4, r3
 800e20c:	d9bb      	bls.n	800e186 <__hexnan+0x8a>
 800e20e:	2300      	movs	r3, #0
 800e210:	2501      	movs	r5, #1
 800e212:	3c04      	subs	r4, #4
 800e214:	6023      	str	r3, [r4, #0]
 800e216:	220f      	movs	r2, #15
 800e218:	6823      	ldr	r3, [r4, #0]
 800e21a:	4010      	ands	r0, r2
 800e21c:	011b      	lsls	r3, r3, #4
 800e21e:	4303      	orrs	r3, r0
 800e220:	6023      	str	r3, [r4, #0]
 800e222:	e7b0      	b.n	800e186 <__hexnan+0x8a>
 800e224:	9b06      	ldr	r3, [sp, #24]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d0de      	beq.n	800e1e8 <__hexnan+0xec>
 800e22a:	2320      	movs	r3, #32
 800e22c:	9a06      	ldr	r2, [sp, #24]
 800e22e:	9902      	ldr	r1, [sp, #8]
 800e230:	1a9b      	subs	r3, r3, r2
 800e232:	2201      	movs	r2, #1
 800e234:	4252      	negs	r2, r2
 800e236:	40da      	lsrs	r2, r3
 800e238:	3904      	subs	r1, #4
 800e23a:	680b      	ldr	r3, [r1, #0]
 800e23c:	4013      	ands	r3, r2
 800e23e:	600b      	str	r3, [r1, #0]
 800e240:	e7d2      	b.n	800e1e8 <__hexnan+0xec>
 800e242:	3f04      	subs	r7, #4
 800e244:	e7d0      	b.n	800e1e8 <__hexnan+0xec>
 800e246:	2004      	movs	r0, #4
 800e248:	b00b      	add	sp, #44	; 0x2c
 800e24a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e24c <__ascii_mbtowc>:
 800e24c:	b082      	sub	sp, #8
 800e24e:	2900      	cmp	r1, #0
 800e250:	d100      	bne.n	800e254 <__ascii_mbtowc+0x8>
 800e252:	a901      	add	r1, sp, #4
 800e254:	1e10      	subs	r0, r2, #0
 800e256:	d006      	beq.n	800e266 <__ascii_mbtowc+0x1a>
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d006      	beq.n	800e26a <__ascii_mbtowc+0x1e>
 800e25c:	7813      	ldrb	r3, [r2, #0]
 800e25e:	600b      	str	r3, [r1, #0]
 800e260:	7810      	ldrb	r0, [r2, #0]
 800e262:	1e43      	subs	r3, r0, #1
 800e264:	4198      	sbcs	r0, r3
 800e266:	b002      	add	sp, #8
 800e268:	4770      	bx	lr
 800e26a:	2002      	movs	r0, #2
 800e26c:	4240      	negs	r0, r0
 800e26e:	e7fa      	b.n	800e266 <__ascii_mbtowc+0x1a>

0800e270 <_Balloc>:
 800e270:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800e272:	b570      	push	{r4, r5, r6, lr}
 800e274:	0006      	movs	r6, r0
 800e276:	000c      	movs	r4, r1
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d012      	beq.n	800e2a2 <_Balloc+0x32>
 800e27c:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800e27e:	00a2      	lsls	r2, r4, #2
 800e280:	189b      	adds	r3, r3, r2
 800e282:	6818      	ldr	r0, [r3, #0]
 800e284:	2800      	cmp	r0, #0
 800e286:	d115      	bne.n	800e2b4 <_Balloc+0x44>
 800e288:	2101      	movs	r1, #1
 800e28a:	000d      	movs	r5, r1
 800e28c:	40a5      	lsls	r5, r4
 800e28e:	1d6a      	adds	r2, r5, #5
 800e290:	0030      	movs	r0, r6
 800e292:	0092      	lsls	r2, r2, #2
 800e294:	f003 face 	bl	8011834 <_calloc_r>
 800e298:	2800      	cmp	r0, #0
 800e29a:	d009      	beq.n	800e2b0 <_Balloc+0x40>
 800e29c:	6044      	str	r4, [r0, #4]
 800e29e:	6085      	str	r5, [r0, #8]
 800e2a0:	e00a      	b.n	800e2b8 <_Balloc+0x48>
 800e2a2:	2221      	movs	r2, #33	; 0x21
 800e2a4:	2104      	movs	r1, #4
 800e2a6:	f003 fac5 	bl	8011834 <_calloc_r>
 800e2aa:	6470      	str	r0, [r6, #68]	; 0x44
 800e2ac:	2800      	cmp	r0, #0
 800e2ae:	d1e5      	bne.n	800e27c <_Balloc+0xc>
 800e2b0:	2000      	movs	r0, #0
 800e2b2:	bd70      	pop	{r4, r5, r6, pc}
 800e2b4:	6802      	ldr	r2, [r0, #0]
 800e2b6:	601a      	str	r2, [r3, #0]
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	6103      	str	r3, [r0, #16]
 800e2bc:	60c3      	str	r3, [r0, #12]
 800e2be:	e7f8      	b.n	800e2b2 <_Balloc+0x42>

0800e2c0 <_Bfree>:
 800e2c0:	2900      	cmp	r1, #0
 800e2c2:	d006      	beq.n	800e2d2 <_Bfree+0x12>
 800e2c4:	684a      	ldr	r2, [r1, #4]
 800e2c6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800e2c8:	0092      	lsls	r2, r2, #2
 800e2ca:	189b      	adds	r3, r3, r2
 800e2cc:	681a      	ldr	r2, [r3, #0]
 800e2ce:	600a      	str	r2, [r1, #0]
 800e2d0:	6019      	str	r1, [r3, #0]
 800e2d2:	4770      	bx	lr

0800e2d4 <__multadd>:
 800e2d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e2d6:	000e      	movs	r6, r1
 800e2d8:	9001      	str	r0, [sp, #4]
 800e2da:	000c      	movs	r4, r1
 800e2dc:	001d      	movs	r5, r3
 800e2de:	2000      	movs	r0, #0
 800e2e0:	690f      	ldr	r7, [r1, #16]
 800e2e2:	3614      	adds	r6, #20
 800e2e4:	6833      	ldr	r3, [r6, #0]
 800e2e6:	3001      	adds	r0, #1
 800e2e8:	b299      	uxth	r1, r3
 800e2ea:	4351      	muls	r1, r2
 800e2ec:	0c1b      	lsrs	r3, r3, #16
 800e2ee:	4353      	muls	r3, r2
 800e2f0:	1949      	adds	r1, r1, r5
 800e2f2:	0c0d      	lsrs	r5, r1, #16
 800e2f4:	195b      	adds	r3, r3, r5
 800e2f6:	0c1d      	lsrs	r5, r3, #16
 800e2f8:	b289      	uxth	r1, r1
 800e2fa:	041b      	lsls	r3, r3, #16
 800e2fc:	185b      	adds	r3, r3, r1
 800e2fe:	c608      	stmia	r6!, {r3}
 800e300:	4287      	cmp	r7, r0
 800e302:	dcef      	bgt.n	800e2e4 <__multadd+0x10>
 800e304:	2d00      	cmp	r5, #0
 800e306:	d022      	beq.n	800e34e <__multadd+0x7a>
 800e308:	68a3      	ldr	r3, [r4, #8]
 800e30a:	42bb      	cmp	r3, r7
 800e30c:	dc19      	bgt.n	800e342 <__multadd+0x6e>
 800e30e:	6861      	ldr	r1, [r4, #4]
 800e310:	9801      	ldr	r0, [sp, #4]
 800e312:	3101      	adds	r1, #1
 800e314:	f7ff ffac 	bl	800e270 <_Balloc>
 800e318:	1e06      	subs	r6, r0, #0
 800e31a:	d105      	bne.n	800e328 <__multadd+0x54>
 800e31c:	0032      	movs	r2, r6
 800e31e:	21ba      	movs	r1, #186	; 0xba
 800e320:	4b0c      	ldr	r3, [pc, #48]	; (800e354 <__multadd+0x80>)
 800e322:	480d      	ldr	r0, [pc, #52]	; (800e358 <__multadd+0x84>)
 800e324:	f003 fa68 	bl	80117f8 <__assert_func>
 800e328:	0021      	movs	r1, r4
 800e32a:	6922      	ldr	r2, [r4, #16]
 800e32c:	310c      	adds	r1, #12
 800e32e:	3202      	adds	r2, #2
 800e330:	0092      	lsls	r2, r2, #2
 800e332:	300c      	adds	r0, #12
 800e334:	f7ff fb01 	bl	800d93a <memcpy>
 800e338:	0021      	movs	r1, r4
 800e33a:	9801      	ldr	r0, [sp, #4]
 800e33c:	f7ff ffc0 	bl	800e2c0 <_Bfree>
 800e340:	0034      	movs	r4, r6
 800e342:	1d3b      	adds	r3, r7, #4
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	18e3      	adds	r3, r4, r3
 800e348:	605d      	str	r5, [r3, #4]
 800e34a:	1c7b      	adds	r3, r7, #1
 800e34c:	6123      	str	r3, [r4, #16]
 800e34e:	0020      	movs	r0, r4
 800e350:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e352:	46c0      	nop			; (mov r8, r8)
 800e354:	08015f61 	.word	0x08015f61
 800e358:	08015fd2 	.word	0x08015fd2

0800e35c <__s2b>:
 800e35c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e35e:	0006      	movs	r6, r0
 800e360:	0018      	movs	r0, r3
 800e362:	000c      	movs	r4, r1
 800e364:	3008      	adds	r0, #8
 800e366:	2109      	movs	r1, #9
 800e368:	9301      	str	r3, [sp, #4]
 800e36a:	0015      	movs	r5, r2
 800e36c:	f7f1 ff70 	bl	8000250 <__divsi3>
 800e370:	2301      	movs	r3, #1
 800e372:	2100      	movs	r1, #0
 800e374:	4283      	cmp	r3, r0
 800e376:	db0a      	blt.n	800e38e <__s2b+0x32>
 800e378:	0030      	movs	r0, r6
 800e37a:	f7ff ff79 	bl	800e270 <_Balloc>
 800e37e:	1e01      	subs	r1, r0, #0
 800e380:	d108      	bne.n	800e394 <__s2b+0x38>
 800e382:	000a      	movs	r2, r1
 800e384:	4b19      	ldr	r3, [pc, #100]	; (800e3ec <__s2b+0x90>)
 800e386:	481a      	ldr	r0, [pc, #104]	; (800e3f0 <__s2b+0x94>)
 800e388:	31d3      	adds	r1, #211	; 0xd3
 800e38a:	f003 fa35 	bl	80117f8 <__assert_func>
 800e38e:	005b      	lsls	r3, r3, #1
 800e390:	3101      	adds	r1, #1
 800e392:	e7ef      	b.n	800e374 <__s2b+0x18>
 800e394:	9b08      	ldr	r3, [sp, #32]
 800e396:	6143      	str	r3, [r0, #20]
 800e398:	2301      	movs	r3, #1
 800e39a:	6103      	str	r3, [r0, #16]
 800e39c:	2d09      	cmp	r5, #9
 800e39e:	dd18      	ble.n	800e3d2 <__s2b+0x76>
 800e3a0:	0023      	movs	r3, r4
 800e3a2:	3309      	adds	r3, #9
 800e3a4:	001f      	movs	r7, r3
 800e3a6:	9300      	str	r3, [sp, #0]
 800e3a8:	1964      	adds	r4, r4, r5
 800e3aa:	783b      	ldrb	r3, [r7, #0]
 800e3ac:	220a      	movs	r2, #10
 800e3ae:	0030      	movs	r0, r6
 800e3b0:	3b30      	subs	r3, #48	; 0x30
 800e3b2:	f7ff ff8f 	bl	800e2d4 <__multadd>
 800e3b6:	3701      	adds	r7, #1
 800e3b8:	0001      	movs	r1, r0
 800e3ba:	42a7      	cmp	r7, r4
 800e3bc:	d1f5      	bne.n	800e3aa <__s2b+0x4e>
 800e3be:	002c      	movs	r4, r5
 800e3c0:	9b00      	ldr	r3, [sp, #0]
 800e3c2:	3c08      	subs	r4, #8
 800e3c4:	191c      	adds	r4, r3, r4
 800e3c6:	002f      	movs	r7, r5
 800e3c8:	9b01      	ldr	r3, [sp, #4]
 800e3ca:	429f      	cmp	r7, r3
 800e3cc:	db04      	blt.n	800e3d8 <__s2b+0x7c>
 800e3ce:	0008      	movs	r0, r1
 800e3d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e3d2:	2509      	movs	r5, #9
 800e3d4:	340a      	adds	r4, #10
 800e3d6:	e7f6      	b.n	800e3c6 <__s2b+0x6a>
 800e3d8:	1b63      	subs	r3, r4, r5
 800e3da:	5ddb      	ldrb	r3, [r3, r7]
 800e3dc:	220a      	movs	r2, #10
 800e3de:	0030      	movs	r0, r6
 800e3e0:	3b30      	subs	r3, #48	; 0x30
 800e3e2:	f7ff ff77 	bl	800e2d4 <__multadd>
 800e3e6:	3701      	adds	r7, #1
 800e3e8:	0001      	movs	r1, r0
 800e3ea:	e7ed      	b.n	800e3c8 <__s2b+0x6c>
 800e3ec:	08015f61 	.word	0x08015f61
 800e3f0:	08015fd2 	.word	0x08015fd2

0800e3f4 <__hi0bits>:
 800e3f4:	0003      	movs	r3, r0
 800e3f6:	0c02      	lsrs	r2, r0, #16
 800e3f8:	2000      	movs	r0, #0
 800e3fa:	4282      	cmp	r2, r0
 800e3fc:	d101      	bne.n	800e402 <__hi0bits+0xe>
 800e3fe:	041b      	lsls	r3, r3, #16
 800e400:	3010      	adds	r0, #16
 800e402:	0e1a      	lsrs	r2, r3, #24
 800e404:	d101      	bne.n	800e40a <__hi0bits+0x16>
 800e406:	3008      	adds	r0, #8
 800e408:	021b      	lsls	r3, r3, #8
 800e40a:	0f1a      	lsrs	r2, r3, #28
 800e40c:	d101      	bne.n	800e412 <__hi0bits+0x1e>
 800e40e:	3004      	adds	r0, #4
 800e410:	011b      	lsls	r3, r3, #4
 800e412:	0f9a      	lsrs	r2, r3, #30
 800e414:	d101      	bne.n	800e41a <__hi0bits+0x26>
 800e416:	3002      	adds	r0, #2
 800e418:	009b      	lsls	r3, r3, #2
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	db03      	blt.n	800e426 <__hi0bits+0x32>
 800e41e:	3001      	adds	r0, #1
 800e420:	005b      	lsls	r3, r3, #1
 800e422:	d400      	bmi.n	800e426 <__hi0bits+0x32>
 800e424:	2020      	movs	r0, #32
 800e426:	4770      	bx	lr

0800e428 <__lo0bits>:
 800e428:	6803      	ldr	r3, [r0, #0]
 800e42a:	0001      	movs	r1, r0
 800e42c:	2207      	movs	r2, #7
 800e42e:	0018      	movs	r0, r3
 800e430:	4010      	ands	r0, r2
 800e432:	4213      	tst	r3, r2
 800e434:	d00d      	beq.n	800e452 <__lo0bits+0x2a>
 800e436:	3a06      	subs	r2, #6
 800e438:	2000      	movs	r0, #0
 800e43a:	4213      	tst	r3, r2
 800e43c:	d105      	bne.n	800e44a <__lo0bits+0x22>
 800e43e:	3002      	adds	r0, #2
 800e440:	4203      	tst	r3, r0
 800e442:	d003      	beq.n	800e44c <__lo0bits+0x24>
 800e444:	40d3      	lsrs	r3, r2
 800e446:	0010      	movs	r0, r2
 800e448:	600b      	str	r3, [r1, #0]
 800e44a:	4770      	bx	lr
 800e44c:	089b      	lsrs	r3, r3, #2
 800e44e:	600b      	str	r3, [r1, #0]
 800e450:	e7fb      	b.n	800e44a <__lo0bits+0x22>
 800e452:	b29a      	uxth	r2, r3
 800e454:	2a00      	cmp	r2, #0
 800e456:	d101      	bne.n	800e45c <__lo0bits+0x34>
 800e458:	2010      	movs	r0, #16
 800e45a:	0c1b      	lsrs	r3, r3, #16
 800e45c:	b2da      	uxtb	r2, r3
 800e45e:	2a00      	cmp	r2, #0
 800e460:	d101      	bne.n	800e466 <__lo0bits+0x3e>
 800e462:	3008      	adds	r0, #8
 800e464:	0a1b      	lsrs	r3, r3, #8
 800e466:	071a      	lsls	r2, r3, #28
 800e468:	d101      	bne.n	800e46e <__lo0bits+0x46>
 800e46a:	3004      	adds	r0, #4
 800e46c:	091b      	lsrs	r3, r3, #4
 800e46e:	079a      	lsls	r2, r3, #30
 800e470:	d101      	bne.n	800e476 <__lo0bits+0x4e>
 800e472:	3002      	adds	r0, #2
 800e474:	089b      	lsrs	r3, r3, #2
 800e476:	07da      	lsls	r2, r3, #31
 800e478:	d4e9      	bmi.n	800e44e <__lo0bits+0x26>
 800e47a:	3001      	adds	r0, #1
 800e47c:	085b      	lsrs	r3, r3, #1
 800e47e:	d1e6      	bne.n	800e44e <__lo0bits+0x26>
 800e480:	2020      	movs	r0, #32
 800e482:	e7e2      	b.n	800e44a <__lo0bits+0x22>

0800e484 <__i2b>:
 800e484:	b510      	push	{r4, lr}
 800e486:	000c      	movs	r4, r1
 800e488:	2101      	movs	r1, #1
 800e48a:	f7ff fef1 	bl	800e270 <_Balloc>
 800e48e:	2800      	cmp	r0, #0
 800e490:	d107      	bne.n	800e4a2 <__i2b+0x1e>
 800e492:	2146      	movs	r1, #70	; 0x46
 800e494:	4c05      	ldr	r4, [pc, #20]	; (800e4ac <__i2b+0x28>)
 800e496:	0002      	movs	r2, r0
 800e498:	4b05      	ldr	r3, [pc, #20]	; (800e4b0 <__i2b+0x2c>)
 800e49a:	0020      	movs	r0, r4
 800e49c:	31ff      	adds	r1, #255	; 0xff
 800e49e:	f003 f9ab 	bl	80117f8 <__assert_func>
 800e4a2:	2301      	movs	r3, #1
 800e4a4:	6144      	str	r4, [r0, #20]
 800e4a6:	6103      	str	r3, [r0, #16]
 800e4a8:	bd10      	pop	{r4, pc}
 800e4aa:	46c0      	nop			; (mov r8, r8)
 800e4ac:	08015fd2 	.word	0x08015fd2
 800e4b0:	08015f61 	.word	0x08015f61

0800e4b4 <__multiply>:
 800e4b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e4b6:	0015      	movs	r5, r2
 800e4b8:	690a      	ldr	r2, [r1, #16]
 800e4ba:	692b      	ldr	r3, [r5, #16]
 800e4bc:	000c      	movs	r4, r1
 800e4be:	b08b      	sub	sp, #44	; 0x2c
 800e4c0:	429a      	cmp	r2, r3
 800e4c2:	da01      	bge.n	800e4c8 <__multiply+0x14>
 800e4c4:	002c      	movs	r4, r5
 800e4c6:	000d      	movs	r5, r1
 800e4c8:	6927      	ldr	r7, [r4, #16]
 800e4ca:	692e      	ldr	r6, [r5, #16]
 800e4cc:	6861      	ldr	r1, [r4, #4]
 800e4ce:	19bb      	adds	r3, r7, r6
 800e4d0:	9303      	str	r3, [sp, #12]
 800e4d2:	68a3      	ldr	r3, [r4, #8]
 800e4d4:	19ba      	adds	r2, r7, r6
 800e4d6:	4293      	cmp	r3, r2
 800e4d8:	da00      	bge.n	800e4dc <__multiply+0x28>
 800e4da:	3101      	adds	r1, #1
 800e4dc:	f7ff fec8 	bl	800e270 <_Balloc>
 800e4e0:	9002      	str	r0, [sp, #8]
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	d106      	bne.n	800e4f4 <__multiply+0x40>
 800e4e6:	21b1      	movs	r1, #177	; 0xb1
 800e4e8:	4b48      	ldr	r3, [pc, #288]	; (800e60c <__multiply+0x158>)
 800e4ea:	4849      	ldr	r0, [pc, #292]	; (800e610 <__multiply+0x15c>)
 800e4ec:	9a02      	ldr	r2, [sp, #8]
 800e4ee:	0049      	lsls	r1, r1, #1
 800e4f0:	f003 f982 	bl	80117f8 <__assert_func>
 800e4f4:	9b02      	ldr	r3, [sp, #8]
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	3314      	adds	r3, #20
 800e4fa:	469c      	mov	ip, r3
 800e4fc:	19bb      	adds	r3, r7, r6
 800e4fe:	009b      	lsls	r3, r3, #2
 800e500:	4463      	add	r3, ip
 800e502:	9304      	str	r3, [sp, #16]
 800e504:	4663      	mov	r3, ip
 800e506:	9904      	ldr	r1, [sp, #16]
 800e508:	428b      	cmp	r3, r1
 800e50a:	d32a      	bcc.n	800e562 <__multiply+0xae>
 800e50c:	0023      	movs	r3, r4
 800e50e:	00bf      	lsls	r7, r7, #2
 800e510:	3314      	adds	r3, #20
 800e512:	3514      	adds	r5, #20
 800e514:	9308      	str	r3, [sp, #32]
 800e516:	00b6      	lsls	r6, r6, #2
 800e518:	19db      	adds	r3, r3, r7
 800e51a:	9305      	str	r3, [sp, #20]
 800e51c:	19ab      	adds	r3, r5, r6
 800e51e:	9309      	str	r3, [sp, #36]	; 0x24
 800e520:	2304      	movs	r3, #4
 800e522:	9306      	str	r3, [sp, #24]
 800e524:	0023      	movs	r3, r4
 800e526:	9a05      	ldr	r2, [sp, #20]
 800e528:	3315      	adds	r3, #21
 800e52a:	9501      	str	r5, [sp, #4]
 800e52c:	429a      	cmp	r2, r3
 800e52e:	d305      	bcc.n	800e53c <__multiply+0x88>
 800e530:	1b13      	subs	r3, r2, r4
 800e532:	3b15      	subs	r3, #21
 800e534:	089b      	lsrs	r3, r3, #2
 800e536:	3301      	adds	r3, #1
 800e538:	009b      	lsls	r3, r3, #2
 800e53a:	9306      	str	r3, [sp, #24]
 800e53c:	9b01      	ldr	r3, [sp, #4]
 800e53e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e540:	4293      	cmp	r3, r2
 800e542:	d310      	bcc.n	800e566 <__multiply+0xb2>
 800e544:	9b03      	ldr	r3, [sp, #12]
 800e546:	2b00      	cmp	r3, #0
 800e548:	dd05      	ble.n	800e556 <__multiply+0xa2>
 800e54a:	9b04      	ldr	r3, [sp, #16]
 800e54c:	3b04      	subs	r3, #4
 800e54e:	9304      	str	r3, [sp, #16]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d056      	beq.n	800e604 <__multiply+0x150>
 800e556:	9b02      	ldr	r3, [sp, #8]
 800e558:	9a03      	ldr	r2, [sp, #12]
 800e55a:	0018      	movs	r0, r3
 800e55c:	611a      	str	r2, [r3, #16]
 800e55e:	b00b      	add	sp, #44	; 0x2c
 800e560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e562:	c304      	stmia	r3!, {r2}
 800e564:	e7cf      	b.n	800e506 <__multiply+0x52>
 800e566:	9b01      	ldr	r3, [sp, #4]
 800e568:	6818      	ldr	r0, [r3, #0]
 800e56a:	b280      	uxth	r0, r0
 800e56c:	2800      	cmp	r0, #0
 800e56e:	d01e      	beq.n	800e5ae <__multiply+0xfa>
 800e570:	4667      	mov	r7, ip
 800e572:	2500      	movs	r5, #0
 800e574:	9e08      	ldr	r6, [sp, #32]
 800e576:	ce02      	ldmia	r6!, {r1}
 800e578:	683b      	ldr	r3, [r7, #0]
 800e57a:	9307      	str	r3, [sp, #28]
 800e57c:	b28b      	uxth	r3, r1
 800e57e:	4343      	muls	r3, r0
 800e580:	001a      	movs	r2, r3
 800e582:	466b      	mov	r3, sp
 800e584:	8b9b      	ldrh	r3, [r3, #28]
 800e586:	18d3      	adds	r3, r2, r3
 800e588:	195b      	adds	r3, r3, r5
 800e58a:	0c0d      	lsrs	r5, r1, #16
 800e58c:	4345      	muls	r5, r0
 800e58e:	9a07      	ldr	r2, [sp, #28]
 800e590:	0c11      	lsrs	r1, r2, #16
 800e592:	1869      	adds	r1, r5, r1
 800e594:	0c1a      	lsrs	r2, r3, #16
 800e596:	188a      	adds	r2, r1, r2
 800e598:	b29b      	uxth	r3, r3
 800e59a:	0c15      	lsrs	r5, r2, #16
 800e59c:	0412      	lsls	r2, r2, #16
 800e59e:	431a      	orrs	r2, r3
 800e5a0:	9b05      	ldr	r3, [sp, #20]
 800e5a2:	c704      	stmia	r7!, {r2}
 800e5a4:	42b3      	cmp	r3, r6
 800e5a6:	d8e6      	bhi.n	800e576 <__multiply+0xc2>
 800e5a8:	4663      	mov	r3, ip
 800e5aa:	9a06      	ldr	r2, [sp, #24]
 800e5ac:	509d      	str	r5, [r3, r2]
 800e5ae:	9b01      	ldr	r3, [sp, #4]
 800e5b0:	6818      	ldr	r0, [r3, #0]
 800e5b2:	0c00      	lsrs	r0, r0, #16
 800e5b4:	d020      	beq.n	800e5f8 <__multiply+0x144>
 800e5b6:	4663      	mov	r3, ip
 800e5b8:	0025      	movs	r5, r4
 800e5ba:	4661      	mov	r1, ip
 800e5bc:	2700      	movs	r7, #0
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	3514      	adds	r5, #20
 800e5c2:	682a      	ldr	r2, [r5, #0]
 800e5c4:	680e      	ldr	r6, [r1, #0]
 800e5c6:	b292      	uxth	r2, r2
 800e5c8:	4342      	muls	r2, r0
 800e5ca:	0c36      	lsrs	r6, r6, #16
 800e5cc:	1992      	adds	r2, r2, r6
 800e5ce:	19d2      	adds	r2, r2, r7
 800e5d0:	0416      	lsls	r6, r2, #16
 800e5d2:	b29b      	uxth	r3, r3
 800e5d4:	431e      	orrs	r6, r3
 800e5d6:	600e      	str	r6, [r1, #0]
 800e5d8:	cd40      	ldmia	r5!, {r6}
 800e5da:	684b      	ldr	r3, [r1, #4]
 800e5dc:	0c36      	lsrs	r6, r6, #16
 800e5de:	4346      	muls	r6, r0
 800e5e0:	b29b      	uxth	r3, r3
 800e5e2:	0c12      	lsrs	r2, r2, #16
 800e5e4:	18f3      	adds	r3, r6, r3
 800e5e6:	189b      	adds	r3, r3, r2
 800e5e8:	9a05      	ldr	r2, [sp, #20]
 800e5ea:	0c1f      	lsrs	r7, r3, #16
 800e5ec:	3104      	adds	r1, #4
 800e5ee:	42aa      	cmp	r2, r5
 800e5f0:	d8e7      	bhi.n	800e5c2 <__multiply+0x10e>
 800e5f2:	4662      	mov	r2, ip
 800e5f4:	9906      	ldr	r1, [sp, #24]
 800e5f6:	5053      	str	r3, [r2, r1]
 800e5f8:	9b01      	ldr	r3, [sp, #4]
 800e5fa:	3304      	adds	r3, #4
 800e5fc:	9301      	str	r3, [sp, #4]
 800e5fe:	2304      	movs	r3, #4
 800e600:	449c      	add	ip, r3
 800e602:	e79b      	b.n	800e53c <__multiply+0x88>
 800e604:	9b03      	ldr	r3, [sp, #12]
 800e606:	3b01      	subs	r3, #1
 800e608:	9303      	str	r3, [sp, #12]
 800e60a:	e79b      	b.n	800e544 <__multiply+0x90>
 800e60c:	08015f61 	.word	0x08015f61
 800e610:	08015fd2 	.word	0x08015fd2

0800e614 <__pow5mult>:
 800e614:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e616:	2303      	movs	r3, #3
 800e618:	0015      	movs	r5, r2
 800e61a:	0007      	movs	r7, r0
 800e61c:	000e      	movs	r6, r1
 800e61e:	401a      	ands	r2, r3
 800e620:	421d      	tst	r5, r3
 800e622:	d008      	beq.n	800e636 <__pow5mult+0x22>
 800e624:	491a      	ldr	r1, [pc, #104]	; (800e690 <__pow5mult+0x7c>)
 800e626:	3a01      	subs	r2, #1
 800e628:	0092      	lsls	r2, r2, #2
 800e62a:	5852      	ldr	r2, [r2, r1]
 800e62c:	2300      	movs	r3, #0
 800e62e:	0031      	movs	r1, r6
 800e630:	f7ff fe50 	bl	800e2d4 <__multadd>
 800e634:	0006      	movs	r6, r0
 800e636:	10ad      	asrs	r5, r5, #2
 800e638:	d027      	beq.n	800e68a <__pow5mult+0x76>
 800e63a:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800e63c:	2c00      	cmp	r4, #0
 800e63e:	d107      	bne.n	800e650 <__pow5mult+0x3c>
 800e640:	0038      	movs	r0, r7
 800e642:	4914      	ldr	r1, [pc, #80]	; (800e694 <__pow5mult+0x80>)
 800e644:	f7ff ff1e 	bl	800e484 <__i2b>
 800e648:	2300      	movs	r3, #0
 800e64a:	0004      	movs	r4, r0
 800e64c:	6438      	str	r0, [r7, #64]	; 0x40
 800e64e:	6003      	str	r3, [r0, #0]
 800e650:	2301      	movs	r3, #1
 800e652:	421d      	tst	r5, r3
 800e654:	d00a      	beq.n	800e66c <__pow5mult+0x58>
 800e656:	0031      	movs	r1, r6
 800e658:	0022      	movs	r2, r4
 800e65a:	0038      	movs	r0, r7
 800e65c:	f7ff ff2a 	bl	800e4b4 <__multiply>
 800e660:	0031      	movs	r1, r6
 800e662:	9001      	str	r0, [sp, #4]
 800e664:	0038      	movs	r0, r7
 800e666:	f7ff fe2b 	bl	800e2c0 <_Bfree>
 800e66a:	9e01      	ldr	r6, [sp, #4]
 800e66c:	106d      	asrs	r5, r5, #1
 800e66e:	d00c      	beq.n	800e68a <__pow5mult+0x76>
 800e670:	6820      	ldr	r0, [r4, #0]
 800e672:	2800      	cmp	r0, #0
 800e674:	d107      	bne.n	800e686 <__pow5mult+0x72>
 800e676:	0022      	movs	r2, r4
 800e678:	0021      	movs	r1, r4
 800e67a:	0038      	movs	r0, r7
 800e67c:	f7ff ff1a 	bl	800e4b4 <__multiply>
 800e680:	2300      	movs	r3, #0
 800e682:	6020      	str	r0, [r4, #0]
 800e684:	6003      	str	r3, [r0, #0]
 800e686:	0004      	movs	r4, r0
 800e688:	e7e2      	b.n	800e650 <__pow5mult+0x3c>
 800e68a:	0030      	movs	r0, r6
 800e68c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e68e:	46c0      	nop			; (mov r8, r8)
 800e690:	08016120 	.word	0x08016120
 800e694:	00000271 	.word	0x00000271

0800e698 <__lshift>:
 800e698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e69a:	000c      	movs	r4, r1
 800e69c:	0017      	movs	r7, r2
 800e69e:	6923      	ldr	r3, [r4, #16]
 800e6a0:	1155      	asrs	r5, r2, #5
 800e6a2:	b087      	sub	sp, #28
 800e6a4:	18eb      	adds	r3, r5, r3
 800e6a6:	9302      	str	r3, [sp, #8]
 800e6a8:	3301      	adds	r3, #1
 800e6aa:	9301      	str	r3, [sp, #4]
 800e6ac:	6849      	ldr	r1, [r1, #4]
 800e6ae:	68a3      	ldr	r3, [r4, #8]
 800e6b0:	9004      	str	r0, [sp, #16]
 800e6b2:	9a01      	ldr	r2, [sp, #4]
 800e6b4:	4293      	cmp	r3, r2
 800e6b6:	db10      	blt.n	800e6da <__lshift+0x42>
 800e6b8:	9804      	ldr	r0, [sp, #16]
 800e6ba:	f7ff fdd9 	bl	800e270 <_Balloc>
 800e6be:	2300      	movs	r3, #0
 800e6c0:	0002      	movs	r2, r0
 800e6c2:	0006      	movs	r6, r0
 800e6c4:	0019      	movs	r1, r3
 800e6c6:	3214      	adds	r2, #20
 800e6c8:	4298      	cmp	r0, r3
 800e6ca:	d10c      	bne.n	800e6e6 <__lshift+0x4e>
 800e6cc:	31df      	adds	r1, #223	; 0xdf
 800e6ce:	0032      	movs	r2, r6
 800e6d0:	4b26      	ldr	r3, [pc, #152]	; (800e76c <__lshift+0xd4>)
 800e6d2:	4827      	ldr	r0, [pc, #156]	; (800e770 <__lshift+0xd8>)
 800e6d4:	31ff      	adds	r1, #255	; 0xff
 800e6d6:	f003 f88f 	bl	80117f8 <__assert_func>
 800e6da:	3101      	adds	r1, #1
 800e6dc:	005b      	lsls	r3, r3, #1
 800e6de:	e7e8      	b.n	800e6b2 <__lshift+0x1a>
 800e6e0:	0098      	lsls	r0, r3, #2
 800e6e2:	5011      	str	r1, [r2, r0]
 800e6e4:	3301      	adds	r3, #1
 800e6e6:	42ab      	cmp	r3, r5
 800e6e8:	dbfa      	blt.n	800e6e0 <__lshift+0x48>
 800e6ea:	43eb      	mvns	r3, r5
 800e6ec:	17db      	asrs	r3, r3, #31
 800e6ee:	401d      	ands	r5, r3
 800e6f0:	211f      	movs	r1, #31
 800e6f2:	0023      	movs	r3, r4
 800e6f4:	0038      	movs	r0, r7
 800e6f6:	00ad      	lsls	r5, r5, #2
 800e6f8:	1955      	adds	r5, r2, r5
 800e6fa:	6922      	ldr	r2, [r4, #16]
 800e6fc:	3314      	adds	r3, #20
 800e6fe:	0092      	lsls	r2, r2, #2
 800e700:	4008      	ands	r0, r1
 800e702:	4684      	mov	ip, r0
 800e704:	189a      	adds	r2, r3, r2
 800e706:	420f      	tst	r7, r1
 800e708:	d02a      	beq.n	800e760 <__lshift+0xc8>
 800e70a:	3101      	adds	r1, #1
 800e70c:	1a09      	subs	r1, r1, r0
 800e70e:	9105      	str	r1, [sp, #20]
 800e710:	2100      	movs	r1, #0
 800e712:	9503      	str	r5, [sp, #12]
 800e714:	4667      	mov	r7, ip
 800e716:	6818      	ldr	r0, [r3, #0]
 800e718:	40b8      	lsls	r0, r7
 800e71a:	4308      	orrs	r0, r1
 800e71c:	9903      	ldr	r1, [sp, #12]
 800e71e:	c101      	stmia	r1!, {r0}
 800e720:	9103      	str	r1, [sp, #12]
 800e722:	9805      	ldr	r0, [sp, #20]
 800e724:	cb02      	ldmia	r3!, {r1}
 800e726:	40c1      	lsrs	r1, r0
 800e728:	429a      	cmp	r2, r3
 800e72a:	d8f3      	bhi.n	800e714 <__lshift+0x7c>
 800e72c:	0020      	movs	r0, r4
 800e72e:	3015      	adds	r0, #21
 800e730:	2304      	movs	r3, #4
 800e732:	4282      	cmp	r2, r0
 800e734:	d304      	bcc.n	800e740 <__lshift+0xa8>
 800e736:	1b13      	subs	r3, r2, r4
 800e738:	3b15      	subs	r3, #21
 800e73a:	089b      	lsrs	r3, r3, #2
 800e73c:	3301      	adds	r3, #1
 800e73e:	009b      	lsls	r3, r3, #2
 800e740:	50e9      	str	r1, [r5, r3]
 800e742:	2900      	cmp	r1, #0
 800e744:	d002      	beq.n	800e74c <__lshift+0xb4>
 800e746:	9b02      	ldr	r3, [sp, #8]
 800e748:	3302      	adds	r3, #2
 800e74a:	9301      	str	r3, [sp, #4]
 800e74c:	9b01      	ldr	r3, [sp, #4]
 800e74e:	9804      	ldr	r0, [sp, #16]
 800e750:	3b01      	subs	r3, #1
 800e752:	0021      	movs	r1, r4
 800e754:	6133      	str	r3, [r6, #16]
 800e756:	f7ff fdb3 	bl	800e2c0 <_Bfree>
 800e75a:	0030      	movs	r0, r6
 800e75c:	b007      	add	sp, #28
 800e75e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e760:	cb02      	ldmia	r3!, {r1}
 800e762:	c502      	stmia	r5!, {r1}
 800e764:	429a      	cmp	r2, r3
 800e766:	d8fb      	bhi.n	800e760 <__lshift+0xc8>
 800e768:	e7f0      	b.n	800e74c <__lshift+0xb4>
 800e76a:	46c0      	nop			; (mov r8, r8)
 800e76c:	08015f61 	.word	0x08015f61
 800e770:	08015fd2 	.word	0x08015fd2

0800e774 <__mcmp>:
 800e774:	b530      	push	{r4, r5, lr}
 800e776:	690b      	ldr	r3, [r1, #16]
 800e778:	6904      	ldr	r4, [r0, #16]
 800e77a:	0002      	movs	r2, r0
 800e77c:	1ae0      	subs	r0, r4, r3
 800e77e:	429c      	cmp	r4, r3
 800e780:	d10e      	bne.n	800e7a0 <__mcmp+0x2c>
 800e782:	3214      	adds	r2, #20
 800e784:	009b      	lsls	r3, r3, #2
 800e786:	3114      	adds	r1, #20
 800e788:	0014      	movs	r4, r2
 800e78a:	18c9      	adds	r1, r1, r3
 800e78c:	18d2      	adds	r2, r2, r3
 800e78e:	3a04      	subs	r2, #4
 800e790:	3904      	subs	r1, #4
 800e792:	6815      	ldr	r5, [r2, #0]
 800e794:	680b      	ldr	r3, [r1, #0]
 800e796:	429d      	cmp	r5, r3
 800e798:	d003      	beq.n	800e7a2 <__mcmp+0x2e>
 800e79a:	2001      	movs	r0, #1
 800e79c:	429d      	cmp	r5, r3
 800e79e:	d303      	bcc.n	800e7a8 <__mcmp+0x34>
 800e7a0:	bd30      	pop	{r4, r5, pc}
 800e7a2:	4294      	cmp	r4, r2
 800e7a4:	d3f3      	bcc.n	800e78e <__mcmp+0x1a>
 800e7a6:	e7fb      	b.n	800e7a0 <__mcmp+0x2c>
 800e7a8:	4240      	negs	r0, r0
 800e7aa:	e7f9      	b.n	800e7a0 <__mcmp+0x2c>

0800e7ac <__mdiff>:
 800e7ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7ae:	000e      	movs	r6, r1
 800e7b0:	0007      	movs	r7, r0
 800e7b2:	0011      	movs	r1, r2
 800e7b4:	0030      	movs	r0, r6
 800e7b6:	b087      	sub	sp, #28
 800e7b8:	0014      	movs	r4, r2
 800e7ba:	f7ff ffdb 	bl	800e774 <__mcmp>
 800e7be:	1e05      	subs	r5, r0, #0
 800e7c0:	d110      	bne.n	800e7e4 <__mdiff+0x38>
 800e7c2:	0001      	movs	r1, r0
 800e7c4:	0038      	movs	r0, r7
 800e7c6:	f7ff fd53 	bl	800e270 <_Balloc>
 800e7ca:	1e02      	subs	r2, r0, #0
 800e7cc:	d104      	bne.n	800e7d8 <__mdiff+0x2c>
 800e7ce:	4b3f      	ldr	r3, [pc, #252]	; (800e8cc <__mdiff+0x120>)
 800e7d0:	483f      	ldr	r0, [pc, #252]	; (800e8d0 <__mdiff+0x124>)
 800e7d2:	4940      	ldr	r1, [pc, #256]	; (800e8d4 <__mdiff+0x128>)
 800e7d4:	f003 f810 	bl	80117f8 <__assert_func>
 800e7d8:	2301      	movs	r3, #1
 800e7da:	6145      	str	r5, [r0, #20]
 800e7dc:	6103      	str	r3, [r0, #16]
 800e7de:	0010      	movs	r0, r2
 800e7e0:	b007      	add	sp, #28
 800e7e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	9301      	str	r3, [sp, #4]
 800e7e8:	2800      	cmp	r0, #0
 800e7ea:	db04      	blt.n	800e7f6 <__mdiff+0x4a>
 800e7ec:	0023      	movs	r3, r4
 800e7ee:	0034      	movs	r4, r6
 800e7f0:	001e      	movs	r6, r3
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	9301      	str	r3, [sp, #4]
 800e7f6:	0038      	movs	r0, r7
 800e7f8:	6861      	ldr	r1, [r4, #4]
 800e7fa:	f7ff fd39 	bl	800e270 <_Balloc>
 800e7fe:	1e02      	subs	r2, r0, #0
 800e800:	d103      	bne.n	800e80a <__mdiff+0x5e>
 800e802:	4b32      	ldr	r3, [pc, #200]	; (800e8cc <__mdiff+0x120>)
 800e804:	4832      	ldr	r0, [pc, #200]	; (800e8d0 <__mdiff+0x124>)
 800e806:	4934      	ldr	r1, [pc, #208]	; (800e8d8 <__mdiff+0x12c>)
 800e808:	e7e4      	b.n	800e7d4 <__mdiff+0x28>
 800e80a:	9b01      	ldr	r3, [sp, #4]
 800e80c:	2700      	movs	r7, #0
 800e80e:	60c3      	str	r3, [r0, #12]
 800e810:	6920      	ldr	r0, [r4, #16]
 800e812:	3414      	adds	r4, #20
 800e814:	0083      	lsls	r3, r0, #2
 800e816:	18e3      	adds	r3, r4, r3
 800e818:	0021      	movs	r1, r4
 800e81a:	9401      	str	r4, [sp, #4]
 800e81c:	0034      	movs	r4, r6
 800e81e:	9302      	str	r3, [sp, #8]
 800e820:	6933      	ldr	r3, [r6, #16]
 800e822:	3414      	adds	r4, #20
 800e824:	009b      	lsls	r3, r3, #2
 800e826:	18e3      	adds	r3, r4, r3
 800e828:	9303      	str	r3, [sp, #12]
 800e82a:	0013      	movs	r3, r2
 800e82c:	3314      	adds	r3, #20
 800e82e:	469c      	mov	ip, r3
 800e830:	9305      	str	r3, [sp, #20]
 800e832:	9104      	str	r1, [sp, #16]
 800e834:	9b04      	ldr	r3, [sp, #16]
 800e836:	cc02      	ldmia	r4!, {r1}
 800e838:	cb20      	ldmia	r3!, {r5}
 800e83a:	9304      	str	r3, [sp, #16]
 800e83c:	b2ab      	uxth	r3, r5
 800e83e:	19df      	adds	r7, r3, r7
 800e840:	b28b      	uxth	r3, r1
 800e842:	1afb      	subs	r3, r7, r3
 800e844:	0c09      	lsrs	r1, r1, #16
 800e846:	0c2d      	lsrs	r5, r5, #16
 800e848:	1a6d      	subs	r5, r5, r1
 800e84a:	1419      	asrs	r1, r3, #16
 800e84c:	1869      	adds	r1, r5, r1
 800e84e:	b29b      	uxth	r3, r3
 800e850:	140f      	asrs	r7, r1, #16
 800e852:	0409      	lsls	r1, r1, #16
 800e854:	4319      	orrs	r1, r3
 800e856:	4663      	mov	r3, ip
 800e858:	c302      	stmia	r3!, {r1}
 800e85a:	469c      	mov	ip, r3
 800e85c:	9b03      	ldr	r3, [sp, #12]
 800e85e:	42a3      	cmp	r3, r4
 800e860:	d8e8      	bhi.n	800e834 <__mdiff+0x88>
 800e862:	0031      	movs	r1, r6
 800e864:	9c03      	ldr	r4, [sp, #12]
 800e866:	3115      	adds	r1, #21
 800e868:	2304      	movs	r3, #4
 800e86a:	428c      	cmp	r4, r1
 800e86c:	d304      	bcc.n	800e878 <__mdiff+0xcc>
 800e86e:	1ba3      	subs	r3, r4, r6
 800e870:	3b15      	subs	r3, #21
 800e872:	089b      	lsrs	r3, r3, #2
 800e874:	3301      	adds	r3, #1
 800e876:	009b      	lsls	r3, r3, #2
 800e878:	9901      	ldr	r1, [sp, #4]
 800e87a:	18cd      	adds	r5, r1, r3
 800e87c:	9905      	ldr	r1, [sp, #20]
 800e87e:	002e      	movs	r6, r5
 800e880:	18cb      	adds	r3, r1, r3
 800e882:	469c      	mov	ip, r3
 800e884:	9902      	ldr	r1, [sp, #8]
 800e886:	428e      	cmp	r6, r1
 800e888:	d310      	bcc.n	800e8ac <__mdiff+0x100>
 800e88a:	9e02      	ldr	r6, [sp, #8]
 800e88c:	1ee9      	subs	r1, r5, #3
 800e88e:	2400      	movs	r4, #0
 800e890:	428e      	cmp	r6, r1
 800e892:	d304      	bcc.n	800e89e <__mdiff+0xf2>
 800e894:	0031      	movs	r1, r6
 800e896:	3103      	adds	r1, #3
 800e898:	1b49      	subs	r1, r1, r5
 800e89a:	0889      	lsrs	r1, r1, #2
 800e89c:	008c      	lsls	r4, r1, #2
 800e89e:	191b      	adds	r3, r3, r4
 800e8a0:	3b04      	subs	r3, #4
 800e8a2:	6819      	ldr	r1, [r3, #0]
 800e8a4:	2900      	cmp	r1, #0
 800e8a6:	d00f      	beq.n	800e8c8 <__mdiff+0x11c>
 800e8a8:	6110      	str	r0, [r2, #16]
 800e8aa:	e798      	b.n	800e7de <__mdiff+0x32>
 800e8ac:	ce02      	ldmia	r6!, {r1}
 800e8ae:	b28c      	uxth	r4, r1
 800e8b0:	19e4      	adds	r4, r4, r7
 800e8b2:	0c0f      	lsrs	r7, r1, #16
 800e8b4:	1421      	asrs	r1, r4, #16
 800e8b6:	1879      	adds	r1, r7, r1
 800e8b8:	b2a4      	uxth	r4, r4
 800e8ba:	140f      	asrs	r7, r1, #16
 800e8bc:	0409      	lsls	r1, r1, #16
 800e8be:	4321      	orrs	r1, r4
 800e8c0:	4664      	mov	r4, ip
 800e8c2:	c402      	stmia	r4!, {r1}
 800e8c4:	46a4      	mov	ip, r4
 800e8c6:	e7dd      	b.n	800e884 <__mdiff+0xd8>
 800e8c8:	3801      	subs	r0, #1
 800e8ca:	e7e9      	b.n	800e8a0 <__mdiff+0xf4>
 800e8cc:	08015f61 	.word	0x08015f61
 800e8d0:	08015fd2 	.word	0x08015fd2
 800e8d4:	00000237 	.word	0x00000237
 800e8d8:	00000245 	.word	0x00000245

0800e8dc <__ulp>:
 800e8dc:	2000      	movs	r0, #0
 800e8de:	4b0b      	ldr	r3, [pc, #44]	; (800e90c <__ulp+0x30>)
 800e8e0:	4019      	ands	r1, r3
 800e8e2:	4b0b      	ldr	r3, [pc, #44]	; (800e910 <__ulp+0x34>)
 800e8e4:	18c9      	adds	r1, r1, r3
 800e8e6:	4281      	cmp	r1, r0
 800e8e8:	dc06      	bgt.n	800e8f8 <__ulp+0x1c>
 800e8ea:	4249      	negs	r1, r1
 800e8ec:	150b      	asrs	r3, r1, #20
 800e8ee:	2b13      	cmp	r3, #19
 800e8f0:	dc03      	bgt.n	800e8fa <__ulp+0x1e>
 800e8f2:	2180      	movs	r1, #128	; 0x80
 800e8f4:	0309      	lsls	r1, r1, #12
 800e8f6:	4119      	asrs	r1, r3
 800e8f8:	4770      	bx	lr
 800e8fa:	3b14      	subs	r3, #20
 800e8fc:	2001      	movs	r0, #1
 800e8fe:	2b1e      	cmp	r3, #30
 800e900:	dc02      	bgt.n	800e908 <__ulp+0x2c>
 800e902:	2080      	movs	r0, #128	; 0x80
 800e904:	0600      	lsls	r0, r0, #24
 800e906:	40d8      	lsrs	r0, r3
 800e908:	2100      	movs	r1, #0
 800e90a:	e7f5      	b.n	800e8f8 <__ulp+0x1c>
 800e90c:	7ff00000 	.word	0x7ff00000
 800e910:	fcc00000 	.word	0xfcc00000

0800e914 <__b2d>:
 800e914:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e916:	0006      	movs	r6, r0
 800e918:	6903      	ldr	r3, [r0, #16]
 800e91a:	3614      	adds	r6, #20
 800e91c:	009b      	lsls	r3, r3, #2
 800e91e:	18f3      	adds	r3, r6, r3
 800e920:	1f1d      	subs	r5, r3, #4
 800e922:	682c      	ldr	r4, [r5, #0]
 800e924:	000f      	movs	r7, r1
 800e926:	0020      	movs	r0, r4
 800e928:	9301      	str	r3, [sp, #4]
 800e92a:	f7ff fd63 	bl	800e3f4 <__hi0bits>
 800e92e:	2220      	movs	r2, #32
 800e930:	1a12      	subs	r2, r2, r0
 800e932:	603a      	str	r2, [r7, #0]
 800e934:	0003      	movs	r3, r0
 800e936:	4a1c      	ldr	r2, [pc, #112]	; (800e9a8 <__b2d+0x94>)
 800e938:	280a      	cmp	r0, #10
 800e93a:	dc15      	bgt.n	800e968 <__b2d+0x54>
 800e93c:	210b      	movs	r1, #11
 800e93e:	0027      	movs	r7, r4
 800e940:	1a09      	subs	r1, r1, r0
 800e942:	40cf      	lsrs	r7, r1
 800e944:	433a      	orrs	r2, r7
 800e946:	468c      	mov	ip, r1
 800e948:	0011      	movs	r1, r2
 800e94a:	2200      	movs	r2, #0
 800e94c:	42ae      	cmp	r6, r5
 800e94e:	d202      	bcs.n	800e956 <__b2d+0x42>
 800e950:	9a01      	ldr	r2, [sp, #4]
 800e952:	3a08      	subs	r2, #8
 800e954:	6812      	ldr	r2, [r2, #0]
 800e956:	3315      	adds	r3, #21
 800e958:	409c      	lsls	r4, r3
 800e95a:	4663      	mov	r3, ip
 800e95c:	0027      	movs	r7, r4
 800e95e:	40da      	lsrs	r2, r3
 800e960:	4317      	orrs	r7, r2
 800e962:	0038      	movs	r0, r7
 800e964:	b003      	add	sp, #12
 800e966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e968:	2700      	movs	r7, #0
 800e96a:	42ae      	cmp	r6, r5
 800e96c:	d202      	bcs.n	800e974 <__b2d+0x60>
 800e96e:	9d01      	ldr	r5, [sp, #4]
 800e970:	3d08      	subs	r5, #8
 800e972:	682f      	ldr	r7, [r5, #0]
 800e974:	210b      	movs	r1, #11
 800e976:	4249      	negs	r1, r1
 800e978:	468c      	mov	ip, r1
 800e97a:	449c      	add	ip, r3
 800e97c:	2b0b      	cmp	r3, #11
 800e97e:	d010      	beq.n	800e9a2 <__b2d+0x8e>
 800e980:	4661      	mov	r1, ip
 800e982:	2320      	movs	r3, #32
 800e984:	408c      	lsls	r4, r1
 800e986:	1a5b      	subs	r3, r3, r1
 800e988:	0039      	movs	r1, r7
 800e98a:	40d9      	lsrs	r1, r3
 800e98c:	430c      	orrs	r4, r1
 800e98e:	4322      	orrs	r2, r4
 800e990:	0011      	movs	r1, r2
 800e992:	2200      	movs	r2, #0
 800e994:	42b5      	cmp	r5, r6
 800e996:	d901      	bls.n	800e99c <__b2d+0x88>
 800e998:	3d04      	subs	r5, #4
 800e99a:	682a      	ldr	r2, [r5, #0]
 800e99c:	4664      	mov	r4, ip
 800e99e:	40a7      	lsls	r7, r4
 800e9a0:	e7dd      	b.n	800e95e <__b2d+0x4a>
 800e9a2:	4322      	orrs	r2, r4
 800e9a4:	0011      	movs	r1, r2
 800e9a6:	e7dc      	b.n	800e962 <__b2d+0x4e>
 800e9a8:	3ff00000 	.word	0x3ff00000

0800e9ac <__d2b>:
 800e9ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e9ae:	2101      	movs	r1, #1
 800e9b0:	0014      	movs	r4, r2
 800e9b2:	001d      	movs	r5, r3
 800e9b4:	9f08      	ldr	r7, [sp, #32]
 800e9b6:	f7ff fc5b 	bl	800e270 <_Balloc>
 800e9ba:	1e06      	subs	r6, r0, #0
 800e9bc:	d105      	bne.n	800e9ca <__d2b+0x1e>
 800e9be:	0032      	movs	r2, r6
 800e9c0:	4b24      	ldr	r3, [pc, #144]	; (800ea54 <__d2b+0xa8>)
 800e9c2:	4825      	ldr	r0, [pc, #148]	; (800ea58 <__d2b+0xac>)
 800e9c4:	4925      	ldr	r1, [pc, #148]	; (800ea5c <__d2b+0xb0>)
 800e9c6:	f002 ff17 	bl	80117f8 <__assert_func>
 800e9ca:	032b      	lsls	r3, r5, #12
 800e9cc:	006d      	lsls	r5, r5, #1
 800e9ce:	0b1b      	lsrs	r3, r3, #12
 800e9d0:	0d6d      	lsrs	r5, r5, #21
 800e9d2:	d125      	bne.n	800ea20 <__d2b+0x74>
 800e9d4:	9301      	str	r3, [sp, #4]
 800e9d6:	2c00      	cmp	r4, #0
 800e9d8:	d028      	beq.n	800ea2c <__d2b+0x80>
 800e9da:	4668      	mov	r0, sp
 800e9dc:	9400      	str	r4, [sp, #0]
 800e9de:	f7ff fd23 	bl	800e428 <__lo0bits>
 800e9e2:	9b01      	ldr	r3, [sp, #4]
 800e9e4:	9900      	ldr	r1, [sp, #0]
 800e9e6:	2800      	cmp	r0, #0
 800e9e8:	d01e      	beq.n	800ea28 <__d2b+0x7c>
 800e9ea:	2220      	movs	r2, #32
 800e9ec:	001c      	movs	r4, r3
 800e9ee:	1a12      	subs	r2, r2, r0
 800e9f0:	4094      	lsls	r4, r2
 800e9f2:	0022      	movs	r2, r4
 800e9f4:	40c3      	lsrs	r3, r0
 800e9f6:	430a      	orrs	r2, r1
 800e9f8:	6172      	str	r2, [r6, #20]
 800e9fa:	9301      	str	r3, [sp, #4]
 800e9fc:	9c01      	ldr	r4, [sp, #4]
 800e9fe:	61b4      	str	r4, [r6, #24]
 800ea00:	1e63      	subs	r3, r4, #1
 800ea02:	419c      	sbcs	r4, r3
 800ea04:	3401      	adds	r4, #1
 800ea06:	6134      	str	r4, [r6, #16]
 800ea08:	2d00      	cmp	r5, #0
 800ea0a:	d017      	beq.n	800ea3c <__d2b+0x90>
 800ea0c:	2435      	movs	r4, #53	; 0x35
 800ea0e:	4b14      	ldr	r3, [pc, #80]	; (800ea60 <__d2b+0xb4>)
 800ea10:	18ed      	adds	r5, r5, r3
 800ea12:	182d      	adds	r5, r5, r0
 800ea14:	603d      	str	r5, [r7, #0]
 800ea16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea18:	1a24      	subs	r4, r4, r0
 800ea1a:	601c      	str	r4, [r3, #0]
 800ea1c:	0030      	movs	r0, r6
 800ea1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ea20:	2280      	movs	r2, #128	; 0x80
 800ea22:	0352      	lsls	r2, r2, #13
 800ea24:	4313      	orrs	r3, r2
 800ea26:	e7d5      	b.n	800e9d4 <__d2b+0x28>
 800ea28:	6171      	str	r1, [r6, #20]
 800ea2a:	e7e7      	b.n	800e9fc <__d2b+0x50>
 800ea2c:	a801      	add	r0, sp, #4
 800ea2e:	f7ff fcfb 	bl	800e428 <__lo0bits>
 800ea32:	9b01      	ldr	r3, [sp, #4]
 800ea34:	2401      	movs	r4, #1
 800ea36:	6173      	str	r3, [r6, #20]
 800ea38:	3020      	adds	r0, #32
 800ea3a:	e7e4      	b.n	800ea06 <__d2b+0x5a>
 800ea3c:	4b09      	ldr	r3, [pc, #36]	; (800ea64 <__d2b+0xb8>)
 800ea3e:	18c0      	adds	r0, r0, r3
 800ea40:	4b09      	ldr	r3, [pc, #36]	; (800ea68 <__d2b+0xbc>)
 800ea42:	6038      	str	r0, [r7, #0]
 800ea44:	18e3      	adds	r3, r4, r3
 800ea46:	009b      	lsls	r3, r3, #2
 800ea48:	18f3      	adds	r3, r6, r3
 800ea4a:	6958      	ldr	r0, [r3, #20]
 800ea4c:	f7ff fcd2 	bl	800e3f4 <__hi0bits>
 800ea50:	0164      	lsls	r4, r4, #5
 800ea52:	e7e0      	b.n	800ea16 <__d2b+0x6a>
 800ea54:	08015f61 	.word	0x08015f61
 800ea58:	08015fd2 	.word	0x08015fd2
 800ea5c:	0000030f 	.word	0x0000030f
 800ea60:	fffffbcd 	.word	0xfffffbcd
 800ea64:	fffffbce 	.word	0xfffffbce
 800ea68:	3fffffff 	.word	0x3fffffff

0800ea6c <__ratio>:
 800ea6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea6e:	b087      	sub	sp, #28
 800ea70:	000f      	movs	r7, r1
 800ea72:	a904      	add	r1, sp, #16
 800ea74:	0006      	movs	r6, r0
 800ea76:	f7ff ff4d 	bl	800e914 <__b2d>
 800ea7a:	9000      	str	r0, [sp, #0]
 800ea7c:	9101      	str	r1, [sp, #4]
 800ea7e:	9c00      	ldr	r4, [sp, #0]
 800ea80:	9d01      	ldr	r5, [sp, #4]
 800ea82:	0038      	movs	r0, r7
 800ea84:	a905      	add	r1, sp, #20
 800ea86:	f7ff ff45 	bl	800e914 <__b2d>
 800ea8a:	9002      	str	r0, [sp, #8]
 800ea8c:	9103      	str	r1, [sp, #12]
 800ea8e:	9a02      	ldr	r2, [sp, #8]
 800ea90:	9b03      	ldr	r3, [sp, #12]
 800ea92:	6930      	ldr	r0, [r6, #16]
 800ea94:	6939      	ldr	r1, [r7, #16]
 800ea96:	9e04      	ldr	r6, [sp, #16]
 800ea98:	1a40      	subs	r0, r0, r1
 800ea9a:	9905      	ldr	r1, [sp, #20]
 800ea9c:	0140      	lsls	r0, r0, #5
 800ea9e:	1a71      	subs	r1, r6, r1
 800eaa0:	1841      	adds	r1, r0, r1
 800eaa2:	0508      	lsls	r0, r1, #20
 800eaa4:	2900      	cmp	r1, #0
 800eaa6:	dd07      	ble.n	800eab8 <__ratio+0x4c>
 800eaa8:	9901      	ldr	r1, [sp, #4]
 800eaaa:	1845      	adds	r5, r0, r1
 800eaac:	0020      	movs	r0, r4
 800eaae:	0029      	movs	r1, r5
 800eab0:	f7f2 f9e2 	bl	8000e78 <__aeabi_ddiv>
 800eab4:	b007      	add	sp, #28
 800eab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eab8:	9903      	ldr	r1, [sp, #12]
 800eaba:	1a0b      	subs	r3, r1, r0
 800eabc:	e7f6      	b.n	800eaac <__ratio+0x40>

0800eabe <__copybits>:
 800eabe:	b570      	push	{r4, r5, r6, lr}
 800eac0:	0014      	movs	r4, r2
 800eac2:	0005      	movs	r5, r0
 800eac4:	3901      	subs	r1, #1
 800eac6:	6913      	ldr	r3, [r2, #16]
 800eac8:	1149      	asrs	r1, r1, #5
 800eaca:	3101      	adds	r1, #1
 800eacc:	0089      	lsls	r1, r1, #2
 800eace:	3414      	adds	r4, #20
 800ead0:	009b      	lsls	r3, r3, #2
 800ead2:	1841      	adds	r1, r0, r1
 800ead4:	18e3      	adds	r3, r4, r3
 800ead6:	42a3      	cmp	r3, r4
 800ead8:	d80d      	bhi.n	800eaf6 <__copybits+0x38>
 800eada:	0014      	movs	r4, r2
 800eadc:	3411      	adds	r4, #17
 800eade:	2500      	movs	r5, #0
 800eae0:	429c      	cmp	r4, r3
 800eae2:	d803      	bhi.n	800eaec <__copybits+0x2e>
 800eae4:	1a9b      	subs	r3, r3, r2
 800eae6:	3b11      	subs	r3, #17
 800eae8:	089b      	lsrs	r3, r3, #2
 800eaea:	009d      	lsls	r5, r3, #2
 800eaec:	2300      	movs	r3, #0
 800eaee:	1940      	adds	r0, r0, r5
 800eaf0:	4281      	cmp	r1, r0
 800eaf2:	d803      	bhi.n	800eafc <__copybits+0x3e>
 800eaf4:	bd70      	pop	{r4, r5, r6, pc}
 800eaf6:	cc40      	ldmia	r4!, {r6}
 800eaf8:	c540      	stmia	r5!, {r6}
 800eafa:	e7ec      	b.n	800ead6 <__copybits+0x18>
 800eafc:	c008      	stmia	r0!, {r3}
 800eafe:	e7f7      	b.n	800eaf0 <__copybits+0x32>

0800eb00 <__any_on>:
 800eb00:	0002      	movs	r2, r0
 800eb02:	6900      	ldr	r0, [r0, #16]
 800eb04:	b510      	push	{r4, lr}
 800eb06:	3214      	adds	r2, #20
 800eb08:	114b      	asrs	r3, r1, #5
 800eb0a:	4298      	cmp	r0, r3
 800eb0c:	db13      	blt.n	800eb36 <__any_on+0x36>
 800eb0e:	dd0c      	ble.n	800eb2a <__any_on+0x2a>
 800eb10:	241f      	movs	r4, #31
 800eb12:	0008      	movs	r0, r1
 800eb14:	4020      	ands	r0, r4
 800eb16:	4221      	tst	r1, r4
 800eb18:	d007      	beq.n	800eb2a <__any_on+0x2a>
 800eb1a:	0099      	lsls	r1, r3, #2
 800eb1c:	588c      	ldr	r4, [r1, r2]
 800eb1e:	0021      	movs	r1, r4
 800eb20:	40c1      	lsrs	r1, r0
 800eb22:	4081      	lsls	r1, r0
 800eb24:	2001      	movs	r0, #1
 800eb26:	428c      	cmp	r4, r1
 800eb28:	d104      	bne.n	800eb34 <__any_on+0x34>
 800eb2a:	009b      	lsls	r3, r3, #2
 800eb2c:	18d3      	adds	r3, r2, r3
 800eb2e:	4293      	cmp	r3, r2
 800eb30:	d803      	bhi.n	800eb3a <__any_on+0x3a>
 800eb32:	2000      	movs	r0, #0
 800eb34:	bd10      	pop	{r4, pc}
 800eb36:	0003      	movs	r3, r0
 800eb38:	e7f7      	b.n	800eb2a <__any_on+0x2a>
 800eb3a:	3b04      	subs	r3, #4
 800eb3c:	6819      	ldr	r1, [r3, #0]
 800eb3e:	2900      	cmp	r1, #0
 800eb40:	d0f5      	beq.n	800eb2e <__any_on+0x2e>
 800eb42:	2001      	movs	r0, #1
 800eb44:	e7f6      	b.n	800eb34 <__any_on+0x34>

0800eb46 <__ascii_wctomb>:
 800eb46:	0003      	movs	r3, r0
 800eb48:	1e08      	subs	r0, r1, #0
 800eb4a:	d005      	beq.n	800eb58 <__ascii_wctomb+0x12>
 800eb4c:	2aff      	cmp	r2, #255	; 0xff
 800eb4e:	d904      	bls.n	800eb5a <__ascii_wctomb+0x14>
 800eb50:	228a      	movs	r2, #138	; 0x8a
 800eb52:	2001      	movs	r0, #1
 800eb54:	601a      	str	r2, [r3, #0]
 800eb56:	4240      	negs	r0, r0
 800eb58:	4770      	bx	lr
 800eb5a:	2001      	movs	r0, #1
 800eb5c:	700a      	strb	r2, [r1, #0]
 800eb5e:	e7fb      	b.n	800eb58 <__ascii_wctomb+0x12>

0800eb60 <_svfprintf_r>:
 800eb60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb62:	b0d9      	sub	sp, #356	; 0x164
 800eb64:	001c      	movs	r4, r3
 800eb66:	910b      	str	r1, [sp, #44]	; 0x2c
 800eb68:	9208      	str	r2, [sp, #32]
 800eb6a:	900a      	str	r0, [sp, #40]	; 0x28
 800eb6c:	f002 fdae 	bl	80116cc <_localeconv_r>
 800eb70:	6803      	ldr	r3, [r0, #0]
 800eb72:	0018      	movs	r0, r3
 800eb74:	931c      	str	r3, [sp, #112]	; 0x70
 800eb76:	f7f1 fac5 	bl	8000104 <strlen>
 800eb7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb7c:	9016      	str	r0, [sp, #88]	; 0x58
 800eb7e:	899b      	ldrh	r3, [r3, #12]
 800eb80:	061b      	lsls	r3, r3, #24
 800eb82:	d517      	bpl.n	800ebb4 <_svfprintf_r+0x54>
 800eb84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb86:	691b      	ldr	r3, [r3, #16]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d113      	bne.n	800ebb4 <_svfprintf_r+0x54>
 800eb8c:	2140      	movs	r1, #64	; 0x40
 800eb8e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eb90:	f7fd fa94 	bl	800c0bc <_malloc_r>
 800eb94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb96:	6018      	str	r0, [r3, #0]
 800eb98:	6118      	str	r0, [r3, #16]
 800eb9a:	2800      	cmp	r0, #0
 800eb9c:	d107      	bne.n	800ebae <_svfprintf_r+0x4e>
 800eb9e:	230c      	movs	r3, #12
 800eba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eba2:	6013      	str	r3, [r2, #0]
 800eba4:	3b0d      	subs	r3, #13
 800eba6:	9317      	str	r3, [sp, #92]	; 0x5c
 800eba8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ebaa:	b059      	add	sp, #356	; 0x164
 800ebac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebae:	2340      	movs	r3, #64	; 0x40
 800ebb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ebb2:	6153      	str	r3, [r2, #20]
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	932e      	str	r3, [sp, #184]	; 0xb8
 800ebba:	932d      	str	r3, [sp, #180]	; 0xb4
 800ebbc:	930e      	str	r3, [sp, #56]	; 0x38
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	9214      	str	r2, [sp, #80]	; 0x50
 800ebc2:	9315      	str	r3, [sp, #84]	; 0x54
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	af2f      	add	r7, sp, #188	; 0xbc
 800ebc8:	972c      	str	r7, [sp, #176]	; 0xb0
 800ebca:	931f      	str	r3, [sp, #124]	; 0x7c
 800ebcc:	931e      	str	r3, [sp, #120]	; 0x78
 800ebce:	9312      	str	r3, [sp, #72]	; 0x48
 800ebd0:	931b      	str	r3, [sp, #108]	; 0x6c
 800ebd2:	931d      	str	r3, [sp, #116]	; 0x74
 800ebd4:	9317      	str	r3, [sp, #92]	; 0x5c
 800ebd6:	9d08      	ldr	r5, [sp, #32]
 800ebd8:	782b      	ldrb	r3, [r5, #0]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d002      	beq.n	800ebe4 <_svfprintf_r+0x84>
 800ebde:	2b25      	cmp	r3, #37	; 0x25
 800ebe0:	d000      	beq.n	800ebe4 <_svfprintf_r+0x84>
 800ebe2:	e091      	b.n	800ed08 <_svfprintf_r+0x1a8>
 800ebe4:	9b08      	ldr	r3, [sp, #32]
 800ebe6:	1aee      	subs	r6, r5, r3
 800ebe8:	429d      	cmp	r5, r3
 800ebea:	d016      	beq.n	800ec1a <_svfprintf_r+0xba>
 800ebec:	603b      	str	r3, [r7, #0]
 800ebee:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ebf0:	607e      	str	r6, [r7, #4]
 800ebf2:	199b      	adds	r3, r3, r6
 800ebf4:	932e      	str	r3, [sp, #184]	; 0xb8
 800ebf6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ebf8:	3708      	adds	r7, #8
 800ebfa:	3301      	adds	r3, #1
 800ebfc:	932d      	str	r3, [sp, #180]	; 0xb4
 800ebfe:	2b07      	cmp	r3, #7
 800ec00:	dd08      	ble.n	800ec14 <_svfprintf_r+0xb4>
 800ec02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ec04:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ec06:	aa2c      	add	r2, sp, #176	; 0xb0
 800ec08:	f004 f83a 	bl	8012c80 <__ssprint_r>
 800ec0c:	2800      	cmp	r0, #0
 800ec0e:	d000      	beq.n	800ec12 <_svfprintf_r+0xb2>
 800ec10:	e1cf      	b.n	800efb2 <_svfprintf_r+0x452>
 800ec12:	af2f      	add	r7, sp, #188	; 0xbc
 800ec14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ec16:	199b      	adds	r3, r3, r6
 800ec18:	9317      	str	r3, [sp, #92]	; 0x5c
 800ec1a:	782b      	ldrb	r3, [r5, #0]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d101      	bne.n	800ec24 <_svfprintf_r+0xc4>
 800ec20:	f001 f99e 	bl	800ff60 <_svfprintf_r+0x1400>
 800ec24:	221b      	movs	r2, #27
 800ec26:	2300      	movs	r3, #0
 800ec28:	a91e      	add	r1, sp, #120	; 0x78
 800ec2a:	1852      	adds	r2, r2, r1
 800ec2c:	7013      	strb	r3, [r2, #0]
 800ec2e:	2201      	movs	r2, #1
 800ec30:	001e      	movs	r6, r3
 800ec32:	4252      	negs	r2, r2
 800ec34:	3501      	adds	r5, #1
 800ec36:	9209      	str	r2, [sp, #36]	; 0x24
 800ec38:	9318      	str	r3, [sp, #96]	; 0x60
 800ec3a:	1c6b      	adds	r3, r5, #1
 800ec3c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ec3e:	782b      	ldrb	r3, [r5, #0]
 800ec40:	930f      	str	r3, [sp, #60]	; 0x3c
 800ec42:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800ec44:	3820      	subs	r0, #32
 800ec46:	285a      	cmp	r0, #90	; 0x5a
 800ec48:	d901      	bls.n	800ec4e <_svfprintf_r+0xee>
 800ec4a:	f000 fe20 	bl	800f88e <_svfprintf_r+0xd2e>
 800ec4e:	f7f1 fa6b 	bl	8000128 <__gnu_thumb1_case_uhi>
 800ec52:	0078      	.short	0x0078
 800ec54:	061e061e 	.word	0x061e061e
 800ec58:	061e0082 	.word	0x061e0082
 800ec5c:	061e061e 	.word	0x061e061e
 800ec60:	061e005d 	.word	0x061e005d
 800ec64:	0084061e 	.word	0x0084061e
 800ec68:	061e008c 	.word	0x061e008c
 800ec6c:	0091008a 	.word	0x0091008a
 800ec70:	00b2061e 	.word	0x00b2061e
 800ec74:	00b400b4 	.word	0x00b400b4
 800ec78:	00b400b4 	.word	0x00b400b4
 800ec7c:	00b400b4 	.word	0x00b400b4
 800ec80:	00b400b4 	.word	0x00b400b4
 800ec84:	061e00b4 	.word	0x061e00b4
 800ec88:	061e061e 	.word	0x061e061e
 800ec8c:	061e061e 	.word	0x061e061e
 800ec90:	061e061e 	.word	0x061e061e
 800ec94:	061e013b 	.word	0x061e013b
 800ec98:	00f400e0 	.word	0x00f400e0
 800ec9c:	013b013b 	.word	0x013b013b
 800eca0:	061e013b 	.word	0x061e013b
 800eca4:	061e061e 	.word	0x061e061e
 800eca8:	00c7061e 	.word	0x00c7061e
 800ecac:	061e061e 	.word	0x061e061e
 800ecb0:	061e04c7 	.word	0x061e04c7
 800ecb4:	061e061e 	.word	0x061e061e
 800ecb8:	061e050a 	.word	0x061e050a
 800ecbc:	061e052a 	.word	0x061e052a
 800ecc0:	055c061e 	.word	0x055c061e
 800ecc4:	061e061e 	.word	0x061e061e
 800ecc8:	061e061e 	.word	0x061e061e
 800eccc:	061e061e 	.word	0x061e061e
 800ecd0:	061e061e 	.word	0x061e061e
 800ecd4:	061e013b 	.word	0x061e013b
 800ecd8:	00f600e0 	.word	0x00f600e0
 800ecdc:	013b013b 	.word	0x013b013b
 800ece0:	00c9013b 	.word	0x00c9013b
 800ece4:	00dc00f6 	.word	0x00dc00f6
 800ece8:	00d5061e 	.word	0x00d5061e
 800ecec:	04a7061e 	.word	0x04a7061e
 800ecf0:	04fa04c9 	.word	0x04fa04c9
 800ecf4:	061e00dc 	.word	0x061e00dc
 800ecf8:	0080050a 	.word	0x0080050a
 800ecfc:	061e052c 	.word	0x061e052c
 800ed00:	057c061e 	.word	0x057c061e
 800ed04:	0080061e 	.word	0x0080061e
 800ed08:	3501      	adds	r5, #1
 800ed0a:	e765      	b.n	800ebd8 <_svfprintf_r+0x78>
 800ed0c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ed0e:	f002 fcdd 	bl	80116cc <_localeconv_r>
 800ed12:	6843      	ldr	r3, [r0, #4]
 800ed14:	0018      	movs	r0, r3
 800ed16:	931d      	str	r3, [sp, #116]	; 0x74
 800ed18:	f7f1 f9f4 	bl	8000104 <strlen>
 800ed1c:	901b      	str	r0, [sp, #108]	; 0x6c
 800ed1e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ed20:	f002 fcd4 	bl	80116cc <_localeconv_r>
 800ed24:	6883      	ldr	r3, [r0, #8]
 800ed26:	9312      	str	r3, [sp, #72]	; 0x48
 800ed28:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d011      	beq.n	800ed52 <_svfprintf_r+0x1f2>
 800ed2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d00e      	beq.n	800ed52 <_svfprintf_r+0x1f2>
 800ed34:	781b      	ldrb	r3, [r3, #0]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d00b      	beq.n	800ed52 <_svfprintf_r+0x1f2>
 800ed3a:	2380      	movs	r3, #128	; 0x80
 800ed3c:	00db      	lsls	r3, r3, #3
 800ed3e:	431e      	orrs	r6, r3
 800ed40:	e007      	b.n	800ed52 <_svfprintf_r+0x1f2>
 800ed42:	231b      	movs	r3, #27
 800ed44:	aa1e      	add	r2, sp, #120	; 0x78
 800ed46:	189b      	adds	r3, r3, r2
 800ed48:	781a      	ldrb	r2, [r3, #0]
 800ed4a:	2a00      	cmp	r2, #0
 800ed4c:	d101      	bne.n	800ed52 <_svfprintf_r+0x1f2>
 800ed4e:	3220      	adds	r2, #32
 800ed50:	701a      	strb	r2, [r3, #0]
 800ed52:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800ed54:	e771      	b.n	800ec3a <_svfprintf_r+0xda>
 800ed56:	2301      	movs	r3, #1
 800ed58:	e7f1      	b.n	800ed3e <_svfprintf_r+0x1de>
 800ed5a:	cc08      	ldmia	r4!, {r3}
 800ed5c:	9318      	str	r3, [sp, #96]	; 0x60
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	daf7      	bge.n	800ed52 <_svfprintf_r+0x1f2>
 800ed62:	425b      	negs	r3, r3
 800ed64:	9318      	str	r3, [sp, #96]	; 0x60
 800ed66:	2304      	movs	r3, #4
 800ed68:	e7e9      	b.n	800ed3e <_svfprintf_r+0x1de>
 800ed6a:	231b      	movs	r3, #27
 800ed6c:	aa1e      	add	r2, sp, #120	; 0x78
 800ed6e:	189b      	adds	r3, r3, r2
 800ed70:	222b      	movs	r2, #43	; 0x2b
 800ed72:	e7ed      	b.n	800ed50 <_svfprintf_r+0x1f0>
 800ed74:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ed76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ed78:	7812      	ldrb	r2, [r2, #0]
 800ed7a:	3301      	adds	r3, #1
 800ed7c:	920f      	str	r2, [sp, #60]	; 0x3c
 800ed7e:	2a2a      	cmp	r2, #42	; 0x2a
 800ed80:	d010      	beq.n	800eda4 <_svfprintf_r+0x244>
 800ed82:	2200      	movs	r2, #0
 800ed84:	9209      	str	r2, [sp, #36]	; 0x24
 800ed86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ed88:	9313      	str	r3, [sp, #76]	; 0x4c
 800ed8a:	3a30      	subs	r2, #48	; 0x30
 800ed8c:	2a09      	cmp	r2, #9
 800ed8e:	d900      	bls.n	800ed92 <_svfprintf_r+0x232>
 800ed90:	e757      	b.n	800ec42 <_svfprintf_r+0xe2>
 800ed92:	200a      	movs	r0, #10
 800ed94:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed96:	4341      	muls	r1, r0
 800ed98:	188a      	adds	r2, r1, r2
 800ed9a:	9209      	str	r2, [sp, #36]	; 0x24
 800ed9c:	781a      	ldrb	r2, [r3, #0]
 800ed9e:	3301      	adds	r3, #1
 800eda0:	920f      	str	r2, [sp, #60]	; 0x3c
 800eda2:	e7f0      	b.n	800ed86 <_svfprintf_r+0x226>
 800eda4:	cc04      	ldmia	r4!, {r2}
 800eda6:	9209      	str	r2, [sp, #36]	; 0x24
 800eda8:	2a00      	cmp	r2, #0
 800edaa:	da02      	bge.n	800edb2 <_svfprintf_r+0x252>
 800edac:	2201      	movs	r2, #1
 800edae:	4252      	negs	r2, r2
 800edb0:	9209      	str	r2, [sp, #36]	; 0x24
 800edb2:	9313      	str	r3, [sp, #76]	; 0x4c
 800edb4:	e7cd      	b.n	800ed52 <_svfprintf_r+0x1f2>
 800edb6:	2380      	movs	r3, #128	; 0x80
 800edb8:	e7c1      	b.n	800ed3e <_svfprintf_r+0x1de>
 800edba:	2200      	movs	r2, #0
 800edbc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800edbe:	9218      	str	r2, [sp, #96]	; 0x60
 800edc0:	210a      	movs	r1, #10
 800edc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800edc4:	434a      	muls	r2, r1
 800edc6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800edc8:	3930      	subs	r1, #48	; 0x30
 800edca:	188a      	adds	r2, r1, r2
 800edcc:	9218      	str	r2, [sp, #96]	; 0x60
 800edce:	001a      	movs	r2, r3
 800edd0:	7812      	ldrb	r2, [r2, #0]
 800edd2:	3301      	adds	r3, #1
 800edd4:	920f      	str	r2, [sp, #60]	; 0x3c
 800edd6:	3a30      	subs	r2, #48	; 0x30
 800edd8:	9313      	str	r3, [sp, #76]	; 0x4c
 800edda:	2a09      	cmp	r2, #9
 800eddc:	d9f0      	bls.n	800edc0 <_svfprintf_r+0x260>
 800edde:	e730      	b.n	800ec42 <_svfprintf_r+0xe2>
 800ede0:	2308      	movs	r3, #8
 800ede2:	e7ac      	b.n	800ed3e <_svfprintf_r+0x1de>
 800ede4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ede6:	781b      	ldrb	r3, [r3, #0]
 800ede8:	2b68      	cmp	r3, #104	; 0x68
 800edea:	d105      	bne.n	800edf8 <_svfprintf_r+0x298>
 800edec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800edee:	3301      	adds	r3, #1
 800edf0:	9313      	str	r3, [sp, #76]	; 0x4c
 800edf2:	2380      	movs	r3, #128	; 0x80
 800edf4:	009b      	lsls	r3, r3, #2
 800edf6:	e7a2      	b.n	800ed3e <_svfprintf_r+0x1de>
 800edf8:	2340      	movs	r3, #64	; 0x40
 800edfa:	e7a0      	b.n	800ed3e <_svfprintf_r+0x1de>
 800edfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800edfe:	781b      	ldrb	r3, [r3, #0]
 800ee00:	2b6c      	cmp	r3, #108	; 0x6c
 800ee02:	d104      	bne.n	800ee0e <_svfprintf_r+0x2ae>
 800ee04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ee06:	3301      	adds	r3, #1
 800ee08:	9313      	str	r3, [sp, #76]	; 0x4c
 800ee0a:	2320      	movs	r3, #32
 800ee0c:	e797      	b.n	800ed3e <_svfprintf_r+0x1de>
 800ee0e:	2310      	movs	r3, #16
 800ee10:	e795      	b.n	800ed3e <_svfprintf_r+0x1de>
 800ee12:	0021      	movs	r1, r4
 800ee14:	c904      	ldmia	r1!, {r2}
 800ee16:	ab3f      	add	r3, sp, #252	; 0xfc
 800ee18:	910d      	str	r1, [sp, #52]	; 0x34
 800ee1a:	211b      	movs	r1, #27
 800ee1c:	701a      	strb	r2, [r3, #0]
 800ee1e:	2200      	movs	r2, #0
 800ee20:	a81e      	add	r0, sp, #120	; 0x78
 800ee22:	1809      	adds	r1, r1, r0
 800ee24:	700a      	strb	r2, [r1, #0]
 800ee26:	920c      	str	r2, [sp, #48]	; 0x30
 800ee28:	3201      	adds	r2, #1
 800ee2a:	9209      	str	r2, [sp, #36]	; 0x24
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	9308      	str	r3, [sp, #32]
 800ee30:	0015      	movs	r5, r2
 800ee32:	9219      	str	r2, [sp, #100]	; 0x64
 800ee34:	9210      	str	r2, [sp, #64]	; 0x40
 800ee36:	9211      	str	r2, [sp, #68]	; 0x44
 800ee38:	e1f1      	b.n	800f21e <_svfprintf_r+0x6be>
 800ee3a:	2310      	movs	r3, #16
 800ee3c:	431e      	orrs	r6, r3
 800ee3e:	06b3      	lsls	r3, r6, #26
 800ee40:	d531      	bpl.n	800eea6 <_svfprintf_r+0x346>
 800ee42:	2307      	movs	r3, #7
 800ee44:	3407      	adds	r4, #7
 800ee46:	439c      	bics	r4, r3
 800ee48:	0022      	movs	r2, r4
 800ee4a:	ca18      	ldmia	r2!, {r3, r4}
 800ee4c:	9306      	str	r3, [sp, #24]
 800ee4e:	9407      	str	r4, [sp, #28]
 800ee50:	920d      	str	r2, [sp, #52]	; 0x34
 800ee52:	9a07      	ldr	r2, [sp, #28]
 800ee54:	2301      	movs	r3, #1
 800ee56:	2a00      	cmp	r2, #0
 800ee58:	da0b      	bge.n	800ee72 <_svfprintf_r+0x312>
 800ee5a:	9c06      	ldr	r4, [sp, #24]
 800ee5c:	9d07      	ldr	r5, [sp, #28]
 800ee5e:	2200      	movs	r2, #0
 800ee60:	4261      	negs	r1, r4
 800ee62:	41aa      	sbcs	r2, r5
 800ee64:	9106      	str	r1, [sp, #24]
 800ee66:	9207      	str	r2, [sp, #28]
 800ee68:	221b      	movs	r2, #27
 800ee6a:	a91e      	add	r1, sp, #120	; 0x78
 800ee6c:	1852      	adds	r2, r2, r1
 800ee6e:	212d      	movs	r1, #45	; 0x2d
 800ee70:	7011      	strb	r1, [r2, #0]
 800ee72:	9907      	ldr	r1, [sp, #28]
 800ee74:	9a06      	ldr	r2, [sp, #24]
 800ee76:	430a      	orrs	r2, r1
 800ee78:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee7a:	3101      	adds	r1, #1
 800ee7c:	d101      	bne.n	800ee82 <_svfprintf_r+0x322>
 800ee7e:	f001 f87b 	bl	800ff78 <_svfprintf_r+0x1418>
 800ee82:	2180      	movs	r1, #128	; 0x80
 800ee84:	0034      	movs	r4, r6
 800ee86:	438c      	bics	r4, r1
 800ee88:	2a00      	cmp	r2, #0
 800ee8a:	d001      	beq.n	800ee90 <_svfprintf_r+0x330>
 800ee8c:	f001 f879 	bl	800ff82 <_svfprintf_r+0x1422>
 800ee90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee92:	2a00      	cmp	r2, #0
 800ee94:	d101      	bne.n	800ee9a <_svfprintf_r+0x33a>
 800ee96:	f000 fcef 	bl	800f878 <_svfprintf_r+0xd18>
 800ee9a:	2b01      	cmp	r3, #1
 800ee9c:	d001      	beq.n	800eea2 <_svfprintf_r+0x342>
 800ee9e:	f001 f874 	bl	800ff8a <_svfprintf_r+0x142a>
 800eea2:	f000 fc79 	bl	800f798 <_svfprintf_r+0xc38>
 800eea6:	0022      	movs	r2, r4
 800eea8:	ca08      	ldmia	r2!, {r3}
 800eeaa:	920d      	str	r2, [sp, #52]	; 0x34
 800eeac:	06f2      	lsls	r2, r6, #27
 800eeae:	d503      	bpl.n	800eeb8 <_svfprintf_r+0x358>
 800eeb0:	9306      	str	r3, [sp, #24]
 800eeb2:	17db      	asrs	r3, r3, #31
 800eeb4:	9307      	str	r3, [sp, #28]
 800eeb6:	e7cc      	b.n	800ee52 <_svfprintf_r+0x2f2>
 800eeb8:	0672      	lsls	r2, r6, #25
 800eeba:	d501      	bpl.n	800eec0 <_svfprintf_r+0x360>
 800eebc:	b21b      	sxth	r3, r3
 800eebe:	e7f7      	b.n	800eeb0 <_svfprintf_r+0x350>
 800eec0:	05b2      	lsls	r2, r6, #22
 800eec2:	d5f5      	bpl.n	800eeb0 <_svfprintf_r+0x350>
 800eec4:	b25b      	sxtb	r3, r3
 800eec6:	e7f3      	b.n	800eeb0 <_svfprintf_r+0x350>
 800eec8:	2307      	movs	r3, #7
 800eeca:	3407      	adds	r4, #7
 800eecc:	439c      	bics	r4, r3
 800eece:	0022      	movs	r2, r4
 800eed0:	ca18      	ldmia	r2!, {r3, r4}
 800eed2:	920d      	str	r2, [sp, #52]	; 0x34
 800eed4:	2201      	movs	r2, #1
 800eed6:	9314      	str	r3, [sp, #80]	; 0x50
 800eed8:	9415      	str	r4, [sp, #84]	; 0x54
 800eeda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eedc:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800eede:	005c      	lsls	r4, r3, #1
 800eee0:	0864      	lsrs	r4, r4, #1
 800eee2:	0028      	movs	r0, r5
 800eee4:	0021      	movs	r1, r4
 800eee6:	4b3e      	ldr	r3, [pc, #248]	; (800efe0 <_svfprintf_r+0x480>)
 800eee8:	4252      	negs	r2, r2
 800eeea:	f7f3 fa03 	bl	80022f4 <__aeabi_dcmpun>
 800eeee:	2800      	cmp	r0, #0
 800eef0:	d126      	bne.n	800ef40 <_svfprintf_r+0x3e0>
 800eef2:	2201      	movs	r2, #1
 800eef4:	0028      	movs	r0, r5
 800eef6:	0021      	movs	r1, r4
 800eef8:	4b39      	ldr	r3, [pc, #228]	; (800efe0 <_svfprintf_r+0x480>)
 800eefa:	4252      	negs	r2, r2
 800eefc:	f7f1 fab4 	bl	8000468 <__aeabi_dcmple>
 800ef00:	2800      	cmp	r0, #0
 800ef02:	d11d      	bne.n	800ef40 <_svfprintf_r+0x3e0>
 800ef04:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ef06:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ef08:	2200      	movs	r2, #0
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	f7f1 faa2 	bl	8000454 <__aeabi_dcmplt>
 800ef10:	2800      	cmp	r0, #0
 800ef12:	d004      	beq.n	800ef1e <_svfprintf_r+0x3be>
 800ef14:	231b      	movs	r3, #27
 800ef16:	aa1e      	add	r2, sp, #120	; 0x78
 800ef18:	189b      	adds	r3, r3, r2
 800ef1a:	222d      	movs	r2, #45	; 0x2d
 800ef1c:	701a      	strb	r2, [r3, #0]
 800ef1e:	4b31      	ldr	r3, [pc, #196]	; (800efe4 <_svfprintf_r+0x484>)
 800ef20:	9308      	str	r3, [sp, #32]
 800ef22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef24:	2b47      	cmp	r3, #71	; 0x47
 800ef26:	dd01      	ble.n	800ef2c <_svfprintf_r+0x3cc>
 800ef28:	4b2f      	ldr	r3, [pc, #188]	; (800efe8 <_svfprintf_r+0x488>)
 800ef2a:	9308      	str	r3, [sp, #32]
 800ef2c:	2380      	movs	r3, #128	; 0x80
 800ef2e:	439e      	bics	r6, r3
 800ef30:	2300      	movs	r3, #0
 800ef32:	930c      	str	r3, [sp, #48]	; 0x30
 800ef34:	3303      	adds	r3, #3
 800ef36:	9309      	str	r3, [sp, #36]	; 0x24
 800ef38:	2300      	movs	r3, #0
 800ef3a:	9319      	str	r3, [sp, #100]	; 0x64
 800ef3c:	f000 fc78 	bl	800f830 <_svfprintf_r+0xcd0>
 800ef40:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ef42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef44:	0010      	movs	r0, r2
 800ef46:	0019      	movs	r1, r3
 800ef48:	f7f3 f9d4 	bl	80022f4 <__aeabi_dcmpun>
 800ef4c:	2800      	cmp	r0, #0
 800ef4e:	d00e      	beq.n	800ef6e <_svfprintf_r+0x40e>
 800ef50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	da04      	bge.n	800ef60 <_svfprintf_r+0x400>
 800ef56:	231b      	movs	r3, #27
 800ef58:	aa1e      	add	r2, sp, #120	; 0x78
 800ef5a:	189b      	adds	r3, r3, r2
 800ef5c:	222d      	movs	r2, #45	; 0x2d
 800ef5e:	701a      	strb	r2, [r3, #0]
 800ef60:	4b22      	ldr	r3, [pc, #136]	; (800efec <_svfprintf_r+0x48c>)
 800ef62:	9308      	str	r3, [sp, #32]
 800ef64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef66:	2b47      	cmp	r3, #71	; 0x47
 800ef68:	dde0      	ble.n	800ef2c <_svfprintf_r+0x3cc>
 800ef6a:	4b21      	ldr	r3, [pc, #132]	; (800eff0 <_svfprintf_r+0x490>)
 800ef6c:	e7dd      	b.n	800ef2a <_svfprintf_r+0x3ca>
 800ef6e:	2320      	movs	r3, #32
 800ef70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ef72:	439a      	bics	r2, r3
 800ef74:	9210      	str	r2, [sp, #64]	; 0x40
 800ef76:	2a41      	cmp	r2, #65	; 0x41
 800ef78:	d123      	bne.n	800efc2 <_svfprintf_r+0x462>
 800ef7a:	2230      	movs	r2, #48	; 0x30
 800ef7c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ef7e:	ab25      	add	r3, sp, #148	; 0x94
 800ef80:	701a      	strb	r2, [r3, #0]
 800ef82:	3248      	adds	r2, #72	; 0x48
 800ef84:	2961      	cmp	r1, #97	; 0x61
 800ef86:	d000      	beq.n	800ef8a <_svfprintf_r+0x42a>
 800ef88:	3a20      	subs	r2, #32
 800ef8a:	705a      	strb	r2, [r3, #1]
 800ef8c:	2302      	movs	r3, #2
 800ef8e:	431e      	orrs	r6, r3
 800ef90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef92:	2b63      	cmp	r3, #99	; 0x63
 800ef94:	dd2e      	ble.n	800eff4 <_svfprintf_r+0x494>
 800ef96:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ef98:	1c59      	adds	r1, r3, #1
 800ef9a:	f7fd f88f 	bl	800c0bc <_malloc_r>
 800ef9e:	9008      	str	r0, [sp, #32]
 800efa0:	2800      	cmp	r0, #0
 800efa2:	d000      	beq.n	800efa6 <_svfprintf_r+0x446>
 800efa4:	e216      	b.n	800f3d4 <_svfprintf_r+0x874>
 800efa6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800efa8:	899a      	ldrh	r2, [r3, #12]
 800efaa:	2340      	movs	r3, #64	; 0x40
 800efac:	4313      	orrs	r3, r2
 800efae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800efb0:	8193      	strh	r3, [r2, #12]
 800efb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800efb4:	899b      	ldrh	r3, [r3, #12]
 800efb6:	065b      	lsls	r3, r3, #25
 800efb8:	d400      	bmi.n	800efbc <_svfprintf_r+0x45c>
 800efba:	e5f5      	b.n	800eba8 <_svfprintf_r+0x48>
 800efbc:	2301      	movs	r3, #1
 800efbe:	425b      	negs	r3, r3
 800efc0:	e5f1      	b.n	800eba6 <_svfprintf_r+0x46>
 800efc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efc4:	900c      	str	r0, [sp, #48]	; 0x30
 800efc6:	3301      	adds	r3, #1
 800efc8:	d100      	bne.n	800efcc <_svfprintf_r+0x46c>
 800efca:	e206      	b.n	800f3da <_svfprintf_r+0x87a>
 800efcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800efce:	2b47      	cmp	r3, #71	; 0x47
 800efd0:	d114      	bne.n	800effc <_svfprintf_r+0x49c>
 800efd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d111      	bne.n	800effc <_svfprintf_r+0x49c>
 800efd8:	3301      	adds	r3, #1
 800efda:	9309      	str	r3, [sp, #36]	; 0x24
 800efdc:	e00e      	b.n	800effc <_svfprintf_r+0x49c>
 800efde:	46c0      	nop			; (mov r8, r8)
 800efe0:	7fefffff 	.word	0x7fefffff
 800efe4:	0801612c 	.word	0x0801612c
 800efe8:	08016130 	.word	0x08016130
 800efec:	08016134 	.word	0x08016134
 800eff0:	08016138 	.word	0x08016138
 800eff4:	2300      	movs	r3, #0
 800eff6:	930c      	str	r3, [sp, #48]	; 0x30
 800eff8:	ab3f      	add	r3, sp, #252	; 0xfc
 800effa:	9308      	str	r3, [sp, #32]
 800effc:	2380      	movs	r3, #128	; 0x80
 800effe:	005b      	lsls	r3, r3, #1
 800f000:	4333      	orrs	r3, r6
 800f002:	931a      	str	r3, [sp, #104]	; 0x68
 800f004:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f006:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800f008:	2b00      	cmp	r3, #0
 800f00a:	db00      	blt.n	800f00e <_svfprintf_r+0x4ae>
 800f00c:	e1e7      	b.n	800f3de <_svfprintf_r+0x87e>
 800f00e:	2280      	movs	r2, #128	; 0x80
 800f010:	0612      	lsls	r2, r2, #24
 800f012:	4694      	mov	ip, r2
 800f014:	4463      	add	r3, ip
 800f016:	930e      	str	r3, [sp, #56]	; 0x38
 800f018:	232d      	movs	r3, #45	; 0x2d
 800f01a:	9322      	str	r3, [sp, #136]	; 0x88
 800f01c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f01e:	2b41      	cmp	r3, #65	; 0x41
 800f020:	d000      	beq.n	800f024 <_svfprintf_r+0x4c4>
 800f022:	e1f5      	b.n	800f410 <_svfprintf_r+0x8b0>
 800f024:	0028      	movs	r0, r5
 800f026:	aa26      	add	r2, sp, #152	; 0x98
 800f028:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f02a:	f002 fb73 	bl	8011714 <frexp>
 800f02e:	23ff      	movs	r3, #255	; 0xff
 800f030:	2200      	movs	r2, #0
 800f032:	059b      	lsls	r3, r3, #22
 800f034:	f7f2 fb1a 	bl	800166c <__aeabi_dmul>
 800f038:	2200      	movs	r2, #0
 800f03a:	2300      	movs	r3, #0
 800f03c:	0004      	movs	r4, r0
 800f03e:	000d      	movs	r5, r1
 800f040:	f7f1 fa02 	bl	8000448 <__aeabi_dcmpeq>
 800f044:	2800      	cmp	r0, #0
 800f046:	d001      	beq.n	800f04c <_svfprintf_r+0x4ec>
 800f048:	2301      	movs	r3, #1
 800f04a:	9326      	str	r3, [sp, #152]	; 0x98
 800f04c:	4bda      	ldr	r3, [pc, #872]	; (800f3b8 <_svfprintf_r+0x858>)
 800f04e:	9319      	str	r3, [sp, #100]	; 0x64
 800f050:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f052:	2b61      	cmp	r3, #97	; 0x61
 800f054:	d001      	beq.n	800f05a <_svfprintf_r+0x4fa>
 800f056:	4bd9      	ldr	r3, [pc, #868]	; (800f3bc <_svfprintf_r+0x85c>)
 800f058:	9319      	str	r3, [sp, #100]	; 0x64
 800f05a:	9b08      	ldr	r3, [sp, #32]
 800f05c:	930e      	str	r3, [sp, #56]	; 0x38
 800f05e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f060:	3b01      	subs	r3, #1
 800f062:	9311      	str	r3, [sp, #68]	; 0x44
 800f064:	2200      	movs	r2, #0
 800f066:	4bd6      	ldr	r3, [pc, #856]	; (800f3c0 <_svfprintf_r+0x860>)
 800f068:	0020      	movs	r0, r4
 800f06a:	0029      	movs	r1, r5
 800f06c:	f7f2 fafe 	bl	800166c <__aeabi_dmul>
 800f070:	000d      	movs	r5, r1
 800f072:	0004      	movs	r4, r0
 800f074:	f7f3 f95c 	bl	8002330 <__aeabi_d2iz>
 800f078:	9021      	str	r0, [sp, #132]	; 0x84
 800f07a:	f7f3 f98f 	bl	800239c <__aeabi_i2d>
 800f07e:	0002      	movs	r2, r0
 800f080:	000b      	movs	r3, r1
 800f082:	0020      	movs	r0, r4
 800f084:	0029      	movs	r1, r5
 800f086:	f7f2 fdb3 	bl	8001bf0 <__aeabi_dsub>
 800f08a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f08c:	000d      	movs	r5, r1
 800f08e:	001a      	movs	r2, r3
 800f090:	3201      	adds	r2, #1
 800f092:	9921      	ldr	r1, [sp, #132]	; 0x84
 800f094:	920e      	str	r2, [sp, #56]	; 0x38
 800f096:	9223      	str	r2, [sp, #140]	; 0x8c
 800f098:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f09a:	0004      	movs	r4, r0
 800f09c:	5c52      	ldrb	r2, [r2, r1]
 800f09e:	701a      	strb	r2, [r3, #0]
 800f0a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f0a2:	9320      	str	r3, [sp, #128]	; 0x80
 800f0a4:	3301      	adds	r3, #1
 800f0a6:	d00a      	beq.n	800f0be <_svfprintf_r+0x55e>
 800f0a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f0aa:	2200      	movs	r2, #0
 800f0ac:	3b01      	subs	r3, #1
 800f0ae:	9311      	str	r3, [sp, #68]	; 0x44
 800f0b0:	0020      	movs	r0, r4
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	0029      	movs	r1, r5
 800f0b6:	f7f1 f9c7 	bl	8000448 <__aeabi_dcmpeq>
 800f0ba:	2800      	cmp	r0, #0
 800f0bc:	d0d2      	beq.n	800f064 <_svfprintf_r+0x504>
 800f0be:	2200      	movs	r2, #0
 800f0c0:	0020      	movs	r0, r4
 800f0c2:	0029      	movs	r1, r5
 800f0c4:	4bbf      	ldr	r3, [pc, #764]	; (800f3c4 <_svfprintf_r+0x864>)
 800f0c6:	f7f1 f9d9 	bl	800047c <__aeabi_dcmpgt>
 800f0ca:	2800      	cmp	r0, #0
 800f0cc:	d10c      	bne.n	800f0e8 <_svfprintf_r+0x588>
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	0020      	movs	r0, r4
 800f0d2:	0029      	movs	r1, r5
 800f0d4:	4bbb      	ldr	r3, [pc, #748]	; (800f3c4 <_svfprintf_r+0x864>)
 800f0d6:	f7f1 f9b7 	bl	8000448 <__aeabi_dcmpeq>
 800f0da:	2800      	cmp	r0, #0
 800f0dc:	d100      	bne.n	800f0e0 <_svfprintf_r+0x580>
 800f0de:	e191      	b.n	800f404 <_svfprintf_r+0x8a4>
 800f0e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f0e2:	07db      	lsls	r3, r3, #31
 800f0e4:	d400      	bmi.n	800f0e8 <_svfprintf_r+0x588>
 800f0e6:	e18d      	b.n	800f404 <_svfprintf_r+0x8a4>
 800f0e8:	2030      	movs	r0, #48	; 0x30
 800f0ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f0ec:	932a      	str	r3, [sp, #168]	; 0xa8
 800f0ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f0f0:	7bdb      	ldrb	r3, [r3, #15]
 800f0f2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800f0f4:	3a01      	subs	r2, #1
 800f0f6:	922a      	str	r2, [sp, #168]	; 0xa8
 800f0f8:	7811      	ldrb	r1, [r2, #0]
 800f0fa:	4299      	cmp	r1, r3
 800f0fc:	d100      	bne.n	800f100 <_svfprintf_r+0x5a0>
 800f0fe:	e171      	b.n	800f3e4 <_svfprintf_r+0x884>
 800f100:	1c4b      	adds	r3, r1, #1
 800f102:	b2db      	uxtb	r3, r3
 800f104:	2939      	cmp	r1, #57	; 0x39
 800f106:	d101      	bne.n	800f10c <_svfprintf_r+0x5ac>
 800f108:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f10a:	7a9b      	ldrb	r3, [r3, #10]
 800f10c:	7013      	strb	r3, [r2, #0]
 800f10e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f110:	9a08      	ldr	r2, [sp, #32]
 800f112:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800f114:	1a9b      	subs	r3, r3, r2
 800f116:	930e      	str	r3, [sp, #56]	; 0x38
 800f118:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f11a:	2b47      	cmp	r3, #71	; 0x47
 800f11c:	d000      	beq.n	800f120 <_svfprintf_r+0x5c0>
 800f11e:	e1c4      	b.n	800f4aa <_svfprintf_r+0x94a>
 800f120:	1ceb      	adds	r3, r5, #3
 800f122:	db03      	blt.n	800f12c <_svfprintf_r+0x5cc>
 800f124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f126:	42ab      	cmp	r3, r5
 800f128:	db00      	blt.n	800f12c <_svfprintf_r+0x5cc>
 800f12a:	e1e6      	b.n	800f4fa <_svfprintf_r+0x99a>
 800f12c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f12e:	3b02      	subs	r3, #2
 800f130:	930f      	str	r3, [sp, #60]	; 0x3c
 800f132:	223c      	movs	r2, #60	; 0x3c
 800f134:	466b      	mov	r3, sp
 800f136:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f138:	189b      	adds	r3, r3, r2
 800f13a:	1e6c      	subs	r4, r5, #1
 800f13c:	3a1c      	subs	r2, #28
 800f13e:	2000      	movs	r0, #0
 800f140:	781b      	ldrb	r3, [r3, #0]
 800f142:	9426      	str	r4, [sp, #152]	; 0x98
 800f144:	4391      	bics	r1, r2
 800f146:	2941      	cmp	r1, #65	; 0x41
 800f148:	d102      	bne.n	800f150 <_svfprintf_r+0x5f0>
 800f14a:	330f      	adds	r3, #15
 800f14c:	b2db      	uxtb	r3, r3
 800f14e:	3001      	adds	r0, #1
 800f150:	a928      	add	r1, sp, #160	; 0xa0
 800f152:	700b      	strb	r3, [r1, #0]
 800f154:	232b      	movs	r3, #43	; 0x2b
 800f156:	2c00      	cmp	r4, #0
 800f158:	da02      	bge.n	800f160 <_svfprintf_r+0x600>
 800f15a:	2401      	movs	r4, #1
 800f15c:	3302      	adds	r3, #2
 800f15e:	1b64      	subs	r4, r4, r5
 800f160:	704b      	strb	r3, [r1, #1]
 800f162:	2c09      	cmp	r4, #9
 800f164:	dc00      	bgt.n	800f168 <_svfprintf_r+0x608>
 800f166:	e1ba      	b.n	800f4de <_svfprintf_r+0x97e>
 800f168:	2337      	movs	r3, #55	; 0x37
 800f16a:	250a      	movs	r5, #10
 800f16c:	aa1e      	add	r2, sp, #120	; 0x78
 800f16e:	189b      	adds	r3, r3, r2
 800f170:	9310      	str	r3, [sp, #64]	; 0x40
 800f172:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f174:	0020      	movs	r0, r4
 800f176:	9309      	str	r3, [sp, #36]	; 0x24
 800f178:	0029      	movs	r1, r5
 800f17a:	3b01      	subs	r3, #1
 800f17c:	9310      	str	r3, [sp, #64]	; 0x40
 800f17e:	f7f1 f94d 	bl	800041c <__aeabi_idivmod>
 800f182:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f184:	3130      	adds	r1, #48	; 0x30
 800f186:	7019      	strb	r1, [r3, #0]
 800f188:	0020      	movs	r0, r4
 800f18a:	0029      	movs	r1, r5
 800f18c:	9411      	str	r4, [sp, #68]	; 0x44
 800f18e:	f7f1 f85f 	bl	8000250 <__divsi3>
 800f192:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f194:	0004      	movs	r4, r0
 800f196:	2b63      	cmp	r3, #99	; 0x63
 800f198:	dceb      	bgt.n	800f172 <_svfprintf_r+0x612>
 800f19a:	222a      	movs	r2, #42	; 0x2a
 800f19c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f19e:	a81e      	add	r0, sp, #120	; 0x78
 800f1a0:	1e99      	subs	r1, r3, #2
 800f1a2:	1812      	adds	r2, r2, r0
 800f1a4:	2037      	movs	r0, #55	; 0x37
 800f1a6:	000b      	movs	r3, r1
 800f1a8:	3430      	adds	r4, #48	; 0x30
 800f1aa:	700c      	strb	r4, [r1, #0]
 800f1ac:	ac1e      	add	r4, sp, #120	; 0x78
 800f1ae:	1900      	adds	r0, r0, r4
 800f1b0:	4283      	cmp	r3, r0
 800f1b2:	d200      	bcs.n	800f1b6 <_svfprintf_r+0x656>
 800f1b4:	e18e      	b.n	800f4d4 <_svfprintf_r+0x974>
 800f1b6:	2300      	movs	r3, #0
 800f1b8:	4281      	cmp	r1, r0
 800f1ba:	d804      	bhi.n	800f1c6 <_svfprintf_r+0x666>
 800f1bc:	aa1e      	add	r2, sp, #120	; 0x78
 800f1be:	3339      	adds	r3, #57	; 0x39
 800f1c0:	189b      	adds	r3, r3, r2
 800f1c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f1c4:	1a9b      	subs	r3, r3, r2
 800f1c6:	222a      	movs	r2, #42	; 0x2a
 800f1c8:	a91e      	add	r1, sp, #120	; 0x78
 800f1ca:	1852      	adds	r2, r2, r1
 800f1cc:	18d3      	adds	r3, r2, r3
 800f1ce:	aa28      	add	r2, sp, #160	; 0xa0
 800f1d0:	1a9b      	subs	r3, r3, r2
 800f1d2:	931e      	str	r3, [sp, #120]	; 0x78
 800f1d4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f1d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1d8:	4694      	mov	ip, r2
 800f1da:	4463      	add	r3, ip
 800f1dc:	9309      	str	r3, [sp, #36]	; 0x24
 800f1de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1e0:	2b01      	cmp	r3, #1
 800f1e2:	dc01      	bgt.n	800f1e8 <_svfprintf_r+0x688>
 800f1e4:	07f3      	lsls	r3, r6, #31
 800f1e6:	d504      	bpl.n	800f1f2 <_svfprintf_r+0x692>
 800f1e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f1ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1ec:	4694      	mov	ip, r2
 800f1ee:	4463      	add	r3, ip
 800f1f0:	9309      	str	r3, [sp, #36]	; 0x24
 800f1f2:	2280      	movs	r2, #128	; 0x80
 800f1f4:	4b74      	ldr	r3, [pc, #464]	; (800f3c8 <_svfprintf_r+0x868>)
 800f1f6:	0052      	lsls	r2, r2, #1
 800f1f8:	4033      	ands	r3, r6
 800f1fa:	431a      	orrs	r2, r3
 800f1fc:	2300      	movs	r3, #0
 800f1fe:	001d      	movs	r5, r3
 800f200:	921a      	str	r2, [sp, #104]	; 0x68
 800f202:	9310      	str	r3, [sp, #64]	; 0x40
 800f204:	9311      	str	r3, [sp, #68]	; 0x44
 800f206:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f208:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800f20a:	9319      	str	r3, [sp, #100]	; 0x64
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d006      	beq.n	800f21e <_svfprintf_r+0x6be>
 800f210:	231b      	movs	r3, #27
 800f212:	aa1e      	add	r2, sp, #120	; 0x78
 800f214:	189b      	adds	r3, r3, r2
 800f216:	222d      	movs	r2, #45	; 0x2d
 800f218:	701a      	strb	r2, [r3, #0]
 800f21a:	2300      	movs	r3, #0
 800f21c:	9319      	str	r3, [sp, #100]	; 0x64
 800f21e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f220:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f222:	931a      	str	r3, [sp, #104]	; 0x68
 800f224:	4293      	cmp	r3, r2
 800f226:	da00      	bge.n	800f22a <_svfprintf_r+0x6ca>
 800f228:	921a      	str	r2, [sp, #104]	; 0x68
 800f22a:	231b      	movs	r3, #27
 800f22c:	aa1e      	add	r2, sp, #120	; 0x78
 800f22e:	189b      	adds	r3, r3, r2
 800f230:	781b      	ldrb	r3, [r3, #0]
 800f232:	1e5a      	subs	r2, r3, #1
 800f234:	4193      	sbcs	r3, r2
 800f236:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f238:	18d3      	adds	r3, r2, r3
 800f23a:	931a      	str	r3, [sp, #104]	; 0x68
 800f23c:	0032      	movs	r2, r6
 800f23e:	2302      	movs	r3, #2
 800f240:	401a      	ands	r2, r3
 800f242:	9220      	str	r2, [sp, #128]	; 0x80
 800f244:	421e      	tst	r6, r3
 800f246:	d002      	beq.n	800f24e <_svfprintf_r+0x6ee>
 800f248:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f24a:	3302      	adds	r3, #2
 800f24c:	931a      	str	r3, [sp, #104]	; 0x68
 800f24e:	2384      	movs	r3, #132	; 0x84
 800f250:	0032      	movs	r2, r6
 800f252:	401a      	ands	r2, r3
 800f254:	9221      	str	r2, [sp, #132]	; 0x84
 800f256:	421e      	tst	r6, r3
 800f258:	d11f      	bne.n	800f29a <_svfprintf_r+0x73a>
 800f25a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f25c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f25e:	1a9c      	subs	r4, r3, r2
 800f260:	2c00      	cmp	r4, #0
 800f262:	dd1a      	ble.n	800f29a <_svfprintf_r+0x73a>
 800f264:	0039      	movs	r1, r7
 800f266:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800f268:	4858      	ldr	r0, [pc, #352]	; (800f3cc <_svfprintf_r+0x86c>)
 800f26a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800f26c:	3301      	adds	r3, #1
 800f26e:	3108      	adds	r1, #8
 800f270:	6038      	str	r0, [r7, #0]
 800f272:	2c10      	cmp	r4, #16
 800f274:	dd00      	ble.n	800f278 <_svfprintf_r+0x718>
 800f276:	e31c      	b.n	800f8b2 <_svfprintf_r+0xd52>
 800f278:	607c      	str	r4, [r7, #4]
 800f27a:	18a4      	adds	r4, r4, r2
 800f27c:	000f      	movs	r7, r1
 800f27e:	942e      	str	r4, [sp, #184]	; 0xb8
 800f280:	932d      	str	r3, [sp, #180]	; 0xb4
 800f282:	2b07      	cmp	r3, #7
 800f284:	dd09      	ble.n	800f29a <_svfprintf_r+0x73a>
 800f286:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f288:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f28a:	aa2c      	add	r2, sp, #176	; 0xb0
 800f28c:	f003 fcf8 	bl	8012c80 <__ssprint_r>
 800f290:	2800      	cmp	r0, #0
 800f292:	d001      	beq.n	800f298 <_svfprintf_r+0x738>
 800f294:	f000 fe43 	bl	800ff1e <_svfprintf_r+0x13be>
 800f298:	af2f      	add	r7, sp, #188	; 0xbc
 800f29a:	221b      	movs	r2, #27
 800f29c:	a91e      	add	r1, sp, #120	; 0x78
 800f29e:	1852      	adds	r2, r2, r1
 800f2a0:	7811      	ldrb	r1, [r2, #0]
 800f2a2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800f2a4:	2900      	cmp	r1, #0
 800f2a6:	d014      	beq.n	800f2d2 <_svfprintf_r+0x772>
 800f2a8:	603a      	str	r2, [r7, #0]
 800f2aa:	2201      	movs	r2, #1
 800f2ac:	189b      	adds	r3, r3, r2
 800f2ae:	932e      	str	r3, [sp, #184]	; 0xb8
 800f2b0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800f2b2:	607a      	str	r2, [r7, #4]
 800f2b4:	189b      	adds	r3, r3, r2
 800f2b6:	932d      	str	r3, [sp, #180]	; 0xb4
 800f2b8:	3708      	adds	r7, #8
 800f2ba:	2b07      	cmp	r3, #7
 800f2bc:	dd09      	ble.n	800f2d2 <_svfprintf_r+0x772>
 800f2be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f2c0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f2c2:	aa2c      	add	r2, sp, #176	; 0xb0
 800f2c4:	f003 fcdc 	bl	8012c80 <__ssprint_r>
 800f2c8:	2800      	cmp	r0, #0
 800f2ca:	d001      	beq.n	800f2d0 <_svfprintf_r+0x770>
 800f2cc:	f000 fe27 	bl	800ff1e <_svfprintf_r+0x13be>
 800f2d0:	af2f      	add	r7, sp, #188	; 0xbc
 800f2d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f2d4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800f2d6:	2a00      	cmp	r2, #0
 800f2d8:	d015      	beq.n	800f306 <_svfprintf_r+0x7a6>
 800f2da:	aa25      	add	r2, sp, #148	; 0x94
 800f2dc:	603a      	str	r2, [r7, #0]
 800f2de:	2202      	movs	r2, #2
 800f2e0:	189b      	adds	r3, r3, r2
 800f2e2:	932e      	str	r3, [sp, #184]	; 0xb8
 800f2e4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800f2e6:	607a      	str	r2, [r7, #4]
 800f2e8:	3301      	adds	r3, #1
 800f2ea:	932d      	str	r3, [sp, #180]	; 0xb4
 800f2ec:	3708      	adds	r7, #8
 800f2ee:	2b07      	cmp	r3, #7
 800f2f0:	dd09      	ble.n	800f306 <_svfprintf_r+0x7a6>
 800f2f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f2f4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f2f6:	aa2c      	add	r2, sp, #176	; 0xb0
 800f2f8:	f003 fcc2 	bl	8012c80 <__ssprint_r>
 800f2fc:	2800      	cmp	r0, #0
 800f2fe:	d001      	beq.n	800f304 <_svfprintf_r+0x7a4>
 800f300:	f000 fe0d 	bl	800ff1e <_svfprintf_r+0x13be>
 800f304:	af2f      	add	r7, sp, #188	; 0xbc
 800f306:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f308:	2b80      	cmp	r3, #128	; 0x80
 800f30a:	d11f      	bne.n	800f34c <_svfprintf_r+0x7ec>
 800f30c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f30e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f310:	1a9c      	subs	r4, r3, r2
 800f312:	2c00      	cmp	r4, #0
 800f314:	dd1a      	ble.n	800f34c <_svfprintf_r+0x7ec>
 800f316:	0039      	movs	r1, r7
 800f318:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800f31a:	482d      	ldr	r0, [pc, #180]	; (800f3d0 <_svfprintf_r+0x870>)
 800f31c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800f31e:	3301      	adds	r3, #1
 800f320:	3108      	adds	r1, #8
 800f322:	6038      	str	r0, [r7, #0]
 800f324:	2c10      	cmp	r4, #16
 800f326:	dd00      	ble.n	800f32a <_svfprintf_r+0x7ca>
 800f328:	e2d6      	b.n	800f8d8 <_svfprintf_r+0xd78>
 800f32a:	607c      	str	r4, [r7, #4]
 800f32c:	18a4      	adds	r4, r4, r2
 800f32e:	000f      	movs	r7, r1
 800f330:	942e      	str	r4, [sp, #184]	; 0xb8
 800f332:	932d      	str	r3, [sp, #180]	; 0xb4
 800f334:	2b07      	cmp	r3, #7
 800f336:	dd09      	ble.n	800f34c <_svfprintf_r+0x7ec>
 800f338:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f33a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f33c:	aa2c      	add	r2, sp, #176	; 0xb0
 800f33e:	f003 fc9f 	bl	8012c80 <__ssprint_r>
 800f342:	2800      	cmp	r0, #0
 800f344:	d001      	beq.n	800f34a <_svfprintf_r+0x7ea>
 800f346:	f000 fdea 	bl	800ff1e <_svfprintf_r+0x13be>
 800f34a:	af2f      	add	r7, sp, #188	; 0xbc
 800f34c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f34e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f350:	1a9c      	subs	r4, r3, r2
 800f352:	2c00      	cmp	r4, #0
 800f354:	dd1a      	ble.n	800f38c <_svfprintf_r+0x82c>
 800f356:	0039      	movs	r1, r7
 800f358:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800f35a:	481d      	ldr	r0, [pc, #116]	; (800f3d0 <_svfprintf_r+0x870>)
 800f35c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800f35e:	3301      	adds	r3, #1
 800f360:	3108      	adds	r1, #8
 800f362:	6038      	str	r0, [r7, #0]
 800f364:	2c10      	cmp	r4, #16
 800f366:	dd00      	ble.n	800f36a <_svfprintf_r+0x80a>
 800f368:	e2c9      	b.n	800f8fe <_svfprintf_r+0xd9e>
 800f36a:	18a2      	adds	r2, r4, r2
 800f36c:	607c      	str	r4, [r7, #4]
 800f36e:	922e      	str	r2, [sp, #184]	; 0xb8
 800f370:	000f      	movs	r7, r1
 800f372:	932d      	str	r3, [sp, #180]	; 0xb4
 800f374:	2b07      	cmp	r3, #7
 800f376:	dd09      	ble.n	800f38c <_svfprintf_r+0x82c>
 800f378:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f37a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f37c:	aa2c      	add	r2, sp, #176	; 0xb0
 800f37e:	f003 fc7f 	bl	8012c80 <__ssprint_r>
 800f382:	2800      	cmp	r0, #0
 800f384:	d001      	beq.n	800f38a <_svfprintf_r+0x82a>
 800f386:	f000 fdca 	bl	800ff1e <_svfprintf_r+0x13be>
 800f38a:	af2f      	add	r7, sp, #188	; 0xbc
 800f38c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800f38e:	9319      	str	r3, [sp, #100]	; 0x64
 800f390:	05f3      	lsls	r3, r6, #23
 800f392:	d500      	bpl.n	800f396 <_svfprintf_r+0x836>
 800f394:	e2ce      	b.n	800f934 <_svfprintf_r+0xdd4>
 800f396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f398:	9b08      	ldr	r3, [sp, #32]
 800f39a:	4694      	mov	ip, r2
 800f39c:	603b      	str	r3, [r7, #0]
 800f39e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3a0:	607b      	str	r3, [r7, #4]
 800f3a2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f3a4:	4463      	add	r3, ip
 800f3a6:	932e      	str	r3, [sp, #184]	; 0xb8
 800f3a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	932d      	str	r3, [sp, #180]	; 0xb4
 800f3ae:	2b07      	cmp	r3, #7
 800f3b0:	dd00      	ble.n	800f3b4 <_svfprintf_r+0x854>
 800f3b2:	e3a3      	b.n	800fafc <_svfprintf_r+0xf9c>
 800f3b4:	3708      	adds	r7, #8
 800f3b6:	e301      	b.n	800f9bc <_svfprintf_r+0xe5c>
 800f3b8:	0801613c 	.word	0x0801613c
 800f3bc:	0801614d 	.word	0x0801614d
 800f3c0:	40300000 	.word	0x40300000
 800f3c4:	3fe00000 	.word	0x3fe00000
 800f3c8:	fffffbff 	.word	0xfffffbff
 800f3cc:	08016160 	.word	0x08016160
 800f3d0:	08016170 	.word	0x08016170
 800f3d4:	9b08      	ldr	r3, [sp, #32]
 800f3d6:	930c      	str	r3, [sp, #48]	; 0x30
 800f3d8:	e610      	b.n	800effc <_svfprintf_r+0x49c>
 800f3da:	2306      	movs	r3, #6
 800f3dc:	e5fd      	b.n	800efda <_svfprintf_r+0x47a>
 800f3de:	930e      	str	r3, [sp, #56]	; 0x38
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	e61a      	b.n	800f01a <_svfprintf_r+0x4ba>
 800f3e4:	7010      	strb	r0, [r2, #0]
 800f3e6:	e684      	b.n	800f0f2 <_svfprintf_r+0x592>
 800f3e8:	7018      	strb	r0, [r3, #0]
 800f3ea:	3301      	adds	r3, #1
 800f3ec:	1aca      	subs	r2, r1, r3
 800f3ee:	d5fb      	bpl.n	800f3e8 <_svfprintf_r+0x888>
 800f3f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	3201      	adds	r2, #1
 800f3f6:	db01      	blt.n	800f3fc <_svfprintf_r+0x89c>
 800f3f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800f3fa:	3301      	adds	r3, #1
 800f3fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f3fe:	18d3      	adds	r3, r2, r3
 800f400:	9323      	str	r3, [sp, #140]	; 0x8c
 800f402:	e684      	b.n	800f10e <_svfprintf_r+0x5ae>
 800f404:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f406:	9920      	ldr	r1, [sp, #128]	; 0x80
 800f408:	2030      	movs	r0, #48	; 0x30
 800f40a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f40c:	1851      	adds	r1, r2, r1
 800f40e:	e7ed      	b.n	800f3ec <_svfprintf_r+0x88c>
 800f410:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f412:	2303      	movs	r3, #3
 800f414:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f416:	2a46      	cmp	r2, #70	; 0x46
 800f418:	d006      	beq.n	800f428 <_svfprintf_r+0x8c8>
 800f41a:	0014      	movs	r4, r2
 800f41c:	3c45      	subs	r4, #69	; 0x45
 800f41e:	4262      	negs	r2, r4
 800f420:	4154      	adcs	r4, r2
 800f422:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f424:	3b01      	subs	r3, #1
 800f426:	1914      	adds	r4, r2, r4
 800f428:	aa2a      	add	r2, sp, #168	; 0xa8
 800f42a:	9204      	str	r2, [sp, #16]
 800f42c:	aa27      	add	r2, sp, #156	; 0x9c
 800f42e:	9203      	str	r2, [sp, #12]
 800f430:	aa26      	add	r2, sp, #152	; 0x98
 800f432:	9202      	str	r2, [sp, #8]
 800f434:	9300      	str	r3, [sp, #0]
 800f436:	002a      	movs	r2, r5
 800f438:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f43a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f43c:	9401      	str	r4, [sp, #4]
 800f43e:	f002 fad7 	bl	80119f0 <_dtoa_r>
 800f442:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f444:	9008      	str	r0, [sp, #32]
 800f446:	2b47      	cmp	r3, #71	; 0x47
 800f448:	d103      	bne.n	800f452 <_svfprintf_r+0x8f2>
 800f44a:	07f3      	lsls	r3, r6, #31
 800f44c:	d401      	bmi.n	800f452 <_svfprintf_r+0x8f2>
 800f44e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800f450:	e65e      	b.n	800f110 <_svfprintf_r+0x5b0>
 800f452:	9b08      	ldr	r3, [sp, #32]
 800f454:	191b      	adds	r3, r3, r4
 800f456:	9311      	str	r3, [sp, #68]	; 0x44
 800f458:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f45a:	2b46      	cmp	r3, #70	; 0x46
 800f45c:	d112      	bne.n	800f484 <_svfprintf_r+0x924>
 800f45e:	9b08      	ldr	r3, [sp, #32]
 800f460:	781b      	ldrb	r3, [r3, #0]
 800f462:	2b30      	cmp	r3, #48	; 0x30
 800f464:	d10a      	bne.n	800f47c <_svfprintf_r+0x91c>
 800f466:	2200      	movs	r2, #0
 800f468:	2300      	movs	r3, #0
 800f46a:	0028      	movs	r0, r5
 800f46c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f46e:	f7f0 ffeb 	bl	8000448 <__aeabi_dcmpeq>
 800f472:	2800      	cmp	r0, #0
 800f474:	d102      	bne.n	800f47c <_svfprintf_r+0x91c>
 800f476:	2301      	movs	r3, #1
 800f478:	1b1b      	subs	r3, r3, r4
 800f47a:	9326      	str	r3, [sp, #152]	; 0x98
 800f47c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f47e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f480:	18d3      	adds	r3, r2, r3
 800f482:	9311      	str	r3, [sp, #68]	; 0x44
 800f484:	2200      	movs	r2, #0
 800f486:	2300      	movs	r3, #0
 800f488:	0028      	movs	r0, r5
 800f48a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f48c:	f7f0 ffdc 	bl	8000448 <__aeabi_dcmpeq>
 800f490:	2800      	cmp	r0, #0
 800f492:	d001      	beq.n	800f498 <_svfprintf_r+0x938>
 800f494:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f496:	932a      	str	r3, [sp, #168]	; 0xa8
 800f498:	2230      	movs	r2, #48	; 0x30
 800f49a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800f49c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f49e:	4299      	cmp	r1, r3
 800f4a0:	d9d5      	bls.n	800f44e <_svfprintf_r+0x8ee>
 800f4a2:	1c59      	adds	r1, r3, #1
 800f4a4:	912a      	str	r1, [sp, #168]	; 0xa8
 800f4a6:	701a      	strb	r2, [r3, #0]
 800f4a8:	e7f7      	b.n	800f49a <_svfprintf_r+0x93a>
 800f4aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f4ac:	2b46      	cmp	r3, #70	; 0x46
 800f4ae:	d000      	beq.n	800f4b2 <_svfprintf_r+0x952>
 800f4b0:	e63f      	b.n	800f132 <_svfprintf_r+0x5d2>
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	0033      	movs	r3, r6
 800f4b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f4b8:	4013      	ands	r3, r2
 800f4ba:	430b      	orrs	r3, r1
 800f4bc:	2d00      	cmp	r5, #0
 800f4be:	dd2c      	ble.n	800f51a <_svfprintf_r+0x9ba>
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d046      	beq.n	800f552 <_svfprintf_r+0x9f2>
 800f4c4:	000a      	movs	r2, r1
 800f4c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f4c8:	18eb      	adds	r3, r5, r3
 800f4ca:	18d3      	adds	r3, r2, r3
 800f4cc:	9309      	str	r3, [sp, #36]	; 0x24
 800f4ce:	2366      	movs	r3, #102	; 0x66
 800f4d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800f4d2:	e030      	b.n	800f536 <_svfprintf_r+0x9d6>
 800f4d4:	781c      	ldrb	r4, [r3, #0]
 800f4d6:	3301      	adds	r3, #1
 800f4d8:	7014      	strb	r4, [r2, #0]
 800f4da:	3201      	adds	r2, #1
 800f4dc:	e668      	b.n	800f1b0 <_svfprintf_r+0x650>
 800f4de:	222a      	movs	r2, #42	; 0x2a
 800f4e0:	ab1e      	add	r3, sp, #120	; 0x78
 800f4e2:	18d2      	adds	r2, r2, r3
 800f4e4:	2800      	cmp	r0, #0
 800f4e6:	d104      	bne.n	800f4f2 <_svfprintf_r+0x992>
 800f4e8:	2330      	movs	r3, #48	; 0x30
 800f4ea:	222b      	movs	r2, #43	; 0x2b
 800f4ec:	708b      	strb	r3, [r1, #2]
 800f4ee:	ab1e      	add	r3, sp, #120	; 0x78
 800f4f0:	18d2      	adds	r2, r2, r3
 800f4f2:	3430      	adds	r4, #48	; 0x30
 800f4f4:	1c53      	adds	r3, r2, #1
 800f4f6:	7014      	strb	r4, [r2, #0]
 800f4f8:	e669      	b.n	800f1ce <_svfprintf_r+0x66e>
 800f4fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f4fc:	42ab      	cmp	r3, r5
 800f4fe:	dd12      	ble.n	800f526 <_svfprintf_r+0x9c6>
 800f500:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f502:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f504:	4694      	mov	ip, r2
 800f506:	4463      	add	r3, ip
 800f508:	9309      	str	r3, [sp, #36]	; 0x24
 800f50a:	2367      	movs	r3, #103	; 0x67
 800f50c:	930f      	str	r3, [sp, #60]	; 0x3c
 800f50e:	2d00      	cmp	r5, #0
 800f510:	dc11      	bgt.n	800f536 <_svfprintf_r+0x9d6>
 800f512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f514:	1b5b      	subs	r3, r3, r5
 800f516:	3301      	adds	r3, #1
 800f518:	e00c      	b.n	800f534 <_svfprintf_r+0x9d4>
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d01b      	beq.n	800f556 <_svfprintf_r+0x9f6>
 800f51e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f520:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f522:	3301      	adds	r3, #1
 800f524:	e7d1      	b.n	800f4ca <_svfprintf_r+0x96a>
 800f526:	2367      	movs	r3, #103	; 0x67
 800f528:	9509      	str	r5, [sp, #36]	; 0x24
 800f52a:	930f      	str	r3, [sp, #60]	; 0x3c
 800f52c:	07f3      	lsls	r3, r6, #31
 800f52e:	d502      	bpl.n	800f536 <_svfprintf_r+0x9d6>
 800f530:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f532:	18eb      	adds	r3, r5, r3
 800f534:	9309      	str	r3, [sp, #36]	; 0x24
 800f536:	2380      	movs	r3, #128	; 0x80
 800f538:	0032      	movs	r2, r6
 800f53a:	00db      	lsls	r3, r3, #3
 800f53c:	401a      	ands	r2, r3
 800f53e:	9211      	str	r2, [sp, #68]	; 0x44
 800f540:	2200      	movs	r2, #0
 800f542:	9210      	str	r2, [sp, #64]	; 0x40
 800f544:	421e      	tst	r6, r3
 800f546:	d100      	bne.n	800f54a <_svfprintf_r+0x9ea>
 800f548:	e65d      	b.n	800f206 <_svfprintf_r+0x6a6>
 800f54a:	4295      	cmp	r5, r2
 800f54c:	dc25      	bgt.n	800f59a <_svfprintf_r+0xa3a>
 800f54e:	9211      	str	r2, [sp, #68]	; 0x44
 800f550:	e659      	b.n	800f206 <_svfprintf_r+0x6a6>
 800f552:	9509      	str	r5, [sp, #36]	; 0x24
 800f554:	e7bb      	b.n	800f4ce <_svfprintf_r+0x96e>
 800f556:	2366      	movs	r3, #102	; 0x66
 800f558:	9209      	str	r2, [sp, #36]	; 0x24
 800f55a:	930f      	str	r3, [sp, #60]	; 0x3c
 800f55c:	e7eb      	b.n	800f536 <_svfprintf_r+0x9d6>
 800f55e:	42ab      	cmp	r3, r5
 800f560:	da0e      	bge.n	800f580 <_svfprintf_r+0xa20>
 800f562:	1aed      	subs	r5, r5, r3
 800f564:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f566:	785b      	ldrb	r3, [r3, #1]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d012      	beq.n	800f592 <_svfprintf_r+0xa32>
 800f56c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f56e:	3301      	adds	r3, #1
 800f570:	9311      	str	r3, [sp, #68]	; 0x44
 800f572:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f574:	3301      	adds	r3, #1
 800f576:	9312      	str	r3, [sp, #72]	; 0x48
 800f578:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f57a:	781b      	ldrb	r3, [r3, #0]
 800f57c:	2bff      	cmp	r3, #255	; 0xff
 800f57e:	d1ee      	bne.n	800f55e <_svfprintf_r+0x9fe>
 800f580:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f582:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f584:	189b      	adds	r3, r3, r2
 800f586:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f588:	4353      	muls	r3, r2
 800f58a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f58c:	189b      	adds	r3, r3, r2
 800f58e:	9309      	str	r3, [sp, #36]	; 0x24
 800f590:	e639      	b.n	800f206 <_svfprintf_r+0x6a6>
 800f592:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f594:	3301      	adds	r3, #1
 800f596:	9310      	str	r3, [sp, #64]	; 0x40
 800f598:	e7ee      	b.n	800f578 <_svfprintf_r+0xa18>
 800f59a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f59c:	9311      	str	r3, [sp, #68]	; 0x44
 800f59e:	e7eb      	b.n	800f578 <_svfprintf_r+0xa18>
 800f5a0:	1d23      	adds	r3, r4, #4
 800f5a2:	930d      	str	r3, [sp, #52]	; 0x34
 800f5a4:	06b3      	lsls	r3, r6, #26
 800f5a6:	d509      	bpl.n	800f5bc <_svfprintf_r+0xa5c>
 800f5a8:	6823      	ldr	r3, [r4, #0]
 800f5aa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f5ac:	601a      	str	r2, [r3, #0]
 800f5ae:	17d2      	asrs	r2, r2, #31
 800f5b0:	605a      	str	r2, [r3, #4]
 800f5b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f5b4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800f5b6:	9308      	str	r3, [sp, #32]
 800f5b8:	f7ff fb0d 	bl	800ebd6 <_svfprintf_r+0x76>
 800f5bc:	06f3      	lsls	r3, r6, #27
 800f5be:	d503      	bpl.n	800f5c8 <_svfprintf_r+0xa68>
 800f5c0:	6823      	ldr	r3, [r4, #0]
 800f5c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f5c4:	601a      	str	r2, [r3, #0]
 800f5c6:	e7f4      	b.n	800f5b2 <_svfprintf_r+0xa52>
 800f5c8:	0673      	lsls	r3, r6, #25
 800f5ca:	d503      	bpl.n	800f5d4 <_svfprintf_r+0xa74>
 800f5cc:	6823      	ldr	r3, [r4, #0]
 800f5ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f5d0:	801a      	strh	r2, [r3, #0]
 800f5d2:	e7ee      	b.n	800f5b2 <_svfprintf_r+0xa52>
 800f5d4:	05b6      	lsls	r6, r6, #22
 800f5d6:	d5f3      	bpl.n	800f5c0 <_svfprintf_r+0xa60>
 800f5d8:	6823      	ldr	r3, [r4, #0]
 800f5da:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f5dc:	701a      	strb	r2, [r3, #0]
 800f5de:	e7e8      	b.n	800f5b2 <_svfprintf_r+0xa52>
 800f5e0:	2310      	movs	r3, #16
 800f5e2:	431e      	orrs	r6, r3
 800f5e4:	2320      	movs	r3, #32
 800f5e6:	0030      	movs	r0, r6
 800f5e8:	4018      	ands	r0, r3
 800f5ea:	421e      	tst	r6, r3
 800f5ec:	d00f      	beq.n	800f60e <_svfprintf_r+0xaae>
 800f5ee:	3b19      	subs	r3, #25
 800f5f0:	3407      	adds	r4, #7
 800f5f2:	439c      	bics	r4, r3
 800f5f4:	0022      	movs	r2, r4
 800f5f6:	ca18      	ldmia	r2!, {r3, r4}
 800f5f8:	9306      	str	r3, [sp, #24]
 800f5fa:	9407      	str	r4, [sp, #28]
 800f5fc:	920d      	str	r2, [sp, #52]	; 0x34
 800f5fe:	4bc9      	ldr	r3, [pc, #804]	; (800f924 <_svfprintf_r+0xdc4>)
 800f600:	401e      	ands	r6, r3
 800f602:	2300      	movs	r3, #0
 800f604:	221b      	movs	r2, #27
 800f606:	a91e      	add	r1, sp, #120	; 0x78
 800f608:	1852      	adds	r2, r2, r1
 800f60a:	2100      	movs	r1, #0
 800f60c:	e430      	b.n	800ee70 <_svfprintf_r+0x310>
 800f60e:	0022      	movs	r2, r4
 800f610:	ca08      	ldmia	r2!, {r3}
 800f612:	0031      	movs	r1, r6
 800f614:	920d      	str	r2, [sp, #52]	; 0x34
 800f616:	2210      	movs	r2, #16
 800f618:	4011      	ands	r1, r2
 800f61a:	4216      	tst	r6, r2
 800f61c:	d002      	beq.n	800f624 <_svfprintf_r+0xac4>
 800f61e:	9306      	str	r3, [sp, #24]
 800f620:	9007      	str	r0, [sp, #28]
 800f622:	e7ec      	b.n	800f5fe <_svfprintf_r+0xa9e>
 800f624:	2240      	movs	r2, #64	; 0x40
 800f626:	0030      	movs	r0, r6
 800f628:	4010      	ands	r0, r2
 800f62a:	4216      	tst	r6, r2
 800f62c:	d003      	beq.n	800f636 <_svfprintf_r+0xad6>
 800f62e:	b29b      	uxth	r3, r3
 800f630:	9306      	str	r3, [sp, #24]
 800f632:	9107      	str	r1, [sp, #28]
 800f634:	e7e3      	b.n	800f5fe <_svfprintf_r+0xa9e>
 800f636:	2280      	movs	r2, #128	; 0x80
 800f638:	0031      	movs	r1, r6
 800f63a:	0092      	lsls	r2, r2, #2
 800f63c:	4011      	ands	r1, r2
 800f63e:	4216      	tst	r6, r2
 800f640:	d0f6      	beq.n	800f630 <_svfprintf_r+0xad0>
 800f642:	b2db      	uxtb	r3, r3
 800f644:	e7eb      	b.n	800f61e <_svfprintf_r+0xabe>
 800f646:	0023      	movs	r3, r4
 800f648:	cb04      	ldmia	r3!, {r2}
 800f64a:	49b7      	ldr	r1, [pc, #732]	; (800f928 <_svfprintf_r+0xdc8>)
 800f64c:	9206      	str	r2, [sp, #24]
 800f64e:	aa25      	add	r2, sp, #148	; 0x94
 800f650:	8011      	strh	r1, [r2, #0]
 800f652:	4ab6      	ldr	r2, [pc, #728]	; (800f92c <_svfprintf_r+0xdcc>)
 800f654:	930d      	str	r3, [sp, #52]	; 0x34
 800f656:	2300      	movs	r3, #0
 800f658:	921f      	str	r2, [sp, #124]	; 0x7c
 800f65a:	2278      	movs	r2, #120	; 0x78
 800f65c:	9307      	str	r3, [sp, #28]
 800f65e:	3302      	adds	r3, #2
 800f660:	431e      	orrs	r6, r3
 800f662:	920f      	str	r2, [sp, #60]	; 0x3c
 800f664:	e7ce      	b.n	800f604 <_svfprintf_r+0xaa4>
 800f666:	0023      	movs	r3, r4
 800f668:	cb04      	ldmia	r3!, {r2}
 800f66a:	2400      	movs	r4, #0
 800f66c:	930d      	str	r3, [sp, #52]	; 0x34
 800f66e:	231b      	movs	r3, #27
 800f670:	9208      	str	r2, [sp, #32]
 800f672:	aa1e      	add	r2, sp, #120	; 0x78
 800f674:	189b      	adds	r3, r3, r2
 800f676:	701c      	strb	r4, [r3, #0]
 800f678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f67a:	3301      	adds	r3, #1
 800f67c:	d00e      	beq.n	800f69c <_svfprintf_r+0xb3c>
 800f67e:	0021      	movs	r1, r4
 800f680:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f682:	9808      	ldr	r0, [sp, #32]
 800f684:	f002 f83a 	bl	80116fc <memchr>
 800f688:	900c      	str	r0, [sp, #48]	; 0x30
 800f68a:	42a0      	cmp	r0, r4
 800f68c:	d100      	bne.n	800f690 <_svfprintf_r+0xb30>
 800f68e:	e10d      	b.n	800f8ac <_svfprintf_r+0xd4c>
 800f690:	9a08      	ldr	r2, [sp, #32]
 800f692:	1a83      	subs	r3, r0, r2
 800f694:	9309      	str	r3, [sp, #36]	; 0x24
 800f696:	0023      	movs	r3, r4
 800f698:	940c      	str	r4, [sp, #48]	; 0x30
 800f69a:	e44e      	b.n	800ef3a <_svfprintf_r+0x3da>
 800f69c:	9808      	ldr	r0, [sp, #32]
 800f69e:	f7f0 fd31 	bl	8000104 <strlen>
 800f6a2:	9009      	str	r0, [sp, #36]	; 0x24
 800f6a4:	e7f7      	b.n	800f696 <_svfprintf_r+0xb36>
 800f6a6:	2310      	movs	r3, #16
 800f6a8:	431e      	orrs	r6, r3
 800f6aa:	2320      	movs	r3, #32
 800f6ac:	0030      	movs	r0, r6
 800f6ae:	4018      	ands	r0, r3
 800f6b0:	421e      	tst	r6, r3
 800f6b2:	d009      	beq.n	800f6c8 <_svfprintf_r+0xb68>
 800f6b4:	3b19      	subs	r3, #25
 800f6b6:	3407      	adds	r4, #7
 800f6b8:	439c      	bics	r4, r3
 800f6ba:	0022      	movs	r2, r4
 800f6bc:	ca18      	ldmia	r2!, {r3, r4}
 800f6be:	9306      	str	r3, [sp, #24]
 800f6c0:	9407      	str	r4, [sp, #28]
 800f6c2:	920d      	str	r2, [sp, #52]	; 0x34
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	e79d      	b.n	800f604 <_svfprintf_r+0xaa4>
 800f6c8:	0023      	movs	r3, r4
 800f6ca:	cb04      	ldmia	r3!, {r2}
 800f6cc:	0031      	movs	r1, r6
 800f6ce:	930d      	str	r3, [sp, #52]	; 0x34
 800f6d0:	2310      	movs	r3, #16
 800f6d2:	4019      	ands	r1, r3
 800f6d4:	421e      	tst	r6, r3
 800f6d6:	d003      	beq.n	800f6e0 <_svfprintf_r+0xb80>
 800f6d8:	9206      	str	r2, [sp, #24]
 800f6da:	9007      	str	r0, [sp, #28]
 800f6dc:	3b0f      	subs	r3, #15
 800f6de:	e791      	b.n	800f604 <_svfprintf_r+0xaa4>
 800f6e0:	2340      	movs	r3, #64	; 0x40
 800f6e2:	0030      	movs	r0, r6
 800f6e4:	4018      	ands	r0, r3
 800f6e6:	421e      	tst	r6, r3
 800f6e8:	d003      	beq.n	800f6f2 <_svfprintf_r+0xb92>
 800f6ea:	b293      	uxth	r3, r2
 800f6ec:	9306      	str	r3, [sp, #24]
 800f6ee:	9107      	str	r1, [sp, #28]
 800f6f0:	e7e8      	b.n	800f6c4 <_svfprintf_r+0xb64>
 800f6f2:	2380      	movs	r3, #128	; 0x80
 800f6f4:	0031      	movs	r1, r6
 800f6f6:	009b      	lsls	r3, r3, #2
 800f6f8:	4019      	ands	r1, r3
 800f6fa:	421e      	tst	r6, r3
 800f6fc:	d003      	beq.n	800f706 <_svfprintf_r+0xba6>
 800f6fe:	b2d3      	uxtb	r3, r2
 800f700:	9306      	str	r3, [sp, #24]
 800f702:	9007      	str	r0, [sp, #28]
 800f704:	e7de      	b.n	800f6c4 <_svfprintf_r+0xb64>
 800f706:	9206      	str	r2, [sp, #24]
 800f708:	e7f1      	b.n	800f6ee <_svfprintf_r+0xb8e>
 800f70a:	4b89      	ldr	r3, [pc, #548]	; (800f930 <_svfprintf_r+0xdd0>)
 800f70c:	0030      	movs	r0, r6
 800f70e:	931f      	str	r3, [sp, #124]	; 0x7c
 800f710:	2320      	movs	r3, #32
 800f712:	4018      	ands	r0, r3
 800f714:	421e      	tst	r6, r3
 800f716:	d01a      	beq.n	800f74e <_svfprintf_r+0xbee>
 800f718:	3b19      	subs	r3, #25
 800f71a:	3407      	adds	r4, #7
 800f71c:	439c      	bics	r4, r3
 800f71e:	0022      	movs	r2, r4
 800f720:	ca18      	ldmia	r2!, {r3, r4}
 800f722:	9306      	str	r3, [sp, #24]
 800f724:	9407      	str	r4, [sp, #28]
 800f726:	920d      	str	r2, [sp, #52]	; 0x34
 800f728:	07f3      	lsls	r3, r6, #31
 800f72a:	d50a      	bpl.n	800f742 <_svfprintf_r+0xbe2>
 800f72c:	9b06      	ldr	r3, [sp, #24]
 800f72e:	9a07      	ldr	r2, [sp, #28]
 800f730:	4313      	orrs	r3, r2
 800f732:	d006      	beq.n	800f742 <_svfprintf_r+0xbe2>
 800f734:	2230      	movs	r2, #48	; 0x30
 800f736:	ab25      	add	r3, sp, #148	; 0x94
 800f738:	701a      	strb	r2, [r3, #0]
 800f73a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f73c:	705a      	strb	r2, [r3, #1]
 800f73e:	2302      	movs	r3, #2
 800f740:	431e      	orrs	r6, r3
 800f742:	4b78      	ldr	r3, [pc, #480]	; (800f924 <_svfprintf_r+0xdc4>)
 800f744:	401e      	ands	r6, r3
 800f746:	2302      	movs	r3, #2
 800f748:	e75c      	b.n	800f604 <_svfprintf_r+0xaa4>
 800f74a:	4b78      	ldr	r3, [pc, #480]	; (800f92c <_svfprintf_r+0xdcc>)
 800f74c:	e7de      	b.n	800f70c <_svfprintf_r+0xbac>
 800f74e:	0023      	movs	r3, r4
 800f750:	cb04      	ldmia	r3!, {r2}
 800f752:	0031      	movs	r1, r6
 800f754:	930d      	str	r3, [sp, #52]	; 0x34
 800f756:	2310      	movs	r3, #16
 800f758:	4019      	ands	r1, r3
 800f75a:	421e      	tst	r6, r3
 800f75c:	d002      	beq.n	800f764 <_svfprintf_r+0xc04>
 800f75e:	9206      	str	r2, [sp, #24]
 800f760:	9007      	str	r0, [sp, #28]
 800f762:	e7e1      	b.n	800f728 <_svfprintf_r+0xbc8>
 800f764:	2340      	movs	r3, #64	; 0x40
 800f766:	0030      	movs	r0, r6
 800f768:	4018      	ands	r0, r3
 800f76a:	421e      	tst	r6, r3
 800f76c:	d003      	beq.n	800f776 <_svfprintf_r+0xc16>
 800f76e:	b293      	uxth	r3, r2
 800f770:	9306      	str	r3, [sp, #24]
 800f772:	9107      	str	r1, [sp, #28]
 800f774:	e7d8      	b.n	800f728 <_svfprintf_r+0xbc8>
 800f776:	2380      	movs	r3, #128	; 0x80
 800f778:	0031      	movs	r1, r6
 800f77a:	009b      	lsls	r3, r3, #2
 800f77c:	4019      	ands	r1, r3
 800f77e:	421e      	tst	r6, r3
 800f780:	d002      	beq.n	800f788 <_svfprintf_r+0xc28>
 800f782:	b2d3      	uxtb	r3, r2
 800f784:	9306      	str	r3, [sp, #24]
 800f786:	e7eb      	b.n	800f760 <_svfprintf_r+0xc00>
 800f788:	9206      	str	r2, [sp, #24]
 800f78a:	e7f2      	b.n	800f772 <_svfprintf_r+0xc12>
 800f78c:	9b07      	ldr	r3, [sp, #28]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d10a      	bne.n	800f7a8 <_svfprintf_r+0xc48>
 800f792:	9b06      	ldr	r3, [sp, #24]
 800f794:	2b09      	cmp	r3, #9
 800f796:	d807      	bhi.n	800f7a8 <_svfprintf_r+0xc48>
 800f798:	23e7      	movs	r3, #231	; 0xe7
 800f79a:	aa1e      	add	r2, sp, #120	; 0x78
 800f79c:	189b      	adds	r3, r3, r2
 800f79e:	9a06      	ldr	r2, [sp, #24]
 800f7a0:	3230      	adds	r2, #48	; 0x30
 800f7a2:	701a      	strb	r2, [r3, #0]
 800f7a4:	f000 fc18 	bl	800ffd8 <_svfprintf_r+0x1478>
 800f7a8:	2680      	movs	r6, #128	; 0x80
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	00f6      	lsls	r6, r6, #3
 800f7ae:	930e      	str	r3, [sp, #56]	; 0x38
 800f7b0:	ad58      	add	r5, sp, #352	; 0x160
 800f7b2:	4026      	ands	r6, r4
 800f7b4:	220a      	movs	r2, #10
 800f7b6:	9806      	ldr	r0, [sp, #24]
 800f7b8:	9907      	ldr	r1, [sp, #28]
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	f7f0 fe72 	bl	80004a4 <__aeabi_uldivmod>
 800f7c0:	1e6b      	subs	r3, r5, #1
 800f7c2:	3230      	adds	r2, #48	; 0x30
 800f7c4:	9308      	str	r3, [sp, #32]
 800f7c6:	701a      	strb	r2, [r3, #0]
 800f7c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f7ca:	900c      	str	r0, [sp, #48]	; 0x30
 800f7cc:	3301      	adds	r3, #1
 800f7ce:	9110      	str	r1, [sp, #64]	; 0x40
 800f7d0:	930e      	str	r3, [sp, #56]	; 0x38
 800f7d2:	2e00      	cmp	r6, #0
 800f7d4:	d01d      	beq.n	800f812 <_svfprintf_r+0xcb2>
 800f7d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f7d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f7da:	781b      	ldrb	r3, [r3, #0]
 800f7dc:	429a      	cmp	r2, r3
 800f7de:	d118      	bne.n	800f812 <_svfprintf_r+0xcb2>
 800f7e0:	2aff      	cmp	r2, #255	; 0xff
 800f7e2:	d016      	beq.n	800f812 <_svfprintf_r+0xcb2>
 800f7e4:	9b07      	ldr	r3, [sp, #28]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d102      	bne.n	800f7f0 <_svfprintf_r+0xc90>
 800f7ea:	9b06      	ldr	r3, [sp, #24]
 800f7ec:	2b09      	cmp	r3, #9
 800f7ee:	d910      	bls.n	800f812 <_svfprintf_r+0xcb2>
 800f7f0:	9b08      	ldr	r3, [sp, #32]
 800f7f2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f7f4:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f7f6:	1a9b      	subs	r3, r3, r2
 800f7f8:	0018      	movs	r0, r3
 800f7fa:	9308      	str	r3, [sp, #32]
 800f7fc:	f7fd ff97 	bl	800d72e <strncpy>
 800f800:	2200      	movs	r2, #0
 800f802:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f804:	920e      	str	r2, [sp, #56]	; 0x38
 800f806:	785b      	ldrb	r3, [r3, #1]
 800f808:	1e5a      	subs	r2, r3, #1
 800f80a:	4193      	sbcs	r3, r2
 800f80c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f80e:	18d3      	adds	r3, r2, r3
 800f810:	9312      	str	r3, [sp, #72]	; 0x48
 800f812:	9b07      	ldr	r3, [sp, #28]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d10f      	bne.n	800f838 <_svfprintf_r+0xcd8>
 800f818:	9b06      	ldr	r3, [sp, #24]
 800f81a:	2b09      	cmp	r3, #9
 800f81c:	d80c      	bhi.n	800f838 <_svfprintf_r+0xcd8>
 800f81e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f820:	9a08      	ldr	r2, [sp, #32]
 800f822:	9319      	str	r3, [sp, #100]	; 0x64
 800f824:	ab58      	add	r3, sp, #352	; 0x160
 800f826:	1a9b      	subs	r3, r3, r2
 800f828:	9309      	str	r3, [sp, #36]	; 0x24
 800f82a:	2300      	movs	r3, #0
 800f82c:	0026      	movs	r6, r4
 800f82e:	930c      	str	r3, [sp, #48]	; 0x30
 800f830:	001d      	movs	r5, r3
 800f832:	9310      	str	r3, [sp, #64]	; 0x40
 800f834:	9311      	str	r3, [sp, #68]	; 0x44
 800f836:	e4f2      	b.n	800f21e <_svfprintf_r+0x6be>
 800f838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f83a:	9d08      	ldr	r5, [sp, #32]
 800f83c:	9306      	str	r3, [sp, #24]
 800f83e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f840:	9307      	str	r3, [sp, #28]
 800f842:	e7b7      	b.n	800f7b4 <_svfprintf_r+0xc54>
 800f844:	200f      	movs	r0, #15
 800f846:	ab58      	add	r3, sp, #352	; 0x160
 800f848:	9308      	str	r3, [sp, #32]
 800f84a:	9b08      	ldr	r3, [sp, #32]
 800f84c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800f84e:	3b01      	subs	r3, #1
 800f850:	9308      	str	r3, [sp, #32]
 800f852:	9b06      	ldr	r3, [sp, #24]
 800f854:	4003      	ands	r3, r0
 800f856:	5cd3      	ldrb	r3, [r2, r3]
 800f858:	9a08      	ldr	r2, [sp, #32]
 800f85a:	7013      	strb	r3, [r2, #0]
 800f85c:	9b07      	ldr	r3, [sp, #28]
 800f85e:	0719      	lsls	r1, r3, #28
 800f860:	9b06      	ldr	r3, [sp, #24]
 800f862:	091a      	lsrs	r2, r3, #4
 800f864:	9b07      	ldr	r3, [sp, #28]
 800f866:	4311      	orrs	r1, r2
 800f868:	091b      	lsrs	r3, r3, #4
 800f86a:	9307      	str	r3, [sp, #28]
 800f86c:	000b      	movs	r3, r1
 800f86e:	9a07      	ldr	r2, [sp, #28]
 800f870:	9106      	str	r1, [sp, #24]
 800f872:	4313      	orrs	r3, r2
 800f874:	d1e9      	bne.n	800f84a <_svfprintf_r+0xcea>
 800f876:	e7d2      	b.n	800f81e <_svfprintf_r+0xcbe>
 800f878:	aa58      	add	r2, sp, #352	; 0x160
 800f87a:	9208      	str	r2, [sp, #32]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d1ce      	bne.n	800f81e <_svfprintf_r+0xcbe>
 800f880:	07f6      	lsls	r6, r6, #31
 800f882:	d5cc      	bpl.n	800f81e <_svfprintf_r+0xcbe>
 800f884:	aa1e      	add	r2, sp, #120	; 0x78
 800f886:	33e7      	adds	r3, #231	; 0xe7
 800f888:	189b      	adds	r3, r3, r2
 800f88a:	2230      	movs	r2, #48	; 0x30
 800f88c:	e789      	b.n	800f7a2 <_svfprintf_r+0xc42>
 800f88e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f890:	2b00      	cmp	r3, #0
 800f892:	d100      	bne.n	800f896 <_svfprintf_r+0xd36>
 800f894:	e364      	b.n	800ff60 <_svfprintf_r+0x1400>
 800f896:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f898:	211b      	movs	r1, #27
 800f89a:	ab3f      	add	r3, sp, #252	; 0xfc
 800f89c:	701a      	strb	r2, [r3, #0]
 800f89e:	2200      	movs	r2, #0
 800f8a0:	a81e      	add	r0, sp, #120	; 0x78
 800f8a2:	1809      	adds	r1, r1, r0
 800f8a4:	700a      	strb	r2, [r1, #0]
 800f8a6:	940d      	str	r4, [sp, #52]	; 0x34
 800f8a8:	f7ff fabd 	bl	800ee26 <_svfprintf_r+0x2c6>
 800f8ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f8ae:	f7ff fb44 	bl	800ef3a <_svfprintf_r+0x3da>
 800f8b2:	2010      	movs	r0, #16
 800f8b4:	1812      	adds	r2, r2, r0
 800f8b6:	6078      	str	r0, [r7, #4]
 800f8b8:	922e      	str	r2, [sp, #184]	; 0xb8
 800f8ba:	932d      	str	r3, [sp, #180]	; 0xb4
 800f8bc:	2b07      	cmp	r3, #7
 800f8be:	dd08      	ble.n	800f8d2 <_svfprintf_r+0xd72>
 800f8c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f8c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f8c4:	aa2c      	add	r2, sp, #176	; 0xb0
 800f8c6:	f003 f9db 	bl	8012c80 <__ssprint_r>
 800f8ca:	2800      	cmp	r0, #0
 800f8cc:	d000      	beq.n	800f8d0 <_svfprintf_r+0xd70>
 800f8ce:	e326      	b.n	800ff1e <_svfprintf_r+0x13be>
 800f8d0:	a92f      	add	r1, sp, #188	; 0xbc
 800f8d2:	000f      	movs	r7, r1
 800f8d4:	3c10      	subs	r4, #16
 800f8d6:	e4c5      	b.n	800f264 <_svfprintf_r+0x704>
 800f8d8:	2010      	movs	r0, #16
 800f8da:	1812      	adds	r2, r2, r0
 800f8dc:	6078      	str	r0, [r7, #4]
 800f8de:	922e      	str	r2, [sp, #184]	; 0xb8
 800f8e0:	932d      	str	r3, [sp, #180]	; 0xb4
 800f8e2:	2b07      	cmp	r3, #7
 800f8e4:	dd08      	ble.n	800f8f8 <_svfprintf_r+0xd98>
 800f8e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f8e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f8ea:	aa2c      	add	r2, sp, #176	; 0xb0
 800f8ec:	f003 f9c8 	bl	8012c80 <__ssprint_r>
 800f8f0:	2800      	cmp	r0, #0
 800f8f2:	d000      	beq.n	800f8f6 <_svfprintf_r+0xd96>
 800f8f4:	e313      	b.n	800ff1e <_svfprintf_r+0x13be>
 800f8f6:	a92f      	add	r1, sp, #188	; 0xbc
 800f8f8:	000f      	movs	r7, r1
 800f8fa:	3c10      	subs	r4, #16
 800f8fc:	e50b      	b.n	800f316 <_svfprintf_r+0x7b6>
 800f8fe:	2010      	movs	r0, #16
 800f900:	1812      	adds	r2, r2, r0
 800f902:	6078      	str	r0, [r7, #4]
 800f904:	922e      	str	r2, [sp, #184]	; 0xb8
 800f906:	932d      	str	r3, [sp, #180]	; 0xb4
 800f908:	2b07      	cmp	r3, #7
 800f90a:	dd08      	ble.n	800f91e <_svfprintf_r+0xdbe>
 800f90c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f90e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f910:	aa2c      	add	r2, sp, #176	; 0xb0
 800f912:	f003 f9b5 	bl	8012c80 <__ssprint_r>
 800f916:	2800      	cmp	r0, #0
 800f918:	d000      	beq.n	800f91c <_svfprintf_r+0xdbc>
 800f91a:	e300      	b.n	800ff1e <_svfprintf_r+0x13be>
 800f91c:	a92f      	add	r1, sp, #188	; 0xbc
 800f91e:	000f      	movs	r7, r1
 800f920:	3c10      	subs	r4, #16
 800f922:	e518      	b.n	800f356 <_svfprintf_r+0x7f6>
 800f924:	fffffbff 	.word	0xfffffbff
 800f928:	00007830 	.word	0x00007830
 800f92c:	0801613c 	.word	0x0801613c
 800f930:	0801614d 	.word	0x0801614d
 800f934:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f936:	2b65      	cmp	r3, #101	; 0x65
 800f938:	dc00      	bgt.n	800f93c <_svfprintf_r+0xddc>
 800f93a:	e241      	b.n	800fdc0 <_svfprintf_r+0x1260>
 800f93c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800f93e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800f940:	2200      	movs	r2, #0
 800f942:	2300      	movs	r3, #0
 800f944:	f7f0 fd80 	bl	8000448 <__aeabi_dcmpeq>
 800f948:	2800      	cmp	r0, #0
 800f94a:	d077      	beq.n	800fa3c <_svfprintf_r+0xedc>
 800f94c:	4bca      	ldr	r3, [pc, #808]	; (800fc78 <_svfprintf_r+0x1118>)
 800f94e:	603b      	str	r3, [r7, #0]
 800f950:	2301      	movs	r3, #1
 800f952:	607b      	str	r3, [r7, #4]
 800f954:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f956:	3708      	adds	r7, #8
 800f958:	3301      	adds	r3, #1
 800f95a:	932e      	str	r3, [sp, #184]	; 0xb8
 800f95c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800f95e:	3301      	adds	r3, #1
 800f960:	932d      	str	r3, [sp, #180]	; 0xb4
 800f962:	2b07      	cmp	r3, #7
 800f964:	dd08      	ble.n	800f978 <_svfprintf_r+0xe18>
 800f966:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f968:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f96a:	aa2c      	add	r2, sp, #176	; 0xb0
 800f96c:	f003 f988 	bl	8012c80 <__ssprint_r>
 800f970:	2800      	cmp	r0, #0
 800f972:	d000      	beq.n	800f976 <_svfprintf_r+0xe16>
 800f974:	e2d3      	b.n	800ff1e <_svfprintf_r+0x13be>
 800f976:	af2f      	add	r7, sp, #188	; 0xbc
 800f978:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f97a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f97c:	4293      	cmp	r3, r2
 800f97e:	db01      	blt.n	800f984 <_svfprintf_r+0xe24>
 800f980:	07f3      	lsls	r3, r6, #31
 800f982:	d51b      	bpl.n	800f9bc <_svfprintf_r+0xe5c>
 800f984:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800f986:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f988:	603b      	str	r3, [r7, #0]
 800f98a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f98c:	607b      	str	r3, [r7, #4]
 800f98e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800f990:	3708      	adds	r7, #8
 800f992:	189b      	adds	r3, r3, r2
 800f994:	932e      	str	r3, [sp, #184]	; 0xb8
 800f996:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800f998:	3301      	adds	r3, #1
 800f99a:	932d      	str	r3, [sp, #180]	; 0xb4
 800f99c:	2b07      	cmp	r3, #7
 800f99e:	dd08      	ble.n	800f9b2 <_svfprintf_r+0xe52>
 800f9a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f9a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f9a4:	aa2c      	add	r2, sp, #176	; 0xb0
 800f9a6:	f003 f96b 	bl	8012c80 <__ssprint_r>
 800f9aa:	2800      	cmp	r0, #0
 800f9ac:	d000      	beq.n	800f9b0 <_svfprintf_r+0xe50>
 800f9ae:	e2b6      	b.n	800ff1e <_svfprintf_r+0x13be>
 800f9b0:	af2f      	add	r7, sp, #188	; 0xbc
 800f9b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f9b4:	2510      	movs	r5, #16
 800f9b6:	1e5c      	subs	r4, r3, #1
 800f9b8:	2c00      	cmp	r4, #0
 800f9ba:	dc2e      	bgt.n	800fa1a <_svfprintf_r+0xeba>
 800f9bc:	0776      	lsls	r6, r6, #29
 800f9be:	d500      	bpl.n	800f9c2 <_svfprintf_r+0xe62>
 800f9c0:	e290      	b.n	800fee4 <_svfprintf_r+0x1384>
 800f9c2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f9c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f9c6:	4293      	cmp	r3, r2
 800f9c8:	da00      	bge.n	800f9cc <_svfprintf_r+0xe6c>
 800f9ca:	0013      	movs	r3, r2
 800f9cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f9ce:	18d3      	adds	r3, r2, r3
 800f9d0:	9317      	str	r3, [sp, #92]	; 0x5c
 800f9d2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d007      	beq.n	800f9e8 <_svfprintf_r+0xe88>
 800f9d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f9da:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f9dc:	aa2c      	add	r2, sp, #176	; 0xb0
 800f9de:	f003 f94f 	bl	8012c80 <__ssprint_r>
 800f9e2:	2800      	cmp	r0, #0
 800f9e4:	d000      	beq.n	800f9e8 <_svfprintf_r+0xe88>
 800f9e6:	e29a      	b.n	800ff1e <_svfprintf_r+0x13be>
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	932d      	str	r3, [sp, #180]	; 0xb4
 800f9ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d000      	beq.n	800f9f4 <_svfprintf_r+0xe94>
 800f9f2:	e2b0      	b.n	800ff56 <_svfprintf_r+0x13f6>
 800f9f4:	af2f      	add	r7, sp, #188	; 0xbc
 800f9f6:	e5dc      	b.n	800f5b2 <_svfprintf_r+0xa52>
 800f9f8:	3210      	adds	r2, #16
 800f9fa:	607d      	str	r5, [r7, #4]
 800f9fc:	922e      	str	r2, [sp, #184]	; 0xb8
 800f9fe:	932d      	str	r3, [sp, #180]	; 0xb4
 800fa00:	2b07      	cmp	r3, #7
 800fa02:	dd08      	ble.n	800fa16 <_svfprintf_r+0xeb6>
 800fa04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fa06:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fa08:	aa2c      	add	r2, sp, #176	; 0xb0
 800fa0a:	f003 f939 	bl	8012c80 <__ssprint_r>
 800fa0e:	2800      	cmp	r0, #0
 800fa10:	d000      	beq.n	800fa14 <_svfprintf_r+0xeb4>
 800fa12:	e284      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fa14:	a92f      	add	r1, sp, #188	; 0xbc
 800fa16:	000f      	movs	r7, r1
 800fa18:	3c10      	subs	r4, #16
 800fa1a:	0039      	movs	r1, r7
 800fa1c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fa1e:	4897      	ldr	r0, [pc, #604]	; (800fc7c <_svfprintf_r+0x111c>)
 800fa20:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800fa22:	3301      	adds	r3, #1
 800fa24:	3108      	adds	r1, #8
 800fa26:	6038      	str	r0, [r7, #0]
 800fa28:	2c10      	cmp	r4, #16
 800fa2a:	dce5      	bgt.n	800f9f8 <_svfprintf_r+0xe98>
 800fa2c:	607c      	str	r4, [r7, #4]
 800fa2e:	18a4      	adds	r4, r4, r2
 800fa30:	942e      	str	r4, [sp, #184]	; 0xb8
 800fa32:	000f      	movs	r7, r1
 800fa34:	932d      	str	r3, [sp, #180]	; 0xb4
 800fa36:	2b07      	cmp	r3, #7
 800fa38:	ddc0      	ble.n	800f9bc <_svfprintf_r+0xe5c>
 800fa3a:	e05f      	b.n	800fafc <_svfprintf_r+0xf9c>
 800fa3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	dc78      	bgt.n	800fb34 <_svfprintf_r+0xfd4>
 800fa42:	4b8d      	ldr	r3, [pc, #564]	; (800fc78 <_svfprintf_r+0x1118>)
 800fa44:	603b      	str	r3, [r7, #0]
 800fa46:	2301      	movs	r3, #1
 800fa48:	607b      	str	r3, [r7, #4]
 800fa4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fa4c:	3708      	adds	r7, #8
 800fa4e:	3301      	adds	r3, #1
 800fa50:	932e      	str	r3, [sp, #184]	; 0xb8
 800fa52:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fa54:	3301      	adds	r3, #1
 800fa56:	932d      	str	r3, [sp, #180]	; 0xb4
 800fa58:	2b07      	cmp	r3, #7
 800fa5a:	dd08      	ble.n	800fa6e <_svfprintf_r+0xf0e>
 800fa5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fa5e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fa60:	aa2c      	add	r2, sp, #176	; 0xb0
 800fa62:	f003 f90d 	bl	8012c80 <__ssprint_r>
 800fa66:	2800      	cmp	r0, #0
 800fa68:	d000      	beq.n	800fa6c <_svfprintf_r+0xf0c>
 800fa6a:	e258      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fa6c:	af2f      	add	r7, sp, #188	; 0xbc
 800fa6e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800fa70:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fa72:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800fa74:	430b      	orrs	r3, r1
 800fa76:	2101      	movs	r1, #1
 800fa78:	4031      	ands	r1, r6
 800fa7a:	430b      	orrs	r3, r1
 800fa7c:	d09e      	beq.n	800f9bc <_svfprintf_r+0xe5c>
 800fa7e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800fa80:	603b      	str	r3, [r7, #0]
 800fa82:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fa84:	607b      	str	r3, [r7, #4]
 800fa86:	189a      	adds	r2, r3, r2
 800fa88:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fa8a:	922e      	str	r2, [sp, #184]	; 0xb8
 800fa8c:	3301      	adds	r3, #1
 800fa8e:	932d      	str	r3, [sp, #180]	; 0xb4
 800fa90:	3708      	adds	r7, #8
 800fa92:	2b07      	cmp	r3, #7
 800fa94:	dd08      	ble.n	800faa8 <_svfprintf_r+0xf48>
 800fa96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fa98:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fa9a:	aa2c      	add	r2, sp, #176	; 0xb0
 800fa9c:	f003 f8f0 	bl	8012c80 <__ssprint_r>
 800faa0:	2800      	cmp	r0, #0
 800faa2:	d000      	beq.n	800faa6 <_svfprintf_r+0xf46>
 800faa4:	e23b      	b.n	800ff1e <_svfprintf_r+0x13be>
 800faa6:	af2f      	add	r7, sp, #188	; 0xbc
 800faa8:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800faaa:	2c00      	cmp	r4, #0
 800faac:	da19      	bge.n	800fae2 <_svfprintf_r+0xf82>
 800faae:	0038      	movs	r0, r7
 800fab0:	2510      	movs	r5, #16
 800fab2:	4264      	negs	r4, r4
 800fab4:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800fab6:	4a71      	ldr	r2, [pc, #452]	; (800fc7c <_svfprintf_r+0x111c>)
 800fab8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800faba:	3101      	adds	r1, #1
 800fabc:	3708      	adds	r7, #8
 800fabe:	6002      	str	r2, [r0, #0]
 800fac0:	2c10      	cmp	r4, #16
 800fac2:	dc25      	bgt.n	800fb10 <_svfprintf_r+0xfb0>
 800fac4:	6044      	str	r4, [r0, #4]
 800fac6:	18e4      	adds	r4, r4, r3
 800fac8:	942e      	str	r4, [sp, #184]	; 0xb8
 800faca:	912d      	str	r1, [sp, #180]	; 0xb4
 800facc:	2907      	cmp	r1, #7
 800face:	dd08      	ble.n	800fae2 <_svfprintf_r+0xf82>
 800fad0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fad2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fad4:	aa2c      	add	r2, sp, #176	; 0xb0
 800fad6:	f003 f8d3 	bl	8012c80 <__ssprint_r>
 800fada:	2800      	cmp	r0, #0
 800fadc:	d000      	beq.n	800fae0 <_svfprintf_r+0xf80>
 800fade:	e21e      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fae0:	af2f      	add	r7, sp, #188	; 0xbc
 800fae2:	9b08      	ldr	r3, [sp, #32]
 800fae4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800fae6:	603b      	str	r3, [r7, #0]
 800fae8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800faea:	18d2      	adds	r2, r2, r3
 800faec:	922e      	str	r2, [sp, #184]	; 0xb8
 800faee:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800faf0:	607b      	str	r3, [r7, #4]
 800faf2:	3201      	adds	r2, #1
 800faf4:	922d      	str	r2, [sp, #180]	; 0xb4
 800faf6:	2a07      	cmp	r2, #7
 800faf8:	dc00      	bgt.n	800fafc <_svfprintf_r+0xf9c>
 800fafa:	e45b      	b.n	800f3b4 <_svfprintf_r+0x854>
 800fafc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fafe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fb00:	aa2c      	add	r2, sp, #176	; 0xb0
 800fb02:	f003 f8bd 	bl	8012c80 <__ssprint_r>
 800fb06:	2800      	cmp	r0, #0
 800fb08:	d000      	beq.n	800fb0c <_svfprintf_r+0xfac>
 800fb0a:	e208      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fb0c:	af2f      	add	r7, sp, #188	; 0xbc
 800fb0e:	e755      	b.n	800f9bc <_svfprintf_r+0xe5c>
 800fb10:	3310      	adds	r3, #16
 800fb12:	6045      	str	r5, [r0, #4]
 800fb14:	932e      	str	r3, [sp, #184]	; 0xb8
 800fb16:	912d      	str	r1, [sp, #180]	; 0xb4
 800fb18:	2907      	cmp	r1, #7
 800fb1a:	dd08      	ble.n	800fb2e <_svfprintf_r+0xfce>
 800fb1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fb1e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fb20:	aa2c      	add	r2, sp, #176	; 0xb0
 800fb22:	f003 f8ad 	bl	8012c80 <__ssprint_r>
 800fb26:	2800      	cmp	r0, #0
 800fb28:	d000      	beq.n	800fb2c <_svfprintf_r+0xfcc>
 800fb2a:	e1f8      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fb2c:	af2f      	add	r7, sp, #188	; 0xbc
 800fb2e:	0038      	movs	r0, r7
 800fb30:	3c10      	subs	r4, #16
 800fb32:	e7bf      	b.n	800fab4 <_svfprintf_r+0xf54>
 800fb34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fb36:	002c      	movs	r4, r5
 800fb38:	429d      	cmp	r5, r3
 800fb3a:	dd00      	ble.n	800fb3e <_svfprintf_r+0xfde>
 800fb3c:	001c      	movs	r4, r3
 800fb3e:	2c00      	cmp	r4, #0
 800fb40:	dd14      	ble.n	800fb6c <_svfprintf_r+0x100c>
 800fb42:	9b08      	ldr	r3, [sp, #32]
 800fb44:	607c      	str	r4, [r7, #4]
 800fb46:	603b      	str	r3, [r7, #0]
 800fb48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fb4a:	3708      	adds	r7, #8
 800fb4c:	18e3      	adds	r3, r4, r3
 800fb4e:	932e      	str	r3, [sp, #184]	; 0xb8
 800fb50:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fb52:	3301      	adds	r3, #1
 800fb54:	932d      	str	r3, [sp, #180]	; 0xb4
 800fb56:	2b07      	cmp	r3, #7
 800fb58:	dd08      	ble.n	800fb6c <_svfprintf_r+0x100c>
 800fb5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fb5c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fb5e:	aa2c      	add	r2, sp, #176	; 0xb0
 800fb60:	f003 f88e 	bl	8012c80 <__ssprint_r>
 800fb64:	2800      	cmp	r0, #0
 800fb66:	d000      	beq.n	800fb6a <_svfprintf_r+0x100a>
 800fb68:	e1d9      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fb6a:	af2f      	add	r7, sp, #188	; 0xbc
 800fb6c:	43e3      	mvns	r3, r4
 800fb6e:	17db      	asrs	r3, r3, #31
 800fb70:	401c      	ands	r4, r3
 800fb72:	1b2c      	subs	r4, r5, r4
 800fb74:	2c00      	cmp	r4, #0
 800fb76:	dd18      	ble.n	800fbaa <_svfprintf_r+0x104a>
 800fb78:	0039      	movs	r1, r7
 800fb7a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fb7c:	483f      	ldr	r0, [pc, #252]	; (800fc7c <_svfprintf_r+0x111c>)
 800fb7e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800fb80:	3301      	adds	r3, #1
 800fb82:	3108      	adds	r1, #8
 800fb84:	6038      	str	r0, [r7, #0]
 800fb86:	2c10      	cmp	r4, #16
 800fb88:	dc7a      	bgt.n	800fc80 <_svfprintf_r+0x1120>
 800fb8a:	607c      	str	r4, [r7, #4]
 800fb8c:	18a4      	adds	r4, r4, r2
 800fb8e:	000f      	movs	r7, r1
 800fb90:	942e      	str	r4, [sp, #184]	; 0xb8
 800fb92:	932d      	str	r3, [sp, #180]	; 0xb4
 800fb94:	2b07      	cmp	r3, #7
 800fb96:	dd08      	ble.n	800fbaa <_svfprintf_r+0x104a>
 800fb98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fb9a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fb9c:	aa2c      	add	r2, sp, #176	; 0xb0
 800fb9e:	f003 f86f 	bl	8012c80 <__ssprint_r>
 800fba2:	2800      	cmp	r0, #0
 800fba4:	d000      	beq.n	800fba8 <_svfprintf_r+0x1048>
 800fba6:	e1ba      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fba8:	af2f      	add	r7, sp, #188	; 0xbc
 800fbaa:	9b08      	ldr	r3, [sp, #32]
 800fbac:	195d      	adds	r5, r3, r5
 800fbae:	0573      	lsls	r3, r6, #21
 800fbb0:	d50b      	bpl.n	800fbca <_svfprintf_r+0x106a>
 800fbb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d176      	bne.n	800fca6 <_svfprintf_r+0x1146>
 800fbb8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d176      	bne.n	800fcac <_svfprintf_r+0x114c>
 800fbbe:	9b08      	ldr	r3, [sp, #32]
 800fbc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fbc2:	189b      	adds	r3, r3, r2
 800fbc4:	429d      	cmp	r5, r3
 800fbc6:	d900      	bls.n	800fbca <_svfprintf_r+0x106a>
 800fbc8:	001d      	movs	r5, r3
 800fbca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fbcc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fbce:	4293      	cmp	r3, r2
 800fbd0:	db01      	blt.n	800fbd6 <_svfprintf_r+0x1076>
 800fbd2:	07f3      	lsls	r3, r6, #31
 800fbd4:	d516      	bpl.n	800fc04 <_svfprintf_r+0x10a4>
 800fbd6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800fbd8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800fbda:	603b      	str	r3, [r7, #0]
 800fbdc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fbde:	607b      	str	r3, [r7, #4]
 800fbe0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800fbe2:	3708      	adds	r7, #8
 800fbe4:	189b      	adds	r3, r3, r2
 800fbe6:	932e      	str	r3, [sp, #184]	; 0xb8
 800fbe8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fbea:	3301      	adds	r3, #1
 800fbec:	932d      	str	r3, [sp, #180]	; 0xb4
 800fbee:	2b07      	cmp	r3, #7
 800fbf0:	dd08      	ble.n	800fc04 <_svfprintf_r+0x10a4>
 800fbf2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fbf4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fbf6:	aa2c      	add	r2, sp, #176	; 0xb0
 800fbf8:	f003 f842 	bl	8012c80 <__ssprint_r>
 800fbfc:	2800      	cmp	r0, #0
 800fbfe:	d000      	beq.n	800fc02 <_svfprintf_r+0x10a2>
 800fc00:	e18d      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fc02:	af2f      	add	r7, sp, #188	; 0xbc
 800fc04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fc06:	9b08      	ldr	r3, [sp, #32]
 800fc08:	4694      	mov	ip, r2
 800fc0a:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800fc0c:	4463      	add	r3, ip
 800fc0e:	1b5b      	subs	r3, r3, r5
 800fc10:	1b14      	subs	r4, r2, r4
 800fc12:	429c      	cmp	r4, r3
 800fc14:	dd00      	ble.n	800fc18 <_svfprintf_r+0x10b8>
 800fc16:	001c      	movs	r4, r3
 800fc18:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800fc1a:	2c00      	cmp	r4, #0
 800fc1c:	dd12      	ble.n	800fc44 <_svfprintf_r+0x10e4>
 800fc1e:	18e3      	adds	r3, r4, r3
 800fc20:	932e      	str	r3, [sp, #184]	; 0xb8
 800fc22:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fc24:	603d      	str	r5, [r7, #0]
 800fc26:	3301      	adds	r3, #1
 800fc28:	607c      	str	r4, [r7, #4]
 800fc2a:	932d      	str	r3, [sp, #180]	; 0xb4
 800fc2c:	3708      	adds	r7, #8
 800fc2e:	2b07      	cmp	r3, #7
 800fc30:	dd08      	ble.n	800fc44 <_svfprintf_r+0x10e4>
 800fc32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fc34:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fc36:	aa2c      	add	r2, sp, #176	; 0xb0
 800fc38:	f003 f822 	bl	8012c80 <__ssprint_r>
 800fc3c:	2800      	cmp	r0, #0
 800fc3e:	d000      	beq.n	800fc42 <_svfprintf_r+0x10e2>
 800fc40:	e16d      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fc42:	af2f      	add	r7, sp, #188	; 0xbc
 800fc44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fc46:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fc48:	2510      	movs	r5, #16
 800fc4a:	1ad3      	subs	r3, r2, r3
 800fc4c:	43e2      	mvns	r2, r4
 800fc4e:	17d2      	asrs	r2, r2, #31
 800fc50:	4014      	ands	r4, r2
 800fc52:	1b1c      	subs	r4, r3, r4
 800fc54:	2c00      	cmp	r4, #0
 800fc56:	dc00      	bgt.n	800fc5a <_svfprintf_r+0x10fa>
 800fc58:	e6b0      	b.n	800f9bc <_svfprintf_r+0xe5c>
 800fc5a:	0039      	movs	r1, r7
 800fc5c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fc5e:	4807      	ldr	r0, [pc, #28]	; (800fc7c <_svfprintf_r+0x111c>)
 800fc60:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800fc62:	3301      	adds	r3, #1
 800fc64:	3108      	adds	r1, #8
 800fc66:	6038      	str	r0, [r7, #0]
 800fc68:	2c10      	cmp	r4, #16
 800fc6a:	dd00      	ble.n	800fc6e <_svfprintf_r+0x110e>
 800fc6c:	e096      	b.n	800fd9c <_svfprintf_r+0x123c>
 800fc6e:	1912      	adds	r2, r2, r4
 800fc70:	607c      	str	r4, [r7, #4]
 800fc72:	922e      	str	r2, [sp, #184]	; 0xb8
 800fc74:	e6dd      	b.n	800fa32 <_svfprintf_r+0xed2>
 800fc76:	46c0      	nop			; (mov r8, r8)
 800fc78:	0801615e 	.word	0x0801615e
 800fc7c:	08016170 	.word	0x08016170
 800fc80:	2010      	movs	r0, #16
 800fc82:	1812      	adds	r2, r2, r0
 800fc84:	6078      	str	r0, [r7, #4]
 800fc86:	922e      	str	r2, [sp, #184]	; 0xb8
 800fc88:	932d      	str	r3, [sp, #180]	; 0xb4
 800fc8a:	2b07      	cmp	r3, #7
 800fc8c:	dd08      	ble.n	800fca0 <_svfprintf_r+0x1140>
 800fc8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fc90:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fc92:	aa2c      	add	r2, sp, #176	; 0xb0
 800fc94:	f002 fff4 	bl	8012c80 <__ssprint_r>
 800fc98:	2800      	cmp	r0, #0
 800fc9a:	d000      	beq.n	800fc9e <_svfprintf_r+0x113e>
 800fc9c:	e13f      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fc9e:	a92f      	add	r1, sp, #188	; 0xbc
 800fca0:	000f      	movs	r7, r1
 800fca2:	3c10      	subs	r4, #16
 800fca4:	e768      	b.n	800fb78 <_svfprintf_r+0x1018>
 800fca6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d05d      	beq.n	800fd68 <_svfprintf_r+0x1208>
 800fcac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fcae:	3b01      	subs	r3, #1
 800fcb0:	9310      	str	r3, [sp, #64]	; 0x40
 800fcb2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fcb4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800fcb6:	603b      	str	r3, [r7, #0]
 800fcb8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fcba:	607b      	str	r3, [r7, #4]
 800fcbc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800fcbe:	3708      	adds	r7, #8
 800fcc0:	189b      	adds	r3, r3, r2
 800fcc2:	932e      	str	r3, [sp, #184]	; 0xb8
 800fcc4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fcc6:	3301      	adds	r3, #1
 800fcc8:	932d      	str	r3, [sp, #180]	; 0xb4
 800fcca:	2b07      	cmp	r3, #7
 800fccc:	dd08      	ble.n	800fce0 <_svfprintf_r+0x1180>
 800fcce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fcd0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fcd2:	aa2c      	add	r2, sp, #176	; 0xb0
 800fcd4:	f002 ffd4 	bl	8012c80 <__ssprint_r>
 800fcd8:	2800      	cmp	r0, #0
 800fcda:	d000      	beq.n	800fcde <_svfprintf_r+0x117e>
 800fcdc:	e11f      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fcde:	af2f      	add	r7, sp, #188	; 0xbc
 800fce0:	9b08      	ldr	r3, [sp, #32]
 800fce2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fce4:	189c      	adds	r4, r3, r2
 800fce6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fce8:	1b64      	subs	r4, r4, r5
 800fcea:	781b      	ldrb	r3, [r3, #0]
 800fcec:	429c      	cmp	r4, r3
 800fcee:	dd00      	ble.n	800fcf2 <_svfprintf_r+0x1192>
 800fcf0:	001c      	movs	r4, r3
 800fcf2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800fcf4:	2c00      	cmp	r4, #0
 800fcf6:	dd12      	ble.n	800fd1e <_svfprintf_r+0x11be>
 800fcf8:	18e3      	adds	r3, r4, r3
 800fcfa:	932e      	str	r3, [sp, #184]	; 0xb8
 800fcfc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fcfe:	603d      	str	r5, [r7, #0]
 800fd00:	3301      	adds	r3, #1
 800fd02:	607c      	str	r4, [r7, #4]
 800fd04:	932d      	str	r3, [sp, #180]	; 0xb4
 800fd06:	3708      	adds	r7, #8
 800fd08:	2b07      	cmp	r3, #7
 800fd0a:	dd08      	ble.n	800fd1e <_svfprintf_r+0x11be>
 800fd0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fd0e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fd10:	aa2c      	add	r2, sp, #176	; 0xb0
 800fd12:	f002 ffb5 	bl	8012c80 <__ssprint_r>
 800fd16:	2800      	cmp	r0, #0
 800fd18:	d000      	beq.n	800fd1c <_svfprintf_r+0x11bc>
 800fd1a:	e100      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fd1c:	af2f      	add	r7, sp, #188	; 0xbc
 800fd1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fd20:	781a      	ldrb	r2, [r3, #0]
 800fd22:	43e3      	mvns	r3, r4
 800fd24:	17db      	asrs	r3, r3, #31
 800fd26:	401c      	ands	r4, r3
 800fd28:	1b14      	subs	r4, r2, r4
 800fd2a:	2c00      	cmp	r4, #0
 800fd2c:	dd18      	ble.n	800fd60 <_svfprintf_r+0x1200>
 800fd2e:	0039      	movs	r1, r7
 800fd30:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fd32:	48aa      	ldr	r0, [pc, #680]	; (800ffdc <_svfprintf_r+0x147c>)
 800fd34:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800fd36:	3301      	adds	r3, #1
 800fd38:	3108      	adds	r1, #8
 800fd3a:	6038      	str	r0, [r7, #0]
 800fd3c:	2c10      	cmp	r4, #16
 800fd3e:	dc1a      	bgt.n	800fd76 <_svfprintf_r+0x1216>
 800fd40:	1912      	adds	r2, r2, r4
 800fd42:	607c      	str	r4, [r7, #4]
 800fd44:	922e      	str	r2, [sp, #184]	; 0xb8
 800fd46:	000f      	movs	r7, r1
 800fd48:	932d      	str	r3, [sp, #180]	; 0xb4
 800fd4a:	2b07      	cmp	r3, #7
 800fd4c:	dd08      	ble.n	800fd60 <_svfprintf_r+0x1200>
 800fd4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fd50:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fd52:	aa2c      	add	r2, sp, #176	; 0xb0
 800fd54:	f002 ff94 	bl	8012c80 <__ssprint_r>
 800fd58:	2800      	cmp	r0, #0
 800fd5a:	d000      	beq.n	800fd5e <_svfprintf_r+0x11fe>
 800fd5c:	e0df      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fd5e:	af2f      	add	r7, sp, #188	; 0xbc
 800fd60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	18ed      	adds	r5, r5, r3
 800fd66:	e724      	b.n	800fbb2 <_svfprintf_r+0x1052>
 800fd68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fd6a:	3b01      	subs	r3, #1
 800fd6c:	9312      	str	r3, [sp, #72]	; 0x48
 800fd6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fd70:	3b01      	subs	r3, #1
 800fd72:	9311      	str	r3, [sp, #68]	; 0x44
 800fd74:	e79d      	b.n	800fcb2 <_svfprintf_r+0x1152>
 800fd76:	2010      	movs	r0, #16
 800fd78:	1812      	adds	r2, r2, r0
 800fd7a:	6078      	str	r0, [r7, #4]
 800fd7c:	922e      	str	r2, [sp, #184]	; 0xb8
 800fd7e:	932d      	str	r3, [sp, #180]	; 0xb4
 800fd80:	2b07      	cmp	r3, #7
 800fd82:	dd08      	ble.n	800fd96 <_svfprintf_r+0x1236>
 800fd84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fd86:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fd88:	aa2c      	add	r2, sp, #176	; 0xb0
 800fd8a:	f002 ff79 	bl	8012c80 <__ssprint_r>
 800fd8e:	2800      	cmp	r0, #0
 800fd90:	d000      	beq.n	800fd94 <_svfprintf_r+0x1234>
 800fd92:	e0c4      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fd94:	a92f      	add	r1, sp, #188	; 0xbc
 800fd96:	000f      	movs	r7, r1
 800fd98:	3c10      	subs	r4, #16
 800fd9a:	e7c8      	b.n	800fd2e <_svfprintf_r+0x11ce>
 800fd9c:	3210      	adds	r2, #16
 800fd9e:	607d      	str	r5, [r7, #4]
 800fda0:	922e      	str	r2, [sp, #184]	; 0xb8
 800fda2:	932d      	str	r3, [sp, #180]	; 0xb4
 800fda4:	2b07      	cmp	r3, #7
 800fda6:	dd08      	ble.n	800fdba <_svfprintf_r+0x125a>
 800fda8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fdaa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fdac:	aa2c      	add	r2, sp, #176	; 0xb0
 800fdae:	f002 ff67 	bl	8012c80 <__ssprint_r>
 800fdb2:	2800      	cmp	r0, #0
 800fdb4:	d000      	beq.n	800fdb8 <_svfprintf_r+0x1258>
 800fdb6:	e0b2      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fdb8:	a92f      	add	r1, sp, #188	; 0xbc
 800fdba:	000f      	movs	r7, r1
 800fdbc:	3c10      	subs	r4, #16
 800fdbe:	e74c      	b.n	800fc5a <_svfprintf_r+0x10fa>
 800fdc0:	003c      	movs	r4, r7
 800fdc2:	9919      	ldr	r1, [sp, #100]	; 0x64
 800fdc4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fdc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fdc8:	3101      	adds	r1, #1
 800fdca:	3301      	adds	r3, #1
 800fdcc:	3408      	adds	r4, #8
 800fdce:	2a01      	cmp	r2, #1
 800fdd0:	dc03      	bgt.n	800fdda <_svfprintf_r+0x127a>
 800fdd2:	2201      	movs	r2, #1
 800fdd4:	4216      	tst	r6, r2
 800fdd6:	d100      	bne.n	800fdda <_svfprintf_r+0x127a>
 800fdd8:	e07f      	b.n	800feda <_svfprintf_r+0x137a>
 800fdda:	9a08      	ldr	r2, [sp, #32]
 800fddc:	912e      	str	r1, [sp, #184]	; 0xb8
 800fdde:	603a      	str	r2, [r7, #0]
 800fde0:	2201      	movs	r2, #1
 800fde2:	932d      	str	r3, [sp, #180]	; 0xb4
 800fde4:	607a      	str	r2, [r7, #4]
 800fde6:	2b07      	cmp	r3, #7
 800fde8:	dd08      	ble.n	800fdfc <_svfprintf_r+0x129c>
 800fdea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fdec:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fdee:	aa2c      	add	r2, sp, #176	; 0xb0
 800fdf0:	f002 ff46 	bl	8012c80 <__ssprint_r>
 800fdf4:	2800      	cmp	r0, #0
 800fdf6:	d000      	beq.n	800fdfa <_svfprintf_r+0x129a>
 800fdf8:	e091      	b.n	800ff1e <_svfprintf_r+0x13be>
 800fdfa:	ac2f      	add	r4, sp, #188	; 0xbc
 800fdfc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800fdfe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800fe00:	6023      	str	r3, [r4, #0]
 800fe02:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fe04:	6063      	str	r3, [r4, #4]
 800fe06:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800fe08:	3408      	adds	r4, #8
 800fe0a:	189b      	adds	r3, r3, r2
 800fe0c:	932e      	str	r3, [sp, #184]	; 0xb8
 800fe0e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fe10:	3301      	adds	r3, #1
 800fe12:	932d      	str	r3, [sp, #180]	; 0xb4
 800fe14:	2b07      	cmp	r3, #7
 800fe16:	dd07      	ble.n	800fe28 <_svfprintf_r+0x12c8>
 800fe18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fe1a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fe1c:	aa2c      	add	r2, sp, #176	; 0xb0
 800fe1e:	f002 ff2f 	bl	8012c80 <__ssprint_r>
 800fe22:	2800      	cmp	r0, #0
 800fe24:	d17b      	bne.n	800ff1e <_svfprintf_r+0x13be>
 800fe26:	ac2f      	add	r4, sp, #188	; 0xbc
 800fe28:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800fe2e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800fe30:	9309      	str	r3, [sp, #36]	; 0x24
 800fe32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fe34:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800fe36:	1e5d      	subs	r5, r3, #1
 800fe38:	2300      	movs	r3, #0
 800fe3a:	f7f0 fb05 	bl	8000448 <__aeabi_dcmpeq>
 800fe3e:	2800      	cmp	r0, #0
 800fe40:	d126      	bne.n	800fe90 <_svfprintf_r+0x1330>
 800fe42:	9b08      	ldr	r3, [sp, #32]
 800fe44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fe46:	3301      	adds	r3, #1
 800fe48:	990e      	ldr	r1, [sp, #56]	; 0x38
 800fe4a:	6023      	str	r3, [r4, #0]
 800fe4c:	1e7b      	subs	r3, r7, #1
 800fe4e:	3201      	adds	r2, #1
 800fe50:	185b      	adds	r3, r3, r1
 800fe52:	6065      	str	r5, [r4, #4]
 800fe54:	932e      	str	r3, [sp, #184]	; 0xb8
 800fe56:	922d      	str	r2, [sp, #180]	; 0xb4
 800fe58:	3408      	adds	r4, #8
 800fe5a:	2a07      	cmp	r2, #7
 800fe5c:	dd07      	ble.n	800fe6e <_svfprintf_r+0x130e>
 800fe5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fe60:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fe62:	aa2c      	add	r2, sp, #176	; 0xb0
 800fe64:	f002 ff0c 	bl	8012c80 <__ssprint_r>
 800fe68:	2800      	cmp	r0, #0
 800fe6a:	d158      	bne.n	800ff1e <_svfprintf_r+0x13be>
 800fe6c:	ac2f      	add	r4, sp, #188	; 0xbc
 800fe6e:	ab28      	add	r3, sp, #160	; 0xa0
 800fe70:	6023      	str	r3, [r4, #0]
 800fe72:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800fe74:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fe76:	6063      	str	r3, [r4, #4]
 800fe78:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800fe7a:	189b      	adds	r3, r3, r2
 800fe7c:	932e      	str	r3, [sp, #184]	; 0xb8
 800fe7e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fe80:	3301      	adds	r3, #1
 800fe82:	932d      	str	r3, [sp, #180]	; 0xb4
 800fe84:	2b07      	cmp	r3, #7
 800fe86:	dd00      	ble.n	800fe8a <_svfprintf_r+0x132a>
 800fe88:	e638      	b.n	800fafc <_svfprintf_r+0xf9c>
 800fe8a:	3408      	adds	r4, #8
 800fe8c:	0027      	movs	r7, r4
 800fe8e:	e595      	b.n	800f9bc <_svfprintf_r+0xe5c>
 800fe90:	2710      	movs	r7, #16
 800fe92:	2d00      	cmp	r5, #0
 800fe94:	ddeb      	ble.n	800fe6e <_svfprintf_r+0x130e>
 800fe96:	0021      	movs	r1, r4
 800fe98:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fe9a:	4850      	ldr	r0, [pc, #320]	; (800ffdc <_svfprintf_r+0x147c>)
 800fe9c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800fe9e:	3301      	adds	r3, #1
 800fea0:	3108      	adds	r1, #8
 800fea2:	6020      	str	r0, [r4, #0]
 800fea4:	2d10      	cmp	r5, #16
 800fea6:	dc07      	bgt.n	800feb8 <_svfprintf_r+0x1358>
 800fea8:	6065      	str	r5, [r4, #4]
 800feaa:	000c      	movs	r4, r1
 800feac:	18ad      	adds	r5, r5, r2
 800feae:	952e      	str	r5, [sp, #184]	; 0xb8
 800feb0:	932d      	str	r3, [sp, #180]	; 0xb4
 800feb2:	2b07      	cmp	r3, #7
 800feb4:	dddb      	ble.n	800fe6e <_svfprintf_r+0x130e>
 800feb6:	e7d2      	b.n	800fe5e <_svfprintf_r+0x12fe>
 800feb8:	3210      	adds	r2, #16
 800feba:	6067      	str	r7, [r4, #4]
 800febc:	922e      	str	r2, [sp, #184]	; 0xb8
 800febe:	932d      	str	r3, [sp, #180]	; 0xb4
 800fec0:	2b07      	cmp	r3, #7
 800fec2:	dd07      	ble.n	800fed4 <_svfprintf_r+0x1374>
 800fec4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fec6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fec8:	aa2c      	add	r2, sp, #176	; 0xb0
 800feca:	f002 fed9 	bl	8012c80 <__ssprint_r>
 800fece:	2800      	cmp	r0, #0
 800fed0:	d125      	bne.n	800ff1e <_svfprintf_r+0x13be>
 800fed2:	a92f      	add	r1, sp, #188	; 0xbc
 800fed4:	000c      	movs	r4, r1
 800fed6:	3d10      	subs	r5, #16
 800fed8:	e7dd      	b.n	800fe96 <_svfprintf_r+0x1336>
 800feda:	9808      	ldr	r0, [sp, #32]
 800fedc:	912e      	str	r1, [sp, #184]	; 0xb8
 800fede:	c705      	stmia	r7!, {r0, r2}
 800fee0:	932d      	str	r3, [sp, #180]	; 0xb4
 800fee2:	e7e6      	b.n	800feb2 <_svfprintf_r+0x1352>
 800fee4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800fee6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800fee8:	2510      	movs	r5, #16
 800feea:	1a9c      	subs	r4, r3, r2
 800feec:	2c00      	cmp	r4, #0
 800feee:	dc00      	bgt.n	800fef2 <_svfprintf_r+0x1392>
 800fef0:	e567      	b.n	800f9c2 <_svfprintf_r+0xe62>
 800fef2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800fef4:	493a      	ldr	r1, [pc, #232]	; (800ffe0 <_svfprintf_r+0x1480>)
 800fef6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800fef8:	3301      	adds	r3, #1
 800fefa:	6039      	str	r1, [r7, #0]
 800fefc:	2c10      	cmp	r4, #16
 800fefe:	dc19      	bgt.n	800ff34 <_svfprintf_r+0x13d4>
 800ff00:	607c      	str	r4, [r7, #4]
 800ff02:	18a4      	adds	r4, r4, r2
 800ff04:	942e      	str	r4, [sp, #184]	; 0xb8
 800ff06:	932d      	str	r3, [sp, #180]	; 0xb4
 800ff08:	2b07      	cmp	r3, #7
 800ff0a:	dc00      	bgt.n	800ff0e <_svfprintf_r+0x13ae>
 800ff0c:	e559      	b.n	800f9c2 <_svfprintf_r+0xe62>
 800ff0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ff10:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ff12:	aa2c      	add	r2, sp, #176	; 0xb0
 800ff14:	f002 feb4 	bl	8012c80 <__ssprint_r>
 800ff18:	2800      	cmp	r0, #0
 800ff1a:	d100      	bne.n	800ff1e <_svfprintf_r+0x13be>
 800ff1c:	e551      	b.n	800f9c2 <_svfprintf_r+0xe62>
 800ff1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d101      	bne.n	800ff28 <_svfprintf_r+0x13c8>
 800ff24:	f7ff f845 	bl	800efb2 <_svfprintf_r+0x452>
 800ff28:	0019      	movs	r1, r3
 800ff2a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ff2c:	f7fd fd80 	bl	800da30 <_free_r>
 800ff30:	f7ff f83f 	bl	800efb2 <_svfprintf_r+0x452>
 800ff34:	3210      	adds	r2, #16
 800ff36:	607d      	str	r5, [r7, #4]
 800ff38:	922e      	str	r2, [sp, #184]	; 0xb8
 800ff3a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ff3c:	3708      	adds	r7, #8
 800ff3e:	2b07      	cmp	r3, #7
 800ff40:	dd07      	ble.n	800ff52 <_svfprintf_r+0x13f2>
 800ff42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ff44:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ff46:	aa2c      	add	r2, sp, #176	; 0xb0
 800ff48:	f002 fe9a 	bl	8012c80 <__ssprint_r>
 800ff4c:	2800      	cmp	r0, #0
 800ff4e:	d1e6      	bne.n	800ff1e <_svfprintf_r+0x13be>
 800ff50:	af2f      	add	r7, sp, #188	; 0xbc
 800ff52:	3c10      	subs	r4, #16
 800ff54:	e7cd      	b.n	800fef2 <_svfprintf_r+0x1392>
 800ff56:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ff58:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ff5a:	f7fd fd69 	bl	800da30 <_free_r>
 800ff5e:	e549      	b.n	800f9f4 <_svfprintf_r+0xe94>
 800ff60:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d101      	bne.n	800ff6a <_svfprintf_r+0x140a>
 800ff66:	f7ff f824 	bl	800efb2 <_svfprintf_r+0x452>
 800ff6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ff6c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ff6e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ff70:	f002 fe86 	bl	8012c80 <__ssprint_r>
 800ff74:	f7ff f81d 	bl	800efb2 <_svfprintf_r+0x452>
 800ff78:	0034      	movs	r4, r6
 800ff7a:	2a00      	cmp	r2, #0
 800ff7c:	d101      	bne.n	800ff82 <_svfprintf_r+0x1422>
 800ff7e:	f7fe ff8c 	bl	800ee9a <_svfprintf_r+0x33a>
 800ff82:	2b01      	cmp	r3, #1
 800ff84:	d101      	bne.n	800ff8a <_svfprintf_r+0x142a>
 800ff86:	f7ff fc01 	bl	800f78c <_svfprintf_r+0xc2c>
 800ff8a:	2b02      	cmp	r3, #2
 800ff8c:	d100      	bne.n	800ff90 <_svfprintf_r+0x1430>
 800ff8e:	e459      	b.n	800f844 <_svfprintf_r+0xce4>
 800ff90:	2507      	movs	r5, #7
 800ff92:	ab58      	add	r3, sp, #352	; 0x160
 800ff94:	9308      	str	r3, [sp, #32]
 800ff96:	9a08      	ldr	r2, [sp, #32]
 800ff98:	0013      	movs	r3, r2
 800ff9a:	3b01      	subs	r3, #1
 800ff9c:	9308      	str	r3, [sp, #32]
 800ff9e:	9b06      	ldr	r3, [sp, #24]
 800ffa0:	9908      	ldr	r1, [sp, #32]
 800ffa2:	402b      	ands	r3, r5
 800ffa4:	3330      	adds	r3, #48	; 0x30
 800ffa6:	700b      	strb	r3, [r1, #0]
 800ffa8:	9907      	ldr	r1, [sp, #28]
 800ffaa:	074e      	lsls	r6, r1, #29
 800ffac:	9906      	ldr	r1, [sp, #24]
 800ffae:	08c8      	lsrs	r0, r1, #3
 800ffb0:	9907      	ldr	r1, [sp, #28]
 800ffb2:	4306      	orrs	r6, r0
 800ffb4:	08c9      	lsrs	r1, r1, #3
 800ffb6:	9107      	str	r1, [sp, #28]
 800ffb8:	0031      	movs	r1, r6
 800ffba:	9807      	ldr	r0, [sp, #28]
 800ffbc:	9606      	str	r6, [sp, #24]
 800ffbe:	4301      	orrs	r1, r0
 800ffc0:	d1e9      	bne.n	800ff96 <_svfprintf_r+0x1436>
 800ffc2:	07e1      	lsls	r1, r4, #31
 800ffc4:	d400      	bmi.n	800ffc8 <_svfprintf_r+0x1468>
 800ffc6:	e42a      	b.n	800f81e <_svfprintf_r+0xcbe>
 800ffc8:	2b30      	cmp	r3, #48	; 0x30
 800ffca:	d100      	bne.n	800ffce <_svfprintf_r+0x146e>
 800ffcc:	e427      	b.n	800f81e <_svfprintf_r+0xcbe>
 800ffce:	2130      	movs	r1, #48	; 0x30
 800ffd0:	9b08      	ldr	r3, [sp, #32]
 800ffd2:	3b01      	subs	r3, #1
 800ffd4:	7019      	strb	r1, [r3, #0]
 800ffd6:	1e93      	subs	r3, r2, #2
 800ffd8:	9308      	str	r3, [sp, #32]
 800ffda:	e420      	b.n	800f81e <_svfprintf_r+0xcbe>
 800ffdc:	08016170 	.word	0x08016170
 800ffe0:	08016160 	.word	0x08016160

0800ffe4 <__ssvfscanf_r>:
 800ffe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ffe6:	4ca7      	ldr	r4, [pc, #668]	; (8010284 <__ssvfscanf_r+0x2a0>)
 800ffe8:	44a5      	add	sp, r4
 800ffea:	af02      	add	r7, sp, #8
 800ffec:	633b      	str	r3, [r7, #48]	; 0x30
 800ffee:	000b      	movs	r3, r1
 800fff0:	6378      	str	r0, [r7, #52]	; 0x34
 800fff2:	6479      	str	r1, [r7, #68]	; 0x44
 800fff4:	61ba      	str	r2, [r7, #24]
 800fff6:	220c      	movs	r2, #12
 800fff8:	5e9a      	ldrsh	r2, [r3, r2]
 800fffa:	2380      	movs	r3, #128	; 0x80
 800fffc:	019b      	lsls	r3, r3, #6
 800fffe:	421a      	tst	r2, r3
 8010000:	d105      	bne.n	801000e <__ssvfscanf_r+0x2a>
 8010002:	4313      	orrs	r3, r2
 8010004:	818b      	strh	r3, [r1, #12]
 8010006:	4aa0      	ldr	r2, [pc, #640]	; (8010288 <__ssvfscanf_r+0x2a4>)
 8010008:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801000a:	4013      	ands	r3, r2
 801000c:	664b      	str	r3, [r1, #100]	; 0x64
 801000e:	2300      	movs	r3, #0
 8010010:	617b      	str	r3, [r7, #20]
 8010012:	643b      	str	r3, [r7, #64]	; 0x40
 8010014:	62bb      	str	r3, [r7, #40]	; 0x28
 8010016:	627b      	str	r3, [r7, #36]	; 0x24
 8010018:	63bb      	str	r3, [r7, #56]	; 0x38
 801001a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801001c:	69bb      	ldr	r3, [r7, #24]
 801001e:	69ba      	ldr	r2, [r7, #24]
 8010020:	781b      	ldrb	r3, [r3, #0]
 8010022:	3201      	adds	r2, #1
 8010024:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010026:	61ba      	str	r2, [r7, #24]
 8010028:	2b00      	cmp	r3, #0
 801002a:	d100      	bne.n	801002e <__ssvfscanf_r+0x4a>
 801002c:	e0d7      	b.n	80101de <__ssvfscanf_r+0x1fa>
 801002e:	2608      	movs	r6, #8
 8010030:	2108      	movs	r1, #8
 8010032:	4a96      	ldr	r2, [pc, #600]	; (801028c <__ssvfscanf_r+0x2a8>)
 8010034:	5cd2      	ldrb	r2, [r2, r3]
 8010036:	4016      	ands	r6, r2
 8010038:	420a      	tst	r2, r1
 801003a:	d01d      	beq.n	8010078 <__ssvfscanf_r+0x94>
 801003c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801003e:	685b      	ldr	r3, [r3, #4]
 8010040:	2b00      	cmp	r3, #0
 8010042:	dd12      	ble.n	801006a <__ssvfscanf_r+0x86>
 8010044:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010046:	4991      	ldr	r1, [pc, #580]	; (801028c <__ssvfscanf_r+0x2a8>)
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	781a      	ldrb	r2, [r3, #0]
 801004c:	5c8a      	ldrb	r2, [r1, r2]
 801004e:	2108      	movs	r1, #8
 8010050:	420a      	tst	r2, r1
 8010052:	d0e3      	beq.n	801001c <__ssvfscanf_r+0x38>
 8010054:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010056:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010058:	3201      	adds	r2, #1
 801005a:	63ba      	str	r2, [r7, #56]	; 0x38
 801005c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801005e:	3301      	adds	r3, #1
 8010060:	6852      	ldr	r2, [r2, #4]
 8010062:	600b      	str	r3, [r1, #0]
 8010064:	3a01      	subs	r2, #1
 8010066:	604a      	str	r2, [r1, #4]
 8010068:	e7e8      	b.n	801003c <__ssvfscanf_r+0x58>
 801006a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801006c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801006e:	f002 fec7 	bl	8012e00 <__ssrefill_r>
 8010072:	2800      	cmp	r0, #0
 8010074:	d0e6      	beq.n	8010044 <__ssvfscanf_r+0x60>
 8010076:	e7d1      	b.n	801001c <__ssvfscanf_r+0x38>
 8010078:	2b25      	cmp	r3, #37	; 0x25
 801007a:	d165      	bne.n	8010148 <__ssvfscanf_r+0x164>
 801007c:	250a      	movs	r5, #10
 801007e:	2480      	movs	r4, #128	; 0x80
 8010080:	69ba      	ldr	r2, [r7, #24]
 8010082:	63fe      	str	r6, [r7, #60]	; 0x3c
 8010084:	3b16      	subs	r3, #22
 8010086:	69b9      	ldr	r1, [r7, #24]
 8010088:	3101      	adds	r1, #1
 801008a:	61b9      	str	r1, [r7, #24]
 801008c:	7811      	ldrb	r1, [r2, #0]
 801008e:	0008      	movs	r0, r1
 8010090:	3825      	subs	r0, #37	; 0x25
 8010092:	2855      	cmp	r0, #85	; 0x55
 8010094:	d900      	bls.n	8010098 <__ssvfscanf_r+0xb4>
 8010096:	e170      	b.n	801037a <__ssvfscanf_r+0x396>
 8010098:	f7f0 f846 	bl	8000128 <__gnu_thumb1_case_uhi>
 801009c:	016f0056 	.word	0x016f0056
 80100a0:	016f016f 	.word	0x016f016f
 80100a4:	0081016f 	.word	0x0081016f
 80100a8:	016f016f 	.word	0x016f016f
 80100ac:	016f016f 	.word	0x016f016f
 80100b0:	00b8016f 	.word	0x00b8016f
 80100b4:	00b800b8 	.word	0x00b800b8
 80100b8:	00b800b8 	.word	0x00b800b8
 80100bc:	00b800b8 	.word	0x00b800b8
 80100c0:	00b800b8 	.word	0x00b800b8
 80100c4:	016f00b8 	.word	0x016f00b8
 80100c8:	016f016f 	.word	0x016f016f
 80100cc:	016f016f 	.word	0x016f016f
 80100d0:	016f016f 	.word	0x016f016f
 80100d4:	016f00d8 	.word	0x016f00d8
 80100d8:	00c1010a 	.word	0x00c1010a
 80100dc:	00d800d8 	.word	0x00d800d8
 80100e0:	016f00d8 	.word	0x016f00d8
 80100e4:	016f016f 	.word	0x016f016f
 80100e8:	009f016f 	.word	0x009f016f
 80100ec:	016f016f 	.word	0x016f016f
 80100f0:	016f00c9 	.word	0x016f00c9
 80100f4:	016f016f 	.word	0x016f016f
 80100f8:	016f00f0 	.word	0x016f00f0
 80100fc:	016f016f 	.word	0x016f016f
 8010100:	00d1016f 	.word	0x00d1016f
 8010104:	016f016f 	.word	0x016f016f
 8010108:	016f00fe 	.word	0x016f00fe
 801010c:	016f016f 	.word	0x016f016f
 8010110:	016f016f 	.word	0x016f016f
 8010114:	016f00d8 	.word	0x016f00d8
 8010118:	00c3010c 	.word	0x00c3010c
 801011c:	00d800d8 	.word	0x00d800d8
 8010120:	009400d8 	.word	0x009400d8
 8010124:	009f012f 	.word	0x009f012f
 8010128:	0088016f 	.word	0x0088016f
 801012c:	011200a9 	.word	0x011200a9
 8010130:	011000cb 	.word	0x011000cb
 8010134:	016f016f 	.word	0x016f016f
 8010138:	00a600f2 	.word	0x00a600f2
 801013c:	016f00cf 	.word	0x016f00cf
 8010140:	00d1016f 	.word	0x00d1016f
 8010144:	00a6016f 	.word	0x00a6016f
 8010148:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801014a:	685b      	ldr	r3, [r3, #4]
 801014c:	2b00      	cmp	r3, #0
 801014e:	dd12      	ble.n	8010176 <__ssvfscanf_r+0x192>
 8010150:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010152:	69ba      	ldr	r2, [r7, #24]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	3a01      	subs	r2, #1
 8010158:	7819      	ldrb	r1, [r3, #0]
 801015a:	7812      	ldrb	r2, [r2, #0]
 801015c:	4291      	cmp	r1, r2
 801015e:	d13e      	bne.n	80101de <__ssvfscanf_r+0x1fa>
 8010160:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010162:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010164:	6852      	ldr	r2, [r2, #4]
 8010166:	3301      	adds	r3, #1
 8010168:	600b      	str	r3, [r1, #0]
 801016a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801016c:	3a01      	subs	r2, #1
 801016e:	604a      	str	r2, [r1, #4]
 8010170:	3301      	adds	r3, #1
 8010172:	63bb      	str	r3, [r7, #56]	; 0x38
 8010174:	e752      	b.n	801001c <__ssvfscanf_r+0x38>
 8010176:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010178:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801017a:	f002 fe41 	bl	8012e00 <__ssrefill_r>
 801017e:	2800      	cmp	r0, #0
 8010180:	d0e6      	beq.n	8010150 <__ssvfscanf_r+0x16c>
 8010182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010184:	2b00      	cmp	r3, #0
 8010186:	d003      	beq.n	8010190 <__ssvfscanf_r+0x1ac>
 8010188:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801018a:	899b      	ldrh	r3, [r3, #12]
 801018c:	065b      	lsls	r3, r3, #25
 801018e:	d526      	bpl.n	80101de <__ssvfscanf_r+0x1fa>
 8010190:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010192:	2b00      	cmp	r3, #0
 8010194:	d000      	beq.n	8010198 <__ssvfscanf_r+0x1b4>
 8010196:	e0f6      	b.n	8010386 <__ssvfscanf_r+0x3a2>
 8010198:	3b01      	subs	r3, #1
 801019a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801019c:	e104      	b.n	80103a8 <__ssvfscanf_r+0x3c4>
 801019e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80101a0:	4332      	orrs	r2, r6
 80101a2:	63fa      	str	r2, [r7, #60]	; 0x3c
 80101a4:	d11b      	bne.n	80101de <__ssvfscanf_r+0x1fa>
 80101a6:	2610      	movs	r6, #16
 80101a8:	69ba      	ldr	r2, [r7, #24]
 80101aa:	e76c      	b.n	8010086 <__ssvfscanf_r+0xa2>
 80101ac:	421e      	tst	r6, r3
 80101ae:	d116      	bne.n	80101de <__ssvfscanf_r+0x1fa>
 80101b0:	7851      	ldrb	r1, [r2, #1]
 80101b2:	296c      	cmp	r1, #108	; 0x6c
 80101b4:	d103      	bne.n	80101be <__ssvfscanf_r+0x1da>
 80101b6:	3202      	adds	r2, #2
 80101b8:	61ba      	str	r2, [r7, #24]
 80101ba:	2202      	movs	r2, #2
 80101bc:	e000      	b.n	80101c0 <__ssvfscanf_r+0x1dc>
 80101be:	2201      	movs	r2, #1
 80101c0:	4316      	orrs	r6, r2
 80101c2:	e7f1      	b.n	80101a8 <__ssvfscanf_r+0x1c4>
 80101c4:	421e      	tst	r6, r3
 80101c6:	d10a      	bne.n	80101de <__ssvfscanf_r+0x1fa>
 80101c8:	7851      	ldrb	r1, [r2, #1]
 80101ca:	2968      	cmp	r1, #104	; 0x68
 80101cc:	d103      	bne.n	80101d6 <__ssvfscanf_r+0x1f2>
 80101ce:	3202      	adds	r2, #2
 80101d0:	61ba      	str	r2, [r7, #24]
 80101d2:	2208      	movs	r2, #8
 80101d4:	e7f4      	b.n	80101c0 <__ssvfscanf_r+0x1dc>
 80101d6:	2204      	movs	r2, #4
 80101d8:	e7f2      	b.n	80101c0 <__ssvfscanf_r+0x1dc>
 80101da:	421e      	tst	r6, r3
 80101dc:	d0ed      	beq.n	80101ba <__ssvfscanf_r+0x1d6>
 80101de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d000      	beq.n	80101e6 <__ssvfscanf_r+0x202>
 80101e4:	e0da      	b.n	801039c <__ssvfscanf_r+0x3b8>
 80101e6:	e0df      	b.n	80103a8 <__ssvfscanf_r+0x3c4>
 80101e8:	421e      	tst	r6, r3
 80101ea:	d0dd      	beq.n	80101a8 <__ssvfscanf_r+0x1c4>
 80101ec:	e7f7      	b.n	80101de <__ssvfscanf_r+0x1fa>
 80101ee:	228f      	movs	r2, #143	; 0x8f
 80101f0:	218f      	movs	r1, #143	; 0x8f
 80101f2:	4032      	ands	r2, r6
 80101f4:	420e      	tst	r6, r1
 80101f6:	d1f2      	bne.n	80101de <__ssvfscanf_r+0x1fa>
 80101f8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80101fa:	2900      	cmp	r1, #0
 80101fc:	d104      	bne.n	8010208 <__ssvfscanf_r+0x224>
 80101fe:	b082      	sub	sp, #8
 8010200:	a902      	add	r1, sp, #8
 8010202:	6439      	str	r1, [r7, #64]	; 0x40
 8010204:	600a      	str	r2, [r1, #0]
 8010206:	604a      	str	r2, [r1, #4]
 8010208:	4326      	orrs	r6, r4
 801020a:	e7cd      	b.n	80101a8 <__ssvfscanf_r+0x1c4>
 801020c:	228f      	movs	r2, #143	; 0x8f
 801020e:	4216      	tst	r6, r2
 8010210:	d1e5      	bne.n	80101de <__ssvfscanf_r+0x1fa>
 8010212:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010214:	436a      	muls	r2, r5
 8010216:	3a30      	subs	r2, #48	; 0x30
 8010218:	188a      	adds	r2, r1, r2
 801021a:	63fa      	str	r2, [r7, #60]	; 0x3c
 801021c:	e7c4      	b.n	80101a8 <__ssvfscanf_r+0x1c4>
 801021e:	2301      	movs	r3, #1
 8010220:	431e      	orrs	r6, r3
 8010222:	4b1b      	ldr	r3, [pc, #108]	; (8010290 <__ssvfscanf_r+0x2ac>)
 8010224:	617b      	str	r3, [r7, #20]
 8010226:	230a      	movs	r3, #10
 8010228:	2403      	movs	r4, #3
 801022a:	627b      	str	r3, [r7, #36]	; 0x24
 801022c:	e00f      	b.n	801024e <__ssvfscanf_r+0x26a>
 801022e:	2301      	movs	r3, #1
 8010230:	431e      	orrs	r6, r3
 8010232:	4b18      	ldr	r3, [pc, #96]	; (8010294 <__ssvfscanf_r+0x2b0>)
 8010234:	617b      	str	r3, [r7, #20]
 8010236:	2308      	movs	r3, #8
 8010238:	e7f6      	b.n	8010228 <__ssvfscanf_r+0x244>
 801023a:	4b16      	ldr	r3, [pc, #88]	; (8010294 <__ssvfscanf_r+0x2b0>)
 801023c:	e7f2      	b.n	8010224 <__ssvfscanf_r+0x240>
 801023e:	2380      	movs	r3, #128	; 0x80
 8010240:	009b      	lsls	r3, r3, #2
 8010242:	431e      	orrs	r6, r3
 8010244:	4b13      	ldr	r3, [pc, #76]	; (8010294 <__ssvfscanf_r+0x2b0>)
 8010246:	617b      	str	r3, [r7, #20]
 8010248:	2310      	movs	r3, #16
 801024a:	e7ed      	b.n	8010228 <__ssvfscanf_r+0x244>
 801024c:	2404      	movs	r4, #4
 801024e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010250:	685b      	ldr	r3, [r3, #4]
 8010252:	2b00      	cmp	r3, #0
 8010254:	dd55      	ble.n	8010302 <__ssvfscanf_r+0x31e>
 8010256:	0673      	lsls	r3, r6, #25
 8010258:	d407      	bmi.n	801026a <__ssvfscanf_r+0x286>
 801025a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801025c:	490b      	ldr	r1, [pc, #44]	; (801028c <__ssvfscanf_r+0x2a8>)
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	781a      	ldrb	r2, [r3, #0]
 8010262:	5c8a      	ldrb	r2, [r1, r2]
 8010264:	2108      	movs	r1, #8
 8010266:	420a      	tst	r2, r1
 8010268:	d152      	bne.n	8010310 <__ssvfscanf_r+0x32c>
 801026a:	1e60      	subs	r0, r4, #1
 801026c:	2803      	cmp	r0, #3
 801026e:	d863      	bhi.n	8010338 <__ssvfscanf_r+0x354>
 8010270:	f7ef ff5a 	bl	8000128 <__gnu_thumb1_case_uhi>
 8010274:	03bd01da 	.word	0x03bd01da
 8010278:	068a0579 	.word	0x068a0579
 801027c:	2301      	movs	r3, #1
 801027e:	431e      	orrs	r6, r3
 8010280:	2402      	movs	r4, #2
 8010282:	e7e4      	b.n	801024e <__ssvfscanf_r+0x26a>
 8010284:	fffffd34 	.word	0xfffffd34
 8010288:	ffffdfff 	.word	0xffffdfff
 801028c:	08015e59 	.word	0x08015e59
 8010290:	0800d281 	.word	0x0800d281
 8010294:	0800d3a5 	.word	0x0800d3a5
 8010298:	2248      	movs	r2, #72	; 0x48
 801029a:	2318      	movs	r3, #24
 801029c:	189b      	adds	r3, r3, r2
 801029e:	19d8      	adds	r0, r3, r7
 80102a0:	69b9      	ldr	r1, [r7, #24]
 80102a2:	f001 f9d7 	bl	8011654 <__sccl>
 80102a6:	2340      	movs	r3, #64	; 0x40
 80102a8:	2401      	movs	r4, #1
 80102aa:	61b8      	str	r0, [r7, #24]
 80102ac:	431e      	orrs	r6, r3
 80102ae:	e7ce      	b.n	801024e <__ssvfscanf_r+0x26a>
 80102b0:	2301      	movs	r3, #1
 80102b2:	431e      	orrs	r6, r3
 80102b4:	2340      	movs	r3, #64	; 0x40
 80102b6:	2400      	movs	r4, #0
 80102b8:	431e      	orrs	r6, r3
 80102ba:	e7c8      	b.n	801024e <__ssvfscanf_r+0x26a>
 80102bc:	2388      	movs	r3, #136	; 0x88
 80102be:	e7bf      	b.n	8010240 <__ssvfscanf_r+0x25c>
 80102c0:	06f3      	lsls	r3, r6, #27
 80102c2:	d500      	bpl.n	80102c6 <__ssvfscanf_r+0x2e2>
 80102c4:	e6aa      	b.n	801001c <__ssvfscanf_r+0x38>
 80102c6:	2108      	movs	r1, #8
 80102c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102ca:	cb04      	ldmia	r3!, {r2}
 80102cc:	420e      	tst	r6, r1
 80102ce:	d003      	beq.n	80102d8 <__ssvfscanf_r+0x2f4>
 80102d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80102d2:	7011      	strb	r1, [r2, #0]
 80102d4:	633b      	str	r3, [r7, #48]	; 0x30
 80102d6:	e6a1      	b.n	801001c <__ssvfscanf_r+0x38>
 80102d8:	0771      	lsls	r1, r6, #29
 80102da:	d502      	bpl.n	80102e2 <__ssvfscanf_r+0x2fe>
 80102dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80102de:	8011      	strh	r1, [r2, #0]
 80102e0:	e7f8      	b.n	80102d4 <__ssvfscanf_r+0x2f0>
 80102e2:	07f1      	lsls	r1, r6, #31
 80102e4:	d502      	bpl.n	80102ec <__ssvfscanf_r+0x308>
 80102e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80102e8:	6011      	str	r1, [r2, #0]
 80102ea:	e7f3      	b.n	80102d4 <__ssvfscanf_r+0x2f0>
 80102ec:	07b6      	lsls	r6, r6, #30
 80102ee:	d5fa      	bpl.n	80102e6 <__ssvfscanf_r+0x302>
 80102f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80102f2:	6011      	str	r1, [r2, #0]
 80102f4:	17c9      	asrs	r1, r1, #31
 80102f6:	6051      	str	r1, [r2, #4]
 80102f8:	e7ec      	b.n	80102d4 <__ssvfscanf_r+0x2f0>
 80102fa:	4ba2      	ldr	r3, [pc, #648]	; (8010584 <__ssvfscanf_r+0x5a0>)
 80102fc:	617b      	str	r3, [r7, #20]
 80102fe:	2300      	movs	r3, #0
 8010300:	e792      	b.n	8010228 <__ssvfscanf_r+0x244>
 8010302:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010304:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010306:	f002 fd7b 	bl	8012e00 <__ssrefill_r>
 801030a:	2800      	cmp	r0, #0
 801030c:	d0a3      	beq.n	8010256 <__ssvfscanf_r+0x272>
 801030e:	e738      	b.n	8010182 <__ssvfscanf_r+0x19e>
 8010310:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010312:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010314:	3201      	adds	r2, #1
 8010316:	63ba      	str	r2, [r7, #56]	; 0x38
 8010318:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801031a:	6852      	ldr	r2, [r2, #4]
 801031c:	3a01      	subs	r2, #1
 801031e:	604a      	str	r2, [r1, #4]
 8010320:	2a00      	cmp	r2, #0
 8010322:	dd02      	ble.n	801032a <__ssvfscanf_r+0x346>
 8010324:	3301      	adds	r3, #1
 8010326:	600b      	str	r3, [r1, #0]
 8010328:	e797      	b.n	801025a <__ssvfscanf_r+0x276>
 801032a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801032c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801032e:	f002 fd67 	bl	8012e00 <__ssrefill_r>
 8010332:	2800      	cmp	r0, #0
 8010334:	d091      	beq.n	801025a <__ssvfscanf_r+0x276>
 8010336:	e724      	b.n	8010182 <__ssvfscanf_r+0x19e>
 8010338:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801033a:	2301      	movs	r3, #1
 801033c:	2a00      	cmp	r2, #0
 801033e:	d100      	bne.n	8010342 <__ssvfscanf_r+0x35e>
 8010340:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010342:	2210      	movs	r2, #16
 8010344:	0034      	movs	r4, r6
 8010346:	4032      	ands	r2, r6
 8010348:	623a      	str	r2, [r7, #32]
 801034a:	401c      	ands	r4, r3
 801034c:	421e      	tst	r6, r3
 801034e:	d100      	bne.n	8010352 <__ssvfscanf_r+0x36e>
 8010350:	e0f3      	b.n	801053a <__ssvfscanf_r+0x556>
 8010352:	2a00      	cmp	r2, #0
 8010354:	d000      	beq.n	8010358 <__ssvfscanf_r+0x374>
 8010356:	e0b6      	b.n	80104c6 <__ssvfscanf_r+0x4e2>
 8010358:	2080      	movs	r0, #128	; 0x80
 801035a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801035c:	cb10      	ldmia	r3!, {r4}
 801035e:	613b      	str	r3, [r7, #16]
 8010360:	4206      	tst	r6, r0
 8010362:	d100      	bne.n	8010366 <__ssvfscanf_r+0x382>
 8010364:	e0b7      	b.n	80104d6 <__ssvfscanf_r+0x4f2>
 8010366:	2c00      	cmp	r4, #0
 8010368:	d007      	beq.n	801037a <__ssvfscanf_r+0x396>
 801036a:	f7fb fe93 	bl	800c094 <malloc>
 801036e:	6338      	str	r0, [r7, #48]	; 0x30
 8010370:	2800      	cmp	r0, #0
 8010372:	d11f      	bne.n	80103b4 <__ssvfscanf_r+0x3d0>
 8010374:	2301      	movs	r3, #1
 8010376:	425b      	negs	r3, r3
 8010378:	62fb      	str	r3, [r7, #44]	; 0x2c
 801037a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801037c:	2b00      	cmp	r3, #0
 801037e:	d013      	beq.n	80103a8 <__ssvfscanf_r+0x3c4>
 8010380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010382:	3301      	adds	r3, #1
 8010384:	d10a      	bne.n	801039c <__ssvfscanf_r+0x3b8>
 8010386:	2400      	movs	r4, #0
 8010388:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801038a:	681d      	ldr	r5, [r3, #0]
 801038c:	88db      	ldrh	r3, [r3, #6]
 801038e:	42a3      	cmp	r3, r4
 8010390:	dd01      	ble.n	8010396 <__ssvfscanf_r+0x3b2>
 8010392:	f001 f82a 	bl	80113ea <__ssvfscanf_r+0x1406>
 8010396:	2301      	movs	r3, #1
 8010398:	425b      	negs	r3, r3
 801039a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801039c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801039e:	6818      	ldr	r0, [r3, #0]
 80103a0:	2800      	cmp	r0, #0
 80103a2:	d001      	beq.n	80103a8 <__ssvfscanf_r+0x3c4>
 80103a4:	f7fb fe80 	bl	800c0a8 <free>
 80103a8:	46bd      	mov	sp, r7
 80103aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80103ac:	23b1      	movs	r3, #177	; 0xb1
 80103ae:	009b      	lsls	r3, r3, #2
 80103b0:	449d      	add	sp, r3
 80103b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103b6:	6023      	str	r3, [r4, #0]
 80103b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80103ba:	88de      	ldrh	r6, [r3, #6]
 80103bc:	889d      	ldrh	r5, [r3, #4]
 80103be:	42ae      	cmp	r6, r5
 80103c0:	d30e      	bcc.n	80103e0 <__ssvfscanf_r+0x3fc>
 80103c2:	4b71      	ldr	r3, [pc, #452]	; (8010588 <__ssvfscanf_r+0x5a4>)
 80103c4:	429d      	cmp	r5, r3
 80103c6:	d8d5      	bhi.n	8010374 <__ssvfscanf_r+0x390>
 80103c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80103ca:	3508      	adds	r5, #8
 80103cc:	b2ad      	uxth	r5, r5
 80103ce:	6818      	ldr	r0, [r3, #0]
 80103d0:	00a9      	lsls	r1, r5, #2
 80103d2:	f002 f901 	bl	80125d8 <realloc>
 80103d6:	2800      	cmp	r0, #0
 80103d8:	d0cc      	beq.n	8010374 <__ssvfscanf_r+0x390>
 80103da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80103dc:	6018      	str	r0, [r3, #0]
 80103de:	809d      	strh	r5, [r3, #4]
 80103e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80103e2:	1c72      	adds	r2, r6, #1
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	00b6      	lsls	r6, r6, #2
 80103e8:	50f4      	str	r4, [r6, r3]
 80103ea:	2320      	movs	r3, #32
 80103ec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80103ee:	0026      	movs	r6, r4
 80103f0:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 80103f2:	80ca      	strh	r2, [r1, #6]
 80103f4:	61fb      	str	r3, [r7, #28]
 80103f6:	2500      	movs	r5, #0
 80103f8:	f7fd f9fe 	bl	800d7f8 <__locale_mb_cur_max>
 80103fc:	42a8      	cmp	r0, r5
 80103fe:	d100      	bne.n	8010402 <__ssvfscanf_r+0x41e>
 8010400:	e6bf      	b.n	8010182 <__ssvfscanf_r+0x19e>
 8010402:	1c6a      	adds	r2, r5, #1
 8010404:	60fa      	str	r2, [r7, #12]
 8010406:	228c      	movs	r2, #140	; 0x8c
 8010408:	2048      	movs	r0, #72	; 0x48
 801040a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801040c:	0052      	lsls	r2, r2, #1
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	1812      	adds	r2, r2, r0
 8010412:	7819      	ldrb	r1, [r3, #0]
 8010414:	19d2      	adds	r2, r2, r7
 8010416:	5551      	strb	r1, [r2, r5]
 8010418:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801041a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801041c:	6852      	ldr	r2, [r2, #4]
 801041e:	3301      	adds	r3, #1
 8010420:	600b      	str	r3, [r1, #0]
 8010422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010424:	3a01      	subs	r2, #1
 8010426:	604a      	str	r2, [r1, #4]
 8010428:	2b03      	cmp	r3, #3
 801042a:	d102      	bne.n	8010432 <__ssvfscanf_r+0x44e>
 801042c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801042e:	2b04      	cmp	r3, #4
 8010430:	d007      	beq.n	8010442 <__ssvfscanf_r+0x45e>
 8010432:	2048      	movs	r0, #72	; 0x48
 8010434:	2310      	movs	r3, #16
 8010436:	181b      	adds	r3, r3, r0
 8010438:	2208      	movs	r2, #8
 801043a:	2100      	movs	r1, #0
 801043c:	19d8      	adds	r0, r3, r7
 801043e:	f7fd f94f 	bl	800d6e0 <memset>
 8010442:	2148      	movs	r1, #72	; 0x48
 8010444:	2310      	movs	r3, #16
 8010446:	228c      	movs	r2, #140	; 0x8c
 8010448:	185b      	adds	r3, r3, r1
 801044a:	0052      	lsls	r2, r2, #1
 801044c:	19db      	adds	r3, r3, r7
 801044e:	1852      	adds	r2, r2, r1
 8010450:	9300      	str	r3, [sp, #0]
 8010452:	0021      	movs	r1, r4
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010458:	19d2      	adds	r2, r2, r7
 801045a:	f002 fbd1 	bl	8012c00 <_mbrtowc_r>
 801045e:	0003      	movs	r3, r0
 8010460:	62b8      	str	r0, [r7, #40]	; 0x28
 8010462:	3301      	adds	r3, #1
 8010464:	d100      	bne.n	8010468 <__ssvfscanf_r+0x484>
 8010466:	e68c      	b.n	8010182 <__ssvfscanf_r+0x19e>
 8010468:	2800      	cmp	r0, #0
 801046a:	d139      	bne.n	80104e0 <__ssvfscanf_r+0x4fc>
 801046c:	6a3b      	ldr	r3, [r7, #32]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d100      	bne.n	8010474 <__ssvfscanf_r+0x490>
 8010472:	6023      	str	r3, [r4, #0]
 8010474:	68fa      	ldr	r2, [r7, #12]
 8010476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010478:	4694      	mov	ip, r2
 801047a:	4463      	add	r3, ip
 801047c:	63bb      	str	r3, [r7, #56]	; 0x38
 801047e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010480:	2b03      	cmp	r3, #3
 8010482:	d102      	bne.n	801048a <__ssvfscanf_r+0x4a6>
 8010484:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010486:	2b04      	cmp	r3, #4
 8010488:	d002      	beq.n	8010490 <__ssvfscanf_r+0x4ac>
 801048a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801048c:	3b01      	subs	r3, #1
 801048e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010490:	6a3b      	ldr	r3, [r7, #32]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d115      	bne.n	80104c2 <__ssvfscanf_r+0x4de>
 8010496:	2e00      	cmp	r6, #0
 8010498:	d012      	beq.n	80104c0 <__ssvfscanf_r+0x4dc>
 801049a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801049c:	69fa      	ldr	r2, [r7, #28]
 801049e:	1ae5      	subs	r5, r4, r3
 80104a0:	10ab      	asrs	r3, r5, #2
 80104a2:	4293      	cmp	r3, r2
 80104a4:	d30c      	bcc.n	80104c0 <__ssvfscanf_r+0x4dc>
 80104a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80104a8:	00d1      	lsls	r1, r2, #3
 80104aa:	f002 f895 	bl	80125d8 <realloc>
 80104ae:	6338      	str	r0, [r7, #48]	; 0x30
 80104b0:	2800      	cmp	r0, #0
 80104b2:	d100      	bne.n	80104b6 <__ssvfscanf_r+0x4d2>
 80104b4:	e75e      	b.n	8010374 <__ssvfscanf_r+0x390>
 80104b6:	69fb      	ldr	r3, [r7, #28]
 80104b8:	1944      	adds	r4, r0, r5
 80104ba:	005b      	lsls	r3, r3, #1
 80104bc:	6030      	str	r0, [r6, #0]
 80104be:	61fb      	str	r3, [r7, #28]
 80104c0:	3404      	adds	r4, #4
 80104c2:	2500      	movs	r5, #0
 80104c4:	e010      	b.n	80104e8 <__ssvfscanf_r+0x504>
 80104c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104c8:	613b      	str	r3, [r7, #16]
 80104ca:	2300      	movs	r3, #0
 80104cc:	001e      	movs	r6, r3
 80104ce:	001c      	movs	r4, r3
 80104d0:	61fb      	str	r3, [r7, #28]
 80104d2:	633b      	str	r3, [r7, #48]	; 0x30
 80104d4:	e78f      	b.n	80103f6 <__ssvfscanf_r+0x412>
 80104d6:	6a3b      	ldr	r3, [r7, #32]
 80104d8:	001e      	movs	r6, r3
 80104da:	61fb      	str	r3, [r7, #28]
 80104dc:	633b      	str	r3, [r7, #48]	; 0x30
 80104de:	e78a      	b.n	80103f6 <__ssvfscanf_r+0x412>
 80104e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104e2:	68fd      	ldr	r5, [r7, #12]
 80104e4:	3302      	adds	r3, #2
 80104e6:	d1c5      	bne.n	8010474 <__ssvfscanf_r+0x490>
 80104e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80104ea:	685b      	ldr	r3, [r3, #4]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	dc12      	bgt.n	8010516 <__ssvfscanf_r+0x532>
 80104f0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80104f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80104f4:	f002 fc84 	bl	8012e00 <__ssrefill_r>
 80104f8:	2800      	cmp	r0, #0
 80104fa:	d00c      	beq.n	8010516 <__ssvfscanf_r+0x532>
 80104fc:	2d00      	cmp	r5, #0
 80104fe:	d000      	beq.n	8010502 <__ssvfscanf_r+0x51e>
 8010500:	e63f      	b.n	8010182 <__ssvfscanf_r+0x19e>
 8010502:	2e00      	cmp	r6, #0
 8010504:	d10c      	bne.n	8010520 <__ssvfscanf_r+0x53c>
 8010506:	6a3b      	ldr	r3, [r7, #32]
 8010508:	425a      	negs	r2, r3
 801050a:	4153      	adcs	r3, r2
 801050c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801050e:	18d3      	adds	r3, r2, r3
 8010510:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010512:	693b      	ldr	r3, [r7, #16]
 8010514:	e6de      	b.n	80102d4 <__ssvfscanf_r+0x2f0>
 8010516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010518:	2b00      	cmp	r3, #0
 801051a:	d000      	beq.n	801051e <__ssvfscanf_r+0x53a>
 801051c:	e76c      	b.n	80103f8 <__ssvfscanf_r+0x414>
 801051e:	e7f0      	b.n	8010502 <__ssvfscanf_r+0x51e>
 8010520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010522:	69fa      	ldr	r2, [r7, #28]
 8010524:	1ae1      	subs	r1, r4, r3
 8010526:	108b      	asrs	r3, r1, #2
 8010528:	429a      	cmp	r2, r3
 801052a:	d9ec      	bls.n	8010506 <__ssvfscanf_r+0x522>
 801052c:	6830      	ldr	r0, [r6, #0]
 801052e:	f002 f853 	bl	80125d8 <realloc>
 8010532:	2800      	cmp	r0, #0
 8010534:	d0e7      	beq.n	8010506 <__ssvfscanf_r+0x522>
 8010536:	6030      	str	r0, [r6, #0]
 8010538:	e7e5      	b.n	8010506 <__ssvfscanf_r+0x522>
 801053a:	6a3b      	ldr	r3, [r7, #32]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d025      	beq.n	801058c <__ssvfscanf_r+0x5a8>
 8010540:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010542:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010544:	685b      	ldr	r3, [r3, #4]
 8010546:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010548:	6812      	ldr	r2, [r2, #0]
 801054a:	4299      	cmp	r1, r3
 801054c:	dd11      	ble.n	8010572 <__ssvfscanf_r+0x58e>
 801054e:	1ac9      	subs	r1, r1, r3
 8010550:	18d2      	adds	r2, r2, r3
 8010552:	18e4      	adds	r4, r4, r3
 8010554:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010556:	63f9      	str	r1, [r7, #60]	; 0x3c
 8010558:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801055a:	0019      	movs	r1, r3
 801055c:	601a      	str	r2, [r3, #0]
 801055e:	f002 fc4f 	bl	8012e00 <__ssrefill_r>
 8010562:	2800      	cmp	r0, #0
 8010564:	d0ec      	beq.n	8010540 <__ssvfscanf_r+0x55c>
 8010566:	2c00      	cmp	r4, #0
 8010568:	d100      	bne.n	801056c <__ssvfscanf_r+0x588>
 801056a:	e60a      	b.n	8010182 <__ssvfscanf_r+0x19e>
 801056c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801056e:	191b      	adds	r3, r3, r4
 8010570:	e5ff      	b.n	8010172 <__ssvfscanf_r+0x18e>
 8010572:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010574:	1a5b      	subs	r3, r3, r1
 8010576:	1864      	adds	r4, r4, r1
 8010578:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801057a:	604b      	str	r3, [r1, #4]
 801057c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801057e:	18d2      	adds	r2, r2, r3
 8010580:	600a      	str	r2, [r1, #0]
 8010582:	e7f3      	b.n	801056c <__ssvfscanf_r+0x588>
 8010584:	0800d281 	.word	0x0800d281
 8010588:	0000fff6 	.word	0x0000fff6
 801058c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801058e:	0034      	movs	r4, r6
 8010590:	cb20      	ldmia	r3!, {r5}
 8010592:	633b      	str	r3, [r7, #48]	; 0x30
 8010594:	2380      	movs	r3, #128	; 0x80
 8010596:	401c      	ands	r4, r3
 8010598:	421e      	tst	r6, r3
 801059a:	d028      	beq.n	80105ee <__ssvfscanf_r+0x60a>
 801059c:	2d00      	cmp	r5, #0
 801059e:	d100      	bne.n	80105a2 <__ssvfscanf_r+0x5be>
 80105a0:	e61d      	b.n	80101de <__ssvfscanf_r+0x1fa>
 80105a2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80105a4:	f7fb fd76 	bl	800c094 <malloc>
 80105a8:	6238      	str	r0, [r7, #32]
 80105aa:	2800      	cmp	r0, #0
 80105ac:	d100      	bne.n	80105b0 <__ssvfscanf_r+0x5cc>
 80105ae:	e5ef      	b.n	8010190 <__ssvfscanf_r+0x1ac>
 80105b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80105b2:	6028      	str	r0, [r5, #0]
 80105b4:	88de      	ldrh	r6, [r3, #6]
 80105b6:	889c      	ldrh	r4, [r3, #4]
 80105b8:	6818      	ldr	r0, [r3, #0]
 80105ba:	42a6      	cmp	r6, r4
 80105bc:	d30e      	bcc.n	80105dc <__ssvfscanf_r+0x5f8>
 80105be:	4bbf      	ldr	r3, [pc, #764]	; (80108bc <__ssvfscanf_r+0x8d8>)
 80105c0:	429c      	cmp	r4, r3
 80105c2:	d900      	bls.n	80105c6 <__ssvfscanf_r+0x5e2>
 80105c4:	e6df      	b.n	8010386 <__ssvfscanf_r+0x3a2>
 80105c6:	3408      	adds	r4, #8
 80105c8:	b2a4      	uxth	r4, r4
 80105ca:	00a1      	lsls	r1, r4, #2
 80105cc:	f002 f804 	bl	80125d8 <realloc>
 80105d0:	2800      	cmp	r0, #0
 80105d2:	d100      	bne.n	80105d6 <__ssvfscanf_r+0x5f2>
 80105d4:	e6d7      	b.n	8010386 <__ssvfscanf_r+0x3a2>
 80105d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80105d8:	6018      	str	r0, [r3, #0]
 80105da:	809c      	strh	r4, [r3, #4]
 80105dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80105de:	1c72      	adds	r2, r6, #1
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80105e4:	00b6      	lsls	r6, r6, #2
 80105e6:	002c      	movs	r4, r5
 80105e8:	50f5      	str	r5, [r6, r3]
 80105ea:	6a3d      	ldr	r5, [r7, #32]
 80105ec:	80ca      	strh	r2, [r1, #6]
 80105ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80105f0:	0029      	movs	r1, r5
 80105f2:	9300      	str	r3, [sp, #0]
 80105f4:	2201      	movs	r2, #1
 80105f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80105f8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80105fa:	f002 fc20 	bl	8012e3e <_sfread_r>
 80105fe:	1e05      	subs	r5, r0, #0
 8010600:	d100      	bne.n	8010604 <__ssvfscanf_r+0x620>
 8010602:	e5be      	b.n	8010182 <__ssvfscanf_r+0x19e>
 8010604:	2c00      	cmp	r4, #0
 8010606:	d009      	beq.n	801061c <__ssvfscanf_r+0x638>
 8010608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801060a:	4283      	cmp	r3, r0
 801060c:	d906      	bls.n	801061c <__ssvfscanf_r+0x638>
 801060e:	0001      	movs	r1, r0
 8010610:	6820      	ldr	r0, [r4, #0]
 8010612:	f001 ffe1 	bl	80125d8 <realloc>
 8010616:	2800      	cmp	r0, #0
 8010618:	d000      	beq.n	801061c <__ssvfscanf_r+0x638>
 801061a:	6020      	str	r0, [r4, #0]
 801061c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801061e:	195b      	adds	r3, r3, r5
 8010620:	63bb      	str	r3, [r7, #56]	; 0x38
 8010622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010624:	3301      	adds	r3, #1
 8010626:	e4f8      	b.n	801001a <__ssvfscanf_r+0x36>
 8010628:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801062a:	2b00      	cmp	r3, #0
 801062c:	d101      	bne.n	8010632 <__ssvfscanf_r+0x64e>
 801062e:	3b01      	subs	r3, #1
 8010630:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010632:	2210      	movs	r2, #16
 8010634:	2301      	movs	r3, #1
 8010636:	0034      	movs	r4, r6
 8010638:	4032      	ands	r2, r6
 801063a:	401c      	ands	r4, r3
 801063c:	623a      	str	r2, [r7, #32]
 801063e:	421e      	tst	r6, r3
 8010640:	d100      	bne.n	8010644 <__ssvfscanf_r+0x660>
 8010642:	e116      	b.n	8010872 <__ssvfscanf_r+0x88e>
 8010644:	2a00      	cmp	r2, #0
 8010646:	d000      	beq.n	801064a <__ssvfscanf_r+0x666>
 8010648:	e0b0      	b.n	80107ac <__ssvfscanf_r+0x7c8>
 801064a:	2080      	movs	r0, #128	; 0x80
 801064c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801064e:	cb10      	ldmia	r3!, {r4}
 8010650:	60fb      	str	r3, [r7, #12]
 8010652:	4206      	tst	r6, r0
 8010654:	d100      	bne.n	8010658 <__ssvfscanf_r+0x674>
 8010656:	e0b2      	b.n	80107be <__ssvfscanf_r+0x7da>
 8010658:	2c00      	cmp	r4, #0
 801065a:	d100      	bne.n	801065e <__ssvfscanf_r+0x67a>
 801065c:	e68d      	b.n	801037a <__ssvfscanf_r+0x396>
 801065e:	f7fb fd19 	bl	800c094 <malloc>
 8010662:	6338      	str	r0, [r7, #48]	; 0x30
 8010664:	2800      	cmp	r0, #0
 8010666:	d100      	bne.n	801066a <__ssvfscanf_r+0x686>
 8010668:	e684      	b.n	8010374 <__ssvfscanf_r+0x390>
 801066a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801066c:	6023      	str	r3, [r4, #0]
 801066e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010670:	88de      	ldrh	r6, [r3, #6]
 8010672:	889d      	ldrh	r5, [r3, #4]
 8010674:	42ae      	cmp	r6, r5
 8010676:	d310      	bcc.n	801069a <__ssvfscanf_r+0x6b6>
 8010678:	4b90      	ldr	r3, [pc, #576]	; (80108bc <__ssvfscanf_r+0x8d8>)
 801067a:	429d      	cmp	r5, r3
 801067c:	d900      	bls.n	8010680 <__ssvfscanf_r+0x69c>
 801067e:	e679      	b.n	8010374 <__ssvfscanf_r+0x390>
 8010680:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010682:	3508      	adds	r5, #8
 8010684:	b2ad      	uxth	r5, r5
 8010686:	6818      	ldr	r0, [r3, #0]
 8010688:	00a9      	lsls	r1, r5, #2
 801068a:	f001 ffa5 	bl	80125d8 <realloc>
 801068e:	2800      	cmp	r0, #0
 8010690:	d100      	bne.n	8010694 <__ssvfscanf_r+0x6b0>
 8010692:	e66f      	b.n	8010374 <__ssvfscanf_r+0x390>
 8010694:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010696:	6018      	str	r0, [r3, #0]
 8010698:	809d      	strh	r5, [r3, #4]
 801069a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801069c:	1c72      	adds	r2, r6, #1
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	00b6      	lsls	r6, r6, #2
 80106a2:	50f4      	str	r4, [r6, r3]
 80106a4:	2320      	movs	r3, #32
 80106a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80106a8:	0026      	movs	r6, r4
 80106aa:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 80106ac:	80ca      	strh	r2, [r1, #6]
 80106ae:	613b      	str	r3, [r7, #16]
 80106b0:	2500      	movs	r5, #0
 80106b2:	f7fd f8a1 	bl	800d7f8 <__locale_mb_cur_max>
 80106b6:	42a8      	cmp	r0, r5
 80106b8:	d100      	bne.n	80106bc <__ssvfscanf_r+0x6d8>
 80106ba:	e562      	b.n	8010182 <__ssvfscanf_r+0x19e>
 80106bc:	1c6a      	adds	r2, r5, #1
 80106be:	61fa      	str	r2, [r7, #28]
 80106c0:	228c      	movs	r2, #140	; 0x8c
 80106c2:	2048      	movs	r0, #72	; 0x48
 80106c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80106c6:	0052      	lsls	r2, r2, #1
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	1812      	adds	r2, r2, r0
 80106cc:	7819      	ldrb	r1, [r3, #0]
 80106ce:	19d2      	adds	r2, r2, r7
 80106d0:	5551      	strb	r1, [r2, r5]
 80106d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80106d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80106d6:	6852      	ldr	r2, [r2, #4]
 80106d8:	3301      	adds	r3, #1
 80106da:	600b      	str	r3, [r1, #0]
 80106dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106de:	3a01      	subs	r2, #1
 80106e0:	604a      	str	r2, [r1, #4]
 80106e2:	2b03      	cmp	r3, #3
 80106e4:	d102      	bne.n	80106ec <__ssvfscanf_r+0x708>
 80106e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80106e8:	2b04      	cmp	r3, #4
 80106ea:	d006      	beq.n	80106fa <__ssvfscanf_r+0x716>
 80106ec:	2048      	movs	r0, #72	; 0x48
 80106ee:	2208      	movs	r2, #8
 80106f0:	1813      	adds	r3, r2, r0
 80106f2:	2100      	movs	r1, #0
 80106f4:	19d8      	adds	r0, r3, r7
 80106f6:	f7fc fff3 	bl	800d6e0 <memset>
 80106fa:	2148      	movs	r1, #72	; 0x48
 80106fc:	2308      	movs	r3, #8
 80106fe:	228c      	movs	r2, #140	; 0x8c
 8010700:	185b      	adds	r3, r3, r1
 8010702:	0052      	lsls	r2, r2, #1
 8010704:	19db      	adds	r3, r3, r7
 8010706:	1852      	adds	r2, r2, r1
 8010708:	9300      	str	r3, [sp, #0]
 801070a:	0021      	movs	r1, r4
 801070c:	69fb      	ldr	r3, [r7, #28]
 801070e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010710:	19d2      	adds	r2, r2, r7
 8010712:	f002 fa75 	bl	8012c00 <_mbrtowc_r>
 8010716:	0003      	movs	r3, r0
 8010718:	62b8      	str	r0, [r7, #40]	; 0x28
 801071a:	3301      	adds	r3, #1
 801071c:	d100      	bne.n	8010720 <__ssvfscanf_r+0x73c>
 801071e:	e530      	b.n	8010182 <__ssvfscanf_r+0x19e>
 8010720:	2800      	cmp	r0, #0
 8010722:	d151      	bne.n	80107c8 <__ssvfscanf_r+0x7e4>
 8010724:	6020      	str	r0, [r4, #0]
 8010726:	2301      	movs	r3, #1
 8010728:	6825      	ldr	r5, [r4, #0]
 801072a:	425b      	negs	r3, r3
 801072c:	1c6a      	adds	r2, r5, #1
 801072e:	d01a      	beq.n	8010766 <__ssvfscanf_r+0x782>
 8010730:	2048      	movs	r0, #72	; 0x48
 8010732:	3311      	adds	r3, #17
 8010734:	181b      	adds	r3, r3, r0
 8010736:	2208      	movs	r2, #8
 8010738:	2100      	movs	r1, #0
 801073a:	19d8      	adds	r0, r3, r7
 801073c:	f7fc ffd0 	bl	800d6e0 <memset>
 8010740:	4b5f      	ldr	r3, [pc, #380]	; (80108c0 <__ssvfscanf_r+0x8dc>)
 8010742:	2148      	movs	r1, #72	; 0x48
 8010744:	33e0      	adds	r3, #224	; 0xe0
 8010746:	681a      	ldr	r2, [r3, #0]
 8010748:	2310      	movs	r3, #16
 801074a:	4694      	mov	ip, r2
 801074c:	185b      	adds	r3, r3, r1
 801074e:	002a      	movs	r2, r5
 8010750:	19db      	adds	r3, r3, r7
 8010752:	4665      	mov	r5, ip
 8010754:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010756:	1879      	adds	r1, r7, r1
 8010758:	47a8      	blx	r5
 801075a:	2300      	movs	r3, #0
 801075c:	2801      	cmp	r0, #1
 801075e:	d102      	bne.n	8010766 <__ssvfscanf_r+0x782>
 8010760:	3348      	adds	r3, #72	; 0x48
 8010762:	18fb      	adds	r3, r7, r3
 8010764:	781b      	ldrb	r3, [r3, #0]
 8010766:	2218      	movs	r2, #24
 8010768:	2148      	movs	r1, #72	; 0x48
 801076a:	1852      	adds	r2, r2, r1
 801076c:	19d2      	adds	r2, r2, r7
 801076e:	5cd3      	ldrb	r3, [r2, r3]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d149      	bne.n	8010808 <__ssvfscanf_r+0x824>
 8010774:	69fb      	ldr	r3, [r7, #28]
 8010776:	2b00      	cmp	r3, #0
 8010778:	d137      	bne.n	80107ea <__ssvfscanf_r+0x806>
 801077a:	6a3b      	ldr	r3, [r7, #32]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d113      	bne.n	80107a8 <__ssvfscanf_r+0x7c4>
 8010780:	6023      	str	r3, [r4, #0]
 8010782:	2e00      	cmp	r6, #0
 8010784:	d00d      	beq.n	80107a2 <__ssvfscanf_r+0x7be>
 8010786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010788:	693a      	ldr	r2, [r7, #16]
 801078a:	1ae4      	subs	r4, r4, r3
 801078c:	10a3      	asrs	r3, r4, #2
 801078e:	3301      	adds	r3, #1
 8010790:	429a      	cmp	r2, r3
 8010792:	d906      	bls.n	80107a2 <__ssvfscanf_r+0x7be>
 8010794:	6830      	ldr	r0, [r6, #0]
 8010796:	1d21      	adds	r1, r4, #4
 8010798:	f001 ff1e 	bl	80125d8 <realloc>
 801079c:	2800      	cmp	r0, #0
 801079e:	d000      	beq.n	80107a2 <__ssvfscanf_r+0x7be>
 80107a0:	6030      	str	r0, [r6, #0]
 80107a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107a4:	3301      	adds	r3, #1
 80107a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	e593      	b.n	80102d4 <__ssvfscanf_r+0x2f0>
 80107ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107ae:	60fb      	str	r3, [r7, #12]
 80107b0:	2300      	movs	r3, #0
 80107b2:	001e      	movs	r6, r3
 80107b4:	613b      	str	r3, [r7, #16]
 80107b6:	633b      	str	r3, [r7, #48]	; 0x30
 80107b8:	334c      	adds	r3, #76	; 0x4c
 80107ba:	18fc      	adds	r4, r7, r3
 80107bc:	e778      	b.n	80106b0 <__ssvfscanf_r+0x6cc>
 80107be:	6a3b      	ldr	r3, [r7, #32]
 80107c0:	001e      	movs	r6, r3
 80107c2:	613b      	str	r3, [r7, #16]
 80107c4:	633b      	str	r3, [r7, #48]	; 0x30
 80107c6:	e773      	b.n	80106b0 <__ssvfscanf_r+0x6cc>
 80107c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107ca:	69fd      	ldr	r5, [r7, #28]
 80107cc:	3302      	adds	r3, #2
 80107ce:	d1aa      	bne.n	8010726 <__ssvfscanf_r+0x742>
 80107d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107d2:	685b      	ldr	r3, [r3, #4]
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	dc47      	bgt.n	8010868 <__ssvfscanf_r+0x884>
 80107d8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80107da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80107dc:	f002 fb10 	bl	8012e00 <__ssrefill_r>
 80107e0:	2800      	cmp	r0, #0
 80107e2:	d041      	beq.n	8010868 <__ssvfscanf_r+0x884>
 80107e4:	2d00      	cmp	r5, #0
 80107e6:	d0c8      	beq.n	801077a <__ssvfscanf_r+0x796>
 80107e8:	e4cb      	b.n	8010182 <__ssvfscanf_r+0x19e>
 80107ea:	69fb      	ldr	r3, [r7, #28]
 80107ec:	2248      	movs	r2, #72	; 0x48
 80107ee:	3b01      	subs	r3, #1
 80107f0:	61fb      	str	r3, [r7, #28]
 80107f2:	238c      	movs	r3, #140	; 0x8c
 80107f4:	005b      	lsls	r3, r3, #1
 80107f6:	189b      	adds	r3, r3, r2
 80107f8:	69fa      	ldr	r2, [r7, #28]
 80107fa:	19db      	adds	r3, r3, r7
 80107fc:	5cd1      	ldrb	r1, [r2, r3]
 80107fe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010800:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010802:	f002 fac1 	bl	8012d88 <_sungetc_r>
 8010806:	e7b5      	b.n	8010774 <__ssvfscanf_r+0x790>
 8010808:	69fa      	ldr	r2, [r7, #28]
 801080a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801080c:	4694      	mov	ip, r2
 801080e:	4463      	add	r3, ip
 8010810:	63bb      	str	r3, [r7, #56]	; 0x38
 8010812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010814:	2b03      	cmp	r3, #3
 8010816:	d102      	bne.n	801081e <__ssvfscanf_r+0x83a>
 8010818:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801081a:	2b04      	cmp	r3, #4
 801081c:	d002      	beq.n	8010824 <__ssvfscanf_r+0x840>
 801081e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010820:	3b01      	subs	r3, #1
 8010822:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010824:	6a3b      	ldr	r3, [r7, #32]
 8010826:	2b00      	cmp	r3, #0
 8010828:	d11a      	bne.n	8010860 <__ssvfscanf_r+0x87c>
 801082a:	3404      	adds	r4, #4
 801082c:	2e00      	cmp	r6, #0
 801082e:	d019      	beq.n	8010864 <__ssvfscanf_r+0x880>
 8010830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010832:	693a      	ldr	r2, [r7, #16]
 8010834:	1ae3      	subs	r3, r4, r3
 8010836:	61fb      	str	r3, [r7, #28]
 8010838:	6a3d      	ldr	r5, [r7, #32]
 801083a:	109b      	asrs	r3, r3, #2
 801083c:	4293      	cmp	r3, r2
 801083e:	d3c7      	bcc.n	80107d0 <__ssvfscanf_r+0x7ec>
 8010840:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010842:	00d1      	lsls	r1, r2, #3
 8010844:	f001 fec8 	bl	80125d8 <realloc>
 8010848:	6338      	str	r0, [r7, #48]	; 0x30
 801084a:	2800      	cmp	r0, #0
 801084c:	d100      	bne.n	8010850 <__ssvfscanf_r+0x86c>
 801084e:	e591      	b.n	8010374 <__ssvfscanf_r+0x390>
 8010850:	4684      	mov	ip, r0
 8010852:	693b      	ldr	r3, [r7, #16]
 8010854:	69fc      	ldr	r4, [r7, #28]
 8010856:	005b      	lsls	r3, r3, #1
 8010858:	4464      	add	r4, ip
 801085a:	6030      	str	r0, [r6, #0]
 801085c:	613b      	str	r3, [r7, #16]
 801085e:	e7b7      	b.n	80107d0 <__ssvfscanf_r+0x7ec>
 8010860:	2500      	movs	r5, #0
 8010862:	e7b5      	b.n	80107d0 <__ssvfscanf_r+0x7ec>
 8010864:	0035      	movs	r5, r6
 8010866:	e7b3      	b.n	80107d0 <__ssvfscanf_r+0x7ec>
 8010868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801086a:	2b00      	cmp	r3, #0
 801086c:	d000      	beq.n	8010870 <__ssvfscanf_r+0x88c>
 801086e:	e720      	b.n	80106b2 <__ssvfscanf_r+0x6ce>
 8010870:	e783      	b.n	801077a <__ssvfscanf_r+0x796>
 8010872:	6a3b      	ldr	r3, [r7, #32]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d025      	beq.n	80108c4 <__ssvfscanf_r+0x8e0>
 8010878:	2118      	movs	r1, #24
 801087a:	2048      	movs	r0, #72	; 0x48
 801087c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801087e:	1809      	adds	r1, r1, r0
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	19c9      	adds	r1, r1, r7
 8010884:	781a      	ldrb	r2, [r3, #0]
 8010886:	5c8a      	ldrb	r2, [r1, r2]
 8010888:	2a00      	cmp	r2, #0
 801088a:	d103      	bne.n	8010894 <__ssvfscanf_r+0x8b0>
 801088c:	2c00      	cmp	r4, #0
 801088e:	d000      	beq.n	8010892 <__ssvfscanf_r+0x8ae>
 8010890:	e66c      	b.n	801056c <__ssvfscanf_r+0x588>
 8010892:	e4a4      	b.n	80101de <__ssvfscanf_r+0x1fa>
 8010894:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010896:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010898:	6852      	ldr	r2, [r2, #4]
 801089a:	3301      	adds	r3, #1
 801089c:	600b      	str	r3, [r1, #0]
 801089e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80108a0:	3a01      	subs	r2, #1
 80108a2:	3401      	adds	r4, #1
 80108a4:	604a      	str	r2, [r1, #4]
 80108a6:	429c      	cmp	r4, r3
 80108a8:	d100      	bne.n	80108ac <__ssvfscanf_r+0x8c8>
 80108aa:	e65f      	b.n	801056c <__ssvfscanf_r+0x588>
 80108ac:	2a00      	cmp	r2, #0
 80108ae:	dce3      	bgt.n	8010878 <__ssvfscanf_r+0x894>
 80108b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80108b2:	f002 faa5 	bl	8012e00 <__ssrefill_r>
 80108b6:	2800      	cmp	r0, #0
 80108b8:	d0de      	beq.n	8010878 <__ssvfscanf_r+0x894>
 80108ba:	e657      	b.n	801056c <__ssvfscanf_r+0x588>
 80108bc:	0000fff6 	.word	0x0000fff6
 80108c0:	20000444 	.word	0x20000444
 80108c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108c6:	0032      	movs	r2, r6
 80108c8:	cb20      	ldmia	r3!, {r5}
 80108ca:	61fb      	str	r3, [r7, #28]
 80108cc:	2380      	movs	r3, #128	; 0x80
 80108ce:	401a      	ands	r2, r3
 80108d0:	421e      	tst	r6, r3
 80108d2:	d100      	bne.n	80108d6 <__ssvfscanf_r+0x8f2>
 80108d4:	e086      	b.n	80109e4 <__ssvfscanf_r+0xa00>
 80108d6:	2d00      	cmp	r5, #0
 80108d8:	d100      	bne.n	80108dc <__ssvfscanf_r+0x8f8>
 80108da:	e480      	b.n	80101de <__ssvfscanf_r+0x1fa>
 80108dc:	2020      	movs	r0, #32
 80108de:	f7fb fbd9 	bl	800c094 <malloc>
 80108e2:	6338      	str	r0, [r7, #48]	; 0x30
 80108e4:	2800      	cmp	r0, #0
 80108e6:	d100      	bne.n	80108ea <__ssvfscanf_r+0x906>
 80108e8:	e452      	b.n	8010190 <__ssvfscanf_r+0x1ac>
 80108ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108ec:	6028      	str	r0, [r5, #0]
 80108ee:	88de      	ldrh	r6, [r3, #6]
 80108f0:	889c      	ldrh	r4, [r3, #4]
 80108f2:	6818      	ldr	r0, [r3, #0]
 80108f4:	42a6      	cmp	r6, r4
 80108f6:	d30e      	bcc.n	8010916 <__ssvfscanf_r+0x932>
 80108f8:	4bc3      	ldr	r3, [pc, #780]	; (8010c08 <__ssvfscanf_r+0xc24>)
 80108fa:	429c      	cmp	r4, r3
 80108fc:	d900      	bls.n	8010900 <__ssvfscanf_r+0x91c>
 80108fe:	e542      	b.n	8010386 <__ssvfscanf_r+0x3a2>
 8010900:	3408      	adds	r4, #8
 8010902:	b2a4      	uxth	r4, r4
 8010904:	00a1      	lsls	r1, r4, #2
 8010906:	f001 fe67 	bl	80125d8 <realloc>
 801090a:	2800      	cmp	r0, #0
 801090c:	d100      	bne.n	8010910 <__ssvfscanf_r+0x92c>
 801090e:	e53a      	b.n	8010386 <__ssvfscanf_r+0x3a2>
 8010910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010912:	6018      	str	r0, [r3, #0]
 8010914:	809c      	strh	r4, [r3, #4]
 8010916:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010918:	1c72      	adds	r2, r6, #1
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	00b6      	lsls	r6, r6, #2
 801091e:	50f5      	str	r5, [r6, r3]
 8010920:	2320      	movs	r3, #32
 8010922:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010924:	002e      	movs	r6, r5
 8010926:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 8010928:	80ca      	strh	r2, [r1, #6]
 801092a:	623b      	str	r3, [r7, #32]
 801092c:	002c      	movs	r4, r5
 801092e:	2118      	movs	r1, #24
 8010930:	2048      	movs	r0, #72	; 0x48
 8010932:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010934:	1809      	adds	r1, r1, r0
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	19c9      	adds	r1, r1, r7
 801093a:	781a      	ldrb	r2, [r3, #0]
 801093c:	5c8a      	ldrb	r2, [r1, r2]
 801093e:	2a00      	cmp	r2, #0
 8010940:	d101      	bne.n	8010946 <__ssvfscanf_r+0x962>
 8010942:	633d      	str	r5, [r7, #48]	; 0x30
 8010944:	e031      	b.n	80109aa <__ssvfscanf_r+0x9c6>
 8010946:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010948:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801094a:	6852      	ldr	r2, [r2, #4]
 801094c:	3a01      	subs	r2, #1
 801094e:	604a      	str	r2, [r1, #4]
 8010950:	1c5a      	adds	r2, r3, #1
 8010952:	600a      	str	r2, [r1, #0]
 8010954:	781b      	ldrb	r3, [r3, #0]
 8010956:	1c6a      	adds	r2, r5, #1
 8010958:	633a      	str	r2, [r7, #48]	; 0x30
 801095a:	702b      	strb	r3, [r5, #0]
 801095c:	2e00      	cmp	r6, #0
 801095e:	d010      	beq.n	8010982 <__ssvfscanf_r+0x99e>
 8010960:	6a3b      	ldr	r3, [r7, #32]
 8010962:	1b15      	subs	r5, r2, r4
 8010964:	429d      	cmp	r5, r3
 8010966:	d30c      	bcc.n	8010982 <__ssvfscanf_r+0x99e>
 8010968:	005b      	lsls	r3, r3, #1
 801096a:	0020      	movs	r0, r4
 801096c:	0019      	movs	r1, r3
 801096e:	623b      	str	r3, [r7, #32]
 8010970:	f001 fe32 	bl	80125d8 <realloc>
 8010974:	1e04      	subs	r4, r0, #0
 8010976:	d101      	bne.n	801097c <__ssvfscanf_r+0x998>
 8010978:	f7ff fc0a 	bl	8010190 <__ssvfscanf_r+0x1ac>
 801097c:	1943      	adds	r3, r0, r5
 801097e:	633b      	str	r3, [r7, #48]	; 0x30
 8010980:	6030      	str	r0, [r6, #0]
 8010982:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010984:	3b01      	subs	r3, #1
 8010986:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010988:	2b00      	cmp	r3, #0
 801098a:	d00e      	beq.n	80109aa <__ssvfscanf_r+0x9c6>
 801098c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801098e:	685b      	ldr	r3, [r3, #4]
 8010990:	2b00      	cmp	r3, #0
 8010992:	dc2a      	bgt.n	80109ea <__ssvfscanf_r+0xa06>
 8010994:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010996:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010998:	f002 fa32 	bl	8012e00 <__ssrefill_r>
 801099c:	2800      	cmp	r0, #0
 801099e:	d024      	beq.n	80109ea <__ssvfscanf_r+0xa06>
 80109a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a2:	42a3      	cmp	r3, r4
 80109a4:	d101      	bne.n	80109aa <__ssvfscanf_r+0x9c6>
 80109a6:	f7ff fbec 	bl	8010182 <__ssvfscanf_r+0x19e>
 80109aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109ac:	1b1d      	subs	r5, r3, r4
 80109ae:	42a3      	cmp	r3, r4
 80109b0:	d101      	bne.n	80109b6 <__ssvfscanf_r+0x9d2>
 80109b2:	f7ff fc14 	bl	80101de <__ssvfscanf_r+0x1fa>
 80109b6:	2300      	movs	r3, #0
 80109b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109ba:	7013      	strb	r3, [r2, #0]
 80109bc:	429e      	cmp	r6, r3
 80109be:	d009      	beq.n	80109d4 <__ssvfscanf_r+0x9f0>
 80109c0:	6a3b      	ldr	r3, [r7, #32]
 80109c2:	1c69      	adds	r1, r5, #1
 80109c4:	428b      	cmp	r3, r1
 80109c6:	d905      	bls.n	80109d4 <__ssvfscanf_r+0x9f0>
 80109c8:	6830      	ldr	r0, [r6, #0]
 80109ca:	f001 fe05 	bl	80125d8 <realloc>
 80109ce:	2800      	cmp	r0, #0
 80109d0:	d000      	beq.n	80109d4 <__ssvfscanf_r+0x9f0>
 80109d2:	6030      	str	r0, [r6, #0]
 80109d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109d6:	3301      	adds	r3, #1
 80109d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80109da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109dc:	195b      	adds	r3, r3, r5
 80109de:	63bb      	str	r3, [r7, #56]	; 0x38
 80109e0:	69fb      	ldr	r3, [r7, #28]
 80109e2:	e477      	b.n	80102d4 <__ssvfscanf_r+0x2f0>
 80109e4:	0016      	movs	r6, r2
 80109e6:	623a      	str	r2, [r7, #32]
 80109e8:	e7a0      	b.n	801092c <__ssvfscanf_r+0x948>
 80109ea:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 80109ec:	e79f      	b.n	801092e <__ssvfscanf_r+0x94a>
 80109ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d101      	bne.n	80109f8 <__ssvfscanf_r+0xa14>
 80109f4:	3b01      	subs	r3, #1
 80109f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80109f8:	2210      	movs	r2, #16
 80109fa:	2301      	movs	r3, #1
 80109fc:	0034      	movs	r4, r6
 80109fe:	4032      	ands	r2, r6
 8010a00:	401c      	ands	r4, r3
 8010a02:	61fa      	str	r2, [r7, #28]
 8010a04:	421e      	tst	r6, r3
 8010a06:	d100      	bne.n	8010a0a <__ssvfscanf_r+0xa26>
 8010a08:	e102      	b.n	8010c10 <__ssvfscanf_r+0xc2c>
 8010a0a:	2a00      	cmp	r2, #0
 8010a0c:	d000      	beq.n	8010a10 <__ssvfscanf_r+0xa2c>
 8010a0e:	e09f      	b.n	8010b50 <__ssvfscanf_r+0xb6c>
 8010a10:	2080      	movs	r0, #128	; 0x80
 8010a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a14:	cb10      	ldmia	r3!, {r4}
 8010a16:	60fb      	str	r3, [r7, #12]
 8010a18:	4206      	tst	r6, r0
 8010a1a:	d100      	bne.n	8010a1e <__ssvfscanf_r+0xa3a>
 8010a1c:	e0a1      	b.n	8010b62 <__ssvfscanf_r+0xb7e>
 8010a1e:	2c00      	cmp	r4, #0
 8010a20:	d100      	bne.n	8010a24 <__ssvfscanf_r+0xa40>
 8010a22:	e4aa      	b.n	801037a <__ssvfscanf_r+0x396>
 8010a24:	f7fb fb36 	bl	800c094 <malloc>
 8010a28:	6338      	str	r0, [r7, #48]	; 0x30
 8010a2a:	2800      	cmp	r0, #0
 8010a2c:	d100      	bne.n	8010a30 <__ssvfscanf_r+0xa4c>
 8010a2e:	e4a1      	b.n	8010374 <__ssvfscanf_r+0x390>
 8010a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a32:	6023      	str	r3, [r4, #0]
 8010a34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a36:	88de      	ldrh	r6, [r3, #6]
 8010a38:	889d      	ldrh	r5, [r3, #4]
 8010a3a:	42ae      	cmp	r6, r5
 8010a3c:	d310      	bcc.n	8010a60 <__ssvfscanf_r+0xa7c>
 8010a3e:	4b72      	ldr	r3, [pc, #456]	; (8010c08 <__ssvfscanf_r+0xc24>)
 8010a40:	429d      	cmp	r5, r3
 8010a42:	d900      	bls.n	8010a46 <__ssvfscanf_r+0xa62>
 8010a44:	e496      	b.n	8010374 <__ssvfscanf_r+0x390>
 8010a46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a48:	3508      	adds	r5, #8
 8010a4a:	b2ad      	uxth	r5, r5
 8010a4c:	6818      	ldr	r0, [r3, #0]
 8010a4e:	00a9      	lsls	r1, r5, #2
 8010a50:	f001 fdc2 	bl	80125d8 <realloc>
 8010a54:	2800      	cmp	r0, #0
 8010a56:	d100      	bne.n	8010a5a <__ssvfscanf_r+0xa76>
 8010a58:	e48c      	b.n	8010374 <__ssvfscanf_r+0x390>
 8010a5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a5c:	6018      	str	r0, [r3, #0]
 8010a5e:	809d      	strh	r5, [r3, #4]
 8010a60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a62:	1c72      	adds	r2, r6, #1
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	00b6      	lsls	r6, r6, #2
 8010a68:	50f4      	str	r4, [r6, r3]
 8010a6a:	2320      	movs	r3, #32
 8010a6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010a6e:	0025      	movs	r5, r4
 8010a70:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8010a72:	80ca      	strh	r2, [r1, #6]
 8010a74:	613b      	str	r3, [r7, #16]
 8010a76:	2300      	movs	r3, #0
 8010a78:	623b      	str	r3, [r7, #32]
 8010a7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010a7c:	4a63      	ldr	r2, [pc, #396]	; (8010c0c <__ssvfscanf_r+0xc28>)
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	781b      	ldrb	r3, [r3, #0]
 8010a82:	5cd3      	ldrb	r3, [r2, r3]
 8010a84:	2208      	movs	r2, #8
 8010a86:	4213      	tst	r3, r2
 8010a88:	d149      	bne.n	8010b1e <__ssvfscanf_r+0xb3a>
 8010a8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d046      	beq.n	8010b1e <__ssvfscanf_r+0xb3a>
 8010a90:	f7fc feb2 	bl	800d7f8 <__locale_mb_cur_max>
 8010a94:	6a3b      	ldr	r3, [r7, #32]
 8010a96:	4298      	cmp	r0, r3
 8010a98:	d101      	bne.n	8010a9e <__ssvfscanf_r+0xaba>
 8010a9a:	f7ff fb72 	bl	8010182 <__ssvfscanf_r+0x19e>
 8010a9e:	6a3a      	ldr	r2, [r7, #32]
 8010aa0:	2048      	movs	r0, #72	; 0x48
 8010aa2:	1c56      	adds	r6, r2, #1
 8010aa4:	228c      	movs	r2, #140	; 0x8c
 8010aa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010aa8:	0052      	lsls	r2, r2, #1
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	1812      	adds	r2, r2, r0
 8010aae:	7819      	ldrb	r1, [r3, #0]
 8010ab0:	6a38      	ldr	r0, [r7, #32]
 8010ab2:	19d2      	adds	r2, r2, r7
 8010ab4:	5411      	strb	r1, [r2, r0]
 8010ab6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010ab8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010aba:	6852      	ldr	r2, [r2, #4]
 8010abc:	3301      	adds	r3, #1
 8010abe:	600b      	str	r3, [r1, #0]
 8010ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ac2:	3a01      	subs	r2, #1
 8010ac4:	604a      	str	r2, [r1, #4]
 8010ac6:	2b03      	cmp	r3, #3
 8010ac8:	d102      	bne.n	8010ad0 <__ssvfscanf_r+0xaec>
 8010aca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010acc:	2b04      	cmp	r3, #4
 8010ace:	d007      	beq.n	8010ae0 <__ssvfscanf_r+0xafc>
 8010ad0:	2048      	movs	r0, #72	; 0x48
 8010ad2:	2310      	movs	r3, #16
 8010ad4:	181b      	adds	r3, r3, r0
 8010ad6:	2208      	movs	r2, #8
 8010ad8:	2100      	movs	r1, #0
 8010ada:	19d8      	adds	r0, r3, r7
 8010adc:	f7fc fe00 	bl	800d6e0 <memset>
 8010ae0:	2148      	movs	r1, #72	; 0x48
 8010ae2:	2310      	movs	r3, #16
 8010ae4:	228c      	movs	r2, #140	; 0x8c
 8010ae6:	185b      	adds	r3, r3, r1
 8010ae8:	0052      	lsls	r2, r2, #1
 8010aea:	19db      	adds	r3, r3, r7
 8010aec:	1852      	adds	r2, r2, r1
 8010aee:	9300      	str	r3, [sp, #0]
 8010af0:	0021      	movs	r1, r4
 8010af2:	0033      	movs	r3, r6
 8010af4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010af6:	19d2      	adds	r2, r2, r7
 8010af8:	f002 f882 	bl	8012c00 <_mbrtowc_r>
 8010afc:	0003      	movs	r3, r0
 8010afe:	62b8      	str	r0, [r7, #40]	; 0x28
 8010b00:	3301      	adds	r3, #1
 8010b02:	d101      	bne.n	8010b08 <__ssvfscanf_r+0xb24>
 8010b04:	f7ff fb3d 	bl	8010182 <__ssvfscanf_r+0x19e>
 8010b08:	2800      	cmp	r0, #0
 8010b0a:	d12f      	bne.n	8010b6c <__ssvfscanf_r+0xb88>
 8010b0c:	6020      	str	r0, [r4, #0]
 8010b0e:	6820      	ldr	r0, [r4, #0]
 8010b10:	f002 f894 	bl	8012c3c <iswspace>
 8010b14:	6238      	str	r0, [r7, #32]
 8010b16:	2800      	cmp	r0, #0
 8010b18:	d04a      	beq.n	8010bb0 <__ssvfscanf_r+0xbcc>
 8010b1a:	2e00      	cmp	r6, #0
 8010b1c:	d13c      	bne.n	8010b98 <__ssvfscanf_r+0xbb4>
 8010b1e:	69fb      	ldr	r3, [r7, #28]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d000      	beq.n	8010b26 <__ssvfscanf_r+0xb42>
 8010b24:	e640      	b.n	80107a8 <__ssvfscanf_r+0x7c4>
 8010b26:	6023      	str	r3, [r4, #0]
 8010b28:	2d00      	cmp	r5, #0
 8010b2a:	d100      	bne.n	8010b2e <__ssvfscanf_r+0xb4a>
 8010b2c:	e639      	b.n	80107a2 <__ssvfscanf_r+0x7be>
 8010b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b30:	693a      	ldr	r2, [r7, #16]
 8010b32:	1ae4      	subs	r4, r4, r3
 8010b34:	10a3      	asrs	r3, r4, #2
 8010b36:	3301      	adds	r3, #1
 8010b38:	429a      	cmp	r2, r3
 8010b3a:	d800      	bhi.n	8010b3e <__ssvfscanf_r+0xb5a>
 8010b3c:	e631      	b.n	80107a2 <__ssvfscanf_r+0x7be>
 8010b3e:	6828      	ldr	r0, [r5, #0]
 8010b40:	1d21      	adds	r1, r4, #4
 8010b42:	f001 fd49 	bl	80125d8 <realloc>
 8010b46:	2800      	cmp	r0, #0
 8010b48:	d100      	bne.n	8010b4c <__ssvfscanf_r+0xb68>
 8010b4a:	e62a      	b.n	80107a2 <__ssvfscanf_r+0x7be>
 8010b4c:	6028      	str	r0, [r5, #0]
 8010b4e:	e628      	b.n	80107a2 <__ssvfscanf_r+0x7be>
 8010b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b52:	60fb      	str	r3, [r7, #12]
 8010b54:	2300      	movs	r3, #0
 8010b56:	001d      	movs	r5, r3
 8010b58:	613b      	str	r3, [r7, #16]
 8010b5a:	633b      	str	r3, [r7, #48]	; 0x30
 8010b5c:	334c      	adds	r3, #76	; 0x4c
 8010b5e:	18fc      	adds	r4, r7, r3
 8010b60:	e789      	b.n	8010a76 <__ssvfscanf_r+0xa92>
 8010b62:	69fb      	ldr	r3, [r7, #28]
 8010b64:	001d      	movs	r5, r3
 8010b66:	613b      	str	r3, [r7, #16]
 8010b68:	633b      	str	r3, [r7, #48]	; 0x30
 8010b6a:	e784      	b.n	8010a76 <__ssvfscanf_r+0xa92>
 8010b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b6e:	623e      	str	r6, [r7, #32]
 8010b70:	3302      	adds	r3, #2
 8010b72:	d1cc      	bne.n	8010b0e <__ssvfscanf_r+0xb2a>
 8010b74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b76:	685b      	ldr	r3, [r3, #4]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	dd00      	ble.n	8010b7e <__ssvfscanf_r+0xb9a>
 8010b7c:	e77d      	b.n	8010a7a <__ssvfscanf_r+0xa96>
 8010b7e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010b80:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010b82:	f002 f93d 	bl	8012e00 <__ssrefill_r>
 8010b86:	2800      	cmp	r0, #0
 8010b88:	d100      	bne.n	8010b8c <__ssvfscanf_r+0xba8>
 8010b8a:	e776      	b.n	8010a7a <__ssvfscanf_r+0xa96>
 8010b8c:	6a3b      	ldr	r3, [r7, #32]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d001      	beq.n	8010b96 <__ssvfscanf_r+0xbb2>
 8010b92:	f7ff faf6 	bl	8010182 <__ssvfscanf_r+0x19e>
 8010b96:	e7c2      	b.n	8010b1e <__ssvfscanf_r+0xb3a>
 8010b98:	238c      	movs	r3, #140	; 0x8c
 8010b9a:	2248      	movs	r2, #72	; 0x48
 8010b9c:	005b      	lsls	r3, r3, #1
 8010b9e:	189b      	adds	r3, r3, r2
 8010ba0:	3e01      	subs	r6, #1
 8010ba2:	19db      	adds	r3, r3, r7
 8010ba4:	5cf1      	ldrb	r1, [r6, r3]
 8010ba6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010ba8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010baa:	f002 f8ed 	bl	8012d88 <_sungetc_r>
 8010bae:	e7b4      	b.n	8010b1a <__ssvfscanf_r+0xb36>
 8010bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bb2:	199b      	adds	r3, r3, r6
 8010bb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8010bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bb8:	2b03      	cmp	r3, #3
 8010bba:	d102      	bne.n	8010bc2 <__ssvfscanf_r+0xbde>
 8010bbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010bbe:	2b04      	cmp	r3, #4
 8010bc0:	d002      	beq.n	8010bc8 <__ssvfscanf_r+0xbe4>
 8010bc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010bc4:	3b01      	subs	r3, #1
 8010bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010bc8:	69fb      	ldr	r3, [r7, #28]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d1d2      	bne.n	8010b74 <__ssvfscanf_r+0xb90>
 8010bce:	3404      	adds	r4, #4
 8010bd0:	2d00      	cmp	r5, #0
 8010bd2:	d016      	beq.n	8010c02 <__ssvfscanf_r+0xc1e>
 8010bd4:	69fa      	ldr	r2, [r7, #28]
 8010bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bd8:	623a      	str	r2, [r7, #32]
 8010bda:	693a      	ldr	r2, [r7, #16]
 8010bdc:	1ae6      	subs	r6, r4, r3
 8010bde:	10b3      	asrs	r3, r6, #2
 8010be0:	4293      	cmp	r3, r2
 8010be2:	d3c7      	bcc.n	8010b74 <__ssvfscanf_r+0xb90>
 8010be4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010be6:	00d1      	lsls	r1, r2, #3
 8010be8:	f001 fcf6 	bl	80125d8 <realloc>
 8010bec:	6338      	str	r0, [r7, #48]	; 0x30
 8010bee:	2800      	cmp	r0, #0
 8010bf0:	d101      	bne.n	8010bf6 <__ssvfscanf_r+0xc12>
 8010bf2:	f7ff fbbf 	bl	8010374 <__ssvfscanf_r+0x390>
 8010bf6:	693b      	ldr	r3, [r7, #16]
 8010bf8:	1984      	adds	r4, r0, r6
 8010bfa:	005b      	lsls	r3, r3, #1
 8010bfc:	6028      	str	r0, [r5, #0]
 8010bfe:	613b      	str	r3, [r7, #16]
 8010c00:	e7b8      	b.n	8010b74 <__ssvfscanf_r+0xb90>
 8010c02:	623d      	str	r5, [r7, #32]
 8010c04:	e7b6      	b.n	8010b74 <__ssvfscanf_r+0xb90>
 8010c06:	46c0      	nop			; (mov r8, r8)
 8010c08:	0000fff6 	.word	0x0000fff6
 8010c0c:	08015e59 	.word	0x08015e59
 8010c10:	69fb      	ldr	r3, [r7, #28]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d01c      	beq.n	8010c50 <__ssvfscanf_r+0xc6c>
 8010c16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c18:	49bf      	ldr	r1, [pc, #764]	; (8010f18 <__ssvfscanf_r+0xf34>)
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	781a      	ldrb	r2, [r3, #0]
 8010c1e:	5c8a      	ldrb	r2, [r1, r2]
 8010c20:	2108      	movs	r1, #8
 8010c22:	420a      	tst	r2, r1
 8010c24:	d000      	beq.n	8010c28 <__ssvfscanf_r+0xc44>
 8010c26:	e4a1      	b.n	801056c <__ssvfscanf_r+0x588>
 8010c28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010c2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010c2c:	6852      	ldr	r2, [r2, #4]
 8010c2e:	3301      	adds	r3, #1
 8010c30:	600b      	str	r3, [r1, #0]
 8010c32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010c34:	3a01      	subs	r2, #1
 8010c36:	3401      	adds	r4, #1
 8010c38:	604a      	str	r2, [r1, #4]
 8010c3a:	429c      	cmp	r4, r3
 8010c3c:	d100      	bne.n	8010c40 <__ssvfscanf_r+0xc5c>
 8010c3e:	e495      	b.n	801056c <__ssvfscanf_r+0x588>
 8010c40:	2a00      	cmp	r2, #0
 8010c42:	dce8      	bgt.n	8010c16 <__ssvfscanf_r+0xc32>
 8010c44:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010c46:	f002 f8db 	bl	8012e00 <__ssrefill_r>
 8010c4a:	2800      	cmp	r0, #0
 8010c4c:	d0e3      	beq.n	8010c16 <__ssvfscanf_r+0xc32>
 8010c4e:	e48d      	b.n	801056c <__ssvfscanf_r+0x588>
 8010c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c52:	0032      	movs	r2, r6
 8010c54:	cb10      	ldmia	r3!, {r4}
 8010c56:	61fb      	str	r3, [r7, #28]
 8010c58:	2380      	movs	r3, #128	; 0x80
 8010c5a:	401a      	ands	r2, r3
 8010c5c:	421e      	tst	r6, r3
 8010c5e:	d039      	beq.n	8010cd4 <__ssvfscanf_r+0xcf0>
 8010c60:	2c00      	cmp	r4, #0
 8010c62:	d101      	bne.n	8010c68 <__ssvfscanf_r+0xc84>
 8010c64:	f7ff fabb 	bl	80101de <__ssvfscanf_r+0x1fa>
 8010c68:	2020      	movs	r0, #32
 8010c6a:	f7fb fa13 	bl	800c094 <malloc>
 8010c6e:	6338      	str	r0, [r7, #48]	; 0x30
 8010c70:	2800      	cmp	r0, #0
 8010c72:	d101      	bne.n	8010c78 <__ssvfscanf_r+0xc94>
 8010c74:	f7ff fa8c 	bl	8010190 <__ssvfscanf_r+0x1ac>
 8010c78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c7a:	6020      	str	r0, [r4, #0]
 8010c7c:	88de      	ldrh	r6, [r3, #6]
 8010c7e:	889d      	ldrh	r5, [r3, #4]
 8010c80:	6818      	ldr	r0, [r3, #0]
 8010c82:	42ae      	cmp	r6, r5
 8010c84:	d310      	bcc.n	8010ca8 <__ssvfscanf_r+0xcc4>
 8010c86:	4ba5      	ldr	r3, [pc, #660]	; (8010f1c <__ssvfscanf_r+0xf38>)
 8010c88:	429d      	cmp	r5, r3
 8010c8a:	d901      	bls.n	8010c90 <__ssvfscanf_r+0xcac>
 8010c8c:	f7ff fb7b 	bl	8010386 <__ssvfscanf_r+0x3a2>
 8010c90:	3508      	adds	r5, #8
 8010c92:	b2ad      	uxth	r5, r5
 8010c94:	00a9      	lsls	r1, r5, #2
 8010c96:	f001 fc9f 	bl	80125d8 <realloc>
 8010c9a:	2800      	cmp	r0, #0
 8010c9c:	d101      	bne.n	8010ca2 <__ssvfscanf_r+0xcbe>
 8010c9e:	f7ff fb72 	bl	8010386 <__ssvfscanf_r+0x3a2>
 8010ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ca4:	6018      	str	r0, [r3, #0]
 8010ca6:	809d      	strh	r5, [r3, #4]
 8010ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010caa:	1c72      	adds	r2, r6, #1
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	00b6      	lsls	r6, r6, #2
 8010cb0:	50f4      	str	r4, [r6, r3]
 8010cb2:	2320      	movs	r3, #32
 8010cb4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010cb6:	0026      	movs	r6, r4
 8010cb8:	80ca      	strh	r2, [r1, #6]
 8010cba:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8010cbc:	633b      	str	r3, [r7, #48]	; 0x30
 8010cbe:	0025      	movs	r5, r4
 8010cc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010cc2:	4995      	ldr	r1, [pc, #596]	; (8010f18 <__ssvfscanf_r+0xf34>)
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	781a      	ldrb	r2, [r3, #0]
 8010cc8:	5c8a      	ldrb	r2, [r1, r2]
 8010cca:	2108      	movs	r1, #8
 8010ccc:	420a      	tst	r2, r1
 8010cce:	d004      	beq.n	8010cda <__ssvfscanf_r+0xcf6>
 8010cd0:	623c      	str	r4, [r7, #32]
 8010cd2:	e031      	b.n	8010d38 <__ssvfscanf_r+0xd54>
 8010cd4:	0016      	movs	r6, r2
 8010cd6:	633a      	str	r2, [r7, #48]	; 0x30
 8010cd8:	e7f1      	b.n	8010cbe <__ssvfscanf_r+0xcda>
 8010cda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010cdc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010cde:	6852      	ldr	r2, [r2, #4]
 8010ce0:	3a01      	subs	r2, #1
 8010ce2:	604a      	str	r2, [r1, #4]
 8010ce4:	1c5a      	adds	r2, r3, #1
 8010ce6:	600a      	str	r2, [r1, #0]
 8010ce8:	781b      	ldrb	r3, [r3, #0]
 8010cea:	1c62      	adds	r2, r4, #1
 8010cec:	623a      	str	r2, [r7, #32]
 8010cee:	7023      	strb	r3, [r4, #0]
 8010cf0:	2e00      	cmp	r6, #0
 8010cf2:	d010      	beq.n	8010d16 <__ssvfscanf_r+0xd32>
 8010cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cf6:	1b54      	subs	r4, r2, r5
 8010cf8:	429c      	cmp	r4, r3
 8010cfa:	d30c      	bcc.n	8010d16 <__ssvfscanf_r+0xd32>
 8010cfc:	005b      	lsls	r3, r3, #1
 8010cfe:	0028      	movs	r0, r5
 8010d00:	0019      	movs	r1, r3
 8010d02:	633b      	str	r3, [r7, #48]	; 0x30
 8010d04:	f001 fc68 	bl	80125d8 <realloc>
 8010d08:	1e05      	subs	r5, r0, #0
 8010d0a:	d101      	bne.n	8010d10 <__ssvfscanf_r+0xd2c>
 8010d0c:	f7ff fa40 	bl	8010190 <__ssvfscanf_r+0x1ac>
 8010d10:	1903      	adds	r3, r0, r4
 8010d12:	623b      	str	r3, [r7, #32]
 8010d14:	6030      	str	r0, [r6, #0]
 8010d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d18:	3b01      	subs	r3, #1
 8010d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d00b      	beq.n	8010d38 <__ssvfscanf_r+0xd54>
 8010d20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	dd01      	ble.n	8010d2c <__ssvfscanf_r+0xd48>
 8010d28:	6a3c      	ldr	r4, [r7, #32]
 8010d2a:	e7c9      	b.n	8010cc0 <__ssvfscanf_r+0xcdc>
 8010d2c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010d2e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010d30:	f002 f866 	bl	8012e00 <__ssrefill_r>
 8010d34:	2800      	cmp	r0, #0
 8010d36:	d0f7      	beq.n	8010d28 <__ssvfscanf_r+0xd44>
 8010d38:	2300      	movs	r3, #0
 8010d3a:	6a3a      	ldr	r2, [r7, #32]
 8010d3c:	7013      	strb	r3, [r2, #0]
 8010d3e:	1b55      	subs	r5, r2, r5
 8010d40:	2e00      	cmp	r6, #0
 8010d42:	d009      	beq.n	8010d58 <__ssvfscanf_r+0xd74>
 8010d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d46:	1c69      	adds	r1, r5, #1
 8010d48:	428b      	cmp	r3, r1
 8010d4a:	d905      	bls.n	8010d58 <__ssvfscanf_r+0xd74>
 8010d4c:	6830      	ldr	r0, [r6, #0]
 8010d4e:	f001 fc43 	bl	80125d8 <realloc>
 8010d52:	2800      	cmp	r0, #0
 8010d54:	d000      	beq.n	8010d58 <__ssvfscanf_r+0xd74>
 8010d56:	6030      	str	r0, [r6, #0]
 8010d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d5a:	195b      	adds	r3, r3, r5
 8010d5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8010d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d60:	3301      	adds	r3, #1
 8010d62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010d64:	e63c      	b.n	80109e0 <__ssvfscanf_r+0x9fc>
 8010d66:	22ae      	movs	r2, #174	; 0xae
 8010d68:	2100      	movs	r1, #0
 8010d6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d6c:	0052      	lsls	r2, r2, #1
 8010d6e:	3b01      	subs	r3, #1
 8010d70:	6239      	str	r1, [r7, #32]
 8010d72:	4293      	cmp	r3, r2
 8010d74:	d906      	bls.n	8010d84 <__ssvfscanf_r+0xda0>
 8010d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d78:	3b5e      	subs	r3, #94	; 0x5e
 8010d7a:	3bff      	subs	r3, #255	; 0xff
 8010d7c:	623b      	str	r3, [r7, #32]
 8010d7e:	235e      	movs	r3, #94	; 0x5e
 8010d80:	33ff      	adds	r3, #255	; 0xff
 8010d82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010d84:	24d8      	movs	r4, #216	; 0xd8
 8010d86:	2300      	movs	r3, #0
 8010d88:	2248      	movs	r2, #72	; 0x48
 8010d8a:	0124      	lsls	r4, r4, #4
 8010d8c:	4334      	orrs	r4, r6
 8010d8e:	2680      	movs	r6, #128	; 0x80
 8010d90:	61fb      	str	r3, [r7, #28]
 8010d92:	3319      	adds	r3, #25
 8010d94:	33ff      	adds	r3, #255	; 0xff
 8010d96:	189b      	adds	r3, r3, r2
 8010d98:	19dd      	adds	r5, r3, r7
 8010d9a:	00b6      	lsls	r6, r6, #2
 8010d9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010d9e:	681a      	ldr	r2, [r3, #0]
 8010da0:	7813      	ldrb	r3, [r2, #0]
 8010da2:	2b39      	cmp	r3, #57	; 0x39
 8010da4:	d80f      	bhi.n	8010dc6 <__ssvfscanf_r+0xde2>
 8010da6:	2b2a      	cmp	r3, #42	; 0x2a
 8010da8:	d91b      	bls.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010daa:	0018      	movs	r0, r3
 8010dac:	382b      	subs	r0, #43	; 0x2b
 8010dae:	280e      	cmp	r0, #14
 8010db0:	d817      	bhi.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010db2:	f7ef f9af 	bl	8000114 <__gnu_thumb1_case_uqi>
 8010db6:	168f      	.short	0x168f
 8010db8:	5416168f 	.word	0x5416168f
 8010dbc:	80808080 	.word	0x80808080
 8010dc0:	87808080 	.word	0x87808080
 8010dc4:	87          	.byte	0x87
 8010dc5:	00          	.byte	0x00
 8010dc6:	2b66      	cmp	r3, #102	; 0x66
 8010dc8:	d83a      	bhi.n	8010e40 <__ssvfscanf_r+0xe5c>
 8010dca:	2b60      	cmp	r3, #96	; 0x60
 8010dcc:	d803      	bhi.n	8010dd6 <__ssvfscanf_r+0xdf2>
 8010dce:	2b46      	cmp	r3, #70	; 0x46
 8010dd0:	d805      	bhi.n	8010dde <__ssvfscanf_r+0xdfa>
 8010dd2:	2b40      	cmp	r3, #64	; 0x40
 8010dd4:	d905      	bls.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010dd6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010dd8:	290a      	cmp	r1, #10
 8010dda:	dc71      	bgt.n	8010ec0 <__ssvfscanf_r+0xedc>
 8010ddc:	e001      	b.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010dde:	2b58      	cmp	r3, #88	; 0x58
 8010de0:	d030      	beq.n	8010e44 <__ssvfscanf_r+0xe60>
 8010de2:	05e3      	lsls	r3, r4, #23
 8010de4:	d515      	bpl.n	8010e12 <__ssvfscanf_r+0xe2e>
 8010de6:	238c      	movs	r3, #140	; 0x8c
 8010de8:	2248      	movs	r2, #72	; 0x48
 8010dea:	005b      	lsls	r3, r3, #1
 8010dec:	189b      	adds	r3, r3, r2
 8010dee:	19db      	adds	r3, r3, r7
 8010df0:	429d      	cmp	r5, r3
 8010df2:	d905      	bls.n	8010e00 <__ssvfscanf_r+0xe1c>
 8010df4:	3d01      	subs	r5, #1
 8010df6:	7829      	ldrb	r1, [r5, #0]
 8010df8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010dfa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010dfc:	f001 ffc4 	bl	8012d88 <_sungetc_r>
 8010e00:	238c      	movs	r3, #140	; 0x8c
 8010e02:	2248      	movs	r2, #72	; 0x48
 8010e04:	005b      	lsls	r3, r3, #1
 8010e06:	189b      	adds	r3, r3, r2
 8010e08:	19db      	adds	r3, r3, r7
 8010e0a:	429d      	cmp	r5, r3
 8010e0c:	d101      	bne.n	8010e12 <__ssvfscanf_r+0xe2e>
 8010e0e:	f7ff f9e6 	bl	80101de <__ssvfscanf_r+0x1fa>
 8010e12:	2310      	movs	r3, #16
 8010e14:	0022      	movs	r2, r4
 8010e16:	401a      	ands	r2, r3
 8010e18:	421c      	tst	r4, r3
 8010e1a:	d171      	bne.n	8010f00 <__ssvfscanf_r+0xf1c>
 8010e1c:	218c      	movs	r1, #140	; 0x8c
 8010e1e:	2048      	movs	r0, #72	; 0x48
 8010e20:	0049      	lsls	r1, r1, #1
 8010e22:	1809      	adds	r1, r1, r0
 8010e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e26:	697e      	ldr	r6, [r7, #20]
 8010e28:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010e2a:	19c9      	adds	r1, r1, r7
 8010e2c:	702a      	strb	r2, [r5, #0]
 8010e2e:	47b0      	blx	r6
 8010e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e32:	1d1e      	adds	r6, r3, #4
 8010e34:	06a3      	lsls	r3, r4, #26
 8010e36:	d559      	bpl.n	8010eec <__ssvfscanf_r+0xf08>
 8010e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	6018      	str	r0, [r3, #0]
 8010e3e:	e05b      	b.n	8010ef8 <__ssvfscanf_r+0xf14>
 8010e40:	2b78      	cmp	r3, #120	; 0x78
 8010e42:	d1ce      	bne.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010e44:	21c0      	movs	r1, #192	; 0xc0
 8010e46:	00c9      	lsls	r1, r1, #3
 8010e48:	4021      	ands	r1, r4
 8010e4a:	42b1      	cmp	r1, r6
 8010e4c:	d1c9      	bne.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010e4e:	4934      	ldr	r1, [pc, #208]	; (8010f20 <__ssvfscanf_r+0xf3c>)
 8010e50:	4021      	ands	r1, r4
 8010e52:	24a0      	movs	r4, #160	; 0xa0
 8010e54:	00e4      	lsls	r4, r4, #3
 8010e56:	430c      	orrs	r4, r1
 8010e58:	2110      	movs	r1, #16
 8010e5a:	6279      	str	r1, [r7, #36]	; 0x24
 8010e5c:	e00b      	b.n	8010e76 <__ssvfscanf_r+0xe92>
 8010e5e:	0521      	lsls	r1, r4, #20
 8010e60:	d509      	bpl.n	8010e76 <__ssvfscanf_r+0xe92>
 8010e62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010e64:	2900      	cmp	r1, #0
 8010e66:	d102      	bne.n	8010e6e <__ssvfscanf_r+0xe8a>
 8010e68:	3108      	adds	r1, #8
 8010e6a:	4334      	orrs	r4, r6
 8010e6c:	6279      	str	r1, [r7, #36]	; 0x24
 8010e6e:	0561      	lsls	r1, r4, #21
 8010e70:	d504      	bpl.n	8010e7c <__ssvfscanf_r+0xe98>
 8010e72:	492c      	ldr	r1, [pc, #176]	; (8010f24 <__ssvfscanf_r+0xf40>)
 8010e74:	400c      	ands	r4, r1
 8010e76:	702b      	strb	r3, [r5, #0]
 8010e78:	3501      	adds	r5, #1
 8010e7a:	e00c      	b.n	8010e96 <__ssvfscanf_r+0xeb2>
 8010e7c:	4b2a      	ldr	r3, [pc, #168]	; (8010f28 <__ssvfscanf_r+0xf44>)
 8010e7e:	401c      	ands	r4, r3
 8010e80:	6a3b      	ldr	r3, [r7, #32]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d004      	beq.n	8010e90 <__ssvfscanf_r+0xeac>
 8010e86:	3b01      	subs	r3, #1
 8010e88:	623b      	str	r3, [r7, #32]
 8010e8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010e8c:	3301      	adds	r3, #1
 8010e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010e90:	69fb      	ldr	r3, [r7, #28]
 8010e92:	3301      	adds	r3, #1
 8010e94:	61fb      	str	r3, [r7, #28]
 8010e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010e98:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010e9a:	685b      	ldr	r3, [r3, #4]
 8010e9c:	3b01      	subs	r3, #1
 8010e9e:	604b      	str	r3, [r1, #4]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	dd1c      	ble.n	8010ede <__ssvfscanf_r+0xefa>
 8010ea4:	3201      	adds	r2, #1
 8010ea6:	600a      	str	r2, [r1, #0]
 8010ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010eaa:	3b01      	subs	r3, #1
 8010eac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d000      	beq.n	8010eb4 <__ssvfscanf_r+0xed0>
 8010eb2:	e773      	b.n	8010d9c <__ssvfscanf_r+0xdb8>
 8010eb4:	e795      	b.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010eb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010eb8:	491c      	ldr	r1, [pc, #112]	; (8010f2c <__ssvfscanf_r+0xf48>)
 8010eba:	0040      	lsls	r0, r0, #1
 8010ebc:	5e41      	ldrsh	r1, [r0, r1]
 8010ebe:	6279      	str	r1, [r7, #36]	; 0x24
 8010ec0:	491b      	ldr	r1, [pc, #108]	; (8010f30 <__ssvfscanf_r+0xf4c>)
 8010ec2:	e7d7      	b.n	8010e74 <__ssvfscanf_r+0xe90>
 8010ec4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010ec6:	4919      	ldr	r1, [pc, #100]	; (8010f2c <__ssvfscanf_r+0xf48>)
 8010ec8:	0040      	lsls	r0, r0, #1
 8010eca:	5e41      	ldrsh	r1, [r0, r1]
 8010ecc:	6279      	str	r1, [r7, #36]	; 0x24
 8010ece:	2908      	cmp	r1, #8
 8010ed0:	dcf6      	bgt.n	8010ec0 <__ssvfscanf_r+0xedc>
 8010ed2:	e786      	b.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010ed4:	2180      	movs	r1, #128	; 0x80
 8010ed6:	420c      	tst	r4, r1
 8010ed8:	d083      	beq.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010eda:	438c      	bics	r4, r1
 8010edc:	e7cb      	b.n	8010e76 <__ssvfscanf_r+0xe92>
 8010ede:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010ee0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010ee2:	f001 ff8d 	bl	8012e00 <__ssrefill_r>
 8010ee6:	2800      	cmp	r0, #0
 8010ee8:	d0de      	beq.n	8010ea8 <__ssvfscanf_r+0xec4>
 8010eea:	e77a      	b.n	8010de2 <__ssvfscanf_r+0xdfe>
 8010eec:	2308      	movs	r3, #8
 8010eee:	421c      	tst	r4, r3
 8010ef0:	d020      	beq.n	8010f34 <__ssvfscanf_r+0xf50>
 8010ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	7018      	strb	r0, [r3, #0]
 8010ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010efa:	633e      	str	r6, [r7, #48]	; 0x30
 8010efc:	3301      	adds	r3, #1
 8010efe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010f00:	238c      	movs	r3, #140	; 0x8c
 8010f02:	2248      	movs	r2, #72	; 0x48
 8010f04:	005b      	lsls	r3, r3, #1
 8010f06:	189b      	adds	r3, r3, r2
 8010f08:	19db      	adds	r3, r3, r7
 8010f0a:	1aed      	subs	r5, r5, r3
 8010f0c:	69fb      	ldr	r3, [r7, #28]
 8010f0e:	18ed      	adds	r5, r5, r3
 8010f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f12:	195b      	adds	r3, r3, r5
 8010f14:	f7ff f92d 	bl	8010172 <__ssvfscanf_r+0x18e>
 8010f18:	08015e59 	.word	0x08015e59
 8010f1c:	0000fff6 	.word	0x0000fff6
 8010f20:	fffffdff 	.word	0xfffffdff
 8010f24:	fffffa7f 	.word	0xfffffa7f
 8010f28:	fffffc7f 	.word	0xfffffc7f
 8010f2c:	08016186 	.word	0x08016186
 8010f30:	fffff47f 	.word	0xfffff47f
 8010f34:	0763      	lsls	r3, r4, #29
 8010f36:	d503      	bpl.n	8010f40 <__ssvfscanf_r+0xf5c>
 8010f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	8018      	strh	r0, [r3, #0]
 8010f3e:	e7db      	b.n	8010ef8 <__ssvfscanf_r+0xf14>
 8010f40:	2301      	movs	r3, #1
 8010f42:	0022      	movs	r2, r4
 8010f44:	401a      	ands	r2, r3
 8010f46:	421c      	tst	r4, r3
 8010f48:	d000      	beq.n	8010f4c <__ssvfscanf_r+0xf68>
 8010f4a:	e775      	b.n	8010e38 <__ssvfscanf_r+0xe54>
 8010f4c:	07a4      	lsls	r4, r4, #30
 8010f4e:	d400      	bmi.n	8010f52 <__ssvfscanf_r+0xf6e>
 8010f50:	e772      	b.n	8010e38 <__ssvfscanf_r+0xe54>
 8010f52:	4ba8      	ldr	r3, [pc, #672]	; (80111f4 <__ssvfscanf_r+0x1210>)
 8010f54:	6979      	ldr	r1, [r7, #20]
 8010f56:	4299      	cmp	r1, r3
 8010f58:	d10c      	bne.n	8010f74 <__ssvfscanf_r+0xf90>
 8010f5a:	218c      	movs	r1, #140	; 0x8c
 8010f5c:	2048      	movs	r0, #72	; 0x48
 8010f5e:	0049      	lsls	r1, r1, #1
 8010f60:	1809      	adds	r1, r1, r0
 8010f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f64:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010f66:	19c9      	adds	r1, r1, r7
 8010f68:	f001 fe46 	bl	8012bf8 <_strtoull_r>
 8010f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	c303      	stmia	r3!, {r0, r1}
 8010f72:	e7c1      	b.n	8010ef8 <__ssvfscanf_r+0xf14>
 8010f74:	218c      	movs	r1, #140	; 0x8c
 8010f76:	2048      	movs	r0, #72	; 0x48
 8010f78:	0049      	lsls	r1, r1, #1
 8010f7a:	1809      	adds	r1, r1, r0
 8010f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f7e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010f80:	19c9      	adds	r1, r1, r7
 8010f82:	f001 fd87 	bl	8012a94 <_strtoll_r>
 8010f86:	e7f1      	b.n	8010f6c <__ssvfscanf_r+0xf88>
 8010f88:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010f8a:	f000 fb9f 	bl	80116cc <_localeconv_r>
 8010f8e:	22ae      	movs	r2, #174	; 0xae
 8010f90:	2100      	movs	r1, #0
 8010f92:	6803      	ldr	r3, [r0, #0]
 8010f94:	0052      	lsls	r2, r2, #1
 8010f96:	603b      	str	r3, [r7, #0]
 8010f98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f9a:	60f9      	str	r1, [r7, #12]
 8010f9c:	3b01      	subs	r3, #1
 8010f9e:	4293      	cmp	r3, r2
 8010fa0:	d906      	bls.n	8010fb0 <__ssvfscanf_r+0xfcc>
 8010fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010fa4:	3b5e      	subs	r3, #94	; 0x5e
 8010fa6:	3bff      	subs	r3, #255	; 0xff
 8010fa8:	60fb      	str	r3, [r7, #12]
 8010faa:	235e      	movs	r3, #94	; 0x5e
 8010fac:	33ff      	adds	r3, #255	; 0xff
 8010fae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010fb0:	23f0      	movs	r3, #240	; 0xf0
 8010fb2:	00db      	lsls	r3, r3, #3
 8010fb4:	431e      	orrs	r6, r3
 8010fb6:	238c      	movs	r3, #140	; 0x8c
 8010fb8:	2248      	movs	r2, #72	; 0x48
 8010fba:	2400      	movs	r4, #0
 8010fbc:	005b      	lsls	r3, r3, #1
 8010fbe:	189b      	adds	r3, r3, r2
 8010fc0:	623c      	str	r4, [r7, #32]
 8010fc2:	607c      	str	r4, [r7, #4]
 8010fc4:	60bc      	str	r4, [r7, #8]
 8010fc6:	61fc      	str	r4, [r7, #28]
 8010fc8:	613c      	str	r4, [r7, #16]
 8010fca:	19dd      	adds	r5, r3, r7
 8010fcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	781a      	ldrb	r2, [r3, #0]
 8010fd2:	0010      	movs	r0, r2
 8010fd4:	382b      	subs	r0, #43	; 0x2b
 8010fd6:	284e      	cmp	r0, #78	; 0x4e
 8010fd8:	d900      	bls.n	8010fdc <__ssvfscanf_r+0xff8>
 8010fda:	e133      	b.n	8011244 <__ssvfscanf_r+0x1260>
 8010fdc:	f7ef f8a4 	bl	8000128 <__gnu_thumb1_case_uhi>
 8010fe0:	0132009b 	.word	0x0132009b
 8010fe4:	0132009b 	.word	0x0132009b
 8010fe8:	004f0132 	.word	0x004f0132
 8010fec:	00720072 	.word	0x00720072
 8010ff0:	00720072 	.word	0x00720072
 8010ff4:	00720072 	.word	0x00720072
 8010ff8:	00720072 	.word	0x00720072
 8010ffc:	01320072 	.word	0x01320072
 8011000:	01320132 	.word	0x01320132
 8011004:	01320132 	.word	0x01320132
 8011008:	01320132 	.word	0x01320132
 801100c:	007b00bc 	.word	0x007b00bc
 8011010:	007b007b 	.word	0x007b007b
 8011014:	00f7012f 	.word	0x00f7012f
 8011018:	01320132 	.word	0x01320132
 801101c:	013200e3 	.word	0x013200e3
 8011020:	01320132 	.word	0x01320132
 8011024:	00a00132 	.word	0x00a00132
 8011028:	01120132 	.word	0x01120132
 801102c:	01320132 	.word	0x01320132
 8011030:	01010132 	.word	0x01010132
 8011034:	01320132 	.word	0x01320132
 8011038:	00820132 	.word	0x00820132
 801103c:	01320105 	.word	0x01320105
 8011040:	01320132 	.word	0x01320132
 8011044:	01320132 	.word	0x01320132
 8011048:	01320132 	.word	0x01320132
 801104c:	007b00bc 	.word	0x007b00bc
 8011050:	007b007b 	.word	0x007b007b
 8011054:	00f7012f 	.word	0x00f7012f
 8011058:	01320132 	.word	0x01320132
 801105c:	013200e3 	.word	0x013200e3
 8011060:	01320132 	.word	0x01320132
 8011064:	00a00132 	.word	0x00a00132
 8011068:	01120132 	.word	0x01120132
 801106c:	01320132 	.word	0x01320132
 8011070:	01010132 	.word	0x01010132
 8011074:	01320132 	.word	0x01320132
 8011078:	00820132 	.word	0x00820132
 801107c:	0105      	.short	0x0105
 801107e:	05f1      	lsls	r1, r6, #23
 8011080:	d520      	bpl.n	80110c4 <__ssvfscanf_r+0x10e0>
 8011082:	2280      	movs	r2, #128	; 0x80
 8011084:	4396      	bics	r6, r2
 8011086:	69fa      	ldr	r2, [r7, #28]
 8011088:	3201      	adds	r2, #1
 801108a:	61fa      	str	r2, [r7, #28]
 801108c:	68fa      	ldr	r2, [r7, #12]
 801108e:	2a00      	cmp	r2, #0
 8011090:	d004      	beq.n	801109c <__ssvfscanf_r+0x10b8>
 8011092:	3a01      	subs	r2, #1
 8011094:	60fa      	str	r2, [r7, #12]
 8011096:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011098:	3201      	adds	r2, #1
 801109a:	63fa      	str	r2, [r7, #60]	; 0x3c
 801109c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801109e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80110a0:	3a01      	subs	r2, #1
 80110a2:	63fa      	str	r2, [r7, #60]	; 0x3c
 80110a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80110a6:	3201      	adds	r2, #1
 80110a8:	63ba      	str	r2, [r7, #56]	; 0x38
 80110aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80110ac:	6852      	ldr	r2, [r2, #4]
 80110ae:	3a01      	subs	r2, #1
 80110b0:	604a      	str	r2, [r1, #4]
 80110b2:	2a00      	cmp	r2, #0
 80110b4:	dc00      	bgt.n	80110b8 <__ssvfscanf_r+0x10d4>
 80110b6:	e0d6      	b.n	8011266 <__ssvfscanf_r+0x1282>
 80110b8:	3301      	adds	r3, #1
 80110ba:	600b      	str	r3, [r1, #0]
 80110bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d184      	bne.n	8010fcc <__ssvfscanf_r+0xfe8>
 80110c2:	e057      	b.n	8011174 <__ssvfscanf_r+0x1190>
 80110c4:	6a39      	ldr	r1, [r7, #32]
 80110c6:	1909      	adds	r1, r1, r4
 80110c8:	2900      	cmp	r1, #0
 80110ca:	d153      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 80110cc:	494a      	ldr	r1, [pc, #296]	; (80111f8 <__ssvfscanf_r+0x1214>)
 80110ce:	400e      	ands	r6, r1
 80110d0:	702a      	strb	r2, [r5, #0]
 80110d2:	3501      	adds	r5, #1
 80110d4:	e7e2      	b.n	801109c <__ssvfscanf_r+0x10b8>
 80110d6:	0531      	lsls	r1, r6, #20
 80110d8:	d54c      	bpl.n	8011174 <__ssvfscanf_r+0x1190>
 80110da:	6a39      	ldr	r1, [r7, #32]
 80110dc:	1909      	adds	r1, r1, r4
 80110de:	2900      	cmp	r1, #0
 80110e0:	d040      	beq.n	8011164 <__ssvfscanf_r+0x1180>
 80110e2:	e047      	b.n	8011174 <__ssvfscanf_r+0x1190>
 80110e4:	2198      	movs	r1, #152	; 0x98
 80110e6:	2080      	movs	r0, #128	; 0x80
 80110e8:	0109      	lsls	r1, r1, #4
 80110ea:	4031      	ands	r1, r6
 80110ec:	0040      	lsls	r0, r0, #1
 80110ee:	4281      	cmp	r1, r0
 80110f0:	d140      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 80110f2:	69f9      	ldr	r1, [r7, #28]
 80110f4:	2901      	cmp	r1, #1
 80110f6:	d13d      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 80110f8:	2080      	movs	r0, #128	; 0x80
 80110fa:	4940      	ldr	r1, [pc, #256]	; (80111fc <__ssvfscanf_r+0x1218>)
 80110fc:	0100      	lsls	r0, r0, #4
 80110fe:	400e      	ands	r6, r1
 8011100:	3132      	adds	r1, #50	; 0x32
 8011102:	31ff      	adds	r1, #255	; 0xff
 8011104:	7029      	strb	r1, [r5, #0]
 8011106:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011108:	4306      	orrs	r6, r0
 801110a:	3901      	subs	r1, #1
 801110c:	63f9      	str	r1, [r7, #60]	; 0x3c
 801110e:	3501      	adds	r5, #1
 8011110:	2100      	movs	r1, #0
 8011112:	61f9      	str	r1, [r7, #28]
 8011114:	e7dc      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 8011116:	2180      	movs	r1, #128	; 0x80
 8011118:	420e      	tst	r6, r1
 801111a:	d02b      	beq.n	8011174 <__ssvfscanf_r+0x1190>
 801111c:	438e      	bics	r6, r1
 801111e:	e7d7      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 8011120:	6a39      	ldr	r1, [r7, #32]
 8011122:	2900      	cmp	r1, #0
 8011124:	d10d      	bne.n	8011142 <__ssvfscanf_r+0x115e>
 8011126:	69f9      	ldr	r1, [r7, #28]
 8011128:	2900      	cmp	r1, #0
 801112a:	d10e      	bne.n	801114a <__ssvfscanf_r+0x1166>
 801112c:	21e0      	movs	r1, #224	; 0xe0
 801112e:	0030      	movs	r0, r6
 8011130:	00c9      	lsls	r1, r1, #3
 8011132:	4008      	ands	r0, r1
 8011134:	4288      	cmp	r0, r1
 8011136:	d108      	bne.n	801114a <__ssvfscanf_r+0x1166>
 8011138:	4931      	ldr	r1, [pc, #196]	; (8011200 <__ssvfscanf_r+0x121c>)
 801113a:	400e      	ands	r6, r1
 801113c:	2101      	movs	r1, #1
 801113e:	6239      	str	r1, [r7, #32]
 8011140:	e7c6      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 8011142:	6a39      	ldr	r1, [r7, #32]
 8011144:	2902      	cmp	r1, #2
 8011146:	d100      	bne.n	801114a <__ssvfscanf_r+0x1166>
 8011148:	e089      	b.n	801125e <__ssvfscanf_r+0x127a>
 801114a:	2c01      	cmp	r4, #1
 801114c:	d001      	beq.n	8011152 <__ssvfscanf_r+0x116e>
 801114e:	2c04      	cmp	r4, #4
 8011150:	d110      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 8011152:	3401      	adds	r4, #1
 8011154:	b2e4      	uxtb	r4, r4
 8011156:	e7bb      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 8011158:	0531      	lsls	r1, r6, #20
 801115a:	d508      	bpl.n	801116e <__ssvfscanf_r+0x118a>
 801115c:	6a39      	ldr	r1, [r7, #32]
 801115e:	1909      	adds	r1, r1, r4
 8011160:	2900      	cmp	r1, #0
 8011162:	d104      	bne.n	801116e <__ssvfscanf_r+0x118a>
 8011164:	4824      	ldr	r0, [pc, #144]	; (80111f8 <__ssvfscanf_r+0x1214>)
 8011166:	000c      	movs	r4, r1
 8011168:	4006      	ands	r6, r0
 801116a:	6239      	str	r1, [r7, #32]
 801116c:	e7b0      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 801116e:	6a39      	ldr	r1, [r7, #32]
 8011170:	2901      	cmp	r1, #1
 8011172:	d076      	beq.n	8011262 <__ssvfscanf_r+0x127e>
 8011174:	69fb      	ldr	r3, [r7, #28]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d001      	beq.n	801117e <__ssvfscanf_r+0x119a>
 801117a:	4b20      	ldr	r3, [pc, #128]	; (80111fc <__ssvfscanf_r+0x1218>)
 801117c:	401e      	ands	r6, r3
 801117e:	6a3b      	ldr	r3, [r7, #32]
 8011180:	3b01      	subs	r3, #1
 8011182:	2b01      	cmp	r3, #1
 8011184:	d877      	bhi.n	8011276 <__ssvfscanf_r+0x1292>
 8011186:	238c      	movs	r3, #140	; 0x8c
 8011188:	2248      	movs	r2, #72	; 0x48
 801118a:	005b      	lsls	r3, r3, #1
 801118c:	189b      	adds	r3, r3, r2
 801118e:	19db      	adds	r3, r3, r7
 8011190:	429d      	cmp	r5, r3
 8011192:	d801      	bhi.n	8011198 <__ssvfscanf_r+0x11b4>
 8011194:	f7ff f823 	bl	80101de <__ssvfscanf_r+0x1fa>
 8011198:	3d01      	subs	r5, #1
 801119a:	7829      	ldrb	r1, [r5, #0]
 801119c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801119e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80111a0:	f001 fdf2 	bl	8012d88 <_sungetc_r>
 80111a4:	e7ef      	b.n	8011186 <__ssvfscanf_r+0x11a2>
 80111a6:	2c00      	cmp	r4, #0
 80111a8:	d10c      	bne.n	80111c4 <__ssvfscanf_r+0x11e0>
 80111aa:	69f9      	ldr	r1, [r7, #28]
 80111ac:	2900      	cmp	r1, #0
 80111ae:	d1e4      	bne.n	801117a <__ssvfscanf_r+0x1196>
 80111b0:	21e0      	movs	r1, #224	; 0xe0
 80111b2:	0030      	movs	r0, r6
 80111b4:	00c9      	lsls	r1, r1, #3
 80111b6:	4008      	ands	r0, r1
 80111b8:	4288      	cmp	r0, r1
 80111ba:	d1e0      	bne.n	801117e <__ssvfscanf_r+0x119a>
 80111bc:	4910      	ldr	r1, [pc, #64]	; (8011200 <__ssvfscanf_r+0x121c>)
 80111be:	3401      	adds	r4, #1
 80111c0:	400e      	ands	r6, r1
 80111c2:	e785      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 80111c4:	20fd      	movs	r0, #253	; 0xfd
 80111c6:	1ee1      	subs	r1, r4, #3
 80111c8:	4201      	tst	r1, r0
 80111ca:	d1d3      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 80111cc:	e7c1      	b.n	8011152 <__ssvfscanf_r+0x116e>
 80111ce:	0531      	lsls	r1, r6, #20
 80111d0:	d503      	bpl.n	80111da <__ssvfscanf_r+0x11f6>
 80111d2:	6a39      	ldr	r1, [r7, #32]
 80111d4:	1909      	adds	r1, r1, r4
 80111d6:	2900      	cmp	r1, #0
 80111d8:	d0c4      	beq.n	8011164 <__ssvfscanf_r+0x1180>
 80111da:	2c02      	cmp	r4, #2
 80111dc:	d1ca      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 80111de:	2403      	movs	r4, #3
 80111e0:	e776      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 80111e2:	2c06      	cmp	r4, #6
 80111e4:	d1c6      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 80111e6:	2407      	movs	r4, #7
 80111e8:	e772      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 80111ea:	2c07      	cmp	r4, #7
 80111ec:	d1c2      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 80111ee:	2408      	movs	r4, #8
 80111f0:	e76e      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 80111f2:	46c0      	nop			; (mov r8, r8)
 80111f4:	0800d3a5 	.word	0x0800d3a5
 80111f8:	fffffe7f 	.word	0xfffffe7f
 80111fc:	fffffeff 	.word	0xfffffeff
 8011200:	fffff87f 	.word	0xfffff87f
 8011204:	0531      	lsls	r1, r6, #20
 8011206:	d5b5      	bpl.n	8011174 <__ssvfscanf_r+0x1190>
 8011208:	21a0      	movs	r1, #160	; 0xa0
 801120a:	2080      	movs	r0, #128	; 0x80
 801120c:	00c9      	lsls	r1, r1, #3
 801120e:	00c0      	lsls	r0, r0, #3
 8011210:	4031      	ands	r1, r6
 8011212:	4281      	cmp	r1, r0
 8011214:	d004      	beq.n	8011220 <__ssvfscanf_r+0x123c>
 8011216:	4206      	tst	r6, r0
 8011218:	d0ac      	beq.n	8011174 <__ssvfscanf_r+0x1190>
 801121a:	69f9      	ldr	r1, [r7, #28]
 801121c:	2900      	cmp	r1, #0
 801121e:	d0ae      	beq.n	801117e <__ssvfscanf_r+0x119a>
 8011220:	2180      	movs	r1, #128	; 0x80
 8011222:	0089      	lsls	r1, r1, #2
 8011224:	420e      	tst	r6, r1
 8011226:	d104      	bne.n	8011232 <__ssvfscanf_r+0x124e>
 8011228:	69f9      	ldr	r1, [r7, #28]
 801122a:	6938      	ldr	r0, [r7, #16]
 801122c:	607d      	str	r5, [r7, #4]
 801122e:	1a09      	subs	r1, r1, r0
 8011230:	60b9      	str	r1, [r7, #8]
 8011232:	20c0      	movs	r0, #192	; 0xc0
 8011234:	4973      	ldr	r1, [pc, #460]	; (8011404 <__ssvfscanf_r+0x1420>)
 8011236:	0040      	lsls	r0, r0, #1
 8011238:	400e      	ands	r6, r1
 801123a:	4306      	orrs	r6, r0
 801123c:	e768      	b.n	8011110 <__ssvfscanf_r+0x112c>
 801123e:	0531      	lsls	r1, r6, #20
 8011240:	d5e2      	bpl.n	8011208 <__ssvfscanf_r+0x1224>
 8011242:	e74a      	b.n	80110da <__ssvfscanf_r+0x10f6>
 8011244:	6839      	ldr	r1, [r7, #0]
 8011246:	7809      	ldrb	r1, [r1, #0]
 8011248:	4291      	cmp	r1, r2
 801124a:	d193      	bne.n	8011174 <__ssvfscanf_r+0x1190>
 801124c:	2180      	movs	r1, #128	; 0x80
 801124e:	0089      	lsls	r1, r1, #2
 8011250:	420e      	tst	r6, r1
 8011252:	d08f      	beq.n	8011174 <__ssvfscanf_r+0x1190>
 8011254:	496c      	ldr	r1, [pc, #432]	; (8011408 <__ssvfscanf_r+0x1424>)
 8011256:	400e      	ands	r6, r1
 8011258:	69f9      	ldr	r1, [r7, #28]
 801125a:	6139      	str	r1, [r7, #16]
 801125c:	e738      	b.n	80110d0 <__ssvfscanf_r+0x10ec>
 801125e:	2103      	movs	r1, #3
 8011260:	e76d      	b.n	801113e <__ssvfscanf_r+0x115a>
 8011262:	2102      	movs	r1, #2
 8011264:	e76b      	b.n	801113e <__ssvfscanf_r+0x115a>
 8011266:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011268:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801126a:	f001 fdc9 	bl	8012e00 <__ssrefill_r>
 801126e:	2800      	cmp	r0, #0
 8011270:	d100      	bne.n	8011274 <__ssvfscanf_r+0x1290>
 8011272:	e723      	b.n	80110bc <__ssvfscanf_r+0x10d8>
 8011274:	e77e      	b.n	8011174 <__ssvfscanf_r+0x1190>
 8011276:	1e63      	subs	r3, r4, #1
 8011278:	2b06      	cmp	r3, #6
 801127a:	d825      	bhi.n	80112c8 <__ssvfscanf_r+0x12e4>
 801127c:	2c02      	cmp	r4, #2
 801127e:	d837      	bhi.n	80112f0 <__ssvfscanf_r+0x130c>
 8011280:	238c      	movs	r3, #140	; 0x8c
 8011282:	2248      	movs	r2, #72	; 0x48
 8011284:	005b      	lsls	r3, r3, #1
 8011286:	189b      	adds	r3, r3, r2
 8011288:	19db      	adds	r3, r3, r7
 801128a:	429d      	cmp	r5, r3
 801128c:	d801      	bhi.n	8011292 <__ssvfscanf_r+0x12ae>
 801128e:	f7fe ffa6 	bl	80101de <__ssvfscanf_r+0x1fa>
 8011292:	3d01      	subs	r5, #1
 8011294:	7829      	ldrb	r1, [r5, #0]
 8011296:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011298:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801129a:	f001 fd75 	bl	8012d88 <_sungetc_r>
 801129e:	e7ef      	b.n	8011280 <__ssvfscanf_r+0x129c>
 80112a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80112a4:	3b01      	subs	r3, #1
 80112a6:	7819      	ldrb	r1, [r3, #0]
 80112a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80112aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80112ac:	f001 fd6c 	bl	8012d88 <_sungetc_r>
 80112b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112b2:	6a3a      	ldr	r2, [r7, #32]
 80112b4:	189b      	adds	r3, r3, r2
 80112b6:	b2db      	uxtb	r3, r3
 80112b8:	2b03      	cmp	r3, #3
 80112ba:	d8f1      	bhi.n	80112a0 <__ssvfscanf_r+0x12bc>
 80112bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112be:	3c03      	subs	r4, #3
 80112c0:	b2e4      	uxtb	r4, r4
 80112c2:	1b1b      	subs	r3, r3, r4
 80112c4:	1b2d      	subs	r5, r5, r4
 80112c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80112c8:	05f3      	lsls	r3, r6, #23
 80112ca:	d52f      	bpl.n	801132c <__ssvfscanf_r+0x1348>
 80112cc:	0573      	lsls	r3, r6, #21
 80112ce:	d514      	bpl.n	80112fa <__ssvfscanf_r+0x1316>
 80112d0:	238c      	movs	r3, #140	; 0x8c
 80112d2:	2248      	movs	r2, #72	; 0x48
 80112d4:	005b      	lsls	r3, r3, #1
 80112d6:	189b      	adds	r3, r3, r2
 80112d8:	19db      	adds	r3, r3, r7
 80112da:	429d      	cmp	r5, r3
 80112dc:	d801      	bhi.n	80112e2 <__ssvfscanf_r+0x12fe>
 80112de:	f7fe ff7e 	bl	80101de <__ssvfscanf_r+0x1fa>
 80112e2:	3d01      	subs	r5, #1
 80112e4:	7829      	ldrb	r1, [r5, #0]
 80112e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80112e8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80112ea:	f001 fd4d 	bl	8012d88 <_sungetc_r>
 80112ee:	e7ef      	b.n	80112d0 <__ssvfscanf_r+0x12ec>
 80112f0:	1b63      	subs	r3, r4, r5
 80112f2:	b2db      	uxtb	r3, r3
 80112f4:	63fd      	str	r5, [r7, #60]	; 0x3c
 80112f6:	623b      	str	r3, [r7, #32]
 80112f8:	e7da      	b.n	80112b0 <__ssvfscanf_r+0x12cc>
 80112fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112fc:	1e6c      	subs	r4, r5, #1
 80112fe:	7821      	ldrb	r1, [r4, #0]
 8011300:	3b01      	subs	r3, #1
 8011302:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011304:	2965      	cmp	r1, #101	; 0x65
 8011306:	d00a      	beq.n	801131e <__ssvfscanf_r+0x133a>
 8011308:	2945      	cmp	r1, #69	; 0x45
 801130a:	d008      	beq.n	801131e <__ssvfscanf_r+0x133a>
 801130c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801130e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011310:	f001 fd3a 	bl	8012d88 <_sungetc_r>
 8011314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011316:	1eac      	subs	r4, r5, #2
 8011318:	3b02      	subs	r3, #2
 801131a:	7821      	ldrb	r1, [r4, #0]
 801131c:	63fb      	str	r3, [r7, #60]	; 0x3c
 801131e:	0025      	movs	r5, r4
 8011320:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011322:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011324:	f001 fd30 	bl	8012d88 <_sungetc_r>
 8011328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801132a:	63bb      	str	r3, [r7, #56]	; 0x38
 801132c:	2310      	movs	r3, #16
 801132e:	0032      	movs	r2, r6
 8011330:	401a      	ands	r2, r3
 8011332:	421e      	tst	r6, r3
 8011334:	d001      	beq.n	801133a <__ssvfscanf_r+0x1356>
 8011336:	f7fe fe71 	bl	801001c <__ssvfscanf_r+0x38>
 801133a:	23c0      	movs	r3, #192	; 0xc0
 801133c:	2180      	movs	r1, #128	; 0x80
 801133e:	00db      	lsls	r3, r3, #3
 8011340:	702a      	strb	r2, [r5, #0]
 8011342:	4033      	ands	r3, r6
 8011344:	00c9      	lsls	r1, r1, #3
 8011346:	428b      	cmp	r3, r1
 8011348:	d11f      	bne.n	801138a <__ssvfscanf_r+0x13a6>
 801134a:	693b      	ldr	r3, [r7, #16]
 801134c:	69fa      	ldr	r2, [r7, #28]
 801134e:	69f9      	ldr	r1, [r7, #28]
 8011350:	1a9a      	subs	r2, r3, r2
 8011352:	428b      	cmp	r3, r1
 8011354:	d125      	bne.n	80113a2 <__ssvfscanf_r+0x13be>
 8011356:	238c      	movs	r3, #140	; 0x8c
 8011358:	2148      	movs	r1, #72	; 0x48
 801135a:	005b      	lsls	r3, r3, #1
 801135c:	185b      	adds	r3, r3, r1
 801135e:	19d9      	adds	r1, r3, r7
 8011360:	2200      	movs	r2, #0
 8011362:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011364:	f7fb fef0 	bl	800d148 <_strtod_r>
 8011368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801136a:	0004      	movs	r4, r0
 801136c:	3304      	adds	r3, #4
 801136e:	000d      	movs	r5, r1
 8011370:	623b      	str	r3, [r7, #32]
 8011372:	07f3      	lsls	r3, r6, #31
 8011374:	d523      	bpl.n	80113be <__ssvfscanf_r+0x13da>
 8011376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	601c      	str	r4, [r3, #0]
 801137c:	605d      	str	r5, [r3, #4]
 801137e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011380:	3301      	adds	r3, #1
 8011382:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011384:	6a3b      	ldr	r3, [r7, #32]
 8011386:	f7fe ffa5 	bl	80102d4 <__ssvfscanf_r+0x2f0>
 801138a:	68bb      	ldr	r3, [r7, #8]
 801138c:	2b00      	cmp	r3, #0
 801138e:	d0e2      	beq.n	8011356 <__ssvfscanf_r+0x1372>
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011394:	1c59      	adds	r1, r3, #1
 8011396:	230a      	movs	r3, #10
 8011398:	f7fb ff72 	bl	800d280 <_strtol_r>
 801139c:	68bb      	ldr	r3, [r7, #8]
 801139e:	687d      	ldr	r5, [r7, #4]
 80113a0:	1ac2      	subs	r2, r0, r3
 80113a2:	2148      	movs	r1, #72	; 0x48
 80113a4:	4b19      	ldr	r3, [pc, #100]	; (801140c <__ssvfscanf_r+0x1428>)
 80113a6:	185b      	adds	r3, r3, r1
 80113a8:	19db      	adds	r3, r3, r7
 80113aa:	429d      	cmp	r5, r3
 80113ac:	d302      	bcc.n	80113b4 <__ssvfscanf_r+0x13d0>
 80113ae:	4b18      	ldr	r3, [pc, #96]	; (8011410 <__ssvfscanf_r+0x142c>)
 80113b0:	185b      	adds	r3, r3, r1
 80113b2:	19dd      	adds	r5, r3, r7
 80113b4:	0028      	movs	r0, r5
 80113b6:	4917      	ldr	r1, [pc, #92]	; (8011414 <__ssvfscanf_r+0x1430>)
 80113b8:	f7fc f8fc 	bl	800d5b4 <sprintf>
 80113bc:	e7cb      	b.n	8011356 <__ssvfscanf_r+0x1372>
 80113be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113c0:	681b      	ldr	r3, [r3, #0]
 80113c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80113c4:	07b6      	lsls	r6, r6, #30
 80113c6:	d4d8      	bmi.n	801137a <__ssvfscanf_r+0x1396>
 80113c8:	0002      	movs	r2, r0
 80113ca:	000b      	movs	r3, r1
 80113cc:	f7f0 ff92 	bl	80022f4 <__aeabi_dcmpun>
 80113d0:	2800      	cmp	r0, #0
 80113d2:	d005      	beq.n	80113e0 <__ssvfscanf_r+0x13fc>
 80113d4:	4810      	ldr	r0, [pc, #64]	; (8011418 <__ssvfscanf_r+0x1434>)
 80113d6:	f7fc fabf 	bl	800d958 <nanf>
 80113da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113dc:	6018      	str	r0, [r3, #0]
 80113de:	e7ce      	b.n	801137e <__ssvfscanf_r+0x139a>
 80113e0:	0020      	movs	r0, r4
 80113e2:	0029      	movs	r1, r5
 80113e4:	f7f1 f830 	bl	8002448 <__aeabi_d2f>
 80113e8:	e7f7      	b.n	80113da <__ssvfscanf_r+0x13f6>
 80113ea:	00a3      	lsls	r3, r4, #2
 80113ec:	18ed      	adds	r5, r5, r3
 80113ee:	682b      	ldr	r3, [r5, #0]
 80113f0:	3401      	adds	r4, #1
 80113f2:	6818      	ldr	r0, [r3, #0]
 80113f4:	f7fa fe58 	bl	800c0a8 <free>
 80113f8:	2200      	movs	r2, #0
 80113fa:	682b      	ldr	r3, [r5, #0]
 80113fc:	601a      	str	r2, [r3, #0]
 80113fe:	f7fe ffc3 	bl	8010388 <__ssvfscanf_r+0x3a4>
 8011402:	46c0      	nop			; (mov r8, r8)
 8011404:	fffff07f 	.word	0xfffff07f
 8011408:	fffffd7f 	.word	0xfffffd7f
 801140c:	0000026b 	.word	0x0000026b
 8011410:	0000026a 	.word	0x0000026a
 8011414:	08016180 	.word	0x08016180
 8011418:	080161e3 	.word	0x080161e3

0801141c <_fclose_r>:
 801141c:	b570      	push	{r4, r5, r6, lr}
 801141e:	0005      	movs	r5, r0
 8011420:	1e0c      	subs	r4, r1, #0
 8011422:	d102      	bne.n	801142a <_fclose_r+0xe>
 8011424:	2600      	movs	r6, #0
 8011426:	0030      	movs	r0, r6
 8011428:	bd70      	pop	{r4, r5, r6, pc}
 801142a:	2800      	cmp	r0, #0
 801142c:	d004      	beq.n	8011438 <_fclose_r+0x1c>
 801142e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011430:	2b00      	cmp	r3, #0
 8011432:	d101      	bne.n	8011438 <_fclose_r+0x1c>
 8011434:	f7fc f856 	bl	800d4e4 <__sinit>
 8011438:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801143a:	07db      	lsls	r3, r3, #31
 801143c:	d405      	bmi.n	801144a <_fclose_r+0x2e>
 801143e:	89a3      	ldrh	r3, [r4, #12]
 8011440:	059b      	lsls	r3, r3, #22
 8011442:	d402      	bmi.n	801144a <_fclose_r+0x2e>
 8011444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011446:	f7fc fa6b 	bl	800d920 <__retarget_lock_acquire_recursive>
 801144a:	220c      	movs	r2, #12
 801144c:	5ea3      	ldrsh	r3, [r4, r2]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d109      	bne.n	8011466 <_fclose_r+0x4a>
 8011452:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011454:	3301      	adds	r3, #1
 8011456:	0016      	movs	r6, r2
 8011458:	401e      	ands	r6, r3
 801145a:	421a      	tst	r2, r3
 801145c:	d1e2      	bne.n	8011424 <_fclose_r+0x8>
 801145e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011460:	f7fc fa5f 	bl	800d922 <__retarget_lock_release_recursive>
 8011464:	e7df      	b.n	8011426 <_fclose_r+0xa>
 8011466:	0021      	movs	r1, r4
 8011468:	0028      	movs	r0, r5
 801146a:	f000 f837 	bl	80114dc <__sflush_r>
 801146e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8011470:	0006      	movs	r6, r0
 8011472:	2b00      	cmp	r3, #0
 8011474:	d006      	beq.n	8011484 <_fclose_r+0x68>
 8011476:	0028      	movs	r0, r5
 8011478:	69e1      	ldr	r1, [r4, #28]
 801147a:	4798      	blx	r3
 801147c:	2800      	cmp	r0, #0
 801147e:	da01      	bge.n	8011484 <_fclose_r+0x68>
 8011480:	2601      	movs	r6, #1
 8011482:	4276      	negs	r6, r6
 8011484:	89a3      	ldrh	r3, [r4, #12]
 8011486:	061b      	lsls	r3, r3, #24
 8011488:	d503      	bpl.n	8011492 <_fclose_r+0x76>
 801148a:	0028      	movs	r0, r5
 801148c:	6921      	ldr	r1, [r4, #16]
 801148e:	f7fc facf 	bl	800da30 <_free_r>
 8011492:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011494:	2900      	cmp	r1, #0
 8011496:	d008      	beq.n	80114aa <_fclose_r+0x8e>
 8011498:	0023      	movs	r3, r4
 801149a:	3340      	adds	r3, #64	; 0x40
 801149c:	4299      	cmp	r1, r3
 801149e:	d002      	beq.n	80114a6 <_fclose_r+0x8a>
 80114a0:	0028      	movs	r0, r5
 80114a2:	f7fc fac5 	bl	800da30 <_free_r>
 80114a6:	2300      	movs	r3, #0
 80114a8:	6323      	str	r3, [r4, #48]	; 0x30
 80114aa:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80114ac:	2900      	cmp	r1, #0
 80114ae:	d004      	beq.n	80114ba <_fclose_r+0x9e>
 80114b0:	0028      	movs	r0, r5
 80114b2:	f7fc fabd 	bl	800da30 <_free_r>
 80114b6:	2300      	movs	r3, #0
 80114b8:	6463      	str	r3, [r4, #68]	; 0x44
 80114ba:	f7fc f803 	bl	800d4c4 <__sfp_lock_acquire>
 80114be:	2300      	movs	r3, #0
 80114c0:	81a3      	strh	r3, [r4, #12]
 80114c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80114c4:	07db      	lsls	r3, r3, #31
 80114c6:	d402      	bmi.n	80114ce <_fclose_r+0xb2>
 80114c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80114ca:	f7fc fa2a 	bl	800d922 <__retarget_lock_release_recursive>
 80114ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80114d0:	f7fc fa25 	bl	800d91e <__retarget_lock_close_recursive>
 80114d4:	f7fb fffe 	bl	800d4d4 <__sfp_lock_release>
 80114d8:	e7a5      	b.n	8011426 <_fclose_r+0xa>
	...

080114dc <__sflush_r>:
 80114dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80114de:	230c      	movs	r3, #12
 80114e0:	5eca      	ldrsh	r2, [r1, r3]
 80114e2:	000c      	movs	r4, r1
 80114e4:	0005      	movs	r5, r0
 80114e6:	b291      	uxth	r1, r2
 80114e8:	0713      	lsls	r3, r2, #28
 80114ea:	d464      	bmi.n	80115b6 <__sflush_r+0xda>
 80114ec:	2380      	movs	r3, #128	; 0x80
 80114ee:	011b      	lsls	r3, r3, #4
 80114f0:	4313      	orrs	r3, r2
 80114f2:	6862      	ldr	r2, [r4, #4]
 80114f4:	81a3      	strh	r3, [r4, #12]
 80114f6:	2a00      	cmp	r2, #0
 80114f8:	dc04      	bgt.n	8011504 <__sflush_r+0x28>
 80114fa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80114fc:	2a00      	cmp	r2, #0
 80114fe:	dc01      	bgt.n	8011504 <__sflush_r+0x28>
 8011500:	2000      	movs	r0, #0
 8011502:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011504:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8011506:	2f00      	cmp	r7, #0
 8011508:	d0fa      	beq.n	8011500 <__sflush_r+0x24>
 801150a:	2200      	movs	r2, #0
 801150c:	2080      	movs	r0, #128	; 0x80
 801150e:	682e      	ldr	r6, [r5, #0]
 8011510:	602a      	str	r2, [r5, #0]
 8011512:	001a      	movs	r2, r3
 8011514:	0140      	lsls	r0, r0, #5
 8011516:	69e1      	ldr	r1, [r4, #28]
 8011518:	4002      	ands	r2, r0
 801151a:	4203      	tst	r3, r0
 801151c:	d038      	beq.n	8011590 <__sflush_r+0xb4>
 801151e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8011520:	89a3      	ldrh	r3, [r4, #12]
 8011522:	075b      	lsls	r3, r3, #29
 8011524:	d506      	bpl.n	8011534 <__sflush_r+0x58>
 8011526:	6863      	ldr	r3, [r4, #4]
 8011528:	1ac0      	subs	r0, r0, r3
 801152a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801152c:	2b00      	cmp	r3, #0
 801152e:	d001      	beq.n	8011534 <__sflush_r+0x58>
 8011530:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8011532:	1ac0      	subs	r0, r0, r3
 8011534:	0002      	movs	r2, r0
 8011536:	2300      	movs	r3, #0
 8011538:	0028      	movs	r0, r5
 801153a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 801153c:	69e1      	ldr	r1, [r4, #28]
 801153e:	47b8      	blx	r7
 8011540:	89a2      	ldrh	r2, [r4, #12]
 8011542:	1c43      	adds	r3, r0, #1
 8011544:	d106      	bne.n	8011554 <__sflush_r+0x78>
 8011546:	6829      	ldr	r1, [r5, #0]
 8011548:	291d      	cmp	r1, #29
 801154a:	d830      	bhi.n	80115ae <__sflush_r+0xd2>
 801154c:	4b2c      	ldr	r3, [pc, #176]	; (8011600 <__sflush_r+0x124>)
 801154e:	410b      	asrs	r3, r1
 8011550:	07db      	lsls	r3, r3, #31
 8011552:	d42c      	bmi.n	80115ae <__sflush_r+0xd2>
 8011554:	4b2b      	ldr	r3, [pc, #172]	; (8011604 <__sflush_r+0x128>)
 8011556:	4013      	ands	r3, r2
 8011558:	2200      	movs	r2, #0
 801155a:	6062      	str	r2, [r4, #4]
 801155c:	6922      	ldr	r2, [r4, #16]
 801155e:	b21b      	sxth	r3, r3
 8011560:	81a3      	strh	r3, [r4, #12]
 8011562:	6022      	str	r2, [r4, #0]
 8011564:	04db      	lsls	r3, r3, #19
 8011566:	d505      	bpl.n	8011574 <__sflush_r+0x98>
 8011568:	1c43      	adds	r3, r0, #1
 801156a:	d102      	bne.n	8011572 <__sflush_r+0x96>
 801156c:	682b      	ldr	r3, [r5, #0]
 801156e:	2b00      	cmp	r3, #0
 8011570:	d100      	bne.n	8011574 <__sflush_r+0x98>
 8011572:	6520      	str	r0, [r4, #80]	; 0x50
 8011574:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011576:	602e      	str	r6, [r5, #0]
 8011578:	2900      	cmp	r1, #0
 801157a:	d0c1      	beq.n	8011500 <__sflush_r+0x24>
 801157c:	0023      	movs	r3, r4
 801157e:	3340      	adds	r3, #64	; 0x40
 8011580:	4299      	cmp	r1, r3
 8011582:	d002      	beq.n	801158a <__sflush_r+0xae>
 8011584:	0028      	movs	r0, r5
 8011586:	f7fc fa53 	bl	800da30 <_free_r>
 801158a:	2000      	movs	r0, #0
 801158c:	6320      	str	r0, [r4, #48]	; 0x30
 801158e:	e7b8      	b.n	8011502 <__sflush_r+0x26>
 8011590:	2301      	movs	r3, #1
 8011592:	0028      	movs	r0, r5
 8011594:	47b8      	blx	r7
 8011596:	1c43      	adds	r3, r0, #1
 8011598:	d1c2      	bne.n	8011520 <__sflush_r+0x44>
 801159a:	682b      	ldr	r3, [r5, #0]
 801159c:	2b00      	cmp	r3, #0
 801159e:	d0bf      	beq.n	8011520 <__sflush_r+0x44>
 80115a0:	2b1d      	cmp	r3, #29
 80115a2:	d001      	beq.n	80115a8 <__sflush_r+0xcc>
 80115a4:	2b16      	cmp	r3, #22
 80115a6:	d101      	bne.n	80115ac <__sflush_r+0xd0>
 80115a8:	602e      	str	r6, [r5, #0]
 80115aa:	e7a9      	b.n	8011500 <__sflush_r+0x24>
 80115ac:	89a2      	ldrh	r2, [r4, #12]
 80115ae:	2340      	movs	r3, #64	; 0x40
 80115b0:	4313      	orrs	r3, r2
 80115b2:	81a3      	strh	r3, [r4, #12]
 80115b4:	e7a5      	b.n	8011502 <__sflush_r+0x26>
 80115b6:	6926      	ldr	r6, [r4, #16]
 80115b8:	2e00      	cmp	r6, #0
 80115ba:	d0a1      	beq.n	8011500 <__sflush_r+0x24>
 80115bc:	6827      	ldr	r7, [r4, #0]
 80115be:	6026      	str	r6, [r4, #0]
 80115c0:	1bbb      	subs	r3, r7, r6
 80115c2:	9301      	str	r3, [sp, #4]
 80115c4:	2300      	movs	r3, #0
 80115c6:	0789      	lsls	r1, r1, #30
 80115c8:	d100      	bne.n	80115cc <__sflush_r+0xf0>
 80115ca:	6963      	ldr	r3, [r4, #20]
 80115cc:	60a3      	str	r3, [r4, #8]
 80115ce:	9b01      	ldr	r3, [sp, #4]
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	dc00      	bgt.n	80115d6 <__sflush_r+0xfa>
 80115d4:	e794      	b.n	8011500 <__sflush_r+0x24>
 80115d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80115d8:	0032      	movs	r2, r6
 80115da:	001f      	movs	r7, r3
 80115dc:	0028      	movs	r0, r5
 80115de:	9b01      	ldr	r3, [sp, #4]
 80115e0:	69e1      	ldr	r1, [r4, #28]
 80115e2:	47b8      	blx	r7
 80115e4:	2800      	cmp	r0, #0
 80115e6:	dc06      	bgt.n	80115f6 <__sflush_r+0x11a>
 80115e8:	2340      	movs	r3, #64	; 0x40
 80115ea:	2001      	movs	r0, #1
 80115ec:	89a2      	ldrh	r2, [r4, #12]
 80115ee:	4240      	negs	r0, r0
 80115f0:	4313      	orrs	r3, r2
 80115f2:	81a3      	strh	r3, [r4, #12]
 80115f4:	e785      	b.n	8011502 <__sflush_r+0x26>
 80115f6:	9b01      	ldr	r3, [sp, #4]
 80115f8:	1836      	adds	r6, r6, r0
 80115fa:	1a1b      	subs	r3, r3, r0
 80115fc:	9301      	str	r3, [sp, #4]
 80115fe:	e7e6      	b.n	80115ce <__sflush_r+0xf2>
 8011600:	dfbffffe 	.word	0xdfbffffe
 8011604:	fffff7ff 	.word	0xfffff7ff

08011608 <_fflush_r>:
 8011608:	b570      	push	{r4, r5, r6, lr}
 801160a:	0005      	movs	r5, r0
 801160c:	000c      	movs	r4, r1
 801160e:	2800      	cmp	r0, #0
 8011610:	d004      	beq.n	801161c <_fflush_r+0x14>
 8011612:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011614:	2b00      	cmp	r3, #0
 8011616:	d101      	bne.n	801161c <_fflush_r+0x14>
 8011618:	f7fb ff64 	bl	800d4e4 <__sinit>
 801161c:	220c      	movs	r2, #12
 801161e:	5ea3      	ldrsh	r3, [r4, r2]
 8011620:	1e1e      	subs	r6, r3, #0
 8011622:	d015      	beq.n	8011650 <_fflush_r+0x48>
 8011624:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011626:	07d2      	lsls	r2, r2, #31
 8011628:	d404      	bmi.n	8011634 <_fflush_r+0x2c>
 801162a:	059b      	lsls	r3, r3, #22
 801162c:	d402      	bmi.n	8011634 <_fflush_r+0x2c>
 801162e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011630:	f7fc f976 	bl	800d920 <__retarget_lock_acquire_recursive>
 8011634:	0021      	movs	r1, r4
 8011636:	0028      	movs	r0, r5
 8011638:	f7ff ff50 	bl	80114dc <__sflush_r>
 801163c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801163e:	0006      	movs	r6, r0
 8011640:	07db      	lsls	r3, r3, #31
 8011642:	d405      	bmi.n	8011650 <_fflush_r+0x48>
 8011644:	89a3      	ldrh	r3, [r4, #12]
 8011646:	059b      	lsls	r3, r3, #22
 8011648:	d402      	bmi.n	8011650 <_fflush_r+0x48>
 801164a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801164c:	f7fc f969 	bl	800d922 <__retarget_lock_release_recursive>
 8011650:	0030      	movs	r0, r6
 8011652:	bd70      	pop	{r4, r5, r6, pc}

08011654 <__sccl>:
 8011654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011656:	780b      	ldrb	r3, [r1, #0]
 8011658:	0004      	movs	r4, r0
 801165a:	2b5e      	cmp	r3, #94	; 0x5e
 801165c:	d019      	beq.n	8011692 <__sccl+0x3e>
 801165e:	2200      	movs	r2, #0
 8011660:	1c4d      	adds	r5, r1, #1
 8011662:	0021      	movs	r1, r4
 8011664:	1c60      	adds	r0, r4, #1
 8011666:	30ff      	adds	r0, #255	; 0xff
 8011668:	700a      	strb	r2, [r1, #0]
 801166a:	3101      	adds	r1, #1
 801166c:	4281      	cmp	r1, r0
 801166e:	d1fb      	bne.n	8011668 <__sccl+0x14>
 8011670:	1e68      	subs	r0, r5, #1
 8011672:	2b00      	cmp	r3, #0
 8011674:	d00c      	beq.n	8011690 <__sccl+0x3c>
 8011676:	2101      	movs	r1, #1
 8011678:	262d      	movs	r6, #45	; 0x2d
 801167a:	404a      	eors	r2, r1
 801167c:	0028      	movs	r0, r5
 801167e:	54e2      	strb	r2, [r4, r3]
 8011680:	7801      	ldrb	r1, [r0, #0]
 8011682:	1c45      	adds	r5, r0, #1
 8011684:	292d      	cmp	r1, #45	; 0x2d
 8011686:	d00c      	beq.n	80116a2 <__sccl+0x4e>
 8011688:	295d      	cmp	r1, #93	; 0x5d
 801168a:	d01d      	beq.n	80116c8 <__sccl+0x74>
 801168c:	2900      	cmp	r1, #0
 801168e:	d104      	bne.n	801169a <__sccl+0x46>
 8011690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011692:	2201      	movs	r2, #1
 8011694:	784b      	ldrb	r3, [r1, #1]
 8011696:	1c8d      	adds	r5, r1, #2
 8011698:	e7e3      	b.n	8011662 <__sccl+0xe>
 801169a:	000b      	movs	r3, r1
 801169c:	e7ee      	b.n	801167c <__sccl+0x28>
 801169e:	0033      	movs	r3, r6
 80116a0:	e7ec      	b.n	801167c <__sccl+0x28>
 80116a2:	7841      	ldrb	r1, [r0, #1]
 80116a4:	295d      	cmp	r1, #93	; 0x5d
 80116a6:	d0fa      	beq.n	801169e <__sccl+0x4a>
 80116a8:	428b      	cmp	r3, r1
 80116aa:	dcf8      	bgt.n	801169e <__sccl+0x4a>
 80116ac:	001d      	movs	r5, r3
 80116ae:	3002      	adds	r0, #2
 80116b0:	3501      	adds	r5, #1
 80116b2:	5562      	strb	r2, [r4, r5]
 80116b4:	42a9      	cmp	r1, r5
 80116b6:	dcfb      	bgt.n	80116b0 <__sccl+0x5c>
 80116b8:	2500      	movs	r5, #0
 80116ba:	1c5f      	adds	r7, r3, #1
 80116bc:	428b      	cmp	r3, r1
 80116be:	da01      	bge.n	80116c4 <__sccl+0x70>
 80116c0:	1acd      	subs	r5, r1, r3
 80116c2:	3d01      	subs	r5, #1
 80116c4:	197b      	adds	r3, r7, r5
 80116c6:	e7db      	b.n	8011680 <__sccl+0x2c>
 80116c8:	0028      	movs	r0, r5
 80116ca:	e7e1      	b.n	8011690 <__sccl+0x3c>

080116cc <_localeconv_r>:
 80116cc:	4800      	ldr	r0, [pc, #0]	; (80116d0 <_localeconv_r+0x4>)
 80116ce:	4770      	bx	lr
 80116d0:	20000534 	.word	0x20000534

080116d4 <__libc_fini_array>:
 80116d4:	b570      	push	{r4, r5, r6, lr}
 80116d6:	4c07      	ldr	r4, [pc, #28]	; (80116f4 <__libc_fini_array+0x20>)
 80116d8:	4d07      	ldr	r5, [pc, #28]	; (80116f8 <__libc_fini_array+0x24>)
 80116da:	1b64      	subs	r4, r4, r5
 80116dc:	10a4      	asrs	r4, r4, #2
 80116de:	2c00      	cmp	r4, #0
 80116e0:	d102      	bne.n	80116e8 <__libc_fini_array+0x14>
 80116e2:	f002 fd47 	bl	8014174 <_fini>
 80116e6:	bd70      	pop	{r4, r5, r6, pc}
 80116e8:	3c01      	subs	r4, #1
 80116ea:	00a3      	lsls	r3, r4, #2
 80116ec:	58eb      	ldr	r3, [r5, r3]
 80116ee:	4798      	blx	r3
 80116f0:	e7f5      	b.n	80116de <__libc_fini_array+0xa>
 80116f2:	46c0      	nop			; (mov r8, r8)
 80116f4:	08016280 	.word	0x08016280
 80116f8:	0801627c 	.word	0x0801627c

080116fc <memchr>:
 80116fc:	b2c9      	uxtb	r1, r1
 80116fe:	1882      	adds	r2, r0, r2
 8011700:	4290      	cmp	r0, r2
 8011702:	d101      	bne.n	8011708 <memchr+0xc>
 8011704:	2000      	movs	r0, #0
 8011706:	4770      	bx	lr
 8011708:	7803      	ldrb	r3, [r0, #0]
 801170a:	428b      	cmp	r3, r1
 801170c:	d0fb      	beq.n	8011706 <memchr+0xa>
 801170e:	3001      	adds	r0, #1
 8011710:	e7f6      	b.n	8011700 <memchr+0x4>
	...

08011714 <frexp>:
 8011714:	b570      	push	{r4, r5, r6, lr}
 8011716:	0014      	movs	r4, r2
 8011718:	2500      	movs	r5, #0
 801171a:	6025      	str	r5, [r4, #0]
 801171c:	4d10      	ldr	r5, [pc, #64]	; (8011760 <frexp+0x4c>)
 801171e:	004b      	lsls	r3, r1, #1
 8011720:	000a      	movs	r2, r1
 8011722:	085b      	lsrs	r3, r3, #1
 8011724:	42ab      	cmp	r3, r5
 8011726:	dc1a      	bgt.n	801175e <frexp+0x4a>
 8011728:	001d      	movs	r5, r3
 801172a:	4305      	orrs	r5, r0
 801172c:	d017      	beq.n	801175e <frexp+0x4a>
 801172e:	4d0d      	ldr	r5, [pc, #52]	; (8011764 <frexp+0x50>)
 8011730:	4229      	tst	r1, r5
 8011732:	d109      	bne.n	8011748 <frexp+0x34>
 8011734:	2200      	movs	r2, #0
 8011736:	4b0c      	ldr	r3, [pc, #48]	; (8011768 <frexp+0x54>)
 8011738:	f7ef ff98 	bl	800166c <__aeabi_dmul>
 801173c:	2536      	movs	r5, #54	; 0x36
 801173e:	000a      	movs	r2, r1
 8011740:	004b      	lsls	r3, r1, #1
 8011742:	426d      	negs	r5, r5
 8011744:	085b      	lsrs	r3, r3, #1
 8011746:	6025      	str	r5, [r4, #0]
 8011748:	4d08      	ldr	r5, [pc, #32]	; (801176c <frexp+0x58>)
 801174a:	151b      	asrs	r3, r3, #20
 801174c:	195b      	adds	r3, r3, r5
 801174e:	6825      	ldr	r5, [r4, #0]
 8011750:	18eb      	adds	r3, r5, r3
 8011752:	6023      	str	r3, [r4, #0]
 8011754:	4b06      	ldr	r3, [pc, #24]	; (8011770 <frexp+0x5c>)
 8011756:	401a      	ands	r2, r3
 8011758:	4b06      	ldr	r3, [pc, #24]	; (8011774 <frexp+0x60>)
 801175a:	4313      	orrs	r3, r2
 801175c:	0019      	movs	r1, r3
 801175e:	bd70      	pop	{r4, r5, r6, pc}
 8011760:	7fefffff 	.word	0x7fefffff
 8011764:	7ff00000 	.word	0x7ff00000
 8011768:	43500000 	.word	0x43500000
 801176c:	fffffc02 	.word	0xfffffc02
 8011770:	800fffff 	.word	0x800fffff
 8011774:	3fe00000 	.word	0x3fe00000

08011778 <__register_exitproc>:
 8011778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801177a:	4f1c      	ldr	r7, [pc, #112]	; (80117ec <__register_exitproc+0x74>)
 801177c:	0004      	movs	r4, r0
 801177e:	6838      	ldr	r0, [r7, #0]
 8011780:	0016      	movs	r6, r2
 8011782:	9301      	str	r3, [sp, #4]
 8011784:	9100      	str	r1, [sp, #0]
 8011786:	f7fc f8cb 	bl	800d920 <__retarget_lock_acquire_recursive>
 801178a:	4a19      	ldr	r2, [pc, #100]	; (80117f0 <__register_exitproc+0x78>)
 801178c:	6813      	ldr	r3, [r2, #0]
 801178e:	2b00      	cmp	r3, #0
 8011790:	d101      	bne.n	8011796 <__register_exitproc+0x1e>
 8011792:	4b18      	ldr	r3, [pc, #96]	; (80117f4 <__register_exitproc+0x7c>)
 8011794:	6013      	str	r3, [r2, #0]
 8011796:	685a      	ldr	r2, [r3, #4]
 8011798:	6838      	ldr	r0, [r7, #0]
 801179a:	2a1f      	cmp	r2, #31
 801179c:	dd04      	ble.n	80117a8 <__register_exitproc+0x30>
 801179e:	f7fc f8c0 	bl	800d922 <__retarget_lock_release_recursive>
 80117a2:	2001      	movs	r0, #1
 80117a4:	4240      	negs	r0, r0
 80117a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80117a8:	2c00      	cmp	r4, #0
 80117aa:	d014      	beq.n	80117d6 <__register_exitproc+0x5e>
 80117ac:	0091      	lsls	r1, r2, #2
 80117ae:	1859      	adds	r1, r3, r1
 80117b0:	000f      	movs	r7, r1
 80117b2:	3788      	adds	r7, #136	; 0x88
 80117b4:	603e      	str	r6, [r7, #0]
 80117b6:	2701      	movs	r7, #1
 80117b8:	001e      	movs	r6, r3
 80117ba:	4097      	lsls	r7, r2
 80117bc:	3685      	adds	r6, #133	; 0x85
 80117be:	36ff      	adds	r6, #255	; 0xff
 80117c0:	6875      	ldr	r5, [r6, #4]
 80117c2:	31fc      	adds	r1, #252	; 0xfc
 80117c4:	433d      	orrs	r5, r7
 80117c6:	6075      	str	r5, [r6, #4]
 80117c8:	9d01      	ldr	r5, [sp, #4]
 80117ca:	60cd      	str	r5, [r1, #12]
 80117cc:	2c02      	cmp	r4, #2
 80117ce:	d102      	bne.n	80117d6 <__register_exitproc+0x5e>
 80117d0:	68b1      	ldr	r1, [r6, #8]
 80117d2:	4339      	orrs	r1, r7
 80117d4:	60b1      	str	r1, [r6, #8]
 80117d6:	1c51      	adds	r1, r2, #1
 80117d8:	6059      	str	r1, [r3, #4]
 80117da:	3202      	adds	r2, #2
 80117dc:	9900      	ldr	r1, [sp, #0]
 80117de:	0092      	lsls	r2, r2, #2
 80117e0:	50d1      	str	r1, [r2, r3]
 80117e2:	f7fc f89e 	bl	800d922 <__retarget_lock_release_recursive>
 80117e6:	2000      	movs	r0, #0
 80117e8:	e7dd      	b.n	80117a6 <__register_exitproc+0x2e>
 80117ea:	46c0      	nop			; (mov r8, r8)
 80117ec:	200006d4 	.word	0x200006d4
 80117f0:	20000dcc 	.word	0x20000dcc
 80117f4:	20000dd0 	.word	0x20000dd0

080117f8 <__assert_func>:
 80117f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80117fa:	0014      	movs	r4, r2
 80117fc:	001a      	movs	r2, r3
 80117fe:	4b09      	ldr	r3, [pc, #36]	; (8011824 <__assert_func+0x2c>)
 8011800:	0005      	movs	r5, r0
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	000e      	movs	r6, r1
 8011806:	68d8      	ldr	r0, [r3, #12]
 8011808:	4b07      	ldr	r3, [pc, #28]	; (8011828 <__assert_func+0x30>)
 801180a:	2c00      	cmp	r4, #0
 801180c:	d101      	bne.n	8011812 <__assert_func+0x1a>
 801180e:	4b07      	ldr	r3, [pc, #28]	; (801182c <__assert_func+0x34>)
 8011810:	001c      	movs	r4, r3
 8011812:	4907      	ldr	r1, [pc, #28]	; (8011830 <__assert_func+0x38>)
 8011814:	9301      	str	r3, [sp, #4]
 8011816:	9402      	str	r4, [sp, #8]
 8011818:	002b      	movs	r3, r5
 801181a:	9600      	str	r6, [sp, #0]
 801181c:	f001 fa20 	bl	8012c60 <fiprintf>
 8011820:	f002 fb08 	bl	8013e34 <abort>
 8011824:	200006d0 	.word	0x200006d0
 8011828:	080161a8 	.word	0x080161a8
 801182c:	080161e3 	.word	0x080161e3
 8011830:	080161b5 	.word	0x080161b5

08011834 <_calloc_r>:
 8011834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011836:	2400      	movs	r4, #0
 8011838:	0c0b      	lsrs	r3, r1, #16
 801183a:	0c16      	lsrs	r6, r2, #16
 801183c:	42a3      	cmp	r3, r4
 801183e:	d133      	bne.n	80118a8 <_calloc_r+0x74>
 8011840:	42a6      	cmp	r6, r4
 8011842:	d121      	bne.n	8011888 <_calloc_r+0x54>
 8011844:	b28b      	uxth	r3, r1
 8011846:	b291      	uxth	r1, r2
 8011848:	4359      	muls	r1, r3
 801184a:	f7fa fc37 	bl	800c0bc <_malloc_r>
 801184e:	1e05      	subs	r5, r0, #0
 8011850:	d033      	beq.n	80118ba <_calloc_r+0x86>
 8011852:	0003      	movs	r3, r0
 8011854:	3b08      	subs	r3, #8
 8011856:	685a      	ldr	r2, [r3, #4]
 8011858:	2303      	movs	r3, #3
 801185a:	439a      	bics	r2, r3
 801185c:	3a04      	subs	r2, #4
 801185e:	2a24      	cmp	r2, #36	; 0x24
 8011860:	d832      	bhi.n	80118c8 <_calloc_r+0x94>
 8011862:	0003      	movs	r3, r0
 8011864:	2a13      	cmp	r2, #19
 8011866:	d90a      	bls.n	801187e <_calloc_r+0x4a>
 8011868:	6004      	str	r4, [r0, #0]
 801186a:	6044      	str	r4, [r0, #4]
 801186c:	3308      	adds	r3, #8
 801186e:	2a1b      	cmp	r2, #27
 8011870:	d905      	bls.n	801187e <_calloc_r+0x4a>
 8011872:	6084      	str	r4, [r0, #8]
 8011874:	60c4      	str	r4, [r0, #12]
 8011876:	2a24      	cmp	r2, #36	; 0x24
 8011878:	d021      	beq.n	80118be <_calloc_r+0x8a>
 801187a:	0003      	movs	r3, r0
 801187c:	3310      	adds	r3, #16
 801187e:	2200      	movs	r2, #0
 8011880:	601a      	str	r2, [r3, #0]
 8011882:	605a      	str	r2, [r3, #4]
 8011884:	609a      	str	r2, [r3, #8]
 8011886:	e018      	b.n	80118ba <_calloc_r+0x86>
 8011888:	1c33      	adds	r3, r6, #0
 801188a:	1c0d      	adds	r5, r1, #0
 801188c:	b289      	uxth	r1, r1
 801188e:	b292      	uxth	r2, r2
 8011890:	434a      	muls	r2, r1
 8011892:	b2ad      	uxth	r5, r5
 8011894:	b299      	uxth	r1, r3
 8011896:	4369      	muls	r1, r5
 8011898:	0c13      	lsrs	r3, r2, #16
 801189a:	18c9      	adds	r1, r1, r3
 801189c:	0c0b      	lsrs	r3, r1, #16
 801189e:	d107      	bne.n	80118b0 <_calloc_r+0x7c>
 80118a0:	0409      	lsls	r1, r1, #16
 80118a2:	b292      	uxth	r2, r2
 80118a4:	4311      	orrs	r1, r2
 80118a6:	e7d0      	b.n	801184a <_calloc_r+0x16>
 80118a8:	2e00      	cmp	r6, #0
 80118aa:	d101      	bne.n	80118b0 <_calloc_r+0x7c>
 80118ac:	1c15      	adds	r5, r2, #0
 80118ae:	e7ed      	b.n	801188c <_calloc_r+0x58>
 80118b0:	f7fc f80a 	bl	800d8c8 <__errno>
 80118b4:	230c      	movs	r3, #12
 80118b6:	2500      	movs	r5, #0
 80118b8:	6003      	str	r3, [r0, #0]
 80118ba:	0028      	movs	r0, r5
 80118bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118be:	0003      	movs	r3, r0
 80118c0:	6104      	str	r4, [r0, #16]
 80118c2:	3318      	adds	r3, #24
 80118c4:	6144      	str	r4, [r0, #20]
 80118c6:	e7da      	b.n	801187e <_calloc_r+0x4a>
 80118c8:	2100      	movs	r1, #0
 80118ca:	f7fb ff09 	bl	800d6e0 <memset>
 80118ce:	e7f4      	b.n	80118ba <_calloc_r+0x86>

080118d0 <quorem>:
 80118d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80118d2:	6902      	ldr	r2, [r0, #16]
 80118d4:	690b      	ldr	r3, [r1, #16]
 80118d6:	b089      	sub	sp, #36	; 0x24
 80118d8:	0007      	movs	r7, r0
 80118da:	9104      	str	r1, [sp, #16]
 80118dc:	2000      	movs	r0, #0
 80118de:	429a      	cmp	r2, r3
 80118e0:	db69      	blt.n	80119b6 <quorem+0xe6>
 80118e2:	3b01      	subs	r3, #1
 80118e4:	009c      	lsls	r4, r3, #2
 80118e6:	9301      	str	r3, [sp, #4]
 80118e8:	000b      	movs	r3, r1
 80118ea:	3314      	adds	r3, #20
 80118ec:	9306      	str	r3, [sp, #24]
 80118ee:	191b      	adds	r3, r3, r4
 80118f0:	9305      	str	r3, [sp, #20]
 80118f2:	003b      	movs	r3, r7
 80118f4:	3314      	adds	r3, #20
 80118f6:	9303      	str	r3, [sp, #12]
 80118f8:	191c      	adds	r4, r3, r4
 80118fa:	9b05      	ldr	r3, [sp, #20]
 80118fc:	6826      	ldr	r6, [r4, #0]
 80118fe:	681d      	ldr	r5, [r3, #0]
 8011900:	0030      	movs	r0, r6
 8011902:	3501      	adds	r5, #1
 8011904:	0029      	movs	r1, r5
 8011906:	f7ee fc19 	bl	800013c <__udivsi3>
 801190a:	9002      	str	r0, [sp, #8]
 801190c:	42ae      	cmp	r6, r5
 801190e:	d329      	bcc.n	8011964 <quorem+0x94>
 8011910:	9b06      	ldr	r3, [sp, #24]
 8011912:	2600      	movs	r6, #0
 8011914:	469c      	mov	ip, r3
 8011916:	9d03      	ldr	r5, [sp, #12]
 8011918:	9606      	str	r6, [sp, #24]
 801191a:	4662      	mov	r2, ip
 801191c:	ca08      	ldmia	r2!, {r3}
 801191e:	6828      	ldr	r0, [r5, #0]
 8011920:	4694      	mov	ip, r2
 8011922:	9a02      	ldr	r2, [sp, #8]
 8011924:	b299      	uxth	r1, r3
 8011926:	4351      	muls	r1, r2
 8011928:	0c1b      	lsrs	r3, r3, #16
 801192a:	4353      	muls	r3, r2
 801192c:	1989      	adds	r1, r1, r6
 801192e:	0c0a      	lsrs	r2, r1, #16
 8011930:	189b      	adds	r3, r3, r2
 8011932:	9307      	str	r3, [sp, #28]
 8011934:	0c1e      	lsrs	r6, r3, #16
 8011936:	9b06      	ldr	r3, [sp, #24]
 8011938:	b282      	uxth	r2, r0
 801193a:	18d2      	adds	r2, r2, r3
 801193c:	466b      	mov	r3, sp
 801193e:	b289      	uxth	r1, r1
 8011940:	8b9b      	ldrh	r3, [r3, #28]
 8011942:	1a52      	subs	r2, r2, r1
 8011944:	0c01      	lsrs	r1, r0, #16
 8011946:	1ac9      	subs	r1, r1, r3
 8011948:	1413      	asrs	r3, r2, #16
 801194a:	18cb      	adds	r3, r1, r3
 801194c:	1419      	asrs	r1, r3, #16
 801194e:	b292      	uxth	r2, r2
 8011950:	041b      	lsls	r3, r3, #16
 8011952:	4313      	orrs	r3, r2
 8011954:	c508      	stmia	r5!, {r3}
 8011956:	9b05      	ldr	r3, [sp, #20]
 8011958:	9106      	str	r1, [sp, #24]
 801195a:	4563      	cmp	r3, ip
 801195c:	d2dd      	bcs.n	801191a <quorem+0x4a>
 801195e:	6823      	ldr	r3, [r4, #0]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d030      	beq.n	80119c6 <quorem+0xf6>
 8011964:	0038      	movs	r0, r7
 8011966:	9904      	ldr	r1, [sp, #16]
 8011968:	f7fc ff04 	bl	800e774 <__mcmp>
 801196c:	2800      	cmp	r0, #0
 801196e:	db21      	blt.n	80119b4 <quorem+0xe4>
 8011970:	0038      	movs	r0, r7
 8011972:	2600      	movs	r6, #0
 8011974:	9b02      	ldr	r3, [sp, #8]
 8011976:	9c04      	ldr	r4, [sp, #16]
 8011978:	3301      	adds	r3, #1
 801197a:	9302      	str	r3, [sp, #8]
 801197c:	3014      	adds	r0, #20
 801197e:	3414      	adds	r4, #20
 8011980:	6803      	ldr	r3, [r0, #0]
 8011982:	cc02      	ldmia	r4!, {r1}
 8011984:	b29d      	uxth	r5, r3
 8011986:	19ad      	adds	r5, r5, r6
 8011988:	b28a      	uxth	r2, r1
 801198a:	1aaa      	subs	r2, r5, r2
 801198c:	0c09      	lsrs	r1, r1, #16
 801198e:	0c1b      	lsrs	r3, r3, #16
 8011990:	1a5b      	subs	r3, r3, r1
 8011992:	1411      	asrs	r1, r2, #16
 8011994:	185b      	adds	r3, r3, r1
 8011996:	141e      	asrs	r6, r3, #16
 8011998:	b292      	uxth	r2, r2
 801199a:	041b      	lsls	r3, r3, #16
 801199c:	4313      	orrs	r3, r2
 801199e:	c008      	stmia	r0!, {r3}
 80119a0:	9b05      	ldr	r3, [sp, #20]
 80119a2:	42a3      	cmp	r3, r4
 80119a4:	d2ec      	bcs.n	8011980 <quorem+0xb0>
 80119a6:	9b01      	ldr	r3, [sp, #4]
 80119a8:	9a03      	ldr	r2, [sp, #12]
 80119aa:	009b      	lsls	r3, r3, #2
 80119ac:	18d3      	adds	r3, r2, r3
 80119ae:	681a      	ldr	r2, [r3, #0]
 80119b0:	2a00      	cmp	r2, #0
 80119b2:	d015      	beq.n	80119e0 <quorem+0x110>
 80119b4:	9802      	ldr	r0, [sp, #8]
 80119b6:	b009      	add	sp, #36	; 0x24
 80119b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119ba:	6823      	ldr	r3, [r4, #0]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d106      	bne.n	80119ce <quorem+0xfe>
 80119c0:	9b01      	ldr	r3, [sp, #4]
 80119c2:	3b01      	subs	r3, #1
 80119c4:	9301      	str	r3, [sp, #4]
 80119c6:	9b03      	ldr	r3, [sp, #12]
 80119c8:	3c04      	subs	r4, #4
 80119ca:	42a3      	cmp	r3, r4
 80119cc:	d3f5      	bcc.n	80119ba <quorem+0xea>
 80119ce:	9b01      	ldr	r3, [sp, #4]
 80119d0:	613b      	str	r3, [r7, #16]
 80119d2:	e7c7      	b.n	8011964 <quorem+0x94>
 80119d4:	681a      	ldr	r2, [r3, #0]
 80119d6:	2a00      	cmp	r2, #0
 80119d8:	d106      	bne.n	80119e8 <quorem+0x118>
 80119da:	9a01      	ldr	r2, [sp, #4]
 80119dc:	3a01      	subs	r2, #1
 80119de:	9201      	str	r2, [sp, #4]
 80119e0:	9a03      	ldr	r2, [sp, #12]
 80119e2:	3b04      	subs	r3, #4
 80119e4:	429a      	cmp	r2, r3
 80119e6:	d3f5      	bcc.n	80119d4 <quorem+0x104>
 80119e8:	9b01      	ldr	r3, [sp, #4]
 80119ea:	613b      	str	r3, [r7, #16]
 80119ec:	e7e2      	b.n	80119b4 <quorem+0xe4>
	...

080119f0 <_dtoa_r>:
 80119f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119f2:	0014      	movs	r4, r2
 80119f4:	001d      	movs	r5, r3
 80119f6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80119f8:	b09d      	sub	sp, #116	; 0x74
 80119fa:	9408      	str	r4, [sp, #32]
 80119fc:	9509      	str	r5, [sp, #36]	; 0x24
 80119fe:	9e25      	ldr	r6, [sp, #148]	; 0x94
 8011a00:	9004      	str	r0, [sp, #16]
 8011a02:	2900      	cmp	r1, #0
 8011a04:	d009      	beq.n	8011a1a <_dtoa_r+0x2a>
 8011a06:	2301      	movs	r3, #1
 8011a08:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011a0a:	4093      	lsls	r3, r2
 8011a0c:	604a      	str	r2, [r1, #4]
 8011a0e:	608b      	str	r3, [r1, #8]
 8011a10:	f7fc fc56 	bl	800e2c0 <_Bfree>
 8011a14:	2300      	movs	r3, #0
 8011a16:	9a04      	ldr	r2, [sp, #16]
 8011a18:	6393      	str	r3, [r2, #56]	; 0x38
 8011a1a:	2d00      	cmp	r5, #0
 8011a1c:	da1e      	bge.n	8011a5c <_dtoa_r+0x6c>
 8011a1e:	2301      	movs	r3, #1
 8011a20:	6033      	str	r3, [r6, #0]
 8011a22:	006b      	lsls	r3, r5, #1
 8011a24:	085b      	lsrs	r3, r3, #1
 8011a26:	9309      	str	r3, [sp, #36]	; 0x24
 8011a28:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8011a2a:	4bb5      	ldr	r3, [pc, #724]	; (8011d00 <_dtoa_r+0x310>)
 8011a2c:	4ab4      	ldr	r2, [pc, #720]	; (8011d00 <_dtoa_r+0x310>)
 8011a2e:	403b      	ands	r3, r7
 8011a30:	4293      	cmp	r3, r2
 8011a32:	d116      	bne.n	8011a62 <_dtoa_r+0x72>
 8011a34:	4bb3      	ldr	r3, [pc, #716]	; (8011d04 <_dtoa_r+0x314>)
 8011a36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011a38:	6013      	str	r3, [r2, #0]
 8011a3a:	033b      	lsls	r3, r7, #12
 8011a3c:	0b1b      	lsrs	r3, r3, #12
 8011a3e:	4323      	orrs	r3, r4
 8011a40:	d101      	bne.n	8011a46 <_dtoa_r+0x56>
 8011a42:	f000 fdb2 	bl	80125aa <_dtoa_r+0xbba>
 8011a46:	4bb0      	ldr	r3, [pc, #704]	; (8011d08 <_dtoa_r+0x318>)
 8011a48:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011a4a:	9306      	str	r3, [sp, #24]
 8011a4c:	2a00      	cmp	r2, #0
 8011a4e:	d002      	beq.n	8011a56 <_dtoa_r+0x66>
 8011a50:	4bae      	ldr	r3, [pc, #696]	; (8011d0c <_dtoa_r+0x31c>)
 8011a52:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011a54:	6013      	str	r3, [r2, #0]
 8011a56:	9806      	ldr	r0, [sp, #24]
 8011a58:	b01d      	add	sp, #116	; 0x74
 8011a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	6033      	str	r3, [r6, #0]
 8011a60:	e7e2      	b.n	8011a28 <_dtoa_r+0x38>
 8011a62:	9a08      	ldr	r2, [sp, #32]
 8011a64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a66:	9210      	str	r2, [sp, #64]	; 0x40
 8011a68:	9311      	str	r3, [sp, #68]	; 0x44
 8011a6a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011a6c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011a6e:	2200      	movs	r2, #0
 8011a70:	2300      	movs	r3, #0
 8011a72:	f7ee fce9 	bl	8000448 <__aeabi_dcmpeq>
 8011a76:	1e06      	subs	r6, r0, #0
 8011a78:	d009      	beq.n	8011a8e <_dtoa_r+0x9e>
 8011a7a:	2301      	movs	r3, #1
 8011a7c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011a7e:	6013      	str	r3, [r2, #0]
 8011a80:	4ba3      	ldr	r3, [pc, #652]	; (8011d10 <_dtoa_r+0x320>)
 8011a82:	9306      	str	r3, [sp, #24]
 8011a84:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d0e5      	beq.n	8011a56 <_dtoa_r+0x66>
 8011a8a:	4ba2      	ldr	r3, [pc, #648]	; (8011d14 <_dtoa_r+0x324>)
 8011a8c:	e7e1      	b.n	8011a52 <_dtoa_r+0x62>
 8011a8e:	ab1a      	add	r3, sp, #104	; 0x68
 8011a90:	9301      	str	r3, [sp, #4]
 8011a92:	ab1b      	add	r3, sp, #108	; 0x6c
 8011a94:	9300      	str	r3, [sp, #0]
 8011a96:	9804      	ldr	r0, [sp, #16]
 8011a98:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011a9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011a9c:	f7fc ff86 	bl	800e9ac <__d2b>
 8011aa0:	007a      	lsls	r2, r7, #1
 8011aa2:	9005      	str	r0, [sp, #20]
 8011aa4:	0d52      	lsrs	r2, r2, #21
 8011aa6:	d100      	bne.n	8011aaa <_dtoa_r+0xba>
 8011aa8:	e07b      	b.n	8011ba2 <_dtoa_r+0x1b2>
 8011aaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011aac:	9617      	str	r6, [sp, #92]	; 0x5c
 8011aae:	0319      	lsls	r1, r3, #12
 8011ab0:	4b99      	ldr	r3, [pc, #612]	; (8011d18 <_dtoa_r+0x328>)
 8011ab2:	0b09      	lsrs	r1, r1, #12
 8011ab4:	430b      	orrs	r3, r1
 8011ab6:	4999      	ldr	r1, [pc, #612]	; (8011d1c <_dtoa_r+0x32c>)
 8011ab8:	1857      	adds	r7, r2, r1
 8011aba:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011abc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011abe:	0019      	movs	r1, r3
 8011ac0:	2200      	movs	r2, #0
 8011ac2:	4b97      	ldr	r3, [pc, #604]	; (8011d20 <_dtoa_r+0x330>)
 8011ac4:	f7f0 f894 	bl	8001bf0 <__aeabi_dsub>
 8011ac8:	4a96      	ldr	r2, [pc, #600]	; (8011d24 <_dtoa_r+0x334>)
 8011aca:	4b97      	ldr	r3, [pc, #604]	; (8011d28 <_dtoa_r+0x338>)
 8011acc:	f7ef fdce 	bl	800166c <__aeabi_dmul>
 8011ad0:	4a96      	ldr	r2, [pc, #600]	; (8011d2c <_dtoa_r+0x33c>)
 8011ad2:	4b97      	ldr	r3, [pc, #604]	; (8011d30 <_dtoa_r+0x340>)
 8011ad4:	f7ee fe70 	bl	80007b8 <__aeabi_dadd>
 8011ad8:	0004      	movs	r4, r0
 8011ada:	0038      	movs	r0, r7
 8011adc:	000d      	movs	r5, r1
 8011ade:	f7f0 fc5d 	bl	800239c <__aeabi_i2d>
 8011ae2:	4a94      	ldr	r2, [pc, #592]	; (8011d34 <_dtoa_r+0x344>)
 8011ae4:	4b94      	ldr	r3, [pc, #592]	; (8011d38 <_dtoa_r+0x348>)
 8011ae6:	f7ef fdc1 	bl	800166c <__aeabi_dmul>
 8011aea:	0002      	movs	r2, r0
 8011aec:	000b      	movs	r3, r1
 8011aee:	0020      	movs	r0, r4
 8011af0:	0029      	movs	r1, r5
 8011af2:	f7ee fe61 	bl	80007b8 <__aeabi_dadd>
 8011af6:	0004      	movs	r4, r0
 8011af8:	000d      	movs	r5, r1
 8011afa:	f7f0 fc19 	bl	8002330 <__aeabi_d2iz>
 8011afe:	2200      	movs	r2, #0
 8011b00:	9003      	str	r0, [sp, #12]
 8011b02:	2300      	movs	r3, #0
 8011b04:	0020      	movs	r0, r4
 8011b06:	0029      	movs	r1, r5
 8011b08:	f7ee fca4 	bl	8000454 <__aeabi_dcmplt>
 8011b0c:	2800      	cmp	r0, #0
 8011b0e:	d00b      	beq.n	8011b28 <_dtoa_r+0x138>
 8011b10:	9803      	ldr	r0, [sp, #12]
 8011b12:	f7f0 fc43 	bl	800239c <__aeabi_i2d>
 8011b16:	002b      	movs	r3, r5
 8011b18:	0022      	movs	r2, r4
 8011b1a:	f7ee fc95 	bl	8000448 <__aeabi_dcmpeq>
 8011b1e:	4243      	negs	r3, r0
 8011b20:	4158      	adcs	r0, r3
 8011b22:	9b03      	ldr	r3, [sp, #12]
 8011b24:	1a1b      	subs	r3, r3, r0
 8011b26:	9303      	str	r3, [sp, #12]
 8011b28:	2301      	movs	r3, #1
 8011b2a:	9316      	str	r3, [sp, #88]	; 0x58
 8011b2c:	9b03      	ldr	r3, [sp, #12]
 8011b2e:	2b16      	cmp	r3, #22
 8011b30:	d810      	bhi.n	8011b54 <_dtoa_r+0x164>
 8011b32:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011b34:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011b36:	9a03      	ldr	r2, [sp, #12]
 8011b38:	4b80      	ldr	r3, [pc, #512]	; (8011d3c <_dtoa_r+0x34c>)
 8011b3a:	00d2      	lsls	r2, r2, #3
 8011b3c:	189b      	adds	r3, r3, r2
 8011b3e:	681a      	ldr	r2, [r3, #0]
 8011b40:	685b      	ldr	r3, [r3, #4]
 8011b42:	f7ee fc87 	bl	8000454 <__aeabi_dcmplt>
 8011b46:	2800      	cmp	r0, #0
 8011b48:	d047      	beq.n	8011bda <_dtoa_r+0x1ea>
 8011b4a:	9b03      	ldr	r3, [sp, #12]
 8011b4c:	3b01      	subs	r3, #1
 8011b4e:	9303      	str	r3, [sp, #12]
 8011b50:	2300      	movs	r3, #0
 8011b52:	9316      	str	r3, [sp, #88]	; 0x58
 8011b54:	2200      	movs	r2, #0
 8011b56:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8011b58:	920a      	str	r2, [sp, #40]	; 0x28
 8011b5a:	1bdb      	subs	r3, r3, r7
 8011b5c:	1e5a      	subs	r2, r3, #1
 8011b5e:	d53e      	bpl.n	8011bde <_dtoa_r+0x1ee>
 8011b60:	2201      	movs	r2, #1
 8011b62:	1ad3      	subs	r3, r2, r3
 8011b64:	930a      	str	r3, [sp, #40]	; 0x28
 8011b66:	2300      	movs	r3, #0
 8011b68:	930c      	str	r3, [sp, #48]	; 0x30
 8011b6a:	9b03      	ldr	r3, [sp, #12]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	db38      	blt.n	8011be2 <_dtoa_r+0x1f2>
 8011b70:	9a03      	ldr	r2, [sp, #12]
 8011b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011b74:	4694      	mov	ip, r2
 8011b76:	4463      	add	r3, ip
 8011b78:	930c      	str	r3, [sp, #48]	; 0x30
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	9213      	str	r2, [sp, #76]	; 0x4c
 8011b7e:	930d      	str	r3, [sp, #52]	; 0x34
 8011b80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011b82:	2401      	movs	r4, #1
 8011b84:	2b09      	cmp	r3, #9
 8011b86:	d867      	bhi.n	8011c58 <_dtoa_r+0x268>
 8011b88:	2b05      	cmp	r3, #5
 8011b8a:	dd02      	ble.n	8011b92 <_dtoa_r+0x1a2>
 8011b8c:	2400      	movs	r4, #0
 8011b8e:	3b04      	subs	r3, #4
 8011b90:	9322      	str	r3, [sp, #136]	; 0x88
 8011b92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011b94:	1e98      	subs	r0, r3, #2
 8011b96:	2803      	cmp	r0, #3
 8011b98:	d867      	bhi.n	8011c6a <_dtoa_r+0x27a>
 8011b9a:	f7ee fabb 	bl	8000114 <__gnu_thumb1_case_uqi>
 8011b9e:	3a2b      	.short	0x3a2b
 8011ba0:	5b38      	.short	0x5b38
 8011ba2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011ba4:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8011ba6:	18f6      	adds	r6, r6, r3
 8011ba8:	4b65      	ldr	r3, [pc, #404]	; (8011d40 <_dtoa_r+0x350>)
 8011baa:	18f2      	adds	r2, r6, r3
 8011bac:	2a20      	cmp	r2, #32
 8011bae:	dd0f      	ble.n	8011bd0 <_dtoa_r+0x1e0>
 8011bb0:	2340      	movs	r3, #64	; 0x40
 8011bb2:	1a9b      	subs	r3, r3, r2
 8011bb4:	409f      	lsls	r7, r3
 8011bb6:	4b63      	ldr	r3, [pc, #396]	; (8011d44 <_dtoa_r+0x354>)
 8011bb8:	0038      	movs	r0, r7
 8011bba:	18f3      	adds	r3, r6, r3
 8011bbc:	40dc      	lsrs	r4, r3
 8011bbe:	4320      	orrs	r0, r4
 8011bc0:	f7f0 fc1c 	bl	80023fc <__aeabi_ui2d>
 8011bc4:	2201      	movs	r2, #1
 8011bc6:	4b60      	ldr	r3, [pc, #384]	; (8011d48 <_dtoa_r+0x358>)
 8011bc8:	1e77      	subs	r7, r6, #1
 8011bca:	18cb      	adds	r3, r1, r3
 8011bcc:	9217      	str	r2, [sp, #92]	; 0x5c
 8011bce:	e776      	b.n	8011abe <_dtoa_r+0xce>
 8011bd0:	2320      	movs	r3, #32
 8011bd2:	0020      	movs	r0, r4
 8011bd4:	1a9b      	subs	r3, r3, r2
 8011bd6:	4098      	lsls	r0, r3
 8011bd8:	e7f2      	b.n	8011bc0 <_dtoa_r+0x1d0>
 8011bda:	9016      	str	r0, [sp, #88]	; 0x58
 8011bdc:	e7ba      	b.n	8011b54 <_dtoa_r+0x164>
 8011bde:	920c      	str	r2, [sp, #48]	; 0x30
 8011be0:	e7c3      	b.n	8011b6a <_dtoa_r+0x17a>
 8011be2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011be4:	9a03      	ldr	r2, [sp, #12]
 8011be6:	1a9b      	subs	r3, r3, r2
 8011be8:	930a      	str	r3, [sp, #40]	; 0x28
 8011bea:	4253      	negs	r3, r2
 8011bec:	930d      	str	r3, [sp, #52]	; 0x34
 8011bee:	2300      	movs	r3, #0
 8011bf0:	9313      	str	r3, [sp, #76]	; 0x4c
 8011bf2:	e7c5      	b.n	8011b80 <_dtoa_r+0x190>
 8011bf4:	2300      	movs	r3, #0
 8011bf6:	930f      	str	r3, [sp, #60]	; 0x3c
 8011bf8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011bfa:	930b      	str	r3, [sp, #44]	; 0x2c
 8011bfc:	9307      	str	r3, [sp, #28]
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	dc13      	bgt.n	8011c2a <_dtoa_r+0x23a>
 8011c02:	2301      	movs	r3, #1
 8011c04:	001a      	movs	r2, r3
 8011c06:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c08:	9307      	str	r3, [sp, #28]
 8011c0a:	9223      	str	r2, [sp, #140]	; 0x8c
 8011c0c:	e00d      	b.n	8011c2a <_dtoa_r+0x23a>
 8011c0e:	2301      	movs	r3, #1
 8011c10:	e7f1      	b.n	8011bf6 <_dtoa_r+0x206>
 8011c12:	2300      	movs	r3, #0
 8011c14:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011c16:	930f      	str	r3, [sp, #60]	; 0x3c
 8011c18:	4694      	mov	ip, r2
 8011c1a:	9b03      	ldr	r3, [sp, #12]
 8011c1c:	4463      	add	r3, ip
 8011c1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c20:	3301      	adds	r3, #1
 8011c22:	9307      	str	r3, [sp, #28]
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	dc00      	bgt.n	8011c2a <_dtoa_r+0x23a>
 8011c28:	2301      	movs	r3, #1
 8011c2a:	2100      	movs	r1, #0
 8011c2c:	2204      	movs	r2, #4
 8011c2e:	0010      	movs	r0, r2
 8011c30:	3014      	adds	r0, #20
 8011c32:	4298      	cmp	r0, r3
 8011c34:	d91d      	bls.n	8011c72 <_dtoa_r+0x282>
 8011c36:	9b04      	ldr	r3, [sp, #16]
 8011c38:	0018      	movs	r0, r3
 8011c3a:	63d9      	str	r1, [r3, #60]	; 0x3c
 8011c3c:	f7fc fb18 	bl	800e270 <_Balloc>
 8011c40:	9006      	str	r0, [sp, #24]
 8011c42:	2800      	cmp	r0, #0
 8011c44:	d118      	bne.n	8011c78 <_dtoa_r+0x288>
 8011c46:	21b0      	movs	r1, #176	; 0xb0
 8011c48:	4b40      	ldr	r3, [pc, #256]	; (8011d4c <_dtoa_r+0x35c>)
 8011c4a:	4841      	ldr	r0, [pc, #260]	; (8011d50 <_dtoa_r+0x360>)
 8011c4c:	9a06      	ldr	r2, [sp, #24]
 8011c4e:	31ff      	adds	r1, #255	; 0xff
 8011c50:	f7ff fdd2 	bl	80117f8 <__assert_func>
 8011c54:	2301      	movs	r3, #1
 8011c56:	e7dd      	b.n	8011c14 <_dtoa_r+0x224>
 8011c58:	2300      	movs	r3, #0
 8011c5a:	940f      	str	r4, [sp, #60]	; 0x3c
 8011c5c:	9322      	str	r3, [sp, #136]	; 0x88
 8011c5e:	3b01      	subs	r3, #1
 8011c60:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c62:	9307      	str	r3, [sp, #28]
 8011c64:	2200      	movs	r2, #0
 8011c66:	3313      	adds	r3, #19
 8011c68:	e7cf      	b.n	8011c0a <_dtoa_r+0x21a>
 8011c6a:	2301      	movs	r3, #1
 8011c6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8011c6e:	3b02      	subs	r3, #2
 8011c70:	e7f6      	b.n	8011c60 <_dtoa_r+0x270>
 8011c72:	3101      	adds	r1, #1
 8011c74:	0052      	lsls	r2, r2, #1
 8011c76:	e7da      	b.n	8011c2e <_dtoa_r+0x23e>
 8011c78:	9b04      	ldr	r3, [sp, #16]
 8011c7a:	9a06      	ldr	r2, [sp, #24]
 8011c7c:	639a      	str	r2, [r3, #56]	; 0x38
 8011c7e:	9b07      	ldr	r3, [sp, #28]
 8011c80:	2b0e      	cmp	r3, #14
 8011c82:	d900      	bls.n	8011c86 <_dtoa_r+0x296>
 8011c84:	e0e3      	b.n	8011e4e <_dtoa_r+0x45e>
 8011c86:	2c00      	cmp	r4, #0
 8011c88:	d100      	bne.n	8011c8c <_dtoa_r+0x29c>
 8011c8a:	e0e0      	b.n	8011e4e <_dtoa_r+0x45e>
 8011c8c:	9b03      	ldr	r3, [sp, #12]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	dd62      	ble.n	8011d58 <_dtoa_r+0x368>
 8011c92:	210f      	movs	r1, #15
 8011c94:	9a03      	ldr	r2, [sp, #12]
 8011c96:	4b29      	ldr	r3, [pc, #164]	; (8011d3c <_dtoa_r+0x34c>)
 8011c98:	400a      	ands	r2, r1
 8011c9a:	00d2      	lsls	r2, r2, #3
 8011c9c:	189b      	adds	r3, r3, r2
 8011c9e:	681e      	ldr	r6, [r3, #0]
 8011ca0:	685f      	ldr	r7, [r3, #4]
 8011ca2:	9b03      	ldr	r3, [sp, #12]
 8011ca4:	2402      	movs	r4, #2
 8011ca6:	111d      	asrs	r5, r3, #4
 8011ca8:	05db      	lsls	r3, r3, #23
 8011caa:	d50a      	bpl.n	8011cc2 <_dtoa_r+0x2d2>
 8011cac:	4b29      	ldr	r3, [pc, #164]	; (8011d54 <_dtoa_r+0x364>)
 8011cae:	400d      	ands	r5, r1
 8011cb0:	6a1a      	ldr	r2, [r3, #32]
 8011cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011cb4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011cb6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011cb8:	f7ef f8de 	bl	8000e78 <__aeabi_ddiv>
 8011cbc:	9008      	str	r0, [sp, #32]
 8011cbe:	9109      	str	r1, [sp, #36]	; 0x24
 8011cc0:	3401      	adds	r4, #1
 8011cc2:	4b24      	ldr	r3, [pc, #144]	; (8011d54 <_dtoa_r+0x364>)
 8011cc4:	930e      	str	r3, [sp, #56]	; 0x38
 8011cc6:	2d00      	cmp	r5, #0
 8011cc8:	d108      	bne.n	8011cdc <_dtoa_r+0x2ec>
 8011cca:	9808      	ldr	r0, [sp, #32]
 8011ccc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011cce:	0032      	movs	r2, r6
 8011cd0:	003b      	movs	r3, r7
 8011cd2:	f7ef f8d1 	bl	8000e78 <__aeabi_ddiv>
 8011cd6:	9008      	str	r0, [sp, #32]
 8011cd8:	9109      	str	r1, [sp, #36]	; 0x24
 8011cda:	e058      	b.n	8011d8e <_dtoa_r+0x39e>
 8011cdc:	2301      	movs	r3, #1
 8011cde:	421d      	tst	r5, r3
 8011ce0:	d009      	beq.n	8011cf6 <_dtoa_r+0x306>
 8011ce2:	18e4      	adds	r4, r4, r3
 8011ce4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011ce6:	0030      	movs	r0, r6
 8011ce8:	681a      	ldr	r2, [r3, #0]
 8011cea:	685b      	ldr	r3, [r3, #4]
 8011cec:	0039      	movs	r1, r7
 8011cee:	f7ef fcbd 	bl	800166c <__aeabi_dmul>
 8011cf2:	0006      	movs	r6, r0
 8011cf4:	000f      	movs	r7, r1
 8011cf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011cf8:	106d      	asrs	r5, r5, #1
 8011cfa:	3308      	adds	r3, #8
 8011cfc:	e7e2      	b.n	8011cc4 <_dtoa_r+0x2d4>
 8011cfe:	46c0      	nop			; (mov r8, r8)
 8011d00:	7ff00000 	.word	0x7ff00000
 8011d04:	0000270f 	.word	0x0000270f
 8011d08:	080161ed 	.word	0x080161ed
 8011d0c:	080161f0 	.word	0x080161f0
 8011d10:	0801615e 	.word	0x0801615e
 8011d14:	0801615f 	.word	0x0801615f
 8011d18:	3ff00000 	.word	0x3ff00000
 8011d1c:	fffffc01 	.word	0xfffffc01
 8011d20:	3ff80000 	.word	0x3ff80000
 8011d24:	636f4361 	.word	0x636f4361
 8011d28:	3fd287a7 	.word	0x3fd287a7
 8011d2c:	8b60c8b3 	.word	0x8b60c8b3
 8011d30:	3fc68a28 	.word	0x3fc68a28
 8011d34:	509f79fb 	.word	0x509f79fb
 8011d38:	3fd34413 	.word	0x3fd34413
 8011d3c:	08016058 	.word	0x08016058
 8011d40:	00000432 	.word	0x00000432
 8011d44:	00000412 	.word	0x00000412
 8011d48:	fe100000 	.word	0xfe100000
 8011d4c:	08015f61 	.word	0x08015f61
 8011d50:	080161f1 	.word	0x080161f1
 8011d54:	08016030 	.word	0x08016030
 8011d58:	9b03      	ldr	r3, [sp, #12]
 8011d5a:	2402      	movs	r4, #2
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d016      	beq.n	8011d8e <_dtoa_r+0x39e>
 8011d60:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011d62:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011d64:	220f      	movs	r2, #15
 8011d66:	425d      	negs	r5, r3
 8011d68:	402a      	ands	r2, r5
 8011d6a:	4bdd      	ldr	r3, [pc, #884]	; (80120e0 <_dtoa_r+0x6f0>)
 8011d6c:	00d2      	lsls	r2, r2, #3
 8011d6e:	189b      	adds	r3, r3, r2
 8011d70:	681a      	ldr	r2, [r3, #0]
 8011d72:	685b      	ldr	r3, [r3, #4]
 8011d74:	f7ef fc7a 	bl	800166c <__aeabi_dmul>
 8011d78:	2701      	movs	r7, #1
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	9008      	str	r0, [sp, #32]
 8011d7e:	9109      	str	r1, [sp, #36]	; 0x24
 8011d80:	4ed8      	ldr	r6, [pc, #864]	; (80120e4 <_dtoa_r+0x6f4>)
 8011d82:	112d      	asrs	r5, r5, #4
 8011d84:	2d00      	cmp	r5, #0
 8011d86:	d000      	beq.n	8011d8a <_dtoa_r+0x39a>
 8011d88:	e091      	b.n	8011eae <_dtoa_r+0x4be>
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d1a3      	bne.n	8011cd6 <_dtoa_r+0x2e6>
 8011d8e:	9e08      	ldr	r6, [sp, #32]
 8011d90:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8011d92:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d100      	bne.n	8011d9a <_dtoa_r+0x3aa>
 8011d98:	e094      	b.n	8011ec4 <_dtoa_r+0x4d4>
 8011d9a:	2200      	movs	r2, #0
 8011d9c:	0030      	movs	r0, r6
 8011d9e:	0039      	movs	r1, r7
 8011da0:	4bd1      	ldr	r3, [pc, #836]	; (80120e8 <_dtoa_r+0x6f8>)
 8011da2:	f7ee fb57 	bl	8000454 <__aeabi_dcmplt>
 8011da6:	2800      	cmp	r0, #0
 8011da8:	d100      	bne.n	8011dac <_dtoa_r+0x3bc>
 8011daa:	e08b      	b.n	8011ec4 <_dtoa_r+0x4d4>
 8011dac:	9b07      	ldr	r3, [sp, #28]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d100      	bne.n	8011db4 <_dtoa_r+0x3c4>
 8011db2:	e087      	b.n	8011ec4 <_dtoa_r+0x4d4>
 8011db4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	dd45      	ble.n	8011e46 <_dtoa_r+0x456>
 8011dba:	9b03      	ldr	r3, [sp, #12]
 8011dbc:	2200      	movs	r2, #0
 8011dbe:	3b01      	subs	r3, #1
 8011dc0:	930e      	str	r3, [sp, #56]	; 0x38
 8011dc2:	0030      	movs	r0, r6
 8011dc4:	4bc9      	ldr	r3, [pc, #804]	; (80120ec <_dtoa_r+0x6fc>)
 8011dc6:	0039      	movs	r1, r7
 8011dc8:	f7ef fc50 	bl	800166c <__aeabi_dmul>
 8011dcc:	9008      	str	r0, [sp, #32]
 8011dce:	9109      	str	r1, [sp, #36]	; 0x24
 8011dd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011dd2:	3401      	adds	r4, #1
 8011dd4:	0020      	movs	r0, r4
 8011dd6:	9e08      	ldr	r6, [sp, #32]
 8011dd8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8011dda:	9312      	str	r3, [sp, #72]	; 0x48
 8011ddc:	f7f0 fade 	bl	800239c <__aeabi_i2d>
 8011de0:	0032      	movs	r2, r6
 8011de2:	003b      	movs	r3, r7
 8011de4:	f7ef fc42 	bl	800166c <__aeabi_dmul>
 8011de8:	2200      	movs	r2, #0
 8011dea:	4bc1      	ldr	r3, [pc, #772]	; (80120f0 <_dtoa_r+0x700>)
 8011dec:	f7ee fce4 	bl	80007b8 <__aeabi_dadd>
 8011df0:	4ac0      	ldr	r2, [pc, #768]	; (80120f4 <_dtoa_r+0x704>)
 8011df2:	9014      	str	r0, [sp, #80]	; 0x50
 8011df4:	9115      	str	r1, [sp, #84]	; 0x54
 8011df6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011df8:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8011dfa:	4694      	mov	ip, r2
 8011dfc:	9308      	str	r3, [sp, #32]
 8011dfe:	9409      	str	r4, [sp, #36]	; 0x24
 8011e00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011e02:	4463      	add	r3, ip
 8011e04:	9318      	str	r3, [sp, #96]	; 0x60
 8011e06:	9309      	str	r3, [sp, #36]	; 0x24
 8011e08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d15e      	bne.n	8011ecc <_dtoa_r+0x4dc>
 8011e0e:	2200      	movs	r2, #0
 8011e10:	4bb9      	ldr	r3, [pc, #740]	; (80120f8 <_dtoa_r+0x708>)
 8011e12:	0030      	movs	r0, r6
 8011e14:	0039      	movs	r1, r7
 8011e16:	f7ef feeb 	bl	8001bf0 <__aeabi_dsub>
 8011e1a:	9a08      	ldr	r2, [sp, #32]
 8011e1c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011e1e:	0004      	movs	r4, r0
 8011e20:	000d      	movs	r5, r1
 8011e22:	f7ee fb2b 	bl	800047c <__aeabi_dcmpgt>
 8011e26:	2800      	cmp	r0, #0
 8011e28:	d000      	beq.n	8011e2c <_dtoa_r+0x43c>
 8011e2a:	e2b3      	b.n	8012394 <_dtoa_r+0x9a4>
 8011e2c:	48b3      	ldr	r0, [pc, #716]	; (80120fc <_dtoa_r+0x70c>)
 8011e2e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8011e30:	4684      	mov	ip, r0
 8011e32:	4461      	add	r1, ip
 8011e34:	000b      	movs	r3, r1
 8011e36:	0020      	movs	r0, r4
 8011e38:	0029      	movs	r1, r5
 8011e3a:	9a08      	ldr	r2, [sp, #32]
 8011e3c:	f7ee fb0a 	bl	8000454 <__aeabi_dcmplt>
 8011e40:	2800      	cmp	r0, #0
 8011e42:	d000      	beq.n	8011e46 <_dtoa_r+0x456>
 8011e44:	e2a3      	b.n	801238e <_dtoa_r+0x99e>
 8011e46:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011e48:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8011e4a:	9308      	str	r3, [sp, #32]
 8011e4c:	9409      	str	r4, [sp, #36]	; 0x24
 8011e4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	da00      	bge.n	8011e56 <_dtoa_r+0x466>
 8011e54:	e179      	b.n	801214a <_dtoa_r+0x75a>
 8011e56:	9a03      	ldr	r2, [sp, #12]
 8011e58:	2a0e      	cmp	r2, #14
 8011e5a:	dd00      	ble.n	8011e5e <_dtoa_r+0x46e>
 8011e5c:	e175      	b.n	801214a <_dtoa_r+0x75a>
 8011e5e:	4ba0      	ldr	r3, [pc, #640]	; (80120e0 <_dtoa_r+0x6f0>)
 8011e60:	00d2      	lsls	r2, r2, #3
 8011e62:	189b      	adds	r3, r3, r2
 8011e64:	681e      	ldr	r6, [r3, #0]
 8011e66:	685f      	ldr	r7, [r3, #4]
 8011e68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	db00      	blt.n	8011e70 <_dtoa_r+0x480>
 8011e6e:	e0e5      	b.n	801203c <_dtoa_r+0x64c>
 8011e70:	9b07      	ldr	r3, [sp, #28]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	dd00      	ble.n	8011e78 <_dtoa_r+0x488>
 8011e76:	e0e1      	b.n	801203c <_dtoa_r+0x64c>
 8011e78:	d000      	beq.n	8011e7c <_dtoa_r+0x48c>
 8011e7a:	e288      	b.n	801238e <_dtoa_r+0x99e>
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	0030      	movs	r0, r6
 8011e80:	0039      	movs	r1, r7
 8011e82:	4b9d      	ldr	r3, [pc, #628]	; (80120f8 <_dtoa_r+0x708>)
 8011e84:	f7ef fbf2 	bl	800166c <__aeabi_dmul>
 8011e88:	9a08      	ldr	r2, [sp, #32]
 8011e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e8c:	f7ee fb00 	bl	8000490 <__aeabi_dcmpge>
 8011e90:	9e07      	ldr	r6, [sp, #28]
 8011e92:	0037      	movs	r7, r6
 8011e94:	2800      	cmp	r0, #0
 8011e96:	d000      	beq.n	8011e9a <_dtoa_r+0x4aa>
 8011e98:	e25f      	b.n	801235a <_dtoa_r+0x96a>
 8011e9a:	9b06      	ldr	r3, [sp, #24]
 8011e9c:	9a06      	ldr	r2, [sp, #24]
 8011e9e:	3301      	adds	r3, #1
 8011ea0:	9308      	str	r3, [sp, #32]
 8011ea2:	2331      	movs	r3, #49	; 0x31
 8011ea4:	7013      	strb	r3, [r2, #0]
 8011ea6:	9b03      	ldr	r3, [sp, #12]
 8011ea8:	3301      	adds	r3, #1
 8011eaa:	9303      	str	r3, [sp, #12]
 8011eac:	e25a      	b.n	8012364 <_dtoa_r+0x974>
 8011eae:	423d      	tst	r5, r7
 8011eb0:	d005      	beq.n	8011ebe <_dtoa_r+0x4ce>
 8011eb2:	6832      	ldr	r2, [r6, #0]
 8011eb4:	6873      	ldr	r3, [r6, #4]
 8011eb6:	f7ef fbd9 	bl	800166c <__aeabi_dmul>
 8011eba:	003b      	movs	r3, r7
 8011ebc:	3401      	adds	r4, #1
 8011ebe:	106d      	asrs	r5, r5, #1
 8011ec0:	3608      	adds	r6, #8
 8011ec2:	e75f      	b.n	8011d84 <_dtoa_r+0x394>
 8011ec4:	9b03      	ldr	r3, [sp, #12]
 8011ec6:	930e      	str	r3, [sp, #56]	; 0x38
 8011ec8:	9b07      	ldr	r3, [sp, #28]
 8011eca:	e783      	b.n	8011dd4 <_dtoa_r+0x3e4>
 8011ecc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011ece:	4b84      	ldr	r3, [pc, #528]	; (80120e0 <_dtoa_r+0x6f0>)
 8011ed0:	3a01      	subs	r2, #1
 8011ed2:	00d2      	lsls	r2, r2, #3
 8011ed4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011ed6:	189b      	adds	r3, r3, r2
 8011ed8:	9c08      	ldr	r4, [sp, #32]
 8011eda:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8011edc:	681a      	ldr	r2, [r3, #0]
 8011ede:	685b      	ldr	r3, [r3, #4]
 8011ee0:	2900      	cmp	r1, #0
 8011ee2:	d051      	beq.n	8011f88 <_dtoa_r+0x598>
 8011ee4:	2000      	movs	r0, #0
 8011ee6:	4986      	ldr	r1, [pc, #536]	; (8012100 <_dtoa_r+0x710>)
 8011ee8:	f7ee ffc6 	bl	8000e78 <__aeabi_ddiv>
 8011eec:	0022      	movs	r2, r4
 8011eee:	002b      	movs	r3, r5
 8011ef0:	f7ef fe7e 	bl	8001bf0 <__aeabi_dsub>
 8011ef4:	9a06      	ldr	r2, [sp, #24]
 8011ef6:	0004      	movs	r4, r0
 8011ef8:	4694      	mov	ip, r2
 8011efa:	000d      	movs	r5, r1
 8011efc:	9b06      	ldr	r3, [sp, #24]
 8011efe:	9314      	str	r3, [sp, #80]	; 0x50
 8011f00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011f02:	4463      	add	r3, ip
 8011f04:	9318      	str	r3, [sp, #96]	; 0x60
 8011f06:	0039      	movs	r1, r7
 8011f08:	0030      	movs	r0, r6
 8011f0a:	f7f0 fa11 	bl	8002330 <__aeabi_d2iz>
 8011f0e:	9012      	str	r0, [sp, #72]	; 0x48
 8011f10:	f7f0 fa44 	bl	800239c <__aeabi_i2d>
 8011f14:	0002      	movs	r2, r0
 8011f16:	000b      	movs	r3, r1
 8011f18:	0030      	movs	r0, r6
 8011f1a:	0039      	movs	r1, r7
 8011f1c:	f7ef fe68 	bl	8001bf0 <__aeabi_dsub>
 8011f20:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011f22:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011f24:	3301      	adds	r3, #1
 8011f26:	9308      	str	r3, [sp, #32]
 8011f28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011f2a:	0006      	movs	r6, r0
 8011f2c:	3330      	adds	r3, #48	; 0x30
 8011f2e:	7013      	strb	r3, [r2, #0]
 8011f30:	0022      	movs	r2, r4
 8011f32:	002b      	movs	r3, r5
 8011f34:	000f      	movs	r7, r1
 8011f36:	f7ee fa8d 	bl	8000454 <__aeabi_dcmplt>
 8011f3a:	2800      	cmp	r0, #0
 8011f3c:	d174      	bne.n	8012028 <_dtoa_r+0x638>
 8011f3e:	0032      	movs	r2, r6
 8011f40:	003b      	movs	r3, r7
 8011f42:	2000      	movs	r0, #0
 8011f44:	4968      	ldr	r1, [pc, #416]	; (80120e8 <_dtoa_r+0x6f8>)
 8011f46:	f7ef fe53 	bl	8001bf0 <__aeabi_dsub>
 8011f4a:	0022      	movs	r2, r4
 8011f4c:	002b      	movs	r3, r5
 8011f4e:	f7ee fa81 	bl	8000454 <__aeabi_dcmplt>
 8011f52:	2800      	cmp	r0, #0
 8011f54:	d000      	beq.n	8011f58 <_dtoa_r+0x568>
 8011f56:	e0d7      	b.n	8012108 <_dtoa_r+0x718>
 8011f58:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011f5a:	9a08      	ldr	r2, [sp, #32]
 8011f5c:	4293      	cmp	r3, r2
 8011f5e:	d100      	bne.n	8011f62 <_dtoa_r+0x572>
 8011f60:	e771      	b.n	8011e46 <_dtoa_r+0x456>
 8011f62:	2200      	movs	r2, #0
 8011f64:	0020      	movs	r0, r4
 8011f66:	0029      	movs	r1, r5
 8011f68:	4b60      	ldr	r3, [pc, #384]	; (80120ec <_dtoa_r+0x6fc>)
 8011f6a:	f7ef fb7f 	bl	800166c <__aeabi_dmul>
 8011f6e:	4b5f      	ldr	r3, [pc, #380]	; (80120ec <_dtoa_r+0x6fc>)
 8011f70:	0004      	movs	r4, r0
 8011f72:	000d      	movs	r5, r1
 8011f74:	0030      	movs	r0, r6
 8011f76:	0039      	movs	r1, r7
 8011f78:	2200      	movs	r2, #0
 8011f7a:	f7ef fb77 	bl	800166c <__aeabi_dmul>
 8011f7e:	9b08      	ldr	r3, [sp, #32]
 8011f80:	0006      	movs	r6, r0
 8011f82:	000f      	movs	r7, r1
 8011f84:	9314      	str	r3, [sp, #80]	; 0x50
 8011f86:	e7be      	b.n	8011f06 <_dtoa_r+0x516>
 8011f88:	0020      	movs	r0, r4
 8011f8a:	0029      	movs	r1, r5
 8011f8c:	f7ef fb6e 	bl	800166c <__aeabi_dmul>
 8011f90:	9a06      	ldr	r2, [sp, #24]
 8011f92:	9b06      	ldr	r3, [sp, #24]
 8011f94:	4694      	mov	ip, r2
 8011f96:	9308      	str	r3, [sp, #32]
 8011f98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011f9a:	9014      	str	r0, [sp, #80]	; 0x50
 8011f9c:	9115      	str	r1, [sp, #84]	; 0x54
 8011f9e:	4463      	add	r3, ip
 8011fa0:	9319      	str	r3, [sp, #100]	; 0x64
 8011fa2:	0030      	movs	r0, r6
 8011fa4:	0039      	movs	r1, r7
 8011fa6:	f7f0 f9c3 	bl	8002330 <__aeabi_d2iz>
 8011faa:	9018      	str	r0, [sp, #96]	; 0x60
 8011fac:	f7f0 f9f6 	bl	800239c <__aeabi_i2d>
 8011fb0:	0002      	movs	r2, r0
 8011fb2:	000b      	movs	r3, r1
 8011fb4:	0030      	movs	r0, r6
 8011fb6:	0039      	movs	r1, r7
 8011fb8:	f7ef fe1a 	bl	8001bf0 <__aeabi_dsub>
 8011fbc:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8011fbe:	9b08      	ldr	r3, [sp, #32]
 8011fc0:	3630      	adds	r6, #48	; 0x30
 8011fc2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8011fc4:	701e      	strb	r6, [r3, #0]
 8011fc6:	3301      	adds	r3, #1
 8011fc8:	0004      	movs	r4, r0
 8011fca:	000d      	movs	r5, r1
 8011fcc:	9308      	str	r3, [sp, #32]
 8011fce:	4293      	cmp	r3, r2
 8011fd0:	d12d      	bne.n	801202e <_dtoa_r+0x63e>
 8011fd2:	9814      	ldr	r0, [sp, #80]	; 0x50
 8011fd4:	9915      	ldr	r1, [sp, #84]	; 0x54
 8011fd6:	9a06      	ldr	r2, [sp, #24]
 8011fd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011fda:	4694      	mov	ip, r2
 8011fdc:	4463      	add	r3, ip
 8011fde:	2200      	movs	r2, #0
 8011fe0:	9308      	str	r3, [sp, #32]
 8011fe2:	4b47      	ldr	r3, [pc, #284]	; (8012100 <_dtoa_r+0x710>)
 8011fe4:	f7ee fbe8 	bl	80007b8 <__aeabi_dadd>
 8011fe8:	0002      	movs	r2, r0
 8011fea:	000b      	movs	r3, r1
 8011fec:	0020      	movs	r0, r4
 8011fee:	0029      	movs	r1, r5
 8011ff0:	f7ee fa44 	bl	800047c <__aeabi_dcmpgt>
 8011ff4:	2800      	cmp	r0, #0
 8011ff6:	d000      	beq.n	8011ffa <_dtoa_r+0x60a>
 8011ff8:	e086      	b.n	8012108 <_dtoa_r+0x718>
 8011ffa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011ffc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ffe:	2000      	movs	r0, #0
 8012000:	493f      	ldr	r1, [pc, #252]	; (8012100 <_dtoa_r+0x710>)
 8012002:	f7ef fdf5 	bl	8001bf0 <__aeabi_dsub>
 8012006:	0002      	movs	r2, r0
 8012008:	000b      	movs	r3, r1
 801200a:	0020      	movs	r0, r4
 801200c:	0029      	movs	r1, r5
 801200e:	f7ee fa21 	bl	8000454 <__aeabi_dcmplt>
 8012012:	2800      	cmp	r0, #0
 8012014:	d100      	bne.n	8012018 <_dtoa_r+0x628>
 8012016:	e716      	b.n	8011e46 <_dtoa_r+0x456>
 8012018:	9b08      	ldr	r3, [sp, #32]
 801201a:	001a      	movs	r2, r3
 801201c:	3a01      	subs	r2, #1
 801201e:	9208      	str	r2, [sp, #32]
 8012020:	7812      	ldrb	r2, [r2, #0]
 8012022:	2a30      	cmp	r2, #48	; 0x30
 8012024:	d0f8      	beq.n	8012018 <_dtoa_r+0x628>
 8012026:	9308      	str	r3, [sp, #32]
 8012028:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801202a:	9303      	str	r3, [sp, #12]
 801202c:	e046      	b.n	80120bc <_dtoa_r+0x6cc>
 801202e:	2200      	movs	r2, #0
 8012030:	4b2e      	ldr	r3, [pc, #184]	; (80120ec <_dtoa_r+0x6fc>)
 8012032:	f7ef fb1b 	bl	800166c <__aeabi_dmul>
 8012036:	0006      	movs	r6, r0
 8012038:	000f      	movs	r7, r1
 801203a:	e7b2      	b.n	8011fa2 <_dtoa_r+0x5b2>
 801203c:	9b06      	ldr	r3, [sp, #24]
 801203e:	9a06      	ldr	r2, [sp, #24]
 8012040:	930a      	str	r3, [sp, #40]	; 0x28
 8012042:	9b07      	ldr	r3, [sp, #28]
 8012044:	9c08      	ldr	r4, [sp, #32]
 8012046:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8012048:	3b01      	subs	r3, #1
 801204a:	189b      	adds	r3, r3, r2
 801204c:	930b      	str	r3, [sp, #44]	; 0x2c
 801204e:	0032      	movs	r2, r6
 8012050:	003b      	movs	r3, r7
 8012052:	0020      	movs	r0, r4
 8012054:	0029      	movs	r1, r5
 8012056:	f7ee ff0f 	bl	8000e78 <__aeabi_ddiv>
 801205a:	f7f0 f969 	bl	8002330 <__aeabi_d2iz>
 801205e:	9007      	str	r0, [sp, #28]
 8012060:	f7f0 f99c 	bl	800239c <__aeabi_i2d>
 8012064:	0032      	movs	r2, r6
 8012066:	003b      	movs	r3, r7
 8012068:	f7ef fb00 	bl	800166c <__aeabi_dmul>
 801206c:	0002      	movs	r2, r0
 801206e:	000b      	movs	r3, r1
 8012070:	0020      	movs	r0, r4
 8012072:	0029      	movs	r1, r5
 8012074:	f7ef fdbc 	bl	8001bf0 <__aeabi_dsub>
 8012078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801207a:	001a      	movs	r2, r3
 801207c:	3201      	adds	r2, #1
 801207e:	920a      	str	r2, [sp, #40]	; 0x28
 8012080:	9208      	str	r2, [sp, #32]
 8012082:	9a07      	ldr	r2, [sp, #28]
 8012084:	3230      	adds	r2, #48	; 0x30
 8012086:	701a      	strb	r2, [r3, #0]
 8012088:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801208a:	429a      	cmp	r2, r3
 801208c:	d14f      	bne.n	801212e <_dtoa_r+0x73e>
 801208e:	0002      	movs	r2, r0
 8012090:	000b      	movs	r3, r1
 8012092:	f7ee fb91 	bl	80007b8 <__aeabi_dadd>
 8012096:	0032      	movs	r2, r6
 8012098:	003b      	movs	r3, r7
 801209a:	0004      	movs	r4, r0
 801209c:	000d      	movs	r5, r1
 801209e:	f7ee f9ed 	bl	800047c <__aeabi_dcmpgt>
 80120a2:	2800      	cmp	r0, #0
 80120a4:	d12e      	bne.n	8012104 <_dtoa_r+0x714>
 80120a6:	0032      	movs	r2, r6
 80120a8:	003b      	movs	r3, r7
 80120aa:	0020      	movs	r0, r4
 80120ac:	0029      	movs	r1, r5
 80120ae:	f7ee f9cb 	bl	8000448 <__aeabi_dcmpeq>
 80120b2:	2800      	cmp	r0, #0
 80120b4:	d002      	beq.n	80120bc <_dtoa_r+0x6cc>
 80120b6:	9b07      	ldr	r3, [sp, #28]
 80120b8:	07de      	lsls	r6, r3, #31
 80120ba:	d423      	bmi.n	8012104 <_dtoa_r+0x714>
 80120bc:	9905      	ldr	r1, [sp, #20]
 80120be:	9804      	ldr	r0, [sp, #16]
 80120c0:	f7fc f8fe 	bl	800e2c0 <_Bfree>
 80120c4:	2300      	movs	r3, #0
 80120c6:	9a08      	ldr	r2, [sp, #32]
 80120c8:	7013      	strb	r3, [r2, #0]
 80120ca:	9b03      	ldr	r3, [sp, #12]
 80120cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80120ce:	3301      	adds	r3, #1
 80120d0:	6013      	str	r3, [r2, #0]
 80120d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d100      	bne.n	80120da <_dtoa_r+0x6ea>
 80120d8:	e4bd      	b.n	8011a56 <_dtoa_r+0x66>
 80120da:	9a08      	ldr	r2, [sp, #32]
 80120dc:	601a      	str	r2, [r3, #0]
 80120de:	e4ba      	b.n	8011a56 <_dtoa_r+0x66>
 80120e0:	08016058 	.word	0x08016058
 80120e4:	08016030 	.word	0x08016030
 80120e8:	3ff00000 	.word	0x3ff00000
 80120ec:	40240000 	.word	0x40240000
 80120f0:	401c0000 	.word	0x401c0000
 80120f4:	fcc00000 	.word	0xfcc00000
 80120f8:	40140000 	.word	0x40140000
 80120fc:	7cc00000 	.word	0x7cc00000
 8012100:	3fe00000 	.word	0x3fe00000
 8012104:	9b03      	ldr	r3, [sp, #12]
 8012106:	930e      	str	r3, [sp, #56]	; 0x38
 8012108:	9b08      	ldr	r3, [sp, #32]
 801210a:	9308      	str	r3, [sp, #32]
 801210c:	3b01      	subs	r3, #1
 801210e:	781a      	ldrb	r2, [r3, #0]
 8012110:	2a39      	cmp	r2, #57	; 0x39
 8012112:	d108      	bne.n	8012126 <_dtoa_r+0x736>
 8012114:	9a06      	ldr	r2, [sp, #24]
 8012116:	429a      	cmp	r2, r3
 8012118:	d1f7      	bne.n	801210a <_dtoa_r+0x71a>
 801211a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801211c:	9906      	ldr	r1, [sp, #24]
 801211e:	3201      	adds	r2, #1
 8012120:	920e      	str	r2, [sp, #56]	; 0x38
 8012122:	2230      	movs	r2, #48	; 0x30
 8012124:	700a      	strb	r2, [r1, #0]
 8012126:	781a      	ldrb	r2, [r3, #0]
 8012128:	3201      	adds	r2, #1
 801212a:	701a      	strb	r2, [r3, #0]
 801212c:	e77c      	b.n	8012028 <_dtoa_r+0x638>
 801212e:	2200      	movs	r2, #0
 8012130:	4ba9      	ldr	r3, [pc, #676]	; (80123d8 <_dtoa_r+0x9e8>)
 8012132:	f7ef fa9b 	bl	800166c <__aeabi_dmul>
 8012136:	2200      	movs	r2, #0
 8012138:	2300      	movs	r3, #0
 801213a:	0004      	movs	r4, r0
 801213c:	000d      	movs	r5, r1
 801213e:	f7ee f983 	bl	8000448 <__aeabi_dcmpeq>
 8012142:	2800      	cmp	r0, #0
 8012144:	d100      	bne.n	8012148 <_dtoa_r+0x758>
 8012146:	e782      	b.n	801204e <_dtoa_r+0x65e>
 8012148:	e7b8      	b.n	80120bc <_dtoa_r+0x6cc>
 801214a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 801214c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801214e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012150:	2f00      	cmp	r7, #0
 8012152:	d012      	beq.n	801217a <_dtoa_r+0x78a>
 8012154:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012156:	2a01      	cmp	r2, #1
 8012158:	dc6e      	bgt.n	8012238 <_dtoa_r+0x848>
 801215a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801215c:	2a00      	cmp	r2, #0
 801215e:	d065      	beq.n	801222c <_dtoa_r+0x83c>
 8012160:	4a9e      	ldr	r2, [pc, #632]	; (80123dc <_dtoa_r+0x9ec>)
 8012162:	189b      	adds	r3, r3, r2
 8012164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012166:	2101      	movs	r1, #1
 8012168:	18d2      	adds	r2, r2, r3
 801216a:	920a      	str	r2, [sp, #40]	; 0x28
 801216c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801216e:	9804      	ldr	r0, [sp, #16]
 8012170:	18d3      	adds	r3, r2, r3
 8012172:	930c      	str	r3, [sp, #48]	; 0x30
 8012174:	f7fc f986 	bl	800e484 <__i2b>
 8012178:	0007      	movs	r7, r0
 801217a:	2c00      	cmp	r4, #0
 801217c:	d00e      	beq.n	801219c <_dtoa_r+0x7ac>
 801217e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012180:	2b00      	cmp	r3, #0
 8012182:	dd0b      	ble.n	801219c <_dtoa_r+0x7ac>
 8012184:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012186:	0023      	movs	r3, r4
 8012188:	4294      	cmp	r4, r2
 801218a:	dd00      	ble.n	801218e <_dtoa_r+0x79e>
 801218c:	0013      	movs	r3, r2
 801218e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012190:	1ae4      	subs	r4, r4, r3
 8012192:	1ad2      	subs	r2, r2, r3
 8012194:	920a      	str	r2, [sp, #40]	; 0x28
 8012196:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012198:	1ad3      	subs	r3, r2, r3
 801219a:	930c      	str	r3, [sp, #48]	; 0x30
 801219c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d01e      	beq.n	80121e0 <_dtoa_r+0x7f0>
 80121a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d05c      	beq.n	8012262 <_dtoa_r+0x872>
 80121a8:	2d00      	cmp	r5, #0
 80121aa:	dd10      	ble.n	80121ce <_dtoa_r+0x7de>
 80121ac:	0039      	movs	r1, r7
 80121ae:	002a      	movs	r2, r5
 80121b0:	9804      	ldr	r0, [sp, #16]
 80121b2:	f7fc fa2f 	bl	800e614 <__pow5mult>
 80121b6:	9a05      	ldr	r2, [sp, #20]
 80121b8:	0001      	movs	r1, r0
 80121ba:	0007      	movs	r7, r0
 80121bc:	9804      	ldr	r0, [sp, #16]
 80121be:	f7fc f979 	bl	800e4b4 <__multiply>
 80121c2:	0006      	movs	r6, r0
 80121c4:	9905      	ldr	r1, [sp, #20]
 80121c6:	9804      	ldr	r0, [sp, #16]
 80121c8:	f7fc f87a 	bl	800e2c0 <_Bfree>
 80121cc:	9605      	str	r6, [sp, #20]
 80121ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80121d0:	1b5a      	subs	r2, r3, r5
 80121d2:	42ab      	cmp	r3, r5
 80121d4:	d004      	beq.n	80121e0 <_dtoa_r+0x7f0>
 80121d6:	9905      	ldr	r1, [sp, #20]
 80121d8:	9804      	ldr	r0, [sp, #16]
 80121da:	f7fc fa1b 	bl	800e614 <__pow5mult>
 80121de:	9005      	str	r0, [sp, #20]
 80121e0:	2101      	movs	r1, #1
 80121e2:	9804      	ldr	r0, [sp, #16]
 80121e4:	f7fc f94e 	bl	800e484 <__i2b>
 80121e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80121ea:	0006      	movs	r6, r0
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	dd3a      	ble.n	8012266 <_dtoa_r+0x876>
 80121f0:	001a      	movs	r2, r3
 80121f2:	0001      	movs	r1, r0
 80121f4:	9804      	ldr	r0, [sp, #16]
 80121f6:	f7fc fa0d 	bl	800e614 <__pow5mult>
 80121fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80121fc:	0006      	movs	r6, r0
 80121fe:	2500      	movs	r5, #0
 8012200:	2b01      	cmp	r3, #1
 8012202:	dc38      	bgt.n	8012276 <_dtoa_r+0x886>
 8012204:	2500      	movs	r5, #0
 8012206:	9b08      	ldr	r3, [sp, #32]
 8012208:	42ab      	cmp	r3, r5
 801220a:	d130      	bne.n	801226e <_dtoa_r+0x87e>
 801220c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801220e:	031b      	lsls	r3, r3, #12
 8012210:	42ab      	cmp	r3, r5
 8012212:	d12c      	bne.n	801226e <_dtoa_r+0x87e>
 8012214:	4b72      	ldr	r3, [pc, #456]	; (80123e0 <_dtoa_r+0x9f0>)
 8012216:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012218:	4213      	tst	r3, r2
 801221a:	d028      	beq.n	801226e <_dtoa_r+0x87e>
 801221c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801221e:	3501      	adds	r5, #1
 8012220:	3301      	adds	r3, #1
 8012222:	930a      	str	r3, [sp, #40]	; 0x28
 8012224:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012226:	3301      	adds	r3, #1
 8012228:	930c      	str	r3, [sp, #48]	; 0x30
 801222a:	e020      	b.n	801226e <_dtoa_r+0x87e>
 801222c:	2336      	movs	r3, #54	; 0x36
 801222e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8012230:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8012232:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012234:	1a9b      	subs	r3, r3, r2
 8012236:	e795      	b.n	8012164 <_dtoa_r+0x774>
 8012238:	9b07      	ldr	r3, [sp, #28]
 801223a:	1e5d      	subs	r5, r3, #1
 801223c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801223e:	42ab      	cmp	r3, r5
 8012240:	db07      	blt.n	8012252 <_dtoa_r+0x862>
 8012242:	1b5d      	subs	r5, r3, r5
 8012244:	9b07      	ldr	r3, [sp, #28]
 8012246:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012248:	2b00      	cmp	r3, #0
 801224a:	da8b      	bge.n	8012164 <_dtoa_r+0x774>
 801224c:	1ae4      	subs	r4, r4, r3
 801224e:	2300      	movs	r3, #0
 8012250:	e788      	b.n	8012164 <_dtoa_r+0x774>
 8012252:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012254:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012256:	1aeb      	subs	r3, r5, r3
 8012258:	18d3      	adds	r3, r2, r3
 801225a:	950d      	str	r5, [sp, #52]	; 0x34
 801225c:	9313      	str	r3, [sp, #76]	; 0x4c
 801225e:	2500      	movs	r5, #0
 8012260:	e7f0      	b.n	8012244 <_dtoa_r+0x854>
 8012262:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012264:	e7b7      	b.n	80121d6 <_dtoa_r+0x7e6>
 8012266:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012268:	2500      	movs	r5, #0
 801226a:	2b01      	cmp	r3, #1
 801226c:	ddca      	ble.n	8012204 <_dtoa_r+0x814>
 801226e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012270:	2001      	movs	r0, #1
 8012272:	2b00      	cmp	r3, #0
 8012274:	d008      	beq.n	8012288 <_dtoa_r+0x898>
 8012276:	6933      	ldr	r3, [r6, #16]
 8012278:	3303      	adds	r3, #3
 801227a:	009b      	lsls	r3, r3, #2
 801227c:	18f3      	adds	r3, r6, r3
 801227e:	6858      	ldr	r0, [r3, #4]
 8012280:	f7fc f8b8 	bl	800e3f4 <__hi0bits>
 8012284:	2320      	movs	r3, #32
 8012286:	1a18      	subs	r0, r3, r0
 8012288:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801228a:	1818      	adds	r0, r3, r0
 801228c:	0002      	movs	r2, r0
 801228e:	231f      	movs	r3, #31
 8012290:	401a      	ands	r2, r3
 8012292:	4218      	tst	r0, r3
 8012294:	d047      	beq.n	8012326 <_dtoa_r+0x936>
 8012296:	3301      	adds	r3, #1
 8012298:	1a9b      	subs	r3, r3, r2
 801229a:	2b04      	cmp	r3, #4
 801229c:	dd3f      	ble.n	801231e <_dtoa_r+0x92e>
 801229e:	231c      	movs	r3, #28
 80122a0:	1a9b      	subs	r3, r3, r2
 80122a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80122a4:	18e4      	adds	r4, r4, r3
 80122a6:	18d2      	adds	r2, r2, r3
 80122a8:	920a      	str	r2, [sp, #40]	; 0x28
 80122aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80122ac:	18d3      	adds	r3, r2, r3
 80122ae:	930c      	str	r3, [sp, #48]	; 0x30
 80122b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	dd05      	ble.n	80122c2 <_dtoa_r+0x8d2>
 80122b6:	001a      	movs	r2, r3
 80122b8:	9905      	ldr	r1, [sp, #20]
 80122ba:	9804      	ldr	r0, [sp, #16]
 80122bc:	f7fc f9ec 	bl	800e698 <__lshift>
 80122c0:	9005      	str	r0, [sp, #20]
 80122c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	dd05      	ble.n	80122d4 <_dtoa_r+0x8e4>
 80122c8:	0031      	movs	r1, r6
 80122ca:	001a      	movs	r2, r3
 80122cc:	9804      	ldr	r0, [sp, #16]
 80122ce:	f7fc f9e3 	bl	800e698 <__lshift>
 80122d2:	0006      	movs	r6, r0
 80122d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d027      	beq.n	801232a <_dtoa_r+0x93a>
 80122da:	0031      	movs	r1, r6
 80122dc:	9805      	ldr	r0, [sp, #20]
 80122de:	f7fc fa49 	bl	800e774 <__mcmp>
 80122e2:	2800      	cmp	r0, #0
 80122e4:	da21      	bge.n	801232a <_dtoa_r+0x93a>
 80122e6:	9b03      	ldr	r3, [sp, #12]
 80122e8:	220a      	movs	r2, #10
 80122ea:	3b01      	subs	r3, #1
 80122ec:	9303      	str	r3, [sp, #12]
 80122ee:	9905      	ldr	r1, [sp, #20]
 80122f0:	2300      	movs	r3, #0
 80122f2:	9804      	ldr	r0, [sp, #16]
 80122f4:	f7fb ffee 	bl	800e2d4 <__multadd>
 80122f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80122fa:	9005      	str	r0, [sp, #20]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d100      	bne.n	8012302 <_dtoa_r+0x912>
 8012300:	e15d      	b.n	80125be <_dtoa_r+0xbce>
 8012302:	2300      	movs	r3, #0
 8012304:	0039      	movs	r1, r7
 8012306:	220a      	movs	r2, #10
 8012308:	9804      	ldr	r0, [sp, #16]
 801230a:	f7fb ffe3 	bl	800e2d4 <__multadd>
 801230e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012310:	0007      	movs	r7, r0
 8012312:	2b00      	cmp	r3, #0
 8012314:	dc49      	bgt.n	80123aa <_dtoa_r+0x9ba>
 8012316:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012318:	2b02      	cmp	r3, #2
 801231a:	dc0e      	bgt.n	801233a <_dtoa_r+0x94a>
 801231c:	e045      	b.n	80123aa <_dtoa_r+0x9ba>
 801231e:	2b04      	cmp	r3, #4
 8012320:	d0c6      	beq.n	80122b0 <_dtoa_r+0x8c0>
 8012322:	331c      	adds	r3, #28
 8012324:	e7bd      	b.n	80122a2 <_dtoa_r+0x8b2>
 8012326:	0013      	movs	r3, r2
 8012328:	e7fb      	b.n	8012322 <_dtoa_r+0x932>
 801232a:	9b07      	ldr	r3, [sp, #28]
 801232c:	2b00      	cmp	r3, #0
 801232e:	dc36      	bgt.n	801239e <_dtoa_r+0x9ae>
 8012330:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012332:	2b02      	cmp	r3, #2
 8012334:	dd33      	ble.n	801239e <_dtoa_r+0x9ae>
 8012336:	9b07      	ldr	r3, [sp, #28]
 8012338:	930b      	str	r3, [sp, #44]	; 0x2c
 801233a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801233c:	2b00      	cmp	r3, #0
 801233e:	d10c      	bne.n	801235a <_dtoa_r+0x96a>
 8012340:	0031      	movs	r1, r6
 8012342:	2205      	movs	r2, #5
 8012344:	9804      	ldr	r0, [sp, #16]
 8012346:	f7fb ffc5 	bl	800e2d4 <__multadd>
 801234a:	0006      	movs	r6, r0
 801234c:	0001      	movs	r1, r0
 801234e:	9805      	ldr	r0, [sp, #20]
 8012350:	f7fc fa10 	bl	800e774 <__mcmp>
 8012354:	2800      	cmp	r0, #0
 8012356:	dd00      	ble.n	801235a <_dtoa_r+0x96a>
 8012358:	e59f      	b.n	8011e9a <_dtoa_r+0x4aa>
 801235a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801235c:	43db      	mvns	r3, r3
 801235e:	9303      	str	r3, [sp, #12]
 8012360:	9b06      	ldr	r3, [sp, #24]
 8012362:	9308      	str	r3, [sp, #32]
 8012364:	2500      	movs	r5, #0
 8012366:	0031      	movs	r1, r6
 8012368:	9804      	ldr	r0, [sp, #16]
 801236a:	f7fb ffa9 	bl	800e2c0 <_Bfree>
 801236e:	2f00      	cmp	r7, #0
 8012370:	d100      	bne.n	8012374 <_dtoa_r+0x984>
 8012372:	e6a3      	b.n	80120bc <_dtoa_r+0x6cc>
 8012374:	2d00      	cmp	r5, #0
 8012376:	d005      	beq.n	8012384 <_dtoa_r+0x994>
 8012378:	42bd      	cmp	r5, r7
 801237a:	d003      	beq.n	8012384 <_dtoa_r+0x994>
 801237c:	0029      	movs	r1, r5
 801237e:	9804      	ldr	r0, [sp, #16]
 8012380:	f7fb ff9e 	bl	800e2c0 <_Bfree>
 8012384:	0039      	movs	r1, r7
 8012386:	9804      	ldr	r0, [sp, #16]
 8012388:	f7fb ff9a 	bl	800e2c0 <_Bfree>
 801238c:	e696      	b.n	80120bc <_dtoa_r+0x6cc>
 801238e:	2600      	movs	r6, #0
 8012390:	0037      	movs	r7, r6
 8012392:	e7e2      	b.n	801235a <_dtoa_r+0x96a>
 8012394:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012396:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8012398:	9303      	str	r3, [sp, #12]
 801239a:	0037      	movs	r7, r6
 801239c:	e57d      	b.n	8011e9a <_dtoa_r+0x4aa>
 801239e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d100      	bne.n	80123a6 <_dtoa_r+0x9b6>
 80123a4:	e0c3      	b.n	801252e <_dtoa_r+0xb3e>
 80123a6:	9b07      	ldr	r3, [sp, #28]
 80123a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80123aa:	2c00      	cmp	r4, #0
 80123ac:	dd05      	ble.n	80123ba <_dtoa_r+0x9ca>
 80123ae:	0039      	movs	r1, r7
 80123b0:	0022      	movs	r2, r4
 80123b2:	9804      	ldr	r0, [sp, #16]
 80123b4:	f7fc f970 	bl	800e698 <__lshift>
 80123b8:	0007      	movs	r7, r0
 80123ba:	0038      	movs	r0, r7
 80123bc:	2d00      	cmp	r5, #0
 80123be:	d024      	beq.n	801240a <_dtoa_r+0xa1a>
 80123c0:	6879      	ldr	r1, [r7, #4]
 80123c2:	9804      	ldr	r0, [sp, #16]
 80123c4:	f7fb ff54 	bl	800e270 <_Balloc>
 80123c8:	1e04      	subs	r4, r0, #0
 80123ca:	d111      	bne.n	80123f0 <_dtoa_r+0xa00>
 80123cc:	0022      	movs	r2, r4
 80123ce:	4b05      	ldr	r3, [pc, #20]	; (80123e4 <_dtoa_r+0x9f4>)
 80123d0:	4805      	ldr	r0, [pc, #20]	; (80123e8 <_dtoa_r+0x9f8>)
 80123d2:	4906      	ldr	r1, [pc, #24]	; (80123ec <_dtoa_r+0x9fc>)
 80123d4:	e43c      	b.n	8011c50 <_dtoa_r+0x260>
 80123d6:	46c0      	nop			; (mov r8, r8)
 80123d8:	40240000 	.word	0x40240000
 80123dc:	00000433 	.word	0x00000433
 80123e0:	7ff00000 	.word	0x7ff00000
 80123e4:	08015f61 	.word	0x08015f61
 80123e8:	080161f1 	.word	0x080161f1
 80123ec:	000002ef 	.word	0x000002ef
 80123f0:	0039      	movs	r1, r7
 80123f2:	693a      	ldr	r2, [r7, #16]
 80123f4:	310c      	adds	r1, #12
 80123f6:	3202      	adds	r2, #2
 80123f8:	0092      	lsls	r2, r2, #2
 80123fa:	300c      	adds	r0, #12
 80123fc:	f7fb fa9d 	bl	800d93a <memcpy>
 8012400:	2201      	movs	r2, #1
 8012402:	0021      	movs	r1, r4
 8012404:	9804      	ldr	r0, [sp, #16]
 8012406:	f7fc f947 	bl	800e698 <__lshift>
 801240a:	9b06      	ldr	r3, [sp, #24]
 801240c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801240e:	9307      	str	r3, [sp, #28]
 8012410:	3b01      	subs	r3, #1
 8012412:	189b      	adds	r3, r3, r2
 8012414:	2201      	movs	r2, #1
 8012416:	003d      	movs	r5, r7
 8012418:	0007      	movs	r7, r0
 801241a:	930e      	str	r3, [sp, #56]	; 0x38
 801241c:	9b08      	ldr	r3, [sp, #32]
 801241e:	4013      	ands	r3, r2
 8012420:	930d      	str	r3, [sp, #52]	; 0x34
 8012422:	0031      	movs	r1, r6
 8012424:	9805      	ldr	r0, [sp, #20]
 8012426:	f7ff fa53 	bl	80118d0 <quorem>
 801242a:	0029      	movs	r1, r5
 801242c:	0004      	movs	r4, r0
 801242e:	900b      	str	r0, [sp, #44]	; 0x2c
 8012430:	9805      	ldr	r0, [sp, #20]
 8012432:	f7fc f99f 	bl	800e774 <__mcmp>
 8012436:	003a      	movs	r2, r7
 8012438:	900c      	str	r0, [sp, #48]	; 0x30
 801243a:	0031      	movs	r1, r6
 801243c:	9804      	ldr	r0, [sp, #16]
 801243e:	f7fc f9b5 	bl	800e7ac <__mdiff>
 8012442:	2201      	movs	r2, #1
 8012444:	68c3      	ldr	r3, [r0, #12]
 8012446:	3430      	adds	r4, #48	; 0x30
 8012448:	9008      	str	r0, [sp, #32]
 801244a:	920a      	str	r2, [sp, #40]	; 0x28
 801244c:	2b00      	cmp	r3, #0
 801244e:	d104      	bne.n	801245a <_dtoa_r+0xa6a>
 8012450:	0001      	movs	r1, r0
 8012452:	9805      	ldr	r0, [sp, #20]
 8012454:	f7fc f98e 	bl	800e774 <__mcmp>
 8012458:	900a      	str	r0, [sp, #40]	; 0x28
 801245a:	9908      	ldr	r1, [sp, #32]
 801245c:	9804      	ldr	r0, [sp, #16]
 801245e:	f7fb ff2f 	bl	800e2c0 <_Bfree>
 8012462:	9b07      	ldr	r3, [sp, #28]
 8012464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012466:	3301      	adds	r3, #1
 8012468:	9308      	str	r3, [sp, #32]
 801246a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801246c:	4313      	orrs	r3, r2
 801246e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012470:	4313      	orrs	r3, r2
 8012472:	d109      	bne.n	8012488 <_dtoa_r+0xa98>
 8012474:	2c39      	cmp	r4, #57	; 0x39
 8012476:	d022      	beq.n	80124be <_dtoa_r+0xace>
 8012478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801247a:	2b00      	cmp	r3, #0
 801247c:	dd01      	ble.n	8012482 <_dtoa_r+0xa92>
 801247e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8012480:	3431      	adds	r4, #49	; 0x31
 8012482:	9b07      	ldr	r3, [sp, #28]
 8012484:	701c      	strb	r4, [r3, #0]
 8012486:	e76e      	b.n	8012366 <_dtoa_r+0x976>
 8012488:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801248a:	2b00      	cmp	r3, #0
 801248c:	db04      	blt.n	8012498 <_dtoa_r+0xaa8>
 801248e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012490:	4313      	orrs	r3, r2
 8012492:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012494:	4313      	orrs	r3, r2
 8012496:	d11e      	bne.n	80124d6 <_dtoa_r+0xae6>
 8012498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801249a:	2b00      	cmp	r3, #0
 801249c:	ddf1      	ble.n	8012482 <_dtoa_r+0xa92>
 801249e:	9905      	ldr	r1, [sp, #20]
 80124a0:	2201      	movs	r2, #1
 80124a2:	9804      	ldr	r0, [sp, #16]
 80124a4:	f7fc f8f8 	bl	800e698 <__lshift>
 80124a8:	0031      	movs	r1, r6
 80124aa:	9005      	str	r0, [sp, #20]
 80124ac:	f7fc f962 	bl	800e774 <__mcmp>
 80124b0:	2800      	cmp	r0, #0
 80124b2:	dc02      	bgt.n	80124ba <_dtoa_r+0xaca>
 80124b4:	d1e5      	bne.n	8012482 <_dtoa_r+0xa92>
 80124b6:	07e3      	lsls	r3, r4, #31
 80124b8:	d5e3      	bpl.n	8012482 <_dtoa_r+0xa92>
 80124ba:	2c39      	cmp	r4, #57	; 0x39
 80124bc:	d1df      	bne.n	801247e <_dtoa_r+0xa8e>
 80124be:	2339      	movs	r3, #57	; 0x39
 80124c0:	9a07      	ldr	r2, [sp, #28]
 80124c2:	7013      	strb	r3, [r2, #0]
 80124c4:	9b08      	ldr	r3, [sp, #32]
 80124c6:	9308      	str	r3, [sp, #32]
 80124c8:	3b01      	subs	r3, #1
 80124ca:	781a      	ldrb	r2, [r3, #0]
 80124cc:	2a39      	cmp	r2, #57	; 0x39
 80124ce:	d063      	beq.n	8012598 <_dtoa_r+0xba8>
 80124d0:	3201      	adds	r2, #1
 80124d2:	701a      	strb	r2, [r3, #0]
 80124d4:	e747      	b.n	8012366 <_dtoa_r+0x976>
 80124d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80124d8:	2b00      	cmp	r3, #0
 80124da:	dd03      	ble.n	80124e4 <_dtoa_r+0xaf4>
 80124dc:	2c39      	cmp	r4, #57	; 0x39
 80124de:	d0ee      	beq.n	80124be <_dtoa_r+0xace>
 80124e0:	3401      	adds	r4, #1
 80124e2:	e7ce      	b.n	8012482 <_dtoa_r+0xa92>
 80124e4:	9b07      	ldr	r3, [sp, #28]
 80124e6:	9a07      	ldr	r2, [sp, #28]
 80124e8:	701c      	strb	r4, [r3, #0]
 80124ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80124ec:	4293      	cmp	r3, r2
 80124ee:	d03e      	beq.n	801256e <_dtoa_r+0xb7e>
 80124f0:	2300      	movs	r3, #0
 80124f2:	220a      	movs	r2, #10
 80124f4:	9905      	ldr	r1, [sp, #20]
 80124f6:	9804      	ldr	r0, [sp, #16]
 80124f8:	f7fb feec 	bl	800e2d4 <__multadd>
 80124fc:	2300      	movs	r3, #0
 80124fe:	9005      	str	r0, [sp, #20]
 8012500:	220a      	movs	r2, #10
 8012502:	0029      	movs	r1, r5
 8012504:	9804      	ldr	r0, [sp, #16]
 8012506:	42bd      	cmp	r5, r7
 8012508:	d106      	bne.n	8012518 <_dtoa_r+0xb28>
 801250a:	f7fb fee3 	bl	800e2d4 <__multadd>
 801250e:	0005      	movs	r5, r0
 8012510:	0007      	movs	r7, r0
 8012512:	9b08      	ldr	r3, [sp, #32]
 8012514:	9307      	str	r3, [sp, #28]
 8012516:	e784      	b.n	8012422 <_dtoa_r+0xa32>
 8012518:	f7fb fedc 	bl	800e2d4 <__multadd>
 801251c:	0039      	movs	r1, r7
 801251e:	0005      	movs	r5, r0
 8012520:	2300      	movs	r3, #0
 8012522:	220a      	movs	r2, #10
 8012524:	9804      	ldr	r0, [sp, #16]
 8012526:	f7fb fed5 	bl	800e2d4 <__multadd>
 801252a:	0007      	movs	r7, r0
 801252c:	e7f1      	b.n	8012512 <_dtoa_r+0xb22>
 801252e:	9b07      	ldr	r3, [sp, #28]
 8012530:	930b      	str	r3, [sp, #44]	; 0x2c
 8012532:	2500      	movs	r5, #0
 8012534:	0031      	movs	r1, r6
 8012536:	9805      	ldr	r0, [sp, #20]
 8012538:	f7ff f9ca 	bl	80118d0 <quorem>
 801253c:	9b06      	ldr	r3, [sp, #24]
 801253e:	3030      	adds	r0, #48	; 0x30
 8012540:	5558      	strb	r0, [r3, r5]
 8012542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012544:	3501      	adds	r5, #1
 8012546:	0004      	movs	r4, r0
 8012548:	42ab      	cmp	r3, r5
 801254a:	dd07      	ble.n	801255c <_dtoa_r+0xb6c>
 801254c:	2300      	movs	r3, #0
 801254e:	220a      	movs	r2, #10
 8012550:	9905      	ldr	r1, [sp, #20]
 8012552:	9804      	ldr	r0, [sp, #16]
 8012554:	f7fb febe 	bl	800e2d4 <__multadd>
 8012558:	9005      	str	r0, [sp, #20]
 801255a:	e7eb      	b.n	8012534 <_dtoa_r+0xb44>
 801255c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801255e:	2301      	movs	r3, #1
 8012560:	2a00      	cmp	r2, #0
 8012562:	dd00      	ble.n	8012566 <_dtoa_r+0xb76>
 8012564:	0013      	movs	r3, r2
 8012566:	2500      	movs	r5, #0
 8012568:	9a06      	ldr	r2, [sp, #24]
 801256a:	18d3      	adds	r3, r2, r3
 801256c:	9308      	str	r3, [sp, #32]
 801256e:	9905      	ldr	r1, [sp, #20]
 8012570:	2201      	movs	r2, #1
 8012572:	9804      	ldr	r0, [sp, #16]
 8012574:	f7fc f890 	bl	800e698 <__lshift>
 8012578:	0031      	movs	r1, r6
 801257a:	9005      	str	r0, [sp, #20]
 801257c:	f7fc f8fa 	bl	800e774 <__mcmp>
 8012580:	2800      	cmp	r0, #0
 8012582:	dc9f      	bgt.n	80124c4 <_dtoa_r+0xad4>
 8012584:	d101      	bne.n	801258a <_dtoa_r+0xb9a>
 8012586:	07e4      	lsls	r4, r4, #31
 8012588:	d49c      	bmi.n	80124c4 <_dtoa_r+0xad4>
 801258a:	9b08      	ldr	r3, [sp, #32]
 801258c:	9308      	str	r3, [sp, #32]
 801258e:	3b01      	subs	r3, #1
 8012590:	781a      	ldrb	r2, [r3, #0]
 8012592:	2a30      	cmp	r2, #48	; 0x30
 8012594:	d0fa      	beq.n	801258c <_dtoa_r+0xb9c>
 8012596:	e6e6      	b.n	8012366 <_dtoa_r+0x976>
 8012598:	9a06      	ldr	r2, [sp, #24]
 801259a:	429a      	cmp	r2, r3
 801259c:	d193      	bne.n	80124c6 <_dtoa_r+0xad6>
 801259e:	9b03      	ldr	r3, [sp, #12]
 80125a0:	3301      	adds	r3, #1
 80125a2:	9303      	str	r3, [sp, #12]
 80125a4:	2331      	movs	r3, #49	; 0x31
 80125a6:	7013      	strb	r3, [r2, #0]
 80125a8:	e6dd      	b.n	8012366 <_dtoa_r+0x976>
 80125aa:	4b09      	ldr	r3, [pc, #36]	; (80125d0 <_dtoa_r+0xbe0>)
 80125ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80125ae:	9306      	str	r3, [sp, #24]
 80125b0:	4b08      	ldr	r3, [pc, #32]	; (80125d4 <_dtoa_r+0xbe4>)
 80125b2:	2a00      	cmp	r2, #0
 80125b4:	d001      	beq.n	80125ba <_dtoa_r+0xbca>
 80125b6:	f7ff fa4c 	bl	8011a52 <_dtoa_r+0x62>
 80125ba:	f7ff fa4c 	bl	8011a56 <_dtoa_r+0x66>
 80125be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	dcb6      	bgt.n	8012532 <_dtoa_r+0xb42>
 80125c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80125c6:	2b02      	cmp	r3, #2
 80125c8:	dd00      	ble.n	80125cc <_dtoa_r+0xbdc>
 80125ca:	e6b6      	b.n	801233a <_dtoa_r+0x94a>
 80125cc:	e7b1      	b.n	8012532 <_dtoa_r+0xb42>
 80125ce:	46c0      	nop			; (mov r8, r8)
 80125d0:	080161e4 	.word	0x080161e4
 80125d4:	080161ec 	.word	0x080161ec

080125d8 <realloc>:
 80125d8:	b510      	push	{r4, lr}
 80125da:	4b03      	ldr	r3, [pc, #12]	; (80125e8 <realloc+0x10>)
 80125dc:	000a      	movs	r2, r1
 80125de:	0001      	movs	r1, r0
 80125e0:	6818      	ldr	r0, [r3, #0]
 80125e2:	f000 f803 	bl	80125ec <_realloc_r>
 80125e6:	bd10      	pop	{r4, pc}
 80125e8:	200006d0 	.word	0x200006d0

080125ec <_realloc_r>:
 80125ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125ee:	b087      	sub	sp, #28
 80125f0:	1e0c      	subs	r4, r1, #0
 80125f2:	9001      	str	r0, [sp, #4]
 80125f4:	9205      	str	r2, [sp, #20]
 80125f6:	d106      	bne.n	8012606 <_realloc_r+0x1a>
 80125f8:	0011      	movs	r1, r2
 80125fa:	f7f9 fd5f 	bl	800c0bc <_malloc_r>
 80125fe:	0007      	movs	r7, r0
 8012600:	0038      	movs	r0, r7
 8012602:	b007      	add	sp, #28
 8012604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012606:	9801      	ldr	r0, [sp, #4]
 8012608:	f7f9 ff6c 	bl	800c4e4 <__malloc_lock>
 801260c:	0023      	movs	r3, r4
 801260e:	3b08      	subs	r3, #8
 8012610:	685f      	ldr	r7, [r3, #4]
 8012612:	9304      	str	r3, [sp, #16]
 8012614:	9b05      	ldr	r3, [sp, #20]
 8012616:	330b      	adds	r3, #11
 8012618:	2b16      	cmp	r3, #22
 801261a:	d908      	bls.n	801262e <_realloc_r+0x42>
 801261c:	2207      	movs	r2, #7
 801261e:	4393      	bics	r3, r2
 8012620:	9300      	str	r3, [sp, #0]
 8012622:	d506      	bpl.n	8012632 <_realloc_r+0x46>
 8012624:	230c      	movs	r3, #12
 8012626:	9a01      	ldr	r2, [sp, #4]
 8012628:	2700      	movs	r7, #0
 801262a:	6013      	str	r3, [r2, #0]
 801262c:	e7e8      	b.n	8012600 <_realloc_r+0x14>
 801262e:	2310      	movs	r3, #16
 8012630:	9300      	str	r3, [sp, #0]
 8012632:	9b00      	ldr	r3, [sp, #0]
 8012634:	9a05      	ldr	r2, [sp, #20]
 8012636:	4293      	cmp	r3, r2
 8012638:	d3f4      	bcc.n	8012624 <_realloc_r+0x38>
 801263a:	9b04      	ldr	r3, [sp, #16]
 801263c:	003a      	movs	r2, r7
 801263e:	9302      	str	r3, [sp, #8]
 8012640:	2303      	movs	r3, #3
 8012642:	439a      	bics	r2, r3
 8012644:	9b00      	ldr	r3, [sp, #0]
 8012646:	9203      	str	r2, [sp, #12]
 8012648:	4293      	cmp	r3, r2
 801264a:	dc00      	bgt.n	801264e <_realloc_r+0x62>
 801264c:	e169      	b.n	8012922 <_realloc_r+0x336>
 801264e:	9b04      	ldr	r3, [sp, #16]
 8012650:	48b8      	ldr	r0, [pc, #736]	; (8012934 <_realloc_r+0x348>)
 8012652:	189b      	adds	r3, r3, r2
 8012654:	6882      	ldr	r2, [r0, #8]
 8012656:	4694      	mov	ip, r2
 8012658:	685a      	ldr	r2, [r3, #4]
 801265a:	459c      	cmp	ip, r3
 801265c:	d006      	beq.n	801266c <_realloc_r+0x80>
 801265e:	2501      	movs	r5, #1
 8012660:	0011      	movs	r1, r2
 8012662:	43a9      	bics	r1, r5
 8012664:	1859      	adds	r1, r3, r1
 8012666:	6849      	ldr	r1, [r1, #4]
 8012668:	4229      	tst	r1, r5
 801266a:	d144      	bne.n	80126f6 <_realloc_r+0x10a>
 801266c:	2103      	movs	r1, #3
 801266e:	438a      	bics	r2, r1
 8012670:	9903      	ldr	r1, [sp, #12]
 8012672:	188e      	adds	r6, r1, r2
 8012674:	9900      	ldr	r1, [sp, #0]
 8012676:	459c      	cmp	ip, r3
 8012678:	d117      	bne.n	80126aa <_realloc_r+0xbe>
 801267a:	3110      	adds	r1, #16
 801267c:	42b1      	cmp	r1, r6
 801267e:	dc3c      	bgt.n	80126fa <_realloc_r+0x10e>
 8012680:	9a00      	ldr	r2, [sp, #0]
 8012682:	2101      	movs	r1, #1
 8012684:	4694      	mov	ip, r2
 8012686:	1ab6      	subs	r6, r6, r2
 8012688:	0022      	movs	r2, r4
 801268a:	9b04      	ldr	r3, [sp, #16]
 801268c:	430e      	orrs	r6, r1
 801268e:	4463      	add	r3, ip
 8012690:	6083      	str	r3, [r0, #8]
 8012692:	3a08      	subs	r2, #8
 8012694:	605e      	str	r6, [r3, #4]
 8012696:	6853      	ldr	r3, [r2, #4]
 8012698:	9801      	ldr	r0, [sp, #4]
 801269a:	400b      	ands	r3, r1
 801269c:	4661      	mov	r1, ip
 801269e:	430b      	orrs	r3, r1
 80126a0:	6053      	str	r3, [r2, #4]
 80126a2:	f7f9 ff27 	bl	800c4f4 <__malloc_unlock>
 80126a6:	0027      	movs	r7, r4
 80126a8:	e7aa      	b.n	8012600 <_realloc_r+0x14>
 80126aa:	42b1      	cmp	r1, r6
 80126ac:	dc25      	bgt.n	80126fa <_realloc_r+0x10e>
 80126ae:	68da      	ldr	r2, [r3, #12]
 80126b0:	689b      	ldr	r3, [r3, #8]
 80126b2:	60da      	str	r2, [r3, #12]
 80126b4:	6093      	str	r3, [r2, #8]
 80126b6:	9b00      	ldr	r3, [sp, #0]
 80126b8:	9a02      	ldr	r2, [sp, #8]
 80126ba:	1af4      	subs	r4, r6, r3
 80126bc:	9b02      	ldr	r3, [sp, #8]
 80126be:	1992      	adds	r2, r2, r6
 80126c0:	6858      	ldr	r0, [r3, #4]
 80126c2:	2301      	movs	r3, #1
 80126c4:	4018      	ands	r0, r3
 80126c6:	2c0f      	cmp	r4, #15
 80126c8:	d800      	bhi.n	80126cc <_realloc_r+0xe0>
 80126ca:	e12c      	b.n	8012926 <_realloc_r+0x33a>
 80126cc:	9d00      	ldr	r5, [sp, #0]
 80126ce:	9902      	ldr	r1, [sp, #8]
 80126d0:	4328      	orrs	r0, r5
 80126d2:	1949      	adds	r1, r1, r5
 80126d4:	9d02      	ldr	r5, [sp, #8]
 80126d6:	431c      	orrs	r4, r3
 80126d8:	6068      	str	r0, [r5, #4]
 80126da:	604c      	str	r4, [r1, #4]
 80126dc:	6850      	ldr	r0, [r2, #4]
 80126de:	3108      	adds	r1, #8
 80126e0:	4303      	orrs	r3, r0
 80126e2:	6053      	str	r3, [r2, #4]
 80126e4:	9801      	ldr	r0, [sp, #4]
 80126e6:	f7fb f9a3 	bl	800da30 <_free_r>
 80126ea:	9801      	ldr	r0, [sp, #4]
 80126ec:	f7f9 ff02 	bl	800c4f4 <__malloc_unlock>
 80126f0:	9f02      	ldr	r7, [sp, #8]
 80126f2:	3708      	adds	r7, #8
 80126f4:	e784      	b.n	8012600 <_realloc_r+0x14>
 80126f6:	2200      	movs	r2, #0
 80126f8:	0013      	movs	r3, r2
 80126fa:	07ff      	lsls	r7, r7, #31
 80126fc:	d500      	bpl.n	8012700 <_realloc_r+0x114>
 80126fe:	e0c6      	b.n	801288e <_realloc_r+0x2a2>
 8012700:	0021      	movs	r1, r4
 8012702:	2003      	movs	r0, #3
 8012704:	3908      	subs	r1, #8
 8012706:	680d      	ldr	r5, [r1, #0]
 8012708:	9904      	ldr	r1, [sp, #16]
 801270a:	1b4d      	subs	r5, r1, r5
 801270c:	6869      	ldr	r1, [r5, #4]
 801270e:	4381      	bics	r1, r0
 8012710:	9803      	ldr	r0, [sp, #12]
 8012712:	180f      	adds	r7, r1, r0
 8012714:	2b00      	cmp	r3, #0
 8012716:	d100      	bne.n	801271a <_realloc_r+0x12e>
 8012718:	e084      	b.n	8012824 <_realloc_r+0x238>
 801271a:	19d6      	adds	r6, r2, r7
 801271c:	459c      	cmp	ip, r3
 801271e:	d148      	bne.n	80127b2 <_realloc_r+0x1c6>
 8012720:	9b00      	ldr	r3, [sp, #0]
 8012722:	3310      	adds	r3, #16
 8012724:	42b3      	cmp	r3, r6
 8012726:	dc7d      	bgt.n	8012824 <_realloc_r+0x238>
 8012728:	68aa      	ldr	r2, [r5, #8]
 801272a:	68eb      	ldr	r3, [r5, #12]
 801272c:	002f      	movs	r7, r5
 801272e:	60d3      	str	r3, [r2, #12]
 8012730:	609a      	str	r2, [r3, #8]
 8012732:	0002      	movs	r2, r0
 8012734:	3a04      	subs	r2, #4
 8012736:	3708      	adds	r7, #8
 8012738:	2a24      	cmp	r2, #36	; 0x24
 801273a:	d835      	bhi.n	80127a8 <_realloc_r+0x1bc>
 801273c:	003b      	movs	r3, r7
 801273e:	2a13      	cmp	r2, #19
 8012740:	d908      	bls.n	8012754 <_realloc_r+0x168>
 8012742:	6823      	ldr	r3, [r4, #0]
 8012744:	60ab      	str	r3, [r5, #8]
 8012746:	6863      	ldr	r3, [r4, #4]
 8012748:	60eb      	str	r3, [r5, #12]
 801274a:	2a1b      	cmp	r2, #27
 801274c:	d81a      	bhi.n	8012784 <_realloc_r+0x198>
 801274e:	002b      	movs	r3, r5
 8012750:	3408      	adds	r4, #8
 8012752:	3310      	adds	r3, #16
 8012754:	6822      	ldr	r2, [r4, #0]
 8012756:	601a      	str	r2, [r3, #0]
 8012758:	6862      	ldr	r2, [r4, #4]
 801275a:	605a      	str	r2, [r3, #4]
 801275c:	68a2      	ldr	r2, [r4, #8]
 801275e:	609a      	str	r2, [r3, #8]
 8012760:	9b00      	ldr	r3, [sp, #0]
 8012762:	4a74      	ldr	r2, [pc, #464]	; (8012934 <_realloc_r+0x348>)
 8012764:	18eb      	adds	r3, r5, r3
 8012766:	6093      	str	r3, [r2, #8]
 8012768:	9a00      	ldr	r2, [sp, #0]
 801276a:	1ab6      	subs	r6, r6, r2
 801276c:	2201      	movs	r2, #1
 801276e:	4316      	orrs	r6, r2
 8012770:	605e      	str	r6, [r3, #4]
 8012772:	686b      	ldr	r3, [r5, #4]
 8012774:	4013      	ands	r3, r2
 8012776:	9a00      	ldr	r2, [sp, #0]
 8012778:	4313      	orrs	r3, r2
 801277a:	606b      	str	r3, [r5, #4]
 801277c:	9801      	ldr	r0, [sp, #4]
 801277e:	f7f9 feb9 	bl	800c4f4 <__malloc_unlock>
 8012782:	e73d      	b.n	8012600 <_realloc_r+0x14>
 8012784:	68a3      	ldr	r3, [r4, #8]
 8012786:	612b      	str	r3, [r5, #16]
 8012788:	68e3      	ldr	r3, [r4, #12]
 801278a:	616b      	str	r3, [r5, #20]
 801278c:	2a24      	cmp	r2, #36	; 0x24
 801278e:	d003      	beq.n	8012798 <_realloc_r+0x1ac>
 8012790:	002b      	movs	r3, r5
 8012792:	3410      	adds	r4, #16
 8012794:	3318      	adds	r3, #24
 8012796:	e7dd      	b.n	8012754 <_realloc_r+0x168>
 8012798:	6923      	ldr	r3, [r4, #16]
 801279a:	61ab      	str	r3, [r5, #24]
 801279c:	002b      	movs	r3, r5
 801279e:	6962      	ldr	r2, [r4, #20]
 80127a0:	3320      	adds	r3, #32
 80127a2:	61ea      	str	r2, [r5, #28]
 80127a4:	3418      	adds	r4, #24
 80127a6:	e7d5      	b.n	8012754 <_realloc_r+0x168>
 80127a8:	0021      	movs	r1, r4
 80127aa:	0038      	movs	r0, r7
 80127ac:	f001 fb2f 	bl	8013e0e <memmove>
 80127b0:	e7d6      	b.n	8012760 <_realloc_r+0x174>
 80127b2:	9a00      	ldr	r2, [sp, #0]
 80127b4:	42b2      	cmp	r2, r6
 80127b6:	dc35      	bgt.n	8012824 <_realloc_r+0x238>
 80127b8:	0028      	movs	r0, r5
 80127ba:	68da      	ldr	r2, [r3, #12]
 80127bc:	689b      	ldr	r3, [r3, #8]
 80127be:	3008      	adds	r0, #8
 80127c0:	60da      	str	r2, [r3, #12]
 80127c2:	6093      	str	r3, [r2, #8]
 80127c4:	68aa      	ldr	r2, [r5, #8]
 80127c6:	68eb      	ldr	r3, [r5, #12]
 80127c8:	60d3      	str	r3, [r2, #12]
 80127ca:	609a      	str	r2, [r3, #8]
 80127cc:	9a03      	ldr	r2, [sp, #12]
 80127ce:	3a04      	subs	r2, #4
 80127d0:	2a24      	cmp	r2, #36	; 0x24
 80127d2:	d823      	bhi.n	801281c <_realloc_r+0x230>
 80127d4:	2a13      	cmp	r2, #19
 80127d6:	d907      	bls.n	80127e8 <_realloc_r+0x1fc>
 80127d8:	6823      	ldr	r3, [r4, #0]
 80127da:	60ab      	str	r3, [r5, #8]
 80127dc:	6863      	ldr	r3, [r4, #4]
 80127de:	60eb      	str	r3, [r5, #12]
 80127e0:	2a1b      	cmp	r2, #27
 80127e2:	d809      	bhi.n	80127f8 <_realloc_r+0x20c>
 80127e4:	3408      	adds	r4, #8
 80127e6:	3008      	adds	r0, #8
 80127e8:	6823      	ldr	r3, [r4, #0]
 80127ea:	6003      	str	r3, [r0, #0]
 80127ec:	6863      	ldr	r3, [r4, #4]
 80127ee:	6043      	str	r3, [r0, #4]
 80127f0:	68a3      	ldr	r3, [r4, #8]
 80127f2:	6083      	str	r3, [r0, #8]
 80127f4:	9502      	str	r5, [sp, #8]
 80127f6:	e75e      	b.n	80126b6 <_realloc_r+0xca>
 80127f8:	68a3      	ldr	r3, [r4, #8]
 80127fa:	612b      	str	r3, [r5, #16]
 80127fc:	68e3      	ldr	r3, [r4, #12]
 80127fe:	616b      	str	r3, [r5, #20]
 8012800:	2a24      	cmp	r2, #36	; 0x24
 8012802:	d003      	beq.n	801280c <_realloc_r+0x220>
 8012804:	0028      	movs	r0, r5
 8012806:	3410      	adds	r4, #16
 8012808:	3018      	adds	r0, #24
 801280a:	e7ed      	b.n	80127e8 <_realloc_r+0x1fc>
 801280c:	0028      	movs	r0, r5
 801280e:	6923      	ldr	r3, [r4, #16]
 8012810:	3020      	adds	r0, #32
 8012812:	61ab      	str	r3, [r5, #24]
 8012814:	6963      	ldr	r3, [r4, #20]
 8012816:	3418      	adds	r4, #24
 8012818:	61eb      	str	r3, [r5, #28]
 801281a:	e7e5      	b.n	80127e8 <_realloc_r+0x1fc>
 801281c:	0021      	movs	r1, r4
 801281e:	f001 faf6 	bl	8013e0e <memmove>
 8012822:	e7e7      	b.n	80127f4 <_realloc_r+0x208>
 8012824:	9b00      	ldr	r3, [sp, #0]
 8012826:	42bb      	cmp	r3, r7
 8012828:	dc31      	bgt.n	801288e <_realloc_r+0x2a2>
 801282a:	0028      	movs	r0, r5
 801282c:	68aa      	ldr	r2, [r5, #8]
 801282e:	68eb      	ldr	r3, [r5, #12]
 8012830:	3008      	adds	r0, #8
 8012832:	60d3      	str	r3, [r2, #12]
 8012834:	609a      	str	r2, [r3, #8]
 8012836:	9a03      	ldr	r2, [sp, #12]
 8012838:	3a04      	subs	r2, #4
 801283a:	2a24      	cmp	r2, #36	; 0x24
 801283c:	d823      	bhi.n	8012886 <_realloc_r+0x29a>
 801283e:	2a13      	cmp	r2, #19
 8012840:	d907      	bls.n	8012852 <_realloc_r+0x266>
 8012842:	6823      	ldr	r3, [r4, #0]
 8012844:	60ab      	str	r3, [r5, #8]
 8012846:	6863      	ldr	r3, [r4, #4]
 8012848:	60eb      	str	r3, [r5, #12]
 801284a:	2a1b      	cmp	r2, #27
 801284c:	d809      	bhi.n	8012862 <_realloc_r+0x276>
 801284e:	3408      	adds	r4, #8
 8012850:	3008      	adds	r0, #8
 8012852:	6823      	ldr	r3, [r4, #0]
 8012854:	6003      	str	r3, [r0, #0]
 8012856:	6863      	ldr	r3, [r4, #4]
 8012858:	6043      	str	r3, [r0, #4]
 801285a:	68a3      	ldr	r3, [r4, #8]
 801285c:	6083      	str	r3, [r0, #8]
 801285e:	003e      	movs	r6, r7
 8012860:	e7c8      	b.n	80127f4 <_realloc_r+0x208>
 8012862:	68a3      	ldr	r3, [r4, #8]
 8012864:	612b      	str	r3, [r5, #16]
 8012866:	68e3      	ldr	r3, [r4, #12]
 8012868:	616b      	str	r3, [r5, #20]
 801286a:	2a24      	cmp	r2, #36	; 0x24
 801286c:	d003      	beq.n	8012876 <_realloc_r+0x28a>
 801286e:	0028      	movs	r0, r5
 8012870:	3410      	adds	r4, #16
 8012872:	3018      	adds	r0, #24
 8012874:	e7ed      	b.n	8012852 <_realloc_r+0x266>
 8012876:	0028      	movs	r0, r5
 8012878:	6923      	ldr	r3, [r4, #16]
 801287a:	3020      	adds	r0, #32
 801287c:	61ab      	str	r3, [r5, #24]
 801287e:	6963      	ldr	r3, [r4, #20]
 8012880:	3418      	adds	r4, #24
 8012882:	61eb      	str	r3, [r5, #28]
 8012884:	e7e5      	b.n	8012852 <_realloc_r+0x266>
 8012886:	0021      	movs	r1, r4
 8012888:	f001 fac1 	bl	8013e0e <memmove>
 801288c:	e7e7      	b.n	801285e <_realloc_r+0x272>
 801288e:	9905      	ldr	r1, [sp, #20]
 8012890:	9801      	ldr	r0, [sp, #4]
 8012892:	f7f9 fc13 	bl	800c0bc <_malloc_r>
 8012896:	1e07      	subs	r7, r0, #0
 8012898:	d100      	bne.n	801289c <_realloc_r+0x2b0>
 801289a:	e76f      	b.n	801277c <_realloc_r+0x190>
 801289c:	0023      	movs	r3, r4
 801289e:	2201      	movs	r2, #1
 80128a0:	3b08      	subs	r3, #8
 80128a2:	685b      	ldr	r3, [r3, #4]
 80128a4:	4393      	bics	r3, r2
 80128a6:	9a04      	ldr	r2, [sp, #16]
 80128a8:	18d3      	adds	r3, r2, r3
 80128aa:	0002      	movs	r2, r0
 80128ac:	3a08      	subs	r2, #8
 80128ae:	4293      	cmp	r3, r2
 80128b0:	d105      	bne.n	80128be <_realloc_r+0x2d2>
 80128b2:	685e      	ldr	r6, [r3, #4]
 80128b4:	2303      	movs	r3, #3
 80128b6:	439e      	bics	r6, r3
 80128b8:	9b03      	ldr	r3, [sp, #12]
 80128ba:	18f6      	adds	r6, r6, r3
 80128bc:	e6fb      	b.n	80126b6 <_realloc_r+0xca>
 80128be:	9a03      	ldr	r2, [sp, #12]
 80128c0:	3a04      	subs	r2, #4
 80128c2:	2a24      	cmp	r2, #36	; 0x24
 80128c4:	d829      	bhi.n	801291a <_realloc_r+0x32e>
 80128c6:	0003      	movs	r3, r0
 80128c8:	0021      	movs	r1, r4
 80128ca:	2a13      	cmp	r2, #19
 80128cc:	d908      	bls.n	80128e0 <_realloc_r+0x2f4>
 80128ce:	6823      	ldr	r3, [r4, #0]
 80128d0:	6003      	str	r3, [r0, #0]
 80128d2:	6863      	ldr	r3, [r4, #4]
 80128d4:	6043      	str	r3, [r0, #4]
 80128d6:	2a1b      	cmp	r2, #27
 80128d8:	d80d      	bhi.n	80128f6 <_realloc_r+0x30a>
 80128da:	0003      	movs	r3, r0
 80128dc:	3108      	adds	r1, #8
 80128de:	3308      	adds	r3, #8
 80128e0:	680a      	ldr	r2, [r1, #0]
 80128e2:	601a      	str	r2, [r3, #0]
 80128e4:	684a      	ldr	r2, [r1, #4]
 80128e6:	605a      	str	r2, [r3, #4]
 80128e8:	688a      	ldr	r2, [r1, #8]
 80128ea:	609a      	str	r2, [r3, #8]
 80128ec:	0021      	movs	r1, r4
 80128ee:	9801      	ldr	r0, [sp, #4]
 80128f0:	f7fb f89e 	bl	800da30 <_free_r>
 80128f4:	e742      	b.n	801277c <_realloc_r+0x190>
 80128f6:	68a3      	ldr	r3, [r4, #8]
 80128f8:	6083      	str	r3, [r0, #8]
 80128fa:	68e3      	ldr	r3, [r4, #12]
 80128fc:	60c3      	str	r3, [r0, #12]
 80128fe:	2a24      	cmp	r2, #36	; 0x24
 8012900:	d003      	beq.n	801290a <_realloc_r+0x31e>
 8012902:	0003      	movs	r3, r0
 8012904:	3110      	adds	r1, #16
 8012906:	3310      	adds	r3, #16
 8012908:	e7ea      	b.n	80128e0 <_realloc_r+0x2f4>
 801290a:	6923      	ldr	r3, [r4, #16]
 801290c:	3118      	adds	r1, #24
 801290e:	6103      	str	r3, [r0, #16]
 8012910:	0003      	movs	r3, r0
 8012912:	6962      	ldr	r2, [r4, #20]
 8012914:	3318      	adds	r3, #24
 8012916:	6142      	str	r2, [r0, #20]
 8012918:	e7e2      	b.n	80128e0 <_realloc_r+0x2f4>
 801291a:	0021      	movs	r1, r4
 801291c:	f001 fa77 	bl	8013e0e <memmove>
 8012920:	e7e4      	b.n	80128ec <_realloc_r+0x300>
 8012922:	9e03      	ldr	r6, [sp, #12]
 8012924:	e6c7      	b.n	80126b6 <_realloc_r+0xca>
 8012926:	9902      	ldr	r1, [sp, #8]
 8012928:	4306      	orrs	r6, r0
 801292a:	604e      	str	r6, [r1, #4]
 801292c:	6851      	ldr	r1, [r2, #4]
 801292e:	430b      	orrs	r3, r1
 8012930:	6053      	str	r3, [r2, #4]
 8012932:	e6da      	b.n	80126ea <_realloc_r+0xfe>
 8012934:	20000028 	.word	0x20000028

08012938 <_strtoll_l.constprop.0>:
 8012938:	b5f0      	push	{r4, r5, r6, r7, lr}
 801293a:	b08d      	sub	sp, #52	; 0x34
 801293c:	9203      	str	r2, [sp, #12]
 801293e:	4a53      	ldr	r2, [pc, #332]	; (8012a8c <_strtoll_l.constprop.0+0x154>)
 8012940:	001e      	movs	r6, r3
 8012942:	9102      	str	r1, [sp, #8]
 8012944:	000b      	movs	r3, r1
 8012946:	4694      	mov	ip, r2
 8012948:	2108      	movs	r1, #8
 801294a:	900a      	str	r0, [sp, #40]	; 0x28
 801294c:	001a      	movs	r2, r3
 801294e:	4660      	mov	r0, ip
 8012950:	7814      	ldrb	r4, [r2, #0]
 8012952:	3301      	adds	r3, #1
 8012954:	5d00      	ldrb	r0, [r0, r4]
 8012956:	001d      	movs	r5, r3
 8012958:	0007      	movs	r7, r0
 801295a:	400f      	ands	r7, r1
 801295c:	4208      	tst	r0, r1
 801295e:	d1f5      	bne.n	801294c <_strtoll_l.constprop.0+0x14>
 8012960:	2c2d      	cmp	r4, #45	; 0x2d
 8012962:	d153      	bne.n	8012a0c <_strtoll_l.constprop.0+0xd4>
 8012964:	781c      	ldrb	r4, [r3, #0]
 8012966:	2301      	movs	r3, #1
 8012968:	1c95      	adds	r5, r2, #2
 801296a:	9301      	str	r3, [sp, #4]
 801296c:	2e00      	cmp	r6, #0
 801296e:	d100      	bne.n	8012972 <_strtoll_l.constprop.0+0x3a>
 8012970:	e086      	b.n	8012a80 <_strtoll_l.constprop.0+0x148>
 8012972:	2e10      	cmp	r6, #16
 8012974:	d10a      	bne.n	801298c <_strtoll_l.constprop.0+0x54>
 8012976:	2c30      	cmp	r4, #48	; 0x30
 8012978:	d108      	bne.n	801298c <_strtoll_l.constprop.0+0x54>
 801297a:	2220      	movs	r2, #32
 801297c:	782b      	ldrb	r3, [r5, #0]
 801297e:	4393      	bics	r3, r2
 8012980:	2b58      	cmp	r3, #88	; 0x58
 8012982:	d000      	beq.n	8012986 <_strtoll_l.constprop.0+0x4e>
 8012984:	e076      	b.n	8012a74 <_strtoll_l.constprop.0+0x13c>
 8012986:	2610      	movs	r6, #16
 8012988:	786c      	ldrb	r4, [r5, #1]
 801298a:	3502      	adds	r5, #2
 801298c:	2001      	movs	r0, #1
 801298e:	2300      	movs	r3, #0
 8012990:	493f      	ldr	r1, [pc, #252]	; (8012a90 <_strtoll_l.constprop.0+0x158>)
 8012992:	9a01      	ldr	r2, [sp, #4]
 8012994:	4240      	negs	r0, r0
 8012996:	1812      	adds	r2, r2, r0
 8012998:	414b      	adcs	r3, r1
 801299a:	9204      	str	r2, [sp, #16]
 801299c:	9305      	str	r3, [sp, #20]
 801299e:	9804      	ldr	r0, [sp, #16]
 80129a0:	9905      	ldr	r1, [sp, #20]
 80129a2:	17f3      	asrs	r3, r6, #31
 80129a4:	0032      	movs	r2, r6
 80129a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80129a8:	f7ed fd7c 	bl	80004a4 <__aeabi_uldivmod>
 80129ac:	2300      	movs	r3, #0
 80129ae:	000f      	movs	r7, r1
 80129b0:	9008      	str	r0, [sp, #32]
 80129b2:	2100      	movs	r1, #0
 80129b4:	2000      	movs	r0, #0
 80129b6:	9209      	str	r2, [sp, #36]	; 0x24
 80129b8:	0022      	movs	r2, r4
 80129ba:	3a30      	subs	r2, #48	; 0x30
 80129bc:	2a09      	cmp	r2, #9
 80129be:	d82b      	bhi.n	8012a18 <_strtoll_l.constprop.0+0xe0>
 80129c0:	0014      	movs	r4, r2
 80129c2:	42a6      	cmp	r6, r4
 80129c4:	dd37      	ble.n	8012a36 <_strtoll_l.constprop.0+0xfe>
 80129c6:	1c5a      	adds	r2, r3, #1
 80129c8:	d01d      	beq.n	8012a06 <_strtoll_l.constprop.0+0xce>
 80129ca:	42b9      	cmp	r1, r7
 80129cc:	d830      	bhi.n	8012a30 <_strtoll_l.constprop.0+0xf8>
 80129ce:	d102      	bne.n	80129d6 <_strtoll_l.constprop.0+0x9e>
 80129d0:	9b08      	ldr	r3, [sp, #32]
 80129d2:	4298      	cmp	r0, r3
 80129d4:	d82c      	bhi.n	8012a30 <_strtoll_l.constprop.0+0xf8>
 80129d6:	9b08      	ldr	r3, [sp, #32]
 80129d8:	4283      	cmp	r3, r0
 80129da:	d106      	bne.n	80129ea <_strtoll_l.constprop.0+0xb2>
 80129dc:	428f      	cmp	r7, r1
 80129de:	d104      	bne.n	80129ea <_strtoll_l.constprop.0+0xb2>
 80129e0:	2301      	movs	r3, #1
 80129e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80129e4:	425b      	negs	r3, r3
 80129e6:	42a2      	cmp	r2, r4
 80129e8:	db0d      	blt.n	8012a06 <_strtoll_l.constprop.0+0xce>
 80129ea:	000b      	movs	r3, r1
 80129ec:	0002      	movs	r2, r0
 80129ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80129f0:	0030      	movs	r0, r6
 80129f2:	f7ed fd77 	bl	80004e4 <__aeabi_lmul>
 80129f6:	17e3      	asrs	r3, r4, #31
 80129f8:	9406      	str	r4, [sp, #24]
 80129fa:	9307      	str	r3, [sp, #28]
 80129fc:	9b06      	ldr	r3, [sp, #24]
 80129fe:	9c07      	ldr	r4, [sp, #28]
 8012a00:	18c0      	adds	r0, r0, r3
 8012a02:	4161      	adcs	r1, r4
 8012a04:	2301      	movs	r3, #1
 8012a06:	782c      	ldrb	r4, [r5, #0]
 8012a08:	3501      	adds	r5, #1
 8012a0a:	e7d5      	b.n	80129b8 <_strtoll_l.constprop.0+0x80>
 8012a0c:	9701      	str	r7, [sp, #4]
 8012a0e:	2c2b      	cmp	r4, #43	; 0x2b
 8012a10:	d1ac      	bne.n	801296c <_strtoll_l.constprop.0+0x34>
 8012a12:	781c      	ldrb	r4, [r3, #0]
 8012a14:	1c95      	adds	r5, r2, #2
 8012a16:	e7a9      	b.n	801296c <_strtoll_l.constprop.0+0x34>
 8012a18:	0022      	movs	r2, r4
 8012a1a:	3a41      	subs	r2, #65	; 0x41
 8012a1c:	2a19      	cmp	r2, #25
 8012a1e:	d801      	bhi.n	8012a24 <_strtoll_l.constprop.0+0xec>
 8012a20:	3c37      	subs	r4, #55	; 0x37
 8012a22:	e7ce      	b.n	80129c2 <_strtoll_l.constprop.0+0x8a>
 8012a24:	0022      	movs	r2, r4
 8012a26:	3a61      	subs	r2, #97	; 0x61
 8012a28:	2a19      	cmp	r2, #25
 8012a2a:	d804      	bhi.n	8012a36 <_strtoll_l.constprop.0+0xfe>
 8012a2c:	3c57      	subs	r4, #87	; 0x57
 8012a2e:	e7c8      	b.n	80129c2 <_strtoll_l.constprop.0+0x8a>
 8012a30:	2301      	movs	r3, #1
 8012a32:	425b      	negs	r3, r3
 8012a34:	e7e7      	b.n	8012a06 <_strtoll_l.constprop.0+0xce>
 8012a36:	1c5a      	adds	r2, r3, #1
 8012a38:	d109      	bne.n	8012a4e <_strtoll_l.constprop.0+0x116>
 8012a3a:	9804      	ldr	r0, [sp, #16]
 8012a3c:	9905      	ldr	r1, [sp, #20]
 8012a3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012a40:	3323      	adds	r3, #35	; 0x23
 8012a42:	6013      	str	r3, [r2, #0]
 8012a44:	9b03      	ldr	r3, [sp, #12]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d10e      	bne.n	8012a68 <_strtoll_l.constprop.0+0x130>
 8012a4a:	b00d      	add	sp, #52	; 0x34
 8012a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a4e:	9a01      	ldr	r2, [sp, #4]
 8012a50:	2a00      	cmp	r2, #0
 8012a52:	d004      	beq.n	8012a5e <_strtoll_l.constprop.0+0x126>
 8012a54:	0006      	movs	r6, r0
 8012a56:	000f      	movs	r7, r1
 8012a58:	2100      	movs	r1, #0
 8012a5a:	4270      	negs	r0, r6
 8012a5c:	41b9      	sbcs	r1, r7
 8012a5e:	9a03      	ldr	r2, [sp, #12]
 8012a60:	2a00      	cmp	r2, #0
 8012a62:	d0f2      	beq.n	8012a4a <_strtoll_l.constprop.0+0x112>
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d001      	beq.n	8012a6c <_strtoll_l.constprop.0+0x134>
 8012a68:	1e6b      	subs	r3, r5, #1
 8012a6a:	9302      	str	r3, [sp, #8]
 8012a6c:	9b03      	ldr	r3, [sp, #12]
 8012a6e:	9a02      	ldr	r2, [sp, #8]
 8012a70:	601a      	str	r2, [r3, #0]
 8012a72:	e7ea      	b.n	8012a4a <_strtoll_l.constprop.0+0x112>
 8012a74:	2430      	movs	r4, #48	; 0x30
 8012a76:	2e00      	cmp	r6, #0
 8012a78:	d000      	beq.n	8012a7c <_strtoll_l.constprop.0+0x144>
 8012a7a:	e787      	b.n	801298c <_strtoll_l.constprop.0+0x54>
 8012a7c:	3608      	adds	r6, #8
 8012a7e:	e785      	b.n	801298c <_strtoll_l.constprop.0+0x54>
 8012a80:	2c30      	cmp	r4, #48	; 0x30
 8012a82:	d100      	bne.n	8012a86 <_strtoll_l.constprop.0+0x14e>
 8012a84:	e779      	b.n	801297a <_strtoll_l.constprop.0+0x42>
 8012a86:	260a      	movs	r6, #10
 8012a88:	e780      	b.n	801298c <_strtoll_l.constprop.0+0x54>
 8012a8a:	46c0      	nop			; (mov r8, r8)
 8012a8c:	08015e59 	.word	0x08015e59
 8012a90:	7fffffff 	.word	0x7fffffff

08012a94 <_strtoll_r>:
 8012a94:	b510      	push	{r4, lr}
 8012a96:	f7ff ff4f 	bl	8012938 <_strtoll_l.constprop.0>
 8012a9a:	bd10      	pop	{r4, pc}

08012a9c <_strtoull_l.constprop.0>:
 8012a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012a9e:	b08b      	sub	sp, #44	; 0x2c
 8012aa0:	9202      	str	r2, [sp, #8]
 8012aa2:	4a54      	ldr	r2, [pc, #336]	; (8012bf4 <_strtoull_l.constprop.0+0x158>)
 8012aa4:	001e      	movs	r6, r3
 8012aa6:	9101      	str	r1, [sp, #4]
 8012aa8:	000b      	movs	r3, r1
 8012aaa:	4694      	mov	ip, r2
 8012aac:	2108      	movs	r1, #8
 8012aae:	9009      	str	r0, [sp, #36]	; 0x24
 8012ab0:	001a      	movs	r2, r3
 8012ab2:	4660      	mov	r0, ip
 8012ab4:	7814      	ldrb	r4, [r2, #0]
 8012ab6:	3301      	adds	r3, #1
 8012ab8:	5d00      	ldrb	r0, [r0, r4]
 8012aba:	001d      	movs	r5, r3
 8012abc:	0007      	movs	r7, r0
 8012abe:	400f      	ands	r7, r1
 8012ac0:	4208      	tst	r0, r1
 8012ac2:	d1f5      	bne.n	8012ab0 <_strtoull_l.constprop.0+0x14>
 8012ac4:	2c2d      	cmp	r4, #45	; 0x2d
 8012ac6:	d154      	bne.n	8012b72 <_strtoull_l.constprop.0+0xd6>
 8012ac8:	781c      	ldrb	r4, [r3, #0]
 8012aca:	2301      	movs	r3, #1
 8012acc:	1c95      	adds	r5, r2, #2
 8012ace:	9306      	str	r3, [sp, #24]
 8012ad0:	2e00      	cmp	r6, #0
 8012ad2:	d100      	bne.n	8012ad6 <_strtoull_l.constprop.0+0x3a>
 8012ad4:	e088      	b.n	8012be8 <_strtoull_l.constprop.0+0x14c>
 8012ad6:	2e10      	cmp	r6, #16
 8012ad8:	d10a      	bne.n	8012af0 <_strtoull_l.constprop.0+0x54>
 8012ada:	2c30      	cmp	r4, #48	; 0x30
 8012adc:	d108      	bne.n	8012af0 <_strtoull_l.constprop.0+0x54>
 8012ade:	2220      	movs	r2, #32
 8012ae0:	782b      	ldrb	r3, [r5, #0]
 8012ae2:	4393      	bics	r3, r2
 8012ae4:	2b58      	cmp	r3, #88	; 0x58
 8012ae6:	d000      	beq.n	8012aea <_strtoull_l.constprop.0+0x4e>
 8012ae8:	e078      	b.n	8012bdc <_strtoull_l.constprop.0+0x140>
 8012aea:	2610      	movs	r6, #16
 8012aec:	786c      	ldrb	r4, [r5, #1]
 8012aee:	3502      	adds	r5, #2
 8012af0:	17f7      	asrs	r7, r6, #31
 8012af2:	0032      	movs	r2, r6
 8012af4:	003b      	movs	r3, r7
 8012af6:	2001      	movs	r0, #1
 8012af8:	4240      	negs	r0, r0
 8012afa:	17c1      	asrs	r1, r0, #31
 8012afc:	f7ed fcd2 	bl	80004a4 <__aeabi_uldivmod>
 8012b00:	0032      	movs	r2, r6
 8012b02:	9007      	str	r0, [sp, #28]
 8012b04:	9103      	str	r1, [sp, #12]
 8012b06:	003b      	movs	r3, r7
 8012b08:	2001      	movs	r0, #1
 8012b0a:	4240      	negs	r0, r0
 8012b0c:	17c1      	asrs	r1, r0, #31
 8012b0e:	f7ed fcc9 	bl	80004a4 <__aeabi_uldivmod>
 8012b12:	2300      	movs	r3, #0
 8012b14:	2000      	movs	r0, #0
 8012b16:	2100      	movs	r1, #0
 8012b18:	9208      	str	r2, [sp, #32]
 8012b1a:	0022      	movs	r2, r4
 8012b1c:	3a30      	subs	r2, #48	; 0x30
 8012b1e:	2a09      	cmp	r2, #9
 8012b20:	d82d      	bhi.n	8012b7e <_strtoull_l.constprop.0+0xe2>
 8012b22:	0014      	movs	r4, r2
 8012b24:	42a6      	cmp	r6, r4
 8012b26:	dd39      	ble.n	8012b9c <_strtoull_l.constprop.0+0x100>
 8012b28:	1c5a      	adds	r2, r3, #1
 8012b2a:	d01f      	beq.n	8012b6c <_strtoull_l.constprop.0+0xd0>
 8012b2c:	9b03      	ldr	r3, [sp, #12]
 8012b2e:	4299      	cmp	r1, r3
 8012b30:	d831      	bhi.n	8012b96 <_strtoull_l.constprop.0+0xfa>
 8012b32:	d102      	bne.n	8012b3a <_strtoull_l.constprop.0+0x9e>
 8012b34:	9b07      	ldr	r3, [sp, #28]
 8012b36:	4298      	cmp	r0, r3
 8012b38:	d82d      	bhi.n	8012b96 <_strtoull_l.constprop.0+0xfa>
 8012b3a:	9b07      	ldr	r3, [sp, #28]
 8012b3c:	4283      	cmp	r3, r0
 8012b3e:	d107      	bne.n	8012b50 <_strtoull_l.constprop.0+0xb4>
 8012b40:	9b03      	ldr	r3, [sp, #12]
 8012b42:	428b      	cmp	r3, r1
 8012b44:	d104      	bne.n	8012b50 <_strtoull_l.constprop.0+0xb4>
 8012b46:	2301      	movs	r3, #1
 8012b48:	9a08      	ldr	r2, [sp, #32]
 8012b4a:	425b      	negs	r3, r3
 8012b4c:	42a2      	cmp	r2, r4
 8012b4e:	db0d      	blt.n	8012b6c <_strtoull_l.constprop.0+0xd0>
 8012b50:	000b      	movs	r3, r1
 8012b52:	0002      	movs	r2, r0
 8012b54:	0039      	movs	r1, r7
 8012b56:	0030      	movs	r0, r6
 8012b58:	f7ed fcc4 	bl	80004e4 <__aeabi_lmul>
 8012b5c:	17e3      	asrs	r3, r4, #31
 8012b5e:	9404      	str	r4, [sp, #16]
 8012b60:	9305      	str	r3, [sp, #20]
 8012b62:	9b04      	ldr	r3, [sp, #16]
 8012b64:	9c05      	ldr	r4, [sp, #20]
 8012b66:	18c0      	adds	r0, r0, r3
 8012b68:	4161      	adcs	r1, r4
 8012b6a:	2301      	movs	r3, #1
 8012b6c:	782c      	ldrb	r4, [r5, #0]
 8012b6e:	3501      	adds	r5, #1
 8012b70:	e7d3      	b.n	8012b1a <_strtoull_l.constprop.0+0x7e>
 8012b72:	9706      	str	r7, [sp, #24]
 8012b74:	2c2b      	cmp	r4, #43	; 0x2b
 8012b76:	d1ab      	bne.n	8012ad0 <_strtoull_l.constprop.0+0x34>
 8012b78:	781c      	ldrb	r4, [r3, #0]
 8012b7a:	1c95      	adds	r5, r2, #2
 8012b7c:	e7a8      	b.n	8012ad0 <_strtoull_l.constprop.0+0x34>
 8012b7e:	0022      	movs	r2, r4
 8012b80:	3a41      	subs	r2, #65	; 0x41
 8012b82:	2a19      	cmp	r2, #25
 8012b84:	d801      	bhi.n	8012b8a <_strtoull_l.constprop.0+0xee>
 8012b86:	3c37      	subs	r4, #55	; 0x37
 8012b88:	e7cc      	b.n	8012b24 <_strtoull_l.constprop.0+0x88>
 8012b8a:	0022      	movs	r2, r4
 8012b8c:	3a61      	subs	r2, #97	; 0x61
 8012b8e:	2a19      	cmp	r2, #25
 8012b90:	d804      	bhi.n	8012b9c <_strtoull_l.constprop.0+0x100>
 8012b92:	3c57      	subs	r4, #87	; 0x57
 8012b94:	e7c6      	b.n	8012b24 <_strtoull_l.constprop.0+0x88>
 8012b96:	2301      	movs	r3, #1
 8012b98:	425b      	negs	r3, r3
 8012b9a:	e7e7      	b.n	8012b6c <_strtoull_l.constprop.0+0xd0>
 8012b9c:	1c5a      	adds	r2, r3, #1
 8012b9e:	d10a      	bne.n	8012bb6 <_strtoull_l.constprop.0+0x11a>
 8012ba0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012ba2:	3323      	adds	r3, #35	; 0x23
 8012ba4:	6013      	str	r3, [r2, #0]
 8012ba6:	9b02      	ldr	r3, [sp, #8]
 8012ba8:	2001      	movs	r0, #1
 8012baa:	4240      	negs	r0, r0
 8012bac:	17c1      	asrs	r1, r0, #31
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	d10e      	bne.n	8012bd0 <_strtoull_l.constprop.0+0x134>
 8012bb2:	b00b      	add	sp, #44	; 0x2c
 8012bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012bb6:	9a06      	ldr	r2, [sp, #24]
 8012bb8:	2a00      	cmp	r2, #0
 8012bba:	d004      	beq.n	8012bc6 <_strtoull_l.constprop.0+0x12a>
 8012bbc:	0006      	movs	r6, r0
 8012bbe:	000f      	movs	r7, r1
 8012bc0:	2100      	movs	r1, #0
 8012bc2:	4270      	negs	r0, r6
 8012bc4:	41b9      	sbcs	r1, r7
 8012bc6:	9a02      	ldr	r2, [sp, #8]
 8012bc8:	2a00      	cmp	r2, #0
 8012bca:	d0f2      	beq.n	8012bb2 <_strtoull_l.constprop.0+0x116>
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d001      	beq.n	8012bd4 <_strtoull_l.constprop.0+0x138>
 8012bd0:	1e6b      	subs	r3, r5, #1
 8012bd2:	9301      	str	r3, [sp, #4]
 8012bd4:	9b02      	ldr	r3, [sp, #8]
 8012bd6:	9a01      	ldr	r2, [sp, #4]
 8012bd8:	601a      	str	r2, [r3, #0]
 8012bda:	e7ea      	b.n	8012bb2 <_strtoull_l.constprop.0+0x116>
 8012bdc:	2430      	movs	r4, #48	; 0x30
 8012bde:	2e00      	cmp	r6, #0
 8012be0:	d000      	beq.n	8012be4 <_strtoull_l.constprop.0+0x148>
 8012be2:	e785      	b.n	8012af0 <_strtoull_l.constprop.0+0x54>
 8012be4:	3608      	adds	r6, #8
 8012be6:	e783      	b.n	8012af0 <_strtoull_l.constprop.0+0x54>
 8012be8:	2c30      	cmp	r4, #48	; 0x30
 8012bea:	d100      	bne.n	8012bee <_strtoull_l.constprop.0+0x152>
 8012bec:	e777      	b.n	8012ade <_strtoull_l.constprop.0+0x42>
 8012bee:	260a      	movs	r6, #10
 8012bf0:	e77e      	b.n	8012af0 <_strtoull_l.constprop.0+0x54>
 8012bf2:	46c0      	nop			; (mov r8, r8)
 8012bf4:	08015e59 	.word	0x08015e59

08012bf8 <_strtoull_r>:
 8012bf8:	b510      	push	{r4, lr}
 8012bfa:	f7ff ff4f 	bl	8012a9c <_strtoull_l.constprop.0>
 8012bfe:	bd10      	pop	{r4, pc}

08012c00 <_mbrtowc_r>:
 8012c00:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012c02:	0004      	movs	r4, r0
 8012c04:	0010      	movs	r0, r2
 8012c06:	4a0b      	ldr	r2, [pc, #44]	; (8012c34 <_mbrtowc_r+0x34>)
 8012c08:	9d06      	ldr	r5, [sp, #24]
 8012c0a:	32e4      	adds	r2, #228	; 0xe4
 8012c0c:	6816      	ldr	r6, [r2, #0]
 8012c0e:	2800      	cmp	r0, #0
 8012c10:	d10c      	bne.n	8012c2c <_mbrtowc_r+0x2c>
 8012c12:	2301      	movs	r3, #1
 8012c14:	0001      	movs	r1, r0
 8012c16:	4a08      	ldr	r2, [pc, #32]	; (8012c38 <_mbrtowc_r+0x38>)
 8012c18:	9500      	str	r5, [sp, #0]
 8012c1a:	0020      	movs	r0, r4
 8012c1c:	47b0      	blx	r6
 8012c1e:	1c43      	adds	r3, r0, #1
 8012c20:	d103      	bne.n	8012c2a <_mbrtowc_r+0x2a>
 8012c22:	2300      	movs	r3, #0
 8012c24:	602b      	str	r3, [r5, #0]
 8012c26:	338a      	adds	r3, #138	; 0x8a
 8012c28:	6023      	str	r3, [r4, #0]
 8012c2a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8012c2c:	0002      	movs	r2, r0
 8012c2e:	9500      	str	r5, [sp, #0]
 8012c30:	e7f3      	b.n	8012c1a <_mbrtowc_r+0x1a>
 8012c32:	46c0      	nop			; (mov r8, r8)
 8012c34:	20000444 	.word	0x20000444
 8012c38:	080161e3 	.word	0x080161e3

08012c3c <iswspace>:
 8012c3c:	b510      	push	{r4, lr}
 8012c3e:	2100      	movs	r1, #0
 8012c40:	f000 f802 	bl	8012c48 <iswspace_l>
 8012c44:	bd10      	pop	{r4, pc}
	...

08012c48 <iswspace_l>:
 8012c48:	0003      	movs	r3, r0
 8012c4a:	2000      	movs	r0, #0
 8012c4c:	2bff      	cmp	r3, #255	; 0xff
 8012c4e:	d803      	bhi.n	8012c58 <iswspace_l+0x10>
 8012c50:	4a02      	ldr	r2, [pc, #8]	; (8012c5c <iswspace_l+0x14>)
 8012c52:	5cd0      	ldrb	r0, [r2, r3]
 8012c54:	2308      	movs	r3, #8
 8012c56:	4018      	ands	r0, r3
 8012c58:	4770      	bx	lr
 8012c5a:	46c0      	nop			; (mov r8, r8)
 8012c5c:	08015e59 	.word	0x08015e59

08012c60 <fiprintf>:
 8012c60:	b40e      	push	{r1, r2, r3}
 8012c62:	b517      	push	{r0, r1, r2, r4, lr}
 8012c64:	4c05      	ldr	r4, [pc, #20]	; (8012c7c <fiprintf+0x1c>)
 8012c66:	ab05      	add	r3, sp, #20
 8012c68:	cb04      	ldmia	r3!, {r2}
 8012c6a:	0001      	movs	r1, r0
 8012c6c:	6820      	ldr	r0, [r4, #0]
 8012c6e:	9301      	str	r3, [sp, #4]
 8012c70:	f000 f954 	bl	8012f1c <_vfiprintf_r>
 8012c74:	bc1e      	pop	{r1, r2, r3, r4}
 8012c76:	bc08      	pop	{r3}
 8012c78:	b003      	add	sp, #12
 8012c7a:	4718      	bx	r3
 8012c7c:	200006d0 	.word	0x200006d0

08012c80 <__ssprint_r>:
 8012c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c82:	6813      	ldr	r3, [r2, #0]
 8012c84:	b087      	sub	sp, #28
 8012c86:	0017      	movs	r7, r2
 8012c88:	9303      	str	r3, [sp, #12]
 8012c8a:	6893      	ldr	r3, [r2, #8]
 8012c8c:	2200      	movs	r2, #0
 8012c8e:	000c      	movs	r4, r1
 8012c90:	9005      	str	r0, [sp, #20]
 8012c92:	9202      	str	r2, [sp, #8]
 8012c94:	9201      	str	r2, [sp, #4]
 8012c96:	4293      	cmp	r3, r2
 8012c98:	d10d      	bne.n	8012cb6 <__ssprint_r+0x36>
 8012c9a:	2000      	movs	r0, #0
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	607b      	str	r3, [r7, #4]
 8012ca0:	b007      	add	sp, #28
 8012ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012ca4:	9b03      	ldr	r3, [sp, #12]
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	9302      	str	r3, [sp, #8]
 8012caa:	9b03      	ldr	r3, [sp, #12]
 8012cac:	685b      	ldr	r3, [r3, #4]
 8012cae:	9301      	str	r3, [sp, #4]
 8012cb0:	9b03      	ldr	r3, [sp, #12]
 8012cb2:	3308      	adds	r3, #8
 8012cb4:	9303      	str	r3, [sp, #12]
 8012cb6:	9a01      	ldr	r2, [sp, #4]
 8012cb8:	68a6      	ldr	r6, [r4, #8]
 8012cba:	6823      	ldr	r3, [r4, #0]
 8012cbc:	2a00      	cmp	r2, #0
 8012cbe:	d0f1      	beq.n	8012ca4 <__ssprint_r+0x24>
 8012cc0:	42b2      	cmp	r2, r6
 8012cc2:	d32e      	bcc.n	8012d22 <__ssprint_r+0xa2>
 8012cc4:	2190      	movs	r1, #144	; 0x90
 8012cc6:	89a2      	ldrh	r2, [r4, #12]
 8012cc8:	00c9      	lsls	r1, r1, #3
 8012cca:	420a      	tst	r2, r1
 8012ccc:	d029      	beq.n	8012d22 <__ssprint_r+0xa2>
 8012cce:	2003      	movs	r0, #3
 8012cd0:	6921      	ldr	r1, [r4, #16]
 8012cd2:	1a5b      	subs	r3, r3, r1
 8012cd4:	9304      	str	r3, [sp, #16]
 8012cd6:	6963      	ldr	r3, [r4, #20]
 8012cd8:	4343      	muls	r3, r0
 8012cda:	0fdd      	lsrs	r5, r3, #31
 8012cdc:	18ed      	adds	r5, r5, r3
 8012cde:	9b04      	ldr	r3, [sp, #16]
 8012ce0:	9801      	ldr	r0, [sp, #4]
 8012ce2:	3301      	adds	r3, #1
 8012ce4:	181b      	adds	r3, r3, r0
 8012ce6:	106d      	asrs	r5, r5, #1
 8012ce8:	42ab      	cmp	r3, r5
 8012cea:	d900      	bls.n	8012cee <__ssprint_r+0x6e>
 8012cec:	001d      	movs	r5, r3
 8012cee:	0552      	lsls	r2, r2, #21
 8012cf0:	d532      	bpl.n	8012d58 <__ssprint_r+0xd8>
 8012cf2:	0029      	movs	r1, r5
 8012cf4:	9805      	ldr	r0, [sp, #20]
 8012cf6:	f7f9 f9e1 	bl	800c0bc <_malloc_r>
 8012cfa:	1e06      	subs	r6, r0, #0
 8012cfc:	d036      	beq.n	8012d6c <__ssprint_r+0xec>
 8012cfe:	9a04      	ldr	r2, [sp, #16]
 8012d00:	6921      	ldr	r1, [r4, #16]
 8012d02:	f7fa fe1a 	bl	800d93a <memcpy>
 8012d06:	89a2      	ldrh	r2, [r4, #12]
 8012d08:	4b1e      	ldr	r3, [pc, #120]	; (8012d84 <__ssprint_r+0x104>)
 8012d0a:	401a      	ands	r2, r3
 8012d0c:	2380      	movs	r3, #128	; 0x80
 8012d0e:	4313      	orrs	r3, r2
 8012d10:	81a3      	strh	r3, [r4, #12]
 8012d12:	9b04      	ldr	r3, [sp, #16]
 8012d14:	6126      	str	r6, [r4, #16]
 8012d16:	18f6      	adds	r6, r6, r3
 8012d18:	6026      	str	r6, [r4, #0]
 8012d1a:	6165      	str	r5, [r4, #20]
 8012d1c:	9e01      	ldr	r6, [sp, #4]
 8012d1e:	1aed      	subs	r5, r5, r3
 8012d20:	60a5      	str	r5, [r4, #8]
 8012d22:	9b01      	ldr	r3, [sp, #4]
 8012d24:	429e      	cmp	r6, r3
 8012d26:	d900      	bls.n	8012d2a <__ssprint_r+0xaa>
 8012d28:	001e      	movs	r6, r3
 8012d2a:	0032      	movs	r2, r6
 8012d2c:	9902      	ldr	r1, [sp, #8]
 8012d2e:	6820      	ldr	r0, [r4, #0]
 8012d30:	f001 f86d 	bl	8013e0e <memmove>
 8012d34:	9a01      	ldr	r2, [sp, #4]
 8012d36:	68a3      	ldr	r3, [r4, #8]
 8012d38:	4694      	mov	ip, r2
 8012d3a:	1b9b      	subs	r3, r3, r6
 8012d3c:	60a3      	str	r3, [r4, #8]
 8012d3e:	6823      	ldr	r3, [r4, #0]
 8012d40:	199b      	adds	r3, r3, r6
 8012d42:	6023      	str	r3, [r4, #0]
 8012d44:	9b02      	ldr	r3, [sp, #8]
 8012d46:	4463      	add	r3, ip
 8012d48:	9302      	str	r3, [sp, #8]
 8012d4a:	68bb      	ldr	r3, [r7, #8]
 8012d4c:	1a9b      	subs	r3, r3, r2
 8012d4e:	60bb      	str	r3, [r7, #8]
 8012d50:	d0a3      	beq.n	8012c9a <__ssprint_r+0x1a>
 8012d52:	2300      	movs	r3, #0
 8012d54:	9301      	str	r3, [sp, #4]
 8012d56:	e7ae      	b.n	8012cb6 <__ssprint_r+0x36>
 8012d58:	002a      	movs	r2, r5
 8012d5a:	9805      	ldr	r0, [sp, #20]
 8012d5c:	f7ff fc46 	bl	80125ec <_realloc_r>
 8012d60:	1e06      	subs	r6, r0, #0
 8012d62:	d1d6      	bne.n	8012d12 <__ssprint_r+0x92>
 8012d64:	6921      	ldr	r1, [r4, #16]
 8012d66:	9805      	ldr	r0, [sp, #20]
 8012d68:	f7fa fe62 	bl	800da30 <_free_r>
 8012d6c:	230c      	movs	r3, #12
 8012d6e:	9a05      	ldr	r2, [sp, #20]
 8012d70:	2001      	movs	r0, #1
 8012d72:	6013      	str	r3, [r2, #0]
 8012d74:	89a2      	ldrh	r2, [r4, #12]
 8012d76:	3334      	adds	r3, #52	; 0x34
 8012d78:	4313      	orrs	r3, r2
 8012d7a:	81a3      	strh	r3, [r4, #12]
 8012d7c:	2300      	movs	r3, #0
 8012d7e:	4240      	negs	r0, r0
 8012d80:	60bb      	str	r3, [r7, #8]
 8012d82:	e78b      	b.n	8012c9c <__ssprint_r+0x1c>
 8012d84:	fffffb7f 	.word	0xfffffb7f

08012d88 <_sungetc_r>:
 8012d88:	b570      	push	{r4, r5, r6, lr}
 8012d8a:	0014      	movs	r4, r2
 8012d8c:	1c4b      	adds	r3, r1, #1
 8012d8e:	d103      	bne.n	8012d98 <_sungetc_r+0x10>
 8012d90:	2501      	movs	r5, #1
 8012d92:	426d      	negs	r5, r5
 8012d94:	0028      	movs	r0, r5
 8012d96:	bd70      	pop	{r4, r5, r6, pc}
 8012d98:	8993      	ldrh	r3, [r2, #12]
 8012d9a:	2220      	movs	r2, #32
 8012d9c:	4393      	bics	r3, r2
 8012d9e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8012da0:	81a3      	strh	r3, [r4, #12]
 8012da2:	b2ce      	uxtb	r6, r1
 8012da4:	6863      	ldr	r3, [r4, #4]
 8012da6:	b2cd      	uxtb	r5, r1
 8012da8:	2a00      	cmp	r2, #0
 8012daa:	d010      	beq.n	8012dce <_sungetc_r+0x46>
 8012dac:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8012dae:	429a      	cmp	r2, r3
 8012db0:	dd07      	ble.n	8012dc2 <_sungetc_r+0x3a>
 8012db2:	6823      	ldr	r3, [r4, #0]
 8012db4:	3b01      	subs	r3, #1
 8012db6:	6023      	str	r3, [r4, #0]
 8012db8:	701e      	strb	r6, [r3, #0]
 8012dba:	6863      	ldr	r3, [r4, #4]
 8012dbc:	3301      	adds	r3, #1
 8012dbe:	6063      	str	r3, [r4, #4]
 8012dc0:	e7e8      	b.n	8012d94 <_sungetc_r+0xc>
 8012dc2:	0021      	movs	r1, r4
 8012dc4:	f000 ff1a 	bl	8013bfc <__submore>
 8012dc8:	2800      	cmp	r0, #0
 8012dca:	d0f2      	beq.n	8012db2 <_sungetc_r+0x2a>
 8012dcc:	e7e0      	b.n	8012d90 <_sungetc_r+0x8>
 8012dce:	6921      	ldr	r1, [r4, #16]
 8012dd0:	6822      	ldr	r2, [r4, #0]
 8012dd2:	2900      	cmp	r1, #0
 8012dd4:	d007      	beq.n	8012de6 <_sungetc_r+0x5e>
 8012dd6:	4291      	cmp	r1, r2
 8012dd8:	d205      	bcs.n	8012de6 <_sungetc_r+0x5e>
 8012dda:	1e51      	subs	r1, r2, #1
 8012ddc:	7808      	ldrb	r0, [r1, #0]
 8012dde:	42a8      	cmp	r0, r5
 8012de0:	d101      	bne.n	8012de6 <_sungetc_r+0x5e>
 8012de2:	6021      	str	r1, [r4, #0]
 8012de4:	e7ea      	b.n	8012dbc <_sungetc_r+0x34>
 8012de6:	63e3      	str	r3, [r4, #60]	; 0x3c
 8012de8:	0023      	movs	r3, r4
 8012dea:	3340      	adds	r3, #64	; 0x40
 8012dec:	6323      	str	r3, [r4, #48]	; 0x30
 8012dee:	2303      	movs	r3, #3
 8012df0:	6363      	str	r3, [r4, #52]	; 0x34
 8012df2:	0023      	movs	r3, r4
 8012df4:	3342      	adds	r3, #66	; 0x42
 8012df6:	63a2      	str	r2, [r4, #56]	; 0x38
 8012df8:	701e      	strb	r6, [r3, #0]
 8012dfa:	6023      	str	r3, [r4, #0]
 8012dfc:	2301      	movs	r3, #1
 8012dfe:	e7de      	b.n	8012dbe <_sungetc_r+0x36>

08012e00 <__ssrefill_r>:
 8012e00:	b510      	push	{r4, lr}
 8012e02:	000c      	movs	r4, r1
 8012e04:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8012e06:	2900      	cmp	r1, #0
 8012e08:	d00e      	beq.n	8012e28 <__ssrefill_r+0x28>
 8012e0a:	0023      	movs	r3, r4
 8012e0c:	3340      	adds	r3, #64	; 0x40
 8012e0e:	4299      	cmp	r1, r3
 8012e10:	d001      	beq.n	8012e16 <__ssrefill_r+0x16>
 8012e12:	f7fa fe0d 	bl	800da30 <_free_r>
 8012e16:	2000      	movs	r0, #0
 8012e18:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8012e1a:	6320      	str	r0, [r4, #48]	; 0x30
 8012e1c:	6063      	str	r3, [r4, #4]
 8012e1e:	4283      	cmp	r3, r0
 8012e20:	d002      	beq.n	8012e28 <__ssrefill_r+0x28>
 8012e22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8012e24:	6023      	str	r3, [r4, #0]
 8012e26:	bd10      	pop	{r4, pc}
 8012e28:	6923      	ldr	r3, [r4, #16]
 8012e2a:	2001      	movs	r0, #1
 8012e2c:	6023      	str	r3, [r4, #0]
 8012e2e:	2300      	movs	r3, #0
 8012e30:	89a2      	ldrh	r2, [r4, #12]
 8012e32:	6063      	str	r3, [r4, #4]
 8012e34:	3320      	adds	r3, #32
 8012e36:	4313      	orrs	r3, r2
 8012e38:	81a3      	strh	r3, [r4, #12]
 8012e3a:	4240      	negs	r0, r0
 8012e3c:	e7f3      	b.n	8012e26 <__ssrefill_r+0x26>

08012e3e <_sfread_r>:
 8012e3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012e40:	0014      	movs	r4, r2
 8012e42:	435c      	muls	r4, r3
 8012e44:	b087      	sub	sp, #28
 8012e46:	1e26      	subs	r6, r4, #0
 8012e48:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012e4a:	9005      	str	r0, [sp, #20]
 8012e4c:	9101      	str	r1, [sp, #4]
 8012e4e:	9202      	str	r2, [sp, #8]
 8012e50:	9303      	str	r3, [sp, #12]
 8012e52:	d11e      	bne.n	8012e92 <_sfread_r+0x54>
 8012e54:	0020      	movs	r0, r4
 8012e56:	b007      	add	sp, #28
 8012e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e5a:	003a      	movs	r2, r7
 8012e5c:	9801      	ldr	r0, [sp, #4]
 8012e5e:	f7fa fd6c 	bl	800d93a <memcpy>
 8012e62:	682b      	ldr	r3, [r5, #0]
 8012e64:	0029      	movs	r1, r5
 8012e66:	19db      	adds	r3, r3, r7
 8012e68:	602b      	str	r3, [r5, #0]
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	606b      	str	r3, [r5, #4]
 8012e6e:	9b01      	ldr	r3, [sp, #4]
 8012e70:	9805      	ldr	r0, [sp, #20]
 8012e72:	19db      	adds	r3, r3, r7
 8012e74:	9301      	str	r3, [sp, #4]
 8012e76:	1bf3      	subs	r3, r6, r7
 8012e78:	9304      	str	r3, [sp, #16]
 8012e7a:	f7ff ffc1 	bl	8012e00 <__ssrefill_r>
 8012e7e:	2800      	cmp	r0, #0
 8012e80:	d006      	beq.n	8012e90 <_sfread_r+0x52>
 8012e82:	193c      	adds	r4, r7, r4
 8012e84:	1ba0      	subs	r0, r4, r6
 8012e86:	9902      	ldr	r1, [sp, #8]
 8012e88:	f7ed f958 	bl	800013c <__udivsi3>
 8012e8c:	0004      	movs	r4, r0
 8012e8e:	e7e1      	b.n	8012e54 <_sfread_r+0x16>
 8012e90:	9e04      	ldr	r6, [sp, #16]
 8012e92:	686f      	ldr	r7, [r5, #4]
 8012e94:	6829      	ldr	r1, [r5, #0]
 8012e96:	42b7      	cmp	r7, r6
 8012e98:	d3df      	bcc.n	8012e5a <_sfread_r+0x1c>
 8012e9a:	0032      	movs	r2, r6
 8012e9c:	9801      	ldr	r0, [sp, #4]
 8012e9e:	f7fa fd4c 	bl	800d93a <memcpy>
 8012ea2:	686b      	ldr	r3, [r5, #4]
 8012ea4:	9c03      	ldr	r4, [sp, #12]
 8012ea6:	1b9b      	subs	r3, r3, r6
 8012ea8:	606b      	str	r3, [r5, #4]
 8012eaa:	682b      	ldr	r3, [r5, #0]
 8012eac:	199b      	adds	r3, r3, r6
 8012eae:	602b      	str	r3, [r5, #0]
 8012eb0:	e7d0      	b.n	8012e54 <_sfread_r+0x16>

08012eb2 <__sprint_r>:
 8012eb2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012eb4:	6893      	ldr	r3, [r2, #8]
 8012eb6:	b085      	sub	sp, #20
 8012eb8:	9001      	str	r0, [sp, #4]
 8012eba:	000d      	movs	r5, r1
 8012ebc:	0014      	movs	r4, r2
 8012ebe:	1e18      	subs	r0, r3, #0
 8012ec0:	d018      	beq.n	8012ef4 <__sprint_r+0x42>
 8012ec2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8012ec4:	049b      	lsls	r3, r3, #18
 8012ec6:	d524      	bpl.n	8012f12 <__sprint_r+0x60>
 8012ec8:	6817      	ldr	r7, [r2, #0]
 8012eca:	2600      	movs	r6, #0
 8012ecc:	683b      	ldr	r3, [r7, #0]
 8012ece:	9302      	str	r3, [sp, #8]
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	9300      	str	r3, [sp, #0]
 8012ed4:	089b      	lsrs	r3, r3, #2
 8012ed6:	9303      	str	r3, [sp, #12]
 8012ed8:	9b03      	ldr	r3, [sp, #12]
 8012eda:	42b3      	cmp	r3, r6
 8012edc:	dc0e      	bgt.n	8012efc <__sprint_r+0x4a>
 8012ede:	2203      	movs	r2, #3
 8012ee0:	9b00      	ldr	r3, [sp, #0]
 8012ee2:	68a0      	ldr	r0, [r4, #8]
 8012ee4:	4393      	bics	r3, r2
 8012ee6:	1ac0      	subs	r0, r0, r3
 8012ee8:	60a0      	str	r0, [r4, #8]
 8012eea:	3708      	adds	r7, #8
 8012eec:	2800      	cmp	r0, #0
 8012eee:	d1ec      	bne.n	8012eca <__sprint_r+0x18>
 8012ef0:	2300      	movs	r3, #0
 8012ef2:	60a3      	str	r3, [r4, #8]
 8012ef4:	2300      	movs	r3, #0
 8012ef6:	6063      	str	r3, [r4, #4]
 8012ef8:	b005      	add	sp, #20
 8012efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012efc:	9902      	ldr	r1, [sp, #8]
 8012efe:	00b3      	lsls	r3, r6, #2
 8012f00:	58c9      	ldr	r1, [r1, r3]
 8012f02:	002a      	movs	r2, r5
 8012f04:	9801      	ldr	r0, [sp, #4]
 8012f06:	f000 ff59 	bl	8013dbc <_fputwc_r>
 8012f0a:	1c43      	adds	r3, r0, #1
 8012f0c:	d0f0      	beq.n	8012ef0 <__sprint_r+0x3e>
 8012f0e:	3601      	adds	r6, #1
 8012f10:	e7e2      	b.n	8012ed8 <__sprint_r+0x26>
 8012f12:	9801      	ldr	r0, [sp, #4]
 8012f14:	f000 fd14 	bl	8013940 <__sfvwrite_r>
 8012f18:	e7ea      	b.n	8012ef0 <__sprint_r+0x3e>
	...

08012f1c <_vfiprintf_r>:
 8012f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012f1e:	b0c1      	sub	sp, #260	; 0x104
 8012f20:	001c      	movs	r4, r3
 8012f22:	001f      	movs	r7, r3
 8012f24:	9006      	str	r0, [sp, #24]
 8012f26:	9103      	str	r1, [sp, #12]
 8012f28:	9207      	str	r2, [sp, #28]
 8012f2a:	2800      	cmp	r0, #0
 8012f2c:	d004      	beq.n	8012f38 <_vfiprintf_r+0x1c>
 8012f2e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d101      	bne.n	8012f38 <_vfiprintf_r+0x1c>
 8012f34:	f7fa fad6 	bl	800d4e4 <__sinit>
 8012f38:	9b03      	ldr	r3, [sp, #12]
 8012f3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012f3c:	07db      	lsls	r3, r3, #31
 8012f3e:	d407      	bmi.n	8012f50 <_vfiprintf_r+0x34>
 8012f40:	9b03      	ldr	r3, [sp, #12]
 8012f42:	899b      	ldrh	r3, [r3, #12]
 8012f44:	059b      	lsls	r3, r3, #22
 8012f46:	d403      	bmi.n	8012f50 <_vfiprintf_r+0x34>
 8012f48:	9b03      	ldr	r3, [sp, #12]
 8012f4a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8012f4c:	f7fa fce8 	bl	800d920 <__retarget_lock_acquire_recursive>
 8012f50:	9b03      	ldr	r3, [sp, #12]
 8012f52:	220c      	movs	r2, #12
 8012f54:	5e9a      	ldrsh	r2, [r3, r2]
 8012f56:	2380      	movs	r3, #128	; 0x80
 8012f58:	019b      	lsls	r3, r3, #6
 8012f5a:	421a      	tst	r2, r3
 8012f5c:	d107      	bne.n	8012f6e <_vfiprintf_r+0x52>
 8012f5e:	4313      	orrs	r3, r2
 8012f60:	9a03      	ldr	r2, [sp, #12]
 8012f62:	8193      	strh	r3, [r2, #12]
 8012f64:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8012f66:	4aa3      	ldr	r2, [pc, #652]	; (80131f4 <_vfiprintf_r+0x2d8>)
 8012f68:	4013      	ands	r3, r2
 8012f6a:	9a03      	ldr	r2, [sp, #12]
 8012f6c:	6653      	str	r3, [r2, #100]	; 0x64
 8012f6e:	9b03      	ldr	r3, [sp, #12]
 8012f70:	899b      	ldrh	r3, [r3, #12]
 8012f72:	071b      	lsls	r3, r3, #28
 8012f74:	d503      	bpl.n	8012f7e <_vfiprintf_r+0x62>
 8012f76:	9b03      	ldr	r3, [sp, #12]
 8012f78:	691b      	ldr	r3, [r3, #16]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d118      	bne.n	8012fb0 <_vfiprintf_r+0x94>
 8012f7e:	9903      	ldr	r1, [sp, #12]
 8012f80:	9806      	ldr	r0, [sp, #24]
 8012f82:	f000 fe79 	bl	8013c78 <__swsetup_r>
 8012f86:	2800      	cmp	r0, #0
 8012f88:	d012      	beq.n	8012fb0 <_vfiprintf_r+0x94>
 8012f8a:	9b03      	ldr	r3, [sp, #12]
 8012f8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012f8e:	07db      	lsls	r3, r3, #31
 8012f90:	d505      	bpl.n	8012f9e <_vfiprintf_r+0x82>
 8012f92:	2301      	movs	r3, #1
 8012f94:	425b      	negs	r3, r3
 8012f96:	9308      	str	r3, [sp, #32]
 8012f98:	9808      	ldr	r0, [sp, #32]
 8012f9a:	b041      	add	sp, #260	; 0x104
 8012f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012f9e:	9b03      	ldr	r3, [sp, #12]
 8012fa0:	899b      	ldrh	r3, [r3, #12]
 8012fa2:	059b      	lsls	r3, r3, #22
 8012fa4:	d4f5      	bmi.n	8012f92 <_vfiprintf_r+0x76>
 8012fa6:	9b03      	ldr	r3, [sp, #12]
 8012fa8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8012faa:	f7fa fcba 	bl	800d922 <__retarget_lock_release_recursive>
 8012fae:	e7f0      	b.n	8012f92 <_vfiprintf_r+0x76>
 8012fb0:	221a      	movs	r2, #26
 8012fb2:	9b03      	ldr	r3, [sp, #12]
 8012fb4:	899b      	ldrh	r3, [r3, #12]
 8012fb6:	401a      	ands	r2, r3
 8012fb8:	2a0a      	cmp	r2, #10
 8012fba:	d116      	bne.n	8012fea <_vfiprintf_r+0xce>
 8012fbc:	9a03      	ldr	r2, [sp, #12]
 8012fbe:	210e      	movs	r1, #14
 8012fc0:	5e52      	ldrsh	r2, [r2, r1]
 8012fc2:	2a00      	cmp	r2, #0
 8012fc4:	db11      	blt.n	8012fea <_vfiprintf_r+0xce>
 8012fc6:	9a03      	ldr	r2, [sp, #12]
 8012fc8:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8012fca:	07d2      	lsls	r2, r2, #31
 8012fcc:	d405      	bmi.n	8012fda <_vfiprintf_r+0xbe>
 8012fce:	059b      	lsls	r3, r3, #22
 8012fd0:	d403      	bmi.n	8012fda <_vfiprintf_r+0xbe>
 8012fd2:	9b03      	ldr	r3, [sp, #12]
 8012fd4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8012fd6:	f7fa fca4 	bl	800d922 <__retarget_lock_release_recursive>
 8012fda:	0023      	movs	r3, r4
 8012fdc:	9a07      	ldr	r2, [sp, #28]
 8012fde:	9903      	ldr	r1, [sp, #12]
 8012fe0:	9806      	ldr	r0, [sp, #24]
 8012fe2:	f000 fc69 	bl	80138b8 <__sbprintf>
 8012fe6:	9008      	str	r0, [sp, #32]
 8012fe8:	e7d6      	b.n	8012f98 <_vfiprintf_r+0x7c>
 8012fea:	2300      	movs	r3, #0
 8012fec:	ad17      	add	r5, sp, #92	; 0x5c
 8012fee:	9514      	str	r5, [sp, #80]	; 0x50
 8012ff0:	9316      	str	r3, [sp, #88]	; 0x58
 8012ff2:	9315      	str	r3, [sp, #84]	; 0x54
 8012ff4:	930c      	str	r3, [sp, #48]	; 0x30
 8012ff6:	930d      	str	r3, [sp, #52]	; 0x34
 8012ff8:	930e      	str	r3, [sp, #56]	; 0x38
 8012ffa:	930f      	str	r3, [sp, #60]	; 0x3c
 8012ffc:	9308      	str	r3, [sp, #32]
 8012ffe:	9c07      	ldr	r4, [sp, #28]
 8013000:	7823      	ldrb	r3, [r4, #0]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d002      	beq.n	801300c <_vfiprintf_r+0xf0>
 8013006:	2b25      	cmp	r3, #37	; 0x25
 8013008:	d000      	beq.n	801300c <_vfiprintf_r+0xf0>
 801300a:	e08d      	b.n	8013128 <_vfiprintf_r+0x20c>
 801300c:	9b07      	ldr	r3, [sp, #28]
 801300e:	1ae6      	subs	r6, r4, r3
 8013010:	429c      	cmp	r4, r3
 8013012:	d016      	beq.n	8013042 <_vfiprintf_r+0x126>
 8013014:	602b      	str	r3, [r5, #0]
 8013016:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013018:	606e      	str	r6, [r5, #4]
 801301a:	199b      	adds	r3, r3, r6
 801301c:	9316      	str	r3, [sp, #88]	; 0x58
 801301e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013020:	3508      	adds	r5, #8
 8013022:	3301      	adds	r3, #1
 8013024:	9315      	str	r3, [sp, #84]	; 0x54
 8013026:	2b07      	cmp	r3, #7
 8013028:	dd08      	ble.n	801303c <_vfiprintf_r+0x120>
 801302a:	9903      	ldr	r1, [sp, #12]
 801302c:	9806      	ldr	r0, [sp, #24]
 801302e:	aa14      	add	r2, sp, #80	; 0x50
 8013030:	f7ff ff3f 	bl	8012eb2 <__sprint_r>
 8013034:	2800      	cmp	r0, #0
 8013036:	d000      	beq.n	801303a <_vfiprintf_r+0x11e>
 8013038:	e3d9      	b.n	80137ee <_vfiprintf_r+0x8d2>
 801303a:	ad17      	add	r5, sp, #92	; 0x5c
 801303c:	9b08      	ldr	r3, [sp, #32]
 801303e:	199b      	adds	r3, r3, r6
 8013040:	9308      	str	r3, [sp, #32]
 8013042:	7823      	ldrb	r3, [r4, #0]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d101      	bne.n	801304c <_vfiprintf_r+0x130>
 8013048:	f000 fbf6 	bl	8013838 <_vfiprintf_r+0x91c>
 801304c:	2200      	movs	r2, #0
 801304e:	a912      	add	r1, sp, #72	; 0x48
 8013050:	70ca      	strb	r2, [r1, #3]
 8013052:	2101      	movs	r1, #1
 8013054:	1c63      	adds	r3, r4, #1
 8013056:	0014      	movs	r4, r2
 8013058:	4249      	negs	r1, r1
 801305a:	9105      	str	r1, [sp, #20]
 801305c:	9209      	str	r2, [sp, #36]	; 0x24
 801305e:	1c5a      	adds	r2, r3, #1
 8013060:	781b      	ldrb	r3, [r3, #0]
 8013062:	9207      	str	r2, [sp, #28]
 8013064:	0018      	movs	r0, r3
 8013066:	3820      	subs	r0, #32
 8013068:	285a      	cmp	r0, #90	; 0x5a
 801306a:	d900      	bls.n	801306e <_vfiprintf_r+0x152>
 801306c:	e362      	b.n	8013734 <_vfiprintf_r+0x818>
 801306e:	f7ed f85b 	bl	8000128 <__gnu_thumb1_case_uhi>
 8013072:	0078      	.short	0x0078
 8013074:	03610361 	.word	0x03610361
 8013078:	03610081 	.word	0x03610081
 801307c:	03610361 	.word	0x03610361
 8013080:	0361005d 	.word	0x0361005d
 8013084:	00830361 	.word	0x00830361
 8013088:	0361008b 	.word	0x0361008b
 801308c:	008f0089 	.word	0x008f0089
 8013090:	00ad0361 	.word	0x00ad0361
 8013094:	00af00af 	.word	0x00af00af
 8013098:	00af00af 	.word	0x00af00af
 801309c:	00af00af 	.word	0x00af00af
 80130a0:	00af00af 	.word	0x00af00af
 80130a4:	036100af 	.word	0x036100af
 80130a8:	03610361 	.word	0x03610361
 80130ac:	03610361 	.word	0x03610361
 80130b0:	03610361 	.word	0x03610361
 80130b4:	03610361 	.word	0x03610361
 80130b8:	00e600da 	.word	0x00e600da
 80130bc:	03610361 	.word	0x03610361
 80130c0:	03610361 	.word	0x03610361
 80130c4:	03610361 	.word	0x03610361
 80130c8:	03610361 	.word	0x03610361
 80130cc:	03610361 	.word	0x03610361
 80130d0:	03610143 	.word	0x03610143
 80130d4:	03610361 	.word	0x03610361
 80130d8:	03610182 	.word	0x03610182
 80130dc:	0361027c 	.word	0x0361027c
 80130e0:	02ae0361 	.word	0x02ae0361
 80130e4:	03610361 	.word	0x03610361
 80130e8:	03610361 	.word	0x03610361
 80130ec:	03610361 	.word	0x03610361
 80130f0:	03610361 	.word	0x03610361
 80130f4:	03610361 	.word	0x03610361
 80130f8:	00e800da 	.word	0x00e800da
 80130fc:	03610361 	.word	0x03610361
 8013100:	00c30361 	.word	0x00c30361
 8013104:	00d600e8 	.word	0x00d600e8
 8013108:	00cf0361 	.word	0x00cf0361
 801310c:	01260361 	.word	0x01260361
 8013110:	01740145 	.word	0x01740145
 8013114:	036100d6 	.word	0x036100d6
 8013118:	007f0182 	.word	0x007f0182
 801311c:	0361027e 	.word	0x0361027e
 8013120:	02cd0361 	.word	0x02cd0361
 8013124:	007f0361 	.word	0x007f0361
 8013128:	3401      	adds	r4, #1
 801312a:	e769      	b.n	8013000 <_vfiprintf_r+0xe4>
 801312c:	9806      	ldr	r0, [sp, #24]
 801312e:	f7fe facd 	bl	80116cc <_localeconv_r>
 8013132:	6843      	ldr	r3, [r0, #4]
 8013134:	0018      	movs	r0, r3
 8013136:	930f      	str	r3, [sp, #60]	; 0x3c
 8013138:	f7ec ffe4 	bl	8000104 <strlen>
 801313c:	900e      	str	r0, [sp, #56]	; 0x38
 801313e:	9806      	ldr	r0, [sp, #24]
 8013140:	f7fe fac4 	bl	80116cc <_localeconv_r>
 8013144:	6883      	ldr	r3, [r0, #8]
 8013146:	930d      	str	r3, [sp, #52]	; 0x34
 8013148:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801314a:	2b00      	cmp	r3, #0
 801314c:	d010      	beq.n	8013170 <_vfiprintf_r+0x254>
 801314e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013150:	2b00      	cmp	r3, #0
 8013152:	d00d      	beq.n	8013170 <_vfiprintf_r+0x254>
 8013154:	781b      	ldrb	r3, [r3, #0]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d00a      	beq.n	8013170 <_vfiprintf_r+0x254>
 801315a:	2380      	movs	r3, #128	; 0x80
 801315c:	00db      	lsls	r3, r3, #3
 801315e:	431c      	orrs	r4, r3
 8013160:	e006      	b.n	8013170 <_vfiprintf_r+0x254>
 8013162:	ab12      	add	r3, sp, #72	; 0x48
 8013164:	78da      	ldrb	r2, [r3, #3]
 8013166:	3303      	adds	r3, #3
 8013168:	2a00      	cmp	r2, #0
 801316a:	d101      	bne.n	8013170 <_vfiprintf_r+0x254>
 801316c:	3220      	adds	r2, #32
 801316e:	701a      	strb	r2, [r3, #0]
 8013170:	9b07      	ldr	r3, [sp, #28]
 8013172:	e774      	b.n	801305e <_vfiprintf_r+0x142>
 8013174:	2301      	movs	r3, #1
 8013176:	e7f2      	b.n	801315e <_vfiprintf_r+0x242>
 8013178:	cf08      	ldmia	r7!, {r3}
 801317a:	9309      	str	r3, [sp, #36]	; 0x24
 801317c:	2b00      	cmp	r3, #0
 801317e:	daf7      	bge.n	8013170 <_vfiprintf_r+0x254>
 8013180:	425b      	negs	r3, r3
 8013182:	9309      	str	r3, [sp, #36]	; 0x24
 8013184:	2304      	movs	r3, #4
 8013186:	e7ea      	b.n	801315e <_vfiprintf_r+0x242>
 8013188:	222b      	movs	r2, #43	; 0x2b
 801318a:	ab12      	add	r3, sp, #72	; 0x48
 801318c:	70da      	strb	r2, [r3, #3]
 801318e:	e7ef      	b.n	8013170 <_vfiprintf_r+0x254>
 8013190:	9b07      	ldr	r3, [sp, #28]
 8013192:	1c5a      	adds	r2, r3, #1
 8013194:	781b      	ldrb	r3, [r3, #0]
 8013196:	2b2a      	cmp	r3, #42	; 0x2a
 8013198:	d00f      	beq.n	80131ba <_vfiprintf_r+0x29e>
 801319a:	2100      	movs	r1, #0
 801319c:	9105      	str	r1, [sp, #20]
 801319e:	0019      	movs	r1, r3
 80131a0:	3930      	subs	r1, #48	; 0x30
 80131a2:	9207      	str	r2, [sp, #28]
 80131a4:	2909      	cmp	r1, #9
 80131a6:	d900      	bls.n	80131aa <_vfiprintf_r+0x28e>
 80131a8:	e75c      	b.n	8013064 <_vfiprintf_r+0x148>
 80131aa:	200a      	movs	r0, #10
 80131ac:	9b05      	ldr	r3, [sp, #20]
 80131ae:	4343      	muls	r3, r0
 80131b0:	185b      	adds	r3, r3, r1
 80131b2:	9305      	str	r3, [sp, #20]
 80131b4:	7813      	ldrb	r3, [r2, #0]
 80131b6:	3201      	adds	r2, #1
 80131b8:	e7f1      	b.n	801319e <_vfiprintf_r+0x282>
 80131ba:	cf08      	ldmia	r7!, {r3}
 80131bc:	9305      	str	r3, [sp, #20]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	da02      	bge.n	80131c8 <_vfiprintf_r+0x2ac>
 80131c2:	2301      	movs	r3, #1
 80131c4:	425b      	negs	r3, r3
 80131c6:	9305      	str	r3, [sp, #20]
 80131c8:	9207      	str	r2, [sp, #28]
 80131ca:	e7d1      	b.n	8013170 <_vfiprintf_r+0x254>
 80131cc:	2380      	movs	r3, #128	; 0x80
 80131ce:	e7c6      	b.n	801315e <_vfiprintf_r+0x242>
 80131d0:	2100      	movs	r1, #0
 80131d2:	9a07      	ldr	r2, [sp, #28]
 80131d4:	9109      	str	r1, [sp, #36]	; 0x24
 80131d6:	200a      	movs	r0, #10
 80131d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80131da:	3b30      	subs	r3, #48	; 0x30
 80131dc:	4341      	muls	r1, r0
 80131de:	185b      	adds	r3, r3, r1
 80131e0:	9309      	str	r3, [sp, #36]	; 0x24
 80131e2:	0013      	movs	r3, r2
 80131e4:	781b      	ldrb	r3, [r3, #0]
 80131e6:	3201      	adds	r2, #1
 80131e8:	0019      	movs	r1, r3
 80131ea:	3930      	subs	r1, #48	; 0x30
 80131ec:	9207      	str	r2, [sp, #28]
 80131ee:	2909      	cmp	r1, #9
 80131f0:	d9f1      	bls.n	80131d6 <_vfiprintf_r+0x2ba>
 80131f2:	e737      	b.n	8013064 <_vfiprintf_r+0x148>
 80131f4:	ffffdfff 	.word	0xffffdfff
 80131f8:	9b07      	ldr	r3, [sp, #28]
 80131fa:	781b      	ldrb	r3, [r3, #0]
 80131fc:	2b68      	cmp	r3, #104	; 0x68
 80131fe:	d105      	bne.n	801320c <_vfiprintf_r+0x2f0>
 8013200:	9b07      	ldr	r3, [sp, #28]
 8013202:	3301      	adds	r3, #1
 8013204:	9307      	str	r3, [sp, #28]
 8013206:	2380      	movs	r3, #128	; 0x80
 8013208:	009b      	lsls	r3, r3, #2
 801320a:	e7a8      	b.n	801315e <_vfiprintf_r+0x242>
 801320c:	2340      	movs	r3, #64	; 0x40
 801320e:	e7a6      	b.n	801315e <_vfiprintf_r+0x242>
 8013210:	9b07      	ldr	r3, [sp, #28]
 8013212:	781b      	ldrb	r3, [r3, #0]
 8013214:	2b6c      	cmp	r3, #108	; 0x6c
 8013216:	d104      	bne.n	8013222 <_vfiprintf_r+0x306>
 8013218:	9b07      	ldr	r3, [sp, #28]
 801321a:	3301      	adds	r3, #1
 801321c:	9307      	str	r3, [sp, #28]
 801321e:	2320      	movs	r3, #32
 8013220:	e79d      	b.n	801315e <_vfiprintf_r+0x242>
 8013222:	2310      	movs	r3, #16
 8013224:	e79b      	b.n	801315e <_vfiprintf_r+0x242>
 8013226:	003a      	movs	r2, r7
 8013228:	ca08      	ldmia	r2!, {r3}
 801322a:	ae27      	add	r6, sp, #156	; 0x9c
 801322c:	7033      	strb	r3, [r6, #0]
 801322e:	2300      	movs	r3, #0
 8013230:	9204      	str	r2, [sp, #16]
 8013232:	aa12      	add	r2, sp, #72	; 0x48
 8013234:	70d3      	strb	r3, [r2, #3]
 8013236:	2201      	movs	r2, #1
 8013238:	930b      	str	r3, [sp, #44]	; 0x2c
 801323a:	9205      	str	r2, [sp, #20]
 801323c:	e0b0      	b.n	80133a0 <_vfiprintf_r+0x484>
 801323e:	2310      	movs	r3, #16
 8013240:	431c      	orrs	r4, r3
 8013242:	06a3      	lsls	r3, r4, #26
 8013244:	d52a      	bpl.n	801329c <_vfiprintf_r+0x380>
 8013246:	2307      	movs	r3, #7
 8013248:	3707      	adds	r7, #7
 801324a:	439f      	bics	r7, r3
 801324c:	0039      	movs	r1, r7
 801324e:	c90c      	ldmia	r1!, {r2, r3}
 8013250:	9200      	str	r2, [sp, #0]
 8013252:	9301      	str	r3, [sp, #4]
 8013254:	9104      	str	r1, [sp, #16]
 8013256:	9a01      	ldr	r2, [sp, #4]
 8013258:	2301      	movs	r3, #1
 801325a:	2a00      	cmp	r2, #0
 801325c:	da09      	bge.n	8013272 <_vfiprintf_r+0x356>
 801325e:	9e00      	ldr	r6, [sp, #0]
 8013260:	9f01      	ldr	r7, [sp, #4]
 8013262:	2200      	movs	r2, #0
 8013264:	4271      	negs	r1, r6
 8013266:	41ba      	sbcs	r2, r7
 8013268:	9100      	str	r1, [sp, #0]
 801326a:	9201      	str	r2, [sp, #4]
 801326c:	212d      	movs	r1, #45	; 0x2d
 801326e:	aa12      	add	r2, sp, #72	; 0x48
 8013270:	70d1      	strb	r1, [r2, #3]
 8013272:	9901      	ldr	r1, [sp, #4]
 8013274:	9a00      	ldr	r2, [sp, #0]
 8013276:	430a      	orrs	r2, r1
 8013278:	9905      	ldr	r1, [sp, #20]
 801327a:	3101      	adds	r1, #1
 801327c:	d100      	bne.n	8013280 <_vfiprintf_r+0x364>
 801327e:	e2e9      	b.n	8013854 <_vfiprintf_r+0x938>
 8013280:	2180      	movs	r1, #128	; 0x80
 8013282:	0027      	movs	r7, r4
 8013284:	438f      	bics	r7, r1
 8013286:	2a00      	cmp	r2, #0
 8013288:	d000      	beq.n	801328c <_vfiprintf_r+0x370>
 801328a:	e2e7      	b.n	801385c <_vfiprintf_r+0x940>
 801328c:	9a05      	ldr	r2, [sp, #20]
 801328e:	2a00      	cmp	r2, #0
 8013290:	d100      	bne.n	8013294 <_vfiprintf_r+0x378>
 8013292:	e243      	b.n	801371c <_vfiprintf_r+0x800>
 8013294:	2b01      	cmp	r3, #1
 8013296:	d000      	beq.n	801329a <_vfiprintf_r+0x37e>
 8013298:	e2e3      	b.n	8013862 <_vfiprintf_r+0x946>
 801329a:	e1e7      	b.n	801366c <_vfiprintf_r+0x750>
 801329c:	003a      	movs	r2, r7
 801329e:	ca08      	ldmia	r2!, {r3}
 80132a0:	9204      	str	r2, [sp, #16]
 80132a2:	06e2      	lsls	r2, r4, #27
 80132a4:	d503      	bpl.n	80132ae <_vfiprintf_r+0x392>
 80132a6:	9300      	str	r3, [sp, #0]
 80132a8:	17db      	asrs	r3, r3, #31
 80132aa:	9301      	str	r3, [sp, #4]
 80132ac:	e7d3      	b.n	8013256 <_vfiprintf_r+0x33a>
 80132ae:	0662      	lsls	r2, r4, #25
 80132b0:	d501      	bpl.n	80132b6 <_vfiprintf_r+0x39a>
 80132b2:	b21b      	sxth	r3, r3
 80132b4:	e7f7      	b.n	80132a6 <_vfiprintf_r+0x38a>
 80132b6:	05a2      	lsls	r2, r4, #22
 80132b8:	d5f5      	bpl.n	80132a6 <_vfiprintf_r+0x38a>
 80132ba:	b25b      	sxtb	r3, r3
 80132bc:	e7f3      	b.n	80132a6 <_vfiprintf_r+0x38a>
 80132be:	1d3b      	adds	r3, r7, #4
 80132c0:	9304      	str	r3, [sp, #16]
 80132c2:	06a3      	lsls	r3, r4, #26
 80132c4:	d506      	bpl.n	80132d4 <_vfiprintf_r+0x3b8>
 80132c6:	683b      	ldr	r3, [r7, #0]
 80132c8:	9a08      	ldr	r2, [sp, #32]
 80132ca:	601a      	str	r2, [r3, #0]
 80132cc:	17d2      	asrs	r2, r2, #31
 80132ce:	605a      	str	r2, [r3, #4]
 80132d0:	9f04      	ldr	r7, [sp, #16]
 80132d2:	e694      	b.n	8012ffe <_vfiprintf_r+0xe2>
 80132d4:	06e3      	lsls	r3, r4, #27
 80132d6:	d503      	bpl.n	80132e0 <_vfiprintf_r+0x3c4>
 80132d8:	683b      	ldr	r3, [r7, #0]
 80132da:	9a08      	ldr	r2, [sp, #32]
 80132dc:	601a      	str	r2, [r3, #0]
 80132de:	e7f7      	b.n	80132d0 <_vfiprintf_r+0x3b4>
 80132e0:	0663      	lsls	r3, r4, #25
 80132e2:	d503      	bpl.n	80132ec <_vfiprintf_r+0x3d0>
 80132e4:	683b      	ldr	r3, [r7, #0]
 80132e6:	9a08      	ldr	r2, [sp, #32]
 80132e8:	801a      	strh	r2, [r3, #0]
 80132ea:	e7f1      	b.n	80132d0 <_vfiprintf_r+0x3b4>
 80132ec:	05a4      	lsls	r4, r4, #22
 80132ee:	d5f3      	bpl.n	80132d8 <_vfiprintf_r+0x3bc>
 80132f0:	683b      	ldr	r3, [r7, #0]
 80132f2:	9a08      	ldr	r2, [sp, #32]
 80132f4:	701a      	strb	r2, [r3, #0]
 80132f6:	e7eb      	b.n	80132d0 <_vfiprintf_r+0x3b4>
 80132f8:	2310      	movs	r3, #16
 80132fa:	431c      	orrs	r4, r3
 80132fc:	2320      	movs	r3, #32
 80132fe:	0020      	movs	r0, r4
 8013300:	4018      	ands	r0, r3
 8013302:	421c      	tst	r4, r3
 8013304:	d00d      	beq.n	8013322 <_vfiprintf_r+0x406>
 8013306:	3b19      	subs	r3, #25
 8013308:	3707      	adds	r7, #7
 801330a:	439f      	bics	r7, r3
 801330c:	0039      	movs	r1, r7
 801330e:	c90c      	ldmia	r1!, {r2, r3}
 8013310:	9200      	str	r2, [sp, #0]
 8013312:	9301      	str	r3, [sp, #4]
 8013314:	9104      	str	r1, [sp, #16]
 8013316:	4bcc      	ldr	r3, [pc, #816]	; (8013648 <_vfiprintf_r+0x72c>)
 8013318:	401c      	ands	r4, r3
 801331a:	2300      	movs	r3, #0
 801331c:	2100      	movs	r1, #0
 801331e:	aa12      	add	r2, sp, #72	; 0x48
 8013320:	e7a6      	b.n	8013270 <_vfiprintf_r+0x354>
 8013322:	003a      	movs	r2, r7
 8013324:	ca08      	ldmia	r2!, {r3}
 8013326:	0021      	movs	r1, r4
 8013328:	9204      	str	r2, [sp, #16]
 801332a:	2210      	movs	r2, #16
 801332c:	4011      	ands	r1, r2
 801332e:	4214      	tst	r4, r2
 8013330:	d002      	beq.n	8013338 <_vfiprintf_r+0x41c>
 8013332:	9300      	str	r3, [sp, #0]
 8013334:	9001      	str	r0, [sp, #4]
 8013336:	e7ee      	b.n	8013316 <_vfiprintf_r+0x3fa>
 8013338:	2240      	movs	r2, #64	; 0x40
 801333a:	0020      	movs	r0, r4
 801333c:	4010      	ands	r0, r2
 801333e:	4214      	tst	r4, r2
 8013340:	d003      	beq.n	801334a <_vfiprintf_r+0x42e>
 8013342:	b29b      	uxth	r3, r3
 8013344:	9300      	str	r3, [sp, #0]
 8013346:	9101      	str	r1, [sp, #4]
 8013348:	e7e5      	b.n	8013316 <_vfiprintf_r+0x3fa>
 801334a:	2280      	movs	r2, #128	; 0x80
 801334c:	0021      	movs	r1, r4
 801334e:	0092      	lsls	r2, r2, #2
 8013350:	4011      	ands	r1, r2
 8013352:	4214      	tst	r4, r2
 8013354:	d0f6      	beq.n	8013344 <_vfiprintf_r+0x428>
 8013356:	b2db      	uxtb	r3, r3
 8013358:	e7eb      	b.n	8013332 <_vfiprintf_r+0x416>
 801335a:	003b      	movs	r3, r7
 801335c:	cb04      	ldmia	r3!, {r2}
 801335e:	49bb      	ldr	r1, [pc, #748]	; (801364c <_vfiprintf_r+0x730>)
 8013360:	9304      	str	r3, [sp, #16]
 8013362:	2300      	movs	r3, #0
 8013364:	9200      	str	r2, [sp, #0]
 8013366:	aa13      	add	r2, sp, #76	; 0x4c
 8013368:	8011      	strh	r1, [r2, #0]
 801336a:	4ab9      	ldr	r2, [pc, #740]	; (8013650 <_vfiprintf_r+0x734>)
 801336c:	9301      	str	r3, [sp, #4]
 801336e:	3302      	adds	r3, #2
 8013370:	431c      	orrs	r4, r3
 8013372:	920c      	str	r2, [sp, #48]	; 0x30
 8013374:	e7d2      	b.n	801331c <_vfiprintf_r+0x400>
 8013376:	003b      	movs	r3, r7
 8013378:	2700      	movs	r7, #0
 801337a:	cb40      	ldmia	r3!, {r6}
 801337c:	9304      	str	r3, [sp, #16]
 801337e:	ab12      	add	r3, sp, #72	; 0x48
 8013380:	70df      	strb	r7, [r3, #3]
 8013382:	9b05      	ldr	r3, [sp, #20]
 8013384:	3301      	adds	r3, #1
 8013386:	d100      	bne.n	801338a <_vfiprintf_r+0x46e>
 8013388:	e0ea      	b.n	8013560 <_vfiprintf_r+0x644>
 801338a:	0039      	movs	r1, r7
 801338c:	0030      	movs	r0, r6
 801338e:	9a05      	ldr	r2, [sp, #20]
 8013390:	f7fe f9b4 	bl	80116fc <memchr>
 8013394:	900b      	str	r0, [sp, #44]	; 0x2c
 8013396:	42b8      	cmp	r0, r7
 8013398:	d002      	beq.n	80133a0 <_vfiprintf_r+0x484>
 801339a:	1b83      	subs	r3, r0, r6
 801339c:	9305      	str	r3, [sp, #20]
 801339e:	970b      	str	r7, [sp, #44]	; 0x2c
 80133a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80133a2:	9a05      	ldr	r2, [sp, #20]
 80133a4:	930a      	str	r3, [sp, #40]	; 0x28
 80133a6:	4293      	cmp	r3, r2
 80133a8:	da00      	bge.n	80133ac <_vfiprintf_r+0x490>
 80133aa:	920a      	str	r2, [sp, #40]	; 0x28
 80133ac:	ab12      	add	r3, sp, #72	; 0x48
 80133ae:	3303      	adds	r3, #3
 80133b0:	781b      	ldrb	r3, [r3, #0]
 80133b2:	1e5a      	subs	r2, r3, #1
 80133b4:	4193      	sbcs	r3, r2
 80133b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80133b8:	18d3      	adds	r3, r2, r3
 80133ba:	930a      	str	r3, [sp, #40]	; 0x28
 80133bc:	0022      	movs	r2, r4
 80133be:	2302      	movs	r3, #2
 80133c0:	401a      	ands	r2, r3
 80133c2:	9210      	str	r2, [sp, #64]	; 0x40
 80133c4:	421c      	tst	r4, r3
 80133c6:	d002      	beq.n	80133ce <_vfiprintf_r+0x4b2>
 80133c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133ca:	3302      	adds	r3, #2
 80133cc:	930a      	str	r3, [sp, #40]	; 0x28
 80133ce:	2384      	movs	r3, #132	; 0x84
 80133d0:	0022      	movs	r2, r4
 80133d2:	401a      	ands	r2, r3
 80133d4:	9211      	str	r2, [sp, #68]	; 0x44
 80133d6:	421c      	tst	r4, r3
 80133d8:	d11e      	bne.n	8013418 <_vfiprintf_r+0x4fc>
 80133da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80133dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80133de:	1a9f      	subs	r7, r3, r2
 80133e0:	2f00      	cmp	r7, #0
 80133e2:	dd19      	ble.n	8013418 <_vfiprintf_r+0x4fc>
 80133e4:	0029      	movs	r1, r5
 80133e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80133e8:	489a      	ldr	r0, [pc, #616]	; (8013654 <_vfiprintf_r+0x738>)
 80133ea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80133ec:	3301      	adds	r3, #1
 80133ee:	3108      	adds	r1, #8
 80133f0:	6028      	str	r0, [r5, #0]
 80133f2:	2f10      	cmp	r7, #16
 80133f4:	dd00      	ble.n	80133f8 <_vfiprintf_r+0x4dc>
 80133f6:	e1a7      	b.n	8013748 <_vfiprintf_r+0x82c>
 80133f8:	606f      	str	r7, [r5, #4]
 80133fa:	18bf      	adds	r7, r7, r2
 80133fc:	000d      	movs	r5, r1
 80133fe:	9716      	str	r7, [sp, #88]	; 0x58
 8013400:	9315      	str	r3, [sp, #84]	; 0x54
 8013402:	2b07      	cmp	r3, #7
 8013404:	dd08      	ble.n	8013418 <_vfiprintf_r+0x4fc>
 8013406:	9903      	ldr	r1, [sp, #12]
 8013408:	9806      	ldr	r0, [sp, #24]
 801340a:	aa14      	add	r2, sp, #80	; 0x50
 801340c:	f7ff fd51 	bl	8012eb2 <__sprint_r>
 8013410:	2800      	cmp	r0, #0
 8013412:	d000      	beq.n	8013416 <_vfiprintf_r+0x4fa>
 8013414:	e1eb      	b.n	80137ee <_vfiprintf_r+0x8d2>
 8013416:	ad17      	add	r5, sp, #92	; 0x5c
 8013418:	a912      	add	r1, sp, #72	; 0x48
 801341a:	78c8      	ldrb	r0, [r1, #3]
 801341c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801341e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013420:	3103      	adds	r1, #3
 8013422:	2800      	cmp	r0, #0
 8013424:	d012      	beq.n	801344c <_vfiprintf_r+0x530>
 8013426:	6029      	str	r1, [r5, #0]
 8013428:	2101      	movs	r1, #1
 801342a:	3301      	adds	r3, #1
 801342c:	1852      	adds	r2, r2, r1
 801342e:	6069      	str	r1, [r5, #4]
 8013430:	9216      	str	r2, [sp, #88]	; 0x58
 8013432:	9315      	str	r3, [sp, #84]	; 0x54
 8013434:	3508      	adds	r5, #8
 8013436:	2b07      	cmp	r3, #7
 8013438:	dd08      	ble.n	801344c <_vfiprintf_r+0x530>
 801343a:	9903      	ldr	r1, [sp, #12]
 801343c:	9806      	ldr	r0, [sp, #24]
 801343e:	aa14      	add	r2, sp, #80	; 0x50
 8013440:	f7ff fd37 	bl	8012eb2 <__sprint_r>
 8013444:	2800      	cmp	r0, #0
 8013446:	d000      	beq.n	801344a <_vfiprintf_r+0x52e>
 8013448:	e1d1      	b.n	80137ee <_vfiprintf_r+0x8d2>
 801344a:	ad17      	add	r5, sp, #92	; 0x5c
 801344c:	9910      	ldr	r1, [sp, #64]	; 0x40
 801344e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013450:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013452:	2900      	cmp	r1, #0
 8013454:	d013      	beq.n	801347e <_vfiprintf_r+0x562>
 8013456:	a913      	add	r1, sp, #76	; 0x4c
 8013458:	6029      	str	r1, [r5, #0]
 801345a:	2102      	movs	r1, #2
 801345c:	3301      	adds	r3, #1
 801345e:	1852      	adds	r2, r2, r1
 8013460:	6069      	str	r1, [r5, #4]
 8013462:	9216      	str	r2, [sp, #88]	; 0x58
 8013464:	9315      	str	r3, [sp, #84]	; 0x54
 8013466:	3508      	adds	r5, #8
 8013468:	2b07      	cmp	r3, #7
 801346a:	dd08      	ble.n	801347e <_vfiprintf_r+0x562>
 801346c:	9903      	ldr	r1, [sp, #12]
 801346e:	9806      	ldr	r0, [sp, #24]
 8013470:	aa14      	add	r2, sp, #80	; 0x50
 8013472:	f7ff fd1e 	bl	8012eb2 <__sprint_r>
 8013476:	2800      	cmp	r0, #0
 8013478:	d000      	beq.n	801347c <_vfiprintf_r+0x560>
 801347a:	e1b8      	b.n	80137ee <_vfiprintf_r+0x8d2>
 801347c:	ad17      	add	r5, sp, #92	; 0x5c
 801347e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013480:	2b80      	cmp	r3, #128	; 0x80
 8013482:	d11e      	bne.n	80134c2 <_vfiprintf_r+0x5a6>
 8013484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013486:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013488:	1a9f      	subs	r7, r3, r2
 801348a:	2f00      	cmp	r7, #0
 801348c:	dd19      	ble.n	80134c2 <_vfiprintf_r+0x5a6>
 801348e:	0029      	movs	r1, r5
 8013490:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013492:	4871      	ldr	r0, [pc, #452]	; (8013658 <_vfiprintf_r+0x73c>)
 8013494:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013496:	3301      	adds	r3, #1
 8013498:	3108      	adds	r1, #8
 801349a:	6028      	str	r0, [r5, #0]
 801349c:	2f10      	cmp	r7, #16
 801349e:	dd00      	ble.n	80134a2 <_vfiprintf_r+0x586>
 80134a0:	e164      	b.n	801376c <_vfiprintf_r+0x850>
 80134a2:	606f      	str	r7, [r5, #4]
 80134a4:	18bf      	adds	r7, r7, r2
 80134a6:	000d      	movs	r5, r1
 80134a8:	9716      	str	r7, [sp, #88]	; 0x58
 80134aa:	9315      	str	r3, [sp, #84]	; 0x54
 80134ac:	2b07      	cmp	r3, #7
 80134ae:	dd08      	ble.n	80134c2 <_vfiprintf_r+0x5a6>
 80134b0:	9903      	ldr	r1, [sp, #12]
 80134b2:	9806      	ldr	r0, [sp, #24]
 80134b4:	aa14      	add	r2, sp, #80	; 0x50
 80134b6:	f7ff fcfc 	bl	8012eb2 <__sprint_r>
 80134ba:	2800      	cmp	r0, #0
 80134bc:	d000      	beq.n	80134c0 <_vfiprintf_r+0x5a4>
 80134be:	e196      	b.n	80137ee <_vfiprintf_r+0x8d2>
 80134c0:	ad17      	add	r5, sp, #92	; 0x5c
 80134c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80134c4:	9a05      	ldr	r2, [sp, #20]
 80134c6:	1a9f      	subs	r7, r3, r2
 80134c8:	2f00      	cmp	r7, #0
 80134ca:	dd19      	ble.n	8013500 <_vfiprintf_r+0x5e4>
 80134cc:	0029      	movs	r1, r5
 80134ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80134d0:	4861      	ldr	r0, [pc, #388]	; (8013658 <_vfiprintf_r+0x73c>)
 80134d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80134d4:	3301      	adds	r3, #1
 80134d6:	3108      	adds	r1, #8
 80134d8:	6028      	str	r0, [r5, #0]
 80134da:	2f10      	cmp	r7, #16
 80134dc:	dd00      	ble.n	80134e0 <_vfiprintf_r+0x5c4>
 80134de:	e157      	b.n	8013790 <_vfiprintf_r+0x874>
 80134e0:	606f      	str	r7, [r5, #4]
 80134e2:	18bf      	adds	r7, r7, r2
 80134e4:	000d      	movs	r5, r1
 80134e6:	9716      	str	r7, [sp, #88]	; 0x58
 80134e8:	9315      	str	r3, [sp, #84]	; 0x54
 80134ea:	2b07      	cmp	r3, #7
 80134ec:	dd08      	ble.n	8013500 <_vfiprintf_r+0x5e4>
 80134ee:	9903      	ldr	r1, [sp, #12]
 80134f0:	9806      	ldr	r0, [sp, #24]
 80134f2:	aa14      	add	r2, sp, #80	; 0x50
 80134f4:	f7ff fcdd 	bl	8012eb2 <__sprint_r>
 80134f8:	2800      	cmp	r0, #0
 80134fa:	d000      	beq.n	80134fe <_vfiprintf_r+0x5e2>
 80134fc:	e177      	b.n	80137ee <_vfiprintf_r+0x8d2>
 80134fe:	ad17      	add	r5, sp, #92	; 0x5c
 8013500:	9b05      	ldr	r3, [sp, #20]
 8013502:	9a05      	ldr	r2, [sp, #20]
 8013504:	606b      	str	r3, [r5, #4]
 8013506:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013508:	602e      	str	r6, [r5, #0]
 801350a:	189b      	adds	r3, r3, r2
 801350c:	9316      	str	r3, [sp, #88]	; 0x58
 801350e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013510:	3508      	adds	r5, #8
 8013512:	3301      	adds	r3, #1
 8013514:	9315      	str	r3, [sp, #84]	; 0x54
 8013516:	2b07      	cmp	r3, #7
 8013518:	dd08      	ble.n	801352c <_vfiprintf_r+0x610>
 801351a:	9903      	ldr	r1, [sp, #12]
 801351c:	9806      	ldr	r0, [sp, #24]
 801351e:	aa14      	add	r2, sp, #80	; 0x50
 8013520:	f7ff fcc7 	bl	8012eb2 <__sprint_r>
 8013524:	2800      	cmp	r0, #0
 8013526:	d000      	beq.n	801352a <_vfiprintf_r+0x60e>
 8013528:	e161      	b.n	80137ee <_vfiprintf_r+0x8d2>
 801352a:	ad17      	add	r5, sp, #92	; 0x5c
 801352c:	0764      	lsls	r4, r4, #29
 801352e:	d500      	bpl.n	8013532 <_vfiprintf_r+0x616>
 8013530:	e140      	b.n	80137b4 <_vfiprintf_r+0x898>
 8013532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013534:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013536:	4293      	cmp	r3, r2
 8013538:	da00      	bge.n	801353c <_vfiprintf_r+0x620>
 801353a:	0013      	movs	r3, r2
 801353c:	9a08      	ldr	r2, [sp, #32]
 801353e:	18d3      	adds	r3, r2, r3
 8013540:	9308      	str	r3, [sp, #32]
 8013542:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013544:	2b00      	cmp	r3, #0
 8013546:	d007      	beq.n	8013558 <_vfiprintf_r+0x63c>
 8013548:	9903      	ldr	r1, [sp, #12]
 801354a:	9806      	ldr	r0, [sp, #24]
 801354c:	aa14      	add	r2, sp, #80	; 0x50
 801354e:	f7ff fcb0 	bl	8012eb2 <__sprint_r>
 8013552:	2800      	cmp	r0, #0
 8013554:	d000      	beq.n	8013558 <_vfiprintf_r+0x63c>
 8013556:	e14a      	b.n	80137ee <_vfiprintf_r+0x8d2>
 8013558:	2300      	movs	r3, #0
 801355a:	ad17      	add	r5, sp, #92	; 0x5c
 801355c:	9315      	str	r3, [sp, #84]	; 0x54
 801355e:	e6b7      	b.n	80132d0 <_vfiprintf_r+0x3b4>
 8013560:	0030      	movs	r0, r6
 8013562:	f7ec fdcf 	bl	8000104 <strlen>
 8013566:	9005      	str	r0, [sp, #20]
 8013568:	e719      	b.n	801339e <_vfiprintf_r+0x482>
 801356a:	2310      	movs	r3, #16
 801356c:	431c      	orrs	r4, r3
 801356e:	2320      	movs	r3, #32
 8013570:	0020      	movs	r0, r4
 8013572:	4018      	ands	r0, r3
 8013574:	421c      	tst	r4, r3
 8013576:	d009      	beq.n	801358c <_vfiprintf_r+0x670>
 8013578:	3b19      	subs	r3, #25
 801357a:	3707      	adds	r7, #7
 801357c:	439f      	bics	r7, r3
 801357e:	0039      	movs	r1, r7
 8013580:	c90c      	ldmia	r1!, {r2, r3}
 8013582:	9200      	str	r2, [sp, #0]
 8013584:	9301      	str	r3, [sp, #4]
 8013586:	9104      	str	r1, [sp, #16]
 8013588:	2301      	movs	r3, #1
 801358a:	e6c7      	b.n	801331c <_vfiprintf_r+0x400>
 801358c:	003b      	movs	r3, r7
 801358e:	cb04      	ldmia	r3!, {r2}
 8013590:	0021      	movs	r1, r4
 8013592:	9304      	str	r3, [sp, #16]
 8013594:	2310      	movs	r3, #16
 8013596:	4019      	ands	r1, r3
 8013598:	421c      	tst	r4, r3
 801359a:	d003      	beq.n	80135a4 <_vfiprintf_r+0x688>
 801359c:	9200      	str	r2, [sp, #0]
 801359e:	9001      	str	r0, [sp, #4]
 80135a0:	3b0f      	subs	r3, #15
 80135a2:	e6bb      	b.n	801331c <_vfiprintf_r+0x400>
 80135a4:	2340      	movs	r3, #64	; 0x40
 80135a6:	0020      	movs	r0, r4
 80135a8:	4018      	ands	r0, r3
 80135aa:	421c      	tst	r4, r3
 80135ac:	d003      	beq.n	80135b6 <_vfiprintf_r+0x69a>
 80135ae:	b293      	uxth	r3, r2
 80135b0:	9300      	str	r3, [sp, #0]
 80135b2:	9101      	str	r1, [sp, #4]
 80135b4:	e7e8      	b.n	8013588 <_vfiprintf_r+0x66c>
 80135b6:	2380      	movs	r3, #128	; 0x80
 80135b8:	0021      	movs	r1, r4
 80135ba:	009b      	lsls	r3, r3, #2
 80135bc:	4019      	ands	r1, r3
 80135be:	421c      	tst	r4, r3
 80135c0:	d003      	beq.n	80135ca <_vfiprintf_r+0x6ae>
 80135c2:	b2d3      	uxtb	r3, r2
 80135c4:	9300      	str	r3, [sp, #0]
 80135c6:	9001      	str	r0, [sp, #4]
 80135c8:	e7de      	b.n	8013588 <_vfiprintf_r+0x66c>
 80135ca:	9200      	str	r2, [sp, #0]
 80135cc:	e7f1      	b.n	80135b2 <_vfiprintf_r+0x696>
 80135ce:	4a23      	ldr	r2, [pc, #140]	; (801365c <_vfiprintf_r+0x740>)
 80135d0:	0020      	movs	r0, r4
 80135d2:	920c      	str	r2, [sp, #48]	; 0x30
 80135d4:	2220      	movs	r2, #32
 80135d6:	4010      	ands	r0, r2
 80135d8:	4214      	tst	r4, r2
 80135da:	d019      	beq.n	8013610 <_vfiprintf_r+0x6f4>
 80135dc:	3a19      	subs	r2, #25
 80135de:	3707      	adds	r7, #7
 80135e0:	4397      	bics	r7, r2
 80135e2:	0038      	movs	r0, r7
 80135e4:	c806      	ldmia	r0!, {r1, r2}
 80135e6:	9100      	str	r1, [sp, #0]
 80135e8:	9201      	str	r2, [sp, #4]
 80135ea:	9004      	str	r0, [sp, #16]
 80135ec:	07e2      	lsls	r2, r4, #31
 80135ee:	d509      	bpl.n	8013604 <_vfiprintf_r+0x6e8>
 80135f0:	9a00      	ldr	r2, [sp, #0]
 80135f2:	9901      	ldr	r1, [sp, #4]
 80135f4:	430a      	orrs	r2, r1
 80135f6:	d005      	beq.n	8013604 <_vfiprintf_r+0x6e8>
 80135f8:	aa13      	add	r2, sp, #76	; 0x4c
 80135fa:	2130      	movs	r1, #48	; 0x30
 80135fc:	7053      	strb	r3, [r2, #1]
 80135fe:	2302      	movs	r3, #2
 8013600:	7011      	strb	r1, [r2, #0]
 8013602:	431c      	orrs	r4, r3
 8013604:	4b10      	ldr	r3, [pc, #64]	; (8013648 <_vfiprintf_r+0x72c>)
 8013606:	401c      	ands	r4, r3
 8013608:	2302      	movs	r3, #2
 801360a:	e687      	b.n	801331c <_vfiprintf_r+0x400>
 801360c:	4a10      	ldr	r2, [pc, #64]	; (8013650 <_vfiprintf_r+0x734>)
 801360e:	e7df      	b.n	80135d0 <_vfiprintf_r+0x6b4>
 8013610:	0039      	movs	r1, r7
 8013612:	c904      	ldmia	r1!, {r2}
 8013614:	0026      	movs	r6, r4
 8013616:	9104      	str	r1, [sp, #16]
 8013618:	2110      	movs	r1, #16
 801361a:	400e      	ands	r6, r1
 801361c:	420c      	tst	r4, r1
 801361e:	d002      	beq.n	8013626 <_vfiprintf_r+0x70a>
 8013620:	9200      	str	r2, [sp, #0]
 8013622:	9001      	str	r0, [sp, #4]
 8013624:	e7e2      	b.n	80135ec <_vfiprintf_r+0x6d0>
 8013626:	2140      	movs	r1, #64	; 0x40
 8013628:	0020      	movs	r0, r4
 801362a:	4008      	ands	r0, r1
 801362c:	420c      	tst	r4, r1
 801362e:	d003      	beq.n	8013638 <_vfiprintf_r+0x71c>
 8013630:	b292      	uxth	r2, r2
 8013632:	9200      	str	r2, [sp, #0]
 8013634:	9601      	str	r6, [sp, #4]
 8013636:	e7d9      	b.n	80135ec <_vfiprintf_r+0x6d0>
 8013638:	2180      	movs	r1, #128	; 0x80
 801363a:	0026      	movs	r6, r4
 801363c:	0089      	lsls	r1, r1, #2
 801363e:	400e      	ands	r6, r1
 8013640:	420c      	tst	r4, r1
 8013642:	d0f6      	beq.n	8013632 <_vfiprintf_r+0x716>
 8013644:	b2d2      	uxtb	r2, r2
 8013646:	e7eb      	b.n	8013620 <_vfiprintf_r+0x704>
 8013648:	fffffbff 	.word	0xfffffbff
 801364c:	00007830 	.word	0x00007830
 8013650:	0801613c 	.word	0x0801613c
 8013654:	08016249 	.word	0x08016249
 8013658:	08016259 	.word	0x08016259
 801365c:	0801614d 	.word	0x0801614d
 8013660:	9b01      	ldr	r3, [sp, #4]
 8013662:	2b00      	cmp	r3, #0
 8013664:	d109      	bne.n	801367a <_vfiprintf_r+0x75e>
 8013666:	9b00      	ldr	r3, [sp, #0]
 8013668:	2b09      	cmp	r3, #9
 801366a:	d806      	bhi.n	801367a <_vfiprintf_r+0x75e>
 801366c:	26b7      	movs	r6, #183	; 0xb7
 801366e:	ab12      	add	r3, sp, #72	; 0x48
 8013670:	18f6      	adds	r6, r6, r3
 8013672:	9b00      	ldr	r3, [sp, #0]
 8013674:	3330      	adds	r3, #48	; 0x30
 8013676:	7033      	strb	r3, [r6, #0]
 8013678:	e115      	b.n	80138a6 <_vfiprintf_r+0x98a>
 801367a:	2380      	movs	r3, #128	; 0x80
 801367c:	2400      	movs	r4, #0
 801367e:	00db      	lsls	r3, r3, #3
 8013680:	403b      	ands	r3, r7
 8013682:	ae40      	add	r6, sp, #256	; 0x100
 8013684:	930a      	str	r3, [sp, #40]	; 0x28
 8013686:	220a      	movs	r2, #10
 8013688:	9800      	ldr	r0, [sp, #0]
 801368a:	9901      	ldr	r1, [sp, #4]
 801368c:	2300      	movs	r3, #0
 801368e:	f7ec ff09 	bl	80004a4 <__aeabi_uldivmod>
 8013692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013694:	3e01      	subs	r6, #1
 8013696:	3230      	adds	r2, #48	; 0x30
 8013698:	900b      	str	r0, [sp, #44]	; 0x2c
 801369a:	9110      	str	r1, [sp, #64]	; 0x40
 801369c:	7032      	strb	r2, [r6, #0]
 801369e:	3401      	adds	r4, #1
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d01a      	beq.n	80136da <_vfiprintf_r+0x7be>
 80136a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80136a6:	781b      	ldrb	r3, [r3, #0]
 80136a8:	42a3      	cmp	r3, r4
 80136aa:	d116      	bne.n	80136da <_vfiprintf_r+0x7be>
 80136ac:	2cff      	cmp	r4, #255	; 0xff
 80136ae:	d014      	beq.n	80136da <_vfiprintf_r+0x7be>
 80136b0:	9b01      	ldr	r3, [sp, #4]
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d102      	bne.n	80136bc <_vfiprintf_r+0x7a0>
 80136b6:	9b00      	ldr	r3, [sp, #0]
 80136b8:	2b09      	cmp	r3, #9
 80136ba:	d90e      	bls.n	80136da <_vfiprintf_r+0x7be>
 80136bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80136be:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80136c0:	1af6      	subs	r6, r6, r3
 80136c2:	001a      	movs	r2, r3
 80136c4:	0030      	movs	r0, r6
 80136c6:	f7fa f832 	bl	800d72e <strncpy>
 80136ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80136cc:	2400      	movs	r4, #0
 80136ce:	785b      	ldrb	r3, [r3, #1]
 80136d0:	1e5a      	subs	r2, r3, #1
 80136d2:	4193      	sbcs	r3, r2
 80136d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80136d6:	18d3      	adds	r3, r2, r3
 80136d8:	930d      	str	r3, [sp, #52]	; 0x34
 80136da:	9b01      	ldr	r3, [sp, #4]
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d103      	bne.n	80136e8 <_vfiprintf_r+0x7cc>
 80136e0:	9b00      	ldr	r3, [sp, #0]
 80136e2:	2b09      	cmp	r3, #9
 80136e4:	d800      	bhi.n	80136e8 <_vfiprintf_r+0x7cc>
 80136e6:	e0de      	b.n	80138a6 <_vfiprintf_r+0x98a>
 80136e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80136ea:	9300      	str	r3, [sp, #0]
 80136ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80136ee:	9301      	str	r3, [sp, #4]
 80136f0:	e7c9      	b.n	8013686 <_vfiprintf_r+0x76a>
 80136f2:	200f      	movs	r0, #15
 80136f4:	9b00      	ldr	r3, [sp, #0]
 80136f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80136f8:	4003      	ands	r3, r0
 80136fa:	5cd3      	ldrb	r3, [r2, r3]
 80136fc:	3e01      	subs	r6, #1
 80136fe:	7033      	strb	r3, [r6, #0]
 8013700:	9b01      	ldr	r3, [sp, #4]
 8013702:	0719      	lsls	r1, r3, #28
 8013704:	9b00      	ldr	r3, [sp, #0]
 8013706:	091a      	lsrs	r2, r3, #4
 8013708:	9b01      	ldr	r3, [sp, #4]
 801370a:	4311      	orrs	r1, r2
 801370c:	091b      	lsrs	r3, r3, #4
 801370e:	9301      	str	r3, [sp, #4]
 8013710:	000b      	movs	r3, r1
 8013712:	9a01      	ldr	r2, [sp, #4]
 8013714:	9100      	str	r1, [sp, #0]
 8013716:	4313      	orrs	r3, r2
 8013718:	d1ec      	bne.n	80136f4 <_vfiprintf_r+0x7d8>
 801371a:	e0c4      	b.n	80138a6 <_vfiprintf_r+0x98a>
 801371c:	ae40      	add	r6, sp, #256	; 0x100
 801371e:	2b00      	cmp	r3, #0
 8013720:	d000      	beq.n	8013724 <_vfiprintf_r+0x808>
 8013722:	e0c0      	b.n	80138a6 <_vfiprintf_r+0x98a>
 8013724:	07e4      	lsls	r4, r4, #31
 8013726:	d400      	bmi.n	801372a <_vfiprintf_r+0x80e>
 8013728:	e0bd      	b.n	80138a6 <_vfiprintf_r+0x98a>
 801372a:	26b7      	movs	r6, #183	; 0xb7
 801372c:	ab12      	add	r3, sp, #72	; 0x48
 801372e:	18f6      	adds	r6, r6, r3
 8013730:	2330      	movs	r3, #48	; 0x30
 8013732:	e7a0      	b.n	8013676 <_vfiprintf_r+0x75a>
 8013734:	2b00      	cmp	r3, #0
 8013736:	d100      	bne.n	801373a <_vfiprintf_r+0x81e>
 8013738:	e07e      	b.n	8013838 <_vfiprintf_r+0x91c>
 801373a:	ae27      	add	r6, sp, #156	; 0x9c
 801373c:	7033      	strb	r3, [r6, #0]
 801373e:	2300      	movs	r3, #0
 8013740:	aa12      	add	r2, sp, #72	; 0x48
 8013742:	70d3      	strb	r3, [r2, #3]
 8013744:	9704      	str	r7, [sp, #16]
 8013746:	e576      	b.n	8013236 <_vfiprintf_r+0x31a>
 8013748:	2010      	movs	r0, #16
 801374a:	1812      	adds	r2, r2, r0
 801374c:	6068      	str	r0, [r5, #4]
 801374e:	9216      	str	r2, [sp, #88]	; 0x58
 8013750:	9315      	str	r3, [sp, #84]	; 0x54
 8013752:	2b07      	cmp	r3, #7
 8013754:	dd07      	ble.n	8013766 <_vfiprintf_r+0x84a>
 8013756:	9903      	ldr	r1, [sp, #12]
 8013758:	9806      	ldr	r0, [sp, #24]
 801375a:	aa14      	add	r2, sp, #80	; 0x50
 801375c:	f7ff fba9 	bl	8012eb2 <__sprint_r>
 8013760:	2800      	cmp	r0, #0
 8013762:	d144      	bne.n	80137ee <_vfiprintf_r+0x8d2>
 8013764:	a917      	add	r1, sp, #92	; 0x5c
 8013766:	000d      	movs	r5, r1
 8013768:	3f10      	subs	r7, #16
 801376a:	e63b      	b.n	80133e4 <_vfiprintf_r+0x4c8>
 801376c:	2010      	movs	r0, #16
 801376e:	1812      	adds	r2, r2, r0
 8013770:	6068      	str	r0, [r5, #4]
 8013772:	9216      	str	r2, [sp, #88]	; 0x58
 8013774:	9315      	str	r3, [sp, #84]	; 0x54
 8013776:	2b07      	cmp	r3, #7
 8013778:	dd07      	ble.n	801378a <_vfiprintf_r+0x86e>
 801377a:	9903      	ldr	r1, [sp, #12]
 801377c:	9806      	ldr	r0, [sp, #24]
 801377e:	aa14      	add	r2, sp, #80	; 0x50
 8013780:	f7ff fb97 	bl	8012eb2 <__sprint_r>
 8013784:	2800      	cmp	r0, #0
 8013786:	d132      	bne.n	80137ee <_vfiprintf_r+0x8d2>
 8013788:	a917      	add	r1, sp, #92	; 0x5c
 801378a:	000d      	movs	r5, r1
 801378c:	3f10      	subs	r7, #16
 801378e:	e67e      	b.n	801348e <_vfiprintf_r+0x572>
 8013790:	2010      	movs	r0, #16
 8013792:	1812      	adds	r2, r2, r0
 8013794:	6068      	str	r0, [r5, #4]
 8013796:	9216      	str	r2, [sp, #88]	; 0x58
 8013798:	9315      	str	r3, [sp, #84]	; 0x54
 801379a:	2b07      	cmp	r3, #7
 801379c:	dd07      	ble.n	80137ae <_vfiprintf_r+0x892>
 801379e:	9903      	ldr	r1, [sp, #12]
 80137a0:	9806      	ldr	r0, [sp, #24]
 80137a2:	aa14      	add	r2, sp, #80	; 0x50
 80137a4:	f7ff fb85 	bl	8012eb2 <__sprint_r>
 80137a8:	2800      	cmp	r0, #0
 80137aa:	d120      	bne.n	80137ee <_vfiprintf_r+0x8d2>
 80137ac:	a917      	add	r1, sp, #92	; 0x5c
 80137ae:	000d      	movs	r5, r1
 80137b0:	3f10      	subs	r7, #16
 80137b2:	e68b      	b.n	80134cc <_vfiprintf_r+0x5b0>
 80137b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80137b8:	2610      	movs	r6, #16
 80137ba:	1a9c      	subs	r4, r3, r2
 80137bc:	2c00      	cmp	r4, #0
 80137be:	dc00      	bgt.n	80137c2 <_vfiprintf_r+0x8a6>
 80137c0:	e6b7      	b.n	8013532 <_vfiprintf_r+0x616>
 80137c2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80137c4:	4a3b      	ldr	r2, [pc, #236]	; (80138b4 <_vfiprintf_r+0x998>)
 80137c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80137c8:	3101      	adds	r1, #1
 80137ca:	602a      	str	r2, [r5, #0]
 80137cc:	2c10      	cmp	r4, #16
 80137ce:	dc22      	bgt.n	8013816 <_vfiprintf_r+0x8fa>
 80137d0:	606c      	str	r4, [r5, #4]
 80137d2:	18e4      	adds	r4, r4, r3
 80137d4:	9416      	str	r4, [sp, #88]	; 0x58
 80137d6:	9115      	str	r1, [sp, #84]	; 0x54
 80137d8:	2907      	cmp	r1, #7
 80137da:	dc00      	bgt.n	80137de <_vfiprintf_r+0x8c2>
 80137dc:	e6a9      	b.n	8013532 <_vfiprintf_r+0x616>
 80137de:	9903      	ldr	r1, [sp, #12]
 80137e0:	9806      	ldr	r0, [sp, #24]
 80137e2:	aa14      	add	r2, sp, #80	; 0x50
 80137e4:	f7ff fb65 	bl	8012eb2 <__sprint_r>
 80137e8:	2800      	cmp	r0, #0
 80137ea:	d100      	bne.n	80137ee <_vfiprintf_r+0x8d2>
 80137ec:	e6a1      	b.n	8013532 <_vfiprintf_r+0x616>
 80137ee:	9b03      	ldr	r3, [sp, #12]
 80137f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80137f2:	07db      	lsls	r3, r3, #31
 80137f4:	d407      	bmi.n	8013806 <_vfiprintf_r+0x8ea>
 80137f6:	9b03      	ldr	r3, [sp, #12]
 80137f8:	899b      	ldrh	r3, [r3, #12]
 80137fa:	059b      	lsls	r3, r3, #22
 80137fc:	d403      	bmi.n	8013806 <_vfiprintf_r+0x8ea>
 80137fe:	9b03      	ldr	r3, [sp, #12]
 8013800:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8013802:	f7fa f88e 	bl	800d922 <__retarget_lock_release_recursive>
 8013806:	9b03      	ldr	r3, [sp, #12]
 8013808:	899b      	ldrh	r3, [r3, #12]
 801380a:	065b      	lsls	r3, r3, #25
 801380c:	d401      	bmi.n	8013812 <_vfiprintf_r+0x8f6>
 801380e:	f7ff fbc3 	bl	8012f98 <_vfiprintf_r+0x7c>
 8013812:	f7ff fbbe 	bl	8012f92 <_vfiprintf_r+0x76>
 8013816:	3310      	adds	r3, #16
 8013818:	606e      	str	r6, [r5, #4]
 801381a:	9316      	str	r3, [sp, #88]	; 0x58
 801381c:	9115      	str	r1, [sp, #84]	; 0x54
 801381e:	3508      	adds	r5, #8
 8013820:	2907      	cmp	r1, #7
 8013822:	dd07      	ble.n	8013834 <_vfiprintf_r+0x918>
 8013824:	9903      	ldr	r1, [sp, #12]
 8013826:	9806      	ldr	r0, [sp, #24]
 8013828:	aa14      	add	r2, sp, #80	; 0x50
 801382a:	f7ff fb42 	bl	8012eb2 <__sprint_r>
 801382e:	2800      	cmp	r0, #0
 8013830:	d1dd      	bne.n	80137ee <_vfiprintf_r+0x8d2>
 8013832:	ad17      	add	r5, sp, #92	; 0x5c
 8013834:	3c10      	subs	r4, #16
 8013836:	e7c4      	b.n	80137c2 <_vfiprintf_r+0x8a6>
 8013838:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801383a:	2b00      	cmp	r3, #0
 801383c:	d102      	bne.n	8013844 <_vfiprintf_r+0x928>
 801383e:	2300      	movs	r3, #0
 8013840:	9315      	str	r3, [sp, #84]	; 0x54
 8013842:	e7d4      	b.n	80137ee <_vfiprintf_r+0x8d2>
 8013844:	9903      	ldr	r1, [sp, #12]
 8013846:	9806      	ldr	r0, [sp, #24]
 8013848:	aa14      	add	r2, sp, #80	; 0x50
 801384a:	f7ff fb32 	bl	8012eb2 <__sprint_r>
 801384e:	2800      	cmp	r0, #0
 8013850:	d0f5      	beq.n	801383e <_vfiprintf_r+0x922>
 8013852:	e7cc      	b.n	80137ee <_vfiprintf_r+0x8d2>
 8013854:	0027      	movs	r7, r4
 8013856:	2a00      	cmp	r2, #0
 8013858:	d100      	bne.n	801385c <_vfiprintf_r+0x940>
 801385a:	e51b      	b.n	8013294 <_vfiprintf_r+0x378>
 801385c:	2b01      	cmp	r3, #1
 801385e:	d100      	bne.n	8013862 <_vfiprintf_r+0x946>
 8013860:	e6fe      	b.n	8013660 <_vfiprintf_r+0x744>
 8013862:	ae40      	add	r6, sp, #256	; 0x100
 8013864:	2b02      	cmp	r3, #2
 8013866:	d100      	bne.n	801386a <_vfiprintf_r+0x94e>
 8013868:	e743      	b.n	80136f2 <_vfiprintf_r+0x7d6>
 801386a:	2307      	movs	r3, #7
 801386c:	469c      	mov	ip, r3
 801386e:	4663      	mov	r3, ip
 8013870:	9900      	ldr	r1, [sp, #0]
 8013872:	0032      	movs	r2, r6
 8013874:	400b      	ands	r3, r1
 8013876:	9901      	ldr	r1, [sp, #4]
 8013878:	3e01      	subs	r6, #1
 801387a:	074c      	lsls	r4, r1, #29
 801387c:	9900      	ldr	r1, [sp, #0]
 801387e:	3330      	adds	r3, #48	; 0x30
 8013880:	08c8      	lsrs	r0, r1, #3
 8013882:	9901      	ldr	r1, [sp, #4]
 8013884:	4304      	orrs	r4, r0
 8013886:	08c9      	lsrs	r1, r1, #3
 8013888:	9101      	str	r1, [sp, #4]
 801388a:	0021      	movs	r1, r4
 801388c:	9801      	ldr	r0, [sp, #4]
 801388e:	7033      	strb	r3, [r6, #0]
 8013890:	9400      	str	r4, [sp, #0]
 8013892:	4301      	orrs	r1, r0
 8013894:	d1eb      	bne.n	801386e <_vfiprintf_r+0x952>
 8013896:	07f9      	lsls	r1, r7, #31
 8013898:	d505      	bpl.n	80138a6 <_vfiprintf_r+0x98a>
 801389a:	2b30      	cmp	r3, #48	; 0x30
 801389c:	d003      	beq.n	80138a6 <_vfiprintf_r+0x98a>
 801389e:	2330      	movs	r3, #48	; 0x30
 80138a0:	3e01      	subs	r6, #1
 80138a2:	7033      	strb	r3, [r6, #0]
 80138a4:	1e96      	subs	r6, r2, #2
 80138a6:	9b05      	ldr	r3, [sp, #20]
 80138a8:	003c      	movs	r4, r7
 80138aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80138ac:	ab40      	add	r3, sp, #256	; 0x100
 80138ae:	1b9b      	subs	r3, r3, r6
 80138b0:	9305      	str	r3, [sp, #20]
 80138b2:	e575      	b.n	80133a0 <_vfiprintf_r+0x484>
 80138b4:	08016249 	.word	0x08016249

080138b8 <__sbprintf>:
 80138b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80138ba:	0015      	movs	r5, r2
 80138bc:	2202      	movs	r2, #2
 80138be:	4c1e      	ldr	r4, [pc, #120]	; (8013938 <__sbprintf+0x80>)
 80138c0:	001f      	movs	r7, r3
 80138c2:	898b      	ldrh	r3, [r1, #12]
 80138c4:	44a5      	add	sp, r4
 80138c6:	4393      	bics	r3, r2
 80138c8:	466a      	mov	r2, sp
 80138ca:	8193      	strh	r3, [r2, #12]
 80138cc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80138ce:	0006      	movs	r6, r0
 80138d0:	9319      	str	r3, [sp, #100]	; 0x64
 80138d2:	89cb      	ldrh	r3, [r1, #14]
 80138d4:	a816      	add	r0, sp, #88	; 0x58
 80138d6:	81d3      	strh	r3, [r2, #14]
 80138d8:	69cb      	ldr	r3, [r1, #28]
 80138da:	000c      	movs	r4, r1
 80138dc:	9307      	str	r3, [sp, #28]
 80138de:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80138e0:	9309      	str	r3, [sp, #36]	; 0x24
 80138e2:	ab1a      	add	r3, sp, #104	; 0x68
 80138e4:	9300      	str	r3, [sp, #0]
 80138e6:	9304      	str	r3, [sp, #16]
 80138e8:	2380      	movs	r3, #128	; 0x80
 80138ea:	00db      	lsls	r3, r3, #3
 80138ec:	9302      	str	r3, [sp, #8]
 80138ee:	9305      	str	r3, [sp, #20]
 80138f0:	2300      	movs	r3, #0
 80138f2:	9306      	str	r3, [sp, #24]
 80138f4:	f7fa f812 	bl	800d91c <__retarget_lock_init_recursive>
 80138f8:	002a      	movs	r2, r5
 80138fa:	003b      	movs	r3, r7
 80138fc:	4669      	mov	r1, sp
 80138fe:	0030      	movs	r0, r6
 8013900:	f7ff fb0c 	bl	8012f1c <_vfiprintf_r>
 8013904:	1e05      	subs	r5, r0, #0
 8013906:	db07      	blt.n	8013918 <__sbprintf+0x60>
 8013908:	4669      	mov	r1, sp
 801390a:	0030      	movs	r0, r6
 801390c:	f7fd fe7c 	bl	8011608 <_fflush_r>
 8013910:	2800      	cmp	r0, #0
 8013912:	d001      	beq.n	8013918 <__sbprintf+0x60>
 8013914:	2501      	movs	r5, #1
 8013916:	426d      	negs	r5, r5
 8013918:	466b      	mov	r3, sp
 801391a:	899a      	ldrh	r2, [r3, #12]
 801391c:	2340      	movs	r3, #64	; 0x40
 801391e:	421a      	tst	r2, r3
 8013920:	d002      	beq.n	8013928 <__sbprintf+0x70>
 8013922:	89a2      	ldrh	r2, [r4, #12]
 8013924:	4313      	orrs	r3, r2
 8013926:	81a3      	strh	r3, [r4, #12]
 8013928:	9816      	ldr	r0, [sp, #88]	; 0x58
 801392a:	f7f9 fff8 	bl	800d91e <__retarget_lock_close_recursive>
 801392e:	0028      	movs	r0, r5
 8013930:	4b02      	ldr	r3, [pc, #8]	; (801393c <__sbprintf+0x84>)
 8013932:	449d      	add	sp, r3
 8013934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013936:	46c0      	nop			; (mov r8, r8)
 8013938:	fffffb94 	.word	0xfffffb94
 801393c:	0000046c 	.word	0x0000046c

08013940 <__sfvwrite_r>:
 8013940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013942:	6893      	ldr	r3, [r2, #8]
 8013944:	b087      	sub	sp, #28
 8013946:	000c      	movs	r4, r1
 8013948:	9002      	str	r0, [sp, #8]
 801394a:	9204      	str	r2, [sp, #16]
 801394c:	2b00      	cmp	r3, #0
 801394e:	d102      	bne.n	8013956 <__sfvwrite_r+0x16>
 8013950:	2000      	movs	r0, #0
 8013952:	b007      	add	sp, #28
 8013954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013956:	898b      	ldrh	r3, [r1, #12]
 8013958:	071b      	lsls	r3, r3, #28
 801395a:	d557      	bpl.n	8013a0c <__sfvwrite_r+0xcc>
 801395c:	690b      	ldr	r3, [r1, #16]
 801395e:	2b00      	cmp	r3, #0
 8013960:	d054      	beq.n	8013a0c <__sfvwrite_r+0xcc>
 8013962:	9b04      	ldr	r3, [sp, #16]
 8013964:	2202      	movs	r2, #2
 8013966:	681b      	ldr	r3, [r3, #0]
 8013968:	9301      	str	r3, [sp, #4]
 801396a:	89a3      	ldrh	r3, [r4, #12]
 801396c:	001f      	movs	r7, r3
 801396e:	4017      	ands	r7, r2
 8013970:	4213      	tst	r3, r2
 8013972:	d171      	bne.n	8013a58 <__sfvwrite_r+0x118>
 8013974:	2201      	movs	r2, #1
 8013976:	2101      	movs	r1, #1
 8013978:	401a      	ands	r2, r3
 801397a:	420b      	tst	r3, r1
 801397c:	d100      	bne.n	8013980 <__sfvwrite_r+0x40>
 801397e:	e0a5      	b.n	8013acc <__sfvwrite_r+0x18c>
 8013980:	0038      	movs	r0, r7
 8013982:	003e      	movs	r6, r7
 8013984:	9703      	str	r7, [sp, #12]
 8013986:	9b03      	ldr	r3, [sp, #12]
 8013988:	2b00      	cmp	r3, #0
 801398a:	d100      	bne.n	801398e <__sfvwrite_r+0x4e>
 801398c:	e10b      	b.n	8013ba6 <__sfvwrite_r+0x266>
 801398e:	2800      	cmp	r0, #0
 8013990:	d10a      	bne.n	80139a8 <__sfvwrite_r+0x68>
 8013992:	001a      	movs	r2, r3
 8013994:	210a      	movs	r1, #10
 8013996:	0030      	movs	r0, r6
 8013998:	f7fd feb0 	bl	80116fc <memchr>
 801399c:	9b03      	ldr	r3, [sp, #12]
 801399e:	1c5f      	adds	r7, r3, #1
 80139a0:	2800      	cmp	r0, #0
 80139a2:	d001      	beq.n	80139a8 <__sfvwrite_r+0x68>
 80139a4:	3001      	adds	r0, #1
 80139a6:	1b87      	subs	r7, r0, r6
 80139a8:	9b03      	ldr	r3, [sp, #12]
 80139aa:	9705      	str	r7, [sp, #20]
 80139ac:	429f      	cmp	r7, r3
 80139ae:	d900      	bls.n	80139b2 <__sfvwrite_r+0x72>
 80139b0:	9305      	str	r3, [sp, #20]
 80139b2:	6820      	ldr	r0, [r4, #0]
 80139b4:	6922      	ldr	r2, [r4, #16]
 80139b6:	68a5      	ldr	r5, [r4, #8]
 80139b8:	6963      	ldr	r3, [r4, #20]
 80139ba:	4290      	cmp	r0, r2
 80139bc:	d800      	bhi.n	80139c0 <__sfvwrite_r+0x80>
 80139be:	e0fb      	b.n	8013bb8 <__sfvwrite_r+0x278>
 80139c0:	9a05      	ldr	r2, [sp, #20]
 80139c2:	18ed      	adds	r5, r5, r3
 80139c4:	42aa      	cmp	r2, r5
 80139c6:	dc00      	bgt.n	80139ca <__sfvwrite_r+0x8a>
 80139c8:	e0f6      	b.n	8013bb8 <__sfvwrite_r+0x278>
 80139ca:	0031      	movs	r1, r6
 80139cc:	002a      	movs	r2, r5
 80139ce:	f000 fa1e 	bl	8013e0e <memmove>
 80139d2:	6823      	ldr	r3, [r4, #0]
 80139d4:	0021      	movs	r1, r4
 80139d6:	195b      	adds	r3, r3, r5
 80139d8:	9802      	ldr	r0, [sp, #8]
 80139da:	6023      	str	r3, [r4, #0]
 80139dc:	f7fd fe14 	bl	8011608 <_fflush_r>
 80139e0:	2800      	cmp	r0, #0
 80139e2:	d16e      	bne.n	8013ac2 <__sfvwrite_r+0x182>
 80139e4:	2001      	movs	r0, #1
 80139e6:	1b7f      	subs	r7, r7, r5
 80139e8:	d105      	bne.n	80139f6 <__sfvwrite_r+0xb6>
 80139ea:	0021      	movs	r1, r4
 80139ec:	9802      	ldr	r0, [sp, #8]
 80139ee:	f7fd fe0b 	bl	8011608 <_fflush_r>
 80139f2:	2800      	cmp	r0, #0
 80139f4:	d165      	bne.n	8013ac2 <__sfvwrite_r+0x182>
 80139f6:	9b03      	ldr	r3, [sp, #12]
 80139f8:	9a04      	ldr	r2, [sp, #16]
 80139fa:	1b5b      	subs	r3, r3, r5
 80139fc:	9303      	str	r3, [sp, #12]
 80139fe:	9b04      	ldr	r3, [sp, #16]
 8013a00:	1976      	adds	r6, r6, r5
 8013a02:	689b      	ldr	r3, [r3, #8]
 8013a04:	1b5b      	subs	r3, r3, r5
 8013a06:	6093      	str	r3, [r2, #8]
 8013a08:	d1bd      	bne.n	8013986 <__sfvwrite_r+0x46>
 8013a0a:	e7a1      	b.n	8013950 <__sfvwrite_r+0x10>
 8013a0c:	0021      	movs	r1, r4
 8013a0e:	9802      	ldr	r0, [sp, #8]
 8013a10:	f000 f932 	bl	8013c78 <__swsetup_r>
 8013a14:	2800      	cmp	r0, #0
 8013a16:	d0a4      	beq.n	8013962 <__sfvwrite_r+0x22>
 8013a18:	2001      	movs	r0, #1
 8013a1a:	4240      	negs	r0, r0
 8013a1c:	e799      	b.n	8013952 <__sfvwrite_r+0x12>
 8013a1e:	9b01      	ldr	r3, [sp, #4]
 8013a20:	681e      	ldr	r6, [r3, #0]
 8013a22:	685d      	ldr	r5, [r3, #4]
 8013a24:	3308      	adds	r3, #8
 8013a26:	9301      	str	r3, [sp, #4]
 8013a28:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8013a2a:	69e1      	ldr	r1, [r4, #28]
 8013a2c:	2d00      	cmp	r5, #0
 8013a2e:	d0f6      	beq.n	8013a1e <__sfvwrite_r+0xde>
 8013a30:	4a6e      	ldr	r2, [pc, #440]	; (8013bec <__sfvwrite_r+0x2ac>)
 8013a32:	002b      	movs	r3, r5
 8013a34:	4295      	cmp	r5, r2
 8013a36:	d900      	bls.n	8013a3a <__sfvwrite_r+0xfa>
 8013a38:	0013      	movs	r3, r2
 8013a3a:	0032      	movs	r2, r6
 8013a3c:	9802      	ldr	r0, [sp, #8]
 8013a3e:	47b8      	blx	r7
 8013a40:	2800      	cmp	r0, #0
 8013a42:	dd3e      	ble.n	8013ac2 <__sfvwrite_r+0x182>
 8013a44:	9b04      	ldr	r3, [sp, #16]
 8013a46:	9a04      	ldr	r2, [sp, #16]
 8013a48:	689b      	ldr	r3, [r3, #8]
 8013a4a:	1836      	adds	r6, r6, r0
 8013a4c:	1a1b      	subs	r3, r3, r0
 8013a4e:	1a2d      	subs	r5, r5, r0
 8013a50:	6093      	str	r3, [r2, #8]
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	d1e8      	bne.n	8013a28 <__sfvwrite_r+0xe8>
 8013a56:	e77b      	b.n	8013950 <__sfvwrite_r+0x10>
 8013a58:	2600      	movs	r6, #0
 8013a5a:	0035      	movs	r5, r6
 8013a5c:	e7e4      	b.n	8013a28 <__sfvwrite_r+0xe8>
 8013a5e:	9b01      	ldr	r3, [sp, #4]
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	9303      	str	r3, [sp, #12]
 8013a64:	9b01      	ldr	r3, [sp, #4]
 8013a66:	685d      	ldr	r5, [r3, #4]
 8013a68:	3308      	adds	r3, #8
 8013a6a:	9301      	str	r3, [sp, #4]
 8013a6c:	220c      	movs	r2, #12
 8013a6e:	5ea3      	ldrsh	r3, [r4, r2]
 8013a70:	6820      	ldr	r0, [r4, #0]
 8013a72:	68a6      	ldr	r6, [r4, #8]
 8013a74:	2d00      	cmp	r5, #0
 8013a76:	d0f2      	beq.n	8013a5e <__sfvwrite_r+0x11e>
 8013a78:	2180      	movs	r1, #128	; 0x80
 8013a7a:	0089      	lsls	r1, r1, #2
 8013a7c:	b29a      	uxth	r2, r3
 8013a7e:	420b      	tst	r3, r1
 8013a80:	d062      	beq.n	8013b48 <__sfvwrite_r+0x208>
 8013a82:	42ae      	cmp	r6, r5
 8013a84:	d837      	bhi.n	8013af6 <__sfvwrite_r+0x1b6>
 8013a86:	2390      	movs	r3, #144	; 0x90
 8013a88:	00db      	lsls	r3, r3, #3
 8013a8a:	421a      	tst	r2, r3
 8013a8c:	d033      	beq.n	8013af6 <__sfvwrite_r+0x1b6>
 8013a8e:	6921      	ldr	r1, [r4, #16]
 8013a90:	1a43      	subs	r3, r0, r1
 8013a92:	2003      	movs	r0, #3
 8013a94:	9305      	str	r3, [sp, #20]
 8013a96:	6963      	ldr	r3, [r4, #20]
 8013a98:	4343      	muls	r3, r0
 8013a9a:	0fdf      	lsrs	r7, r3, #31
 8013a9c:	18ff      	adds	r7, r7, r3
 8013a9e:	9b05      	ldr	r3, [sp, #20]
 8013aa0:	107f      	asrs	r7, r7, #1
 8013aa2:	3301      	adds	r3, #1
 8013aa4:	195b      	adds	r3, r3, r5
 8013aa6:	42bb      	cmp	r3, r7
 8013aa8:	d900      	bls.n	8013aac <__sfvwrite_r+0x16c>
 8013aaa:	001f      	movs	r7, r3
 8013aac:	0552      	lsls	r2, r2, #21
 8013aae:	d53c      	bpl.n	8013b2a <__sfvwrite_r+0x1ea>
 8013ab0:	0039      	movs	r1, r7
 8013ab2:	9802      	ldr	r0, [sp, #8]
 8013ab4:	f7f8 fb02 	bl	800c0bc <_malloc_r>
 8013ab8:	1e06      	subs	r6, r0, #0
 8013aba:	d10a      	bne.n	8013ad2 <__sfvwrite_r+0x192>
 8013abc:	230c      	movs	r3, #12
 8013abe:	9a02      	ldr	r2, [sp, #8]
 8013ac0:	6013      	str	r3, [r2, #0]
 8013ac2:	2340      	movs	r3, #64	; 0x40
 8013ac4:	89a2      	ldrh	r2, [r4, #12]
 8013ac6:	4313      	orrs	r3, r2
 8013ac8:	81a3      	strh	r3, [r4, #12]
 8013aca:	e7a5      	b.n	8013a18 <__sfvwrite_r+0xd8>
 8013acc:	0015      	movs	r5, r2
 8013ace:	9203      	str	r2, [sp, #12]
 8013ad0:	e7cc      	b.n	8013a6c <__sfvwrite_r+0x12c>
 8013ad2:	9a05      	ldr	r2, [sp, #20]
 8013ad4:	6921      	ldr	r1, [r4, #16]
 8013ad6:	f7f9 ff30 	bl	800d93a <memcpy>
 8013ada:	89a2      	ldrh	r2, [r4, #12]
 8013adc:	4b44      	ldr	r3, [pc, #272]	; (8013bf0 <__sfvwrite_r+0x2b0>)
 8013ade:	401a      	ands	r2, r3
 8013ae0:	2380      	movs	r3, #128	; 0x80
 8013ae2:	4313      	orrs	r3, r2
 8013ae4:	81a3      	strh	r3, [r4, #12]
 8013ae6:	9b05      	ldr	r3, [sp, #20]
 8013ae8:	6126      	str	r6, [r4, #16]
 8013aea:	18f6      	adds	r6, r6, r3
 8013aec:	6026      	str	r6, [r4, #0]
 8013aee:	002e      	movs	r6, r5
 8013af0:	6167      	str	r7, [r4, #20]
 8013af2:	1aff      	subs	r7, r7, r3
 8013af4:	60a7      	str	r7, [r4, #8]
 8013af6:	002f      	movs	r7, r5
 8013af8:	42ae      	cmp	r6, r5
 8013afa:	d900      	bls.n	8013afe <__sfvwrite_r+0x1be>
 8013afc:	002e      	movs	r6, r5
 8013afe:	0032      	movs	r2, r6
 8013b00:	9903      	ldr	r1, [sp, #12]
 8013b02:	6820      	ldr	r0, [r4, #0]
 8013b04:	f000 f983 	bl	8013e0e <memmove>
 8013b08:	68a3      	ldr	r3, [r4, #8]
 8013b0a:	1b9b      	subs	r3, r3, r6
 8013b0c:	60a3      	str	r3, [r4, #8]
 8013b0e:	6823      	ldr	r3, [r4, #0]
 8013b10:	199b      	adds	r3, r3, r6
 8013b12:	6023      	str	r3, [r4, #0]
 8013b14:	9b03      	ldr	r3, [sp, #12]
 8013b16:	9a04      	ldr	r2, [sp, #16]
 8013b18:	19db      	adds	r3, r3, r7
 8013b1a:	9303      	str	r3, [sp, #12]
 8013b1c:	9b04      	ldr	r3, [sp, #16]
 8013b1e:	1bed      	subs	r5, r5, r7
 8013b20:	689b      	ldr	r3, [r3, #8]
 8013b22:	1bdb      	subs	r3, r3, r7
 8013b24:	6093      	str	r3, [r2, #8]
 8013b26:	d1a1      	bne.n	8013a6c <__sfvwrite_r+0x12c>
 8013b28:	e712      	b.n	8013950 <__sfvwrite_r+0x10>
 8013b2a:	003a      	movs	r2, r7
 8013b2c:	9802      	ldr	r0, [sp, #8]
 8013b2e:	f7fe fd5d 	bl	80125ec <_realloc_r>
 8013b32:	1e06      	subs	r6, r0, #0
 8013b34:	d1d7      	bne.n	8013ae6 <__sfvwrite_r+0x1a6>
 8013b36:	6921      	ldr	r1, [r4, #16]
 8013b38:	9802      	ldr	r0, [sp, #8]
 8013b3a:	f7f9 ff79 	bl	800da30 <_free_r>
 8013b3e:	2280      	movs	r2, #128	; 0x80
 8013b40:	89a3      	ldrh	r3, [r4, #12]
 8013b42:	4393      	bics	r3, r2
 8013b44:	81a3      	strh	r3, [r4, #12]
 8013b46:	e7b9      	b.n	8013abc <__sfvwrite_r+0x17c>
 8013b48:	6923      	ldr	r3, [r4, #16]
 8013b4a:	4283      	cmp	r3, r0
 8013b4c:	d302      	bcc.n	8013b54 <__sfvwrite_r+0x214>
 8013b4e:	6967      	ldr	r7, [r4, #20]
 8013b50:	42af      	cmp	r7, r5
 8013b52:	d916      	bls.n	8013b82 <__sfvwrite_r+0x242>
 8013b54:	42ae      	cmp	r6, r5
 8013b56:	d900      	bls.n	8013b5a <__sfvwrite_r+0x21a>
 8013b58:	002e      	movs	r6, r5
 8013b5a:	0032      	movs	r2, r6
 8013b5c:	9903      	ldr	r1, [sp, #12]
 8013b5e:	f000 f956 	bl	8013e0e <memmove>
 8013b62:	68a3      	ldr	r3, [r4, #8]
 8013b64:	6822      	ldr	r2, [r4, #0]
 8013b66:	1b9b      	subs	r3, r3, r6
 8013b68:	1992      	adds	r2, r2, r6
 8013b6a:	0037      	movs	r7, r6
 8013b6c:	60a3      	str	r3, [r4, #8]
 8013b6e:	6022      	str	r2, [r4, #0]
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	d1cf      	bne.n	8013b14 <__sfvwrite_r+0x1d4>
 8013b74:	0021      	movs	r1, r4
 8013b76:	9802      	ldr	r0, [sp, #8]
 8013b78:	f7fd fd46 	bl	8011608 <_fflush_r>
 8013b7c:	2800      	cmp	r0, #0
 8013b7e:	d0c9      	beq.n	8013b14 <__sfvwrite_r+0x1d4>
 8013b80:	e79f      	b.n	8013ac2 <__sfvwrite_r+0x182>
 8013b82:	4b1c      	ldr	r3, [pc, #112]	; (8013bf4 <__sfvwrite_r+0x2b4>)
 8013b84:	0028      	movs	r0, r5
 8013b86:	429d      	cmp	r5, r3
 8013b88:	d900      	bls.n	8013b8c <__sfvwrite_r+0x24c>
 8013b8a:	481b      	ldr	r0, [pc, #108]	; (8013bf8 <__sfvwrite_r+0x2b8>)
 8013b8c:	0039      	movs	r1, r7
 8013b8e:	f7ec fb5f 	bl	8000250 <__divsi3>
 8013b92:	003b      	movs	r3, r7
 8013b94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013b96:	4343      	muls	r3, r0
 8013b98:	9a03      	ldr	r2, [sp, #12]
 8013b9a:	69e1      	ldr	r1, [r4, #28]
 8013b9c:	9802      	ldr	r0, [sp, #8]
 8013b9e:	47b0      	blx	r6
 8013ba0:	1e07      	subs	r7, r0, #0
 8013ba2:	dcb7      	bgt.n	8013b14 <__sfvwrite_r+0x1d4>
 8013ba4:	e78d      	b.n	8013ac2 <__sfvwrite_r+0x182>
 8013ba6:	9b01      	ldr	r3, [sp, #4]
 8013ba8:	2000      	movs	r0, #0
 8013baa:	681e      	ldr	r6, [r3, #0]
 8013bac:	685b      	ldr	r3, [r3, #4]
 8013bae:	9303      	str	r3, [sp, #12]
 8013bb0:	9b01      	ldr	r3, [sp, #4]
 8013bb2:	3308      	adds	r3, #8
 8013bb4:	9301      	str	r3, [sp, #4]
 8013bb6:	e6e6      	b.n	8013986 <__sfvwrite_r+0x46>
 8013bb8:	9a05      	ldr	r2, [sp, #20]
 8013bba:	4293      	cmp	r3, r2
 8013bbc:	dc08      	bgt.n	8013bd0 <__sfvwrite_r+0x290>
 8013bbe:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8013bc0:	0032      	movs	r2, r6
 8013bc2:	69e1      	ldr	r1, [r4, #28]
 8013bc4:	9802      	ldr	r0, [sp, #8]
 8013bc6:	47a8      	blx	r5
 8013bc8:	1e05      	subs	r5, r0, #0
 8013bca:	dd00      	ble.n	8013bce <__sfvwrite_r+0x28e>
 8013bcc:	e70a      	b.n	80139e4 <__sfvwrite_r+0xa4>
 8013bce:	e778      	b.n	8013ac2 <__sfvwrite_r+0x182>
 8013bd0:	9a05      	ldr	r2, [sp, #20]
 8013bd2:	0031      	movs	r1, r6
 8013bd4:	f000 f91b 	bl	8013e0e <memmove>
 8013bd8:	9a05      	ldr	r2, [sp, #20]
 8013bda:	68a3      	ldr	r3, [r4, #8]
 8013bdc:	0015      	movs	r5, r2
 8013bde:	1a9b      	subs	r3, r3, r2
 8013be0:	60a3      	str	r3, [r4, #8]
 8013be2:	6823      	ldr	r3, [r4, #0]
 8013be4:	189b      	adds	r3, r3, r2
 8013be6:	6023      	str	r3, [r4, #0]
 8013be8:	e6fc      	b.n	80139e4 <__sfvwrite_r+0xa4>
 8013bea:	46c0      	nop			; (mov r8, r8)
 8013bec:	7ffffc00 	.word	0x7ffffc00
 8013bf0:	fffffb7f 	.word	0xfffffb7f
 8013bf4:	7ffffffe 	.word	0x7ffffffe
 8013bf8:	7fffffff 	.word	0x7fffffff

08013bfc <__submore>:
 8013bfc:	000b      	movs	r3, r1
 8013bfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013c00:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8013c02:	3340      	adds	r3, #64	; 0x40
 8013c04:	000c      	movs	r4, r1
 8013c06:	429d      	cmp	r5, r3
 8013c08:	d11c      	bne.n	8013c44 <__submore+0x48>
 8013c0a:	2680      	movs	r6, #128	; 0x80
 8013c0c:	00f6      	lsls	r6, r6, #3
 8013c0e:	0031      	movs	r1, r6
 8013c10:	f7f8 fa54 	bl	800c0bc <_malloc_r>
 8013c14:	2800      	cmp	r0, #0
 8013c16:	d102      	bne.n	8013c1e <__submore+0x22>
 8013c18:	2001      	movs	r0, #1
 8013c1a:	4240      	negs	r0, r0
 8013c1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8013c1e:	0023      	movs	r3, r4
 8013c20:	6320      	str	r0, [r4, #48]	; 0x30
 8013c22:	6366      	str	r6, [r4, #52]	; 0x34
 8013c24:	3342      	adds	r3, #66	; 0x42
 8013c26:	781a      	ldrb	r2, [r3, #0]
 8013c28:	4b10      	ldr	r3, [pc, #64]	; (8013c6c <__submore+0x70>)
 8013c2a:	54c2      	strb	r2, [r0, r3]
 8013c2c:	0023      	movs	r3, r4
 8013c2e:	3341      	adds	r3, #65	; 0x41
 8013c30:	781a      	ldrb	r2, [r3, #0]
 8013c32:	4b0f      	ldr	r3, [pc, #60]	; (8013c70 <__submore+0x74>)
 8013c34:	54c2      	strb	r2, [r0, r3]
 8013c36:	782a      	ldrb	r2, [r5, #0]
 8013c38:	4b0e      	ldr	r3, [pc, #56]	; (8013c74 <__submore+0x78>)
 8013c3a:	54c2      	strb	r2, [r0, r3]
 8013c3c:	18c0      	adds	r0, r0, r3
 8013c3e:	6020      	str	r0, [r4, #0]
 8013c40:	2000      	movs	r0, #0
 8013c42:	e7eb      	b.n	8013c1c <__submore+0x20>
 8013c44:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8013c46:	0029      	movs	r1, r5
 8013c48:	0073      	lsls	r3, r6, #1
 8013c4a:	001a      	movs	r2, r3
 8013c4c:	9301      	str	r3, [sp, #4]
 8013c4e:	f7fe fccd 	bl	80125ec <_realloc_r>
 8013c52:	1e05      	subs	r5, r0, #0
 8013c54:	d0e0      	beq.n	8013c18 <__submore+0x1c>
 8013c56:	1987      	adds	r7, r0, r6
 8013c58:	0001      	movs	r1, r0
 8013c5a:	0032      	movs	r2, r6
 8013c5c:	0038      	movs	r0, r7
 8013c5e:	f7f9 fe6c 	bl	800d93a <memcpy>
 8013c62:	9b01      	ldr	r3, [sp, #4]
 8013c64:	6027      	str	r7, [r4, #0]
 8013c66:	6325      	str	r5, [r4, #48]	; 0x30
 8013c68:	6363      	str	r3, [r4, #52]	; 0x34
 8013c6a:	e7e9      	b.n	8013c40 <__submore+0x44>
 8013c6c:	000003ff 	.word	0x000003ff
 8013c70:	000003fe 	.word	0x000003fe
 8013c74:	000003fd 	.word	0x000003fd

08013c78 <__swsetup_r>:
 8013c78:	4b30      	ldr	r3, [pc, #192]	; (8013d3c <__swsetup_r+0xc4>)
 8013c7a:	b570      	push	{r4, r5, r6, lr}
 8013c7c:	0005      	movs	r5, r0
 8013c7e:	6818      	ldr	r0, [r3, #0]
 8013c80:	000c      	movs	r4, r1
 8013c82:	2800      	cmp	r0, #0
 8013c84:	d004      	beq.n	8013c90 <__swsetup_r+0x18>
 8013c86:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d101      	bne.n	8013c90 <__swsetup_r+0x18>
 8013c8c:	f7f9 fc2a 	bl	800d4e4 <__sinit>
 8013c90:	230c      	movs	r3, #12
 8013c92:	5ee2      	ldrsh	r2, [r4, r3]
 8013c94:	b293      	uxth	r3, r2
 8013c96:	0711      	lsls	r1, r2, #28
 8013c98:	d423      	bmi.n	8013ce2 <__swsetup_r+0x6a>
 8013c9a:	06d9      	lsls	r1, r3, #27
 8013c9c:	d407      	bmi.n	8013cae <__swsetup_r+0x36>
 8013c9e:	2309      	movs	r3, #9
 8013ca0:	2001      	movs	r0, #1
 8013ca2:	602b      	str	r3, [r5, #0]
 8013ca4:	3337      	adds	r3, #55	; 0x37
 8013ca6:	4313      	orrs	r3, r2
 8013ca8:	81a3      	strh	r3, [r4, #12]
 8013caa:	4240      	negs	r0, r0
 8013cac:	bd70      	pop	{r4, r5, r6, pc}
 8013cae:	075b      	lsls	r3, r3, #29
 8013cb0:	d513      	bpl.n	8013cda <__swsetup_r+0x62>
 8013cb2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8013cb4:	2900      	cmp	r1, #0
 8013cb6:	d008      	beq.n	8013cca <__swsetup_r+0x52>
 8013cb8:	0023      	movs	r3, r4
 8013cba:	3340      	adds	r3, #64	; 0x40
 8013cbc:	4299      	cmp	r1, r3
 8013cbe:	d002      	beq.n	8013cc6 <__swsetup_r+0x4e>
 8013cc0:	0028      	movs	r0, r5
 8013cc2:	f7f9 feb5 	bl	800da30 <_free_r>
 8013cc6:	2300      	movs	r3, #0
 8013cc8:	6323      	str	r3, [r4, #48]	; 0x30
 8013cca:	2224      	movs	r2, #36	; 0x24
 8013ccc:	89a3      	ldrh	r3, [r4, #12]
 8013cce:	4393      	bics	r3, r2
 8013cd0:	81a3      	strh	r3, [r4, #12]
 8013cd2:	2300      	movs	r3, #0
 8013cd4:	6063      	str	r3, [r4, #4]
 8013cd6:	6923      	ldr	r3, [r4, #16]
 8013cd8:	6023      	str	r3, [r4, #0]
 8013cda:	2308      	movs	r3, #8
 8013cdc:	89a2      	ldrh	r2, [r4, #12]
 8013cde:	4313      	orrs	r3, r2
 8013ce0:	81a3      	strh	r3, [r4, #12]
 8013ce2:	6923      	ldr	r3, [r4, #16]
 8013ce4:	2b00      	cmp	r3, #0
 8013ce6:	d10b      	bne.n	8013d00 <__swsetup_r+0x88>
 8013ce8:	21a0      	movs	r1, #160	; 0xa0
 8013cea:	2280      	movs	r2, #128	; 0x80
 8013cec:	89a3      	ldrh	r3, [r4, #12]
 8013cee:	0089      	lsls	r1, r1, #2
 8013cf0:	0092      	lsls	r2, r2, #2
 8013cf2:	400b      	ands	r3, r1
 8013cf4:	4293      	cmp	r3, r2
 8013cf6:	d003      	beq.n	8013d00 <__swsetup_r+0x88>
 8013cf8:	0021      	movs	r1, r4
 8013cfa:	0028      	movs	r0, r5
 8013cfc:	f000 f8e8 	bl	8013ed0 <__smakebuf_r>
 8013d00:	220c      	movs	r2, #12
 8013d02:	5ea3      	ldrsh	r3, [r4, r2]
 8013d04:	2001      	movs	r0, #1
 8013d06:	001a      	movs	r2, r3
 8013d08:	b299      	uxth	r1, r3
 8013d0a:	4002      	ands	r2, r0
 8013d0c:	4203      	tst	r3, r0
 8013d0e:	d00f      	beq.n	8013d30 <__swsetup_r+0xb8>
 8013d10:	2200      	movs	r2, #0
 8013d12:	60a2      	str	r2, [r4, #8]
 8013d14:	6962      	ldr	r2, [r4, #20]
 8013d16:	4252      	negs	r2, r2
 8013d18:	61a2      	str	r2, [r4, #24]
 8013d1a:	2000      	movs	r0, #0
 8013d1c:	6922      	ldr	r2, [r4, #16]
 8013d1e:	4282      	cmp	r2, r0
 8013d20:	d1c4      	bne.n	8013cac <__swsetup_r+0x34>
 8013d22:	0609      	lsls	r1, r1, #24
 8013d24:	d5c2      	bpl.n	8013cac <__swsetup_r+0x34>
 8013d26:	2240      	movs	r2, #64	; 0x40
 8013d28:	4313      	orrs	r3, r2
 8013d2a:	81a3      	strh	r3, [r4, #12]
 8013d2c:	3801      	subs	r0, #1
 8013d2e:	e7bd      	b.n	8013cac <__swsetup_r+0x34>
 8013d30:	0788      	lsls	r0, r1, #30
 8013d32:	d400      	bmi.n	8013d36 <__swsetup_r+0xbe>
 8013d34:	6962      	ldr	r2, [r4, #20]
 8013d36:	60a2      	str	r2, [r4, #8]
 8013d38:	e7ef      	b.n	8013d1a <__swsetup_r+0xa2>
 8013d3a:	46c0      	nop			; (mov r8, r8)
 8013d3c:	200006d0 	.word	0x200006d0

08013d40 <__fputwc>:
 8013d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013d42:	b085      	sub	sp, #20
 8013d44:	000e      	movs	r6, r1
 8013d46:	0015      	movs	r5, r2
 8013d48:	9001      	str	r0, [sp, #4]
 8013d4a:	f7f9 fd55 	bl	800d7f8 <__locale_mb_cur_max>
 8013d4e:	0004      	movs	r4, r0
 8013d50:	2801      	cmp	r0, #1
 8013d52:	d119      	bne.n	8013d88 <__fputwc+0x48>
 8013d54:	1e73      	subs	r3, r6, #1
 8013d56:	2bfe      	cmp	r3, #254	; 0xfe
 8013d58:	d816      	bhi.n	8013d88 <__fputwc+0x48>
 8013d5a:	ab02      	add	r3, sp, #8
 8013d5c:	711e      	strb	r6, [r3, #4]
 8013d5e:	2700      	movs	r7, #0
 8013d60:	42a7      	cmp	r7, r4
 8013d62:	d020      	beq.n	8013da6 <__fputwc+0x66>
 8013d64:	ab03      	add	r3, sp, #12
 8013d66:	5dd9      	ldrb	r1, [r3, r7]
 8013d68:	68ab      	ldr	r3, [r5, #8]
 8013d6a:	3b01      	subs	r3, #1
 8013d6c:	60ab      	str	r3, [r5, #8]
 8013d6e:	2b00      	cmp	r3, #0
 8013d70:	da04      	bge.n	8013d7c <__fputwc+0x3c>
 8013d72:	69aa      	ldr	r2, [r5, #24]
 8013d74:	4293      	cmp	r3, r2
 8013d76:	db19      	blt.n	8013dac <__fputwc+0x6c>
 8013d78:	290a      	cmp	r1, #10
 8013d7a:	d017      	beq.n	8013dac <__fputwc+0x6c>
 8013d7c:	682b      	ldr	r3, [r5, #0]
 8013d7e:	1c5a      	adds	r2, r3, #1
 8013d80:	602a      	str	r2, [r5, #0]
 8013d82:	7019      	strb	r1, [r3, #0]
 8013d84:	3701      	adds	r7, #1
 8013d86:	e7eb      	b.n	8013d60 <__fputwc+0x20>
 8013d88:	002b      	movs	r3, r5
 8013d8a:	0032      	movs	r2, r6
 8013d8c:	9801      	ldr	r0, [sp, #4]
 8013d8e:	335c      	adds	r3, #92	; 0x5c
 8013d90:	a903      	add	r1, sp, #12
 8013d92:	f000 f857 	bl	8013e44 <_wcrtomb_r>
 8013d96:	0004      	movs	r4, r0
 8013d98:	1c43      	adds	r3, r0, #1
 8013d9a:	d1e0      	bne.n	8013d5e <__fputwc+0x1e>
 8013d9c:	2340      	movs	r3, #64	; 0x40
 8013d9e:	0006      	movs	r6, r0
 8013da0:	89aa      	ldrh	r2, [r5, #12]
 8013da2:	4313      	orrs	r3, r2
 8013da4:	81ab      	strh	r3, [r5, #12]
 8013da6:	0030      	movs	r0, r6
 8013da8:	b005      	add	sp, #20
 8013daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013dac:	002a      	movs	r2, r5
 8013dae:	9801      	ldr	r0, [sp, #4]
 8013db0:	f000 f8cc 	bl	8013f4c <__swbuf_r>
 8013db4:	1c43      	adds	r3, r0, #1
 8013db6:	d1e5      	bne.n	8013d84 <__fputwc+0x44>
 8013db8:	0006      	movs	r6, r0
 8013dba:	e7f4      	b.n	8013da6 <__fputwc+0x66>

08013dbc <_fputwc_r>:
 8013dbc:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8013dbe:	b570      	push	{r4, r5, r6, lr}
 8013dc0:	0005      	movs	r5, r0
 8013dc2:	000e      	movs	r6, r1
 8013dc4:	0014      	movs	r4, r2
 8013dc6:	07db      	lsls	r3, r3, #31
 8013dc8:	d405      	bmi.n	8013dd6 <_fputwc_r+0x1a>
 8013dca:	8993      	ldrh	r3, [r2, #12]
 8013dcc:	059b      	lsls	r3, r3, #22
 8013dce:	d402      	bmi.n	8013dd6 <_fputwc_r+0x1a>
 8013dd0:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8013dd2:	f7f9 fda5 	bl	800d920 <__retarget_lock_acquire_recursive>
 8013dd6:	230c      	movs	r3, #12
 8013dd8:	5ee2      	ldrsh	r2, [r4, r3]
 8013dda:	2380      	movs	r3, #128	; 0x80
 8013ddc:	019b      	lsls	r3, r3, #6
 8013dde:	421a      	tst	r2, r3
 8013de0:	d104      	bne.n	8013dec <_fputwc_r+0x30>
 8013de2:	431a      	orrs	r2, r3
 8013de4:	81a2      	strh	r2, [r4, #12]
 8013de6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013de8:	4313      	orrs	r3, r2
 8013dea:	6663      	str	r3, [r4, #100]	; 0x64
 8013dec:	0028      	movs	r0, r5
 8013dee:	0022      	movs	r2, r4
 8013df0:	0031      	movs	r1, r6
 8013df2:	f7ff ffa5 	bl	8013d40 <__fputwc>
 8013df6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013df8:	0005      	movs	r5, r0
 8013dfa:	07db      	lsls	r3, r3, #31
 8013dfc:	d405      	bmi.n	8013e0a <_fputwc_r+0x4e>
 8013dfe:	89a3      	ldrh	r3, [r4, #12]
 8013e00:	059b      	lsls	r3, r3, #22
 8013e02:	d402      	bmi.n	8013e0a <_fputwc_r+0x4e>
 8013e04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013e06:	f7f9 fd8c 	bl	800d922 <__retarget_lock_release_recursive>
 8013e0a:	0028      	movs	r0, r5
 8013e0c:	bd70      	pop	{r4, r5, r6, pc}

08013e0e <memmove>:
 8013e0e:	b510      	push	{r4, lr}
 8013e10:	4288      	cmp	r0, r1
 8013e12:	d902      	bls.n	8013e1a <memmove+0xc>
 8013e14:	188b      	adds	r3, r1, r2
 8013e16:	4298      	cmp	r0, r3
 8013e18:	d303      	bcc.n	8013e22 <memmove+0x14>
 8013e1a:	2300      	movs	r3, #0
 8013e1c:	e007      	b.n	8013e2e <memmove+0x20>
 8013e1e:	5c8b      	ldrb	r3, [r1, r2]
 8013e20:	5483      	strb	r3, [r0, r2]
 8013e22:	3a01      	subs	r2, #1
 8013e24:	d2fb      	bcs.n	8013e1e <memmove+0x10>
 8013e26:	bd10      	pop	{r4, pc}
 8013e28:	5ccc      	ldrb	r4, [r1, r3]
 8013e2a:	54c4      	strb	r4, [r0, r3]
 8013e2c:	3301      	adds	r3, #1
 8013e2e:	429a      	cmp	r2, r3
 8013e30:	d1fa      	bne.n	8013e28 <memmove+0x1a>
 8013e32:	e7f8      	b.n	8013e26 <memmove+0x18>

08013e34 <abort>:
 8013e34:	2006      	movs	r0, #6
 8013e36:	b510      	push	{r4, lr}
 8013e38:	f000 f906 	bl	8014048 <raise>
 8013e3c:	2001      	movs	r0, #1
 8013e3e:	f7f0 fa73 	bl	8004328 <_exit>
	...

08013e44 <_wcrtomb_r>:
 8013e44:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8013e46:	001d      	movs	r5, r3
 8013e48:	4b09      	ldr	r3, [pc, #36]	; (8013e70 <_wcrtomb_r+0x2c>)
 8013e4a:	0004      	movs	r4, r0
 8013e4c:	33e0      	adds	r3, #224	; 0xe0
 8013e4e:	681e      	ldr	r6, [r3, #0]
 8013e50:	002b      	movs	r3, r5
 8013e52:	2900      	cmp	r1, #0
 8013e54:	d101      	bne.n	8013e5a <_wcrtomb_r+0x16>
 8013e56:	000a      	movs	r2, r1
 8013e58:	a901      	add	r1, sp, #4
 8013e5a:	0020      	movs	r0, r4
 8013e5c:	47b0      	blx	r6
 8013e5e:	1c43      	adds	r3, r0, #1
 8013e60:	d103      	bne.n	8013e6a <_wcrtomb_r+0x26>
 8013e62:	2300      	movs	r3, #0
 8013e64:	602b      	str	r3, [r5, #0]
 8013e66:	338a      	adds	r3, #138	; 0x8a
 8013e68:	6023      	str	r3, [r4, #0]
 8013e6a:	b004      	add	sp, #16
 8013e6c:	bd70      	pop	{r4, r5, r6, pc}
 8013e6e:	46c0      	nop			; (mov r8, r8)
 8013e70:	20000444 	.word	0x20000444

08013e74 <__swhatbuf_r>:
 8013e74:	b570      	push	{r4, r5, r6, lr}
 8013e76:	000e      	movs	r6, r1
 8013e78:	001d      	movs	r5, r3
 8013e7a:	230e      	movs	r3, #14
 8013e7c:	5ec9      	ldrsh	r1, [r1, r3]
 8013e7e:	0014      	movs	r4, r2
 8013e80:	b096      	sub	sp, #88	; 0x58
 8013e82:	2900      	cmp	r1, #0
 8013e84:	da09      	bge.n	8013e9a <__swhatbuf_r+0x26>
 8013e86:	89b2      	ldrh	r2, [r6, #12]
 8013e88:	2380      	movs	r3, #128	; 0x80
 8013e8a:	0011      	movs	r1, r2
 8013e8c:	4019      	ands	r1, r3
 8013e8e:	421a      	tst	r2, r3
 8013e90:	d018      	beq.n	8013ec4 <__swhatbuf_r+0x50>
 8013e92:	2100      	movs	r1, #0
 8013e94:	3b40      	subs	r3, #64	; 0x40
 8013e96:	0008      	movs	r0, r1
 8013e98:	e010      	b.n	8013ebc <__swhatbuf_r+0x48>
 8013e9a:	466a      	mov	r2, sp
 8013e9c:	f000 f8de 	bl	801405c <_fstat_r>
 8013ea0:	2800      	cmp	r0, #0
 8013ea2:	dbf0      	blt.n	8013e86 <__swhatbuf_r+0x12>
 8013ea4:	23f0      	movs	r3, #240	; 0xf0
 8013ea6:	9901      	ldr	r1, [sp, #4]
 8013ea8:	021b      	lsls	r3, r3, #8
 8013eaa:	4019      	ands	r1, r3
 8013eac:	4b07      	ldr	r3, [pc, #28]	; (8013ecc <__swhatbuf_r+0x58>)
 8013eae:	2080      	movs	r0, #128	; 0x80
 8013eb0:	18c9      	adds	r1, r1, r3
 8013eb2:	424b      	negs	r3, r1
 8013eb4:	4159      	adcs	r1, r3
 8013eb6:	2380      	movs	r3, #128	; 0x80
 8013eb8:	0100      	lsls	r0, r0, #4
 8013eba:	00db      	lsls	r3, r3, #3
 8013ebc:	6029      	str	r1, [r5, #0]
 8013ebe:	6023      	str	r3, [r4, #0]
 8013ec0:	b016      	add	sp, #88	; 0x58
 8013ec2:	bd70      	pop	{r4, r5, r6, pc}
 8013ec4:	2380      	movs	r3, #128	; 0x80
 8013ec6:	00db      	lsls	r3, r3, #3
 8013ec8:	e7e5      	b.n	8013e96 <__swhatbuf_r+0x22>
 8013eca:	46c0      	nop			; (mov r8, r8)
 8013ecc:	ffffe000 	.word	0xffffe000

08013ed0 <__smakebuf_r>:
 8013ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013ed2:	2602      	movs	r6, #2
 8013ed4:	898b      	ldrh	r3, [r1, #12]
 8013ed6:	0005      	movs	r5, r0
 8013ed8:	000c      	movs	r4, r1
 8013eda:	4233      	tst	r3, r6
 8013edc:	d006      	beq.n	8013eec <__smakebuf_r+0x1c>
 8013ede:	0023      	movs	r3, r4
 8013ee0:	3343      	adds	r3, #67	; 0x43
 8013ee2:	6023      	str	r3, [r4, #0]
 8013ee4:	6123      	str	r3, [r4, #16]
 8013ee6:	2301      	movs	r3, #1
 8013ee8:	6163      	str	r3, [r4, #20]
 8013eea:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8013eec:	466a      	mov	r2, sp
 8013eee:	ab01      	add	r3, sp, #4
 8013ef0:	f7ff ffc0 	bl	8013e74 <__swhatbuf_r>
 8013ef4:	9900      	ldr	r1, [sp, #0]
 8013ef6:	0007      	movs	r7, r0
 8013ef8:	0028      	movs	r0, r5
 8013efa:	f7f8 f8df 	bl	800c0bc <_malloc_r>
 8013efe:	2800      	cmp	r0, #0
 8013f00:	d108      	bne.n	8013f14 <__smakebuf_r+0x44>
 8013f02:	220c      	movs	r2, #12
 8013f04:	5ea3      	ldrsh	r3, [r4, r2]
 8013f06:	059a      	lsls	r2, r3, #22
 8013f08:	d4ef      	bmi.n	8013eea <__smakebuf_r+0x1a>
 8013f0a:	2203      	movs	r2, #3
 8013f0c:	4393      	bics	r3, r2
 8013f0e:	431e      	orrs	r6, r3
 8013f10:	81a6      	strh	r6, [r4, #12]
 8013f12:	e7e4      	b.n	8013ede <__smakebuf_r+0xe>
 8013f14:	2380      	movs	r3, #128	; 0x80
 8013f16:	89a2      	ldrh	r2, [r4, #12]
 8013f18:	6020      	str	r0, [r4, #0]
 8013f1a:	4313      	orrs	r3, r2
 8013f1c:	81a3      	strh	r3, [r4, #12]
 8013f1e:	9b00      	ldr	r3, [sp, #0]
 8013f20:	6120      	str	r0, [r4, #16]
 8013f22:	6163      	str	r3, [r4, #20]
 8013f24:	9b01      	ldr	r3, [sp, #4]
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d00c      	beq.n	8013f44 <__smakebuf_r+0x74>
 8013f2a:	0028      	movs	r0, r5
 8013f2c:	230e      	movs	r3, #14
 8013f2e:	5ee1      	ldrsh	r1, [r4, r3]
 8013f30:	f000 f8a6 	bl	8014080 <_isatty_r>
 8013f34:	2800      	cmp	r0, #0
 8013f36:	d005      	beq.n	8013f44 <__smakebuf_r+0x74>
 8013f38:	2303      	movs	r3, #3
 8013f3a:	89a2      	ldrh	r2, [r4, #12]
 8013f3c:	439a      	bics	r2, r3
 8013f3e:	3b02      	subs	r3, #2
 8013f40:	4313      	orrs	r3, r2
 8013f42:	81a3      	strh	r3, [r4, #12]
 8013f44:	89a3      	ldrh	r3, [r4, #12]
 8013f46:	433b      	orrs	r3, r7
 8013f48:	81a3      	strh	r3, [r4, #12]
 8013f4a:	e7ce      	b.n	8013eea <__smakebuf_r+0x1a>

08013f4c <__swbuf_r>:
 8013f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f4e:	0006      	movs	r6, r0
 8013f50:	000d      	movs	r5, r1
 8013f52:	0014      	movs	r4, r2
 8013f54:	2800      	cmp	r0, #0
 8013f56:	d004      	beq.n	8013f62 <__swbuf_r+0x16>
 8013f58:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d101      	bne.n	8013f62 <__swbuf_r+0x16>
 8013f5e:	f7f9 fac1 	bl	800d4e4 <__sinit>
 8013f62:	69a3      	ldr	r3, [r4, #24]
 8013f64:	60a3      	str	r3, [r4, #8]
 8013f66:	89a3      	ldrh	r3, [r4, #12]
 8013f68:	071b      	lsls	r3, r3, #28
 8013f6a:	d52e      	bpl.n	8013fca <__swbuf_r+0x7e>
 8013f6c:	6923      	ldr	r3, [r4, #16]
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	d02b      	beq.n	8013fca <__swbuf_r+0x7e>
 8013f72:	230c      	movs	r3, #12
 8013f74:	5ee2      	ldrsh	r2, [r4, r3]
 8013f76:	2380      	movs	r3, #128	; 0x80
 8013f78:	019b      	lsls	r3, r3, #6
 8013f7a:	b2ef      	uxtb	r7, r5
 8013f7c:	b2ed      	uxtb	r5, r5
 8013f7e:	421a      	tst	r2, r3
 8013f80:	d02c      	beq.n	8013fdc <__swbuf_r+0x90>
 8013f82:	6923      	ldr	r3, [r4, #16]
 8013f84:	6820      	ldr	r0, [r4, #0]
 8013f86:	1ac0      	subs	r0, r0, r3
 8013f88:	6963      	ldr	r3, [r4, #20]
 8013f8a:	4283      	cmp	r3, r0
 8013f8c:	dc05      	bgt.n	8013f9a <__swbuf_r+0x4e>
 8013f8e:	0021      	movs	r1, r4
 8013f90:	0030      	movs	r0, r6
 8013f92:	f7fd fb39 	bl	8011608 <_fflush_r>
 8013f96:	2800      	cmp	r0, #0
 8013f98:	d11d      	bne.n	8013fd6 <__swbuf_r+0x8a>
 8013f9a:	68a3      	ldr	r3, [r4, #8]
 8013f9c:	3001      	adds	r0, #1
 8013f9e:	3b01      	subs	r3, #1
 8013fa0:	60a3      	str	r3, [r4, #8]
 8013fa2:	6823      	ldr	r3, [r4, #0]
 8013fa4:	1c5a      	adds	r2, r3, #1
 8013fa6:	6022      	str	r2, [r4, #0]
 8013fa8:	701f      	strb	r7, [r3, #0]
 8013faa:	6963      	ldr	r3, [r4, #20]
 8013fac:	4283      	cmp	r3, r0
 8013fae:	d004      	beq.n	8013fba <__swbuf_r+0x6e>
 8013fb0:	89a3      	ldrh	r3, [r4, #12]
 8013fb2:	07db      	lsls	r3, r3, #31
 8013fb4:	d507      	bpl.n	8013fc6 <__swbuf_r+0x7a>
 8013fb6:	2d0a      	cmp	r5, #10
 8013fb8:	d105      	bne.n	8013fc6 <__swbuf_r+0x7a>
 8013fba:	0021      	movs	r1, r4
 8013fbc:	0030      	movs	r0, r6
 8013fbe:	f7fd fb23 	bl	8011608 <_fflush_r>
 8013fc2:	2800      	cmp	r0, #0
 8013fc4:	d107      	bne.n	8013fd6 <__swbuf_r+0x8a>
 8013fc6:	0028      	movs	r0, r5
 8013fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013fca:	0021      	movs	r1, r4
 8013fcc:	0030      	movs	r0, r6
 8013fce:	f7ff fe53 	bl	8013c78 <__swsetup_r>
 8013fd2:	2800      	cmp	r0, #0
 8013fd4:	d0cd      	beq.n	8013f72 <__swbuf_r+0x26>
 8013fd6:	2501      	movs	r5, #1
 8013fd8:	426d      	negs	r5, r5
 8013fda:	e7f4      	b.n	8013fc6 <__swbuf_r+0x7a>
 8013fdc:	4313      	orrs	r3, r2
 8013fde:	81a3      	strh	r3, [r4, #12]
 8013fe0:	4a02      	ldr	r2, [pc, #8]	; (8013fec <__swbuf_r+0xa0>)
 8013fe2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013fe4:	4013      	ands	r3, r2
 8013fe6:	6663      	str	r3, [r4, #100]	; 0x64
 8013fe8:	e7cb      	b.n	8013f82 <__swbuf_r+0x36>
 8013fea:	46c0      	nop			; (mov r8, r8)
 8013fec:	ffffdfff 	.word	0xffffdfff

08013ff0 <_raise_r>:
 8013ff0:	b570      	push	{r4, r5, r6, lr}
 8013ff2:	0004      	movs	r4, r0
 8013ff4:	000d      	movs	r5, r1
 8013ff6:	291f      	cmp	r1, #31
 8013ff8:	d904      	bls.n	8014004 <_raise_r+0x14>
 8013ffa:	2316      	movs	r3, #22
 8013ffc:	6003      	str	r3, [r0, #0]
 8013ffe:	2001      	movs	r0, #1
 8014000:	4240      	negs	r0, r0
 8014002:	bd70      	pop	{r4, r5, r6, pc}
 8014004:	0003      	movs	r3, r0
 8014006:	33fc      	adds	r3, #252	; 0xfc
 8014008:	69db      	ldr	r3, [r3, #28]
 801400a:	2b00      	cmp	r3, #0
 801400c:	d004      	beq.n	8014018 <_raise_r+0x28>
 801400e:	008a      	lsls	r2, r1, #2
 8014010:	189b      	adds	r3, r3, r2
 8014012:	681a      	ldr	r2, [r3, #0]
 8014014:	2a00      	cmp	r2, #0
 8014016:	d108      	bne.n	801402a <_raise_r+0x3a>
 8014018:	0020      	movs	r0, r4
 801401a:	f000 f855 	bl	80140c8 <_getpid_r>
 801401e:	002a      	movs	r2, r5
 8014020:	0001      	movs	r1, r0
 8014022:	0020      	movs	r0, r4
 8014024:	f000 f83e 	bl	80140a4 <_kill_r>
 8014028:	e7eb      	b.n	8014002 <_raise_r+0x12>
 801402a:	2000      	movs	r0, #0
 801402c:	2a01      	cmp	r2, #1
 801402e:	d0e8      	beq.n	8014002 <_raise_r+0x12>
 8014030:	1c51      	adds	r1, r2, #1
 8014032:	d103      	bne.n	801403c <_raise_r+0x4c>
 8014034:	2316      	movs	r3, #22
 8014036:	3001      	adds	r0, #1
 8014038:	6023      	str	r3, [r4, #0]
 801403a:	e7e2      	b.n	8014002 <_raise_r+0x12>
 801403c:	2400      	movs	r4, #0
 801403e:	0028      	movs	r0, r5
 8014040:	601c      	str	r4, [r3, #0]
 8014042:	4790      	blx	r2
 8014044:	0020      	movs	r0, r4
 8014046:	e7dc      	b.n	8014002 <_raise_r+0x12>

08014048 <raise>:
 8014048:	b510      	push	{r4, lr}
 801404a:	4b03      	ldr	r3, [pc, #12]	; (8014058 <raise+0x10>)
 801404c:	0001      	movs	r1, r0
 801404e:	6818      	ldr	r0, [r3, #0]
 8014050:	f7ff ffce 	bl	8013ff0 <_raise_r>
 8014054:	bd10      	pop	{r4, pc}
 8014056:	46c0      	nop			; (mov r8, r8)
 8014058:	200006d0 	.word	0x200006d0

0801405c <_fstat_r>:
 801405c:	2300      	movs	r3, #0
 801405e:	b570      	push	{r4, r5, r6, lr}
 8014060:	4d06      	ldr	r5, [pc, #24]	; (801407c <_fstat_r+0x20>)
 8014062:	0004      	movs	r4, r0
 8014064:	0008      	movs	r0, r1
 8014066:	0011      	movs	r1, r2
 8014068:	602b      	str	r3, [r5, #0]
 801406a:	f7f0 f9ac 	bl	80043c6 <_fstat>
 801406e:	1c43      	adds	r3, r0, #1
 8014070:	d103      	bne.n	801407a <_fstat_r+0x1e>
 8014072:	682b      	ldr	r3, [r5, #0]
 8014074:	2b00      	cmp	r3, #0
 8014076:	d000      	beq.n	801407a <_fstat_r+0x1e>
 8014078:	6023      	str	r3, [r4, #0]
 801407a:	bd70      	pop	{r4, r5, r6, pc}
 801407c:	20000dc4 	.word	0x20000dc4

08014080 <_isatty_r>:
 8014080:	2300      	movs	r3, #0
 8014082:	b570      	push	{r4, r5, r6, lr}
 8014084:	4d06      	ldr	r5, [pc, #24]	; (80140a0 <_isatty_r+0x20>)
 8014086:	0004      	movs	r4, r0
 8014088:	0008      	movs	r0, r1
 801408a:	602b      	str	r3, [r5, #0]
 801408c:	f7f0 f9a9 	bl	80043e2 <_isatty>
 8014090:	1c43      	adds	r3, r0, #1
 8014092:	d103      	bne.n	801409c <_isatty_r+0x1c>
 8014094:	682b      	ldr	r3, [r5, #0]
 8014096:	2b00      	cmp	r3, #0
 8014098:	d000      	beq.n	801409c <_isatty_r+0x1c>
 801409a:	6023      	str	r3, [r4, #0]
 801409c:	bd70      	pop	{r4, r5, r6, pc}
 801409e:	46c0      	nop			; (mov r8, r8)
 80140a0:	20000dc4 	.word	0x20000dc4

080140a4 <_kill_r>:
 80140a4:	2300      	movs	r3, #0
 80140a6:	b570      	push	{r4, r5, r6, lr}
 80140a8:	4d06      	ldr	r5, [pc, #24]	; (80140c4 <_kill_r+0x20>)
 80140aa:	0004      	movs	r4, r0
 80140ac:	0008      	movs	r0, r1
 80140ae:	0011      	movs	r1, r2
 80140b0:	602b      	str	r3, [r5, #0]
 80140b2:	f7f0 f929 	bl	8004308 <_kill>
 80140b6:	1c43      	adds	r3, r0, #1
 80140b8:	d103      	bne.n	80140c2 <_kill_r+0x1e>
 80140ba:	682b      	ldr	r3, [r5, #0]
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d000      	beq.n	80140c2 <_kill_r+0x1e>
 80140c0:	6023      	str	r3, [r4, #0]
 80140c2:	bd70      	pop	{r4, r5, r6, pc}
 80140c4:	20000dc4 	.word	0x20000dc4

080140c8 <_getpid_r>:
 80140c8:	b510      	push	{r4, lr}
 80140ca:	f7f0 f917 	bl	80042fc <_getpid>
 80140ce:	bd10      	pop	{r4, pc}

080140d0 <round>:
 80140d0:	b570      	push	{r4, r5, r6, lr}
 80140d2:	004a      	lsls	r2, r1, #1
 80140d4:	000d      	movs	r5, r1
 80140d6:	4920      	ldr	r1, [pc, #128]	; (8014158 <round+0x88>)
 80140d8:	0d52      	lsrs	r2, r2, #21
 80140da:	1851      	adds	r1, r2, r1
 80140dc:	0006      	movs	r6, r0
 80140de:	2913      	cmp	r1, #19
 80140e0:	dc18      	bgt.n	8014114 <round+0x44>
 80140e2:	2900      	cmp	r1, #0
 80140e4:	da09      	bge.n	80140fa <round+0x2a>
 80140e6:	0feb      	lsrs	r3, r5, #31
 80140e8:	2200      	movs	r2, #0
 80140ea:	07db      	lsls	r3, r3, #31
 80140ec:	3101      	adds	r1, #1
 80140ee:	d101      	bne.n	80140f4 <round+0x24>
 80140f0:	491a      	ldr	r1, [pc, #104]	; (801415c <round+0x8c>)
 80140f2:	430b      	orrs	r3, r1
 80140f4:	0019      	movs	r1, r3
 80140f6:	0010      	movs	r0, r2
 80140f8:	e017      	b.n	801412a <round+0x5a>
 80140fa:	4c19      	ldr	r4, [pc, #100]	; (8014160 <round+0x90>)
 80140fc:	410c      	asrs	r4, r1
 80140fe:	0022      	movs	r2, r4
 8014100:	402a      	ands	r2, r5
 8014102:	4302      	orrs	r2, r0
 8014104:	d013      	beq.n	801412e <round+0x5e>
 8014106:	2280      	movs	r2, #128	; 0x80
 8014108:	0312      	lsls	r2, r2, #12
 801410a:	410a      	asrs	r2, r1
 801410c:	1953      	adds	r3, r2, r5
 801410e:	43a3      	bics	r3, r4
 8014110:	2200      	movs	r2, #0
 8014112:	e7ef      	b.n	80140f4 <round+0x24>
 8014114:	2933      	cmp	r1, #51	; 0x33
 8014116:	dd0d      	ble.n	8014134 <round+0x64>
 8014118:	2380      	movs	r3, #128	; 0x80
 801411a:	00db      	lsls	r3, r3, #3
 801411c:	4299      	cmp	r1, r3
 801411e:	d106      	bne.n	801412e <round+0x5e>
 8014120:	0002      	movs	r2, r0
 8014122:	002b      	movs	r3, r5
 8014124:	0029      	movs	r1, r5
 8014126:	f7ec fb47 	bl	80007b8 <__aeabi_dadd>
 801412a:	0006      	movs	r6, r0
 801412c:	000d      	movs	r5, r1
 801412e:	0030      	movs	r0, r6
 8014130:	0029      	movs	r1, r5
 8014132:	bd70      	pop	{r4, r5, r6, pc}
 8014134:	4c0b      	ldr	r4, [pc, #44]	; (8014164 <round+0x94>)
 8014136:	1912      	adds	r2, r2, r4
 8014138:	2401      	movs	r4, #1
 801413a:	4264      	negs	r4, r4
 801413c:	40d4      	lsrs	r4, r2
 801413e:	4220      	tst	r0, r4
 8014140:	d0f5      	beq.n	801412e <round+0x5e>
 8014142:	2233      	movs	r2, #51	; 0x33
 8014144:	1a51      	subs	r1, r2, r1
 8014146:	3a32      	subs	r2, #50	; 0x32
 8014148:	408a      	lsls	r2, r1
 801414a:	1812      	adds	r2, r2, r0
 801414c:	4282      	cmp	r2, r0
 801414e:	4180      	sbcs	r0, r0
 8014150:	4240      	negs	r0, r0
 8014152:	182b      	adds	r3, r5, r0
 8014154:	43a2      	bics	r2, r4
 8014156:	e7cd      	b.n	80140f4 <round+0x24>
 8014158:	fffffc01 	.word	0xfffffc01
 801415c:	3ff00000 	.word	0x3ff00000
 8014160:	000fffff 	.word	0x000fffff
 8014164:	fffffbed 	.word	0xfffffbed

08014168 <_init>:
 8014168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801416a:	46c0      	nop			; (mov r8, r8)
 801416c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801416e:	bc08      	pop	{r3}
 8014170:	469e      	mov	lr, r3
 8014172:	4770      	bx	lr

08014174 <_fini>:
 8014174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014176:	46c0      	nop			; (mov r8, r8)
 8014178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801417a:	bc08      	pop	{r3}
 801417c:	469e      	mov	lr, r3
 801417e:	4770      	bx	lr
