# ALU-unit
This project implements a Simple 4-bit ALU (Arithmetic Logic Unit) in Verilog along with a basic testbench for simulation. The ALU performs four fundamental operations based on a 2-bit select line.
