<ul><li><span class="legacy-color-text-red2"><strong>IOC Review System Architecture - 5/24/16</strong></span><ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="1">Review ACHL Code coverage for IOC + AIU</li><li data-inline-task-id="2">Pick a random IOC from the config file to run tests on. <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> (#Test.SCRIPTS.RandomizeBlockSelectionAtBlockLevel)</li><li data-inline-task-id="3">Configuration space<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="4">useACEQoS Port is set, but SFI wPriority is 0 and vice-versa. <a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> Configuration coverage for this (#Cov.AIU.QosPortNotEqualtowSFIPriority, Cov.IOC.QosPortNotEqualtowSFIPriority (Not true as per spec --&gt; If <em>isBridgeInterface </em>is <strong>TRUE </strong>and <em>wPriorityLevel </em>is greater than zero, <em>useAceQosPort </em>must be <strong>TRUE</strong>; otherwise, if <em>isBridgeInterface </em>is <strong>TRUE </strong>and <em>wPriorityLevel </em>equals zero, <em>useAceQosPort </em>must be <strong>FALSE</strong> )</li></ul>
</li><li data-inline-task-id="7">Test<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="8">Assert reset in the middle of the simulations. <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Reset de-assertion in the middle of simulation (#Test.AIU.ResetInMiddleOfSim, #Test.IOC.ResetInMiddleOfSim, #Test.DCE.ResetInMiddleOfSim, #Test.DMI.ResetInMiddleOfSim)</li></ul>
</li><li data-inline-task-id="9">Checks<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="10">If no packets are sent, test should fail.  <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> (#Check.AIU.NoPktsSentFail, #Check.DCE.NoPktsSentFail, #Check.IOC.NoPktsSentFail, #Check.DMI.NoPktsSentFail)</li><li data-inline-task-id="11">End of sim checks<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="12">All fifos are empty.</li><li data-inline-task-id="13">Are credits are back to reset value.</li><li data-inline-task-id="14">All transaction tables are empty.</li></ul>
</li><li data-inline-task-id="15">Add live check for cache fill active and evict bits.<br/><br/></li></ul>
</li><li data-inline-task-id="16">Performance<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="17">Publish Latency Data for IOC for each of the static configurations.<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="18">This can be done at the system level where we have one test that will measure rd and write latencies on every AIU.</li></ul>
</li></ul>
</li></ul>
</li></ul><p> </p><p> </p><ul><li><span class="legacy-color-text-red2"><strong>DCE Review System Architecture - 5/25/16</strong></span><ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="19">ACHL Code coverage reviewed.</li><li data-inline-task-id="20">Pick a random IOC from the config file to run tests on.</li><li data-inline-task-id="21">Configuration space<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="22">useACEQoS Port is set, but SFI wPriority is 0 and vice-versa.</li></ul>
</li><li data-inline-task-id="23">Coverage properties<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="24">To make sure that Non-Secure Address doesn't hit in cache which has the same address with secure address and vice-versa</li><li data-inline-task-id="25">Correctable/Uncorrectable Errors – <br/><ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="26">Coverage and assertion -- Counters to count when errors get injected and corrected. Test should fail if counters are 0. Trigger coverage property based on these counters.</li><li data-inline-task-id="27">Cross of Error detection with Maintenance Ops.</li><li data-inline-task-id="28">Errors are being injected on all Transaction types</li><li data-inline-task-id="29">Coverage Property to make sure all types of transport errors have been seen.</li><li data-inline-task-id="30">List of tests in the testplan confirming how errors are being injected and how it is confirmed.</li><li data-inline-task-id="31">Cross propagated errors with all transaction types including DVMs.</li></ul>
</li></ul>
</li><li data-inline-task-id="32">Test<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="33">Assert reset in the middle of the simulations.</li><li data-inline-task-id="34">Test should be smart enough to call OCP driver at any time and access CSRs.</li><li data-inline-task-id="35">Recall Error logging may not be tested completely.</li><li data-inline-task-id="36">Logging of uncorrectable/correctable/recall errors (way/set) needs to be thoroughly tested.</li><li data-inline-task-id="37">Section 8.7 needs to be addressed.</li></ul>
</li><li data-inline-task-id="38">Checks<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="39">If no packets are send, test should fail.</li><li data-inline-task-id="40">End of sim checks<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="41">All fifos are empty.</li><li data-inline-task-id="42">Are credits are back to reset value.</li><li data-inline-task-id="43">All transaction tables are empty.</li></ul>
</li><li data-inline-task-id="44">Transport Error Power Management/Timeout – Check to ensure that TR is interpreted as 0.</li><li data-inline-task-id="45">Top level assertion that when interrupt enable is not set, no interrupts are generated.</li><li data-inline-task-id="46">Error count should be frozen when threshold is met.<br/><br/></li></ul>
</li><li data-inline-task-id="47">Performance<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="48">Publish Latency Data for IOC for each of the static configurations.</li></ul>
<br/><br/></li></ul>
</li><li><span class="legacy-color-text-red2"><strong>DMI Review System Architecture - 5/26/16</strong></span><ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="49">ACHL Code coverage reviewed. DONE</li><li data-inline-task-id="50">Pick a random DMI from the config file to run tests on.</li><li data-inline-task-id="51">Configuration space<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="52">useACEQoS Port is set, but SFI wPriority is 0 and vice-versa.</li></ul>
</li><li data-inline-task-id="53">Coverage properties<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="54">To make sure that Non-Secure Address doesn't hit in cache which has the same address with secure address and vice-versa.</li><li data-inline-task-id="55">Correctable/Uncorrectable Errors – <br/><ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="56">Coverage and assertion -- Counters to count when errors get injected and corrected. Test should fail if counters are 0. Trigger coverage property based on these counters.</li><li data-inline-task-id="57">Cross of Error detection with Maintenance Ops.</li><li data-inline-task-id="58">Errors are being injected on all Transaction types</li><li data-inline-task-id="59">Coverage Property to make sure all types of transport errors have been seen.</li><li data-inline-task-id="60">List of tests in the testplan confirming how errors are being injected and how it is confirmed.</li></ul>
</li></ul>
</li><li data-inline-task-id="61">Test<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="62">Assert reset in the middle of the simulations.</li><li data-inline-task-id="63">Test should be smart enough to call OCP driver at any time and access CSRs.</li><li data-inline-task-id="64">Recall Error logging may not be tested completely.</li><li data-inline-task-id="65">Logging of uncorrectable/correctable/recall errors (way/set) needs to be thoroughly tested.</li><li data-inline-task-id="66">Section 8.7 needs to be addressed.</li></ul>
</li><li data-inline-task-id="67">Checks<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="68">If no packets are send, test should fail.</li><li data-inline-task-id="69">End of sim checks</li><li data-inline-task-id="70">All fifos are empty.</li><li data-inline-task-id="71">Are credits are back to reset value.</li><li data-inline-task-id="72">All transaction tables are empty.</li><li data-inline-task-id="73">Transport Error Power Management/Timeout – Check to ensure that TR is interpreted as 0.</li><li data-inline-task-id="74">Top level assertion that when interrupt enable is not set, no interrupts are generated.</li><li data-inline-task-id="75">Error count should be frozen when threshold is met.</li></ul>
</li><li data-inline-task-id="76">Performance</li><li data-inline-task-id="77">Maintenance and Debug (Section 9)<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="78">Check that when a debug operation is active, a new debug operation is ignored.</li><li data-inline-task-id="79">Check that, at the block level, when we quiesce the system to read debug registers, both the SFI master and slave req/rsp interfaces and the AXI master/slave channels are quiesced (this is called by the CSAS as the only requirement needed to have correct debug read data output).</li><li data-inline-task-id="80">Add a check to make sure that Debug Fail is set only because a collision between a functional access and a debug register access. </li></ul>
</li><li data-inline-task-id="81">Software model (Section 11)<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="82">Randomize memory hint timeout value. </li><li data-inline-task-id="83">Can re-randomize the timeout in the middle of the simulation.</li></ul>
</li><li data-inline-task-id="84">HTT check <ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="85">More accurate and intrusive check in the RTL to make sure that when the DMI scoreboard discards a hint due to a timeout, the RTL does it at exactly that cycle. This can be done by looking at internal RTL signals.</li></ul>
</li><li data-inline-task-id="86">DMI transport errors on DTRRsp<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="87">Stimulus currently does not send transport errors on DTRRsp</li></ul>
</li><li data-inline-task-id="88">AXI read and write response errors<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="89">Add coverage to make sure that these are being generated.</li></ul>
</li><li data-inline-task-id="90">End of reset checks<ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="91">Assertions to make sure all entries called out in Section 6 are initialized when reset de-asserts.</li></ul>
</li></ul>
</li></ul><h2 id="Verif-Ncore1.7-Newendofsimchecks">New end of sim checks</h2><ul class="inline-task-list" data-inline-tasks-content-id="16169036"><li data-inline-task-id="92"><span><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> #Check.AIU.EndOfSimErrorLoggingCheck Check ErrVld, ErrOvf and ErrCount should be 0</span></li><li class="checked" data-inline-task-id="93"><span><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a> #Check.DCE.EndOfSimErrorLoggingCheck Check ErrVld, ErrOvf and ErrCount should be 0<br/></span></li><li data-inline-task-id="94"><span><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> #Check.DMI.EndOfSimErrorLoggingCheck Check ErrVld, ErrOvf and ErrCount should be 0<br/></span></li></ul>