	component nios_system is
		port (
			clk_clk        : in    std_logic                     := 'X';             -- clk
			reset_reset_n  : in    std_logic                     := 'X';             -- reset_n
			sram_DQ        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_ADDR      : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_LB_N      : out   std_logic;                                        -- LB_N
			sram_UB_N      : out   std_logic;                                        -- UB_N
			sram_CE_N      : out   std_logic;                                        -- CE_N
			sram_OE_N      : out   std_logic;                                        -- OE_N
			sram_WE_N      : out   std_logic;                                        -- WE_N
			dram_addr      : out   std_logic_vector(11 downto 0);                    -- addr
			dram_ba        : out   std_logic_vector(1 downto 0);                     -- ba
			dram_cas_n     : out   std_logic;                                        -- cas_n
			dram_cke       : out   std_logic;                                        -- cke
			dram_cs_n      : out   std_logic;                                        -- cs_n
			dram_dq        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			dram_dqm       : out   std_logic_vector(1 downto 0);                     -- dqm
			dram_ras_n     : out   std_logic;                                        -- ras_n
			dram_we_n      : out   std_logic;                                        -- we_n
			sw_export      : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			led_out_export : out   std_logic_vector(9 downto 0)                      -- export
		);
	end component nios_system;

