PPA Report for Pipeline_AND.v (Module: Pipeline_AND)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 20
FF Count: 50
IO Count: 54
Cell Count: 200

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1014.20 MHz
End-to-End Path Delay: 3.657 ns
Reg-to-Reg Critical Path Delay: 0.770 ns

POWER METRICS:
-------------
Total Power Consumption: 0.461 W
