7.602899] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.602905] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.602912] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.602919] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.602925] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.602932] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.602939] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.602945] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.604167] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.624247] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.637479] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.653087] RTW: module init ret=0
[    8.281882] RTW: txpath=0x1, rxpath=0x1
[    8.281894] RTW: txpath_1ss:0x1, num:1
[    8.368059] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.053057] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.341153] RTW: start auth
[   10.345756] RTW: auth success, start assoc
[   10.350948] RTW: assoc success
[   10.351041] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.352509] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.352521] RTW: mac_id : 0
[   10.352526] RTW: wireless_mode : 0x0b
[   10.352532] RTW: mimo_type : 0
[   10.352537] RTW: static smps : N
[   10.352543] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.352549] RTW: rate_id : 3
[   10.352555] RTW: rssi : -1 (%), rssi_level : 0
[   10.352561] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.352567] RTW: disable_ra : N, disable_pt : N
[   10.352573] RTW: is_noisy : N
[   10.352577] RTW: txrx_state : 0
[   10.352584] RTW: curr_tx_rate : CCK_1M (L)
[   10.352589] RTW: curr_tx_bw : 20MHz
[   10.352595] RTW: curr_retry_ratio : 0
[   10.352601] RTW: ra_mask : 0x00000000000fffff
[   10.352601] 
[   10.354723] RTW: recv eapol packet 1/4
[   10.355880] RTW: send eapol packet 2/4
[   10.361614] RTW: recv eapol packet 3/4
[   10.361994] RTW: send eapol packet 4/4
[   10.363156] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.363439] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.440918] codec_codec_ctl: set repaly channel...
[   13.440956] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.440963] codec_codec_ctl: set sample rate...
[   13.441050] codec_codec_ctl: set device...
[   13.679166] codec_set_device: set device: speaker...
[  157.292972] ISP Register Monitor v1.3 initializing
[  157.293305] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  157.320774] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  157.322340] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  157.322478] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  159.473014] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  159.478538] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  159.478555] *** PROBE: ISP device allocated successfully: 80480000 ***
[  159.478571] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  159.478577] *** PROBE: ISP device mutex and spinlock initialized ***
[  159.478584] *** PROBE: Event callback structure initialized at 0x80541680 (offset 0xc from isp_dev) ***
[  159.478594] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  159.478602] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  159.478608] *** PROBE: Platform data: c06b58d0 ***
[  159.478613] *** PROBE: Platform data validation passed ***
[  159.478619] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  159.478625] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  159.478631] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  159.478636] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  159.478642] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  159.498542] All ISP subdev platform drivers registered successfully
[  159.501240] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  159.501254] *** Registering platform device 0 from platform data ***
[  159.506918] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  159.506934] *** tx_isp_subdev_init: pdev=c06b55b0, sd=85217c00, ops=c06b5bd0 ***
[  159.506941] *** tx_isp_subdev_init: ourISPdev=80480000 ***
[  159.506948] *** tx_isp_subdev_init: ops=c06b5bd0, ops->core=c06b5c04 ***
[  159.506954] *** tx_isp_subdev_init: ops->core->init=c066c238 ***
[  159.506961] *** tx_isp_subdev_init: Set sd->dev=c06b55c0, sd->pdev=c06b55b0 ***
[  159.506967] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  159.506973] tx_isp_module_init: Module initialized for isp-w00
[  159.506979] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  159.506986] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  159.506993] tx_isp_subdev_init: platform_get_resource returned c06b56a8 for device isp-w00
[  159.507001] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  159.507011] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  159.507017] isp_subdev_init_clks: Using platform data clock arrays: c06b5698
[  159.507023] isp_subdev_init_clks: Using platform data clock configs
[  159.507031] Platform data clock[0]: name=cgu_isp, rate=100000000
[  159.507042] Clock cgu_isp: set rate 100000000 Hz, result=0
[  159.507049] Clock cgu_isp enabled successfully
[  159.507056] Platform data clock[1]: name=isp, rate=65535
[  159.507064] Clock isp enabled successfully
[  159.509421] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  159.509435] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  159.509445] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.509454] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  159.509465] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.509474] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  159.509487] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.509497] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.509506] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  159.509516] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  159.509525] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  159.509536] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  159.509545] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  159.509555] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  159.509564] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  159.509573] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  159.509583] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  159.509593] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  159.509603] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  159.509613] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  159.509623] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  159.511447] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  159.511461] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  159.511471] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  159.511481] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.511489] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.511499] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  159.511509] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  159.511519] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  159.511545] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  159.511554] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  159.511565] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  159.511575] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.511586] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.511595] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.511605] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  159.511614] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.511623] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.511633] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  159.511643] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  159.511653] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  159.511987] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  159.511999] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  159.512009] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  159.512018] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  159.512028] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  159.512037] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  159.512047] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  159.512057] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  159.512066] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  159.512075] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  159.512085] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  159.512094] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  159.512104] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  159.512113] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  159.512123] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  159.512133] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  159.512144] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  159.512153] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  159.512163] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  159.512172] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  159.512181] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  159.528297] CPM clock gates configured
[  159.528311] isp_subdev_init_clks: Successfully initialized 2 clocks
[  159.528321] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b55b0, sd=85217c00, ourISPdev=80480000 ***
[  159.528330] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80480000 ***
[  159.528336] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  159.528341] *** DEBUG: About to check device name matches ***
[  159.528348] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  159.528355] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[  159.528362] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[  159.528368] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[  159.528375] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  159.528381] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  159.528404] *** Platform device 0 (isp-w00) registered successfully ***
[  159.528411] *** Registering platform device 1 from platform data ***
[  159.532223] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  159.532238] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  159.532245] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  159.532251] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  159.532257] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  159.532263] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  159.532269] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  159.532275] *** VIC will operate in FULL mode with complete buffer operations ***
[  159.532281] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  159.532288] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  159.532294] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  159.532301] *** VIC PROBE: Stored vic_dev pointer 8117e000 in subdev dev_priv ***
[  159.532307] *** VIC PROBE: Set host_priv to vic_dev 8117e000 for Binary Ninja compatibility ***
[  159.532313] *** VIC PROBE: CRITICAL - Configuring VIC interrupts BEFORE clock enablement ***
[  159.532319] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) - avoids ISP Core register conflicts ***
[  159.532325] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  159.532333] *** VIC HW INIT: VIC hardware enabled and ready (status=0x00000000 after 1 iterations) ***
[  159.532339] *** VIC HW INIT: VIC hardware fully enabled - now configuring interrupt registers ***
[  159.532345] *** VIC HW INIT: Configuring VIC interrupts EXACTLY like working branch ***
[  159.532351] *** VIC HW INIT: Applied ISP control interrupts 0x04=0x07800438, 0x0c=0xb5742249 ***
[  159.532357] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  159.532364] *** VIC HW INIT VERIFY (SECONDARY): 0x04=0x00000000 (expected 0x07800438), 0x0c=0x00000000 (expected 0xb5742249) ***
[  159.532371] *** VIC HW INIT VERIFY (SECONDARY): 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  159.532377] *** VIC HW INIT: Secondary space failed, trying PRIMARY VIC space (0x133e0000) ***
[  159.532385] *** VIC HW INIT VERIFY (PRIMARY): 0x04=0x07800438 (expected 0x07800438), 0x0c=0x00000001 (expected 0xb5742249) ***
[  159.532393] *** VIC HW INIT VERIFY (PRIMARY): 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  159.532400] *** VIC HW INIT: WARNING - VIC interrupt configuration issues: int_ok=0, basic_ok=1 ***
[  159.532406] *** VIC HW INIT: Basic hardware initialization complete - ready for full VIC configuration ***
[  159.532412] *** VIC PROBE: SUCCESS - VIC interrupts configured BEFORE clocks enabled ***
[  159.532419] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  159.532427] *** tx_isp_subdev_init: pdev=c06b56c8, sd=8117e000, ops=c06b5b50 ***
[  159.532433] *** tx_isp_subdev_init: ourISPdev=80480000 ***
[  159.532440] *** tx_isp_subdev_init: ops=c06b5b50, ops->core=c06b5b6c ***
[  159.532446] *** tx_isp_subdev_init: ops->core->init=c0681480 ***
[  159.532453] *** tx_isp_subdev_init: Set sd->dev=c06b56d8, sd->pdev=c06b56c8 ***
[  159.532459] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  159.532466] tx_isp_module_init: Module initialized for isp-w02
[  159.532471] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  159.532480] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  159.532487] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  159.532497] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06743f8, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80480000) ***
[  159.532505] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06743f8, thread=c0667584 ***
[  159.534803] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  159.534814] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  159.534821] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  159.534830] tx_isp_subdev_init: platform_get_resource returned c06b57c0 for device isp-w02
[  159.534838] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  159.534849] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  159.534855] isp_subdev_init_clks: Using platform data clock arrays: c06b57b0
[  159.534869] isp_subdev_init_clks: Using platform data clock configs
[  159.534877] Platform data clock[0]: name=cgu_isp, rate=100000000
[  159.534887] Clock cgu_isp: set rate 100000000 Hz, result=0
[  159.534893] Clock cgu_isp enabled successfully
[  159.534899] Platform data clock[1]: name=isp, rate=65535
[  159.534906] Clock isp enabled successfully
[  159.558289] CPM clock gates configured
[  159.558303] isp_subdev_init_clks: Successfully initialized 2 clocks
[  159.558314] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b56c8, sd=8117e000, ourISPdev=80480000 ***
[  159.558323] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80480000 ***
[  159.558329] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  159.558334] *** DEBUG: About to check device name matches ***
[  159.558340] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  159.558346] *** DEBUG: Retrieved vic_dev from subdev data: 8117e000 ***
[  159.558352] *** DEBUG: About to set ourISPdev->vic_dev = 8117e000 ***
[  159.558358] *** DEBUG: ourISPdev before linking: 80480000 ***
[  159.558364] *** DEBUG: ourISPdev->vic_dev set to: 8117e000 ***
[  159.558370] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  159.558376] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  159.558381] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  159.558389] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  159.558395] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  159.558401] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  159.558407] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  159.558429] *** Platform device 1 (isp-w02) registered successfully ***
[  159.558436] *** Registering platform device 2 from platform data ***
[  159.562559] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  159.562575] *** tx_isp_subdev_init: pdev=c06b54d8, sd=80492000, ops=c06b6a34 ***
[  159.562581] *** tx_isp_subdev_init: ourISPdev=80480000 ***
[  159.562588] *** tx_isp_subdev_init: ops=c06b6a34, ops->core=c06b6a54 ***
[  159.562595] *** tx_isp_subdev_init: ops->core->init=c068da60 ***
[  159.562601] *** tx_isp_subdev_init: Set sd->dev=c06b54e8, sd->pdev=c06b54d8 ***
[  159.562608] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6a34 ***
[  159.562615] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b5bd0 ***
[  159.562621] tx_isp_module_init: Module initialized for isp-w01
[  159.562627] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  159.562635] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b54d8, sd=80492000, ourISPdev=80480000 ***
[  159.562643] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80480000 ***
[  159.562649] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  159.562654] *** DEBUG: About to check device name matches ***
[  159.562659] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  159.562665] *** LINKED VIN device: 80492000 ***
[  159.562673] *** VIN SUBDEV OPS CONFIGURED: core=c06b6a54, video=c06b6a48, s_stream=c068dc58 ***
[  159.562680] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  159.562685] *** VIN INITIALIZATION: Calling tx_isp_vin_init immediately during probe ***
[  159.562692] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  159.562698] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  159.562705] *** tx_isp_get_sensor: subdevs[5] = NULL ***
[  159.562710] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[  159.562716] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  159.562721] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  159.562727] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  159.562733] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  159.562739] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  159.562744] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  159.562750] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  159.562756] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  159.562761] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  159.562768] *** tx_isp_get_sensor: Found real sensor: 85217c00 ***
[  159.562774] *** tx_isp_get_sensor: Sensor attributes are NULL - setting up default attributes ***
[  159.562780] *** tx_isp_get_sensor: Default sensor attributes set up successfully ***
[  159.562786] VIN: tx_isp_vin_init: a0 (sensor) = 85217c00
[  159.562793] VIN: tx_isp_vin_init: using VIN device from global ISP: 80492000
[  159.562799] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  159.562807] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[  159.562813] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  159.562818] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  159.562824] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  159.562829] *** VIN INITIALIZATION: SUCCESS during probe phase ***
[  159.562836] *** VIN PROBE: Set dev_priv to vin_dev 80492000 AFTER subdev_init ***
[  159.562842] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  159.562861] *** Platform device 2 (isp-w01) registered successfully ***
[  159.562869] *** Registering platform device 3 from platform data ***
[  159.565373] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  159.565388] *** tx_isp_subdev_init: pdev=c06b5398, sd=80492400, ops=c06b5c84 ***
[  159.565395] *** tx_isp_subdev_init: ourISPdev=80480000 ***
[  159.565402] *** tx_isp_subdev_init: ops=c06b5c84, ops->core=c06bcc5c ***
[  159.565407] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  159.565415] *** tx_isp_subdev_init: Set sd->dev=c06b53a8, sd->pdev=c06b5398 ***
[  159.565421] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5c84 ***
[  159.565428] *** tx_isp_subdev_init: ops->sensor=c06bcc50, csi_subdev_ops=c06b5bd0 ***
[  159.565435] tx_isp_module_init: Module initialized for isp-fs
[  159.565440] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  159.565447] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  159.565454] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  159.565460] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  159.565467] *** FS PROBE: Set dev_priv to fs_dev 80492400 AFTER subdev_init ***
[  159.565474] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  159.565493] *** Platform device 3 (isp-fs) registered successfully ***
[  159.565500] *** Registering platform device 4 from platform data ***
[  159.572665] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  159.572679] *** tx_isp_create_core_device: Creating ISP core device ***
[  159.572689] *** tx_isp_create_core_device: Core device created successfully: 8117e400 ***
[  159.572695] *** CORE PROBE: Set dev_priv to core_dev 8117e400 ***
[  159.572701] *** CORE PROBE: Set host_priv to core_dev 8117e400 - PREVENTS BadVA CRASH ***
[  159.572708] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  159.572716] *** tx_isp_subdev_init: pdev=c06b5260, sd=8117e400, ops=c06b5988 ***
[  159.572722] *** tx_isp_subdev_init: ourISPdev=80480000 ***
[  159.572729] *** tx_isp_subdev_init: ops=c06b5988, ops->core=c06b59b4 ***
[  159.572735] *** tx_isp_subdev_init: ops->core->init=c067dfa8 ***
[  159.572742] *** tx_isp_subdev_init: Set sd->dev=c06b5270, sd->pdev=c06b5260 ***
[  159.572749] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  159.572755] *** tx_isp_subdev_init: Calling core init function to trigger tisp_init ***
[  159.572762] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  159.572767] *** ispcore_core_ops_init: ISP device=80480000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  159.572776] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  159.572782] *** tx_isp_get_sensor: subdevs[5] = NULL ***
[  159.572788] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[  159.572793] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  159.572799] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  159.572805] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  159.572811] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  159.572816] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  159.572822] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  159.572827] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  159.572833] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  159.572839] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  159.572845] *** tx_isp_get_sensor: Found real sensor: 85217c00 ***
[  159.572851] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  159.572857] ispcore_core_ops_init: VIC device=8117e000, state=1ispcore_core_ops_init: Complete, result=0
[  159.572865] *** tx_isp_subdev_init: Core init SUCCESS - tisp_init should have been called ***
[  159.572872] tx_isp_module_init: Module initialized for isp-m0
[  159.572878] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  159.572886] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  159.572893] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  159.572903] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06743f8, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80480000) ***
[  159.572911] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06743f8, thread=c0667584 ***
[  159.575189] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  159.575200] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  159.575207] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  159.575216] tx_isp_subdev_init: platform_get_resource returned c06b5360 for device isp-m0
[  159.575224] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  159.575235] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  159.575241] isp_subdev_init_clks: Using platform data clock arrays: c06b5348
[  159.575247] isp_subdev_init_clks: Using platform data clock configs
[  159.575255] Platform data clock[0]: name=cgu_isp, rate=100000000
[  159.575265] Clock cgu_isp: set rate 100000000 Hz, result=0
[  159.575271] Clock cgu_isp enabled successfully
[  159.575277] Platform data clock[1]: name=isp, rate=65535
[  159.575285] Clock isp enabled successfully
[  159.575291] Platform data clock[2]: name=csi, rate=65535
[  159.575299] Clock csi enabled successfully
[  159.577271] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  159.577284] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.577294] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  159.577303] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  159.577315] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  159.577325] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  159.577335] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  159.577344] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  159.577357] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  159.577366] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  159.577376] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  159.577385] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  159.577395] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  159.577404] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  159.577413] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  159.577423] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  159.577432] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  159.577442] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  159.577451] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  159.577461] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  159.577470] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  159.577479] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  159.577489] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  159.577499] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  159.577508] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  159.577518] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  159.577527] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  159.577543] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  159.577552] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  159.577562] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  159.580559] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  159.580573] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  159.580582] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  159.598289] CPM clock gates configured
[  159.598303] isp_subdev_init_clks: Successfully initialized 3 clocks
[  159.598313] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5260, sd=8117e400, ourISPdev=80480000 ***
[  159.598322] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80480000 ***
[  159.598328] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  159.598333] *** DEBUG: About to check device name matches ***
[  159.598340] *** DEBUG: CORE device name matched! Setting up Core device ***
[  159.598347] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  159.598354] *** tx_isp_link_core_device: Linking core device 8117e400 to ISP device 80480000 ***
[  159.598361] *** tx_isp_link_core_device: Core device linked successfully ***
[  159.598367] *** Core subdev registered at slot 4: 8117e400 ***
[  159.598373] *** LINKED CORE device: 8117e400 ***
[  159.598378] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  159.598384] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  159.598391] *** tx_isp_core_device_init: Initializing core device: 8117e400 ***
[  159.598411] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  159.598417] *** tx_isp_core_device_init: Core device initialized successfully ***
[  159.598423] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  159.598431] *** tx_isp_link_core_device: Linking core device 8117e400 to ISP device 80480000 ***
[  159.598437] *** tx_isp_link_core_device: Core device linked successfully ***
[  159.598443] *** Core subdev registered at slot 5: 8117e400 ***
[  159.598457] *** tx_isp_core_probe: Assigned frame_channels=8117e800 to core_dev ***
[  159.598463] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  159.598468] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  159.598474] *** tx_isp_core_probe: Calling sensor_early_init ***
[  159.598479] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  159.598485] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  159.598491] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  159.598498] ispcore_slake_module: VIC device=8117e000, state=1ispcore_slake_module: Processing subdevices
[  159.598507] *** DEBUG: isp_dev=80480000, isp_dev->subdevs=80483274 ***<6>[  159.598515] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  159.598521] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  159.598529] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  159.598533] ispcore_slake_module: CSI slake success
[  159.598538] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  159.598545] *** tx_isp_vic_slake_subdev: ENTRY - sd=8117e000 ***
[  159.598551] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8117e000, current state=1 ***
[  159.598558] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  159.598563] ispcore_slake_module: VIC slake success
[  159.598568] *** ispcore_slake_module: Calling slake_module for Sensor subdev ***
[  159.598574] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  159.598580] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  159.598585] ispcore_slake_module: Sensor slake success
[  159.598589] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  159.598595] ispcore_slake_module: Managing ISP clocks
[  159.598599] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  159.598607] ispcore_slake_module: Complete, result=0<6>[  159.598613] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  159.598618] *** tx_isp_core_probe: Core device setup complete ***
[  159.598623] ***   - Core device: 8117e400 ***
[  159.598629] ***   - Channel count: 6 ***
[  159.598635] ***   - Linked to ISP device: 80480000 ***
[  159.598640] *** tx_isp_core_probe: Initializing core tuning system ***
[  159.598645] isp_core_tuning_init: Initializing tuning data structure
[  159.598657] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[  159.598663] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  159.598669] *** SAFE: mode_flag properly initialized using struct member access ***
[  159.598675] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  159.598679] *** tx_isp_core_probe: Set platform driver data ***
[  159.598685] *** tx_isp_core_probe: Set global core device reference ***
[  159.598691] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  159.598697] ***   - Core device: 8117e400 ***
[  159.598702] ***   - Tuning device: 84d56000 ***
[  159.598707] *** tx_isp_core_probe: Creating frame channel devices ***
[  159.598713] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  159.602983] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  159.605489] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  159.613097] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  159.615703] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  159.615713] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  159.615719] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  159.615725] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  159.615731] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  159.615739] tisp_code_create_tuning_node: Allocated dynamic major 251
[  159.623213] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  159.623225] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  159.623231] *** tx_isp_core_probe: Core probe completed successfully ***
[  159.623251] *** Platform device 4 (isp-m0) registered successfully ***
[  159.623257] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  159.623279] *** Created /proc/jz/isp directory ***
[  159.623287] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  159.623297] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
d[  159.623303] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  159.623311] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683278 ***
[  159.623318] *** PROC ENTRY FIX: Using ISP device 80480000 instead of VIC device 8117e000 for isp-w02 ***
[  159.623327] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  159.623333] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  159.623342] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  159.623352] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  159.623361] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  159.623367] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  159.623372] *** Misc device registration handled via main tx-isp device ***
[  159.623378] *** Misc device registration handled via main tx-isp device ***
[  159.623383] *** Misc device registration handled via main tx-isp device ***
[  159.623389] *** Misc device registration handled via main tx-isp device ***
[  159.623394] *** Misc device registration handled via main tx-isp device ***
[  159.623400] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  159.623409] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  159.623417] *** Frame channel 1 initialized: 640x360, state=2 ***
[  159.623422] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  159.623429] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8117e000 ***
[  159.623435] *** tx_isp_module_init: VIC device successfully linked ***
[  159.623441] *** INITIALIZING HARDWARE INTERRUPTS FOR IRQ 37 AND 38 ***
[  159.623446] *** USING BINARY NINJA tx_isp_request_irq FOR HARDWARE INTERRUPTS ***
[  159.623451] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  159.623457] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  159.623463] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  159.623469] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  159.623475] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  159.623480] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  159.623486] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  159.623491] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  159.623497] *** vic_start_ok SET TO 1 - INTERRUPTS WILL NOW BE PROCESSED! ***
[  159.623503] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  159.623508] *** PROBE: Binary Ninja reference implementation complete ***
[  159.628557] *** tx_isp_init: Platform device and driver registered successfully ***
[  159.658647] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  159.660485] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  159.660527] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  159.660537] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  161.646323] === gc2053 SENSOR MODULE INIT ===
[  161.654490] gc2053 I2C driver registered, waiting for device creation by ISP
[  164.363999] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  164.364013] *** tx_isp_open: Calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  164.364020] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  164.364027] *** ispcore_core_ops_init: ISP device=80480000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  164.364036] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  164.364044] *** tx_isp_get_sensor: subdevs[5] = 8117e400, ops = c06b5988 ***
[  164.364050] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b599c ***
[  164.364056] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[  164.364062] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  164.364068] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  164.364073] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  164.364079] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  164.364084] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  164.364090] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  164.364096] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  164.364101] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  164.364107] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  164.364114] *** tx_isp_get_sensor: Found real sensor: 85217c00 ***
[  164.364120] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  164.364126] ispcore_core_ops_init: VIC device=8117e000, state=1ispcore_core_ops_init: Complete, result=0
[  164.364134] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  164.364140] *** tx_isp_open: REFERENCE DRIVER TIMING - Tuning system now available for immediate use ***
[  164.364146] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  164.364489] ISP IOCTL: cmd=0x805056c1 arg=0x76f30d60
[  164.364504] subdev_sensor_ops_ioctl: cmd=0x2000000
[  164.364509] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  164.364516] *** Creating I2C sensor device on adapter 0 ***
[  164.364524] *** Creating I2C device: gc2053 at 0x37 ***
[  164.364530] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  164.364537] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  164.364543] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  164.371240] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  164.378533] === GC2053 SENSOR PROBE START ===
[  164.378550] sensor_probe: client=854ecd00, addr=0x37, adapter=84074c10 (i2c0)
[  164.378556] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  164.378562] Requesting reset GPIO 18
[  164.378570] GPIO reset sequence: HIGH -> LOW -> HIGH
[  164.608278] GPIO reset sequence completed successfully
[  164.608291] === GPIO INITIALIZATION COMPLETE ===
[  164.608301] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  164.608317] sensor_probe: data_interface=1, sensor_max_fps=30
[  164.608322] sensor_probe: MIPI 30fps
[  164.608329] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  164.608337] *** tx_isp_subdev_init: pdev=c06df018, sd=81125400, ops=c06df0f8 ***
[  164.608344] *** tx_isp_subdev_init: ourISPdev=80480000 ***
[  164.608351] *** tx_isp_subdev_init: ops=c06df0f8, ops->core=c06df124 ***
[  164.608357] *** tx_isp_subdev_init: ops->core->init=c06dc654 ***
[  164.608363] *** tx_isp_subdev_init: Set sd->dev=c06df028, sd->pdev=c06df018 ***
[  164.608371] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06df0f8, ops->sensor=c06df10c ***
[  164.608377] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  164.608384] *** tx_isp_subdev_init: SENSOR subdev registered at slot 6, sd=81125400 ***
[  164.608391] *** tx_isp_subdev_init: SENSOR ops=c06df0f8, ops->sensor=c06df10c ***
[  164.608397] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  164.608403] tx_isp_module_init: Module initialized for (null)
[  164.608409] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  164.608417] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06df018, sd=81125400, ourISPdev=80480000 ***
[  164.608425] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80480000 ***
[  164.608431] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  164.608435] *** DEBUG: About to check device name matches ***
[  164.608443] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  164.608450] *** SENSOR 'gc2053' already registered at subdev index 6 (sd=81125400) ***
[  164.608456] *** SENSOR: Skipping duplicate registration to prevent multiple sensor inits ***
[  164.608462] sensor_probe: I2C client association complete
[  164.608471]   sd=81125400, client=854ecd00, addr=0x37, adapter=i2c0
[  164.608476] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  164.608485] sensor_read: reg=0xf0, client=854ecd00, adapter=i2c0, addr=0x37
[  164.608980] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  164.608987] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  164.608993] *** SUCCESS: I2C communication working after GPIO reset! ***
[  164.609001] sensor_read: reg=0xf1, client=854ecd00, adapter=i2c0, addr=0x37
[  164.609487] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  164.609494] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  164.609499] === I2C COMMUNICATION TEST COMPLETE ===
[  164.609507] Registering gc2053 with ISP framework (sd=81125400, sensor=81125400)
[  164.609513] gc2053 registered with ISP framework successfully
[  164.609535] *** MIPS-SAFE: I2C device created successfully at 0x854ecd00 ***
[  164.609542] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  164.609548] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  164.609555] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  164.609561] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  164.609569] subdev_sensor_ops_ioctl: cmd=0x2000000
[  164.609574] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  164.609581] *** Creating I2C sensor device on adapter 0 ***
[  164.609587] *** Creating I2C device: gc2053 at 0x37 ***
[  164.609593] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  164.609600] *** REUSING EXISTING I2C CLIENT: gc2053 at 0x37 (MIPS-safe) ***
[  164.609607] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  164.609613] subdev_sensor_ops_ioctl: cmd=0x2000000
[  164.609618] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  164.609624] *** Creating I2C sensor device on adapter 0 ***
[  164.609630] *** Creating I2C device: gc2053 at 0x37 ***
[  164.609635] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  164.609643] *** REUSING EXISTING I2C CLIENT: gc2053 at 0x37 (MIPS-safe) ***
[  164.609649] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  164.609664] ISP IOCTL: cmd=0xc050561a arg=0x7fb048a8
[  164.609670] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  164.609677] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  164.609685] ISP IOCTL: cmd=0xc050561a arg=0x7fb048a8
[  164.609691] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  164.609697] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  164.609705] ISP IOCTL: cmd=0xc0045627 arg=0x7fb04900
[  164.609715] ISP IOCTL: cmd=0x800856d5 arg=0x7fb048f8
[  164.609720] TX_ISP_GET_BUF: IOCTL handler called
[  164.609727] TX_ISP_GET_BUF: core_dev=8117e400, isp_dev=80480000
[  164.609733] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  164.609741] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  164.683298] ISP IOCTL: cmd=0x800856d4 arg=0x7fb048f8
[  164.683312] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  164.686310] ISP IOCTL: cmd=0x40045626 arg=0x7fb04910
[  164.686325] subdev_sensor_ops_ioctl: cmd=0x2000003
[  164.686331] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  164.686337] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  164.686344] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  164.686350] subdev_sensor_ops_ioctl: cmd=0x2000003
[  164.686355] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  164.686361] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  164.686367] subdev_sensor_ops_ioctl: cmd=0x2000003
[  164.686372] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  164.686378] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  164.686387] ISP IOCTL: cmd=0x80045612 arg=0x0
[  164.686394] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  164.686399] === ISP Subdevice Array Status ===
[  164.686407]   [0]: isp-w00 (sd=85217c00)
[  164.686415]   [1]: isp-w02 (sd=8117e000)
[  164.686421]   [2]: isp-w01 (sd=80492000)
[  164.686428]   [3]: isp-m0 (sd=8117e400)
[  164.686435]   [4]: isp-m0 (sd=8117e400)
[  164.686441]   [5]: isp-m0 (sd=8117e400)
[  164.686447]   [6]: gc2053 (sd=81125400)
[  164.686453]   [7]: (empty)
[  164.686458]   [8]: (empty)
[  164.686463]   [9]: (empty)
[  164.686468]   [10]: (empty)
[  164.686473]   [11]: (empty)
[  164.686479]   [12]: (empty)
[  164.686483]   [13]: (empty)
[  164.686489]   [14]: (empty)
[  164.686494]   [15]: (empty)
[  164.686499] === End Subdevice Array ===
[  164.686504] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  164.686509] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  164.686515] *** ispcore_activate_module: Fixed for our struct layouts ***
[  164.686521] *** VIC device in state 1, proceeding with activation ***
[  164.686527] *** CLOCK CONFIGURATION SECTION: clk_array=85f1e000, clk_count=2 ***
[  164.686535] Clock 0 set to 100000000 Hz
[  164.686541] Clock 0 enabled
[  164.686547] Clock 1 set to 100000000 Hz
[  164.686553] Clock 1 enabled
[  164.686558] *** SUBDEVICE VALIDATION SECTION ***
[  164.686563] VIC device state set to 2 (activated)
[  164.686568] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  164.686573] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  164.686579] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  164.686584] *** SUBDEVICE INITIALIZATION LOOP ***
[  164.686589] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  164.686596] Calling subdev 6 initialization (REVERSE ORDER - sensors first)
[  164.686603] *** SENSOR_INIT: gc2053 enable=1 ***
[  164.686612] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  164.686619] *** CALLING SENSOR_WRITE_ARRAY WITH c06dfcd0 (should be 137 registers) ***
[  164.686629] sensor_write: reg=0xfe val=0x80, client=854ecd00, adapter=i2c0, addr=0x37
[  164.686949] sensor_write: reg=0xfe val=0x80 SUCCESS
[  164.686956] sensor_write_array: reg[1] 0xfe=0x80 OK
[  164.686965] sensor_write: reg=0xfe val=0x80, client=854ecd00, adapter=i2c0, addr=0x37
[  164.687286] sensor_write: reg=0xfe val=0x80 SUCCESS
[  164.687293] sensor_write_array: reg[2] 0xfe=0x80 OK
[  164.687302] sensor_write: reg=0xfe val=0x80, client=854ecd00, adapter=i2c0, addr=0x37
[  164.687613] sensor_write: reg=0xfe val=0x80 SUCCESS
[  164.687621] sensor_write_array: reg[3] 0xfe=0x80 OK
[  164.687629] sensor_write: reg=0xfe val=0x00, client=854ecd00, adapter=i2c0, addr=0x37
[  164.696401] sensor_write: reg=0xfe val=0x00 SUCCESS
[  164.696413] sensor_write_array: reg[4] 0xfe=0x00 OK
[  164.696425] sensor_write: reg=0xf2 val=0x00, client=854ecd00, adapter=i2c0, addr=0x37
[  164.696743] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  164.696750] sensor_write_array: reg[5] 0xf2=0x00 OK
[  164.696768] sensor_write: reg=0xf3 val=0x00, client=854ecd00, adapter=i2c0, addr=0x37
[  164.697081] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  164.697087] sensor_write_array: reg[6] 0xf3=0x00 OK
[  164.697096] sensor_write: reg=0xf4 val=0x36, client=854ecd00, adapter=i2c0, addr=0x37
[  164.697413] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  164.697421] sensor_write_array: reg[7] 0xf4=0x36 OK
[  164.697429] sensor_write: reg=0xf5 val=0xc0, client=854ecd00, adapter=i2c0, addr=0x37
[  164.697743] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  164.697750] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  164.697759] sensor_write: reg=0xf6 val=0x44, client=854ecd00, adapter=i2c0, addr=0x37
[  164.698072] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  164.698079] sensor_write_array: reg[9] 0xf6=0x44 OK
[  164.698087] sensor_write: reg=0xf7 val=0x01, client=854ecd00, adapter=i2c0, addr=0x37
[  164.698389] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  164.698397] sensor_write_array: reg[10] 0xf7=0x01 OK
[  164.698406] sensor_write: reg=0xf8 val=0x68, client=854ecd00, adapter=i2c0, addr=0x37
[  164.698719] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  164.698727] sensor_write: reg=0xf9 val=0x40, client=854ecd00, adapter=i2c0, addr=0x37
[  164.699041] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  164.699050] sensor_write: reg=0xfc val=0x8e, client=854ecd00, adapter=i2c0, addr=0x37
[  164.699363] sensor_write: reg=0xfc val=0x8e SUCCESS
[  164.699372] sensor_write: reg=0xfe val=0x00, client=854ecd00, adapter=i2c0, addr=0x37
[  164.699685] sensor_write: reg=0xfe val=0x00 SUCCESS
[  164.699694] sensor_write: reg=0x87 val=0x18, client=854ecd00, adapter=i2c0, addr=0x37
[  164.700007] sensor_write: reg=0x87 val=0x18 SUCCESS
[  164.700015] sensor_write: reg=0xee val=0x30, client=854ecd00, adapter=i2c0, addr=0x37
[  164.700329] sensor_write: reg=0xee val=0x30 SUCCESS
[  164.700337] sensor_write: reg=0xd0 val=0xb7, client=854ecd00, adapter=i2c0, addr=0x37
[  164.700651] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  164.700659] sensor_write: reg=0x03 val=0x04, client=854ecd00, adapter=i2c0, addr=0x37
[  164.700972] sensor_write: reg=0x03 val=0x04 SUCCESS
[  164.700981] sensor_write: reg=0x04 val=0x60, client=854ecd00, adapter=i2c0, addr=0x37
[  164.701293] sensor_write: reg=0x04 val=0x60 SUCCESS
[  164.701302] sensor_write: reg=0x05 val=0x04, client=854ecd00, adapter=i2c0, addr=0x37
[  164.703668] sensor_write: reg=0x05 val=0x04 SUCCESS
[  164.703680] sensor_write: reg=0x06 val=0x4c, client=854ecd00, adapter=i2c0, addr=0x37
[  164.703995] sensor_write: reg=0x06 val=0x4c SUCCESS
[  164.704005] sensor_write: reg=0x07 val=0x00, client=854ecd00, adapter=i2c0, addr=0x37
[  164.704316] sensor_write: reg=0x07 val=0x00 SUCCESS
[  164.704325] sensor_write: reg=0x08 val=0x11, client=854ecd00, adapter=i2c0, addr=0x37
[  164.704641] sensor_write: reg=0x08 val=0x11 SUCCESS
[  164.704649] sensor_write: reg=0x09 val=0x00, client=854ecd00, adapter=i2c0, addr=0x37
[  164.704961] sensor_write: reg=0x09 val=0x00 SUCCESS
[  164.704970] sensor_write: reg=0x0a val=0x02, client=854ecd00, adapter=i2c0, addr=0x37
[  164.705283] sensor_write: reg=0x0a val=0x02 SUCCESS
[  164.705292] sensor_write: reg=0x0b val=0x00, client=854ecd00, adapter=i2c0, addr=0x37
[  164.706514] sensor_write: reg=0x0b val=0x00 SUCCESS
[  164.706531] sensor_write: reg=0x0c val=0x02, client=854ecd00, adapter=i2c0, addr=0x37
[  164.706848] sensor_write: reg=0x0c val=0x02 SUCCESS
[  164.706857] sensor_write: reg=0x0d val=0x04, client=854ecd00, adapter=i2c0, addr=0x37
[  164.708294] sensor_write: reg=0x0d val=0x04 SUCCESS
[  164.708305] sensor_write: reg=0x0e val=0x40, client=854ecd00, adapter=i2c0, addr=0x37
[  164.708623] sensor_write: reg=0x0e val=0x40 SUCCESS
[  164.708633] sensor_write: reg=0x12 val=0xe2, client=854ecd00, adapter=i2c0, addr=0x37
[  164.716629] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  164.716644] sensor_write: reg=0x13 val=0x16, client=854ecd00, adapter=i2c0, addr=0x37
[  164.716973] sensor_write: reg=0x13 val=0x16 SUCCESS
[  164.716983] sensor_write: reg=0x19 val=0x0a, client=854ecd00, adapter=i2c0, addr=0x37
[  164.718324] sensor_write: reg=0x19 val=0x0a SUCCESS
[  164.718341] sensor_write: reg=0x21 val=0x1c, client=854ecd00, adapter=i2c0, addr=0x37
[  164.718657] sensor_write: reg=0x21 val=0x1c SUCCESS
[  164.718666] sensor_write: reg=0x28 val=0x0a, client=854ecd00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[  165.248376] *** VIC FULL CONFIG: 0x04=0x00000000 (expected 0x07800438), 0x0c=0x00000001 (expected 0xb5742249) ***
[  165.248383] *** VIC FULL CONFIG: 0x100=0x00000000 (expected 0x2d0), 0x14=0x00000630 (expected 0x2b) ***
[  165.248389] *** VIC FULL CONFIG: CRITICAL - Interrupt registers corrupted after full config! ***
[  165.248394] *** VIC FULL CONFIG: Re-writing interrupt registers to fix corruption ***
[  165.248400] *** VIC FULL CONFIG: Interrupt registers re-written after corruption ***
[  165.248406] *** tx_isp_vic_apply_full_config: Full VIC configuration complete - interrupts should now work ***
[  165.248412] *** vic_core_s_stream: VIC full configuration SUCCESS - interrupts should now work ***
[  165.248419] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  165.248425] tx_vic_enable_irq: VIC interrupts already enabled
[  165.248430] *** tx_vic_enable_irq: completed successfully ***
[  165.248436] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  165.248442] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  165.248448] tx_isp_subdev_pipo: completed successfully, returning 0
[  165.248454] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  165.248460] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  165.248466] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  165.248472] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  165.248478] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  165.248484] *** ispcore_core_ops_init: First tisp_init completed ***
[  165.248490] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[  165.248496] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[  165.248504] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  165.248510] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  165.248516] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.248523] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  165.248530] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  165.248537] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  165.248544] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  165.248551] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  165.248558] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  165.248565] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  165.248572] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  165.248579] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  165.248586] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  165.248593] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  165.248600] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  165.248606] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  165.248614] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  165.248620] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  165.248627] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  165.248632] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  165.248640] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  165.248646] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  165.248653] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  165.248660] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  165.248666] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  165.248671] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.248678] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  165.248684] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  165.248692] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  165.248698] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  165.248705] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  165.248712] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  165.248719] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  165.248726] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  165.248731] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.248738] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  165.248745] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  165.248752] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  165.248759] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  165.248765] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  165.248772] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  165.248779] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  165.248785] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  165.248792] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  165.248798] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  165.248804] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  165.248812] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  165.248820] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  165.248826] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  165.248832] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  165.248838] *** tisp_init: ISP control register set to enable processing pipeline ***
[  165.248845] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  165.248851] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  165.248858] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  165.248864] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  165.248870] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  165.248876] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  165.248887] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80480000 ***
[  165.256335] *** isp_irq_handle: IRQ 37 received, dev_id=80480000 ***
[  165.256341] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  165.264055] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80480000 ***
[  165.264064] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  165.278289] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  165.278305] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  165.278312] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  165.278317] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  165.278324] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  165.278332] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  165.278339] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  165.278346] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  165.278352] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  165.278359] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  165.278365] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  165.278372] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  165.278378] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  165.278385] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  165.278391] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  165.278398] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  165.278405] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  165.278412] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  165.278420] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  165.278428] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  165.278435] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  165.278442] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  165.278448] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  165.278455] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  165.278460] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  165.278466] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  165.278472] *** This should eliminate green frames by enabling proper color processing ***
[  165.278479] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  165.278486] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  165.278492] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  165.278499] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  165.278506] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  165.278512] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  165.278518] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  165.278525] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  165.278532] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  165.278538] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  165.278543] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  165.278548] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  165.278554] *** tisp_init: Standard tuning parameters loaded successfully ***
[  165.278560] *** tisp_init: Custom tuning parameters loaded successfully ***
[  165.278566] tisp_set_csc_version: Setting CSC version 0
[  165.278572] *** CRITICAL ROOT CAUSE FIX: Skipping CSI PHY register 0xc write to prevent VIC interrupt corruption ***
[  165.278578] *** Register 0xc is CSI PHY Control - tuning system must not write to it! ***
[  165.278583] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  165.278590] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  165.278597] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  165.278602] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  165.278608] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  165.278614] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  165.278621] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  165.278626] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  165.278633] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  165.278640] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  165.278645] *** tisp_init: ISP processing pipeline fully enabled ***
[  165.278652] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  165.278658] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  165.278664] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  165.278671] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  165.278678] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  165.278683] tisp_init: ISP memory buffers configured
[  165.278688] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  165.278696] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  165.278704] tiziano_ae_params_refresh: Refreshing AE parameters
[  165.278715] tiziano_ae_params_refresh: AE parameters refreshed
[  165.278720] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  165.278726] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  165.278732] tiziano_ae_para_addr: Setting up AE parameter addresses
[  165.278738] tiziano_ae_para_addr: AE parameter addresses configured
[  165.278744] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  165.278751] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  165.278758] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  165.278765] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  165.278772] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  165.278779] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  165.278786] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  165.278793] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b699814 (Binary Ninja EXACT) ***
[  165.278800] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  165.278806] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  165.278813] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  165.278820] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  165.278826] tiziano_ae_set_hardware_param: Parameters written to AE0
[  165.278832] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  165.278839] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  165.278846] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  165.278852] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  165.278859] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  165.278866] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  165.278872] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  165.278879] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  165.278886] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  165.278892] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  165.278899] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  165.278906] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[ERROR:IMPSystem.cpp]: IMP_ISP_EnableSensor() = -1
terminate called after throwing an instance of 'std::invalid_argument'
  what():  error initializing the imp system.
[  165.278911] tiziano_ae_set_hardware_param: Parameters written to AE1
[  165.278918] *** system_irq_func_set: Registered handler at index 27 ***
[  165.278924] *** system_irq_func_set: Registered handler at index 26 ***
[  165.278930] *** system_irq_func_set: Registered handler at index 29 ***
[  165.278936] *** system_irq_func_set: Registered handler at index 28 ***
[  165.278944] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  165.278960] tiziano_deflicker_expt: Generated 119 LUT entries
[  165.278967] tisp_event_set_cb: Setting callback for event 1
[  165.278974] tisp_event_set_cb: Event 1 callback set to c0684d3c
[  165.278980] tisp_event_set_cb: Setting callback for event 6
[  165.278986] tisp_event_set_cb: Event 6 callback set to c068421c
[  165.278992] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  165.278998] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  165.279005] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  165.279012] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  165.279018] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  165.279024] tiziano_awb_init: AWB hardware blocks enabled
[  165.279029] tiziano_gamma_init: Initializing Gamma processing
[  165.279034] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  165.279094] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  165.279100] tiziano_gib_init: Initializing GIB processing
[  165.279105] tiziano_lsc_init: Initializing LSC processing
[  165.279110] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  165.279117] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  165.279124] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  165.279130] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  165.279136] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  165.279193] tiziano_ccm_init: Initializing Color Correction Matrix
[  165.279198] tiziano_ccm_init: Using linear CCM parameters
[  165.279204] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  165.279211] jz_isp_ccm: EV=64, CT=9984
[  165.279217] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  165.279223] cm_control: saturation=128
[  165.279228] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  165.279235] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  165.279240] tiziano_ccm_init: CCM initialized successfully
[  165.279246] tiziano_dmsc_init: Initializing DMSC processing
[  165.279251] tiziano_sharpen_init: Initializing Sharpening
[  165.279256] tiziano_sharpen_init: Using linear sharpening parameters
[  165.279262] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  165.279269] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  165.279275] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  165.279302] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  165.279308] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  165.279314] tiziano_sharpen_init: Sharpening initialized successfully
[  165.279320] tiziano_sdns_init: Initializing SDNS processing
[  165.279328] tiziano_sdns_init: Using linear SDNS parameters
[  165.279333] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  165.279340] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  165.279346] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  165.279379] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  165.279386] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  165.279391] tiziano_sdns_init: SDNS processing initialized successfully
[  165.279398] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  165.279403] tiziano_mdns_init: Using linear MDNS parameters
[  165.279413] tiziano_mdns_init: MDNS processing initialized successfully
[  165.279418] tiziano_clm_init: Initializing CLM processing
[  165.279424] tiziano_dpc_init: Initializing DPC processing
[  165.279429] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  165.279435] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  165.279442] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  165.279448] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  165.279462] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  165.279469] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  165.279475] tiziano_hldc_init: Initializing HLDC processing
[  165.279481] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  165.279488] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  165.279494] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  165.279502] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  165.279508] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  165.279516] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  165.279522] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  165.279529] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  165.279536] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  165.281348] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  165.281354] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  165.281360] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  165.281366] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  165.281372] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  165.281380] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8117e000, enable=1 ***
[  165.281386] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  165.281391] *** vic_core_s_stream: STREAM ON ***
[  165.281396] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  165.281402] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  165.281408] tx_isp_subdev_pipo: completed successfully, returning 0
[  165.281414] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  165.281420] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  165.281426] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  165.281432] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  165.281438] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  165.281444] *** ispcore_core_ops_init: Second tisp_init completed ***
[  165.281450] *** ispcore_core_ops_init: VIC already streaming (state 4) - preserving state to avoid reinitialization ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  165.281460] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  165.281467] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  165.281473] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  165.281478] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  165.281484] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  165.281489] ispcore_core_ops_init: Complete, result=0<6>[  165.281496] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  165.281502] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  165.281508] *** ispcore_core_ops_init: ISP device=80480000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  165.281516] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.281524] *** tx_isp_get_sensor: subdevs[5] = 8117e400, ops = c06b5988 ***
[  165.281530] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b599c ***
[  165.281538] *** tx_isp_get_sensor: subdevs[6] = 81125400, ops = c06df0f8 ***
[  165.281545] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06df10c ***
[  165.281551] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  165.281556] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  165.281562] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  165.281568] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  165.281574] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  165.281580] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  165.281585] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  165.281591] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  165.281596] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  165.281603] *** tx_isp_get_sensor: Found real sensor: 85217c00 ***
[  165.281610] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  165.281615] ispcore_core_ops_init: VIC device=8117e000, state=4*** ispcore_core_ops_init: INITIALIZING CORE (on=1) ***
[  165.281623] *** ispcore_core_ops_init: Current vic_state (VIC state): 4 ****** ispcore_core_ops_init: VIC already streaming (state 4) - initializing during streaming ***
[  165.281632] *** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***<6>[  165.281638] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.281645] *** tx_isp_get_sensor: subdevs[5] = 8117e400, ops = c06b5988 ***
[  165.281652] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b599c ***
[  165.281659] *** tx_isp_get_sensor: subdevs[6] = 81125400, ops = c06df0f8 ***
[  165.281666] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06df10c ***
[  165.281671] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  165.281677] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  165.281682] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  165.281688] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  165.281694] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  165.281700] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  165.281705] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  165.281711] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  165.281717] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  165.281723] *** tx_isp_get_sensor: Found real sensor: 85217c00 ***
[  165.281728] *** ispcore_core_ops_init: BINARY NINJA MCP - First tisp_init call (00079050) ***
[  165.281732] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***<6>[  165.281739] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[  165.281746] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  165.281753] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  165.281758] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.281766] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  165.281772] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  165.281780] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  165.281787] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  165.281794] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  165.281801] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  165.281808] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  165.281815] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  165.281822] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  165.281829] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  165.281836] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  165.281843] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  165.281850] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  165.281856] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  165.281864] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  165.281870] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  165.281876] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  165.281883] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  165.281890] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  165.281896] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  165.281903] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  165.281909] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  165.281915] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.281922] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  165.281928] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  165.281936] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  165.281942] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  165.281949] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  165.281956] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  165.281962] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  165.281970] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  165.281975] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.281982] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  165.281989] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  165.281996] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  165.282003] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  165.282010] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  165.282016] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  165.282023] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  165.282030] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  165.282036] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  165.282043] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  165.282049] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  165.282057] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  165.282064] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  165.282070] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  165.282077] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  165.282083] *** tisp_init: ISP control register set to enable processing pipeline ***
[  165.282090] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  165.282096] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  165.282102] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  165.282108] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  165.282114] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  165.282121] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  165.282133] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80480000 ***
[  165.289580] *** isp_irq_handle: IRQ 37 received, dev_id=80480000 ***
[  165.289586] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  165.297312] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80480000 ***
[  165.297321] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  165.311528] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.311543] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 160.000 ms)
[  165.311552] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 160.000 ms)
[  165.311562] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 160.000 ms)
[  165.311571] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 160.000 ms)
[  165.311580] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 160.000 ms)
[  165.311590] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 160.000 ms)
[  165.311599] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 160.000 ms)
[  165.311608] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 160.000 ms)
[  165.311618] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 160.000 ms)
[  165.311627] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 160.000 ms)
[  165.311636] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 160.000 ms)
[  165.311646] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 160.000 ms)
[  165.311655] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 160.000 ms)
[  165.311664] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.311674] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 160.000 ms)
[  165.311683] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 160.000 ms)
[  165.311692] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.311702] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 160.000 ms)
[  165.311711] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 160.000 ms)
[  165.311720] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.311729] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 160.000 ms)
[  165.311738] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 160.000 ms)
[  165.311748] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 160.000 ms)
[  165.311757] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 160.000 ms)
[  165.311766] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 160.000 ms)
[  165.311776] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 160.000 ms)
[  165.311786] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 160.000 ms)
[  165.311798] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 160.000 ms)
[  165.311808] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 160.000 ms)
[  165.311817] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 160.000 ms)
[  165.311826] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 160.000 ms)
[  165.311836] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 160.000 ms)
[  165.311845] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.311854] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 160.000 ms)
[  165.311864] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 160.000 ms)
[  165.311873] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 160.000 ms)
[  165.311882] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 160.000 ms)
[  165.311891] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 160.000 ms)
[  165.311900] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 160.000 ms)
[  165.311910] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 160.000 ms)
[  165.311920] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 160.000 ms)
[  165.311929] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 160.000 ms)
[  165.311938] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.311948] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 160.000 ms)
[  165.311957] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 160.000 ms)
[  165.311966] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.311976] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 160.000 ms)
[  165.311985] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 160.000 ms)
[  165.311994] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 160.000 ms)
[  165.312004] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 160.000 ms)
[  165.312013] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 160.000 ms)
[  165.312022] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.312032] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 160.000 ms)
[  165.312042] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 160.000 ms)
[  165.312051] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 160.000 ms)
[  165.312060] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 160.000 ms)
[  165.312070] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 160.000 ms)
[  165.312079] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.312088] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 160.000 ms)
[  165.312097] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312106] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 160.000 ms)
[  165.312116] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312125] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312134] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 160.000 ms)
[  165.312144] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 160.000 ms)
[  165.312154] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 160.000 ms)
[  165.312162] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 160.000 ms)
[  165.312172] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.312181] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 160.000 ms)
[  165.312190] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 160.000 ms)
[  165.312200] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.312210] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 160.000 ms)
[  165.312219] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 160.000 ms)
[  165.312228] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 160.000 ms)
[  165.312238] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 160.000 ms)
[  165.312247] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 160.000 ms)
[  165.312256] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.312266] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 160.000 ms)
[  165.312275] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 160.000 ms)
[  165.312285] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 160.000 ms)
[  165.312294] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 160.000 ms)
[  165.312304] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 160.000 ms)
[  165.312313] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.312322] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 160.000 ms)
[  165.312332] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312341] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 160.000 ms)
[  165.312350] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312360] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312369] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 160.000 ms)
[  165.312378] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 160.000 ms)
[  165.312388] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 160.000 ms)
[  165.312397] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 160.000 ms)
[  165.312406] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.312416] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 160.000 ms)
[  165.312425] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 160.000 ms)
[  165.312435] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.312444] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 160.000 ms)
[  165.312454] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 160.000 ms)
[  165.312463] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 160.000 ms)
[  165.312472] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 160.000 ms)
[  165.312482] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 160.000 ms)
[  165.312491] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.312501] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 160.000 ms)
[  165.312510] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 160.000 ms)
[  165.312520] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 160.000 ms)
[  165.312529] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 160.000 ms)
[  165.312538] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 160.000 ms)
[  165.312548] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.312557] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 160.000 ms)
[  165.312566] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312576] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 160.000 ms)
[  165.312585] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312594] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 160.000 ms)
[  165.312604] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 160.000 ms)
[  165.312613] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 160.000 ms)
[  165.312623] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 160.000 ms)
[  165.312632] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 160.000 ms)
[  165.312641] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.312651] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 160.000 ms)
[  165.312660] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 160.000 ms)
[  165.312670] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.312679] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 160.000 ms)
[  165.312688] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 160.000 ms)
[  165.312698] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 160.000 ms)
[  165.312708] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 160.000 ms)
[  165.312717] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 160.000 ms)
[  165.312726] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 160.000 ms)
[  165.312886] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 160.000 ms)
[  165.312896] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 160.000 ms)
[1]+  Aborted                    prudynt
root@ing-wyze-cam3-a000 ~# dmesg 
[  165.328552] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11b4000 (Binary Ninja EXACT) ***
[  165.328559] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11b4800 (Binary Ninja EXACT) ***
[  165.328566] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11b5000 (Binary Ninja EXACT) ***
[  165.328573] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11b5800 (Binary Ninja EXACT) ***
[  165.328580] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  165.328586] *** tisp_init: AE1 buffer allocated at 0x011b0000 ***
[  165.328591] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  165.328598] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  165.328604] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  165.328610] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  165.328616] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  165.328623] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  165.328632] tiziano_ae_params_refresh: Refreshing AE parameters
[  165.328642] tiziano_ae_params_refresh: AE parameters refreshed
[  165.328648] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  165.328654] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  165.328660] tiziano_ae_para_addr: Setting up AE parameter addresses
[  165.328665] tiziano_ae_para_addr: AE parameter addresses configured
[  165.328672] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  165.328678] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  165.328686] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  165.328692] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  165.328700] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  165.328706] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  165.328714] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  165.328720] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b699814 (Binary Ninja EXACT) ***
[  165.328728] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  165.328734] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  165.328741] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  165.328748] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  165.328754] tiziano_ae_set_hardware_param: Parameters written to AE0
[  165.328760] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  165.328767] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  165.328774] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  165.328780] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  165.328787] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  165.328794] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  165.328800] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  165.328807] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  165.328814] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  165.328820] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  165.328827] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  165.328834] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  165.328840] tiziano_ae_set_hardware_param: Parameters written to AE1
[  165.328846] *** system_irq_func_set: Registered handler at index 27 ***
[  165.328852] *** system_irq_func_set: Registered handler at index 26 ***
[  165.328858] *** system_irq_func_set: Registered handler at index 29 ***
[  165.328864] *** system_irq_func_set: Registered handler at index 28 ***
[  165.328872] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  165.328889] tiziano_deflicker_expt: Generated 119 LUT entries
[  165.328895] tisp_event_set_cb: Setting callback for event 1
[  165.328901] tisp_event_set_cb: Event 1 callback set to c0684d3c
[  165.328907] tisp_event_set_cb: Setting callback for event 6
[  165.328914] tisp_event_set_cb: Event 6 callback set to c068421c
[  165.328919] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  165.328925] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  165.328932] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  165.328938] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  165.328945] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  165.328950] tiziano_awb_init: AWB hardware blocks enabled
[  165.328956] tiziano_gamma_init: Initializing Gamma processing
[  165.328961] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  165.329020] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  165.329026] tiziano_gib_init: Initializing GIB processing
[  165.329032] tiziano_lsc_init: Initializing LSC processing
[  165.329036] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  165.329043] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  165.329050] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  165.329057] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  165.329062] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  165.329118] tiziano_ccm_init: Initializing Color Correction Matrix
[  165.329123] tiziano_ccm_init: Using linear CCM parameters
[  165.329128] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  165.329135] jz_isp_ccm: EV=64, CT=9984
[  165.329141] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  165.329147] cm_control: saturation=128
[  165.329152] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  165.329158] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  165.329164] tiziano_ccm_init: CCM initialized successfully
[  165.329169] tiziano_dmsc_init: Initializing DMSC processing
[  165.329174] tiziano_sharpen_init: Initializing Sharpening
[  165.329180] tiziano_sharpen_init: Using linear sharpening parameters
[  165.329186] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  165.329192] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  165.329198] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  165.329224] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  165.329231] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  165.329236] tiziano_sharpen_init: Sharpening initialized successfully
[  165.329242] tiziano_sdns_init: Initializing SDNS processing
[  165.329250] tiziano_sdns_init: Using linear SDNS parameters
[  165.329255] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  165.329262] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  165.329267] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  165.329300] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  165.329306] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  165.329312] tiziano_sdns_init: SDNS processing initialized successfully
[  165.329318] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  165.329324] tiziano_mdns_init: Using linear MDNS parameters
[  165.329334] tiziano_mdns_init: MDNS processing initialized successfully
[  165.329340] tiziano_clm_init: Initializing CLM processing
[  165.329344] tiziano_dpc_init: Initializing DPC processing
[  165.329350] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  165.329356] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  165.329362] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  165.329368] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  165.329382] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  165.329389] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  165.329395] tiziano_hldc_init: Initializing HLDC processing
[  165.329401] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  165.329408] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  165.329414] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  165.329421] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  165.329428] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  165.329435] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  165.329442] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  165.329449] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  165.329456] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  165.329463] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  165.329470] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  165.329476] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  165.329484] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  165.329489] tiziano_adr_params_refresh: Refreshing ADR parameters
[  165.329495] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  165.329500] tiziano_adr_params_init: Initializing ADR parameter arrays
[  165.329506] tisp_adr_set_params: Writing ADR parameters to registers
[  165.329539] tisp_adr_set_params: ADR parameters written to hardware
[  165.329545] tisp_event_set_cb: Setting callback for event 18
[  165.329551] tisp_event_set_cb: Event 18 callback set to c0683eb8
[  165.329557] tisp_event_set_cb: Setting callback for event 2
[  165.329564] tisp_event_set_cb: Event 2 callback set to c0683e8c
[  165.329569] tiziano_adr_init: ADR processing initialized successfully
[  165.329575] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  165.329580] tiziano_bcsh_init: Initializing BCSH processing
[  165.329586] tiziano_ydns_init: Initializing YDNS processing
[  165.329591] tiziano_rdns_init: Initializing RDNS processing
[  165.329596] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  165.329602] tisp_event_init: Initializing ISP event system
[  165.329609] tisp_event_init: SAFE event system initialized with 20 nodes
[  165.329614] tisp_event_set_cb: Setting callback for event 4
[  165.329621] tisp_event_set_cb: Event 4 callback set to c0683ee4
[  165.329627] tisp_event_set_cb: Setting callback for event 5
[  165.329633] tisp_event_set_cb: Event 5 callback set to c06843ac
[  165.329639] tisp_event_set_cb: Setting callback for event 7
[  165.329646] tisp_event_set_cb: Event 7 callback set to c0683f78
[  165.329651] tisp_event_set_cb: Setting callback for event 9
[  165.329658] tisp_event_set_cb: Event 9 callback set to c0684000
[  165.329663] tisp_event_set_cb: Setting callback for event 8
[  165.329670] tisp_event_set_cb: Event 8 callback set to c06840c4
[  165.329675] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  165.329681] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  165.329687] *** system_irq_func_set: Registered handler at index 13 ***
[  165.329693] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  165.329698] tisp_param_operate_init: Initializing parameter operations
[  165.329706] tisp_netlink_init: Initializing netlink communication
[  165.329712] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  165.329743] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  165.329758] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  165.329770] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  165.329776] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  165.329782] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  165.329788] tisp_code_create_tuning_node: Device already created, skipping
[  165.329794] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  165.329801] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  165.329808] tx_isp_subdev_pipo: entry - sd=8117e000, arg=8048bd90
[  165.329814] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 8117e000
[  165.329820] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  165.329826] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  165.329832] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  165.329837] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  165.329843] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  165.329850] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[  165.329856] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  165.329863] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[  165.329870] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  165.329876] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  165.329883] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  165.329889] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  165.329896] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  165.329903] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  165.329910] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  165.329916] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  165.329922] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  165.329928] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  165.329934] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  165.329940] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  165.329948] ispvic_frame_channel_qbuf: arg1=8117e000, arg2=  (null)
[  165.329954] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  165.329960] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  165.329966] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  165.329973] ispvic_frame_channel_s_stream: arg1=8117e000, arg2=1
[  165.329979] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8117e000
[  165.329986] ispvic_frame_channel_s_stream[2604]: streamon
[  165.329992] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  165.329998] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  165.330004] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  165.330010] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  165.330016] get_cached_sensor_dimensions: Dimensions not cached, using defaults
[  165.330024] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  165.330029] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  165.330036] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  165.330042] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  165.330048] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  165.330054] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  165.330060] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  165.330066] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  165.330074] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  165.330082] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  165.330089] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  165.330096] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  165.330104] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  165.330110] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  165.330116] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  165.330122] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  165.330129] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  165.330135] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  165.330141] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  165.330148] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8117e000, enable=1 ***
[  165.330154] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  165.330160] *** vic_core_s_stream: STREAM ON ***
[  165.330165] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  165.330171] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  165.330176] tx_isp_subdev_pipo: completed successfully, returning 0
[  165.330182] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  165.330188] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  165.330194] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  165.330200] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  165.330206] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  165.330212] *** ispcore_core_ops_init: First tisp_init completed ***
[  165.330218] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[  165.330224] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[  165.330232] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  165.330238] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  165.330244] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.330251] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  165.330258] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  165.330265] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  165.330272] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  165.330279] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  165.330286] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  165.330292] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  165.330300] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  165.330307] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  165.330314] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  165.330320] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  165.330328] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  165.330334] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  165.330341] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  165.330348] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  165.330355] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  165.330360] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  165.330367] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  165.330374] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  165.330381] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  165.330388] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  165.330394] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  165.330399] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.330406] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  165.330413] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  165.330420] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  165.330426] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  165.330433] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  165.330440] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  165.330447] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  165.330454] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  165.330460] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  165.330466] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  165.330474] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  165.330480] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  165.330487] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  165.330494] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  165.330500] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  165.330507] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  165.330514] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  165.330520] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  165.330527] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  165.330533] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  165.330541] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  165.330548] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  165.330555] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  165.330562] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  165.330567] *** tisp_init: ISP control register set to enable processing pipeline ***
[  165.330574] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  165.330580] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  165.330587] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  165.330592] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  165.330599] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  165.330606] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  165.330616] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80480000 ***
[  165.338071] *** isp_irq_handle: IRQ 37 received, dev_id=80480000 ***
[  165.338077] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  165.345793] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80480000 ***
[  165.345802] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  165.366131] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  165.366147] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  165.366153] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  165.366159] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  165.366166] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  165.366174] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  165.366180] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  165.366187] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  165.366194] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  165.366201] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  165.366206] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  165.366213] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  165.366220] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  165.366226] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  165.366233] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  165.366239] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  165.366246] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  165.366253] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  165.366262] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  165.366268] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  165.366276] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  165.366282] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  165.366289] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  165.366296] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  165.366302] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  165.366307] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  165.366312] *** This should eliminate green frames by enabling proper color processing ***
[  165.366319] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  165.366326] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  165.366332] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  165.366339] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  165.366346] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  165.366352] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  165.366359] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  165.366366] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  165.366372] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  165.366378] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  165.366384] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  165.366389] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  165.366394] *** tisp_init: Standard tuning parameters loaded successfully ***
[  165.366400] *** tisp_init: Custom tuning parameters loaded successfully ***
[  165.366406] tisp_set_csc_version: Setting CSC version 0
[  165.366412] *** CRITICAL ROOT CAUSE FIX: Skipping CSI PHY register 0xc write to prevent VIC interrupt corruption ***
[  165.366418] *** Register 0xc is CSI PHY Control - tuning system must not write to it! ***
[  165.366424] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  165.366430] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  165.366437] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  165.366443] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  165.366448] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  165.366455] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  165.366462] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  165.366467] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  165.366474] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  165.366480] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  165.366486] *** tisp_init: ISP processing pipeline fully enabled ***
[  165.366492] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  165.366498] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  165.366504] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  165.366511] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  165.366518] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  165.366523] tisp_init: ISP memory buffers configured
[  165.366528] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  165.366536] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  165.366545] tiziano_ae_params_refresh: Refreshing AE parameters
[  165.366555] tiziano_ae_params_refresh: AE parameters refreshed
[  165.366561] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  165.366567] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  165.366572] tiziano_ae_para_addr: Setting up AE parameter addresses
[  165.366578] tiziano_ae_para_addr: AE parameter addresses configured
[  165.366584] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  165.366591] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  165.366598] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  165.366605] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  165.366612] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  165.366619] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  165.366626] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  165.366633] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b699814 (Binary Ninja EXACT) ***
[  165.366640] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  165.366647] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  165.366654] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  165.366660] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  165.366666] tiziano_ae_set_hardware_param: Parameters written to AE0
[  165.366672] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  165.366679] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  165.366686] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  165.366692] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  165.366699] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  165.366706] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  165.366712] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  165.366719] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  165.366726] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  165.366732] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  165.366738] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  165.366746] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  165.366751] tiziano_ae_set_hardware_param: Parameters written to AE1
[  165.366758] *** system_irq_func_set: Registered handler at index 27 ***
[  165.366764] *** system_irq_func_set: Registered handler at index 26 ***
[  165.366770] *** system_irq_func_set: Registered handler at index 29 ***
[  165.366776] *** system_irq_func_set: Registered handler at index 28 ***
[  165.366784] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  165.366800] tiziano_deflicker_expt: Generated 119 LUT entries
[  165.366806] tisp_event_set_cb: Setting callback for event 1
[  165.366814] tisp_event_set_cb: Event 1 callback set to c0684d3c
[  165.366820] tisp_event_set_cb: Setting callback for event 6
[  165.366826] tisp_event_set_cb: Event 6 callback set to c068421c
[  165.366832] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  165.366838] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  165.366844] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  165.366851] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  165.366858] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  165.366863] tiziano_awb_init: AWB hardware blocks enabled
[  165.366869] tiziano_gamma_init: Initializing Gamma processing
[  165.366874] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  165.366934] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  165.366939] tiziano_gib_init: Initializing GIB processing
[  165.366944] tiziano_lsc_init: Initializing LSC processing
[  165.366950] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  165.366956] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  165.366963] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  165.366970] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  165.366976] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  165.367032] tiziano_ccm_init: Initializing Color Correction Matrix
[  165.367038] tiziano_ccm_init: Using linear CCM parameters
[  165.367044] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  165.367050] jz_isp_ccm: EV=64, CT=9984
[  165.367056] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  165.367062] cm_control: saturation=128
[  165.367068] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  165.367074] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  165.367079] tiziano_ccm_init: CCM initialized successfully
[  165.367084] tiziano_dmsc_init: Initializing DMSC processing
[  165.367090] tiziano_sharpen_init: Initializing Sharpening
[  165.367095] tiziano_sharpen_init: Using linear sharpening parameters
[  165.367101] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  165.367108] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  165.367114] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  165.367140] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  165.367146] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  165.367152] tiziano_sharpen_init: Sharpening initialized successfully
[  165.367158] tiziano_sdns_init: Initializing SDNS processing
[  165.367166] tiziano_sdns_init: Using linear SDNS parameters
[  165.367171] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  165.367178] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  165.367184] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  165.367217] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  165.367224] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  165.367229] tiziano_sdns_init: SDNS processing initialized successfully
[  165.367236] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  165.367241] tiziano_mdns_init: Using linear MDNS parameters
[  165.367251] tiziano_mdns_init: MDNS processing initialized successfully
[  165.367256] tiziano_clm_init: Initializing CLM processing
[  165.367262] tiziano_dpc_init: Initializing DPC processing
[  165.367267] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  165.367274] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  165.367280] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  165.367286] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  165.367300] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  165.367307] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  165.367313] tiziano_hldc_init: Initializing HLDC processing
[  165.367319] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  165.367326] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  165.367332] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  165.367339] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  165.367346] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  165.367353] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  165.367360] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  165.367367] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  165.367374] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  165.367381] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  165.367388] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  165.367394] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  165.367402] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  165.367407] tiziano_adr_params_refresh: Refreshing ADR parameters
[  165.367413] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  165.367418] tiziano_adr_params_init: Initializing ADR parameter arrays
[  165.367425] tisp_adr_set_params: Writing ADR parameters to registers
[  165.367457] tisp_adr_set_params: ADR parameters written to hardware
[  165.367463] tisp_event_set_cb: Setting callback for event 18
[  165.367470] tisp_event_set_cb: Event 18 callback set to c0683eb8
[  165.367475] tisp_event_set_cb: Setting callback for event 2
[  165.367482] tisp_event_set_cb: Event 2 callback set to c0683e8c
[  165.367487] tiziano_adr_init: ADR processing initialized successfully
[  165.367494] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  165.367499] tiziano_bcsh_init: Initializing BCSH processing
[  165.367504] tiziano_ydns_init: Initializing YDNS processing
[  165.367509] tiziano_rdns_init: Initializing RDNS processing
[  165.367514] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  165.367528] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11b8000 (Binary Ninja EXACT) ***
[  165.367535] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11b9000 (Binary Ninja EXACT) ***
[  165.367542] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11ba000 (Binary Ninja EXACT) ***
[  165.367549] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11bb000 (Binary Ninja EXACT) ***
[  165.367556] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11bc000 (Binary Ninja EXACT) ***
[  165.367563] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11bc800 (Binary Ninja EXACT) ***
[  165.367570] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11bd000 (Binary Ninja EXACT) ***
[  165.367577] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11bd800 (Binary Ninja EXACT) ***
[  165.367584] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  165.367590] *** tisp_init: AE0 buffer allocated at 0x011b8000 ***
[  165.367596] *** CRITICAL FIX: data_b2f3c initialized to 0x811b8000 (prevents stack corruption) ***
[  165.367605] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11c0000 (Binary Ninja EXACT) ***
[  165.367612] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11c1000 (Binary Ninja EXACT) ***
[  165.367619] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11c2000 (Binary Ninja EXACT) ***
[  165.367626] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11c3000 (Binary Ninja EXACT) ***
[  165.367633] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11c4000 (Binary Ninja EXACT) ***
[  165.367640] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11c4800 (Binary Ninja EXACT) ***
[  165.367647] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11c5000 (Binary Ninja EXACT) ***
[  165.367654] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11c5800 (Binary Ninja EXACT) ***
[  165.367660] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  165.367667] *** tisp_init: AE1 buffer allocated at 0x011c0000 ***
[  165.367672] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  165.367678] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  165.367684] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  165.367691] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  165.367696] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  165.367703] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  165.367710] tiziano_ae_params_refresh: Refreshing AE parameters
[  165.367718] tiziano_ae_params_refresh: AE parameters refreshed
[  165.367724] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  165.367730] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  165.367735] tiziano_ae_para_addr: Setting up AE parameter addresses
[  165.367740] tiziano_ae_para_addr: AE parameter addresses configured
[  165.367746] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  165.367753] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  165.367760] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  165.367767] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  165.367774] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  165.367781] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  165.367788] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  165.367795] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b699814 (Binary Ninja EXACT) ***
[  165.367802] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  165.367808] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  165.367815] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  165.367822] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  165.367828] tiziano_ae_set_hardware_param: Parameters written to AE0
[  165.367834] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  165.367841] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  165.367848] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  165.367854] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  165.367861] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  165.367867] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  165.367874] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  165.367880] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  165.367887] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  165.367894] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  165.367900] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  165.367907] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  165.367913] tiziano_ae_set_hardware_param: Parameters written to AE1
[  165.367919] *** system_irq_func_set: Registered handler at index 27 ***
[  165.367925] *** system_irq_func_set: Registered handler at index 26 ***
[  165.367931] *** system_irq_func_set: Registered handler at index 29 ***
[  165.367937] *** system_irq_func_set: Registered handler at index 28 ***
[  165.367944] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  165.367960] tiziano_deflicker_expt: Generated 119 LUT entries
[  165.367966] tisp_event_set_cb: Setting callback for event 1
[  165.367973] tisp_event_set_cb: Event 1 callback set to c0684d3c
[  165.367978] tisp_event_set_cb: Setting callback for event 6
[  165.367985] tisp_event_set_cb: Event 6 callback set to c068421c
[  165.367990] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  165.367996] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  165.368003] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  165.368010] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  165.368016] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  165.368022] tiziano_awb_init: AWB hardware blocks enabled
[  165.368027] tiziano_gamma_init: Initializing Gamma processing
[  165.368032] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  165.368092] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  165.368097] tiziano_gib_init: Initializing GIB processing
[  165.368102] tiziano_lsc_init: Initializing LSC processing
[  165.368108] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  165.368114] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  165.368120] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  165.368128] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  165.368133] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  165.368187] tiziano_ccm_init: Initializing Color Correction Matrix
[  165.368192] tiziano_ccm_init: Using linear CCM parameters
[  165.368198] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  165.368204] jz_isp_ccm: EV=64, CT=9984
[  165.368210] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  165.368216] cm_control: saturation=128
[  165.368221] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  165.368228] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  165.368233] tiziano_ccm_init: CCM initialized successfully
[  165.368238] tiziano_dmsc_init: Initializing DMSC processing
[  165.368284] tiziano_sharpen_init: Initializing Sharpening
[  165.368293] tiziano_sharpen_init: Using linear sharpening parameters
[  165.368299] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  165.368307] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  165.368313] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  165.368339] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  165.368346] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  165.368352] tiziano_sharpen_init: Sharpening initialized successfully
[  165.368357] tiziano_sdns_init: Initializing SDNS processing
[  165.368365] tiziano_sdns_init: Using linear SDNS parameters
[  165.368370] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  165.368377] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  165.368383] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  165.368415] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  165.368422] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  165.368428] tiziano_sdns_init: SDNS processing initialized successfully
[  165.368434] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  165.368439] tiziano_mdns_init: Using linear MDNS parameters
[  165.368449] tiziano_mdns_init: MDNS processing initialized successfully
[  165.368455] tiziano_clm_init: Initializing CLM processing
[  165.368460] tiziano_dpc_init: Initializing DPC processing
[  165.368465] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  165.368471] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  165.368478] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  165.368483] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  165.368498] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  165.368504] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  165.368510] tiziano_hldc_init: Initializing HLDC processing
[  165.368516] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  165.368523] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  165.368530] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  165.368536] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  165.368544] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  165.368550] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  165.368557] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  165.368564] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  165.368571] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  165.368578] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  165.368585] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  165.368592] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  165.368599] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  165.368604] tiziano_adr_params_refresh: Refreshing ADR parameters
[  165.368610] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  165.368616] tiziano_adr_params_init: Initializing ADR parameter arrays
[  165.368622] tisp_adr_set_params: Writing ADR parameters to registers
[  165.368655] tisp_adr_set_params: ADR parameters written to hardware
[  165.368660] tisp_event_set_cb: Setting callback for event 18
[  165.368668] tisp_event_set_cb: Event 18 callback set to c0683eb8
[  165.368673] tisp_event_set_cb: Setting callback for event 2
[  165.368680] tisp_event_set_cb: Event 2 callback set to c0683e8c
[  165.368685] tiziano_adr_init: ADR processing initialized successfully
[  165.368691] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  165.368696] tiziano_bcsh_init: Initializing BCSH processing
[  165.368702] tiziano_ydns_init: Initializing YDNS processing
[  165.368707] tiziano_rdns_init: Initializing RDNS processing
[  165.368712] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  165.368717] tisp_event_init: Initializing ISP event system
[  165.368725] tisp_event_init: SAFE event system initialized with 20 nodes
[  165.368730] tisp_event_set_cb: Setting callback for event 4
[  165.368737] tisp_event_set_cb: Event 4 callback set to c0683ee4
[  165.368743] tisp_event_set_cb: Setting callback for event 5
[  165.368749] tisp_event_set_cb: Event 5 callback set to c06843ac
[  165.368755] tisp_event_set_cb: Setting callback for event 7
[  165.368761] tisp_event_set_cb: Event 7 callback set to c0683f78
[  165.368767] tisp_event_set_cb: Setting callback for event 9
[  165.368774] tisp_event_set_cb: Event 9 callback set to c0684000
[  165.368779] tisp_event_set_cb: Setting callback for event 8
[  165.368786] tisp_event_set_cb: Event 8 callback set to c06840c4
[  165.368791] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  165.368797] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  165.368803] *** system_irq_func_set: Registered handler at index 13 ***
[  165.368809] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  165.368815] tisp_param_operate_init: Initializing parameter operations
[  165.368822] tisp_netlink_init: Initializing netlink communication
[  165.368828] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  165.368860] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  165.368873] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  165.368885] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  165.368892] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  165.368898] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  165.368904] tisp_code_create_tuning_node: Device already created, skipping
[  165.368910] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  165.368916] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  165.368924] tx_isp_subdev_pipo: entry - sd=8117e000, arg=8048bd90
[  165.368930] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 8117e000
[  165.368936] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  165.368942] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  165.368948] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  165.368953] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  165.368958] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  165.368965] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[  165.368972] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  165.368979] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[  165.368986] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  165.368999] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  165.369006] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  165.369012] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  165.369019] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  165.369026] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  165.369032] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  165.369038] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  165.369044] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  165.369050] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  165.369056] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  165.369062] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  165.369070] ispvic_frame_channel_qbuf: arg1=8117e000, arg2=  (null)
[  165.369077] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  165.369083] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  165.369089] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  165.369096] ispvic_frame_channel_s_stream: arg1=8117e000, arg2=1
[  165.369102] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8117e000
[  165.369109] ispvic_frame_channel_s_stream[2604]: streamon
[  165.369116] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  165.369122] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  165.369128] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  165.369134] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  165.369140] get_cached_sensor_dimensions: Dimensions not cached, using defaults
[  165.369146] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  165.369152] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  165.369159] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  165.369165] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  165.369171] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  165.369176] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  165.369182] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  165.369189] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  165.369196] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  165.369204] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  165.369212] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  165.369220] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  165.369227] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  165.369233] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  165.369239] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  165.369245] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  165.369252] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  165.369258] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  165.369264] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  165.369271] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8117e000, enable=1 ***
[  165.369277] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  165.369282] *** vic_core_s_stream: STREAM ON ***
[  165.369288] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  165.369294] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  165.369300] tx_isp_subdev_pipo: completed successfully, returning 0
[  165.369305] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  165.369311] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  165.369317] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  165.369323] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  165.369329] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  165.369336] *** ispcore_core_ops_init: Second tisp_init completed ***
[  165.369341] *** ispcore_core_ops_init: VIC already streaming (state 4) - preserving state to avoid reinitialization ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  165.369350] *** ispcore_core_ops_init: STREAMING ACTIVE - Skipping ISP core interrupt enable to prevent hardware reset ****** ispcore_core_ops_init: ISP core interrupts should be enabled BEFORE streaming starts ***
[  165.369359] ispcore_core_ops_init: Complete, result=0<6>[  165.369367] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  165.369374] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  165.369380] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.369388] *** tx_isp_get_sensor: subdevs[5] = 8117e400, ops = c06b5988 ***
[  165.369394] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b599c ***
[  165.369402] *** tx_isp_get_sensor: subdevs[6] = 81125400, ops = c06df0f8 ***
[  165.369409] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06df10c ***
[  165.369414] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  165.369420] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  165.369426] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  165.369432] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  165.369438] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  165.369443] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  165.369449] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  165.369455] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  165.369460] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  165.369467] *** tx_isp_get_sensor: Found real sensor: 85217c00 ***
[  165.369473] VIN: tx_isp_vin_init: a0 (sensor) = 85217c00
[  165.369480] VIN: tx_isp_vin_init: using VIN device from global ISP: 80492000
[  165.369486] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  165.369494] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[  165.369500] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  165.369506] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  165.369512] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  165.369518] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  165.369524] *** vic_core_ops_init: ENTRY - sd=8117e000, enable=1 ***
[  165.369531] *** vic_core_ops_init: vic_dev=8117e000, current state check ***
[  165.369538] *** vic_core_ops_init: current_state=4, enable=1 ***
[  165.369543] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  165.369549] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) - avoids ISP Core register conflicts ***
[  165.369555] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  165.370692] *** VIC HW INIT: TIMEOUT - VIC hardware failed to become ready (status=0x3130322a) ***
[  165.370698] vic_core_ops_init: VIC hardware init FAILED: -145
[  165.370704] Err [VIC_INT] : mipi ch1 hcomp err !!!
[  165.370716] CPU: 0 PID: 2410 Comm: prudynt Tainted: G           O 3.10.14__isvp_swan_1.0__ #1
[  165.370722] Stack : 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  165.370722] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  165.370722] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  165.370722] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  165.370722] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 8048bd60
[  165.370722] 	  ...
[  165.370797] Call Trace:[<8048bd60>] 0x8048bd60
[  165.370810] [<8001f744>] 0x8001f744
[  165.370816] [<8001f744>] 0x8001f744
[  165.370823] [<8048be34>] 0x8048be34
[  165.370830] [<c0668478>] 0xc0668478
[  165.370836] [<8048be38>] 0x8048be38
[  165.370843] [<8048be40>] 0x8048be40
[  165.370849] [<8048be60>] 0x8048be60
[  165.370856] [<80483278>] 0x80483278
[  165.370862] [<803b462c>] 0x803b462c
[  165.370868] [<c0675a60>] 0xc0675a60
[  165.370874] [<80014470>] 0x80014470
[  165.370880] [<803b4664>] 0x803b4664
[  165.370887] [<803b462c>] 0x803b462c
[  165.370893] [<80480000>] 0x80480000
[  165.370900] [<80483274>] 0x80483274
[  165.370906] [<c0675b68>] 0xc0675b68
[  165.370913] [<80045612>] 0x80045612
[  165.370920] [<800dadb0>] 0x800dadb0
[  165.370926] [<800dbbb8>] 0x800dbbb8
[  165.370933] [<80045612>] 0x80045612
[  165.370940] [<800224bc>] 0x800224bc
[  165.370946] [<80045612>] 0x80045612
[  165.370954] 
[  165.370959] *** VIC device final state set to 2 (fully activated) ***
[  165.370965] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  165.370971] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  165.370976] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  165.370983] *** vic_core_ops_init: ENTRY - sd=8117e000, enable=1 ***
[  165.370990] *** vic_core_ops_init: vic_dev=8117e000, current state check ***
[  165.370996] *** vic_core_ops_init: current_state=2, enable=1 ***
[  165.371001] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  165.371007] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) - avoids ISP Core register conflicts ***
[  165.371013] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  165.372150] *** VIC HW INIT: TIMEOUT - VIC hardware failed to become ready (status=0x3130322a) ***
[  165.372156] vic_core_ops_init: VIC hardware init FAILED: -145
[  165.372162] tx_isp_video_s_stream: VIC core->init failed: -145
[  165.407896] ISP released (refcnt=0)
[  165.412636] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 90.000 ms)
[  165.412650] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 90.000 ms)
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      28247   jz-intc  jz-timerost
 14:          0   jz-intc  ipu
 15:      67958   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          4   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      12777   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        385   jz-intc  uart1
 68:        144   jz-intc  jz-i2c.0
 70:          0   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
