#include "common.h"
#ifdef USE_BANKING
#pragma codeseg BANK3
#endif
void xdat_lane_init () BANKING_CTRL {
//CAL_CTRL1_LANE.BT.B0 = 0x0; //00000000, rxdcc_data_cal_done_lane, rx_clk_cal_done_lane, txdetect_cal_done_lane, dll_eom_vdata_cal_done_lane, dll_cal_done_lane, sq_thresh_cal_done_lane, dll_gm_cal_done_lane, dll_comp_cal_done_lane
//CAL_CTRL1_LANE.BT.B1 = 0x0; //00000000, vdd_cal_done_lane, rximp_cal_done_lane, tximp_cal_done_lane, sampler_res_cal_done_lane, sampler_cal_done_lane, eom_align_cal_done_lane, rxalign90_cal_done_lane, rx_eom_cal_done_lane
//CAL_CTRL1_LANE.BT.B2 = 0x0; //#0000000, adc_vddr_cal_done_lane, adc_cmn_mode_cal_done_lane, adc_cal_done_lane, align90_comp_cal_done_lane, sq_ofst_cal_done_lane, txdcc_pdiv_cal_done_lane, txdcc_cal_done_lane
//CAL_CTRL1_LANE.BT.B3 = 0x0; //#000000#, load_rx_speedtbl_done_lane, load_tx_speedtbl_done_lane, load_speedtbl_done_lane, cal_done_lane, tx_cal_done_lane, rx_cal_done_lane
//CAL_CTRL2_LANE.BT.B0 = 0x0; //00000000, rxdcc_data_cal_pass_lane, rx_clk_cal_pass_lane, txdetect_cal_pass_lane, dll_eom_vdata_cal_pass_lane, dll_cal_pass_lane, sq_thresh_cal_pass_lane, dll_gm_cal_pass_lane, dll_comp_cal_pass_lane
//CAL_CTRL2_LANE.BT.B1 = 0x0; //00000000, tximp_cal_pass_lane, sampler_cal_pass_lane, eom_eomdat_cal_pass_lane, eom_eomedg_fine_cal_pass_lane, eom_eomedg_coarse_cal_pass_lane, eom_dac_cal_pass_lane, rxalign90_cal_pass_lane, rx_eom_cal_pass_lane
//CAL_CTRL2_LANE.BT.B2 = 0x0; //00000000, sellv_txdata_pass_lane, sellv_txclk_pass_lane, sq_ofst_cal_pass_lane, txdcc_cal_pass_lane, align90_tracking_pass_lane, align90_comp_pass_lane, vdd_cal_pass_lane, rximp_cal_pass_lane
//CAL_CTRL2_LANE.BT.B3 = 0x0; //00000000, sellv_rx_clktopvddl_pass_lane, sellv_rx_thdrv_pass_lane, txdcc_pdiv_cal_pass_lane, sellv_rx_thclk_sampler_pass_lane, sellv_rx_skew_eomclk_pass_lane, sellv_rx_a90_dataclk_pass_lane, sellv_rxintp_pass_lane, sellv_rxdll_pass_lane
//CAL_CTRL3_LANE.BT.B0 = 0x0; //00000000, load_cal_on_lane[7:0]
//CAL_CTRL3_LANE.BT.B1 = 0x0; //00000000, pllcal_on_lane[7:0]
//CAL_CTRL3_LANE.BT.B2 = 0x0; //00000000, rximp_cal_timeout_lane, tximp_cal_timeout_lane, dll_vdda_tracking_on_lane, txdcc_cal_stop_sel_lane, cal_vdd_continuous_mode_en_lane, rxdcc_data_cal_stop_sel_lane, rxdcc_eom_cal_stop_sel_lane, rxdcc_dll_cal_stop_sel_lane
//CAL_CTRL3_LANE.BT.B3 = 0x0; //000000#0, sellv_rx_ctle_pass_lane, sellv_rx_div2_pass_lane, sellv_rx_intpeom_dlleom_pass_lane, adc_cal_pass_lane, adc_cmn_mode_cal_pass_lane, adc_vddr_cal_pass_lane, txtempc_cal_pass_lane
//CAL_CTRL4_LANE.BT.B0 = 0x0; //00000000, sampler_cal_avg_mode_lane[7:0]
  CAL_CTRL4_LANE.BT.B1 = 0x3; //00000011, sampler_sample_size_lane[7:0]
//CAL_CTRL4_LANE.BT.B2 = 0x0; //00000000, rx_pll_rate_lane[7:0]
//CAL_CTRL4_LANE.BT.B3 = 0x0; //00000000, tx_pll_rate_lane[7:0]
//PLL_RS_CAL_CTRL_LANE.BT.B0 = 0x0; //00000000, pll_rs_speed_thresh_lane[15:0]
//PLL_RS_CAL_CTRL_LANE.BT.B1 = 0x0; //00000000, pll_rs_speed_thresh_lane[15:0]
  PLL_RS_CAL_CTRL_LANE.BT.B2 = 0x55; //01010101, pll_rs_vco_amp_vth_mid_lane[3:0], pll_rs_vco_amp_vth_low_lane[3:0]
  PLL_RS_CAL_CTRL_LANE.BT.B3 = 0x5; //####0101, pll_rs_vco_amp_vth_high_lane[3:0]
//CAL_SAVE_DATA1_LANE.BT.B0 = 0x0; //00000000, cal_dll_cmp_offset_lane[7:0]
//CAL_SAVE_DATA1_LANE.BT.B1 = 0x0; //00000000, cal_eom_align_comp_ofstdac_lane[7:0]
//CAL_SAVE_DATA1_LANE.BT.B2 = 0x0; //00000000, cal_sq_offset_lane[7:0]
//CAL_SAVE_DATA1_LANE.BT.B3 = 0x0; //00000000, cal_sq_thresh_lane[7:0]
//CAL_SAVE_DATA2_LANE.BT.B0 = 0x0; //00000000, cal_align90_cmp_offset_lane[7:0]
  CAL_SAVE_DATA2_LANE.BT.B1 = 0xC; //00001100, cal_rx_imp_lane[7:0]
  CAL_SAVE_DATA2_LANE.BT.B2 = 0x8; //00001000, cal_tximp_tunen_top_lane[7:0]
  CAL_SAVE_DATA2_LANE.BT.B3 = 0x37; //00110111, cal_tximp_tunep_top_lane[7:0]
  CAL_SAVE_DATA3_LANE.BT.B0 = 0x8; //00001000, cal_tximp_tunen_mid_lane[7:0]
  CAL_SAVE_DATA3_LANE.BT.B1 = 0x37; //00110111, cal_tximp_tunep_mid_lane[7:0]
  CAL_SAVE_DATA3_LANE.BT.B2 = 0x8; //00001000, cal_tximp_tunen_bot_lane[7:0]
  CAL_SAVE_DATA3_LANE.BT.B3 = 0x37; //00110111, cal_tximp_tunep_bot_lane[7:0]
//CAL_SAVE_DATA4_LANE.BT.B0 = 0x0; //00000000, cal_ofst_d_top_e_lane[7:0]
//CAL_SAVE_DATA4_LANE.BT.B1 = 0x0; //00000000, cal_ofst_d_mid_e_lane[7:0]
//CAL_SAVE_DATA4_LANE.BT.B2 = 0x0; //00000000, cal_ofst_d_bot_e_lane[7:0]
//CAL_SAVE_DATA4_LANE.BT.B3 = 0x0; //00000000, cal_ofst_d_top_o_lane[7:0]
//CAL_SAVE_DATA5_LANE.BT.B0 = 0x0; //00000000, cal_ofst_d_mid_o_lane[7:0]
//CAL_SAVE_DATA5_LANE.BT.B1 = 0x0; //00000000, cal_ofst_d_bot_o_lane[7:0]
//CAL_SAVE_DATA5_LANE.BT.B2 = 0x0; //00000000, cal_ofst_s_top_e_lane[7:0]
//CAL_SAVE_DATA5_LANE.BT.B3 = 0x0; //00000000, cal_ofst_s_mid_e_lane[7:0]
//CAL_SAVE_DATA6_LANE.BT.B0 = 0x0; //00000000, cal_ofst_s_bot_e_lane[7:0]
//CAL_SAVE_DATA6_LANE.BT.B1 = 0x0; //00000000, cal_ofst_s_top_o_lane[7:0]
//CAL_SAVE_DATA6_LANE.BT.B2 = 0x0; //00000000, cal_ofst_s_mid_o_lane[7:0]
//CAL_SAVE_DATA6_LANE.BT.B3 = 0x0; //00000000, cal_ofst_s_bot_o_lane[7:0]
//CAL_SAVE_DATA7_LANE.BT.B0 = 0x0; //00000000, cal_ofst_edge_e_lane[7:0]
//CAL_SAVE_DATA7_LANE.BT.B1 = 0x0; //00000000, cal_ofst_edge_o_lane[7:0]
//CAL_SAVE_DATA7_LANE.BT.B2 = 0x0; //00000000, cal_sampler_res_lane[7:0]
  CAL_SAVE_DATA7_LANE.BT.B3 = 0xE0; //11100000, pll_amp_cal_val_max_lane[7:0]
  TRX_TRAIN_IF_TIMERS1_LANE.BT.B3 = 0x3; //00000011, tx_train_status_det_timer_lane[7:0]
  TRX_TRAIN_IF_TIMERS_ENABLE_LANE.BT.B3 = 0xF0; //111100##, tx_train_status_det_timer_enable_lane, rx_train_timer_enable_lane, tx_train_timer_enable_lane, tx_train_frame_det_timer_enable_lane, frame_lock_sel_timeout_lane, tx_train_status_det_timeout_int_lane
//TRX_TRAINING_TOP_CTRL_0.BT.B0 = 0x0; //00000000, trx_train_final_tuning_bypass_en_lane, trx_train_opt_bypass_en_lane, tx_train_txffe_set_pre_bypass_en_lane, trx_train_sweep_coarse_ctle_bypass_en_lane, trx_train_lock_cdr_bypass_en_lane, tx_train_ffe_det_pre_bypass_en_lane, rx_train_blind_bypass_en_lane, trx_train_sat_check_bypass_en_lane
//TRX_TRAINING_TOP_CTRL_0.BT.B1 = 0x0; //00000000, rx_train_bw_gain_bypass_en_lane, tx_train_shape_based_train_bypass_en_lane, trx_train_opt_fine_bypass_en_lane, trx_train_mini_scheduler_bypass_en_lane, trx_train_adc_cal_bypass_en_lane, trx_train_exit_bypass_en_lane, trx_final_tune_bypass_en_lane, trx_train_init_bypass_en_lane
  TRX_TRAINING_TOP_CTRL_1.BT.B0 = 0x64; //01100100, trx_train_ctle_c_max_lane[7:0]
//TRX_TRAINING_TOP_CTRL_1.BT.B1 = 0x0; //00000000, trx_train_ctle_c_min_lane[7:0]
  TRX_TRAINING_TOP_CTRL_1.BT.B2 = 0x7; //###00111, trx_train_ctle_r_max_lane[4:0]
  TRX_TRAINING_TOP_CTRL_1.BT.B3 = 0x60; //01100000, trx_train_end_skew_prot_en_lane, trx_train_end_dtl_pst1_en_lane, trx_train_pat_prot_en_lane, trx_train_ctle_r_min_lane[4:0]
  TRX_TRAINING_TOP_CTRL_2.BT.B0 = 0x19; //##011001, trx_train_dfe_stop_val_lane[5:0]
//TRX_TRAINING_TOP_CTRL_2.BT.B1 = 0x0; //##000000, trx_train_dfe_start_val_lane[5:0]
  TRX_TRAINING_TOP_CTRL_2.BT.B2 = 0xC5; //11000101, rx_train_ctle_tune_rl1_en_lane, rx_train_ctle_tune_curtia_en_lane, rx_train_ctle_tune_cur1_en_lane, trx_train_ctle_gc_max_lane[4:0]
  TRX_TRAINING_TOP_CTRL_2.BT.B3 = 0x60; //01100000, rx_train_ctle_tune_en_lane, rx_train_coarse_gain_tune_en_lane, rx_train_mid_freq_tune_en_lane, trx_train_ctle_gc_min_lane[4:0]
  TRX_TRAINING_TOP_CTRL_3.BT.B0 = 0xE0; //11100000, trx_train_snr_dtl_check_lane[15:0]
//TRX_TRAINING_TOP_CTRL_3.BT.B1 = 0x0; //00000000, trx_train_snr_dtl_check_lane[15:0]
  TRX_TRAINING_TOP_CTRL_3.BT.B2 = 0x6; //00000110, pause_lane, rx_train_ctle_tune_r_en_lane, rx_train_ctle_tune_c_en_lane, rx_train_ctle_tune_gc_en_lane, trx_train_snr_len_lane[3:0]
//TRX_TRAINING_TOP_CTRL_3.BT.B3 = 0x0; //00000000, trx_train_debug_en_lane[7:0]
//TRX_TRAINING_TOP_CTRL_4.BT.B0 = 0x0; //######00, train_abort_reason_lane[1:0]
  TRX_TRAINING_TOP_CTRL_4.BT.B1 = 0x64; //0110010#, trx_train_cur_tia_gc_map_force_speed_en_lane, rx_train_gb_fifo_clk_toggle_en_lane, trx_train_end_dtl_pst1_skip_en_lane, dtl_pst1_zero_triggered_lane, trx_train_end_dtl_pre1_pst1_frz_lane, trx_train_gao_bg_en_lane, cur_controlled_triggered_lane
  TRX_TRAINING_TOP_CTRL_4.BT.B2 = 0xFF; //11111111, trx_train_trx_opt_en_lane, trx_train_dfe_opt_en_lane, trx_train_flt_opt_en_lane, trx_train_agc_en_lane, trx_train_dp_pst1_fz_dfe_en_lane, trx_train_dtl_phase_opt_en_lane, trx_train_trx_opt_fine_en_lane, tx_train_shape_based_train_en_lane
  TRX_TRAINING_TOP_CTRL_4.BT.B3 = 0xC6; //11000110, trx_train_adc_cal_gao_en_lane, trx_train_adc_cal_skew_en_lane, trx_train_txffe_preset_ext_en_lane, trx_train_tx_train_en_lane, trx_train_txffe_preset_ext_lane[2:0], tx_train_only_start_lane
  TRAIN_INITIALIZATION.BT.B0 = 0x13; //###10011, trx_train_adc_ref_sel_lane[2:0], trx_train_init_adc_cal_gao_reset_lane, trx_train_init_adc_cal_skew_reset_lane
  TRAIN_INITIALIZATION.BT.B1 = 0x18; //00011000, trx_train_bg_blind_skew_force_th_lane[7:0]
  TRAIN_INITIALIZATION.BT.B2 = 0x64; //01100100, train_cont_mode_timer_len_lane[7:0]
  TRAIN_INITIALIZATION.BT.B3 = 0x18; //#0011000, train_cont_mode_dtl_ph_opt_en_lane, rx_train_coarse_gain_tune_step_lane[1:0], rx_train_ctle_tune_rl1_step_dn_lane[3:0]
//TRAIN_CONTROL.BT.B0 = 0x0; //00000000, esm_phase_lane[9:0]
  TRAIN_CONTROL.BT.B1 = 0xC0; //11000000, tx_train_fail_int_lane, tx_train_complete_int_lane, esm_dfe_adapt_splr_en_lane[3:0], esm_phase_lane[9:0]
  TRAIN_CONTROL.BT.B2 = 0x20; //##100000, tx_train_p2p_hold_lane, remote_multi_rsv_coe_req_err_int_lane, tx_train_remote_pattern_error_int_lane, esm_en_lane, tx_train_frame_lock_det_fail_int_lane, esm_path_sel_lane
  CTLE_TUNE_CONTROL_0.BT.B0 = 0x8; //00001000, rx_train_ctle_tune_rc_snr_th_lane[7:0]
  CTLE_TUNE_CONTROL_0.BT.B1 = 0x24; //00100100, rx_train_ctle_tune_r_step_up_lane[3:0], rx_train_ctle_tune_timer_lane[3:0]
  CTLE_TUNE_CONTROL_0.BT.B2 = 0x10; //00010000, rx_train_ctle_tune_cur_snr_th_lane[7:0]
  CTLE_TUNE_CONTROL_0.BT.B3 = 0x8; //00001000, rx_train_ctle_tune_snr_th_lane[7:0]
  CTLE_TUNE_CONTROL_1.BT.B0 = 0x2; //####0010, rx_train_ctle_tune_r_step_dn_lane[3:0]
//CTLE_TUNE_CONTROL_1.BT.B1 = 0x0; //######00, rx_train_ctle_tune_cur2_en_lane, rx_train_ctle_tune_rl1_extra_en_lane
//TIME_DURATION_READ.BT.B0 = 0x0; //00000000, time_duration_info_lane[31:0]
//TIME_DURATION_READ.BT.B1 = 0x0; //00000000, time_duration_info_lane[31:0]
//TIME_DURATION_READ.BT.B2 = 0x0; //00000000, time_duration_info_lane[31:0]
//TIME_DURATION_READ.BT.B3 = 0x0; //00000000, time_duration_info_lane[31:0]
//CLI_ARG0.BT.B0 = 0x0; //00000000, cli_cmd_lane[7:0]
//CLI_ARG0.BT.B1 = 0x0; //#######0, cli_start_lane
//CLI_ARG0.BT.B2 = 0x0; //00000000, cli_args_lane[15:0]
//CLI_ARG0.BT.B3 = 0x0; //00000000, cli_args_lane[15:0]
//CLI_ARG1.BT.B0 = 0x0; //00000000, cli_return_lane[15:0]
//CLI_ARG1.BT.B1 = 0x0; //00000000, cli_return_lane[15:0]
//CAL_STATUS_READ.BT.B0 = 0x0; //00000000, rx_pll_amp_cal_done_lane, tx_pll_amp_cal_done_lane, rx_pll_temp_cal_done_lane, tx_pll_temp_cal_done_lane, rx_pll_cal_done_lane, tx_pll_cal_done_lane, rx_plldcc_cal_done_lane, tx_plldcc_cal_done_lane
//CAL_STATUS_READ.BT.B1 = 0x0; //00000000, tx_pll_amp_cal_pass_lane, rx_pll_temp_cal_pass_lane, tx_pll_temp_cal_pass_lane, rx_pll_cal_pass_lane, tx_pll_cal_pass_lane, rx_pllvdda_cal_done_lane, tx_pllvdda_cal_done_lane, process_cal_done_lane
//CAL_STATUS_READ.BT.B2 = 0x0; //##000000, rx_pllvdda_cal_pass_lane, tx_pllvdda_cal_pass_lane, rx_plldcc_cal_pass_lane, tx_plldcc_cal_pass_lane, process_cal_pass_lane, rx_pll_amp_cal_pass_lane
//CHEST_LANE.BT.B0 = 0x0; //00000000, chest_val_out_lane[7:0]
//CHEST_LANE.BT.B1 = 0x0; //00000000, chest_val_out_lane[15:8]
  CHEST_LANE.BT.B2 = 0x10; //00010000, rx_train_ctle_tune_rl1_snr_th_lane[7:0]
  CHEST_LANE.BT.B3 = 0x6; //00000110, rx_train_ctle_tune_c_step_dn_lane[7:0]
//TXTRAIN_IF_REG0.BT.B0 = 0x0; //00000000, txtrain_ctrl_c0_lane[1:0], txtrain_ctrl_cn1_lane[1:0], txtrain_ctrl_cn2_lane[1:0], txtrain_ctrl_pat_lane[1:0]
//TXTRAIN_IF_REG0.BT.B1 = 0x0; //#0000000, txtrain_fail_lane, txtrain_ctrl_preset_lane[3:0], txtrain_ctrl_c1_lane[1:0]
//TXTRAIN_IF_REG0.BT.B2 = 0x0; //##000000, txtrain_status_cn1_lane[2:0], txtrain_status_cn2_lane[2:0]
//TXTRAIN_IF_REG0.BT.B3 = 0x0; //00000000, txtrain_pattern_lock_lost_en_lane, txtrain_status_valid_lane, txtrain_status_c1_lane[2:0], txtrain_status_c0_lane[2:0]
//SYSTEM_CONFIG_0.BT.B0 = 0x0; //00000000, refclk_freq_rd_lane[15:0]
//SYSTEM_CONFIG_0.BT.B1 = 0x0; //00000000, refclk_freq_rd_lane[15:0]
//SYSTEM_CONFIG_0.BT.B2 = 0x0; //#0000000, rx_nt_mul_lane[1:0], pll_tsrs_switch_xdat_lane, pll_sel_lane[1:0], mcu_ctrl_pll_lane[1:0]
//SYSTEM_CONFIG_0.BT.B3 = 0x0; //00000000, rx_rate_2_pll_ratio_x8_lane[7:0]
//PLL_TS_CAL_CTRL_LANE.BT.B0 = 0x0; //00000000, pll_ts_speed_thresh_lane[15:0]
//PLL_TS_CAL_CTRL_LANE.BT.B1 = 0x0; //00000000, pll_ts_speed_thresh_lane[15:0]
  PLL_TS_CAL_CTRL_LANE.BT.B2 = 0x55; //01010101, pll_ts_vco_amp_vth_mid_lane[3:0], pll_ts_vco_amp_vth_low_lane[3:0]
  PLL_TS_CAL_CTRL_LANE.BT.B3 = 0x5; //####0101, pll_ts_vco_amp_vth_high_lane[3:0]
  RX_TRAIN_SAT_CHK_CTRL_0.BT.B0 = 0xB8; //1#111000, rx_train_adc_sat_check_phase_scan_en_lane, rx_train_adc_sat_check_th2_lane[5:0]
  RX_TRAIN_SAT_CHK_CTRL_0.BT.B1 = 0x20; //##100000, rx_train_adc_sat_check_th1_lane[5:0]
  RX_TRAIN_SAT_CHK_CTRL_0.BT.B2 = 0x8; //00001000, rx_train_adc_sat_check_large_sig_th_lane[7:0]
  RX_TRAIN_SAT_CHK_CTRL_0.BT.B3 = 0x40; //01000000, rx_train_adc_sat_check_small_sig_th_lane[7:0]
//RX_TRAIN_SAT_CHK_CTRL_1.BT.B0 = 0x0; //00000000, rx_train_adc_sat_check_phase_scan_ppm_lane[15:0]
  RX_TRAIN_SAT_CHK_CTRL_1.BT.B1 = 0x80; //10000000, rx_train_adc_sat_check_phase_scan_ppm_lane[15:0]
  RX_TRAIN_SAT_CHK_CTRL_1.BT.B3 = 0x20; //0010####, trx_train_fine_clte_tune_r_step_lane[3:0]
  RX_TRAIN_SAT_CHK_CTRL_2.BT.B0 = 0x46; //#1000110, rx_train_adc_sat_check_nominal_signal_c_lane[6:0]
//RX_TRAIN_SAT_CHK_CTRL_2.BT.B1 = 0x0; //###00000, rx_train_adc_sat_check_large_signal_coarse_gain_lane[4:0]
  RX_TRAIN_SAT_CHK_CTRL_2.BT.B2 = 0x30; //0011####, rx_train_adc_sat_check_large_signal_r_lane[3:0]
  RX_TRAIN_SAT_CHK_CTRL_2.BT.B3 = 0x21; //00100001, rx_train_adc_sat_check_nominal_signal_r_lane[3:0], rx_train_adc_sat_check_small_signal_r_lane[3:0]
  RX_TRAIN_SAT_CHK_CTRL_3.BT.B0 = 0x2; //###00010, rx_train_adc_sat_check_small_signal_coarse_gain_lane[4:0]
  RX_TRAIN_SAT_CHK_CTRL_3.BT.B1 = 0x1; //###00001, rx_train_adc_sat_check_nominal_signal_coarse_gain_lane[4:0]
  RX_TRAIN_SAT_CHK_CTRL_3.BT.B2 = 0x3C; //#0111100, rx_train_adc_sat_check_large_signal_c_lane[6:0]
  RX_TRAIN_SAT_CHK_CTRL_3.BT.B3 = 0x50; //#1010000, rx_train_adc_sat_check_small_signal_c_lane[6:0]
  RX_BLIND_TRAIN_CTRL_0.BT.B0 = 0x4; //###00100, rx_train_blind_ctle_r_max_lane[4:0]
  RX_BLIND_TRAIN_CTRL_0.BT.B1 = 0x54; //010101##, rx_train_blind_ctle_c_step_lane[1:0], rx_train_blind_ctle_r_step_lane[1:0], rx_train_blind_gain_coarse_step_lane[1:0]
  RX_BLIND_TRAIN_CTRL_0.BT.B2 = 0x7C; //01111100, rx_train_blind_alt_search_en_lane, rx_train_blind_phase_scan_en_lane, rx_train_blind_adc_th1_lane[5:0]
  RX_BLIND_TRAIN_CTRL_0.BT.B3 = 0x28; //00101000, rx_train_blind_max_trial_lane[7:0]
//RX_BLIND_TRAIN_CTRL_1.BT.B0 = 0x0; //00000000, rx_train_blind_phase_scan_ppm_lane[15:0]
  RX_BLIND_TRAIN_CTRL_1.BT.B1 = 0x80; //10000000, rx_train_blind_phase_scan_ppm_lane[15:0]
  RX_BLIND_TRAIN_CTRL_1.BT.B2 = 0x7; //00000111, rx_train_blind_adc_sat_th_lane[15:0]
//RX_BLIND_TRAIN_CTRL_1.BT.B3 = 0x0; //00000000, rx_train_blind_adc_sat_th_lane[15:0]
//EOM_HIST_REG0.BT.B0 = 0x0; //00000000, eom_hist_n_bot_h_cnt_lane[31:0]
//EOM_HIST_REG0.BT.B1 = 0x0; //00000000, eom_hist_n_bot_h_cnt_lane[31:0]
//EOM_HIST_REG0.BT.B2 = 0x0; //00000000, eom_hist_n_bot_h_cnt_lane[31:0]
//EOM_HIST_REG0.BT.B3 = 0x0; //00000000, eom_hist_n_bot_h_cnt_lane[31:0]
//EOM_HIST_REG1.BT.B0 = 0x0; //00000000, eom_hist_n_bot_l_cnt_lane[31:0]
//EOM_HIST_REG1.BT.B1 = 0x0; //00000000, eom_hist_n_bot_l_cnt_lane[31:0]
//EOM_HIST_REG1.BT.B2 = 0x0; //00000000, eom_hist_n_bot_l_cnt_lane[31:0]
//EOM_HIST_REG1.BT.B3 = 0x0; //00000000, eom_hist_n_bot_l_cnt_lane[31:0]
//EOM_HIST_REG2.BT.B0 = 0x0; //00000000, eom_hist_n_mid_h_cnt_lane[31:0]
//EOM_HIST_REG2.BT.B1 = 0x0; //00000000, eom_hist_n_mid_h_cnt_lane[31:0]
//EOM_HIST_REG2.BT.B2 = 0x0; //00000000, eom_hist_n_mid_h_cnt_lane[31:0]
//EOM_HIST_REG2.BT.B3 = 0x0; //00000000, eom_hist_n_mid_h_cnt_lane[31:0]
//EOM_HIST_REG3.BT.B0 = 0x0; //00000000, eom_hist_n_mid_l_cnt_lane[31:0]
//EOM_HIST_REG3.BT.B1 = 0x0; //00000000, eom_hist_n_mid_l_cnt_lane[31:0]
//EOM_HIST_REG3.BT.B2 = 0x0; //00000000, eom_hist_n_mid_l_cnt_lane[31:0]
//EOM_HIST_REG3.BT.B3 = 0x0; //00000000, eom_hist_n_mid_l_cnt_lane[31:0]
//EOM_HIST_REG4.BT.B0 = 0x0; //00000000, eom_hist_n_top_h_cnt_lane[31:0]
//EOM_HIST_REG4.BT.B1 = 0x0; //00000000, eom_hist_n_top_h_cnt_lane[31:0]
//EOM_HIST_REG4.BT.B2 = 0x0; //00000000, eom_hist_n_top_h_cnt_lane[31:0]
//EOM_HIST_REG4.BT.B3 = 0x0; //00000000, eom_hist_n_top_h_cnt_lane[31:0]
//EOM_HIST_REG5.BT.B0 = 0x0; //00000000, eom_hist_n_top_l_cnt_lane[31:0]
//EOM_HIST_REG5.BT.B1 = 0x0; //00000000, eom_hist_n_top_l_cnt_lane[31:0]
//EOM_HIST_REG5.BT.B2 = 0x0; //00000000, eom_hist_n_top_l_cnt_lane[31:0]
//EOM_HIST_REG5.BT.B3 = 0x0; //00000000, eom_hist_n_top_l_cnt_lane[31:0]
//EOM_HIST_REG6.BT.B0 = 0x0; //00000000, eom_hist_n_d00_cnt_lane[31:0]
//EOM_HIST_REG6.BT.B1 = 0x0; //00000000, eom_hist_n_d00_cnt_lane[31:0]
//EOM_HIST_REG6.BT.B2 = 0x0; //00000000, eom_hist_n_d00_cnt_lane[31:0]
//EOM_HIST_REG6.BT.B3 = 0x0; //00000000, eom_hist_n_d00_cnt_lane[31:0]
//EOM_HIST_REG7.BT.B0 = 0x0; //00000000, eom_hist_n_d01_cnt_lane[31:0]
//EOM_HIST_REG7.BT.B1 = 0x0; //00000000, eom_hist_n_d01_cnt_lane[31:0]
//EOM_HIST_REG7.BT.B2 = 0x0; //00000000, eom_hist_n_d01_cnt_lane[31:0]
//EOM_HIST_REG7.BT.B3 = 0x0; //00000000, eom_hist_n_d01_cnt_lane[31:0]
//EOM_HIST_REG8.BT.B0 = 0x0; //00000000, eom_hist_n_d10_cnt_lane[31:0]
//EOM_HIST_REG8.BT.B1 = 0x0; //00000000, eom_hist_n_d10_cnt_lane[31:0]
//EOM_HIST_REG8.BT.B2 = 0x0; //00000000, eom_hist_n_d10_cnt_lane[31:0]
//EOM_HIST_REG8.BT.B3 = 0x0; //00000000, eom_hist_n_d10_cnt_lane[31:0]
//EOM_HIST_REG9.BT.B0 = 0x0; //00000000, eom_hist_n_d11_cnt_lane[31:0]
//EOM_HIST_REG9.BT.B1 = 0x0; //00000000, eom_hist_n_d11_cnt_lane[31:0]
//EOM_HIST_REG9.BT.B2 = 0x0; //00000000, eom_hist_n_d11_cnt_lane[31:0]
//EOM_HIST_REG9.BT.B3 = 0x0; //00000000, eom_hist_n_d11_cnt_lane[31:0]
  TX_SHAPED_BASED_TRAIN_CTRL_0.BT.B1 = 0x40; //0100####, tx_train_g1_adapt_en_lane, tx_train_gn1_adapt_en_lane, tx_train_gn2_adapt_en_lane, tx_train_gn3_adapt_en_lane
  TX_SHAPED_BASED_TRAIN_CTRL_0.BT.B2 = 0x8; //00001000, tx_train_max_trial_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_0.BT.B3 = 0x2; //00000010, tx_train_min_trial_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_1.BT.B0 = 0xF1; //11110001, tx_train_gn1_low_th_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_1.BT.B1 = 0xF; //00001111, tx_train_gn1_high_th_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_1.BT.B2 = 0xF6; //11110110, tx_train_g1_low_th_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_1.BT.B3 = 0xA; //00001010, tx_train_g1_high_th_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_2.BT.B0 = 0xF9; //11111001, tx_train_gn3_low_th_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_2.BT.B1 = 0x7; //00000111, tx_train_gn3_high_th_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_2.BT.B2 = 0xF9; //11111001, tx_train_gn2_low_th_lane[7:0]
  TX_SHAPED_BASED_TRAIN_CTRL_2.BT.B3 = 0x7; //00000111, tx_train_gn2_high_th_lane[7:0]
//SIGMNT_AVE.BT.B0 = 0x0; //00000000, sigmnt_shared_val_ave_lane[7:0]
//SIGMNT_AVE.BT.B1 = 0x0; //00000000, sigmnt_shared_val_ave_lane[15:8]
//SIGMNT_AVE.BT.B2 = 0x0; //00000000, sigmnt_adc_to_dp_val_ave_lane[7:0]
//SIGMNT_AVE.BT.B3 = 0x0; //00000000, sigmnt_adc_to_dp_val_ave_lane[15:8]
//ADC_TO_DP_SIGMNT_CDF.BT.B0 = 0x0; //00000000, sigmnt_adc_to_dp_val_cdf2_lane[7:0]
//ADC_TO_DP_SIGMNT_CDF.BT.B1 = 0x0; //00000000, sigmnt_adc_to_dp_val_cdf2_lane[15:8]
//ADC_TO_DP_SIGMNT_CDF.BT.B2 = 0x0; //00000000, sigmnt_adc_to_dp_val_cdf1_lane[7:0]
//ADC_TO_DP_SIGMNT_CDF.BT.B3 = 0x0; //00000000, sigmnt_adc_to_dp_val_cdf1_lane[15:8]
//SHARED_SIGMNT_CDF.BT.B0 = 0x0; //00000000, sigmnt_shared_val_cdf2_lane[7:0]
//SHARED_SIGMNT_CDF.BT.B1 = 0x0; //00000000, sigmnt_shared_val_cdf2_lane[15:8]
//SHARED_SIGMNT_CDF.BT.B2 = 0x0; //00000000, sigmnt_shared_val_cdf1_lane[7:0]
//SHARED_SIGMNT_CDF.BT.B3 = 0x0; //00000000, sigmnt_shared_val_cdf1_lane[15:8]
  TRX_TRAINING_OPT_CTRL_0.BT.B0 = 0x14; //00010100, rx_train_ctle_tune_gc_step_up_lane[3:0], tx_train_opt_gradient_timer_lane[3:0]
  TRX_TRAINING_OPT_CTRL_0.BT.B1 = 0x14; //0001010#, trx_train_ctle_grid_inc_en_lane, trx_train_ctle_r_inc_lane[2:0], trx_train_ctle_c_inc_lane[2:0]
  TRX_TRAINING_OPT_CTRL_0.BT.B2 = 0x2; //00000010, trx_train_iter_min_lane[7:0]
  TRX_TRAINING_OPT_CTRL_0.BT.B3 = 0x5; //00000101, trx_train_iter_max_lane[7:0]
  TX_FFE_GRADIENT_BASED_ADAPTATION_CTRL_0.BT.B0 = 0x41; //01000001, tx_train_phase_opt_step_lane[2:0], tx_train_opt_ext_iter_max_lane[4:0]
  TX_FFE_GRADIENT_BASED_ADAPTATION_CTRL_0.BT.B1 = 0x2; //###00010, tx_train_opt_int_iter_max_lane[4:0]
//TX_FFE_GRADIENT_BASED_ADAPTATION_CTRL_0.BT.B2 = 0x0; //00000000, tx_train_opt_snr_th_lane[7:0]
  TX_FFE_GRADIENT_BASED_ADAPTATION_CTRL_0.BT.B3 = 0xF8; //11111000, trx_train_fine_ctle_r_en_lane, trx_train_fine_ctle_c_en_lane, tx_train_opt_adc_th1_lane[5:0]
  TX_FFE_GRADIENT_BASED_ADAPTATION_CTRL_1.BT.B0 = 0x7; //00000111, tx_train_opt_adc_sat_th_lane[15:0]
//TX_FFE_GRADIENT_BASED_ADAPTATION_CTRL_1.BT.B1 = 0x0; //00000000, tx_train_opt_adc_sat_th_lane[15:0]
  TX_FFE_GRADIENT_BASED_ADAPTATION_CTRL_1.BT.B2 = 0x16; //###10110, tx_train_opt_g1_adapt_en_lane, tx_train_opt_g0_adapt_en_lane, tx_train_opt_gn1_adapt_en_lane, tx_train_opt_gn2_adapt_en_lane, tx_train_opt_gn3_adapt_en_lane
  TX_FFE_GRADIENT_BASED_ADAPTATION_CTRL_1.BT.B3 = 0x2; //00000010, trx_train_fine_iter_num_lane[7:0]
  TX_FFE_PRESET_SELECTION_CTRL_0.BT.B0 = 0x8D; //10001101, tx_train_det_preset_phase_scan_en_lane, tx_train_preset_ctle_comp_en_lane, tx_train_preset_ctle_comp_iter_max_lane[3:0], tx_train_preset_ctle_comp_r_step_lane[1:0]
  TX_FFE_PRESET_SELECTION_CTRL_0.BT.B1 = 0x80; //10000000, trx_train_dtl_hl_ratio_th_lane[7:0]
  TX_FFE_PRESET_SELECTION_CTRL_0.BT.B2 = 0x8; //00001000, trx_train_fine_ctle_tune_rc_snr_th_lane[7:0]
  TX_FFE_PRESET_SELECTION_CTRL_0.BT.B3 = 0x6; //00000110, trx_train_fine_ctle_tune_c_step_lane[7:0]
  CTLE_GRID_SEARCH_CTRL_0.BT.B0 = 0x4; //####0100, rx_train_opt_ctle_walk_timer_lane[3:0]
  CTLE_GRID_SEARCH_CTRL_0.BT.B1 = 0x1; //###00001, rx_train_opt_gc_step_lane[4:0]
  CTLE_GRID_SEARCH_CTRL_0.BT.B2 = 0x2; //###00010, rx_train_opt_c_step_lane[4:0]
  CTLE_GRID_SEARCH_CTRL_0.BT.B3 = 0x1; //###00001, rx_train_opt_r_step_lane[4:0]
  CTLE_GRID_SEARCH_CTRL_1.BT.B0 = 0x10; //00010000, rx_train_opt_snr_nave_lane[7:0]
  CTLE_GRID_SEARCH_CTRL_1.BT.B1 = 0x1; //###00001, rx_train_opt_gc_iter_max_lane[4:0]
  CTLE_GRID_SEARCH_CTRL_1.BT.B2 = 0x6; //###00110, rx_train_opt_c_iter_max_lane[4:0]
  CTLE_GRID_SEARCH_CTRL_1.BT.B3 = 0x2; //###00010, rx_train_opt_r_iter_max_lane[4:0]
  CTLE_GRID_SEARCH_CTRL_2.BT.B0 = 0x7; //00000111, rx_train_opt_adc_sat_th_lane[15:0]
//CTLE_GRID_SEARCH_CTRL_2.BT.B1 = 0x0; //00000000, rx_train_opt_adc_sat_th_lane[15:0]
//CTLE_GRID_SEARCH_CTRL_2.BT.B2 = 0x0; //00000000, rx_train_opt_snr_th_lane[7:0]
  CTLE_GRID_SEARCH_CTRL_2.BT.B3 = 0x3C; //##111100, rx_train_opt_adc_th1_lane[5:0]
//TRAIN_STATUS_LANE.BT.B3 = 0x0; //000000##, tx_train_done_lane, tx_train_pass_lane, tx_train_abort_lane, rx_train_done_lane, rx_train_pass_lane, rx_train_abort_lane
//EOM_IF.BT.B0 = 0x0; //00000000, esm_voltage_lane[7:0]
//EOM_IF.BT.B1 = 0x0; //#####000, eom_call_lane, eom_call_conv_lane, eom_ready_lane
  EOM_IF.BT.B2 = 0x68; //01101000, trx_train_pass_check_rx_snr_lane[7:0]
  EOM_IF.BT.B3 = 0x50; //01010000, trx_train_pass_check_trx_snr_lane[7:0]
  COMMAND_INTERFACE.BT.B0 = 0x1; //#######1, mcu_cmd_done_lane
  TS_PLL_VCO_AMP.BT.B0 = 0x2; //00000010, ts_tempc_mux_hold_sel_2c_lane[7:0]
  TS_PLL_VCO_AMP.BT.B1 = 0x2; //00000010, ts_tempc_mux_sel_2c_lane[7:0]
//TS_PLL_VCO_AMP.BT.B2 = 0x0; //00000000, ts_tempc_dac_sel_lane[7:0]
  TS_PLL_VCO_AMP.BT.B3 = 0x5; //00000101, ts_vcoamp_vth_amp_lane[7:0]
  RS_PLL_VCO_AMP.BT.B0 = 0x2; //00000010, rs_tempc_mux_hold_sel_2c_lane[7:0]
  RS_PLL_VCO_AMP.BT.B1 = 0x2; //00000010, rs_tempc_mux_sel_2c_lane[7:0]
//RS_PLL_VCO_AMP.BT.B2 = 0x0; //00000000, rs_tempc_dac_sel_lane[7:0]
  RS_PLL_VCO_AMP.BT.B3 = 0x5; //00000101, rs_vcoamp_vth_amp_lane[7:0]
//RX_TRAIN_SAT_CHK_CTRL_4.BT.B0 = 0x0; //00000000, rx_train_adc_in_th2_lane[15:0]
//RX_TRAIN_SAT_CHK_CTRL_4.BT.B1 = 0x0; //00000000, rx_train_adc_in_th2_lane[15:0]
//RX_TRAIN_SAT_CHK_CTRL_4.BT.B2 = 0x0; //00000000, rx_train_adc_in_th1_lane[15:0]
//RX_TRAIN_SAT_CHK_CTRL_4.BT.B3 = 0x0; //00000000, rx_train_adc_in_th1_lane[15:0]
  RX_BLIND_TRAIN_CTRL_2.BT.B0 = 0xBC; //10111100, rx_train_blind_adc_overflow_sat_th_lane[15:0]
  RX_BLIND_TRAIN_CTRL_2.BT.B1 = 0x2; //00000010, rx_train_blind_adc_overflow_sat_th_lane[15:0]
  RX_BLIND_TRAIN_CTRL_2.BT.B2 = 0x7; //00000111, rx_train_blind_adc_sat_th2_lane[15:0]
//RX_BLIND_TRAIN_CTRL_2.BT.B3 = 0x0; //00000000, rx_train_blind_adc_sat_th2_lane[15:0]
  RX_BLIND_TRAIN_CTRL_3.BT.B0 = 0x28; //##101000, rx_train_blind_adc_th2_lane[5:0]
  RX_BLIND_TRAIN_CTRL_3.BT.B1 = 0x1; //######01, rx_train_blind_alt_reduc_route_en_lane, rx_train_blind_best_config_en_lane
  TRX_TRAINING_TOP_CTRL_5.BT.B0 = 0x38; //00111000, trx_train_dtl_snr_af_cds_th_lane[7:0]
  TRX_TRAINING_TOP_CTRL_5.BT.B1 = 0x2; //######10, trx_train_blind_after_bw_gain_en_lane, cds_fault_triggered_lane
  TRX_TRAINING_TOP_CTRL_5.BT.B2 = 0x8; //##001000, trx_train_ffe_len_opt_en_lane, trx_train_lr_sr_bw_gain_train_en_lane, trx_train_ctle_rs1_max_lane[3:0]
  SKEW_PROTECTION_CTRL.BT.B0 = 0x3C; //00111100, trx_train_dtl_snr_af_cal_th_lane[7:0]
//SKEW_PROTECTION_CTRL.BT.B1 = 0x0; //######00, skew_prot_triggered_lane[1:0]
  SKEW_PROTECTION_CTRL.BT.B2 = 0x64; //01100100, trx_train_skew_prot_timer_lane[15:0]
//SKEW_PROTECTION_CTRL.BT.B3 = 0x0; //00000000, trx_train_skew_prot_timer_lane[15:0]
//CAL_CTRL0.BT.B0 = 0x0; //00000000, ts_tempc_dbg_step_mode_lane[7:0]
//CAL_CTRL0.BT.B1 = 0x0; //00000000, rs_tempc_dbg_step_mode_lane[7:0]
//CAL_CTRL1.BT.B0 = 0x0; //00000000, ts_tempc_dbg_step_lane[7:0]
//CAL_CTRL1.BT.B1 = 0x0; //00000000, rs_tempc_dbg_step_lane[7:0]
  TX_FFE_PRESET_SELECTION_CTRL_1.BT.B0 = 0x10; //###10000, tx_train_det_preset_hp_multiplier_lane[4:0]
  TX_FFE_PRESET_SELECTION_CTRL_1.BT.B1 = 0xF; //###01111, tx_train_det_preset_lp_multiplier_lane[4:0]
//TX_FFE_PRESET_SELECTION_CTRL_1.BT.B2 = 0x0; //00000000, tx_train_det_preset_scan_ppm_lane[15:0]
  TX_FFE_PRESET_SELECTION_CTRL_1.BT.B3 = 0x80; //10000000, tx_train_det_preset_scan_ppm_lane[15:0]
//TRX_TP_SNR_DTL0.BT.B0 = 0x0; //00000000, trx_tp_snr_dtl_bf_ph_opt_lane[15:0]
//TRX_TP_SNR_DTL0.BT.B1 = 0x0; //00000000, trx_tp_snr_dtl_bf_ph_opt_lane[15:0]
//TRX_TP_SNR_DTL0.BT.B2 = 0x0; //00000000, trx_tp_snr_dtl_bf_skew_prot_lane[15:0]
//TRX_TP_SNR_DTL0.BT.B3 = 0x0; //00000000, trx_tp_snr_dtl_bf_skew_prot_lane[15:0]
//TRX_TP_SNR_DTL1.BT.B0 = 0x0; //00000000, trx_tp_snr_dtl_af_gao_bg_lane[15:0]
//TRX_TP_SNR_DTL1.BT.B1 = 0x0; //00000000, trx_tp_snr_dtl_af_gao_bg_lane[15:0]
//TRX_TP_SNR_DTL1.BT.B2 = 0x0; //00000000, trx_tp_snr_dtl_af_ph_opt_lane[15:0]
//TRX_TP_SNR_DTL1.BT.B3 = 0x0; //00000000, trx_tp_snr_dtl_af_ph_opt_lane[15:0]
//TRX_TP_SNR_DTL2.BT.B0 = 0x0; //00000000, trx_tp_snr_dtl_af_lms_cont_lane[15:0]
//TRX_TP_SNR_DTL2.BT.B1 = 0x0; //00000000, trx_tp_snr_dtl_af_lms_cont_lane[15:0]
//TRX_TP_SNR_DTL2.BT.B2 = 0x0; //00000000, trx_tp_snr_dtl_af_skew_bg_lane[15:0]
//TRX_TP_SNR_DTL2.BT.B3 = 0x0; //00000000, trx_tp_snr_dtl_af_skew_bg_lane[15:0]
//TRX_TP_SNR_DTL3.BT.B0 = 0x0; //00000000, trx_tp_snr_dtl_af_clk_tog_lane[15:0]
//TRX_TP_SNR_DTL3.BT.B1 = 0x0; //00000000, trx_tp_snr_dtl_af_clk_tog_lane[15:0]
//TX_TP_DET_PRESET.BT.B0 = 0x0; //00000000, tx_train_tp_det_preset_lp_lane[15:0]
//TX_TP_DET_PRESET.BT.B1 = 0x0; //00000000, tx_train_tp_det_preset_lp_lane[15:0]
//TX_TP_DET_PRESET.BT.B2 = 0x0; //00000000, tx_train_tp_det_preset_hp_lane[15:0]
//TX_TP_DET_PRESET.BT.B3 = 0x0; //00000000, tx_train_tp_det_preset_hp_lane[15:0]
//TRX_TP_TRX_OPT.BT.B0 = 0x0; //00000000, trx_train_tp_trx_opt_lp0_lane[15:0]
//TRX_TP_TRX_OPT.BT.B1 = 0x0; //00000000, trx_train_tp_trx_opt_lp0_lane[15:0]
//TRX_TP_TRX_OPT.BT.B2 = 0x0; //00000000, trx_train_tp_trx_opt_hp0_lane[15:0]
//TRX_TP_TRX_OPT.BT.B3 = 0x0; //00000000, trx_train_tp_trx_opt_hp0_lane[15:0]
//TRX_TP_DET_PRESET_TRX_OPT.BT.B3 = 0x0; //00000###, tx_train_tp_det_preset_num_lane[3:0], trx_train_tp_trx_opt_triggered_lane
  RX_BW_GAIN_CTRL_0.BT.B0 = 0x28; //00101000, rx_train_sr_bw_gain_adc_sat_th_lane[15:0]
  RX_BW_GAIN_CTRL_0.BT.B1 = 0xA; //00001010, rx_train_sr_bw_gain_adc_sat_th_lane[15:0]
  RX_BW_GAIN_CTRL_0.BT.B2 = 0x8F; //10001111, rx_train_lr_bw_gain_adc_sat_th_lane[15:0]
  RX_BW_GAIN_CTRL_0.BT.B3 = 0x2; //00000010, rx_train_lr_bw_gain_adc_sat_th_lane[15:0]
//RX_BW_GAIN_CTRL_1.BT.B0 = 0x0; //00000000, rx_train_lr_sr_bw_gain_phase_scan_ppm_lane[15:0]
  RX_BW_GAIN_CTRL_1.BT.B1 = 0x80; //10000000, rx_train_lr_sr_bw_gain_phase_scan_ppm_lane[15:0]
  RX_BW_GAIN_CTRL_1.BT.B2 = 0x28; //##101000, rx_train_lr_sr_bw_gain_adc_th2_lane[5:0]
  RX_BW_GAIN_CTRL_1.BT.B3 = 0x36; //##110110, rx_train_lr_sr_bw_gain_adc_th1_lane[5:0]
  RX_BW_GAIN_CTRL_2.BT.B0 = 0xD; //00001101, rx_train_lr_hp_lp_ration_step_lane[7:0]
  RX_BW_GAIN_CTRL_2.BT.B1 = 0xE8; //11101000, rx_train_lr_hp_lp_ration_max_lane[7:0]
  RX_BW_GAIN_CTRL_2.BT.B2 = 0x80; //10000000, rx_train_lr_hp_lp_ration_min_lane[7:0]
  RX_BW_GAIN_CTRL_2.BT.B3 = 0x22; //00100010, rx_train_sr_bw_cur1_red_delta[3:0], rx_train_sr_bw_cur2_red_delta[3:0]
  RX_BW_GAIN_CTRL_3.BT.B0 = 0xE3; //11100011, rx_train_lr_sr_bw_gain_phase_scan_en_lane, rx_train_lr_bw_gain_train_en_lane, rx_train_sr_bw_gain_train_en_lane, rx_train_lr_force_speed_en_lane, rx_train_sr_bw_cur_tia_red_delta_lane[3:0]
//RX_BW_GAIN_CTRL_3.BT.B1 = 0x0; //#######0, rx_train_sr_bw_cur_red_method_lane
//RX_TP_BW_GAIN.BT.B0 = 0x0; //00000000, rx_train_tp_lr_sr_bw_gain_lp_lane[15:0]
//RX_TP_BW_GAIN.BT.B1 = 0x0; //00000000, rx_train_tp_lr_sr_bw_gain_lp_lane[15:0]
//RX_TP_BW_GAIN.BT.B2 = 0x0; //00000000, rx_train_tp_lr_sr_bw_gain_hp_lane[15:0]
//RX_TP_BW_GAIN.BT.B3 = 0x0; //00000000, rx_train_tp_lr_sr_bw_gain_hp_lane[15:0]
//RX_TP_BLIND_BEST_0.BT.B0 = 0x0; //00000000, rx_train_tp_blind_best_sft_dcs_lp0_rms_lane[15:0]
//RX_TP_BLIND_BEST_0.BT.B1 = 0x0; //00000000, rx_train_tp_blind_best_sft_dcs_lp0_rms_lane[15:0]
//RX_TP_BLIND_BEST_0.BT.B2 = 0x0; //00000000, rx_train_tp_blind_best_sft_dcs_hp0_rms_lane[15:0]
//RX_TP_BLIND_BEST_0.BT.B3 = 0x0; //00000000, rx_train_tp_blind_best_sft_dcs_hp0_rms_lane[15:0]
//RX_TP_BLIND_BEST_1.BT.B0 = 0x0; //00000000, rx_train_tp_blind_best_r_lane[7:0]
//RX_TP_BLIND_BEST_1.BT.B1 = 0x0; //00000000, rx_train_tp_blind_best_c_lane[7:0]
//RX_TP_BLIND_BEST_1.BT.B2 = 0x0; //00000000, rx_train_tp_blind_best_gc_lane[7:0]
//RX_TP_BLIND_BEST_1.BT.B3 = 0x0; //#######0, rx_train_tp_blind_best_config_updated_flag_lane
  TRAIN_INITIALIZATION_1.BT.B0 = 0x10; //###10000, trx_train_bg_agc_gain_init_125_lane[4:0]
  TRAIN_INITIALIZATION_1.BT.B1 = 0x10; //###10000, trx_train_bg_agc_gain_init_m40_lane[4:0]
//TRX_PLL_CTRL_LANE.BT.B2 = 0x0; //###00000, rx_pll_rate_sel_lane[4:0]
//TRX_PLL_CTRL_LANE.BT.B3 = 0x0; //###00000, tx_pll_rate_sel_lane[4:0]
//TXTRAIN_IF_REG1.BT.B0 = 0x0; //###00000, txtrain_status_cn3_lane[2:0], txtrain_ctrl_cn3_lane[1:0]
  END_XDAT_LANE.BT.B0 = 0xAA; //10101010, end_xdat_lane[7:0]
}
