

================================================================
== Vivado HLS Report for 'operator_int_div10'
================================================================
* Date:           Thu Aug  2 16:06:36 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|    20.538|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_74               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_81               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_87               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_93               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_99               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_9_i_i_lut_div5_chunk_fu_105  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 17.1>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_read, i32 31)" [test.cpp:5138->test.cpp:5153->test.cpp:5159]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i1 %tmp to i3" [test.cpp:5138->test.cpp:5153->test.cpp:5159]   --->   Operation 5 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.42ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:5139->test.cpp:5153->test.cpp:5159]   --->   Operation 6 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:5139->test.cpp:5153->test.cpp:5159]   --->   Operation 7 'extractvalue' 'q_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret_i_i, 1" [test.cpp:5139->test.cpp:5153->test.cpp:5159]   --->   Operation 8 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i3 %q_chunk_V to i1" [test.cpp:5140->test.cpp:5153->test.cpp:5159]   --->   Operation 9 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_19_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 28, i32 30)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 10 'partselect' 'p_Result_19_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.42ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_i_i, i3 %r_V) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 11 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 12 'extractvalue' 'q_chunk_V_ret2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 13 'extractvalue' 'r_V_ret3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_19_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 25, i32 27)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 14 'partselect' 'p_Result_19_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.42ns)   --->   "%call_ret4_1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_1_i_i, i3 %r_V_ret3_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 15 'call' 'call_ret4_1_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 16 'extractvalue' 'q_chunk_V_ret2_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_ret3_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 17 'extractvalue' 'r_V_ret3_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_19_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 22, i32 24)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 18 'partselect' 'p_Result_19_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.42ns)   --->   "%call_ret4_2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_2_i_i, i3 %r_V_ret3_1_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 19 'call' 'call_ret4_2_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 20 'extractvalue' 'q_chunk_V_ret2_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_ret3_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 21 'extractvalue' 'r_V_ret3_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_19_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 19, i32 21)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 22 'partselect' 'p_Result_19_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.42ns)   --->   "%call_ret4_3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_3_i_i, i3 %r_V_ret3_2_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 23 'call' 'call_ret4_3_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 24 'extractvalue' 'q_chunk_V_ret2_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_ret3_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 25 'extractvalue' 'r_V_ret3_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_19_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 16, i32 18)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 26 'partselect' 'p_Result_19_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_19_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 13, i32 15)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 27 'partselect' 'p_Result_19_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_19_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 10, i32 12)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 28 'partselect' 'p_Result_19_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_19_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 7, i32 9)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 29 'partselect' 'p_Result_19_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_19_8_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 4, i32 6)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 30 'partselect' 'p_Result_19_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_19_9_i_i = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 1, i32 3)" [test.cpp:5144->test.cpp:5153->test.cpp:5159]   --->   Operation 31 'partselect' 'p_Result_19_9_i_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 20.5>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !139"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !145"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_int_div10_s) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [test.cpp:5157]   --->   Operation 35 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.42ns)   --->   "%call_ret4_4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_4_i_i, i3 %r_V_ret3_3_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 36 'call' 'call_ret4_4_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 37 'extractvalue' 'q_chunk_V_ret2_4_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%r_V_ret3_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 38 'extractvalue' 'r_V_ret3_4_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.42ns)   --->   "%call_ret4_5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_5_i_i, i3 %r_V_ret3_4_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 39 'call' 'call_ret4_5_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 40 'extractvalue' 'q_chunk_V_ret2_5_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_ret3_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 41 'extractvalue' 'r_V_ret3_5_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.42ns)   --->   "%call_ret4_6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_6_i_i, i3 %r_V_ret3_5_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 42 'call' 'call_ret4_6_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 43 'extractvalue' 'q_chunk_V_ret2_6_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_ret3_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 44 'extractvalue' 'r_V_ret3_6_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.42ns)   --->   "%call_ret4_7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_7_i_i, i3 %r_V_ret3_6_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 45 'call' 'call_ret4_7_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 46 'extractvalue' 'q_chunk_V_ret2_7_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_ret3_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 47 'extractvalue' 'r_V_ret3_7_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.42ns)   --->   "%call_ret4_8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_8_i_i, i3 %r_V_ret3_7_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 48 'call' 'call_ret4_8_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 49 'extractvalue' 'q_chunk_V_ret2_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_ret3_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 1" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 50 'extractvalue' 'r_V_ret3_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.42ns)   --->   "%call_ret4_9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_19_9_i_i, i3 %r_V_ret3_8_i_i) nounwind" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 51 'call' 'call_ret4_9_i_i' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_9_i_i = extractvalue { i3, i3 } %call_ret4_9_i_i, 0" [test.cpp:5145->test.cpp:5153->test.cpp:5159]   --->   Operation 52 'extractvalue' 'q_chunk_V_ret2_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_16_9_i_i = call i31 @_ssdm_op_BitConcatenate.i31.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_1, i3 %q_chunk_V_ret2_i_i, i3 %q_chunk_V_ret2_1_i_i, i3 %q_chunk_V_ret2_2_i_i, i3 %q_chunk_V_ret2_3_i_i, i3 %q_chunk_V_ret2_4_i_i, i3 %q_chunk_V_ret2_5_i_i, i3 %q_chunk_V_ret2_6_i_i, i3 %q_chunk_V_ret2_7_i_i, i3 %q_chunk_V_ret2_8_i_i, i3 %q_chunk_V_ret2_9_i_i) nounwind" [test.cpp:5146->test.cpp:5153->test.cpp:5159]   --->   Operation 53 'bitconcatenate' 'p_Result_16_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%agg_result_V_i = zext i31 %p_Result_16_9_i_i to i32" [test.cpp:5153->test.cpp:5159]   --->   Operation 54 'zext' 'agg_result_V_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret i32 %agg_result_V_i" [test.cpp:5159]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read              (read          ) [ 000]
tmp                  (bitselect     ) [ 000]
d_chunk_V            (zext          ) [ 000]
call_ret_i_i         (call          ) [ 000]
q_chunk_V            (extractvalue  ) [ 000]
r_V                  (extractvalue  ) [ 000]
tmp_1                (trunc         ) [ 001]
p_Result_19_i_i      (partselect    ) [ 000]
call_ret4_i_i        (call          ) [ 000]
q_chunk_V_ret2_i_i   (extractvalue  ) [ 001]
r_V_ret3_i_i         (extractvalue  ) [ 000]
p_Result_19_1_i_i    (partselect    ) [ 000]
call_ret4_1_i_i      (call          ) [ 000]
q_chunk_V_ret2_1_i_i (extractvalue  ) [ 001]
r_V_ret3_1_i_i       (extractvalue  ) [ 000]
p_Result_19_2_i_i    (partselect    ) [ 000]
call_ret4_2_i_i      (call          ) [ 000]
q_chunk_V_ret2_2_i_i (extractvalue  ) [ 001]
r_V_ret3_2_i_i       (extractvalue  ) [ 000]
p_Result_19_3_i_i    (partselect    ) [ 000]
call_ret4_3_i_i      (call          ) [ 000]
q_chunk_V_ret2_3_i_i (extractvalue  ) [ 001]
r_V_ret3_3_i_i       (extractvalue  ) [ 001]
p_Result_19_4_i_i    (partselect    ) [ 001]
p_Result_19_5_i_i    (partselect    ) [ 001]
p_Result_19_6_i_i    (partselect    ) [ 001]
p_Result_19_7_i_i    (partselect    ) [ 001]
p_Result_19_8_i_i    (partselect    ) [ 001]
p_Result_19_9_i_i    (partselect    ) [ 001]
StgValue_32          (specbitsmap   ) [ 000]
StgValue_33          (specbitsmap   ) [ 000]
StgValue_34          (spectopmodule ) [ 000]
StgValue_35          (speclatency   ) [ 000]
call_ret4_4_i_i      (call          ) [ 000]
q_chunk_V_ret2_4_i_i (extractvalue  ) [ 000]
r_V_ret3_4_i_i       (extractvalue  ) [ 000]
call_ret4_5_i_i      (call          ) [ 000]
q_chunk_V_ret2_5_i_i (extractvalue  ) [ 000]
r_V_ret3_5_i_i       (extractvalue  ) [ 000]
call_ret4_6_i_i      (call          ) [ 000]
q_chunk_V_ret2_6_i_i (extractvalue  ) [ 000]
r_V_ret3_6_i_i       (extractvalue  ) [ 000]
call_ret4_7_i_i      (call          ) [ 000]
q_chunk_V_ret2_7_i_i (extractvalue  ) [ 000]
r_V_ret3_7_i_i       (extractvalue  ) [ 000]
call_ret4_8_i_i      (call          ) [ 000]
q_chunk_V_ret2_8_i_i (extractvalue  ) [ 000]
r_V_ret3_8_i_i       (extractvalue  ) [ 000]
call_ret4_9_i_i      (call          ) [ 000]
q_chunk_V_ret2_9_i_i (extractvalue  ) [ 000]
p_Result_16_9_i_i    (bitconcatenate) [ 000]
agg_result_V_i       (zext          ) [ 000]
StgValue_55          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_int_div10_s"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="in_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_lut_div5_chunk_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret4_4_i_i/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_lut_div5_chunk_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="3" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_i_i/1 call_ret4_5_i_i/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_lut_div5_chunk_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="3" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_1_i_i/1 call_ret4_6_i_i/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_lut_div5_chunk_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_2_i_i/1 call_ret4_7_i_i/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_lut_div5_chunk_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="3" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_3_i_i/1 call_ret4_8_i_i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="call_ret4_9_i_i_lut_div5_chunk_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="1"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_9_i_i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/1 q_chunk_V_ret2_4_i_i/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/1 r_V_ret3_4_i_i/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_i_i/1 q_chunk_V_ret2_5_i_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_i_i/1 r_V_ret3_5_i_i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_1_i_i/1 q_chunk_V_ret2_6_i_i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_1_i_i/1 r_V_ret3_6_i_i/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_2_i_i/1 q_chunk_V_ret2_7_i_i/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_2_i_i/1 r_V_ret3_7_i_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_3_i_i/1 q_chunk_V_ret2_8_i_i/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_3_i_i/1 r_V_ret3_8_i_i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="d_chunk_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_19_i_i_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="6" slack="0"/>
<pin id="178" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_i_i/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Result_19_1_i_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_1_i_i/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_Result_19_2_i_i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_2_i_i/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_19_3_i_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_3_i_i/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Result_19_4_i_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="0" index="3" bw="6" slack="0"/>
<pin id="222" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_4_i_i/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Result_19_5_i_i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="5" slack="0"/>
<pin id="232" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_5_i_i/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_19_6_i_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="5" slack="0"/>
<pin id="242" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_6_i_i/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_19_7_i_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="5" slack="0"/>
<pin id="252" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_7_i_i/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Result_19_8_i_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="0" index="3" bw="4" slack="0"/>
<pin id="262" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_8_i_i/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Result_19_9_i_i_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="0" index="3" bw="3" slack="0"/>
<pin id="272" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_9_i_i/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="q_chunk_V_ret2_9_i_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_9_i_i/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_Result_16_9_i_i_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="1"/>
<pin id="284" dir="0" index="2" bw="3" slack="1"/>
<pin id="285" dir="0" index="3" bw="3" slack="1"/>
<pin id="286" dir="0" index="4" bw="3" slack="1"/>
<pin id="287" dir="0" index="5" bw="3" slack="1"/>
<pin id="288" dir="0" index="6" bw="3" slack="0"/>
<pin id="289" dir="0" index="7" bw="3" slack="0"/>
<pin id="290" dir="0" index="8" bw="3" slack="0"/>
<pin id="291" dir="0" index="9" bw="3" slack="0"/>
<pin id="292" dir="0" index="10" bw="3" slack="0"/>
<pin id="293" dir="0" index="11" bw="3" slack="0"/>
<pin id="294" dir="1" index="12" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16_9_i_i/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="agg_result_V_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_i/2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="q_chunk_V_ret2_i_i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="1"/>
<pin id="313" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_i_i "/>
</bind>
</comp>

<comp id="316" class="1005" name="q_chunk_V_ret2_1_i_i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_1_i_i "/>
</bind>
</comp>

<comp id="321" class="1005" name="q_chunk_V_ret2_2_i_i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="1"/>
<pin id="323" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_2_i_i "/>
</bind>
</comp>

<comp id="326" class="1005" name="q_chunk_V_ret2_3_i_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_3_i_i "/>
</bind>
</comp>

<comp id="331" class="1005" name="r_V_ret3_3_i_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret3_3_i_i "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_Result_19_4_i_i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_4_i_i "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_Result_19_5_i_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="1"/>
<pin id="343" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_5_i_i "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_Result_19_6_i_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="1"/>
<pin id="348" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_6_i_i "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_Result_19_7_i_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_7_i_i "/>
</bind>
</comp>

<comp id="356" class="1005" name="p_Result_19_8_i_i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_8_i_i "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_Result_19_9_i_i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_9_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="74" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="74" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="123"><net_src comp="81" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="81" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="132"><net_src comp="87" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="87" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="141"><net_src comp="93" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="93" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="150"><net_src comp="99" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="99" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="68" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="172"><net_src comp="111" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="68" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="183"><net_src comp="173" pin="4"/><net_sink comp="81" pin=1"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="68" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="194"><net_src comp="184" pin="4"/><net_sink comp="87" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="68" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="205"><net_src comp="195" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="68" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="216"><net_src comp="206" pin="4"/><net_sink comp="99" pin=1"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="68" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="68" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="68" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="68" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="68" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="68" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="105" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="111" pin="1"/><net_sink comp="281" pin=6"/></net>

<net id="297"><net_src comp="120" pin="1"/><net_sink comp="281" pin=7"/></net>

<net id="298"><net_src comp="129" pin="1"/><net_sink comp="281" pin=8"/></net>

<net id="299"><net_src comp="138" pin="1"/><net_sink comp="281" pin=9"/></net>

<net id="300"><net_src comp="147" pin="1"/><net_sink comp="281" pin=10"/></net>

<net id="301"><net_src comp="277" pin="1"/><net_sink comp="281" pin=11"/></net>

<net id="305"><net_src comp="281" pin="12"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="169" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="314"><net_src comp="120" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="319"><net_src comp="129" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="281" pin=3"/></net>

<net id="324"><net_src comp="138" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="281" pin=4"/></net>

<net id="329"><net_src comp="147" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="281" pin=5"/></net>

<net id="334"><net_src comp="151" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="339"><net_src comp="217" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="344"><net_src comp="227" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="349"><net_src comp="237" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="354"><net_src comp="247" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="359"><net_src comp="257" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="364"><net_src comp="267" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_int_div10 : in_r | {1 }
  - Chain level:
	State 1
		d_chunk_V : 1
		call_ret_i_i : 2
		q_chunk_V : 3
		r_V : 3
		tmp_1 : 4
		call_ret4_i_i : 4
		q_chunk_V_ret2_i_i : 5
		r_V_ret3_i_i : 5
		call_ret4_1_i_i : 6
		q_chunk_V_ret2_1_i_i : 7
		r_V_ret3_1_i_i : 7
		call_ret4_2_i_i : 8
		q_chunk_V_ret2_2_i_i : 9
		r_V_ret3_2_i_i : 9
		call_ret4_3_i_i : 10
		q_chunk_V_ret2_3_i_i : 11
		r_V_ret3_3_i_i : 11
	State 2
		q_chunk_V_ret2_4_i_i : 1
		r_V_ret3_4_i_i : 1
		call_ret4_5_i_i : 2
		q_chunk_V_ret2_5_i_i : 3
		r_V_ret3_5_i_i : 3
		call_ret4_6_i_i : 4
		q_chunk_V_ret2_6_i_i : 5
		r_V_ret3_6_i_i : 5
		call_ret4_7_i_i : 6
		q_chunk_V_ret2_7_i_i : 7
		r_V_ret3_7_i_i : 7
		call_ret4_8_i_i : 8
		q_chunk_V_ret2_8_i_i : 9
		r_V_ret3_8_i_i : 9
		call_ret4_9_i_i : 10
		q_chunk_V_ret2_9_i_i : 11
		p_Result_16_9_i_i : 12
		agg_result_V_i : 13
		StgValue_55 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |        grp_lut_div5_chunk_fu_74       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_81       |    0    |   1638  |
|   call   |        grp_lut_div5_chunk_fu_87       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_93       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_99       |    0    |   1638  |
|          | call_ret4_9_i_i_lut_div5_chunk_fu_105 |    0    |   1638  |
|----------|---------------------------------------|---------|---------|
|   read   |           in_read_read_fu_68          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_111              |    0    |    0    |
|          |               grp_fu_115              |    0    |    0    |
|          |               grp_fu_120              |    0    |    0    |
|          |               grp_fu_124              |    0    |    0    |
|          |               grp_fu_129              |    0    |    0    |
|extractvalue|               grp_fu_133              |    0    |    0    |
|          |               grp_fu_138              |    0    |    0    |
|          |               grp_fu_142              |    0    |    0    |
|          |               grp_fu_147              |    0    |    0    |
|          |               grp_fu_151              |    0    |    0    |
|          |      q_chunk_V_ret2_9_i_i_fu_277      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|               tmp_fu_156              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |            d_chunk_V_fu_164           |    0    |    0    |
|          |         agg_result_V_i_fu_302         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |              tmp_1_fu_169             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |         p_Result_19_i_i_fu_173        |    0    |    0    |
|          |        p_Result_19_1_i_i_fu_184       |    0    |    0    |
|          |        p_Result_19_2_i_i_fu_195       |    0    |    0    |
|          |        p_Result_19_3_i_i_fu_206       |    0    |    0    |
|partselect|        p_Result_19_4_i_i_fu_217       |    0    |    0    |
|          |        p_Result_19_5_i_i_fu_227       |    0    |    0    |
|          |        p_Result_19_6_i_i_fu_237       |    0    |    0    |
|          |        p_Result_19_7_i_i_fu_247       |    0    |    0    |
|          |        p_Result_19_8_i_i_fu_257       |    0    |    0    |
|          |        p_Result_19_9_i_i_fu_267       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|        p_Result_16_9_i_i_fu_281       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   9828  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  p_Result_19_4_i_i_reg_336 |    3   |
|  p_Result_19_5_i_i_reg_341 |    3   |
|  p_Result_19_6_i_i_reg_346 |    3   |
|  p_Result_19_7_i_i_reg_351 |    3   |
|  p_Result_19_8_i_i_reg_356 |    3   |
|  p_Result_19_9_i_i_reg_361 |    3   |
|q_chunk_V_ret2_1_i_i_reg_316|    3   |
|q_chunk_V_ret2_2_i_i_reg_321|    3   |
|q_chunk_V_ret2_3_i_i_reg_326|    3   |
| q_chunk_V_ret2_i_i_reg_311 |    3   |
|   r_V_ret3_3_i_i_reg_331   |    3   |
|        tmp_1_reg_306       |    1   |
+----------------------------+--------+
|            Total           |   34   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_74 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_74 |  p2  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_81 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_87 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_93 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_99 |  p1  |   2  |   3  |    6   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   36   ||  6.366  ||    54   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  9828  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   54   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   34   |  9882  |
+-----------+--------+--------+--------+
