I 000050 55 31815         1394493819384 STRUCTURE
(_unit VHDL (detector_top 0 41 (structure 0 49 ))
	(_version vb4)
	(_time 1394493819385 2014.03.10 19:23:39)
	(_source (\./../synthesis/detector_top.vhd\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(unisim(VPKG)))
	(_code 04035202055254120100070b105e030306015203000252)
	(_entity
		(_time 1394493819323)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(unisim(VPKG)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 3312 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 31730 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDC
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2290 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2293 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2294 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2295 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2296 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.MUXCY
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13909 (_entity (_out ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_ULOGIC 1 13910 (_entity (_in ))))
				(_port (_internal DI ~extieee.std_logic_1164.STD_ULOGIC 1 13911 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 13912 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 31916 (_entity (_out ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_ULOGIC 1 31917 (_entity (_in ))))
				(_port (_internal LI ~extieee.std_logic_1164.STD_ULOGIC 1 31918 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153677 1 13053 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13056 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13057 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13058 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13059 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153674 1 13010 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13013 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13014 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13015 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153680 1 13099 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13102 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13103 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13104 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13105 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 13106 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.IBUF
			(_object
				(_generic (_internal CAPACITANCE ~extunisim.VCOMPONENTS.~STRING~153424 1 8255 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal IBUF_DELAY_VALUE ~extunisim.VCOMPONENTS.~STRING~153425 1 8256 (_entity -1 (_string \"0"\))))
				(_generic (_internal IBUF_LOW_PWR ~extSTD.STANDARD.BOOLEAN 1 8257 (_entity -1 ((i 1)))))
				(_generic (_internal IFD_DELAY_VALUE ~extunisim.VCOMPONENTS.~STRING~153426 1 8258 (_entity -1 (_string \"AUTO"\))))
				(_generic (_internal IOSTANDARD ~extunisim.VCOMPONENTS.~STRING~153427 1 8259 (_entity -1 (_string \"DEFAULT"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 8262 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 8263 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.OBUF
			(_object
				(_generic (_internal CAPACITANCE ~extunisim.VCOMPONENTS.~STRING~153902 1 14554 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal DRIVE ~extSTD.STANDARD.INTEGER 1 14555 (_entity -1 ((i 12)))))
				(_generic (_internal IOSTANDARD ~extunisim.VCOMPONENTS.~STRING~153903 1 14556 (_entity -1 (_string \"DEFAULT"\))))
				(_generic (_internal SLEW ~extunisim.VCOMPONENTS.~STRING~153904 1 14557 (_entity -1 (_string \"SLOW"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 14560 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 14561 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153671 1 12970 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 12973 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 12974 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.BUFGP
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 694 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 695 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.INV
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 10258 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 10259 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3_L
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153679 1 13084 (_entity -1 (_string \"00000000"\))))
				(_port (_internal LO ~extieee.std_logic_1164.STD_ULOGIC 1 13087 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13088 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13089 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13090 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4_L
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153682 1 13132 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal LO ~extieee.std_logic_1164.STD_ULOGIC 1 13135 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13136 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13137 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13138 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 13139 (_entity (_in ))))
			)
		)
	)
	(_instantiation XST_GND 0 95 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(N0))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation XST_VCC 0 99 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(N1))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation cp_delay3 0 103 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cp_delay3_26))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(cp_delay2_25))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cp_delay2 0 110 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cp_delay2_25))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(cp_delay1_24))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cp_delay1 0 117 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cp_delay1_24))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(or_to_cp_60))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_0 0 124 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(0)))
			((C)(mclK_BUFGP_59))
			((CLR)(btn_0_IBUF_10))
			((D)(Result(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_1 0 131 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(1)))
			((C)(mclK_BUFGP_59))
			((CLR)(btn_0_IBUF_10))
			((D)(Result(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_2 0 138 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(2)))
			((C)(mclK_BUFGP_59))
			((CLR)(btn_0_IBUF_10))
			((D)(Result(2)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_3 0 145 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(3)))
			((C)(mclK_BUFGP_59))
			((CLR)(btn_0_IBUF_10))
			((D)(Result(3)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_Mcount_q_cy_0_Q 0 152 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(0)))
			((CI)(N0))
			((DI)(N1))
			((S)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_0_Q 0 159 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(0)))
			((CI)(N0))
			((LI)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_1_Q 0 165 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(1)))
			((CI)(cd_Mcount_q_cy(0)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_1_rt_15))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_1_Q 0 172 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(1)))
			((CI)(cd_Mcount_q_cy(0)))
			((LI)(cd_Mcount_q_cy_1_rt_15))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_2_Q 0 178 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(2)))
			((CI)(cd_Mcount_q_cy(1)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_2_rt_17))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_2_Q 0 185 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(2)))
			((CI)(cd_Mcount_q_cy(1)))
			((LI)(cd_Mcount_q_cy_2_rt_17))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_3_Q 0 191 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(3)))
			((CI)(cd_Mcount_q_cy(2)))
			((LI)(cd_Mcount_q_xor_3_rt_19))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation det_present_state_FSM_FFd1 0 197 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd1_34))
			((C)(cp_to_det))
			((CLR)(btn_0_IBUF_10))
			((D)(det_present_state_FSM_FFd1_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2 0 207 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd2_38))
			((C)(cp_to_det))
			((CLR)(btn_0_IBUF_10))
			((D)(det_present_state_FSM_FFd2_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3 0 217 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd3_45))
			((C)(cp_to_det))
			((CLR)(btn_0_IBUF_10))
			((D)(det_present_state_FSM_FFd3_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4 0 227 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd4_52))
			((C)(cp_to_det))
			((CLR)(btn_0_IBUF_10))
			((D)(det_present_state_FSM_FFd4_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation db_delay3_1 0 237 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay3(1)))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(db_delay2(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay3_0 0 244 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay3(0)))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(db_delay2(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay2_1 0 251 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay2(1)))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(db_delay1(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay2_0 0 258 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay2(0)))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(db_delay1(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay1_1 0 265 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay1(1)))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(btn_2_IBUF_12))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay1_0 0 272 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay1(0)))
			((C)(cd_q(3)))
			((CLR)(btn_0_IBUF_10))
			((D)(btn_1_IBUF_11))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cp_outp1 0 279 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10000000"\))
		)
		(_port
			((O)(cp_to_det))
			((I0)(cp_delay3_26))
			((I1)(cp_delay2_25))
			((I2)(cp_delay1_24))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_Out11 0 289 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0100"\))
		)
		(_port
			((O)(ld_1_OBUF_57))
			((I0)(det_present_state_FSM_FFd2_38))
			((I1)(det_present_state_FSM_FFd1_34))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_Out01 0 298 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0010000000000000"\))
		)
		(_port
			((O)(ld_0_OBUF_56))
			((I0)(det_present_state_FSM_FFd3_45))
			((I1)(det_present_state_FSM_FFd4_52))
			((I2)(det_present_state_FSM_FFd1_34))
			((I3)(det_present_state_FSM_FFd2_38))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0010000000000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_In1 0 309 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01110101"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_In))
			((I0)(det_present_state_FSM_FFd4_52))
			((I1)(det_present_state_FSM_FFd2_38))
			((I2)(det_present_state_FSM_FFd1_34))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01110101"\))
			)
		)
	)
	(_instantiation or_to_cp 0 319 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110000000"\))
		)
		(_port
			((O)(or_to_cp_60))
			((I0)(db_delay3(1)))
			((I1)(db_delay1(1)))
			((I2)(db_delay2(1)))
			((I3)(N9))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In15 0 330 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111101100000000"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In15_36))
			((I0)(btn_0_IBUF_10))
			((I1)(btn_1_IBUF_11))
			((I2)(btn_2_IBUF_12))
			((I3)(det_present_state_FSM_FFd4_52))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111101100000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In33 0 341 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110100010"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In))
			((I0)(det_present_state_FSM_FFd2_38))
			((I1)(det_present_state_FSM_FFd3_45))
			((I2)(det_present_state_FSM_FFd1_In15_36))
			((I3)(det_present_state_FSM_FFd1_In5_37))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110100010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In14 0 352 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111101111"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In14_40))
			((I0)(btn_2_IBUF_12))
			((I1)(btn_1_IBUF_11))
			((I2)(btn_0_IBUF_10))
			((I3)(det_present_state_FSM_FFd3_45))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111101111"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In17 0 363 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0100"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In17_41))
			((I0)(det_present_state_FSM_FFd2_38))
			((I1)(det_present_state_FSM_FFd4_52))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In43 0 372 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00000010"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In43_43))
			((I0)(btn_1_IBUF_11))
			((I1)(btn_2_IBUF_12))
			((I2)(btn_0_IBUF_10))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00000010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In58 0 382 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000100000001100"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In58_44))
			((I0)(det_present_state_FSM_FFd2_In43_43))
			((I1)(det_present_state_FSM_FFd1_34))
			((I2)(det_present_state_FSM_FFd3_45))
			((I3)(det_present_state_FSM_FFd4_52))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000100000001100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In65 0 393 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111011111100"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In))
			((I0)(det_present_state_FSM_FFd2_In14_40))
			((I1)(det_present_state_FSM_FFd2_In58_44))
			((I2)(det_present_state_FSM_FFd2_In4_42))
			((I3)(det_present_state_FSM_FFd2_In17_41))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111011111100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In21 0 404 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1101"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In21_48))
			((I0)(btn_0_IBUF_10))
			((I1)(btn_2_IBUF_12))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1101"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In32 0 413 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00110010"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In32_49))
			((I0)(det_present_state_FSM_FFd2_In43_43))
			((I1)(det_present_state_FSM_FFd2_38))
			((I2)(det_present_state_FSM_FFd4_52))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00110010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In56 0 423 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11111011"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In56_50))
			((I0)(btn_2_IBUF_12))
			((I1)(btn_0_IBUF_10))
			((I2)(btn_1_IBUF_11))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11111011"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In62 0 433 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11111011"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In62_51))
			((I0)(det_present_state_FSM_FFd3_In56_50))
			((I1)(det_present_state_FSM_FFd3_45))
			((I2)(det_present_state_FSM_FFd4_52))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11111011"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In75 0 443 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111011111100"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In))
			((I0)(det_present_state_FSM_FFd1_34))
			((I1)(det_present_state_FSM_FFd3_In13_47))
			((I2)(det_present_state_FSM_FFd3_In32_49))
			((I3)(det_present_state_FSM_FFd3_In62_51))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111011111100"\))
			)
		)
	)
	(_instantiation btn_2_IBUF 0 454 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_2_IBUF_12))
			((I)(btn(2)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation btn_1_IBUF 0 459 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_1_IBUF_11))
			((I)(btn(1)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation btn_0_IBUF 0 464 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_0_IBUF_10))
			((I)(btn(0)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation ld_1_OBUF 0 469 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(ld(1)))
			((I)(ld_1_OBUF_57))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation ld_0_OBUF 0 474 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(ld(0)))
			((I)(ld_0_OBUF_56))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation cd_Mcount_q_cy_1_rt 0 479 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_1_rt_15))
			((I0)(cd_q(1)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_2_rt 0 487 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_2_rt_17))
			((I0)(cd_q(2)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_xor_3_rt 0 495 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_xor_3_rt_19))
			((I0)(cd_q(3)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation mclK_BUFGP 0 503 (_component .unisim.VCOMPONENTS.BUFGP )
		(_port
			((O)(mclK_BUFGP_59))
			((I)(mclK))
		)
		(_use (_entity unisim BUFGP)
		)
	)
	(_instantiation cd_Mcount_q_lut_0_INV_0 0 508 (_component .unisim.VCOMPONENTS.INV )
		(_port
			((O)(cd_Mcount_q_lut(0)))
			((I)(cd_q(0)))
		)
		(_use (_entity unisim INV)
		)
	)
	(_instantiation or_to_cp_SW0 0 513 (_component .unisim.VCOMPONENTS.LUT3_L )
		(_generic
			((INIT)(_string \"10000000"\))
		)
		(_port
			((LO)(N9))
			((I0)(db_delay3(0)))
			((I1)(db_delay2(0)))
			((I2)(db_delay1(0)))
		)
		(_use (_entity unisim LUT3_L)
			(_generic
				((INIT)(_string \"10000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In5 0 523 (_component .unisim.VCOMPONENTS.LUT3_L )
		(_generic
			((INIT)(_string \"10100010"\))
		)
		(_port
			((LO)(det_present_state_FSM_FFd1_In5_37))
			((I0)(det_present_state_FSM_FFd1_34))
			((I1)(det_present_state_FSM_FFd3_45))
			((I2)(det_present_state_FSM_FFd4_52))
		)
		(_use (_entity unisim LUT3_L)
			(_generic
				((INIT)(_string \"10100010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In4 0 533 (_component .unisim.VCOMPONENTS.LUT3_L )
		(_generic
			((INIT)(_string \"00110010"\))
		)
		(_port
			((LO)(det_present_state_FSM_FFd2_In4_42))
			((I0)(det_present_state_FSM_FFd2_38))
			((I1)(det_present_state_FSM_FFd1_34))
			((I2)(det_present_state_FSM_FFd3_45))
		)
		(_use (_entity unisim LUT3_L)
			(_generic
				((INIT)(_string \"00110010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In13 0 543 (_component .unisim.VCOMPONENTS.LUT4_L )
		(_generic
			((INIT)(_string \"0000000000001110"\))
		)
		(_port
			((LO)(det_present_state_FSM_FFd3_In13_47))
			((I0)(det_present_state_FSM_FFd3_In21_48))
			((I1)(btn_1_IBUF_11))
			((I2)(det_present_state_FSM_FFd3_45))
			((I3)(det_present_state_FSM_FFd4_52))
		)
		(_use (_entity unisim LUT4_L)
			(_generic
				((INIT)(_string \"0000000000001110"\))
			)
		)
	)
	(_object
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_in ))))
		(_signal (_internal N0 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal N1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal N9 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal btn_0_IBUF_10 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal btn_1_IBUF_11 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal btn_2_IBUF_12 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_1_rt_15 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_2_rt_17 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_xor_3_rt_19 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_24 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal cp_delay2_25 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_26 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cp_to_det ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_34 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In15_36 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In5_37 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_38 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In14_40 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In17_41 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In4_42 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In43_43 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In58_44 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_45 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In13_47 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In21_48 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In32_49 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In56_50 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In62_51 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_52 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_In ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal ld_0_OBUF_56 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal ld_1_OBUF_57 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mclK_BUFGP_59 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal or_to_cp_60 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Result ~STD_LOGIC_VECTOR{3~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal cd_Mcount_q_cy ~STD_LOGIC_VECTOR{2~downto~0}~13 0 88 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal cd_Mcount_q_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal cd_q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal db_delay1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal db_delay2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal db_delay3 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 93 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153677 (unisim VCOMPONENTS ~BIT_VECTOR~153677)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153674 (unisim VCOMPONENTS ~BIT_VECTOR~153674)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153680 (unisim VCOMPONENTS ~BIT_VECTOR~153680)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153424 (unisim VCOMPONENTS ~STRING~153424)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153425 (unisim VCOMPONENTS ~STRING~153425)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153426 (unisim VCOMPONENTS ~STRING~153426)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153427 (unisim VCOMPONENTS ~STRING~153427)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153902 (unisim VCOMPONENTS ~STRING~153902)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153903 (unisim VCOMPONENTS ~STRING~153903)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153904 (unisim VCOMPONENTS ~STRING~153904)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153671 (unisim VCOMPONENTS ~BIT_VECTOR~153671)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153679 (unisim VCOMPONENTS ~BIT_VECTOR~153679)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153682 (unisim VCOMPONENTS ~BIT_VECTOR~153682)))
	)
)
V 000050 55 102465        1394554464453 STRUCTURE
(_unit VHDL (detector_top 0 41 (structure 0 53 ))
	(_version vb4)
	(_time 1394554464467 2014.03.11 12:14:24)
	(_source (\./../synthesis/detector_top.vhd\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(unisim(VPKG)))
	(_code b9b8ebedb5efe9afbcb7bdbeade3bebebbbcefbebdbfef)
	(_entity
		(_time 1394554464297)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(unisim(VPKG)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 3312 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 31730 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDC
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2290 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2293 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2294 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2295 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2296 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.MUXCY
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13909 (_entity (_out ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_ULOGIC 1 13910 (_entity (_in ))))
				(_port (_internal DI ~extieee.std_logic_1164.STD_ULOGIC 1 13911 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 13912 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 31916 (_entity (_out ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_ULOGIC 1 31917 (_entity (_in ))))
				(_port (_internal LI ~extieee.std_logic_1164.STD_ULOGIC 1 31918 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153677 1 13053 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13056 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13057 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13058 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13059 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF5
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13946 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13947 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13948 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 13949 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDP
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2595 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2598 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2599 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2600 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 2601 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153680 1 13099 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13102 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13103 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13104 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13105 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 13106 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153674 1 13010 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13013 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13014 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13015 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.IBUF
			(_object
				(_generic (_internal CAPACITANCE ~extunisim.VCOMPONENTS.~STRING~153424 1 8255 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal IBUF_DELAY_VALUE ~extunisim.VCOMPONENTS.~STRING~153425 1 8256 (_entity -1 (_string \"0"\))))
				(_generic (_internal IBUF_LOW_PWR ~extSTD.STANDARD.BOOLEAN 1 8257 (_entity -1 ((i 1)))))
				(_generic (_internal IFD_DELAY_VALUE ~extunisim.VCOMPONENTS.~STRING~153426 1 8258 (_entity -1 (_string \"AUTO"\))))
				(_generic (_internal IOSTANDARD ~extunisim.VCOMPONENTS.~STRING~153427 1 8259 (_entity -1 (_string \"DEFAULT"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 8262 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 8263 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.OBUF
			(_object
				(_generic (_internal CAPACITANCE ~extunisim.VCOMPONENTS.~STRING~153902 1 14554 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal DRIVE ~extSTD.STANDARD.INTEGER 1 14555 (_entity -1 ((i 12)))))
				(_generic (_internal IOSTANDARD ~extunisim.VCOMPONENTS.~STRING~153903 1 14556 (_entity -1 (_string \"DEFAULT"\))))
				(_generic (_internal SLEW ~extunisim.VCOMPONENTS.~STRING~153904 1 14557 (_entity -1 (_string \"SLOW"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 14560 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 14561 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153671 1 12970 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 12973 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 12974 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.BUFGP
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 694 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 695 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.INV
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 10258 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 10259 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3_L
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153679 1 13084 (_entity -1 (_string \"00000000"\))))
				(_port (_internal LO ~extieee.std_logic_1164.STD_ULOGIC 1 13087 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13088 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13089 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13090 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4_L
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153682 1 13132 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal LO ~extieee.std_logic_1164.STD_ULOGIC 1 13135 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13136 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13137 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13138 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 13139 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2_L
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153676 1 13039 (_entity -1 (_string \"0000"\))))
				(_port (_internal LO ~extieee.std_logic_1164.STD_ULOGIC 1 13042 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13043 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13044 (_entity (_in ))))
			)
		)
	)
	(_instantiation XST_GND 0 186 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(N0))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation XST_VCC 0 190 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(N1))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation cd_q_0 0 194 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(0)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_1 0 201 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(1)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_2 0 208 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(2)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(2)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_3 0 215 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(3)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(3)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_4 0 222 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(4)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(4)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_5 0 229 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(5)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(5)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_6 0 236 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(6)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(6)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_7 0 243 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(7)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(7)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_8 0 250 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(8)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(8)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_9 0 257 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(9)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(9)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_10 0 264 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(10)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(10)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_11 0 271 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(11)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(11)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_12 0 278 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(12)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(12)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_13 0 285 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(13)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(13)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_14 0 292 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(14)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(14)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_15 0 299 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(15)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(15)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_16 0 306 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(16)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(16)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_17 0 313 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(17)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(Result(17)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_Mcount_q_cy_0_Q 0 320 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(0)))
			((CI)(N0))
			((DI)(N1))
			((S)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_0_Q 0 327 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(0)))
			((CI)(N0))
			((LI)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_1_Q 0 333 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(1)))
			((CI)(cd_Mcount_q_cy(0)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_1_rt_72))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_1_Q 0 340 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(1)))
			((CI)(cd_Mcount_q_cy(0)))
			((LI)(cd_Mcount_q_cy_1_rt_72))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_2_Q 0 346 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(2)))
			((CI)(cd_Mcount_q_cy(1)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_2_rt_74))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_2_Q 0 353 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(2)))
			((CI)(cd_Mcount_q_cy(1)))
			((LI)(cd_Mcount_q_cy_2_rt_74))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_3_Q 0 359 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(3)))
			((CI)(cd_Mcount_q_cy(2)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_3_rt_76))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_3_Q 0 366 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(3)))
			((CI)(cd_Mcount_q_cy(2)))
			((LI)(cd_Mcount_q_cy_3_rt_76))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_4_Q 0 372 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(4)))
			((CI)(cd_Mcount_q_cy(3)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_4_rt_78))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_4_Q 0 379 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(4)))
			((CI)(cd_Mcount_q_cy(3)))
			((LI)(cd_Mcount_q_cy_4_rt_78))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_5_Q 0 385 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(5)))
			((CI)(cd_Mcount_q_cy(4)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_5_rt_80))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_5_Q 0 392 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(5)))
			((CI)(cd_Mcount_q_cy(4)))
			((LI)(cd_Mcount_q_cy_5_rt_80))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_6_Q 0 398 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(6)))
			((CI)(cd_Mcount_q_cy(5)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_6_rt_82))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_6_Q 0 405 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(6)))
			((CI)(cd_Mcount_q_cy(5)))
			((LI)(cd_Mcount_q_cy_6_rt_82))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_7_Q 0 411 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(7)))
			((CI)(cd_Mcount_q_cy(6)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_7_rt_84))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_7_Q 0 418 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(7)))
			((CI)(cd_Mcount_q_cy(6)))
			((LI)(cd_Mcount_q_cy_7_rt_84))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_8_Q 0 424 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(8)))
			((CI)(cd_Mcount_q_cy(7)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_8_rt_86))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_8_Q 0 431 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(8)))
			((CI)(cd_Mcount_q_cy(7)))
			((LI)(cd_Mcount_q_cy_8_rt_86))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_9_Q 0 437 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(9)))
			((CI)(cd_Mcount_q_cy(8)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_9_rt_88))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_9_Q 0 444 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(9)))
			((CI)(cd_Mcount_q_cy(8)))
			((LI)(cd_Mcount_q_cy_9_rt_88))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_10_Q 0 450 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(10)))
			((CI)(cd_Mcount_q_cy(9)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_10_rt_58))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_10_Q 0 457 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(10)))
			((CI)(cd_Mcount_q_cy(9)))
			((LI)(cd_Mcount_q_cy_10_rt_58))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_11_Q 0 463 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(11)))
			((CI)(cd_Mcount_q_cy(10)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_11_rt_60))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_11_Q 0 470 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(11)))
			((CI)(cd_Mcount_q_cy(10)))
			((LI)(cd_Mcount_q_cy_11_rt_60))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_12_Q 0 476 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(12)))
			((CI)(cd_Mcount_q_cy(11)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_12_rt_62))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_12_Q 0 483 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(12)))
			((CI)(cd_Mcount_q_cy(11)))
			((LI)(cd_Mcount_q_cy_12_rt_62))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_13_Q 0 489 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(13)))
			((CI)(cd_Mcount_q_cy(12)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_13_rt_64))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_13_Q 0 496 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(13)))
			((CI)(cd_Mcount_q_cy(12)))
			((LI)(cd_Mcount_q_cy_13_rt_64))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_14_Q 0 502 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(14)))
			((CI)(cd_Mcount_q_cy(13)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_14_rt_66))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_14_Q 0 509 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(14)))
			((CI)(cd_Mcount_q_cy(13)))
			((LI)(cd_Mcount_q_cy_14_rt_66))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_15_Q 0 515 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(15)))
			((CI)(cd_Mcount_q_cy(14)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_15_rt_68))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_15_Q 0 522 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(15)))
			((CI)(cd_Mcount_q_cy(14)))
			((LI)(cd_Mcount_q_cy_15_rt_68))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_16_Q 0 528 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(16)))
			((CI)(cd_Mcount_q_cy(15)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_16_rt_70))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_16_Q 0 535 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(16)))
			((CI)(cd_Mcount_q_cy(15)))
			((LI)(cd_Mcount_q_cy_16_rt_70))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_17_Q 0 541 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(17)))
			((CI)(cd_Mcount_q_cy(16)))
			((LI)(cd_Mcount_q_xor_17_rt_90))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mmux_digit_3 0 547 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_3_224))
			((I0)(x7seg_clkdiv(18)))
			((I1)(det_current_state_0_Q))
			((I2)(N0))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_4 0 557 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_4_228))
			((I0)(x7seg_clkdiv(18)))
			((I1)(r_q(0)))
			((I2)(r_q(4)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_2_f5 0 567 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(x7seg_digit(0)))
			((I0)(x7seg_Mmux_digit_4_228))
			((I1)(x7seg_Mmux_digit_3_224))
			((S)(x7seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation x7seg_Mmux_digit_31 0 574 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_31_225))
			((I0)(x7seg_clkdiv(18)))
			((I1)(det_current_state_1_Q))
			((I2)(det_current_state_5_Q))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_41 0 584 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_41_229))
			((I0)(x7seg_clkdiv(18)))
			((I1)(r_q(1)))
			((I2)(r_q(5)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_2_f5_0 0 594 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(x7seg_digit(1)))
			((I0)(x7seg_Mmux_digit_41_229))
			((I1)(x7seg_Mmux_digit_31_225))
			((S)(x7seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation x7seg_Mmux_digit_32 0 601 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_32_226))
			((I0)(x7seg_clkdiv(18)))
			((I1)(det_current_state_2_Q))
			((I2)(det_current_state_5_Q))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_42 0 611 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_42_230))
			((I0)(x7seg_clkdiv(18)))
			((I1)(r_q(2)))
			((I2)(r_q(6)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_2_f5_1 0 621 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(x7seg_digit(2)))
			((I0)(x7seg_Mmux_digit_42_230))
			((I1)(x7seg_Mmux_digit_32_226))
			((S)(x7seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation x7seg_Mmux_digit_33 0 628 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_33_227))
			((I0)(x7seg_clkdiv(18)))
			((I1)(N0))
			((I2)(det_current_state_5_Q))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_43 0 638 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_43_231))
			((I0)(x7seg_clkdiv(18)))
			((I1)(r_q(3)))
			((I2)(r_q(7)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_2_f5_2 0 648 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(x7seg_digit(3)))
			((I0)(x7seg_Mmux_digit_43_231))
			((I1)(x7seg_Mmux_digit_33_227))
			((S)(x7seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_19_Q 0 655 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(19)))
			((CI)(x7seg_Mcount_clkdiv_cy(18)))
			((LI)(x7seg_Mcount_clkdiv_xor_19_rt_223))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_18_Q 0 661 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(18)))
			((CI)(x7seg_Mcount_clkdiv_cy(17)))
			((LI)(x7seg_Mcount_clkdiv_cy_18_rt_203))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_18_Q 0 667 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(18)))
			((CI)(x7seg_Mcount_clkdiv_cy(17)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_18_rt_203))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_17_Q 0 674 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(17)))
			((CI)(x7seg_Mcount_clkdiv_cy(16)))
			((LI)(x7seg_Mcount_clkdiv_cy_17_rt_201))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_17_Q 0 680 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(17)))
			((CI)(x7seg_Mcount_clkdiv_cy(16)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_17_rt_201))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_16_Q 0 687 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(16)))
			((CI)(x7seg_Mcount_clkdiv_cy(15)))
			((LI)(x7seg_Mcount_clkdiv_cy_16_rt_199))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_16_Q 0 693 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(16)))
			((CI)(x7seg_Mcount_clkdiv_cy(15)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_16_rt_199))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_15_Q 0 700 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(15)))
			((CI)(x7seg_Mcount_clkdiv_cy(14)))
			((LI)(x7seg_Mcount_clkdiv_cy_15_rt_197))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_15_Q 0 706 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(15)))
			((CI)(x7seg_Mcount_clkdiv_cy(14)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_15_rt_197))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_14_Q 0 713 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(14)))
			((CI)(x7seg_Mcount_clkdiv_cy(13)))
			((LI)(x7seg_Mcount_clkdiv_cy_14_rt_195))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_14_Q 0 719 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(14)))
			((CI)(x7seg_Mcount_clkdiv_cy(13)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_14_rt_195))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_13_Q 0 726 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(13)))
			((CI)(x7seg_Mcount_clkdiv_cy(12)))
			((LI)(x7seg_Mcount_clkdiv_cy_13_rt_193))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_13_Q 0 732 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(13)))
			((CI)(x7seg_Mcount_clkdiv_cy(12)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_13_rt_193))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_12_Q 0 739 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(12)))
			((CI)(x7seg_Mcount_clkdiv_cy(11)))
			((LI)(x7seg_Mcount_clkdiv_cy_12_rt_191))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_12_Q 0 745 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(12)))
			((CI)(x7seg_Mcount_clkdiv_cy(11)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_12_rt_191))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_11_Q 0 752 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(11)))
			((CI)(x7seg_Mcount_clkdiv_cy(10)))
			((LI)(x7seg_Mcount_clkdiv_cy_11_rt_189))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_11_Q 0 758 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(11)))
			((CI)(x7seg_Mcount_clkdiv_cy(10)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_11_rt_189))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_10_Q 0 765 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(10)))
			((CI)(x7seg_Mcount_clkdiv_cy(9)))
			((LI)(x7seg_Mcount_clkdiv_cy_10_rt_187))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_10_Q 0 771 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(10)))
			((CI)(x7seg_Mcount_clkdiv_cy(9)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_10_rt_187))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_9_Q 0 778 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(9)))
			((CI)(x7seg_Mcount_clkdiv_cy(8)))
			((LI)(x7seg_Mcount_clkdiv_cy_9_rt_221))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_9_Q 0 784 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(9)))
			((CI)(x7seg_Mcount_clkdiv_cy(8)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_9_rt_221))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_8_Q 0 791 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(8)))
			((CI)(x7seg_Mcount_clkdiv_cy(7)))
			((LI)(x7seg_Mcount_clkdiv_cy_8_rt_219))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_8_Q 0 797 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(8)))
			((CI)(x7seg_Mcount_clkdiv_cy(7)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_8_rt_219))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_7_Q 0 804 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(7)))
			((CI)(x7seg_Mcount_clkdiv_cy(6)))
			((LI)(x7seg_Mcount_clkdiv_cy_7_rt_217))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_7_Q 0 810 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(7)))
			((CI)(x7seg_Mcount_clkdiv_cy(6)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_7_rt_217))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_6_Q 0 817 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(6)))
			((CI)(x7seg_Mcount_clkdiv_cy(5)))
			((LI)(x7seg_Mcount_clkdiv_cy_6_rt_215))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_6_Q 0 823 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(6)))
			((CI)(x7seg_Mcount_clkdiv_cy(5)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_6_rt_215))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_5_Q 0 830 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(5)))
			((CI)(x7seg_Mcount_clkdiv_cy(4)))
			((LI)(x7seg_Mcount_clkdiv_cy_5_rt_213))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_5_Q 0 836 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(5)))
			((CI)(x7seg_Mcount_clkdiv_cy(4)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_5_rt_213))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_4_Q 0 843 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(4)))
			((CI)(x7seg_Mcount_clkdiv_cy(3)))
			((LI)(x7seg_Mcount_clkdiv_cy_4_rt_211))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_4_Q 0 849 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(4)))
			((CI)(x7seg_Mcount_clkdiv_cy(3)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_4_rt_211))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_3_Q 0 856 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(3)))
			((CI)(x7seg_Mcount_clkdiv_cy(2)))
			((LI)(x7seg_Mcount_clkdiv_cy_3_rt_209))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_3_Q 0 862 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(3)))
			((CI)(x7seg_Mcount_clkdiv_cy(2)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_3_rt_209))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_2_Q 0 869 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(2)))
			((CI)(x7seg_Mcount_clkdiv_cy(1)))
			((LI)(x7seg_Mcount_clkdiv_cy_2_rt_207))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_2_Q 0 875 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(2)))
			((CI)(x7seg_Mcount_clkdiv_cy(1)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_2_rt_207))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_1_Q 0 882 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(1)))
			((CI)(x7seg_Mcount_clkdiv_cy(0)))
			((LI)(x7seg_Mcount_clkdiv_cy_1_rt_205))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_1_Q 0 888 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(1)))
			((CI)(x7seg_Mcount_clkdiv_cy(0)))
			((DI)(N0))
			((S)(x7seg_Mcount_clkdiv_cy_1_rt_205))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_0_Q 0 895 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(x7seg_Result(0)))
			((CI)(N0))
			((LI)(x7seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_0_Q 0 901 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(x7seg_Mcount_clkdiv_cy(0)))
			((CI)(N0))
			((DI)(N1))
			((S)(x7seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation x7seg_clkdiv_19 0 908 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(19)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(19)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_18 0 915 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(18)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(18)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_17 0 922 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(17)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(17)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_16 0 929 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(16)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(16)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_15 0 936 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(15)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(15)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_14 0 943 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(14)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(14)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_13 0 950 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(13)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(13)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_12 0 957 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(12)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(12)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_11 0 964 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(11)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(11)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_10 0 971 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(10)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(10)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_9 0 978 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(9)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(9)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_8 0 985 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(8)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(8)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_7 0 992 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(7)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(7)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_6 0 999 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(6)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(6)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_5 0 1006 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(5)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(5)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_4 0 1013 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(4)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(4)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_3 0 1020 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(3)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(3)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_2 0 1027 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(2)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(2)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_1 0 1034 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(1)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation x7seg_clkdiv_0 0 1041 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(x7seg_clkdiv(0)))
			((C)(mclK_BUFGP_160))
			((CLR)(btn_0_IBUF_53))
			((D)(x7seg_Result(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation r_q_7 0 1048 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(r_q(7)))
			((C)(mclK_BUFGP_160))
			((CE)(det_present_state_FSM_FFd2_139))
			((CLR)(btn_0_IBUF_53))
			((D)(sw_7_IBUF_184))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation r_q_6 0 1056 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(r_q(6)))
			((C)(mclK_BUFGP_160))
			((CE)(det_present_state_FSM_FFd2_139))
			((CLR)(btn_0_IBUF_53))
			((D)(sw_6_IBUF_183))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation r_q_5 0 1064 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(r_q(5)))
			((C)(mclK_BUFGP_160))
			((CE)(det_present_state_FSM_FFd2_139))
			((CLR)(btn_0_IBUF_53))
			((D)(sw_5_IBUF_182))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation r_q_4 0 1072 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(r_q(4)))
			((C)(mclK_BUFGP_160))
			((CE)(det_present_state_FSM_FFd2_139))
			((CLR)(btn_0_IBUF_53))
			((D)(sw_4_IBUF_181))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation r_q_3 0 1080 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(r_q(3)))
			((C)(mclK_BUFGP_160))
			((CE)(det_present_state_FSM_FFd2_139))
			((CLR)(btn_0_IBUF_53))
			((D)(sw_3_IBUF_180))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation r_q_2 0 1088 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(r_q(2)))
			((C)(mclK_BUFGP_160))
			((CE)(det_present_state_FSM_FFd2_139))
			((CLR)(btn_0_IBUF_53))
			((D)(sw_2_IBUF_179))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation r_q_1 0 1096 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(r_q(1)))
			((C)(mclK_BUFGP_160))
			((CE)(det_present_state_FSM_FFd2_139))
			((CLR)(btn_0_IBUF_53))
			((D)(sw_1_IBUF_178))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation r_q_0 0 1104 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(r_q(0)))
			((C)(mclK_BUFGP_160))
			((CE)(det_present_state_FSM_FFd2_139))
			((CLR)(btn_0_IBUF_53))
			((D)(sw_0_IBUF_177))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation db_delay3_1 0 1112 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay3(1)))
			((C)(cd_q(17)))
			((CLR)(btn_0_IBUF_53))
			((D)(db_delay2(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay3_0 0 1119 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay3(0)))
			((C)(cd_q(17)))
			((CLR)(btn_0_IBUF_53))
			((D)(db_delay2(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay2_1 0 1126 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay2(1)))
			((C)(cd_q(17)))
			((CLR)(btn_0_IBUF_53))
			((D)(db_delay1(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay2_0 0 1133 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay2(0)))
			((C)(cd_q(17)))
			((CLR)(btn_0_IBUF_53))
			((D)(db_delay1(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay1_1 0 1140 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay1(1)))
			((C)(cd_q(17)))
			((CLR)(btn_0_IBUF_53))
			((D)(btn_2_IBUF_55))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation db_delay1_0 0 1147 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(db_delay1(0)))
			((C)(cd_q(17)))
			((CLR)(btn_0_IBUF_53))
			((D)(btn_1_IBUF_54))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation det_present_state_FSM_FFd12 0 1154 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd12_136))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd12_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd11 0 1164 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd11_134))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd11_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd13 0 1174 (_component .unisim.VCOMPONENTS.FDP )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd13_138))
			((C)(deb_to_det_115))
			((D)(N0))
			((PRE)(btn_0_IBUF_53))
		)
		(_use (_entity unisim FDP)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd9 0 1184 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd9_153))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd9_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd8 0 1194 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd8_151))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd8_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd10 0 1204 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd10_132))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd10_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd6 0 1214 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd6_147))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd6_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd5 0 1224 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd5_145))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd5_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd7 0 1234 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd7_149))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd7_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4 0 1244 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd4_143))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd4_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3 0 1254 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd3_141))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd3_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2 0 1264 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd2_139))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd2_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1 0 1274 (_component .unisim.VCOMPONENTS.FDC )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(det_present_state_FSM_FFd1_130))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_present_state_FSM_FFd1_In))
		)
		(_use (_entity unisim FDC)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation det_current_state_5 0 1284 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(det_current_state_5_Q))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_next_current_state_5_Q))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation det_current_state_2 0 1291 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(det_current_state_2_Q))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_next_current_state_2_Q_122))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation det_current_state_1 0 1298 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(det_current_state_1_Q))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_next_current_state_1_Q_121))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation det_current_state_0 0 1305 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(det_current_state_0_Q))
			((C)(deb_to_det_115))
			((CLR)(btn_0_IBUF_53))
			((D)(det_next_current_state_0_Q))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation deb_to_det_SW0 0 1312 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10000000"\))
		)
		(_port
			((O)(N01))
			((I0)(db_delay2(0)))
			((I1)(db_delay1(0)))
			((I2)(db_delay3(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10000000"\))
			)
		)
	)
	(_instantiation deb_to_det 0 1322 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110101010101010"\))
		)
		(_port
			((O)(deb_to_det_115))
			((I0)(N01))
			((I1)(db_delay2(1)))
			((I2)(db_delay1(1)))
			((I3)(db_delay3(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110101010101010"\))
			)
		)
	)
	(_instantiation x7seg_an_0_mux00011 0 1333 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1110"\))
		)
		(_port
			((O)(an_0_OBUF_46))
			((I0)(x7seg_clkdiv(18)))
			((I1)(x7seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1110"\))
			)
		)
	)
	(_instantiation x7seg_an_3_mux00011 0 1342 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111111"\))
		)
		(_port
			((O)(an_3_OBUF_49))
			((I0)(x7seg_clkdiv(18)))
			((I1)(x7seg_clkdiv(19)))
			((I2)(det_current_state_5_Q))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111111"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd8_In1 0 1352 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00100000"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd8_In))
			((I0)(btn_2_IBUF_55))
			((I1)(btn_1_IBUF_54))
			((I2)(det_present_state_FSM_FFd10_132))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00100000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd6_In1 0 1362 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00100000"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd6_In))
			((I0)(btn_2_IBUF_55))
			((I1)(btn_1_IBUF_54))
			((I2)(det_present_state_FSM_FFd8_151))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00100000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In1 0 1372 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00100000"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In))
			((I0)(btn_2_IBUF_55))
			((I1)(btn_1_IBUF_54))
			((I2)(det_present_state_FSM_FFd4_143))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00100000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd7_In1 0 1382 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110001010"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd7_In))
			((I0)(det_present_state_FSM_FFd10_132))
			((I1)(btn_1_IBUF_54))
			((I2)(btn_2_IBUF_55))
			((I3)(det_present_state_FSM_FFd9_153))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110001010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd5_In1 0 1393 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110001010"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd5_In))
			((I0)(det_present_state_FSM_FFd8_151))
			((I1)(btn_1_IBUF_54))
			((I2)(btn_2_IBUF_55))
			((I3)(det_present_state_FSM_FFd7_149))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110001010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In1 0 1404 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110001010"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In))
			((I0)(det_present_state_FSM_FFd4_143))
			((I1)(btn_1_IBUF_54))
			((I2)(btn_2_IBUF_55))
			((I3)(det_present_state_FSM_FFd3_141))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110001010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd12_In1 0 1415 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101010101000"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd12_In))
			((I0)(det_present_state_cmp_eq0000))
			((I1)(det_present_state_FSM_FFd13_138))
			((I2)(det_present_state_FSM_FFd1_130))
			((I3)(det_present_state_FSM_FFd2_139))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101010101000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd11_In1 0 1426 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0101010101010100"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd11_In))
			((I0)(det_present_state_cmp_eq0000))
			((I1)(det_present_state_FSM_FFd2_139))
			((I2)(det_present_state_FSM_FFd1_130))
			((I3)(det_present_state_FSM_FFd13_138))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0101010101010100"\))
			)
		)
	)
	(_instantiation det_next_current_state_2_Q 0 1437 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((O)(det_next_current_state_2_Q_122))
			((I0)(det_present_state_FSM_FFd5_145))
			((I1)(det_present_state_FSM_FFd7_149))
			((I2)(det_present_state_FSM_FFd4_143))
			((I3)(N2))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation x7seg_an_2_mux0001_SW0 0 1448 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11111110"\))
		)
		(_port
			((O)(N4))
			((I0)(det_current_state_2_Q))
			((I1)(det_current_state_1_Q))
			((I2)(det_current_state_0_Q))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11111110"\))
			)
		)
	)
	(_instantiation x7seg_an_2_mux0001 0 1458 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111101010111"\))
		)
		(_port
			((O)(an_2_OBUF_48))
			((I0)(x7seg_clkdiv(19)))
			((I1)(det_current_state_5_Q))
			((I2)(N4))
			((I3)(x7seg_clkdiv(18)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111101010111"\))
			)
		)
	)
	(_instantiation det_present_state_cmp_eq00001 0 1469 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(det_present_state_cmp_eq0000))
			((I0)(btn_1_IBUF_54))
			((I1)(btn_2_IBUF_55))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation det_next_current_state_1_Q 0 1478 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111000"\))
		)
		(_port
			((O)(det_next_current_state_1_Q_121))
			((I0)(det_present_state_FSM_FFd12_136))
			((I1)(det_present_state_cmp_eq0000))
			((I2)(det_present_state_FSM_FFd4_143))
			((I3)(N6))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111000"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g21 0 1489 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100010101001100"\))
		)
		(_port
			((O)(a_to_g_2_OBUF_37))
			((I0)(x7seg_digit(3)))
			((I1)(x7seg_digit(0)))
			((I2)(x7seg_digit(1)))
			((I3)(x7seg_digit(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100010101001100"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g41 0 1500 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1000000011000010"\))
		)
		(_port
			((O)(a_to_g_4_OBUF_39))
			((I0)(x7seg_digit(1)))
			((I1)(x7seg_digit(3)))
			((I2)(x7seg_digit(2)))
			((I3)(x7seg_digit(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1000000011000010"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g111 0 1511 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000001110000010"\))
		)
		(_port
			((O)(a_to_g_1_OBUF_36))
			((I0)(x7seg_digit(0)))
			((I1)(x7seg_digit(2)))
			((I2)(x7seg_digit(3)))
			((I3)(x7seg_digit(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000001110000010"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g51 0 1522 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010001001000"\))
		)
		(_port
			((O)(a_to_g_5_OBUF_40))
			((I0)(x7seg_digit(0)))
			((I1)(x7seg_digit(2)))
			((I2)(x7seg_digit(1)))
			((I3)(x7seg_digit(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010001001000"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g11 0 1533 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000100101000001"\))
		)
		(_port
			((O)(a_to_g_0_OBUF_35))
			((I0)(x7seg_digit(1)))
			((I1)(x7seg_digit(2)))
			((I2)(x7seg_digit(3)))
			((I3)(x7seg_digit(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000100101000001"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g31 0 1544 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010000100011000"\))
		)
		(_port
			((O)(a_to_g_3_OBUF_38))
			((I0)(x7seg_digit(1)))
			((I1)(x7seg_digit(3)))
			((I2)(x7seg_digit(0)))
			((I3)(x7seg_digit(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010000100011000"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g61 0 1555 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0010100000010010"\))
		)
		(_port
			((O)(a_to_g_6_OBUF_41))
			((I0)(x7seg_digit(0)))
			((I1)(x7seg_digit(1)))
			((I2)(x7seg_digit(2)))
			((I3)(x7seg_digit(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0010100000010010"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_6 0 1566 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((O)(det_next_current_state_5_6_129))
			((I0)(det_present_state_FSM_FFd9_153))
			((I1)(det_present_state_FSM_FFd3_141))
			((I2)(det_present_state_FSM_FFd11_134))
			((I3)(det_next_current_state_5_1_124))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_13 0 1577 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1101"\))
		)
		(_port
			((O)(det_next_current_state_5_13_125))
			((I0)(btn_2_IBUF_55))
			((I1)(btn_1_IBUF_54))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1101"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_35 0 1586 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((O)(det_next_current_state_5_35_128))
			((I0)(det_present_state_FSM_FFd1_130))
			((I1)(det_present_state_FSM_FFd6_147))
			((I2)(det_present_state_FSM_FFd2_139))
			((I3)(det_next_current_state_5_30_127))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_47 0 1597 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111110111111100"\))
		)
		(_port
			((O)(det_next_current_state_5_Q))
			((I0)(det_present_state_cmp_eq0000))
			((I1)(det_next_current_state_5_16_126))
			((I2)(det_next_current_state_5_6_129))
			((I3)(det_next_current_state_5_35_128))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111110111111100"\))
			)
		)
	)
	(_instantiation btn_2_IBUF 0 1608 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_2_IBUF_55))
			((I)(btn(2)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation btn_1_IBUF 0 1613 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_1_IBUF_54))
			((I)(btn(1)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation btn_0_IBUF 0 1618 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_0_IBUF_53))
			((I)(btn(0)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_7_IBUF 0 1623 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_7_IBUF_184))
			((I)(sw(7)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_6_IBUF 0 1628 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_6_IBUF_183))
			((I)(sw(6)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_5_IBUF 0 1633 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_5_IBUF_182))
			((I)(sw(5)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_4_IBUF 0 1638 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_4_IBUF_181))
			((I)(sw(4)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_3_IBUF 0 1643 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_3_IBUF_180))
			((I)(sw(3)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_2_IBUF 0 1648 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_2_IBUF_179))
			((I)(sw(2)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_1_IBUF 0 1653 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_1_IBUF_178))
			((I)(sw(1)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_0_IBUF 0 1658 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_0_IBUF_177))
			((I)(sw(0)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation dp_OBUF 0 1663 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(dp))
			((I)(N1))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_3_OBUF 0 1668 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(3)))
			((I)(an_3_OBUF_49))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_2_OBUF 0 1673 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(2)))
			((I)(an_2_OBUF_48))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_1_OBUF 0 1678 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(1)))
			((I)(an_1_OBUF_47))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_0_OBUF 0 1683 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(0)))
			((I)(an_0_OBUF_46))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation ld_1_OBUF 0 1688 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(ld(1)))
			((I)(det_present_state_FSM_FFd1_130))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation ld_0_OBUF 0 1693 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(ld(0)))
			((I)(det_present_state_FSM_FFd2_139))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_6_OBUF 0 1698 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(6)))
			((I)(a_to_g_6_OBUF_41))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_5_OBUF 0 1703 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(5)))
			((I)(a_to_g_5_OBUF_40))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_4_OBUF 0 1708 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(4)))
			((I)(a_to_g_4_OBUF_39))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_3_OBUF 0 1713 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(3)))
			((I)(a_to_g_3_OBUF_38))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_2_OBUF 0 1718 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(2)))
			((I)(a_to_g_2_OBUF_37))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_1_OBUF 0 1723 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(1)))
			((I)(a_to_g_1_OBUF_36))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_0_OBUF 0 1728 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(0)))
			((I)(a_to_g_0_OBUF_35))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation cd_Mcount_q_cy_1_rt 0 1733 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_1_rt_72))
			((I0)(cd_q(1)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_2_rt 0 1741 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_2_rt_74))
			((I0)(cd_q(2)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_3_rt 0 1749 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_3_rt_76))
			((I0)(cd_q(3)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_4_rt 0 1757 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_4_rt_78))
			((I0)(cd_q(4)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_5_rt 0 1765 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_5_rt_80))
			((I0)(cd_q(5)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_6_rt 0 1773 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_6_rt_82))
			((I0)(cd_q(6)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_7_rt 0 1781 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_7_rt_84))
			((I0)(cd_q(7)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_8_rt 0 1789 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_8_rt_86))
			((I0)(cd_q(8)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_9_rt 0 1797 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_9_rt_88))
			((I0)(cd_q(9)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_10_rt 0 1805 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_10_rt_58))
			((I0)(cd_q(10)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_11_rt 0 1813 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_11_rt_60))
			((I0)(cd_q(11)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_12_rt 0 1821 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_12_rt_62))
			((I0)(cd_q(12)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_13_rt 0 1829 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_13_rt_64))
			((I0)(cd_q(13)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_14_rt 0 1837 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_14_rt_66))
			((I0)(cd_q(14)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_15_rt 0 1845 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_15_rt_68))
			((I0)(cd_q(15)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_16_rt 0 1853 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_16_rt_70))
			((I0)(cd_q(16)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_18_rt 0 1861 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_18_rt_203))
			((I0)(x7seg_clkdiv(18)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_17_rt 0 1869 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_17_rt_201))
			((I0)(x7seg_clkdiv(17)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_16_rt 0 1877 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_16_rt_199))
			((I0)(x7seg_clkdiv(16)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_15_rt 0 1885 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_15_rt_197))
			((I0)(x7seg_clkdiv(15)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_14_rt 0 1893 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_14_rt_195))
			((I0)(x7seg_clkdiv(14)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_13_rt 0 1901 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_13_rt_193))
			((I0)(x7seg_clkdiv(13)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_12_rt 0 1909 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_12_rt_191))
			((I0)(x7seg_clkdiv(12)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_11_rt 0 1917 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_11_rt_189))
			((I0)(x7seg_clkdiv(11)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_10_rt 0 1925 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_10_rt_187))
			((I0)(x7seg_clkdiv(10)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_9_rt 0 1933 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_9_rt_221))
			((I0)(x7seg_clkdiv(9)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_8_rt 0 1941 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_8_rt_219))
			((I0)(x7seg_clkdiv(8)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_7_rt 0 1949 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_7_rt_217))
			((I0)(x7seg_clkdiv(7)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_6_rt 0 1957 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_6_rt_215))
			((I0)(x7seg_clkdiv(6)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_5_rt 0 1965 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_5_rt_213))
			((I0)(x7seg_clkdiv(5)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_4_rt 0 1973 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_4_rt_211))
			((I0)(x7seg_clkdiv(4)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_3_rt 0 1981 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_3_rt_209))
			((I0)(x7seg_clkdiv(3)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_2_rt 0 1989 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_2_rt_207))
			((I0)(x7seg_clkdiv(2)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_cy_1_rt 0 1997 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_1_rt_205))
			((I0)(x7seg_clkdiv(1)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_xor_17_rt 0 2005 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_xor_17_rt_90))
			((I0)(cd_q(17)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_xor_19_rt 0 2013 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_xor_19_rt_223))
			((I0)(x7seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation x7seg_an_1_mux000151 0 2021 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1011101011111111"\))
		)
		(_port
			((O)(an_1_OBUF_47))
			((I0)(x7seg_clkdiv(19)))
			((I1)(det_current_state_1_Q))
			((I2)(N10))
			((I3)(x7seg_clkdiv(18)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1011101011111111"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_In1 0 2032 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00100000"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_In))
			((I0)(btn_1_IBUF_54))
			((I1)(btn_2_IBUF_55))
			((I2)(det_present_state_FSM_FFd6_147))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00100000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd10_In1 0 2042 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00100000"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd10_In))
			((I0)(btn_1_IBUF_54))
			((I1)(btn_2_IBUF_55))
			((I2)(det_present_state_FSM_FFd12_136))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00100000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd9_In1 0 2052 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110001010"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd9_In))
			((I0)(det_present_state_FSM_FFd12_136))
			((I1)(btn_2_IBUF_55))
			((I2)(btn_1_IBUF_54))
			((I3)(det_present_state_FSM_FFd11_134))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110001010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In1 0 2063 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110001010"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In))
			((I0)(det_present_state_FSM_FFd6_147))
			((I1)(btn_2_IBUF_55))
			((I2)(btn_1_IBUF_54))
			((I3)(det_present_state_FSM_FFd5_145))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110001010"\))
			)
		)
	)
	(_instantiation x7seg_an_1_mux000151_SW0_SW0 0 2074 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((O)(N12))
			((I0)(r_q(4)))
			((I1)(r_q(5)))
			((I2)(r_q(6)))
			((I3)(r_q(7)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation x7seg_an_1_mux000151_SW0 0 2085 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(N10))
			((I0)(det_current_state_5_Q))
			((I1)(det_current_state_0_Q))
			((I2)(det_current_state_2_Q))
			((I3)(N12))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation det_next_current_state_0_18_SW1 0 2096 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110001010"\))
		)
		(_port
			((O)(N14))
			((I0)(det_present_state_FSM_FFd12_136))
			((I1)(btn_2_IBUF_55))
			((I2)(btn_1_IBUF_54))
			((I3)(det_present_state_FSM_FFd5_145))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110001010"\))
			)
		)
	)
	(_instantiation det_next_current_state_0_18 0 2107 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((O)(det_next_current_state_0_Q))
			((I0)(det_present_state_FSM_FFd10_132))
			((I1)(det_present_state_FSM_FFd1_130))
			((I2)(N14))
			((I3)(N8))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation mclK_BUFGP 0 2118 (_component .unisim.VCOMPONENTS.BUFGP )
		(_port
			((O)(mclK_BUFGP_160))
			((I)(mclK))
		)
		(_use (_entity unisim BUFGP)
		)
	)
	(_instantiation cd_Mcount_q_lut_0_INV_0 0 2123 (_component .unisim.VCOMPONENTS.INV )
		(_port
			((O)(cd_Mcount_q_lut(0)))
			((I)(cd_q(0)))
		)
		(_use (_entity unisim INV)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_lut_0_INV_0 0 2128 (_component .unisim.VCOMPONENTS.INV )
		(_port
			((O)(x7seg_Mcount_clkdiv_lut(0)))
			((I)(x7seg_clkdiv(0)))
		)
		(_use (_entity unisim INV)
		)
	)
	(_instantiation det_next_current_state_2_SW0 0 2133 (_component .unisim.VCOMPONENTS.LUT3_L )
		(_generic
			((INIT)(_string \"11111110"\))
		)
		(_port
			((LO)(N2))
			((I0)(det_present_state_FSM_FFd8_151))
			((I1)(det_present_state_FSM_FFd3_141))
			((I2)(det_present_state_FSM_FFd6_147))
		)
		(_use (_entity unisim LUT3_L)
			(_generic
				((INIT)(_string \"11111110"\))
			)
		)
	)
	(_instantiation det_next_current_state_1_SW0 0 2143 (_component .unisim.VCOMPONENTS.LUT4_L )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((LO)(N6))
			((I0)(det_present_state_FSM_FFd3_141))
			((I1)(det_present_state_FSM_FFd9_153))
			((I2)(det_present_state_FSM_FFd11_134))
			((I3)(det_present_state_FSM_FFd10_132))
		)
		(_use (_entity unisim LUT4_L)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_1 0 2154 (_component .unisim.VCOMPONENTS.LUT2_L )
		(_generic
			((INIT)(_string \"1110"\))
		)
		(_port
			((LO)(det_next_current_state_5_1_124))
			((I0)(det_present_state_FSM_FFd7_149))
			((I1)(det_present_state_FSM_FFd5_145))
		)
		(_use (_entity unisim LUT2_L)
			(_generic
				((INIT)(_string \"1110"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_16 0 2163 (_component .unisim.VCOMPONENTS.LUT4_L )
		(_generic
			((INIT)(_string \"1010101010101000"\))
		)
		(_port
			((LO)(det_next_current_state_5_16_126))
			((I0)(det_next_current_state_5_13_125))
			((I1)(det_present_state_FSM_FFd10_132))
			((I2)(det_present_state_FSM_FFd8_151))
			((I3)(det_present_state_FSM_FFd4_143))
		)
		(_use (_entity unisim LUT4_L)
			(_generic
				((INIT)(_string \"1010101010101000"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_30 0 2174 (_component .unisim.VCOMPONENTS.LUT2_L )
		(_generic
			((INIT)(_string \"1110"\))
		)
		(_port
			((LO)(det_next_current_state_5_30_127))
			((I0)(det_present_state_FSM_FFd13_138))
			((I1)(det_present_state_FSM_FFd12_136))
		)
		(_use (_entity unisim LUT2_L)
			(_generic
				((INIT)(_string \"1110"\))
			)
		)
	)
	(_instantiation det_next_current_state_0_18_SW0 0 2183 (_component .unisim.VCOMPONENTS.LUT4_L )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((LO)(N8))
			((I0)(det_present_state_FSM_FFd9_153))
			((I1)(det_present_state_FSM_FFd13_138))
			((I2)(det_present_state_FSM_FFd6_147))
			((I3)(det_present_state_FSM_FFd2_139))
		)
		(_use (_entity unisim LUT4_L)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_object
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 48 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 49 (_entity (_in ))))
		(_signal (_internal N0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal N01 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal N1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal N10 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal N12 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal N14 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal N2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal N4 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal N6 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal N8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal a_to_g_0_OBUF_35 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal a_to_g_1_OBUF_36 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal a_to_g_2_OBUF_37 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal a_to_g_3_OBUF_38 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal a_to_g_4_OBUF_39 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal a_to_g_5_OBUF_40 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal a_to_g_6_OBUF_41 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal an_0_OBUF_46 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal an_1_OBUF_47 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal an_2_OBUF_48 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal an_3_OBUF_49 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal btn_0_IBUF_53 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal btn_1_IBUF_54 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal btn_2_IBUF_55 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_10_rt_58 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_11_rt_60 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_12_rt_62 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_13_rt_64 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_14_rt_66 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_15_rt_68 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_16_rt_70 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_1_rt_72 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_2_rt_74 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_3_rt_76 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_4_rt_78 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_5_rt_80 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_6_rt_82 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_7_rt_84 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_8_rt_86 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_9_rt_88 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_xor_17_rt_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal deb_to_det_115 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal det_current_state_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal det_current_state_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal det_current_state_2_Q ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal det_current_state_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_1_Q_121 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_2_Q_122 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_1_124 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_13_125 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_16_126 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_30_127 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_35_128 ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_6_129 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_130 ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd10_132 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd10_In ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd11_134 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd11_In ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd12_136 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd12_In ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd13_138 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_139 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_141 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_143 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_In ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd5_145 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd5_In ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd6_147 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd6_In ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd7_149 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd7_In ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd8_151 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd8_In ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd9_153 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd9_In ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal det_present_state_cmp_eq0000 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal mclK_BUFGP_160 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal sw_0_IBUF_177 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal sw_1_IBUF_178 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal sw_2_IBUF_179 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal sw_3_IBUF_180 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal sw_4_IBUF_181 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal sw_5_IBUF_182 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal sw_6_IBUF_183 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal sw_7_IBUF_184 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_10_rt_187 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_11_rt_189 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_12_rt_191 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_13_rt_193 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_14_rt_195 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_15_rt_197 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_16_rt_199 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_17_rt_201 ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_18_rt_203 ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_1_rt_205 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_2_rt_207 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_3_rt_209 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_4_rt_211 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_5_rt_213 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_6_rt_215 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_7_rt_217 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_8_rt_219 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_9_rt_221 ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_xor_19_rt_223 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_3_224 ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_31_225 ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_32_226 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_33_227 ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_4_228 ~extieee.std_logic_1164.STD_LOGIC 0 168 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_41_229 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_42_230 ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_43_231 ~extieee.std_logic_1164.STD_LOGIC 0 171 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal Result ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal cd_Mcount_q_cy ~STD_LOGIC_VECTOR{16~downto~0}~13 0 173 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 174 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal cd_Mcount_q_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 174 (_architecture (_uni ))))
		(_signal (_internal cd_q ~STD_LOGIC_VECTOR{17~downto~0}~13 0 175 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal db_delay1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 176 (_architecture (_uni ))))
		(_signal (_internal db_delay2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 177 (_architecture (_uni ))))
		(_signal (_internal db_delay3 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 178 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal r_q ~STD_LOGIC_VECTOR{7~downto~0}~13 0 179 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy ~STD_LOGIC_VECTOR{18~downto~0}~13 0 180 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 181 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal x7seg_Result ~STD_LOGIC_VECTOR{19~downto~0}~13 0 182 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 183 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal x7seg_digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 184 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153677 (unisim VCOMPONENTS ~BIT_VECTOR~153677)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153680 (unisim VCOMPONENTS ~BIT_VECTOR~153680)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153674 (unisim VCOMPONENTS ~BIT_VECTOR~153674)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153424 (unisim VCOMPONENTS ~STRING~153424)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153425 (unisim VCOMPONENTS ~STRING~153425)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153426 (unisim VCOMPONENTS ~STRING~153426)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153427 (unisim VCOMPONENTS ~STRING~153427)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153902 (unisim VCOMPONENTS ~STRING~153902)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153903 (unisim VCOMPONENTS ~STRING~153903)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153904 (unisim VCOMPONENTS ~STRING~153904)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153671 (unisim VCOMPONENTS ~BIT_VECTOR~153671)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153679 (unisim VCOMPONENTS ~BIT_VECTOR~153679)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153682 (unisim VCOMPONENTS ~BIT_VECTOR~153682)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153676 (unisim VCOMPONENTS ~BIT_VECTOR~153676)))
	)
)
