// Seed: 1818204156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  output wire _id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_8,
      id_1,
      id_6,
      id_1
  );
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  logic [id_7 : -1] id_9;
endmodule
