// Seed: 2975304682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1^-1] = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout logic [7:0] id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output tri1 id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  localparam id_11 = 1;
  always @(negedge "" - id_9[-1]) begin : LABEL_0
    assert (-1);
  end
  assign id_4 = id_8;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_10,
      id_7,
      id_7,
      id_2,
      id_8,
      id_2,
      id_3,
      id_8,
      id_3,
      id_2
  );
  wire id_12;
  wire id_13;
  localparam id_14 = id_11;
  defparam id_11.id_11 = id_11;
endmodule
