#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c99c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c91af0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1cd11d0 .functor NOT 1, L_0x1cd28b0, C4<0>, C4<0>, C4<0>;
L_0x1cd2630 .functor XOR 1, L_0x1cd24d0, L_0x1cd2590, C4<0>, C4<0>;
L_0x1cd27a0 .functor XOR 1, L_0x1cd2630, L_0x1cd26d0, C4<0>, C4<0>;
v0x1cd0590_0 .net *"_ivl_10", 0 0, L_0x1cd26d0;  1 drivers
v0x1cd0690_0 .net *"_ivl_12", 0 0, L_0x1cd27a0;  1 drivers
v0x1cd0770_0 .net *"_ivl_2", 0 0, L_0x1cd2410;  1 drivers
v0x1cd0830_0 .net *"_ivl_4", 0 0, L_0x1cd24d0;  1 drivers
v0x1cd0910_0 .net *"_ivl_6", 0 0, L_0x1cd2590;  1 drivers
v0x1cd0a40_0 .net *"_ivl_8", 0 0, L_0x1cd2630;  1 drivers
v0x1cd0b20_0 .var "clk", 0 0;
v0x1cd0bc0_0 .var/2u "stats1", 159 0;
v0x1cd0c80_0 .var/2u "strobe", 0 0;
v0x1cd0dd0_0 .net "tb_match", 0 0, L_0x1cd28b0;  1 drivers
v0x1cd0e90_0 .net "tb_mismatch", 0 0, L_0x1cd11d0;  1 drivers
v0x1cd0f50_0 .net "x", 0 0, v0x1ccd3c0_0;  1 drivers
v0x1cd0ff0_0 .net "y", 0 0, v0x1ccd480_0;  1 drivers
RS_0x7fc61d5d7408 .resolv tri, L_0x1cd21c0, L_0x1cd2250;
v0x1cd1090_0 .net8 "z_dut", 0 0, RS_0x7fc61d5d7408;  2 drivers
v0x1cd1130_0 .net "z_ref", 0 0, L_0x1cd1310;  1 drivers
L_0x1cd2410 .concat [ 1 0 0 0], L_0x1cd1310;
L_0x1cd24d0 .concat [ 1 0 0 0], L_0x1cd1310;
L_0x1cd2590 .concat [ 1 0 0 0], RS_0x7fc61d5d7408;
L_0x1cd26d0 .concat [ 1 0 0 0], L_0x1cd1310;
L_0x1cd28b0 .cmp/eeq 1, L_0x1cd2410, L_0x1cd27a0;
S_0x1c9d560 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1c91af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cd1270 .functor NOT 1, v0x1ccd480_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1310 .functor OR 1, v0x1ccd3c0_0, L_0x1cd1270, C4<0>, C4<0>;
v0x1c9d4c0_0 .net *"_ivl_0", 0 0, L_0x1cd1270;  1 drivers
v0x1c9b110_0 .net "x", 0 0, v0x1ccd3c0_0;  alias, 1 drivers
v0x1c9b1b0_0 .net "y", 0 0, v0x1ccd480_0;  alias, 1 drivers
v0x1cccf60_0 .net "z", 0 0, L_0x1cd1310;  alias, 1 drivers
S_0x1ccd0a0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1c91af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1ccd2e0_0 .net "clk", 0 0, v0x1cd0b20_0;  1 drivers
v0x1ccd3c0_0 .var "x", 0 0;
v0x1ccd480_0 .var "y", 0 0;
E_0x1c761d0 .event negedge, v0x1ccd2e0_0;
E_0x1c78650/0 .event negedge, v0x1ccd2e0_0;
E_0x1c78650/1 .event posedge, v0x1ccd2e0_0;
E_0x1c78650 .event/or E_0x1c78650/0, E_0x1c78650/1;
S_0x1ccd520 .scope module, "top_module1" "top_module" 3 76, 4 36 0, S_0x1c91af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1ccfef0_0 .net "x", 0 0, v0x1ccd3c0_0;  alias, 1 drivers
v0x1ccff90_0 .net "y", 0 0, v0x1ccd480_0;  alias, 1 drivers
v0x1cd0050_0 .net8 "z", 0 0, RS_0x7fc61d5d7408;  alias, 2 drivers
RS_0x7fc61d5d7258 .resolv tri, L_0x1cd1590, L_0x1cd1970;
v0x1cd0140_0 .net8 "z1", 0 0, RS_0x7fc61d5d7258;  2 drivers
RS_0x7fc61d5d7348 .resolv tri, L_0x1cd1af0, L_0x1cd20b0;
v0x1cd0270_0 .net8 "z2", 0 0, RS_0x7fc61d5d7348;  2 drivers
S_0x1ccd700 .scope module, "a1" "A" 4 43, 4 1 0, S_0x1ccd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cd1500 .functor XOR 1, v0x1ccd3c0_0, v0x1ccd480_0, C4<0>, C4<0>;
L_0x1cd1590 .functor AND 1, L_0x1cd1500, v0x1ccd3c0_0, C4<1>, C4<1>;
v0x1ccd970_0 .net *"_ivl_0", 0 0, L_0x1cd1500;  1 drivers
v0x1ccda70_0 .net "x", 0 0, v0x1ccd3c0_0;  alias, 1 drivers
v0x1ccdb80_0 .net "y", 0 0, v0x1ccd480_0;  alias, 1 drivers
v0x1ccdc70_0 .net8 "z", 0 0, RS_0x7fc61d5d7258;  alias, 2 drivers
S_0x1ccdd70 .scope module, "a2" "A" 4 46, 4 1 0, S_0x1ccd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cd1a80 .functor XOR 1, v0x1ccd3c0_0, v0x1ccd480_0, C4<0>, C4<0>;
L_0x1cd1af0 .functor AND 1, L_0x1cd1a80, v0x1ccd3c0_0, C4<1>, C4<1>;
v0x1ccdfc0_0 .net *"_ivl_0", 0 0, L_0x1cd1a80;  1 drivers
v0x1cce0c0_0 .net "x", 0 0, v0x1ccd3c0_0;  alias, 1 drivers
v0x1cce180_0 .net "y", 0 0, v0x1ccd480_0;  alias, 1 drivers
v0x1cce220_0 .net8 "z", 0 0, RS_0x7fc61d5d7348;  alias, 2 drivers
S_0x1cce320 .scope module, "and_gate" "AND2" 4 50, 4 22 0, S_0x1ccd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cd2250 .functor AND 1, RS_0x7fc61d5d7258, RS_0x7fc61d5d7348, C4<1>, C4<1>;
v0x1cce5a0_0 .net8 "a", 0 0, RS_0x7fc61d5d7258;  alias, 2 drivers
v0x1cce670_0 .net8 "b", 0 0, RS_0x7fc61d5d7348;  alias, 2 drivers
v0x1cce740_0 .net8 "y", 0 0, RS_0x7fc61d5d7408;  alias, 2 drivers
S_0x1cce850 .scope module, "b1" "B" 4 44, 4 8 0, S_0x1ccd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cd1670 .functor NOT 1, v0x1ccd480_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1700 .functor AND 1, v0x1ccd3c0_0, L_0x1cd1670, C4<1>, C4<1>;
L_0x1cd17e0 .functor NOT 1, v0x1ccd3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1850 .functor AND 1, L_0x1cd17e0, v0x1ccd480_0, C4<1>, C4<1>;
L_0x1cd1970 .functor OR 1, L_0x1cd1700, L_0x1cd1850, C4<0>, C4<0>;
v0x1cceaa0_0 .net *"_ivl_0", 0 0, L_0x1cd1670;  1 drivers
v0x1cceba0_0 .net *"_ivl_2", 0 0, L_0x1cd1700;  1 drivers
v0x1ccec80_0 .net *"_ivl_4", 0 0, L_0x1cd17e0;  1 drivers
v0x1cced70_0 .net *"_ivl_6", 0 0, L_0x1cd1850;  1 drivers
v0x1ccee50_0 .net "x", 0 0, v0x1ccd3c0_0;  alias, 1 drivers
v0x1ccef40_0 .net "y", 0 0, v0x1ccd480_0;  alias, 1 drivers
v0x1ccf070_0 .net8 "z", 0 0, RS_0x7fc61d5d7258;  alias, 2 drivers
S_0x1ccf190 .scope module, "b2" "B" 4 47, 4 8 0, S_0x1ccd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cd1bd0 .functor NOT 1, v0x1ccd480_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1c60 .functor AND 1, v0x1ccd3c0_0, L_0x1cd1bd0, C4<1>, C4<1>;
L_0x1cd1d40 .functor NOT 1, v0x1ccd3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1fc0 .functor AND 1, L_0x1cd1d40, v0x1ccd480_0, C4<1>, C4<1>;
L_0x1cd20b0 .functor OR 1, L_0x1cd1c60, L_0x1cd1fc0, C4<0>, C4<0>;
v0x1ccf3e0_0 .net *"_ivl_0", 0 0, L_0x1cd1bd0;  1 drivers
v0x1ccf4e0_0 .net *"_ivl_2", 0 0, L_0x1cd1c60;  1 drivers
v0x1ccf5c0_0 .net *"_ivl_4", 0 0, L_0x1cd1d40;  1 drivers
v0x1ccf680_0 .net *"_ivl_6", 0 0, L_0x1cd1fc0;  1 drivers
v0x1ccf760_0 .net "x", 0 0, v0x1ccd3c0_0;  alias, 1 drivers
v0x1ccf850_0 .net "y", 0 0, v0x1ccd480_0;  alias, 1 drivers
v0x1ccf8f0_0 .net8 "z", 0 0, RS_0x7fc61d5d7348;  alias, 2 drivers
S_0x1ccfa60 .scope module, "or_gate" "OR2" 4 49, 4 15 0, S_0x1ccd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cd21c0 .functor OR 1, RS_0x7fc61d5d7258, RS_0x7fc61d5d7348, C4<0>, C4<0>;
v0x1ccfcb0_0 .net8 "a", 0 0, RS_0x7fc61d5d7258;  alias, 2 drivers
v0x1ccfd70_0 .net8 "b", 0 0, RS_0x7fc61d5d7348;  alias, 2 drivers
v0x1ccfe30_0 .net8 "y", 0 0, RS_0x7fc61d5d7408;  alias, 2 drivers
S_0x1cd03e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1c91af0;
 .timescale -12 -12;
E_0x1c78790 .event anyedge, v0x1cd0c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd0c80_0;
    %nor/r;
    %assign/vec4 v0x1cd0c80_0, 0;
    %wait E_0x1c78790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ccd0a0;
T_1 ;
    %wait E_0x1c78650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1ccd480_0, 0;
    %assign/vec4 v0x1ccd3c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ccd0a0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c761d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1c91af0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd0b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd0c80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c91af0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd0b20_0;
    %inv;
    %store/vec4 v0x1cd0b20_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1c91af0;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ccd2e0_0, v0x1cd0e90_0, v0x1cd0f50_0, v0x1cd0ff0_0, v0x1cd1130_0, v0x1cd1090_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c91af0;
T_6 ;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1c91af0;
T_7 ;
    %wait E_0x1c78650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd0bc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0bc0_0, 4, 32;
    %load/vec4 v0x1cd0dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0bc0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd0bc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0bc0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1cd1130_0;
    %load/vec4 v0x1cd1130_0;
    %load/vec4 v0x1cd1090_0;
    %xor;
    %load/vec4 v0x1cd1130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0bc0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1cd0bc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0bc0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/mt2015_q4/iter0/response21/top_module.sv";
