<stg><name>bf_mult.2_Pipeline_VITIS_LOOP_33_1</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
newFuncRoot:1 %tmp_V_5_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %tmp_V_5

]]></Node>
<StgValue><ssdm name="tmp_V_5_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i166 %tmp_V_5_read, i166 %tmp_V_6_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %i_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader3:0 %i = load i8 %i_10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:2 %icmp_ln33 = icmp_eq  i8 %i, i8 166

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 166, i64 166, i64 166

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:4 %i_14 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5 %br_ln33 = br i1 %icmp_ln33, void %.split, void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="166" op_0_bw="8">
<![CDATA[
.split:3 %zext_ln820 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln820"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
.split:4 %shl_ln820 = shl i166 1, i166 %zext_ln820

]]></Node>
<StgValue><ssdm name="shl_ln820"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="166" op_2_bw="32">
<![CDATA[
.split:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %shl_ln820, i32 163

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="166" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:7 %tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i166.i32.i32, i166 %shl_ln820, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="166" op_2_bw="32">
<![CDATA[
.split:8 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %shl_ln820, i32 3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="166">
<![CDATA[
.split:9 %trunc_ln820 = trunc i166 %shl_ln820

]]></Node>
<StgValue><ssdm name="trunc_ln820"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="164" op_0_bw="164" op_1_bw="1" op_2_bw="155" op_3_bw="2" op_4_bw="2" op_5_bw="1" op_6_bw="2" op_7_bw="1">
<![CDATA[
.split:10 %and_ln = bitconcatenate i164 @_ssdm_op_BitConcatenate.i164.i1.i155.i2.i2.i1.i2.i1, i1 %tmp, i155 0, i2 %tmp_3, i2 0, i1 %tmp_5, i2 0, i1 %trunc_ln820

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="164" op_1_bw="164">
<![CDATA[
.split:11 %p_Result_15 = icmp_ne  i164 %and_ln, i164 0

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:16 %store_ln33 = store i8 %i_14, i8 %i_10

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
.split:0 %tmp_V_6_out_load = load i166 %tmp_V_6_out

]]></Node>
<StgValue><ssdm name="tmp_V_6_out_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="8">
<![CDATA[
.split:1 %index_assign_cast = zext i8 %i

]]></Node>
<StgValue><ssdm name="index_assign_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="166" op_2_bw="32">
<![CDATA[
.split:5 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %tmp_V_6_out_load, i32 %index_assign_cast

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:12 %p_Repl2_s = xor i1 %p_Result_s, i1 %p_Result_15

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1">
<![CDATA[
.split:13 %zext_ln844 = zext i1 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="zext_ln844"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:14 %p_Result_17 = bitset i166 @_ssdm_op_BitSet.i166.i166.i32.i32, i166 %tmp_V_6_out_load, i32 %index_assign_cast, i32 %zext_ln844

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %store_ln844 = store i166 %p_Result_17, i166 %tmp_V_6_out

]]></Node>
<StgValue><ssdm name="store_ln844"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.split:17 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
