{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765889540521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765889540521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 13:52:20 2025 " "Processing started: Tue Dec 16 13:52:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765889540521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765889540521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hps_dp_ram -c hps_dp_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off hps_dp_ram -c hps_dp_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765889540522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765889540882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765889540883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osmane/documents/fpga/projet/hps_dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/osmane/documents/fpga/projet/hps_dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hps_dp_ram-arch_hps_dp_ram " "Found design unit 1: hps_dp_ram-arch_hps_dp_ram" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765889547374 ""} { "Info" "ISGN_ENTITY_NAME" "1 hps_dp_ram " "Found entity 1: hps_dp_ram" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765889547374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765889547374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osmane/documents/fpga/projet/command.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/osmane/documents/fpga/projet/command.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command-archCommand " "Found design unit 1: command-archCommand" {  } { { "../../Projet/command.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/command.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765889547376 ""} { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../../Projet/command.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/command.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765889547376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765889547376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765889547391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765889547391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hps_dp_ram " "Elaborating entity \"hps_dp_ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765889547516 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avs_s1_readdata hps_dp_ram.vhd(28) " "VHDL Signal Declaration warning at hps_dp_ram.vhd(28): used implicit default value for signal \"avs_s1_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765889547532 "|hps_dp_ram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readdata hps_dp_ram.vhd(51) " "Verilog HDL or VHDL warning at hps_dp_ram.vhd(51): object \"readdata\" assigned a value but never read" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765889547532 "|hps_dp_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command command:cmd0 " "Elaborating entity \"command\" for hierarchy \"command:cmd0\"" {  } { { "../../Projet/hps_dp_ram.vhd" "cmd0" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765889547535 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "table_rtl_0 " "Inferred RAM node \"table_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765889547858 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "table " "RAM logic \"table\" is uninferred due to asynchronous read logic" {  } { { "../../Projet/hps_dp_ram.vhd" "table" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765889547859 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765889547859 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "table_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"table_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 33 " "Parameter NUMWORDS_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 33 " "Parameter NUMWORDS_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765889547898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765889547898 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765889547898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:table_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:table_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765889547978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:table_rtl_0 " "Instantiated megafunction \"altsyncram:table_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 33 " "Parameter \"NUMWORDS_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 33 " "Parameter \"NUMWORDS_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765889547978 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765889547978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ilm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ilm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ilm1 " "Found entity 1: altsyncram_ilm1" {  } { { "db/altsyncram_ilm1.tdf" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/db/altsyncram_ilm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765889548043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765889548043 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a0 " "Synthesized away node \"altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ilm1.tdf" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/db/altsyncram_ilm1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548101 "|hps_dp_ram|altsyncram:table_rtl_0|altsyncram_ilm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a1 " "Synthesized away node \"altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ilm1.tdf" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/db/altsyncram_ilm1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548101 "|hps_dp_ram|altsyncram:table_rtl_0|altsyncram_ilm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a2 " "Synthesized away node \"altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ilm1.tdf" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/db/altsyncram_ilm1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548101 "|hps_dp_ram|altsyncram:table_rtl_0|altsyncram_ilm1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a3 " "Synthesized away node \"altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ilm1.tdf" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/db/altsyncram_ilm1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548101 "|hps_dp_ram|altsyncram:table_rtl_0|altsyncram_ilm1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a4 " "Synthesized away node \"altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ilm1.tdf" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/db/altsyncram_ilm1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548101 "|hps_dp_ram|altsyncram:table_rtl_0|altsyncram_ilm1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:table_rtl_0\|altsyncram_ilm1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ilm1.tdf" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/db/altsyncram_ilm1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548101 "|hps_dp_ram|altsyncram:table_rtl_0|altsyncram_ilm1:auto_generated|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1765889548101 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1765889548101 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[0\] GND " "Pin \"avs_s1_readdata\[0\]\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|avs_s1_readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[1\] GND " "Pin \"avs_s1_readdata\[1\]\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|avs_s1_readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[2\] GND " "Pin \"avs_s1_readdata\[2\]\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|avs_s1_readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[3\] GND " "Pin \"avs_s1_readdata\[3\]\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|avs_s1_readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[4\] GND " "Pin \"avs_s1_readdata\[4\]\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|avs_s1_readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[5\] GND " "Pin \"avs_s1_readdata\[5\]\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|avs_s1_readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mXa GND " "Pin \"o_mXa\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|o_mXa"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mXb GND " "Pin \"o_mXb\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|o_mXb"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mYa GND " "Pin \"o_mYa\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|o_mYa"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mYb GND " "Pin \"o_mYb\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|o_mYb"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mZa GND " "Pin \"o_mZa\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|o_mZa"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mZb GND " "Pin \"o_mZb\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|o_mZb"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_dirA GND " "Pin \"o_dirA\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|o_dirA"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_dirB GND " "Pin \"o_dirB\" is stuck at GND" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765889548206 "|hps_dp_ram|o_dirB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765889548206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765889548231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765889548415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765889548415 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_reset " "No output dependent on input pin \"avs_s1_reset\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_write " "No output dependent on input pin \"avs_s1_write\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[0\] " "No output dependent on input pin \"avs_s1_address\[0\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[1\] " "No output dependent on input pin \"avs_s1_address\[1\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[2\] " "No output dependent on input pin \"avs_s1_address\[2\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[3\] " "No output dependent on input pin \"avs_s1_address\[3\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[4\] " "No output dependent on input pin \"avs_s1_address\[4\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[0\] " "No output dependent on input pin \"avs_s1_writedata\[0\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[1\] " "No output dependent on input pin \"avs_s1_writedata\[1\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[2\] " "No output dependent on input pin \"avs_s1_writedata\[2\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[3\] " "No output dependent on input pin \"avs_s1_writedata\[3\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[4\] " "No output dependent on input pin \"avs_s1_writedata\[4\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[5\] " "No output dependent on input pin \"avs_s1_writedata\[5\]\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_clk " "No output dependent on input pin \"avs_s1_clk\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_read " "No output dependent on input pin \"avs_s1_read\"" {  } { { "../../Projet/hps_dp_ram.vhd" "" { Text "C:/Users/Osmane/Documents/FPGA/Projet/hps_dp_ram.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765889548482 "|hps_dp_ram|avs_s1_read"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765889548482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765889548483 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765889548483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765889548483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765889548501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 13:52:28 2025 " "Processing ended: Tue Dec 16 13:52:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765889548501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765889548501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765889548501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765889548501 ""}
