
---------- Begin Simulation Statistics ----------
final_tick                               1523142258500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112909                       # Simulator instruction rate (inst/s)
host_mem_usage                                 845284                       # Number of bytes of host memory used
host_op_rate                                   204517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   885.67                       # Real time elapsed on the host
host_tick_rate                             1719766757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     181133909                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.523142                       # Number of seconds simulated
sim_ticks                                1523142258500                       # Number of ticks simulated
system.cpu.Branches                          13383322                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     181133909                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    14664212                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         12977                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    70529093                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        174858                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   139196139                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3046284517                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3046284517                       # Number of busy cycles
system.cpu.num_cc_register_reads             66390443                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            58331002                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     12357286                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66123612                       # Number of float alu accesses
system.cpu.num_fp_insts                      66123612                       # number of float instructions
system.cpu.num_fp_register_reads             66151484                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               34720                       # number of times the floating registers were written
system.cpu.num_func_calls                      481405                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             180989369                       # Number of integer alu accesses
system.cpu.num_int_insts                    180989369                       # number of integer instructions
system.cpu.num_int_register_reads           393320991                       # number of times the integer registers were read
system.cpu.num_int_register_writes           97341112                       # number of times the integer registers were written
system.cpu.num_load_insts                    14663885                       # Number of load instructions
system.cpu.num_mem_refs                      85192965                       # number of memory refs
system.cpu.num_store_insts                   70529080                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 17650      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  95763120     52.86%     52.87% # Class of executed instruction
system.cpu.op_class::IntMult                    94292      0.05%     52.92% # Class of executed instruction
system.cpu.op_class::IntDiv                     79926      0.04%     52.96% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2238      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4490      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                     5116      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                   18029      0.01%     52.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  29      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   5      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  5      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::MemRead                 14661216      8.09%     61.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 4442817      2.45%     63.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2669      0.00%     63.52% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66086263     36.48%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  181177877                       # Class of executed instruction
system.cpu.workload.numSyscalls                   146                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16553008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33140838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16584110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5694                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33174906                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5694                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16552344                       # Transaction distribution
system.membus.trans_dist::CleanEvict              664                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16578978                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16578978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8852                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49728668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     49728668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49728668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1060485568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1060485568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1060485568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16587830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16587830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16587830                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66245532500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54140824000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33134034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          723                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16579950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16579950                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49758353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49765702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       129152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1061413536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1061542688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16558547                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529675008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33149343                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000172                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33143649     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5694      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33149343                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24878659500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16587483000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3313000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  493                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2473                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2966                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 493                       # number of overall hits
system.l2.overall_hits::.cpu.data                2473                       # number of overall hits
system.l2.overall_hits::total                    2966                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           16585010                       # number of demand (read+write) misses
system.l2.demand_misses::total               16587830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2820                       # number of overall misses
system.l2.overall_misses::.cpu.data          16585010                       # number of overall misses
system.l2.overall_misses::total              16587830                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    221788500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1273657934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1273879722500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    221788500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1273657934000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1273879722500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         16587483                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16590796                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        16587483                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16590796                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.851192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999851                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999821                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.851192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999851                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999821                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78648.404255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76795.729035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76796.043997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78648.404255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76795.729035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76796.043997                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16552344                       # number of writebacks
system.l2.writebacks::total                  16552344                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      16585010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16587830                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     16585010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16587830                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    193588500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1107807834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1108001422500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    193588500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1107807834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1108001422500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.851192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.851192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999821                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68648.404255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66795.729035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66796.043997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68648.404255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66795.729035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66796.043997                       # average overall mshr miss latency
system.l2.replacements                       16558547                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     16581690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16581690                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     16581690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16581690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          723                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              723                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          723                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          723                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          155                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           155                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   972                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        16578978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16578978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1273126931000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1273126931000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      16579950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16579950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76791.641258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76791.641258                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     16578978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16578978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1107337151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1107337151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66791.641258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66791.641258                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    221788500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    221788500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.851192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.851192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78648.404255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78648.404255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    193588500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    193588500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.851192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.851192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68648.404255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68648.404255                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    531003000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    531003000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.800743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.800743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88031.001326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88031.001326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    470683000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    470683000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.800743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.800743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78031.001326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78031.001326                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32596.540883                       # Cycle average of tags in use
system.l2.tags.total_refs                    33174751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16591315                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.729620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        56.485371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32475.325892                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994767                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32203                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49766221                       # Number of tag accesses
system.l2.tags.data_accesses                 49766221                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          90240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      530720320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          530810560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        90240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529675008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529675008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        16585010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16587830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     16552344                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16552344                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             59246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         348437788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             348497034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        59246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      347751502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            347751502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      347751502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            59246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        348437788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            696248536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8280200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  16585002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005854492500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       517187                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       517187                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49588479                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7777514                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16587830                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16552344                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16587830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16552344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8272144                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1036658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1036546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1036573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1036938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1036787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1036784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1036727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1036235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1036001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1036424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1036752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1037220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1036782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1037138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1037083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1037174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            517430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517678                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 120795359500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                82939110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            431817022000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7282.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26032.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15312439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7687884                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16587830                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16552344                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16587821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 517171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 517190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 517188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 517188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 517187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 517187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 517190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 517187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 517207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 517214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 517191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 517187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 517187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 517187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 517187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 517187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1867677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    852.155913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   738.094255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.580112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78688      4.21%      4.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76034      4.07%      8.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51746      2.77%     11.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        98939      5.30%     16.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72670      3.89%     20.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        78101      4.18%     24.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        66410      3.56%     27.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        71284      3.82%     31.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1273805     68.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1867677                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       517187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.073150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.006173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.841944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       517183    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        517187                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       517187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.010033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.009451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.142071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514609     99.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2531      0.49%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        517187                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1061620608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529931584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               530810560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529675008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       696.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       347.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    348.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    347.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1523139863500                       # Total gap between requests
system.mem_ctrls.avgGap                      45960.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        90240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    530720064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    264965792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 59245.943375551084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 348437620.345887064934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173959976.831671625376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     16585010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     16552344                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     78479750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 431738542250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37162677989750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27829.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26031.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2245161.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6666725100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3543440835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         59223258360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21612689640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     120235262160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     343729052820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     295430582880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       850441011795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.346410                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 757095953250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50860940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 715185365250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6668510100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3544393380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         59213790720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21609855180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     120235262160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     343708206780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     295448137440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       850428155760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.337969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 757143262250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50860940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 715138056250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    139192826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139192826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139192826                       # number of overall hits
system.cpu.icache.overall_hits::total       139192826                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3313                       # number of overall misses
system.cpu.icache.overall_misses::total          3313                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    235247500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    235247500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    235247500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    235247500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139196139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139196139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139196139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139196139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71007.395110                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71007.395110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71007.395110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71007.395110                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          723                       # number of writebacks
system.cpu.icache.writebacks::total               723                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3313                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3313                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3313                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231934500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231934500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70007.395110                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70007.395110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70007.395110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70007.395110                       # average overall mshr miss latency
system.cpu.icache.replacements                    723                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139192826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139192826                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3313                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    235247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    235247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139196139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139196139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71007.395110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71007.395110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231934500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231934500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70007.395110                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70007.395110                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1017.708662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139196139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          42015.134018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1017.708662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.248464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.248464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2590                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2588                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.632324                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278395591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278395591                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     68561854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         68561854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     68561854                       # number of overall hits
system.cpu.dcache.overall_hits::total        68561854                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16587483                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16587483                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16587483                       # number of overall misses
system.cpu.dcache.overall_misses::total      16587483                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1315152608500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1315152608500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1315152608500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1315152608500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     85149337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     85149337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     85149337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     85149337                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.194805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.194805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.194805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.194805                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79285.845146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79285.845146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79285.845146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79285.845146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16581690                       # number of writebacks
system.cpu.dcache.writebacks::total          16581690                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     16587483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16587483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16587483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16587483                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1298565125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1298565125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1298565125500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1298565125500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.194805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.194805                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.194805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.194805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78285.845146                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78285.845146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78285.845146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78285.845146                       # average overall mshr miss latency
system.cpu.dcache.replacements               16583387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     14656679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14656679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    565596500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    565596500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     14664212                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14664212                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75082.503651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75082.503651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    558063500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    558063500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74082.503651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74082.503651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     53905175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53905175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     16579950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16579950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1314587012000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1314587012000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70485125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70485125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.235226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.235226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79287.754909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79287.754909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     16579950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16579950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1298007062000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1298007062000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.235226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.235226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78287.754909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78287.754909                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4089.482151                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85149337                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16587483                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.133349                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4089.482151                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3536                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         186886157                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        186886157                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523142258500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1523142258500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
