23:01:46 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
23:01:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
23:01:49 INFO  : Registering command handlers for Vitis TCF services
23:01:49 INFO  : Platform repository initialization has completed.
23:01:52 INFO  : XSCT server has started successfully.
23:01:52 INFO  : Successfully done setting XSCT server connection channel  
23:01:52 INFO  : plnx-install-location is set to ''
23:01:52 INFO  : Successfully done setting workspace for the tool. 
23:01:52 INFO  : Successfully done query RDI_DATADIR 
23:02:34 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
23:02:34 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
23:02:34 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:02:34 INFO  : Platform 'cpu_test_wrapper' is added to custom repositories.
23:02:42 INFO  : Platform 'cpu_test_wrapper' is added to custom repositories.
23:03:33 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
23:03:33 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
23:03:34 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:03:56 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:04:08 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:04:37 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:04:53 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:05:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:05:35 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:26 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:06:26 INFO  : 'jtag frequency' command is executed.
23:06:26 INFO  : Context for 'APU' is selected.
23:06:26 INFO  : System reset is completed.
23:06:29 INFO  : 'after 3000' command is executed.
23:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:06:32 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:06:32 INFO  : Context for 'APU' is selected.
23:06:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:32 INFO  : Context for 'APU' is selected.
23:06:32 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:06:32 INFO  : 'ps7_init' command is executed.
23:06:32 INFO  : 'ps7_post_config' command is executed.
23:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:33 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:33 INFO  : 'con' command is executed.
23:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:33 INFO  : Disconnected from the channel tcfchan#2.
23:15:55 DEBUG : Logs will be stored at 'D:/MyWorks/Programs/Verilog/vivado/cpu_test/vitis/IDE.log'.
23:17:11 DEBUG : Logs will be stored at 'D:/MyWorks/Programs/Verilog/vivado/cpu_test/vitis/IDE.log'.
19:55:39 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
19:55:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
19:55:42 INFO  : Platform repository initialization has completed.
19:55:42 INFO  : Registering command handlers for Vitis TCF services
19:55:42 INFO  : XSCT server has started successfully.
19:55:43 INFO  : Successfully done setting XSCT server connection channel  
19:55:43 INFO  : plnx-install-location is set to ''
19:55:43 INFO  : Successfully done query RDI_DATADIR 
19:55:43 INFO  : Successfully done setting workspace for the tool. 
19:56:27 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
19:57:44 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
19:57:44 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:57:45 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
19:57:45 INFO  : Updating application flags with new BSP settings...
19:57:45 INFO  : Successfully updated application flags for project cpu.
19:58:40 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
19:58:52 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
19:58:52 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:58:52 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:01:32 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:03:17 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:03:37 INFO  : 'jtag frequency' command is executed.
20:03:37 INFO  : Context for 'APU' is selected.
20:03:37 INFO  : System reset is completed.
20:03:40 INFO  : 'after 3000' command is executed.
20:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:03:42 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:03:42 INFO  : Context for 'APU' is selected.
20:03:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:03:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:43 INFO  : Context for 'APU' is selected.
20:03:43 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:03:43 INFO  : 'ps7_init' command is executed.
20:03:43 INFO  : 'ps7_post_config' command is executed.
20:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:44 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:44 INFO  : 'con' command is executed.
20:03:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:44 INFO  : Disconnected from the channel tcfchan#3.
20:04:41 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:04:42 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:04:42 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
20:04:42 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
20:04:42 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
20:04:42 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:04:45 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
20:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:05:16 INFO  : 'jtag frequency' command is executed.
20:05:16 INFO  : Context for 'APU' is selected.
20:05:16 INFO  : System reset is completed.
20:05:19 INFO  : 'after 3000' command is executed.
20:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:05:22 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:05:22 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:22 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:05:22 INFO  : 'ps7_init' command is executed.
20:05:22 INFO  : 'ps7_post_config' command is executed.
20:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : 'con' command is executed.
20:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:23 INFO  : Disconnected from the channel tcfchan#5.
20:06:48 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:08:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:21 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:08:21 INFO  : 'jtag frequency' command is executed.
20:08:21 INFO  : Context for 'APU' is selected.
20:08:21 INFO  : System reset is completed.
20:08:24 INFO  : 'after 3000' command is executed.
20:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:08:27 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:08:27 INFO  : Context for 'APU' is selected.
20:08:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:27 INFO  : Context for 'APU' is selected.
20:08:27 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:08:27 INFO  : 'ps7_init' command is executed.
20:08:27 INFO  : 'ps7_post_config' command is executed.
20:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:28 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:28 INFO  : 'con' command is executed.
20:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:08:28 INFO  : Disconnected from the channel tcfchan#7.
20:25:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:26:11 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:26:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:26:39 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:29:41 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:29:54 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:30:32 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:31:23 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:32:06 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:23 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:32:23 INFO  : 'jtag frequency' command is executed.
20:32:23 INFO  : Context for 'APU' is selected.
20:32:23 INFO  : System reset is completed.
20:32:26 INFO  : 'after 3000' command is executed.
20:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:32:29 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:32:29 INFO  : Context for 'APU' is selected.
20:32:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:29 INFO  : Context for 'APU' is selected.
20:32:29 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:32:29 INFO  : 'ps7_init' command is executed.
20:32:29 INFO  : 'ps7_post_config' command is executed.
20:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:30 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:30 INFO  : 'con' command is executed.
20:32:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:30 INFO  : Disconnected from the channel tcfchan#8.
20:32:58 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:34:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:10 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:34:10 INFO  : 'jtag frequency' command is executed.
20:34:10 INFO  : Context for 'APU' is selected.
20:34:10 INFO  : System reset is completed.
20:34:13 INFO  : 'after 3000' command is executed.
20:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:34:16 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:34:16 INFO  : Context for 'APU' is selected.
20:34:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:16 INFO  : Context for 'APU' is selected.
20:34:16 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:34:16 INFO  : 'ps7_init' command is executed.
20:34:16 INFO  : 'ps7_post_config' command is executed.
20:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:17 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:17 INFO  : 'con' command is executed.
20:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:17 INFO  : Disconnected from the channel tcfchan#10.
20:36:20 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:29 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:36:29 INFO  : 'jtag frequency' command is executed.
20:36:29 INFO  : Context for 'APU' is selected.
20:36:29 INFO  : System reset is completed.
20:36:32 INFO  : 'after 3000' command is executed.
20:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:36:34 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:36:34 INFO  : Context for 'APU' is selected.
20:36:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:34 INFO  : Context for 'APU' is selected.
20:36:34 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:36:35 INFO  : 'ps7_init' command is executed.
20:36:35 INFO  : 'ps7_post_config' command is executed.
20:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:36 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:36 INFO  : 'con' command is executed.
20:36:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:36 INFO  : Disconnected from the channel tcfchan#11.
20:37:08 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:14 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:37:14 INFO  : 'jtag frequency' command is executed.
20:37:14 INFO  : Context for 'APU' is selected.
20:37:14 INFO  : System reset is completed.
20:37:17 INFO  : 'after 3000' command is executed.
20:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:37:20 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:37:20 INFO  : Context for 'APU' is selected.
20:37:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:20 INFO  : Context for 'APU' is selected.
20:37:20 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:37:20 INFO  : 'ps7_init' command is executed.
20:37:20 INFO  : 'ps7_post_config' command is executed.
20:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:21 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:21 INFO  : 'con' command is executed.
20:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:21 INFO  : Disconnected from the channel tcfchan#12.
20:40:12 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:40:29 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:35 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:40:35 INFO  : 'jtag frequency' command is executed.
20:40:35 INFO  : Context for 'APU' is selected.
20:40:35 INFO  : System reset is completed.
20:40:38 INFO  : 'after 3000' command is executed.
20:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:40:40 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:40:40 INFO  : Context for 'APU' is selected.
20:40:40 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:40 INFO  : Context for 'APU' is selected.
20:40:40 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:40:41 INFO  : 'ps7_init' command is executed.
20:40:41 INFO  : 'ps7_post_config' command is executed.
20:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:42 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:42 INFO  : 'con' command is executed.
20:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:42 INFO  : Disconnected from the channel tcfchan#13.
20:44:16 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:41 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:44:41 INFO  : 'jtag frequency' command is executed.
20:44:41 INFO  : Context for 'APU' is selected.
20:44:41 INFO  : System reset is completed.
20:44:44 INFO  : 'after 3000' command is executed.
20:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:44:46 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:44:46 INFO  : Context for 'APU' is selected.
20:44:46 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:44:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:46 INFO  : Context for 'APU' is selected.
20:44:46 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:44:46 INFO  : 'ps7_init' command is executed.
20:44:46 INFO  : 'ps7_post_config' command is executed.
20:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:47 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:48 INFO  : 'con' command is executed.
20:44:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:48 INFO  : Disconnected from the channel tcfchan#14.
20:52:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:52:55 INFO  : 'jtag frequency' command is executed.
20:52:55 INFO  : Context for 'APU' is selected.
20:52:55 INFO  : System reset is completed.
20:52:58 INFO  : 'after 3000' command is executed.
20:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:53:01 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:53:01 INFO  : Context for 'APU' is selected.
20:53:01 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:53:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:01 INFO  : Context for 'APU' is selected.
20:53:01 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:53:01 INFO  : 'ps7_init' command is executed.
20:53:01 INFO  : 'ps7_post_config' command is executed.
20:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:02 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:02 INFO  : 'con' command is executed.
20:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:02 INFO  : Disconnected from the channel tcfchan#16.
20:54:06 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:54:37 INFO  : 'jtag frequency' command is executed.
20:54:37 INFO  : Context for 'APU' is selected.
20:54:37 INFO  : System reset is completed.
20:54:40 INFO  : 'after 3000' command is executed.
20:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:54:43 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:54:43 INFO  : Context for 'APU' is selected.
20:54:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:43 INFO  : Context for 'APU' is selected.
20:54:43 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:54:43 INFO  : 'ps7_init' command is executed.
20:54:43 INFO  : 'ps7_post_config' command is executed.
20:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:44 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:44 INFO  : 'con' command is executed.
20:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:44 INFO  : Disconnected from the channel tcfchan#17.
21:00:47 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:00 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:01:00 INFO  : 'jtag frequency' command is executed.
21:01:00 INFO  : Context for 'APU' is selected.
21:01:00 INFO  : System reset is completed.
21:01:03 INFO  : 'after 3000' command is executed.
21:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:01:05 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:01:05 INFO  : Context for 'APU' is selected.
21:01:05 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:05 INFO  : Context for 'APU' is selected.
21:01:05 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:01:05 INFO  : 'ps7_init' command is executed.
21:01:05 INFO  : 'ps7_post_config' command is executed.
21:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:06 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:06 INFO  : 'con' command is executed.
21:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:06 INFO  : Disconnected from the channel tcfchan#19.
21:01:22 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:27 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:01:27 INFO  : 'jtag frequency' command is executed.
21:01:27 INFO  : Context for 'APU' is selected.
21:01:27 INFO  : System reset is completed.
21:01:30 INFO  : 'after 3000' command is executed.
21:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:01:32 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:01:32 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:33 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:01:33 INFO  : 'ps7_init' command is executed.
21:01:33 INFO  : 'ps7_post_config' command is executed.
21:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:34 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:34 INFO  : 'con' command is executed.
21:01:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:34 INFO  : Disconnected from the channel tcfchan#20.
21:08:06 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
21:08:19 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
21:08:22 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:08:26 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:09:15 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:09:42 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:10:45 ERROR : Emulation support is not available for Windows OS. 
21:10:47 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:10:48 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
21:10:48 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
21:10:48 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
21:10:48 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:10:51 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
21:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:52 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:10:52 INFO  : 'jtag frequency' command is executed.
21:10:52 INFO  : Context for 'APU' is selected.
21:10:52 INFO  : System reset is completed.
21:10:55 INFO  : 'after 3000' command is executed.
21:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:10:57 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:10:57 INFO  : Context for 'APU' is selected.
21:10:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:57 INFO  : Context for 'APU' is selected.
21:10:57 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:10:58 INFO  : 'ps7_init' command is executed.
21:10:58 INFO  : 'ps7_post_config' command is executed.
21:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:59 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:59 INFO  : 'con' command is executed.
21:10:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:59 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:33:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:33:59 INFO  : Disconnected from the channel tcfchan#22.
21:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:34:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:29 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:34:29 INFO  : 'jtag frequency' command is executed.
21:34:29 INFO  : Context for 'APU' is selected.
21:34:29 INFO  : System reset is completed.
21:34:32 INFO  : 'after 3000' command is executed.
21:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:34:34 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:34:34 INFO  : Context for 'APU' is selected.
21:34:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:34 INFO  : Context for 'APU' is selected.
21:34:34 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:34:35 INFO  : 'ps7_init' command is executed.
21:34:35 INFO  : 'ps7_post_config' command is executed.
21:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:36 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:36 INFO  : 'con' command is executed.
21:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:36 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:42:07 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:42:19 INFO  : Disconnected from the channel tcfchan#23.
21:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:42:20 ERROR : port closed
21:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:42:20 ERROR : port closed
21:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:30 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:42:30 INFO  : 'jtag frequency' command is executed.
21:42:30 INFO  : Context for 'APU' is selected.
21:42:30 INFO  : System reset is completed.
21:42:33 INFO  : 'after 3000' command is executed.
21:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:42:36 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:42:36 INFO  : Context for 'APU' is selected.
21:42:36 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:36 INFO  : Context for 'APU' is selected.
21:42:36 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:42:36 INFO  : 'ps7_init' command is executed.
21:42:36 INFO  : 'ps7_post_config' command is executed.
21:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:37 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:37 INFO  : 'con' command is executed.
21:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:37 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:43:19 INFO  : Disconnected from the channel tcfchan#24.
21:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:43:20 ERROR : port closed
21:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:43:20 ERROR : port closed
21:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:32 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:43:32 INFO  : 'jtag frequency' command is executed.
21:43:32 INFO  : Context for 'APU' is selected.
21:43:32 INFO  : System reset is completed.
21:43:35 INFO  : 'after 3000' command is executed.
21:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:43:38 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:43:38 INFO  : Context for 'APU' is selected.
21:43:38 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:38 INFO  : Context for 'APU' is selected.
21:43:38 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:43:38 INFO  : 'ps7_init' command is executed.
21:43:38 INFO  : 'ps7_post_config' command is executed.
21:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:39 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:39 INFO  : 'con' command is executed.
21:43:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:43:39 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:46:11 INFO  : Disconnected from the channel tcfchan#25.
21:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:46:20 INFO  : 'jtag frequency' command is executed.
21:46:20 INFO  : Context for 'APU' is selected.
21:46:20 INFO  : System reset is completed.
21:46:23 INFO  : 'after 3000' command is executed.
21:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:46:26 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:46:26 INFO  : Context for 'APU' is selected.
21:46:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:26 INFO  : Context for 'APU' is selected.
21:46:26 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:46:26 INFO  : 'ps7_init' command is executed.
21:46:26 INFO  : 'ps7_post_config' command is executed.
21:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:27 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:27 INFO  : 'con' command is executed.
21:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:27 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:50:16 INFO  : Disconnected from the channel tcfchan#26.
21:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:24 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:50:25 INFO  : 'jtag frequency' command is executed.
21:50:25 INFO  : Context for 'APU' is selected.
21:50:25 INFO  : System reset is completed.
21:50:28 INFO  : 'after 3000' command is executed.
21:50:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:50:30 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:50:30 INFO  : Context for 'APU' is selected.
21:50:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:30 INFO  : Context for 'APU' is selected.
21:50:30 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:50:30 INFO  : 'ps7_init' command is executed.
21:50:30 INFO  : 'ps7_post_config' command is executed.
21:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:31 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:31 INFO  : 'con' command is executed.
21:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:31 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:51:57 INFO  : Disconnected from the channel tcfchan#27.
21:54:06 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
21:54:17 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
21:54:17 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:54:17 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:54:25 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:54:58 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:54:58 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
21:54:58 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
21:54:58 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
21:54:58 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:55:02 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
21:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:02 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:55:02 INFO  : 'jtag frequency' command is executed.
21:55:02 INFO  : Context for 'APU' is selected.
21:55:02 INFO  : System reset is completed.
21:55:05 INFO  : 'after 3000' command is executed.
21:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:55:08 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:55:08 INFO  : Context for 'APU' is selected.
21:55:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:08 INFO  : Context for 'APU' is selected.
21:55:08 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:55:08 INFO  : 'ps7_init' command is executed.
21:55:08 INFO  : 'ps7_post_config' command is executed.
21:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:09 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:09 INFO  : 'con' command is executed.
21:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:55:09 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
22:54:19 INFO  : Disconnected from the channel tcfchan#29.
