// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Layer4_Dense_HH_
#define _Layer4_Dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "exp_24_16_s.h"
#include "MASTER_CNN_mux_32g8j.h"
#include "MASTER_CNN_sdiv_3hbi.h"
#include "MASTER_CNN_mul_muibs.h"

namespace ap_rtl {

struct Layer4_Dense : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > src_V_address0;
    sc_out< sc_logic > src_V_ce0;
    sc_in< sc_lv<17> > src_V_q0;
    sc_out< sc_lv<32> > weight_V_Addr_A;
    sc_out< sc_logic > weight_V_EN_A;
    sc_out< sc_lv<4> > weight_V_WEN_A;
    sc_out< sc_lv<32> > weight_V_Din_A;
    sc_in< sc_lv<32> > weight_V_Dout_A;
    sc_out< sc_lv<32> > Bias_V_Addr_A;
    sc_out< sc_logic > Bias_V_EN_A;
    sc_out< sc_lv<4> > Bias_V_WEN_A;
    sc_out< sc_lv<32> > Bias_V_Din_A;
    sc_in< sc_lv<32> > Bias_V_Dout_A;
    sc_out< sc_lv<10> > dst_V_address0;
    sc_out< sc_logic > dst_V_ce0;
    sc_out< sc_logic > dst_V_we0;
    sc_out< sc_lv<16> > dst_V_d0;
    sc_in< sc_lv<8> > dst_V_offset_dout;
    sc_in< sc_logic > dst_V_offset_empty_n;
    sc_out< sc_logic > dst_V_offset_read;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Layer4_Dense(sc_module_name name);
    SC_HAS_PROCESS(Layer4_Dense);

    ~Layer4_Dense();

    sc_trace_file* mVcdFile;

    exp_24_16_s* grp_exp_24_16_s_fu_335;
    exp_24_16_s* grp_exp_24_16_s_fu_344;
    exp_24_16_s* grp_exp_24_16_s_fu_353;
    MASTER_CNN_mux_32g8j<1,1,24,24,24,2,24>* MASTER_CNN_mux_32g8j_U609;
    MASTER_CNN_sdiv_3hbi<1,36,32,24,16>* MASTER_CNN_sdiv_3hbi_U610;
    MASTER_CNN_sdiv_3hbi<1,36,32,24,16>* MASTER_CNN_sdiv_3hbi_U611;
    MASTER_CNN_sdiv_3hbi<1,36,32,24,16>* MASTER_CNN_sdiv_3hbi_U612;
    MASTER_CNN_mul_muibs<1,1,17,18,35>* MASTER_CNN_mul_muibs_U613;
    MASTER_CNN_mul_muibs<1,1,17,18,35>* MASTER_CNN_mul_muibs_U614;
    MASTER_CNN_mul_muibs<1,1,17,18,35>* MASTER_CNN_mul_muibs_U615;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<85> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > dst_V_offset_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<18> > sum_V_2_i_reg_247;
    sc_signal< sc_lv<18> > sum_V_1_i_reg_257;
    sc_signal< sc_lv<18> > sum_V_0_i_reg_267;
    sc_signal< sc_lv<6> > j_i_reg_277;
    sc_signal< sc_lv<18> > reg_362;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > exitcond3_i_reg_964;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<18> > sum_0_V_reg_924;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<18> > sum_1_V_reg_934;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<10> > dst_V_addr_reg_944;
    sc_signal< sc_lv<10> > dst_V_addr_1_reg_949;
    sc_signal< sc_lv<10> > dst_V_addr_2_reg_954;
    sc_signal< sc_lv<1> > exitcond3_i_fu_415_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond3_i_reg_964;
    sc_signal< sc_lv<6> > j_fu_421_p2;
    sc_signal< sc_lv<6> > j_reg_968;
    sc_signal< sc_lv<9> > tmp_22_fu_448_p2;
    sc_signal< sc_lv<9> > tmp_22_reg_973;
    sc_signal< sc_lv<17> > src_V_load_reg_994;
    sc_signal< sc_lv<28> > tmp_48_i_fu_469_p3;
    sc_signal< sc_lv<28> > tmp_48_i_reg_999;
    sc_signal< sc_lv<35> > OP1_V_i_cast_fu_487_p1;
    sc_signal< sc_lv<35> > OP1_V_i_cast_reg_1009;
    sc_signal< sc_lv<35> > p_Val2_40_i_fu_903_p2;
    sc_signal< sc_lv<35> > p_Val2_40_i_reg_1015;
    sc_signal< sc_lv<28> > tmp_48_1_i_fu_494_p3;
    sc_signal< sc_lv<28> > tmp_48_1_i_reg_1020;
    sc_signal< sc_lv<18> > sum_0_V_1_reg_1025;
    sc_signal< sc_lv<35> > p_Val2_40_1_i_fu_909_p2;
    sc_signal< sc_lv<35> > p_Val2_40_1_i_reg_1030;
    sc_signal< sc_lv<28> > tmp_48_2_i_fu_528_p3;
    sc_signal< sc_lv<28> > tmp_48_2_i_reg_1035;
    sc_signal< sc_lv<18> > sum_1_V_1_reg_1040;
    sc_signal< sc_lv<35> > p_Val2_40_2_i_fu_914_p2;
    sc_signal< sc_lv<35> > p_Val2_40_2_i_reg_1045;
    sc_signal< sc_lv<24> > grp_exp_24_16_s_fu_335_ap_return;
    sc_signal< sc_lv<24> > Exp_Out_0_V_reg_1055;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<24> > grp_exp_24_16_s_fu_344_ap_return;
    sc_signal< sc_lv<24> > Exp_Out_1_V_reg_1061;
    sc_signal< sc_lv<24> > grp_exp_24_16_s_fu_353_ap_return;
    sc_signal< sc_lv<24> > Exp_Out_2_V_reg_1067;
    sc_signal< sc_lv<2> > i_fu_815_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<24> > Sum_Exp_V_fu_830_p2;
    sc_signal< sc_lv<1> > exitcond6_i_fu_809_p2;
    sc_signal< sc_lv<1> > tmp_55_i_fu_836_p2;
    sc_signal< sc_lv<1> > tmp_55_i_reg_1086;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<32> > tmp_60_i_fu_849_p1;
    sc_signal< sc_lv<16> > tmp_37_fu_877_p1;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_335_ap_start;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_335_ap_done;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_335_ap_idle;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_335_ap_ready;
    sc_signal< sc_lv<14> > grp_exp_24_16_s_fu_335_x_V;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_344_ap_start;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_344_ap_done;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_344_ap_idle;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_344_ap_ready;
    sc_signal< sc_lv<14> > grp_exp_24_16_s_fu_344_x_V;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_353_ap_start;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_353_ap_done;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_353_ap_idle;
    sc_signal< sc_logic > grp_exp_24_16_s_fu_353_ap_ready;
    sc_signal< sc_lv<14> > grp_exp_24_16_s_fu_353_x_V;
    sc_signal< sc_lv<18> > ap_phi_mux_sum_V_1_i_phi_fu_260_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<18> > ap_phi_mux_sum_V_0_i_phi_fu_270_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<6> > ap_phi_mux_j_i_phi_fu_281_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<24> > p_Val2_s_reg_288;
    sc_signal< sc_lv<2> > i5_i_reg_300;
    sc_signal< sc_lv<16> > storemerge1_reg_311;
    sc_signal< sc_lv<16> > tmp_38_fu_898_p1;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge2_phi_fu_327_p4;
    sc_signal< sc_lv<16> > storemerge2_reg_323;
    sc_signal< sc_logic > ap_CS_fsm_state88;
    sc_signal< sc_logic > ap_reg_grp_exp_24_16_s_fu_335_ap_start;
    sc_signal< sc_lv<85> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_reg_grp_exp_24_16_s_fu_344_ap_start;
    sc_signal< sc_logic > ap_reg_grp_exp_24_16_s_fu_353_ap_start;
    sc_signal< sc_lv<64> > tmp_8_cast_fu_388_p1;
    sc_signal< sc_lv<64> > tmp_9_cast_fu_399_p1;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_410_p1;
    sc_signal< sc_lv<64> > tmp_30_cast_fu_454_p1;
    sc_signal< sc_lv<64> > tmp_i_fu_427_p1;
    sc_signal< sc_lv<64> > tmp_31_cast_fu_464_p1;
    sc_signal< sc_lv<64> > tmp_32_cast_fu_482_p1;
    sc_signal< sc_lv<32> > Bias_V_Addr_A_orig;
    sc_signal< sc_lv<32> > weight_V_Addr_A_orig;
    sc_signal< sc_lv<16> > tmp_36_fu_872_p1;
    sc_signal< sc_lv<10> > tmp_fu_370_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_378_p1;
    sc_signal< sc_lv<11> > dst_V_offset_cast_i_s_fu_366_p1;
    sc_signal< sc_lv<11> > tmp_8_fu_382_p2;
    sc_signal< sc_lv<11> > tmp_9_fu_393_p2;
    sc_signal< sc_lv<11> > tmp_s_fu_404_p2;
    sc_signal< sc_lv<8> > tmp_21_fu_436_p3;
    sc_signal< sc_lv<9> > p_shl3_cast_fu_444_p1;
    sc_signal< sc_lv<9> > tmp_i_cast_fu_432_p1;
    sc_signal< sc_lv<9> > tmp_23_fu_459_p2;
    sc_signal< sc_lv<9> > tmp_24_fu_477_p2;
    sc_signal< sc_lv<36> > tmp_48_cast2_i_cast_fu_505_p1;
    sc_signal< sc_lv<36> > tmp_465_i_cast_fu_502_p1;
    sc_signal< sc_lv<36> > p_Val2_42_i_fu_508_p2;
    sc_signal< sc_lv<36> > tmp_48_1_cast4_i_cas_fu_539_p1;
    sc_signal< sc_lv<36> > tmp_465_1_i_cast_fu_536_p1;
    sc_signal< sc_lv<36> > p_Val2_42_1_i_fu_542_p2;
    sc_signal< sc_lv<36> > tmp_48_2_cast6_i_cas_fu_565_p1;
    sc_signal< sc_lv<36> > tmp_465_2_i_cast_fu_562_p1;
    sc_signal< sc_lv<36> > p_Val2_42_2_i_fu_568_p2;
    sc_signal< sc_lv<19> > tmp_40_tr_i_fu_584_p1;
    sc_signal< sc_lv<19> > p_neg_i_fu_596_p2;
    sc_signal< sc_lv<15> > tmp_1_fu_602_p4;
    sc_signal< sc_lv<16> > p_lshr_cast_i_fu_612_p1;
    sc_signal< sc_lv<12> > tmp_2_fu_622_p4;
    sc_signal< sc_lv<13> > tmp_3_fu_632_p1;
    sc_signal< sc_lv<16> > p_neg_t_i_fu_616_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_588_p3;
    sc_signal< sc_lv<14> > tmp_5_fu_640_p4;
    sc_signal< sc_lv<14> > tmp_4_fu_636_p1;
    sc_signal< sc_lv<19> > tmp_40_tr_1_i_fu_659_p1;
    sc_signal< sc_lv<19> > p_neg_1_i_fu_671_p2;
    sc_signal< sc_lv<15> > tmp_7_fu_677_p4;
    sc_signal< sc_lv<16> > p_lshr_1_cast_i_fu_687_p1;
    sc_signal< sc_lv<12> > tmp_10_fu_697_p4;
    sc_signal< sc_lv<13> > tmp_11_fu_707_p1;
    sc_signal< sc_lv<16> > p_neg_t_1_i_fu_691_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_663_p3;
    sc_signal< sc_lv<14> > tmp_13_fu_715_p4;
    sc_signal< sc_lv<14> > tmp_12_fu_711_p1;
    sc_signal< sc_lv<19> > tmp_40_tr_2_i_fu_734_p1;
    sc_signal< sc_lv<19> > p_neg_2_i_fu_746_p2;
    sc_signal< sc_lv<15> > tmp_15_fu_752_p4;
    sc_signal< sc_lv<16> > p_lshr_2_cast_i_fu_762_p1;
    sc_signal< sc_lv<12> > tmp_16_fu_772_p4;
    sc_signal< sc_lv<13> > tmp_17_fu_782_p1;
    sc_signal< sc_lv<16> > p_neg_t_2_i_fu_766_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_738_p3;
    sc_signal< sc_lv<14> > tmp_19_fu_790_p4;
    sc_signal< sc_lv<14> > tmp_18_fu_786_p1;
    sc_signal< sc_lv<24> > p_Val2_11_fu_821_p5;
    sc_signal< sc_lv<32> > grp_fu_853_p0;
    sc_signal< sc_lv<24> > grp_fu_853_p1;
    sc_signal< sc_lv<32> > grp_fu_866_p0;
    sc_signal< sc_lv<24> > grp_fu_866_p1;
    sc_signal< sc_lv<16> > grp_fu_853_p2;
    sc_signal< sc_lv<16> > grp_fu_866_p2;
    sc_signal< sc_lv<32> > grp_fu_892_p0;
    sc_signal< sc_lv<16> > grp_fu_892_p2;
    sc_signal< sc_lv<17> > p_Val2_40_i_fu_903_p0;
    sc_signal< sc_lv<17> > p_Val2_40_1_i_fu_909_p0;
    sc_signal< sc_lv<17> > p_Val2_40_2_i_fu_914_p0;
    sc_signal< sc_logic > grp_fu_853_ap_start;
    sc_signal< sc_logic > grp_fu_853_ap_done;
    sc_signal< sc_logic > grp_fu_866_ap_start;
    sc_signal< sc_logic > grp_fu_866_ap_done;
    sc_signal< sc_logic > grp_fu_892_ap_start;
    sc_signal< sc_logic > grp_fu_892_ap_done;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<35> > p_Val2_40_i_fu_903_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<85> ap_ST_fsm_state1;
    static const sc_lv<85> ap_ST_fsm_state2;
    static const sc_lv<85> ap_ST_fsm_state3;
    static const sc_lv<85> ap_ST_fsm_state4;
    static const sc_lv<85> ap_ST_fsm_pp0_stage0;
    static const sc_lv<85> ap_ST_fsm_pp0_stage1;
    static const sc_lv<85> ap_ST_fsm_pp0_stage2;
    static const sc_lv<85> ap_ST_fsm_state11;
    static const sc_lv<85> ap_ST_fsm_state12;
    static const sc_lv<85> ap_ST_fsm_state13;
    static const sc_lv<85> ap_ST_fsm_state14;
    static const sc_lv<85> ap_ST_fsm_state15;
    static const sc_lv<85> ap_ST_fsm_state16;
    static const sc_lv<85> ap_ST_fsm_state17;
    static const sc_lv<85> ap_ST_fsm_state18;
    static const sc_lv<85> ap_ST_fsm_state19;
    static const sc_lv<85> ap_ST_fsm_state20;
    static const sc_lv<85> ap_ST_fsm_state21;
    static const sc_lv<85> ap_ST_fsm_state22;
    static const sc_lv<85> ap_ST_fsm_state23;
    static const sc_lv<85> ap_ST_fsm_state24;
    static const sc_lv<85> ap_ST_fsm_state25;
    static const sc_lv<85> ap_ST_fsm_state26;
    static const sc_lv<85> ap_ST_fsm_state27;
    static const sc_lv<85> ap_ST_fsm_state28;
    static const sc_lv<85> ap_ST_fsm_state29;
    static const sc_lv<85> ap_ST_fsm_state30;
    static const sc_lv<85> ap_ST_fsm_state31;
    static const sc_lv<85> ap_ST_fsm_state32;
    static const sc_lv<85> ap_ST_fsm_state33;
    static const sc_lv<85> ap_ST_fsm_state34;
    static const sc_lv<85> ap_ST_fsm_state35;
    static const sc_lv<85> ap_ST_fsm_state36;
    static const sc_lv<85> ap_ST_fsm_state37;
    static const sc_lv<85> ap_ST_fsm_state38;
    static const sc_lv<85> ap_ST_fsm_state39;
    static const sc_lv<85> ap_ST_fsm_state40;
    static const sc_lv<85> ap_ST_fsm_state41;
    static const sc_lv<85> ap_ST_fsm_state42;
    static const sc_lv<85> ap_ST_fsm_state43;
    static const sc_lv<85> ap_ST_fsm_state44;
    static const sc_lv<85> ap_ST_fsm_state45;
    static const sc_lv<85> ap_ST_fsm_state46;
    static const sc_lv<85> ap_ST_fsm_state47;
    static const sc_lv<85> ap_ST_fsm_state48;
    static const sc_lv<85> ap_ST_fsm_state49;
    static const sc_lv<85> ap_ST_fsm_state50;
    static const sc_lv<85> ap_ST_fsm_state51;
    static const sc_lv<85> ap_ST_fsm_state52;
    static const sc_lv<85> ap_ST_fsm_state53;
    static const sc_lv<85> ap_ST_fsm_state54;
    static const sc_lv<85> ap_ST_fsm_state55;
    static const sc_lv<85> ap_ST_fsm_state56;
    static const sc_lv<85> ap_ST_fsm_state57;
    static const sc_lv<85> ap_ST_fsm_state58;
    static const sc_lv<85> ap_ST_fsm_state59;
    static const sc_lv<85> ap_ST_fsm_state60;
    static const sc_lv<85> ap_ST_fsm_state61;
    static const sc_lv<85> ap_ST_fsm_state62;
    static const sc_lv<85> ap_ST_fsm_state63;
    static const sc_lv<85> ap_ST_fsm_state64;
    static const sc_lv<85> ap_ST_fsm_state65;
    static const sc_lv<85> ap_ST_fsm_state66;
    static const sc_lv<85> ap_ST_fsm_state67;
    static const sc_lv<85> ap_ST_fsm_state68;
    static const sc_lv<85> ap_ST_fsm_state69;
    static const sc_lv<85> ap_ST_fsm_state70;
    static const sc_lv<85> ap_ST_fsm_state71;
    static const sc_lv<85> ap_ST_fsm_state72;
    static const sc_lv<85> ap_ST_fsm_state73;
    static const sc_lv<85> ap_ST_fsm_state74;
    static const sc_lv<85> ap_ST_fsm_state75;
    static const sc_lv<85> ap_ST_fsm_state76;
    static const sc_lv<85> ap_ST_fsm_state77;
    static const sc_lv<85> ap_ST_fsm_state78;
    static const sc_lv<85> ap_ST_fsm_state79;
    static const sc_lv<85> ap_ST_fsm_state80;
    static const sc_lv<85> ap_ST_fsm_state81;
    static const sc_lv<85> ap_ST_fsm_state82;
    static const sc_lv<85> ap_ST_fsm_state83;
    static const sc_lv<85> ap_ST_fsm_state84;
    static const sc_lv<85> ap_ST_fsm_state85;
    static const sc_lv<85> ap_ST_fsm_state86;
    static const sc_lv<85> ap_ST_fsm_state87;
    static const sc_lv<85> ap_ST_fsm_state88;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_100;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Bias_V_Addr_A();
    void thread_Bias_V_Addr_A_orig();
    void thread_Bias_V_Din_A();
    void thread_Bias_V_EN_A();
    void thread_Bias_V_WEN_A();
    void thread_OP1_V_i_cast_fu_487_p1();
    void thread_Sum_Exp_V_fu_830_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state88();
    void thread_ap_NS_fsm_state11();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage2_iter1();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage1_iter0();
    void thread_ap_block_state7_pp0_stage2_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_block_state9_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_j_i_phi_fu_281_p4();
    void thread_ap_phi_mux_storemerge2_phi_fu_327_p4();
    void thread_ap_phi_mux_sum_V_0_i_phi_fu_270_p4();
    void thread_ap_phi_mux_sum_V_1_i_phi_fu_260_p4();
    void thread_ap_ready();
    void thread_dst_V_address0();
    void thread_dst_V_ce0();
    void thread_dst_V_d0();
    void thread_dst_V_offset_blk_n();
    void thread_dst_V_offset_cast_i_s_fu_366_p1();
    void thread_dst_V_offset_read();
    void thread_dst_V_we0();
    void thread_exitcond3_i_fu_415_p2();
    void thread_exitcond6_i_fu_809_p2();
    void thread_grp_exp_24_16_s_fu_335_ap_start();
    void thread_grp_exp_24_16_s_fu_335_x_V();
    void thread_grp_exp_24_16_s_fu_344_ap_start();
    void thread_grp_exp_24_16_s_fu_344_x_V();
    void thread_grp_exp_24_16_s_fu_353_ap_start();
    void thread_grp_exp_24_16_s_fu_353_x_V();
    void thread_grp_fu_853_ap_start();
    void thread_grp_fu_853_p0();
    void thread_grp_fu_853_p1();
    void thread_grp_fu_866_ap_start();
    void thread_grp_fu_866_p0();
    void thread_grp_fu_866_p1();
    void thread_grp_fu_892_ap_start();
    void thread_grp_fu_892_p0();
    void thread_i_fu_815_p2();
    void thread_j_fu_421_p2();
    void thread_p_Val2_40_1_i_fu_909_p0();
    void thread_p_Val2_40_2_i_fu_914_p0();
    void thread_p_Val2_40_i_fu_903_p0();
    void thread_p_Val2_40_i_fu_903_p00();
    void thread_p_Val2_42_1_i_fu_542_p2();
    void thread_p_Val2_42_2_i_fu_568_p2();
    void thread_p_Val2_42_i_fu_508_p2();
    void thread_p_lshr_1_cast_i_fu_687_p1();
    void thread_p_lshr_2_cast_i_fu_762_p1();
    void thread_p_lshr_cast_i_fu_612_p1();
    void thread_p_neg_1_i_fu_671_p2();
    void thread_p_neg_2_i_fu_746_p2();
    void thread_p_neg_i_fu_596_p2();
    void thread_p_neg_t_1_i_fu_691_p2();
    void thread_p_neg_t_2_i_fu_766_p2();
    void thread_p_neg_t_i_fu_616_p2();
    void thread_p_shl3_cast_fu_444_p1();
    void thread_p_shl_cast_fu_378_p1();
    void thread_src_V_address0();
    void thread_src_V_ce0();
    void thread_tmp_10_cast_fu_410_p1();
    void thread_tmp_10_fu_697_p4();
    void thread_tmp_11_fu_707_p1();
    void thread_tmp_12_fu_711_p1();
    void thread_tmp_13_fu_715_p4();
    void thread_tmp_15_fu_752_p4();
    void thread_tmp_16_fu_772_p4();
    void thread_tmp_17_fu_782_p1();
    void thread_tmp_18_fu_786_p1();
    void thread_tmp_19_fu_790_p4();
    void thread_tmp_1_fu_602_p4();
    void thread_tmp_21_fu_436_p3();
    void thread_tmp_22_fu_448_p2();
    void thread_tmp_23_fu_459_p2();
    void thread_tmp_24_fu_477_p2();
    void thread_tmp_2_fu_622_p4();
    void thread_tmp_30_cast_fu_454_p1();
    void thread_tmp_31_cast_fu_464_p1();
    void thread_tmp_32_cast_fu_482_p1();
    void thread_tmp_33_fu_588_p3();
    void thread_tmp_34_fu_663_p3();
    void thread_tmp_35_fu_738_p3();
    void thread_tmp_36_fu_872_p1();
    void thread_tmp_37_fu_877_p1();
    void thread_tmp_38_fu_898_p1();
    void thread_tmp_3_fu_632_p1();
    void thread_tmp_40_tr_1_i_fu_659_p1();
    void thread_tmp_40_tr_2_i_fu_734_p1();
    void thread_tmp_40_tr_i_fu_584_p1();
    void thread_tmp_465_1_i_cast_fu_536_p1();
    void thread_tmp_465_2_i_cast_fu_562_p1();
    void thread_tmp_465_i_cast_fu_502_p1();
    void thread_tmp_48_1_cast4_i_cas_fu_539_p1();
    void thread_tmp_48_1_i_fu_494_p3();
    void thread_tmp_48_2_cast6_i_cas_fu_565_p1();
    void thread_tmp_48_2_i_fu_528_p3();
    void thread_tmp_48_cast2_i_cast_fu_505_p1();
    void thread_tmp_48_i_fu_469_p3();
    void thread_tmp_4_fu_636_p1();
    void thread_tmp_55_i_fu_836_p2();
    void thread_tmp_5_fu_640_p4();
    void thread_tmp_60_i_fu_849_p1();
    void thread_tmp_7_fu_677_p4();
    void thread_tmp_8_cast_fu_388_p1();
    void thread_tmp_8_fu_382_p2();
    void thread_tmp_9_cast_fu_399_p1();
    void thread_tmp_9_fu_393_p2();
    void thread_tmp_fu_370_p3();
    void thread_tmp_i_cast_fu_432_p1();
    void thread_tmp_i_fu_427_p1();
    void thread_tmp_s_fu_404_p2();
    void thread_weight_V_Addr_A();
    void thread_weight_V_Addr_A_orig();
    void thread_weight_V_Din_A();
    void thread_weight_V_EN_A();
    void thread_weight_V_WEN_A();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
