--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11374 paths analyzed, 567 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.822ns.
--------------------------------------------------------------------------------

Paths for end point _counter_0/min_l_3 (SLICE_X14Y13.A2), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_2 (FF)
  Destination:          _counter_0/min_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.340 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_2 to _counter_0/min_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_2
    SLICE_X15Y21.B2      net (fanout=13)       0.904   _reset/t1/counter<2>
    SLICE_X15Y21.B       Tilo                  0.259   _decrease/t1/slow_clk_en<26>1
                                                       _reset/t1/slow_clk_en<26>2
    SLICE_X17Y16.D2      net (fanout=4)        0.872   _decrease/t1/slow_clk_en<26>1
    SLICE_X17Y16.D       Tilo                  0.259   btn_increase
                                                       _increase/btn_out1
    SLICE_X15Y13.B3      net (fanout=10)       0.734   btn_increase
    SLICE_X15Y13.BMUX    Tilo                  0.313   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
                                                       _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT811
    SLICE_X15Y13.D2      net (fanout=11)       0.872   _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT81
    SLICE_X15Y13.D       Tilo                  0.259   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
                                                       _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT85
    SLICE_X14Y13.A2      net (fanout=1)        0.596   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
    SLICE_X14Y13.CLK     Tas                   0.289   _counter_0/min_l<3>
                                                       _counter_0/min_l_3_rstpot
                                                       _counter_0/min_l_3
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.787ns logic, 3.978ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_1 (FF)
  Destination:          _counter_0/min_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.340 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_1 to _counter_0/min_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_1
    SLICE_X15Y21.B3      net (fanout=12)       0.876   _reset/t1/counter<1>
    SLICE_X15Y21.B       Tilo                  0.259   _decrease/t1/slow_clk_en<26>1
                                                       _reset/t1/slow_clk_en<26>2
    SLICE_X17Y16.D2      net (fanout=4)        0.872   _decrease/t1/slow_clk_en<26>1
    SLICE_X17Y16.D       Tilo                  0.259   btn_increase
                                                       _increase/btn_out1
    SLICE_X15Y13.B3      net (fanout=10)       0.734   btn_increase
    SLICE_X15Y13.BMUX    Tilo                  0.313   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
                                                       _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT811
    SLICE_X15Y13.D2      net (fanout=11)       0.872   _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT81
    SLICE_X15Y13.D       Tilo                  0.259   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
                                                       _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT85
    SLICE_X14Y13.A2      net (fanout=1)        0.596   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
    SLICE_X14Y13.CLK     Tas                   0.289   _counter_0/min_l<3>
                                                       _counter_0/min_l_3_rstpot
                                                       _counter_0/min_l_3
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (1.787ns logic, 3.950ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_15 (FF)
  Destination:          _counter_0/min_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.674ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_15 to _counter_0/min_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.DQ      Tcko                  0.408   _reset/t1/counter<15>
                                                       _reset/t1/counter_15
    SLICE_X15Y22.A3      net (fanout=3)        0.718   _reset/t1/counter<15>
    SLICE_X15Y22.A       Tilo                  0.259   N82
                                                       _reset/t1/slow_clk_en<26>1
    SLICE_X17Y16.D3      net (fanout=4)        0.967   _decrease/t1/slow_clk_en<26>
    SLICE_X17Y16.D       Tilo                  0.259   btn_increase
                                                       _increase/btn_out1
    SLICE_X15Y13.B3      net (fanout=10)       0.734   btn_increase
    SLICE_X15Y13.BMUX    Tilo                  0.313   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
                                                       _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT811
    SLICE_X15Y13.D2      net (fanout=11)       0.872   _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT81
    SLICE_X15Y13.D       Tilo                  0.259   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
                                                       _counter_0/Mmux_min_l[3]_min_l[3]_mux_162_OUT85
    SLICE_X14Y13.A2      net (fanout=1)        0.596   _counter_0/min_l[3]_min_l[3]_mux_162_OUT<3>
    SLICE_X14Y13.CLK     Tas                   0.289   _counter_0/min_l<3>
                                                       _counter_0/min_l_3_rstpot
                                                       _counter_0/min_l_3
    -------------------------------------------------  ---------------------------
    Total                                      5.674ns (1.787ns logic, 3.887ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point _counter_0/sec_h_3 (SLICE_X15Y11.CE), 205 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _counter_0/min_l_2 (FF)
  Destination:          _counter_0/sec_h_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.711ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _counter_0/min_l_2 to _counter_0/sec_h_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.CQ      Tcko                  0.391   _counter_0/min_l<2>
                                                       _counter_0/min_l_2
    SLICE_X14Y11.B1      net (fanout=14)       0.898   _counter_0/min_l<2>
    SLICE_X14Y11.B       Tilo                  0.203   N6
                                                       _counter_0/min_h[3]_sec_l[3]_AND_16_o_SW0
    SLICE_X12Y11.A1      net (fanout=2)        0.643   N6
    SLICE_X12Y11.A       Tilo                  0.205   _counter_0/_n0718_inv16
                                                       _counter_0/min_h[3]_sec_l[3]_AND_16_o
    SLICE_X13Y14.B1      net (fanout=4)        0.783   _counter_0/min_h[3]_sec_l[3]_AND_16_o
    SLICE_X13Y14.BMUX    Tilo                  0.313   _counter_0/_n0608_inv14
                                                       _counter_0/_n0608_inv12_SW0
    SLICE_X13Y14.A3      net (fanout=1)        0.292   N30
    SLICE_X13Y14.A       Tilo                  0.259   _counter_0/_n0608_inv14
                                                       _counter_0/_n0608_inv12
    SLICE_X13Y14.C2      net (fanout=2)        0.435   _counter_0/_n0608_inv12
    SLICE_X13Y14.C       Tilo                  0.259   _counter_0/_n0608_inv14
                                                       _counter_0/_n0608_inv16
    SLICE_X15Y11.CE      net (fanout=2)        0.690   _counter_0/_n0608_inv1
    SLICE_X15Y11.CLK     Tceck                 0.340   _counter_0/sec_h<3>
                                                       _counter_0/sec_h_3
    -------------------------------------------------  ---------------------------
    Total                                      5.711ns (1.970ns logic, 3.741ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_5 (FF)
  Destination:          _counter_0/sec_h_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.336 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_5 to _counter_0/sec_h_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.BQ      Tcko                  0.408   _clock_divider/counter_1hz<7>
                                                       _clock_divider/counter_1hz_5
    SLICE_X15Y18.B1      net (fanout=7)        0.865   _clock_divider/counter_1hz<5>
    SLICE_X15Y18.B       Tilo                  0.259   _clock_divider/clk_2hz<31>3
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X13Y17.B4      net (fanout=2)        0.710   _clock_divider/clk_1hz<31>3
    SLICE_X13Y17.B       Tilo                  0.259   N32
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X13Y17.C4      net (fanout=5)        0.314   clk_1hz
    SLICE_X13Y17.C       Tilo                  0.259   N32
                                                       _counter_0/_n0718_inv121
    SLICE_X13Y14.A4      net (fanout=3)        0.637   _counter_0/_n0718_inv12
    SLICE_X13Y14.A       Tilo                  0.259   _counter_0/_n0608_inv14
                                                       _counter_0/_n0608_inv12
    SLICE_X13Y14.C2      net (fanout=2)        0.435   _counter_0/_n0608_inv12
    SLICE_X13Y14.C       Tilo                  0.259   _counter_0/_n0608_inv14
                                                       _counter_0/_n0608_inv16
    SLICE_X15Y11.CE      net (fanout=2)        0.690   _counter_0/_n0608_inv1
    SLICE_X15Y11.CLK     Tceck                 0.340   _counter_0/sec_h<3>
                                                       _counter_0/sec_h_3
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (2.043ns logic, 3.651ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_15 (FF)
  Destination:          _counter_0/sec_h_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.336 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_15 to _counter_0/sec_h_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.DQ      Tcko                  0.408   _clock_divider/counter_1hz<15>
                                                       _clock_divider/counter_1hz_15
    SLICE_X10Y17.A2      net (fanout=3)        1.190   _clock_divider/counter_1hz<15>
    SLICE_X10Y17.A       Tilo                  0.203   _clock_divider/clk_1hz<31>2
                                                       _clock_divider/clk_1hz<31>3
    SLICE_X13Y17.B5      net (fanout=1)        0.377   _clock_divider/clk_1hz<31>2
    SLICE_X13Y17.B       Tilo                  0.259   N32
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X13Y17.C4      net (fanout=5)        0.314   clk_1hz
    SLICE_X13Y17.C       Tilo                  0.259   N32
                                                       _counter_0/_n0718_inv121
    SLICE_X13Y14.A4      net (fanout=3)        0.637   _counter_0/_n0718_inv12
    SLICE_X13Y14.A       Tilo                  0.259   _counter_0/_n0608_inv14
                                                       _counter_0/_n0608_inv12
    SLICE_X13Y14.C2      net (fanout=2)        0.435   _counter_0/_n0608_inv12
    SLICE_X13Y14.C       Tilo                  0.259   _counter_0/_n0608_inv14
                                                       _counter_0/_n0608_inv16
    SLICE_X15Y11.CE      net (fanout=2)        0.690   _counter_0/_n0608_inv1
    SLICE_X15Y11.CLK     Tceck                 0.340   _counter_0/sec_h<3>
                                                       _counter_0/sec_h_3
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (1.987ns logic, 3.643ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point _counter_0/min_l_1 (SLICE_X17Y13.B4), 200 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_2hz_12 (FF)
  Destination:          _counter_0/min_l_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.335 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_2hz_12 to _counter_0/min_l_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.447   _clock_divider/counter_2hz<15>
                                                       _clock_divider/counter_2hz_12
    SLICE_X13Y18.C2      net (fanout=3)        1.060   _clock_divider/counter_2hz<12>
    SLICE_X13Y18.C       Tilo                  0.259   _clock_divider/clk_2hz<31>1
                                                       _clock_divider/clk_2hz<31>2
    SLICE_X15Y18.A1      net (fanout=1)        0.621   _clock_divider/clk_2hz<31>1
    SLICE_X15Y18.A       Tilo                  0.259   _clock_divider/clk_2hz<31>3
                                                       _clock_divider/clk_2hz<31>5
    SLICE_X15Y16.A2      net (fanout=5)        0.812   clk_2hz
    SLICE_X15Y16.A       Tilo                  0.259   _decrease/d2/Q
                                                       _counter_0/_n0658_inv1521
    SLICE_X15Y16.B6      net (fanout=2)        0.124   _counter_0/_n0658_inv152
    SLICE_X15Y16.B       Tilo                  0.259   _decrease/d2/Q
                                                       _counter_0/_n0658_inv11
    SLICE_X14Y13.B5      net (fanout=1)        0.536   _counter_0/_n0658_inv11
    SLICE_X14Y13.B       Tilo                  0.203   _counter_0/min_l<3>
                                                       _counter_0/_n0658_inv14
    SLICE_X17Y13.B4      net (fanout=4)        0.530   _counter_0/_n0658_inv1
    SLICE_X17Y13.CLK     Tas                   0.322   _counter_0/min_l<2>
                                                       _counter_0/min_l_1_rstpot
                                                       _counter_0/min_l_1
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (2.008ns logic, 3.683ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_5 (FF)
  Destination:          _counter_0/min_l_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.660ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.335 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_5 to _counter_0/min_l_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.BQ      Tcko                  0.408   _clock_divider/counter_1hz<7>
                                                       _clock_divider/counter_1hz_5
    SLICE_X15Y18.B1      net (fanout=7)        0.865   _clock_divider/counter_1hz<5>
    SLICE_X15Y18.B       Tilo                  0.259   _clock_divider/clk_2hz<31>3
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X13Y17.B4      net (fanout=2)        0.710   _clock_divider/clk_1hz<31>3
    SLICE_X13Y17.B       Tilo                  0.259   N32
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X13Y17.A5      net (fanout=5)        0.206   clk_1hz
    SLICE_X13Y17.A       Tilo                  0.259   N32
                                                       _counter_0/_n0658_inv1231
    SLICE_X12Y13.A2      net (fanout=2)        0.783   _counter_0/_n0658_inv123
    SLICE_X12Y13.A       Tilo                  0.205   N47
                                                       _counter_0/_n0658_inv12_SW4
    SLICE_X14Y13.B1      net (fanout=1)        0.651   N49
    SLICE_X14Y13.B       Tilo                  0.203   _counter_0/min_l<3>
                                                       _counter_0/_n0658_inv14
    SLICE_X17Y13.B4      net (fanout=4)        0.530   _counter_0/_n0658_inv1
    SLICE_X17Y13.CLK     Tas                   0.322   _counter_0/min_l<2>
                                                       _counter_0/min_l_1_rstpot
                                                       _counter_0/min_l_1
    -------------------------------------------------  ---------------------------
    Total                                      5.660ns (1.915ns logic, 3.745ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_15 (FF)
  Destination:          _counter_0/min_l_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.596ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.335 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_15 to _counter_0/min_l_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.DQ      Tcko                  0.408   _clock_divider/counter_1hz<15>
                                                       _clock_divider/counter_1hz_15
    SLICE_X10Y17.A2      net (fanout=3)        1.190   _clock_divider/counter_1hz<15>
    SLICE_X10Y17.A       Tilo                  0.203   _clock_divider/clk_1hz<31>2
                                                       _clock_divider/clk_1hz<31>3
    SLICE_X13Y17.B5      net (fanout=1)        0.377   _clock_divider/clk_1hz<31>2
    SLICE_X13Y17.B       Tilo                  0.259   N32
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X13Y17.A5      net (fanout=5)        0.206   clk_1hz
    SLICE_X13Y17.A       Tilo                  0.259   N32
                                                       _counter_0/_n0658_inv1231
    SLICE_X12Y13.A2      net (fanout=2)        0.783   _counter_0/_n0658_inv123
    SLICE_X12Y13.A       Tilo                  0.205   N47
                                                       _counter_0/_n0658_inv12_SW4
    SLICE_X14Y13.B1      net (fanout=1)        0.651   N49
    SLICE_X14Y13.B       Tilo                  0.203   _counter_0/min_l<3>
                                                       _counter_0/_n0658_inv14
    SLICE_X17Y13.B4      net (fanout=4)        0.530   _counter_0/_n0658_inv1
    SLICE_X17Y13.CLK     Tas                   0.322   _counter_0/min_l<2>
                                                       _counter_0/min_l_1_rstpot
                                                       _counter_0/min_l_1
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (1.859ns logic, 3.737ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _counter_0/sec_h_0 (SLICE_X15Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _counter_0/sec_h_0 (FF)
  Destination:          _counter_0/sec_h_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _counter_0/sec_h_0 to _counter_0/sec_h_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.AQ      Tcko                  0.198   _counter_0/sec_h<3>
                                                       _counter_0/sec_h_0
    SLICE_X15Y11.A6      net (fanout=10)       0.049   _counter_0/sec_h<0>
    SLICE_X15Y11.CLK     Tah         (-Th)    -0.215   _counter_0/sec_h<3>
                                                       _counter_0/Mmux_sec_h[3]_sec_h[3]_mux_161_OUT11_INV_0
                                                       _counter_0/sec_h_0
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.413ns logic, 0.049ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

Paths for end point _led_display/counter_2hz_24 (SLICE_X20Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _led_display/counter_2hz_24 (FF)
  Destination:          _led_display/counter_2hz_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _led_display/counter_2hz_24 to _led_display/counter_2hz_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.AQ      Tcko                  0.200   _led_display/counter_2hz<24>
                                                       _led_display/counter_2hz_24
    SLICE_X20Y23.A6      net (fanout=2)        0.026   _led_display/counter_2hz<24>
    SLICE_X20Y23.CLK     Tah         (-Th)    -0.238   _led_display/counter_2hz<24>
                                                       _led_display/counter_2hz<24>_rt
                                                       _led_display/Mcount_counter_2hz_xor<24>
                                                       _led_display/counter_2hz_24
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point _counter_0/sec_l_2 (SLICE_X17Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _counter_0/sec_l_2 (FF)
  Destination:          _counter_0/sec_l_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _counter_0/sec_l_2 to _counter_0/sec_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.AQ      Tcko                  0.198   _counter_0/sec_l<3>
                                                       _counter_0/sec_l_2
    SLICE_X17Y15.A6      net (fanout=16)       0.056   _counter_0/sec_l<2>
    SLICE_X17Y15.CLK     Tah         (-Th)    -0.215   _counter_0/sec_l<3>
                                                       _counter_0/sec_l_2_rstpot
                                                       _counter_0/sec_l_2
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.413ns logic, 0.056ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: _led_display/AN<0>/CLK0
  Logical resource: _led_display/AN_0/CK0
  Location pin: OLOGIC_X18Y17.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: _led_display/AN<1>/CLK0
  Logical resource: _led_display/AN_1/CK0
  Location pin: OLOGIC_X18Y16.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.822|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11374 paths, 0 nets, and 890 connections

Design statistics:
   Minimum period:   5.822ns{1}   (Maximum frequency: 171.762MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 19 16:41:52 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



