Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri Jul 29 03:58:40 2022
| Host              : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.319        0.000                      0                10103        0.006        0.000                      0                10103        3.500        0.000                       0                  2896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.319        0.000                      0                10103        0.006        0.000                      0                10103        3.500        0.000                       0                  2896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/is_sb_sh_sw_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 3.013ns (57.998%)  route 2.182ns (42.002%))
  Logic Levels:           11  (LUT2=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 11.842 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.600ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     3.444 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.472    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_67
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.682 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.710    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_67
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.920 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.948    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_67
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.158 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.186    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_67
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.396 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.424    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_67
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.634 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.662    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_67
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.872 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.900    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_67
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     5.017 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[0]
                         net (fo=1, routed)           0.973     5.990    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[0]
    SLICE_X91Y243        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.140 f  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_3/O
                         net (fo=1, routed)           0.261     6.401    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_3_n_0
    SLICE_X88Y242        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.553 f  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_2/O
                         net (fo=3, routed)           0.359     6.912    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[0]
    SLICE_X81Y247        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     7.000 f  design_1_i/zcu104_0/inst/soc/cpu/instr_jal_i_3/O
                         net (fo=9, routed)           0.152     7.152    design_1_i/zcu104_0/inst/soc/cpu/instr_jal_i_3_n_0
    SLICE_X81Y250        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     7.253 r  design_1_i/zcu104_0/inst/soc/cpu/is_sb_sh_sw_i_1/O
                         net (fo=1, routed)           0.241     7.494    design_1_i/zcu104_0/inst/soc/cpu/is_sb_sh_sw_i_1_n_0
    SLICE_X81Y250        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/is_sb_sh_sw_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.674    11.842    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y250        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.175    12.017    
                         clock uncertainty           -0.130    11.887    
    SLICE_X81Y250        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    11.813    design_1_i/zcu104_0/inst/soc/cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         11.813    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 3.036ns (58.396%)  route 2.163ns (41.604%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.600ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.071     3.370 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.391    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_63
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.601 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.622    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_63
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.832 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.853    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_63
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.063 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.084    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_63
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.294 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.315    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_63
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.525 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.546    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_63
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.756 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.777    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_63
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_DOUTBDOUT[4])
                                                      0.117     4.894 f  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[4]
                         net (fo=1, routed)           1.014     5.908    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[4]
    SLICE_X91Y243        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.031 f  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           0.165     6.196    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3_n_0
    SLICE_X89Y241        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.348 f  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_2/O
                         net (fo=3, routed)           0.526     6.874    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[4]
    SLICE_X81Y248        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     7.035 f  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1/O
                         net (fo=7, routed)           0.253     7.288    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X81Y251        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     7.440 r  design_1_i/zcu104_0/inst/soc/cpu/instr_jal_i_2/O
                         net (fo=1, routed)           0.058     7.498    design_1_i/zcu104_0/inst/soc/cpu/instr_jal_i_2_n_0
    SLICE_X81Y251        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.663    11.831    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y251        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/instr_jal_reg/C
                         clock pessimism              0.175    12.006    
                         clock uncertainty           -0.130    11.876    
    SLICE_X81Y251        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.901    design_1_i/zcu104_0/inst/soc/cpu/instr_jal_reg
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 3.032ns (58.364%)  route 2.163ns (41.636%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.600ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.071     3.370 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.391    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_63
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.601 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.622    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_63
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.832 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.853    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_63
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.063 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.084    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_63
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.294 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.315    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_63
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.525 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.546    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_63
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.756 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.777    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_63
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_DOUTBDOUT[4])
                                                      0.117     4.894 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[4]
                         net (fo=1, routed)           1.014     5.908    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[4]
    SLICE_X91Y243        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.031 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           0.165     6.196    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3_n_0
    SLICE_X89Y241        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.348 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_2/O
                         net (fo=3, routed)           0.526     6.874    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[4]
    SLICE_X81Y248        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     7.035 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1/O
                         net (fo=7, routed)           0.244     7.279    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X81Y251        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.427 r  design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_reg_i_1/O
                         net (fo=1, routed)           0.067     7.494    design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_reg_i_1_n_0
    SLICE_X81Y251        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.663    11.831    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y251        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_reg_reg/C
                         clock pessimism              0.175    12.006    
                         clock uncertainty           -0.130    11.876    
    SLICE_X81Y251        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.901    design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_reg_reg
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_imm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.974ns (58.200%)  route 2.136ns (41.800%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.600ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.071     3.370 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.391    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_63
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.601 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.622    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_63
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.832 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.853    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_63
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.063 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.084    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_63
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.294 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.315    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_63
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.525 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.546    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_63
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.756 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.777    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_63
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_DOUTBDOUT[4])
                                                      0.117     4.894 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[4]
                         net (fo=1, routed)           1.014     5.908    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[4]
    SLICE_X91Y243        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.031 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           0.165     6.196    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3_n_0
    SLICE_X89Y241        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.348 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_2/O
                         net (fo=3, routed)           0.526     6.874    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[4]
    SLICE_X81Y248        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     7.035 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1/O
                         net (fo=7, routed)           0.225     7.260    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X81Y251        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     7.350 r  design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_imm_i_1/O
                         net (fo=1, routed)           0.059     7.409    design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_imm_i_1_n_0
    SLICE_X81Y251        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_imm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.663    11.831    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y251        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_imm_reg/C
                         clock pessimism              0.175    12.006    
                         clock uncertainty           -0.130    11.876    
    SLICE_X81Y251        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.901    design_1_i/zcu104_0/inst/soc/cpu/is_alu_reg_imm_reg
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/instr_auipc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 3.029ns (59.346%)  route 2.075ns (40.654%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 11.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.600ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.071     3.370 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.391    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_63
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.601 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.622    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_63
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.832 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.853    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_63
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.063 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.084    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_63
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.294 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.315    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_63
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.525 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.546    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_63
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.756 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.777    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_63
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_DOUTBDOUT[4])
                                                      0.117     4.894 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[4]
                         net (fo=1, routed)           1.014     5.908    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[4]
    SLICE_X91Y243        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.031 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           0.165     6.196    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3_n_0
    SLICE_X89Y241        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.348 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_2/O
                         net (fo=3, routed)           0.526     6.874    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[4]
    SLICE_X81Y248        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     7.035 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1/O
                         net (fo=7, routed)           0.151     7.186    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X81Y250        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     7.331 r  design_1_i/zcu104_0/inst/soc/cpu/instr_auipc_i_1/O
                         net (fo=1, routed)           0.072     7.403    design_1_i/zcu104_0/inst/soc/cpu/instr_auipc_i_1_n_0
    SLICE_X81Y250        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/instr_auipc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.675    11.843    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y250        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/instr_auipc_reg/C
                         clock pessimism              0.175    12.018    
                         clock uncertainty           -0.130    11.888    
    SLICE_X81Y250        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.913    design_1_i/zcu104_0/inst/soc/cpu/instr_auipc_reg
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/instr_jalr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 3.057ns (60.177%)  route 2.023ns (39.823%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 11.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.600ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     3.444 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.472    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_67
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.682 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.710    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_67
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.920 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.948    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_67
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.158 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.186    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_67
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.396 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.424    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_67
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.634 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.662    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_67
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.872 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.900    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_67
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     5.017 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[0]
                         net (fo=1, routed)           0.973     5.990    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[0]
    SLICE_X91Y243        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.140 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_3/O
                         net (fo=1, routed)           0.261     6.401    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_3_n_0
    SLICE_X88Y242        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.553 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_2/O
                         net (fo=3, routed)           0.359     6.912    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[0]
    SLICE_X81Y247        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     7.000 r  design_1_i/zcu104_0/inst/soc/cpu/instr_jal_i_3/O
                         net (fo=9, routed)           0.168     7.168    design_1_i/zcu104_0/inst/soc/cpu/instr_jal_i_3_n_0
    SLICE_X81Y250        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     7.313 r  design_1_i/zcu104_0/inst/soc/cpu/instr_jalr_i_1/O
                         net (fo=1, routed)           0.066     7.379    design_1_i/zcu104_0/inst/soc/cpu/instr_jalr0
    SLICE_X81Y250        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/instr_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.675    11.843    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y250        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/instr_jalr_reg/C
                         clock pessimism              0.175    12.018    
                         clock uncertainty           -0.130    11.888    
    SLICE_X81Y250        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.913    design_1_i/zcu104_0/inst/soc/cpu/instr_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.921ns (57.819%)  route 2.131ns (42.181%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 11.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.600ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     3.444 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.472    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_67
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.682 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.710    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_67
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.920 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.948    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_67
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.158 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.186    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_67
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.396 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.424    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_67
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.634 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.662    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_67
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.872 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.900    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_67
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     5.017 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[0]
                         net (fo=1, routed)           0.973     5.990    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[0]
    SLICE_X91Y243        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.140 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_3/O
                         net (fo=1, routed)           0.261     6.401    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_3_n_0
    SLICE_X88Y242        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.553 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_2/O
                         net (fo=3, routed)           0.359     6.912    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[0]
    SLICE_X81Y247        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     7.009 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_1/O
                         net (fo=1, routed)           0.342     7.351    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[0]_i_1_n_0
    SLICE_X81Y247        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.665    11.833    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y247        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[0]/C
                         clock pessimism              0.175    12.008    
                         clock uncertainty           -0.130    11.878    
    SLICE_X81Y247        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.903    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.903    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 2.884ns (57.279%)  route 2.151ns (42.721%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 11.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.600ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.071     3.370 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.391    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_63
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.601 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.622    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_63
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.832 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.853    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_63
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.063 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.084    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_63
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.294 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.315    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_63
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.525 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.546    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_63
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.756 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.777    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_63
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_DOUTBDOUT[4])
                                                      0.117     4.894 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[4]
                         net (fo=1, routed)           1.014     5.908    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[4]
    SLICE_X91Y243        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.031 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           0.165     6.196    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3_n_0
    SLICE_X89Y241        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.348 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_2/O
                         net (fo=3, routed)           0.526     6.874    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[4]
    SLICE_X81Y248        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     7.035 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1/O
                         net (fo=7, routed)           0.299     7.334    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X81Y248        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.664    11.832    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y248        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[4]/C
                         clock pessimism              0.175    12.007    
                         clock uncertainty           -0.130    11.877    
    SLICE_X81Y248        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.902    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/instr_lui_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.973ns (59.152%)  route 2.053ns (40.848%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 11.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.666ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.600ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.091     2.299    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y49         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.071     3.370 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.391    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0_n_63
    RAMB36_X3Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.601 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.622    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1_n_63
    RAMB36_X3Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.832 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.853    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2_n_63
    RAMB36_X3Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.063 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.084    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3_n_63
    RAMB36_X3Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.294 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.315    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_4_n_63
    RAMB36_X3Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.525 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.546    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_5_n_63
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.756 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.777    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_6_n_63
    RAMB36_X3Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_DOUTBDOUT[4])
                                                      0.117     4.894 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/DOUTBDOUT[4]
                         net (fo=1, routed)           1.014     5.908    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[4]
    SLICE_X91Y243        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.031 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           0.165     6.196    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_3_n_0
    SLICE_X89Y241        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.348 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_2/O
                         net (fo=3, routed)           0.526     6.874    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata[4]
    SLICE_X81Y248        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     7.035 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1/O
                         net (fo=7, routed)           0.142     7.177    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X81Y250        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     7.266 r  design_1_i/zcu104_0/inst/soc/cpu/instr_lui_i_1/O
                         net (fo=1, routed)           0.059     7.325    design_1_i/zcu104_0/inst/soc/cpu/instr_lui_i_1_n_0
    SLICE_X81Y250        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/instr_lui_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.675    11.843    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X81Y250        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/instr_lui_reg/C
                         clock pessimism              0.175    12.018    
                         clock uncertainty           -0.130    11.888    
    SLICE_X81Y250        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.913    design_1_i/zcu104_0/inst/soc/cpu/instr_lui_reg
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.787ns (55.695%)  route 2.217ns (44.305%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 11.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.666ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.600ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.005     2.213    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X3Y28         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.283 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.311    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X3Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.521 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.549    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X3Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.759 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.787    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X3Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.997 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.025    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X3Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.235 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.263    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X3Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.473 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.501    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X3Y34         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.711 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.739    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.856 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           0.925     5.781    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X92Y208        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     5.847 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_rep[0]_i_3/O
                         net (fo=2, routed)           0.221     6.068    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_rep[0]_i_3_n_0
    SLICE_X92Y209        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.103 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_7/O
                         net (fo=3, routed)           0.232     6.335    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_7_n_0
    SLICE_X89Y210        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     6.425 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.595     7.020    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X85Y218        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.169 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[26]_i_1/O
                         net (fo=1, routed)           0.048     7.217    design_1_i/zcu104_1/inst/soc/cpu/reg_out[26]_i_1_n_0
    SLICE_X85Y218        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.638    11.806    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X85Y218        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/C
                         clock pessimism              0.106    11.912    
                         clock uncertainty           -0.130    11.782    
    SLICE_X85Y218        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.807    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  4.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/iomem_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.124ns (46.269%)  route 0.144ns (53.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.702ns (routing 0.600ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.666ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.702     1.870    design_1_i/zcu104_0/inst/clk
    SLICE_X89Y238        FDRE                                         r  design_1_i/zcu104_0/inst/iomem_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y238        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.928 r  design_1_i/zcu104_0/inst/iomem_rdata_reg[23]/Q
                         net (fo=3, routed)           0.115     2.043    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[31]_1[23]
    SLICE_X89Y244        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.066     2.109 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[23]_i_1/O
                         net (fo=1, routed)           0.029     2.138    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[23]_i_1_n_0
    SLICE_X89Y244        FDSE                                         r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.978     2.186    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X89Y244        FDSE                                         r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[23]/C
                         clock pessimism             -0.114     2.072    
    SLICE_X89Y244        FDSE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.132    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/mem_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/o_write_message_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.058ns (24.576%)  route 0.178ns (75.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.643ns (routing 0.600ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.666ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.643     1.811    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X87Y219        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/mem_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y219        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.869 r  design_1_i/zcu104_1/inst/soc/cpu/mem_wdata_reg[12]/Q
                         net (fo=11, routed)          0.178     2.047    design_1_i/zcu104_1/inst/iomem_wdata[12]
    SLICE_X89Y221        FDRE                                         r  design_1_i/zcu104_1/inst/o_write_message_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.933     2.141    design_1_i/zcu104_1/inst/clk
    SLICE_X89Y221        FDRE                                         r  design_1_i/zcu104_1/inst/o_write_message_reg[12]/C
                         clock pessimism             -0.170     1.971    
    SLICE_X89Y221        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.032    design_1_i/zcu104_1/inst/o_write_message_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      1.690ns (routing 0.600ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.666ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.690     1.858    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X22Y240        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.919 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/Q
                         net (fo=1, routed)           0.065     1.984    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[39]
    SLICE_X22Y241        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.916     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X22Y241        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/C
                         clock pessimism             -0.230     1.894    
    SLICE_X22Y241        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.956    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.691ns (routing 0.600ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.666ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.691     1.859    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X24Y242        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y242        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.917 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.107     2.024    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X25Y242        SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.929     2.137    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X25Y242        SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.176     1.961    
    SLICE_X25Y242        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     1.990    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.061ns (routing 0.363ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.410ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.061     1.200    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X22Y242        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.239 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/Q
                         net (fo=1, routed)           0.058     1.297    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[33]
    SLICE_X22Y241        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.195     1.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X22Y241        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.152     1.215    
    SLICE_X22Y241        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.262    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps8_0_100M/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.093ns (28.882%)  route 0.229ns (71.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.561ns (routing 0.600ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.666ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.561     1.729    design_1_i/rst_ps8_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X67Y175        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.787 f  design_1_i/rst_ps8_0_100M/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.193     1.980    design_1_i/rst_ps8_0_100M/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X67Y183        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.015 r  design_1_i/rst_ps8_0_100M/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.036     2.051    design_1_i/rst_ps8_0_100M/U0/SEQ/pr_i_1_n_0
    SLICE_X67Y183        FDSE                                         r  design_1_i/rst_ps8_0_100M/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.851     2.059    design_1_i/rst_ps8_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X67Y183        FDSE                                         r  design_1_i/rst_ps8_0_100M/U0/SEQ/pr_reg/C
                         clock pessimism             -0.106     1.953    
    SLICE_X67Y183        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.013    design_1_i/rst_ps8_0_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/cpu_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/latched_store_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.095ns (49.479%)  route 0.097ns (50.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.702ns (routing 0.600ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.666ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.702     1.870    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X97Y213        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/cpu_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y213        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.929 r  design_1_i/zcu104_1/inst/soc/cpu/cpu_state_reg[2]/Q
                         net (fo=64, routed)          0.073     2.002    design_1_i/zcu104_1/inst/soc/cpu/cpu_state_reg_n_0_[2]
    SLICE_X95Y213        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.038 r  design_1_i/zcu104_1/inst/soc/cpu/latched_store_i_1/O
                         net (fo=1, routed)           0.024     2.062    design_1_i/zcu104_1/inst/soc/cpu/latched_store_i_1_n_0
    SLICE_X95Y213        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_store_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.932     2.140    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X95Y213        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_store_reg/C
                         clock pessimism             -0.178     1.962    
    SLICE_X95Y213        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.022    design_1_i/zcu104_1/inst/soc/cpu/latched_store_reg
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/mem_wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/o_write_message_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.059ns (27.570%)  route 0.155ns (72.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.683ns (routing 0.600ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.666ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.683     1.851    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X91Y217        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/mem_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y217        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.910 r  design_1_i/zcu104_1/inst/soc/cpu/mem_wdata_reg[15]/Q
                         net (fo=11, routed)          0.155     2.065    design_1_i/zcu104_1/inst/iomem_wdata[15]
    SLICE_X89Y221        FDRE                                         r  design_1_i/zcu104_1/inst/o_write_message_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.933     2.141    design_1_i/zcu104_1/inst/clk
    SLICE_X89Y221        FDRE                                         r  design_1_i/zcu104_1/inst/o_write_message_reg[15]/C
                         clock pessimism             -0.178     1.963    
    SLICE_X89Y221        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.025    design_1_i/zcu104_1/inst/o_write_message_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.053ns (42.742%)  route 0.071ns (57.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.936ns (routing 0.363ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.410ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        0.936     1.075    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X53Y120        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.114 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.055     1.169    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[2]
    SLICE_X52Y120        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.016     1.199    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X52Y120        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.050     1.222    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X52Y120        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism             -0.110     1.112    
    SLICE_X52Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.158    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/reg_op1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_op1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.080ns (38.647%)  route 0.127ns (61.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.689ns (routing 0.600ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.666ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.689     1.857    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X93Y221        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_op1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y221        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.915 r  design_1_i/zcu104_1/inst/soc/cpu/reg_op1_reg[22]/Q
                         net (fo=16, routed)          0.103     2.018    design_1_i/zcu104_1/inst/soc/cpu/reg_op1_reg_n_0_[22]
    SLICE_X92Y221        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     2.040 r  design_1_i/zcu104_1/inst/soc/cpu/reg_op1[26]_i_1/O
                         net (fo=1, routed)           0.024     2.064    design_1_i/zcu104_1/inst/soc/cpu/reg_op1[26]_i_1_n_0
    SLICE_X92Y221        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_op1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.933     2.141    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X92Y221        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_op1_reg[26]/C
                         clock pessimism             -0.178     1.963    
    SLICE_X92Y221        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.023    design_1_i/zcu104_1/inst/soc/cpu/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y41  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y41  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y31  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y31  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y31  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y31  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y49  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y49  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y40  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y50  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y48  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y41  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y41  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y41  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y31  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CLKARDCLK



