ARM GAS  /tmp/cctQVz7n.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"stm32f1xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	2
  21              		.global	HAL_MspInit
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB64:
  27              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   9:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f1xx_hal_msp.c ****   *
  14:Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2019 STMicroelectronics International N.V. 
  15:Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  16:Src/stm32f1xx_hal_msp.c ****   *
  17:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without 
  18:Src/stm32f1xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  19:Src/stm32f1xx_hal_msp.c ****   *
  20:Src/stm32f1xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  21:Src/stm32f1xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  22:Src/stm32f1xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:Src/stm32f1xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  24:Src/stm32f1xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  25:Src/stm32f1xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  26:Src/stm32f1xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products 
  27:Src/stm32f1xx_hal_msp.c ****   *    derived from this software without specific written permission.
  28:Src/stm32f1xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this 
  29:Src/stm32f1xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  30:Src/stm32f1xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  31:Src/stm32f1xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under 
ARM GAS  /tmp/cctQVz7n.s 			page 2


  32:Src/stm32f1xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under 
  33:Src/stm32f1xx_hal_msp.c ****   *    this license. 
  34:Src/stm32f1xx_hal_msp.c ****   *
  35:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  36:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  37:Src/stm32f1xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  38:Src/stm32f1xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  39:Src/stm32f1xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  40:Src/stm32f1xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  41:Src/stm32f1xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  42:Src/stm32f1xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  43:Src/stm32f1xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  44:Src/stm32f1xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  45:Src/stm32f1xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  46:Src/stm32f1xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  47:Src/stm32f1xx_hal_msp.c ****   *
  48:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  49:Src/stm32f1xx_hal_msp.c ****   */
  50:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  51:Src/stm32f1xx_hal_msp.c **** 
  52:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  53:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  55:Src/stm32f1xx_hal_msp.c **** 
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  57:Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  58:Src/stm32f1xx_hal_msp.c **** 
  59:Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  60:Src/stm32f1xx_hal_msp.c **** 
  61:Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  62:Src/stm32f1xx_hal_msp.c **** 
  63:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  64:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  65:Src/stm32f1xx_hal_msp.c **** 
  66:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  69:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  70:Src/stm32f1xx_hal_msp.c ****  
  71:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  74:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  77:Src/stm32f1xx_hal_msp.c **** 
  78:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  79:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  82:Src/stm32f1xx_hal_msp.c **** 
  83:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  84:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  85:Src/stm32f1xx_hal_msp.c **** 
  86:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  87:Src/stm32f1xx_hal_msp.c **** 
  88:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
ARM GAS  /tmp/cctQVz7n.s 			page 3


  89:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  90:Src/stm32f1xx_hal_msp.c **** 
  91:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  92:Src/stm32f1xx_hal_msp.c **** 
  93:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  94:Src/stm32f1xx_hal_msp.c **** 
  95:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  96:Src/stm32f1xx_hal_msp.c ****                         
  97:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  98:Src/stm32f1xx_hal_msp.c ****                                         /**
  99:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
 100:Src/stm32f1xx_hal_msp.c ****   */
 101:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
 102:Src/stm32f1xx_hal_msp.c **** {
  28              		.loc 1 102 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39              	.LBB2:
 103:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
 104:Src/stm32f1xx_hal_msp.c **** 
 105:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
 106:Src/stm32f1xx_hal_msp.c **** 
 107:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  40              		.loc 1 107 0
  41 0004 114B     		ldr	r3, .L3
  42 0006 9A69     		ldr	r2, [r3, #24]
  43 0008 42F00102 		orr	r2, r2, #1
  44 000c 9A61     		str	r2, [r3, #24]
  45 000e 9A69     		ldr	r2, [r3, #24]
  46 0010 02F00102 		and	r2, r2, #1
  47 0014 0092     		str	r2, [sp]
  48 0016 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              	.LBB3:
 108:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 108 0
  52 0018 DA69     		ldr	r2, [r3, #28]
  53 001a 42F08052 		orr	r2, r2, #268435456
  54 001e DA61     		str	r2, [r3, #28]
  55 0020 DB69     		ldr	r3, [r3, #28]
  56 0022 03F08053 		and	r3, r3, #268435456
  57 0026 0193     		str	r3, [sp, #4]
  58 0028 019B     		ldr	r3, [sp, #4]
  59              	.LBE3:
 109:Src/stm32f1xx_hal_msp.c **** 
 110:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
 111:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
 112:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  60              		.loc 1 112 0
ARM GAS  /tmp/cctQVz7n.s 			page 4


  61 002a 0022     		movs	r2, #0
  62 002c 0F21     		movs	r1, #15
  63 002e 6FF00100 		mvn	r0, #1
  64 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65              	.LVL0:
  66              	.LBB4:
 113:Src/stm32f1xx_hal_msp.c **** 
 114:Src/stm32f1xx_hal_msp.c ****   /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
 115:Src/stm32f1xx_hal_msp.c ****   */
 116:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  67              		.loc 1 116 0
  68 0036 064A     		ldr	r2, .L3+4
  69 0038 5368     		ldr	r3, [r2, #4]
  70              	.LVL1:
  71 003a 23F0E063 		bic	r3, r3, #117440512
  72              	.LVL2:
  73 003e 43F00073 		orr	r3, r3, #33554432
  74              	.LVL3:
  75 0042 5360     		str	r3, [r2, #4]
  76              	.LBE4:
 117:Src/stm32f1xx_hal_msp.c **** 
 118:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 119:Src/stm32f1xx_hal_msp.c **** 
 120:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 121:Src/stm32f1xx_hal_msp.c **** }
  77              		.loc 1 121 0
  78 0044 03B0     		add	sp, sp, #12
  79              	.LCFI2:
  80              		.cfi_def_cfa_offset 4
  81              		@ sp needed
  82 0046 5DF804FB 		ldr	pc, [sp], #4
  83              	.L4:
  84 004a 00BF     		.align	2
  85              	.L3:
  86 004c 00100240 		.word	1073876992
  87 0050 00000140 		.word	1073807360
  88              		.cfi_endproc
  89              	.LFE64:
  91              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  92              		.align	2
  93              		.global	HAL_ADC_MspInit
  94              		.thumb
  95              		.thumb_func
  97              	HAL_ADC_MspInit:
  98              	.LFB65:
 122:Src/stm32f1xx_hal_msp.c **** 
 123:Src/stm32f1xx_hal_msp.c **** /**
 124:Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
 125:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 126:Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 127:Src/stm32f1xx_hal_msp.c **** * @retval None
 128:Src/stm32f1xx_hal_msp.c **** */
 129:Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 130:Src/stm32f1xx_hal_msp.c **** {
  99              		.loc 1 130 0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /tmp/cctQVz7n.s 			page 5


 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              	.LVL4:
 104 0000 10B5     		push	{r4, lr}
 105              	.LCFI3:
 106              		.cfi_def_cfa_offset 8
 107              		.cfi_offset 4, -8
 108              		.cfi_offset 14, -4
 109 0002 86B0     		sub	sp, sp, #24
 110              	.LCFI4:
 111              		.cfi_def_cfa_offset 32
 131:Src/stm32f1xx_hal_msp.c **** 
 132:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 112              		.loc 1 132 0
 113 0004 0023     		movs	r3, #0
 114 0006 0293     		str	r3, [sp, #8]
 115 0008 0393     		str	r3, [sp, #12]
 116 000a 0493     		str	r3, [sp, #16]
 117 000c 0593     		str	r3, [sp, #20]
 133:Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 118              		.loc 1 133 0
 119 000e 0268     		ldr	r2, [r0]
 120 0010 1D4B     		ldr	r3, .L9
 121 0012 9A42     		cmp	r2, r3
 122 0014 35D1     		bne	.L5
 123 0016 0446     		mov	r4, r0
 124              	.LBB5:
 134:Src/stm32f1xx_hal_msp.c ****   {
 135:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 136:Src/stm32f1xx_hal_msp.c **** 
 137:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 138:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 125              		.loc 1 139 0
 126 0018 03F56C43 		add	r3, r3, #60416
 127 001c 9A69     		ldr	r2, [r3, #24]
 128 001e 42F40072 		orr	r2, r2, #512
 129 0022 9A61     		str	r2, [r3, #24]
 130 0024 9A69     		ldr	r2, [r3, #24]
 131 0026 02F40072 		and	r2, r2, #512
 132 002a 0092     		str	r2, [sp]
 133 002c 009A     		ldr	r2, [sp]
 134              	.LBE5:
 135              	.LBB6:
 140:Src/stm32f1xx_hal_msp.c ****   
 141:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 136              		.loc 1 141 0
 137 002e 9A69     		ldr	r2, [r3, #24]
 138 0030 42F00402 		orr	r2, r2, #4
 139 0034 9A61     		str	r2, [r3, #24]
 140 0036 9B69     		ldr	r3, [r3, #24]
 141 0038 03F00403 		and	r3, r3, #4
 142 003c 0193     		str	r3, [sp, #4]
 143 003e 019B     		ldr	r3, [sp, #4]
 144              	.LBE6:
 142:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 143:Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 144:Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC1_IN2
ARM GAS  /tmp/cctQVz7n.s 			page 6


 145:Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 146:Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7 
 147:Src/stm32f1xx_hal_msp.c ****     */
 148:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = Supply_5V_Pin|Battery_current_sensor_Pin|spare_current_sensor_Pin|Supply_
 145              		.loc 1 148 0
 146 0040 9523     		movs	r3, #149
 147 0042 0293     		str	r3, [sp, #8]
 149:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 148              		.loc 1 149 0
 149 0044 0323     		movs	r3, #3
 150 0046 0393     		str	r3, [sp, #12]
 150:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 151              		.loc 1 150 0
 152 0048 02A9     		add	r1, sp, #8
 153 004a 1048     		ldr	r0, .L9+4
 154              	.LVL5:
 155 004c FFF7FEFF 		bl	HAL_GPIO_Init
 156              	.LVL6:
 151:Src/stm32f1xx_hal_msp.c **** 
 152:Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 153:Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 154:Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 157              		.loc 1 154 0
 158 0050 0F48     		ldr	r0, .L9+8
 159 0052 104B     		ldr	r3, .L9+12
 160 0054 0360     		str	r3, [r0]
 155:Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 161              		.loc 1 155 0
 162 0056 0023     		movs	r3, #0
 163 0058 4360     		str	r3, [r0, #4]
 156:Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 164              		.loc 1 156 0
 165 005a 8360     		str	r3, [r0, #8]
 157:Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 166              		.loc 1 157 0
 167 005c 8022     		movs	r2, #128
 168 005e C260     		str	r2, [r0, #12]
 158:Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 169              		.loc 1 158 0
 170 0060 4FF48072 		mov	r2, #256
 171 0064 0261     		str	r2, [r0, #16]
 159:Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 172              		.loc 1 159 0
 173 0066 4FF48062 		mov	r2, #1024
 174 006a 4261     		str	r2, [r0, #20]
 160:Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 175              		.loc 1 160 0
 176 006c 2022     		movs	r2, #32
 177 006e 8261     		str	r2, [r0, #24]
 161:Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 178              		.loc 1 161 0
 179 0070 C361     		str	r3, [r0, #28]
 162:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 180              		.loc 1 162 0
 181 0072 FFF7FEFF 		bl	HAL_DMA_Init
 182              	.LVL7:
 183 0076 08B1     		cbz	r0, .L7
ARM GAS  /tmp/cctQVz7n.s 			page 7


 163:Src/stm32f1xx_hal_msp.c ****     {
 164:Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 184              		.loc 1 164 0
 185 0078 FFF7FEFF 		bl	Error_Handler
 186              	.LVL8:
 187              	.L7:
 165:Src/stm32f1xx_hal_msp.c ****     }
 166:Src/stm32f1xx_hal_msp.c **** 
 167:Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 188              		.loc 1 167 0
 189 007c 044B     		ldr	r3, .L9+8
 190 007e 2362     		str	r3, [r4, #32]
 191 0080 5C62     		str	r4, [r3, #36]
 192              	.LVL9:
 193              	.L5:
 168:Src/stm32f1xx_hal_msp.c **** 
 169:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 170:Src/stm32f1xx_hal_msp.c **** 
 171:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 172:Src/stm32f1xx_hal_msp.c ****   }
 173:Src/stm32f1xx_hal_msp.c **** 
 174:Src/stm32f1xx_hal_msp.c **** }
 194              		.loc 1 174 0
 195 0082 06B0     		add	sp, sp, #24
 196              	.LCFI5:
 197              		.cfi_def_cfa_offset 8
 198              		@ sp needed
 199 0084 10BD     		pop	{r4, pc}
 200              	.L10:
 201 0086 00BF     		.align	2
 202              	.L9:
 203 0088 00240140 		.word	1073816576
 204 008c 00080140 		.word	1073809408
 205 0090 00000000 		.word	hdma_adc1
 206 0094 08000240 		.word	1073872904
 207              		.cfi_endproc
 208              	.LFE65:
 210              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 211              		.align	2
 212              		.global	HAL_ADC_MspDeInit
 213              		.thumb
 214              		.thumb_func
 216              	HAL_ADC_MspDeInit:
 217              	.LFB66:
 175:Src/stm32f1xx_hal_msp.c **** 
 176:Src/stm32f1xx_hal_msp.c **** /**
 177:Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 178:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 179:Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 180:Src/stm32f1xx_hal_msp.c **** * @retval None
 181:Src/stm32f1xx_hal_msp.c **** */
 182:Src/stm32f1xx_hal_msp.c **** 
 183:Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 184:Src/stm32f1xx_hal_msp.c **** {
 218              		.loc 1 184 0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cctQVz7n.s 			page 8


 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              	.LVL10:
 185:Src/stm32f1xx_hal_msp.c **** 
 186:Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 223              		.loc 1 186 0
 224 0000 0268     		ldr	r2, [r0]
 225 0002 094B     		ldr	r3, .L15
 226 0004 9A42     		cmp	r2, r3
 227 0006 0ED1     		bne	.L14
 184:Src/stm32f1xx_hal_msp.c **** 
 228              		.loc 1 184 0
 229 0008 10B5     		push	{r4, lr}
 230              	.LCFI6:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 4, -8
 233              		.cfi_offset 14, -4
 234 000a 0446     		mov	r4, r0
 187:Src/stm32f1xx_hal_msp.c ****   {
 188:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 189:Src/stm32f1xx_hal_msp.c **** 
 190:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 191:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 192:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 235              		.loc 1 192 0
 236 000c 074A     		ldr	r2, .L15+4
 237 000e 9369     		ldr	r3, [r2, #24]
 238 0010 23F40073 		bic	r3, r3, #512
 239 0014 9361     		str	r3, [r2, #24]
 193:Src/stm32f1xx_hal_msp.c ****   
 194:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 195:Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 196:Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 197:Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 198:Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7 
 199:Src/stm32f1xx_hal_msp.c ****     */
 200:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, Supply_5V_Pin|Battery_current_sensor_Pin|spare_current_sensor_Pin|Supply
 240              		.loc 1 200 0
 241 0016 9521     		movs	r1, #149
 242 0018 0548     		ldr	r0, .L15+8
 243              	.LVL11:
 244 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL12:
 201:Src/stm32f1xx_hal_msp.c **** 
 202:Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 203:Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 246              		.loc 1 203 0
 247 001e 206A     		ldr	r0, [r4, #32]
 248 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 249              	.LVL13:
 250 0024 10BD     		pop	{r4, pc}
 251              	.LVL14:
 252              	.L14:
 253              	.LCFI7:
 254              		.cfi_def_cfa_offset 0
 255              		.cfi_restore 4
 256              		.cfi_restore 14
 257 0026 7047     		bx	lr
ARM GAS  /tmp/cctQVz7n.s 			page 9


 258              	.L16:
 259              		.align	2
 260              	.L15:
 261 0028 00240140 		.word	1073816576
 262 002c 00100240 		.word	1073876992
 263 0030 00080140 		.word	1073809408
 264              		.cfi_endproc
 265              	.LFE66:
 267              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 268              		.align	2
 269              		.global	HAL_CAN_MspInit
 270              		.thumb
 271              		.thumb_func
 273              	HAL_CAN_MspInit:
 274              	.LFB67:
 204:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 205:Src/stm32f1xx_hal_msp.c **** 
 206:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 207:Src/stm32f1xx_hal_msp.c ****   }
 208:Src/stm32f1xx_hal_msp.c **** 
 209:Src/stm32f1xx_hal_msp.c **** }
 210:Src/stm32f1xx_hal_msp.c **** 
 211:Src/stm32f1xx_hal_msp.c **** /**
 212:Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
 213:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 214:Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 215:Src/stm32f1xx_hal_msp.c **** * @retval None
 216:Src/stm32f1xx_hal_msp.c **** */
 217:Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 218:Src/stm32f1xx_hal_msp.c **** {
 275              		.loc 1 218 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 24
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              	.LVL15:
 280 0000 30B5     		push	{r4, r5, lr}
 281              	.LCFI8:
 282              		.cfi_def_cfa_offset 12
 283              		.cfi_offset 4, -12
 284              		.cfi_offset 5, -8
 285              		.cfi_offset 14, -4
 286 0002 87B0     		sub	sp, sp, #28
 287              	.LCFI9:
 288              		.cfi_def_cfa_offset 40
 219:Src/stm32f1xx_hal_msp.c **** 
 220:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 289              		.loc 1 220 0
 290 0004 0023     		movs	r3, #0
 291 0006 0293     		str	r3, [sp, #8]
 292 0008 0393     		str	r3, [sp, #12]
 293 000a 0493     		str	r3, [sp, #16]
 294 000c 0593     		str	r3, [sp, #20]
 221:Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 295              		.loc 1 221 0
 296 000e 0268     		ldr	r2, [r0]
 297 0010 224B     		ldr	r3, .L20
 298 0012 9A42     		cmp	r2, r3
ARM GAS  /tmp/cctQVz7n.s 			page 10


 299 0014 40D1     		bne	.L17
 300              	.LBB7:
 222:Src/stm32f1xx_hal_msp.c ****   {
 223:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 224:Src/stm32f1xx_hal_msp.c **** 
 225:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 226:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 227:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 301              		.loc 1 227 0
 302 0016 03F5D633 		add	r3, r3, #109568
 303 001a DA69     		ldr	r2, [r3, #28]
 304 001c 42F00072 		orr	r2, r2, #33554432
 305 0020 DA61     		str	r2, [r3, #28]
 306 0022 DA69     		ldr	r2, [r3, #28]
 307 0024 02F00072 		and	r2, r2, #33554432
 308 0028 0092     		str	r2, [sp]
 309 002a 009A     		ldr	r2, [sp]
 310              	.LBE7:
 311              	.LBB8:
 228:Src/stm32f1xx_hal_msp.c ****   
 229:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 312              		.loc 1 229 0
 313 002c 9A69     		ldr	r2, [r3, #24]
 314 002e 42F00402 		orr	r2, r2, #4
 315 0032 9A61     		str	r2, [r3, #24]
 316 0034 9B69     		ldr	r3, [r3, #24]
 317 0036 03F00403 		and	r3, r3, #4
 318 003a 0193     		str	r3, [sp, #4]
 319 003c 019B     		ldr	r3, [sp, #4]
 320              	.LBE8:
 230:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 231:Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 232:Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX 
 233:Src/stm32f1xx_hal_msp.c ****     */
 234:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 321              		.loc 1 234 0
 322 003e 06AC     		add	r4, sp, #24
 323 0040 4FF40063 		mov	r3, #2048
 324 0044 44F8103D 		str	r3, [r4, #-16]!
 235:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 236:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 237:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 325              		.loc 1 237 0
 326 0048 154D     		ldr	r5, .L20+4
 327 004a 2146     		mov	r1, r4
 328 004c 2846     		mov	r0, r5
 329              	.LVL16:
 330 004e FFF7FEFF 		bl	HAL_GPIO_Init
 331              	.LVL17:
 238:Src/stm32f1xx_hal_msp.c **** 
 239:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 332              		.loc 1 239 0
 333 0052 4FF48053 		mov	r3, #4096
 334 0056 0293     		str	r3, [sp, #8]
 240:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 335              		.loc 1 240 0
 336 0058 0223     		movs	r3, #2
ARM GAS  /tmp/cctQVz7n.s 			page 11


 337 005a 0393     		str	r3, [sp, #12]
 241:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 338              		.loc 1 241 0
 339 005c 0323     		movs	r3, #3
 340 005e 0593     		str	r3, [sp, #20]
 242:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 341              		.loc 1 242 0
 342 0060 2146     		mov	r1, r4
 343 0062 2846     		mov	r0, r5
 344 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 345              	.LVL18:
 243:Src/stm32f1xx_hal_msp.c **** 
 244:Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 245:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 6, 0);
 346              		.loc 1 245 0
 347 0068 0022     		movs	r2, #0
 348 006a 0621     		movs	r1, #6
 349 006c 1320     		movs	r0, #19
 350 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 351              	.LVL19:
 246:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 352              		.loc 1 246 0
 353 0072 1320     		movs	r0, #19
 354 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 355              	.LVL20:
 247:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 6, 0);
 356              		.loc 1 247 0
 357 0078 0022     		movs	r2, #0
 358 007a 0621     		movs	r1, #6
 359 007c 1420     		movs	r0, #20
 360 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 361              	.LVL21:
 248:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 362              		.loc 1 248 0
 363 0082 1420     		movs	r0, #20
 364 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 365              	.LVL22:
 249:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 6, 0);
 366              		.loc 1 249 0
 367 0088 0022     		movs	r2, #0
 368 008a 0621     		movs	r1, #6
 369 008c 1520     		movs	r0, #21
 370 008e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 371              	.LVL23:
 250:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 372              		.loc 1 250 0
 373 0092 1520     		movs	r0, #21
 374 0094 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 375              	.LVL24:
 376              	.L17:
 251:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 252:Src/stm32f1xx_hal_msp.c **** 
 253:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 254:Src/stm32f1xx_hal_msp.c ****   }
 255:Src/stm32f1xx_hal_msp.c **** 
 256:Src/stm32f1xx_hal_msp.c **** }
 377              		.loc 1 256 0
ARM GAS  /tmp/cctQVz7n.s 			page 12


 378 0098 07B0     		add	sp, sp, #28
 379              	.LCFI10:
 380              		.cfi_def_cfa_offset 12
 381              		@ sp needed
 382 009a 30BD     		pop	{r4, r5, pc}
 383              	.L21:
 384              		.align	2
 385              	.L20:
 386 009c 00640040 		.word	1073767424
 387 00a0 00080140 		.word	1073809408
 388              		.cfi_endproc
 389              	.LFE67:
 391              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 392              		.align	2
 393              		.global	HAL_CAN_MspDeInit
 394              		.thumb
 395              		.thumb_func
 397              	HAL_CAN_MspDeInit:
 398              	.LFB68:
 257:Src/stm32f1xx_hal_msp.c **** 
 258:Src/stm32f1xx_hal_msp.c **** /**
 259:Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 260:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 261:Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 262:Src/stm32f1xx_hal_msp.c **** * @retval None
 263:Src/stm32f1xx_hal_msp.c **** */
 264:Src/stm32f1xx_hal_msp.c **** 
 265:Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 266:Src/stm32f1xx_hal_msp.c **** {
 399              		.loc 1 266 0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              	.LVL25:
 404 0000 08B5     		push	{r3, lr}
 405              	.LCFI11:
 406              		.cfi_def_cfa_offset 8
 407              		.cfi_offset 3, -8
 408              		.cfi_offset 14, -4
 267:Src/stm32f1xx_hal_msp.c **** 
 268:Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 409              		.loc 1 268 0
 410 0002 0268     		ldr	r2, [r0]
 411 0004 0B4B     		ldr	r3, .L25
 412 0006 9A42     		cmp	r2, r3
 413 0008 12D1     		bne	.L22
 269:Src/stm32f1xx_hal_msp.c ****   {
 270:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 271:Src/stm32f1xx_hal_msp.c **** 
 272:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 273:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 274:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 414              		.loc 1 274 0
 415 000a 0B4A     		ldr	r2, .L25+4
 416 000c D369     		ldr	r3, [r2, #28]
 417 000e 23F00073 		bic	r3, r3, #33554432
 418 0012 D361     		str	r3, [r2, #28]
ARM GAS  /tmp/cctQVz7n.s 			page 13


 275:Src/stm32f1xx_hal_msp.c ****   
 276:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 277:Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 278:Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX 
 279:Src/stm32f1xx_hal_msp.c ****     */
 280:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 419              		.loc 1 280 0
 420 0014 4FF4C051 		mov	r1, #6144
 421 0018 0848     		ldr	r0, .L25+8
 422              	.LVL26:
 423 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 424              	.LVL27:
 281:Src/stm32f1xx_hal_msp.c **** 
 282:Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 283:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_HP_CAN1_TX_IRQn);
 425              		.loc 1 283 0
 426 001e 1320     		movs	r0, #19
 427 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 428              	.LVL28:
 284:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 429              		.loc 1 284 0
 430 0024 1420     		movs	r0, #20
 431 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 432              	.LVL29:
 285:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 433              		.loc 1 285 0
 434 002a 1520     		movs	r0, #21
 435 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 436              	.LVL30:
 437              	.L22:
 438 0030 08BD     		pop	{r3, pc}
 439              	.L26:
 440 0032 00BF     		.align	2
 441              	.L25:
 442 0034 00640040 		.word	1073767424
 443 0038 00100240 		.word	1073876992
 444 003c 00080140 		.word	1073809408
 445              		.cfi_endproc
 446              	.LFE68:
 448              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 449              		.align	2
 450              		.global	HAL_TIM_Base_MspInit
 451              		.thumb
 452              		.thumb_func
 454              	HAL_TIM_Base_MspInit:
 455              	.LFB69:
 286:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 287:Src/stm32f1xx_hal_msp.c **** 
 288:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 289:Src/stm32f1xx_hal_msp.c ****   }
 290:Src/stm32f1xx_hal_msp.c **** 
 291:Src/stm32f1xx_hal_msp.c **** }
 292:Src/stm32f1xx_hal_msp.c **** 
 293:Src/stm32f1xx_hal_msp.c **** /**
 294:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 295:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 296:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  /tmp/cctQVz7n.s 			page 14


 297:Src/stm32f1xx_hal_msp.c **** * @retval None
 298:Src/stm32f1xx_hal_msp.c **** */
 299:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 300:Src/stm32f1xx_hal_msp.c **** {
 456              		.loc 1 300 0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 16
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460              		@ link register save eliminated.
 461              	.LVL31:
 462 0000 84B0     		sub	sp, sp, #16
 463              	.LCFI12:
 464              		.cfi_def_cfa_offset 16
 301:Src/stm32f1xx_hal_msp.c **** 
 302:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 465              		.loc 1 302 0
 466 0002 0368     		ldr	r3, [r0]
 467 0004 154A     		ldr	r2, .L32
 468 0006 9342     		cmp	r3, r2
 469 0008 0AD1     		bne	.L28
 470              	.LBB9:
 303:Src/stm32f1xx_hal_msp.c ****   {
 304:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 305:Src/stm32f1xx_hal_msp.c **** 
 306:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 307:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 308:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 471              		.loc 1 308 0
 472 000a 154B     		ldr	r3, .L32+4
 473 000c 9A69     		ldr	r2, [r3, #24]
 474 000e 42F40062 		orr	r2, r2, #2048
 475 0012 9A61     		str	r2, [r3, #24]
 476 0014 9B69     		ldr	r3, [r3, #24]
 477 0016 03F40063 		and	r3, r3, #2048
 478 001a 0193     		str	r3, [sp, #4]
 479 001c 019B     		ldr	r3, [sp, #4]
 480              	.LBE9:
 481 001e 1AE0     		b	.L27
 482              	.L28:
 309:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 310:Src/stm32f1xx_hal_msp.c **** 
 311:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 312:Src/stm32f1xx_hal_msp.c ****   }
 313:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 483              		.loc 1 313 0
 484 0020 104A     		ldr	r2, .L32+8
 485 0022 9342     		cmp	r3, r2
 486 0024 0AD1     		bne	.L30
 487              	.LBB10:
 314:Src/stm32f1xx_hal_msp.c ****   {
 315:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 316:Src/stm32f1xx_hal_msp.c **** 
 317:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 318:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 319:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 488              		.loc 1 319 0
 489 0026 0E4B     		ldr	r3, .L32+4
ARM GAS  /tmp/cctQVz7n.s 			page 15


 490 0028 DA69     		ldr	r2, [r3, #28]
 491 002a 42F00202 		orr	r2, r2, #2
 492 002e DA61     		str	r2, [r3, #28]
 493 0030 DB69     		ldr	r3, [r3, #28]
 494 0032 03F00203 		and	r3, r3, #2
 495 0036 0293     		str	r3, [sp, #8]
 496 0038 029B     		ldr	r3, [sp, #8]
 497              	.LBE10:
 498 003a 0CE0     		b	.L27
 499              	.L30:
 320:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 321:Src/stm32f1xx_hal_msp.c **** 
 322:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 323:Src/stm32f1xx_hal_msp.c ****   }
 324:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 500              		.loc 1 324 0
 501 003c 0A4A     		ldr	r2, .L32+12
 502 003e 9342     		cmp	r3, r2
 503 0040 09D1     		bne	.L27
 504              	.LBB11:
 325:Src/stm32f1xx_hal_msp.c ****   {
 326:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 327:Src/stm32f1xx_hal_msp.c **** 
 328:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 329:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 330:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 505              		.loc 1 330 0
 506 0042 074B     		ldr	r3, .L32+4
 507 0044 DA69     		ldr	r2, [r3, #28]
 508 0046 42F00402 		orr	r2, r2, #4
 509 004a DA61     		str	r2, [r3, #28]
 510 004c DB69     		ldr	r3, [r3, #28]
 511 004e 03F00403 		and	r3, r3, #4
 512 0052 0393     		str	r3, [sp, #12]
 513 0054 039B     		ldr	r3, [sp, #12]
 514              	.L27:
 515              	.LBE11:
 331:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 332:Src/stm32f1xx_hal_msp.c **** 
 333:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 334:Src/stm32f1xx_hal_msp.c ****   }
 335:Src/stm32f1xx_hal_msp.c **** 
 336:Src/stm32f1xx_hal_msp.c **** }
 516              		.loc 1 336 0
 517 0056 04B0     		add	sp, sp, #16
 518              	.LCFI13:
 519              		.cfi_def_cfa_offset 0
 520              		@ sp needed
 521 0058 7047     		bx	lr
 522              	.L33:
 523 005a 00BF     		.align	2
 524              	.L32:
 525 005c 002C0140 		.word	1073818624
 526 0060 00100240 		.word	1073876992
 527 0064 00040040 		.word	1073742848
 528 0068 00080040 		.word	1073743872
 529              		.cfi_endproc
ARM GAS  /tmp/cctQVz7n.s 			page 16


 530              	.LFE69:
 532              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 533              		.align	2
 534              		.global	HAL_TIM_MspPostInit
 535              		.thumb
 536              		.thumb_func
 538              	HAL_TIM_MspPostInit:
 539              	.LFB70:
 337:Src/stm32f1xx_hal_msp.c **** 
 338:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 339:Src/stm32f1xx_hal_msp.c **** {
 540              		.loc 1 339 0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 24
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              	.LVL32:
 545 0000 00B5     		push	{lr}
 546              	.LCFI14:
 547              		.cfi_def_cfa_offset 4
 548              		.cfi_offset 14, -4
 549 0002 87B0     		sub	sp, sp, #28
 550              	.LCFI15:
 551              		.cfi_def_cfa_offset 32
 340:Src/stm32f1xx_hal_msp.c **** 
 341:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 552              		.loc 1 341 0
 553 0004 0023     		movs	r3, #0
 554 0006 0293     		str	r3, [sp, #8]
 555 0008 0393     		str	r3, [sp, #12]
 556 000a 0493     		str	r3, [sp, #16]
 557 000c 0593     		str	r3, [sp, #20]
 342:Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
 558              		.loc 1 342 0
 559 000e 0368     		ldr	r3, [r0]
 560 0010 1C4A     		ldr	r2, .L38
 561 0012 9342     		cmp	r3, r2
 562 0014 1CD1     		bne	.L35
 563              	.LBB12:
 343:Src/stm32f1xx_hal_msp.c ****   {
 344:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 345:Src/stm32f1xx_hal_msp.c **** 
 346:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 347:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 564              		.loc 1 347 0
 565 0016 1C4B     		ldr	r3, .L38+4
 566 0018 9A69     		ldr	r2, [r3, #24]
 567 001a 42F00802 		orr	r2, r2, #8
 568 001e 9A61     		str	r2, [r3, #24]
 569 0020 9B69     		ldr	r3, [r3, #24]
 570 0022 03F00803 		and	r3, r3, #8
 571 0026 0093     		str	r3, [sp]
 572 0028 009B     		ldr	r3, [sp]
 573              	.LBE12:
 348:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 349:Src/stm32f1xx_hal_msp.c ****     PB5     ------> TIM3_CH2 
 350:Src/stm32f1xx_hal_msp.c ****     */
 351:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = coil__2_drive__U25_2_Pin;
ARM GAS  /tmp/cctQVz7n.s 			page 17


 574              		.loc 1 351 0
 575 002a 2023     		movs	r3, #32
 576 002c 0293     		str	r3, [sp, #8]
 352:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 577              		.loc 1 352 0
 578 002e 0223     		movs	r3, #2
 579 0030 0393     		str	r3, [sp, #12]
 353:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 580              		.loc 1 353 0
 581 0032 0593     		str	r3, [sp, #20]
 354:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(coil__2_drive__U25_2_GPIO_Port, &GPIO_InitStruct);
 582              		.loc 1 354 0
 583 0034 02A9     		add	r1, sp, #8
 584 0036 1548     		ldr	r0, .L38+8
 585              	.LVL33:
 586 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 587              	.LVL34:
 588              	.LBB13:
 355:Src/stm32f1xx_hal_msp.c **** 
 356:Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM3_PARTIAL();
 589              		.loc 1 356 0
 590 003c 144A     		ldr	r2, .L38+12
 591 003e 5368     		ldr	r3, [r2, #4]
 592              	.LVL35:
 593 0040 23F44063 		bic	r3, r3, #3072
 594              	.LVL36:
 595 0044 43F0E063 		orr	r3, r3, #117440512
 596              	.LVL37:
 597 0048 43F40063 		orr	r3, r3, #2048
 598              	.LVL38:
 599 004c 5360     		str	r3, [r2, #4]
 600              	.LBE13:
 601 004e 16E0     		b	.L34
 602              	.LVL39:
 603              	.L35:
 357:Src/stm32f1xx_hal_msp.c **** 
 358:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 359:Src/stm32f1xx_hal_msp.c **** 
 360:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 361:Src/stm32f1xx_hal_msp.c ****   }
 362:Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM4)
 604              		.loc 1 362 0
 605 0050 104A     		ldr	r2, .L38+16
 606 0052 9342     		cmp	r3, r2
 607 0054 13D1     		bne	.L34
 608              	.LBB14:
 363:Src/stm32f1xx_hal_msp.c ****   {
 364:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 365:Src/stm32f1xx_hal_msp.c **** 
 366:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 367:Src/stm32f1xx_hal_msp.c ****   
 368:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 609              		.loc 1 368 0
 610 0056 0C4B     		ldr	r3, .L38+4
 611 0058 9A69     		ldr	r2, [r3, #24]
 612 005a 42F00802 		orr	r2, r2, #8
 613 005e 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/cctQVz7n.s 			page 18


 614 0060 9B69     		ldr	r3, [r3, #24]
 615 0062 03F00803 		and	r3, r3, #8
 616 0066 0193     		str	r3, [sp, #4]
 617 0068 019B     		ldr	r3, [sp, #4]
 618              	.LBE14:
 369:Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration    
 370:Src/stm32f1xx_hal_msp.c ****     PB8     ------> TIM4_CH3 
 371:Src/stm32f1xx_hal_msp.c ****     */
 372:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = FET_drive_contactor__1__U26_2_Pin;
 619              		.loc 1 372 0
 620 006a 4FF48073 		mov	r3, #256
 621 006e 0293     		str	r3, [sp, #8]
 373:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 622              		.loc 1 373 0
 623 0070 0223     		movs	r3, #2
 624 0072 0393     		str	r3, [sp, #12]
 374:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 625              		.loc 1 374 0
 626 0074 0593     		str	r3, [sp, #20]
 375:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(FET_drive_contactor__1__U26_2_GPIO_Port, &GPIO_InitStruct);
 627              		.loc 1 375 0
 628 0076 02A9     		add	r1, sp, #8
 629 0078 0448     		ldr	r0, .L38+8
 630              	.LVL40:
 631 007a FFF7FEFF 		bl	HAL_GPIO_Init
 632              	.LVL41:
 633              	.L34:
 376:Src/stm32f1xx_hal_msp.c **** 
 377:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 378:Src/stm32f1xx_hal_msp.c **** 
 379:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 380:Src/stm32f1xx_hal_msp.c ****   }
 381:Src/stm32f1xx_hal_msp.c **** 
 382:Src/stm32f1xx_hal_msp.c **** }
 634              		.loc 1 382 0
 635 007e 07B0     		add	sp, sp, #28
 636              	.LCFI16:
 637              		.cfi_def_cfa_offset 4
 638              		@ sp needed
 639 0080 5DF804FB 		ldr	pc, [sp], #4
 640              	.L39:
 641              		.align	2
 642              	.L38:
 643 0084 00040040 		.word	1073742848
 644 0088 00100240 		.word	1073876992
 645 008c 000C0140 		.word	1073810432
 646 0090 00000140 		.word	1073807360
 647 0094 00080040 		.word	1073743872
 648              		.cfi_endproc
 649              	.LFE70:
 651              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 652              		.align	2
 653              		.global	HAL_TIM_Base_MspDeInit
 654              		.thumb
 655              		.thumb_func
 657              	HAL_TIM_Base_MspDeInit:
 658              	.LFB71:
ARM GAS  /tmp/cctQVz7n.s 			page 19


 383:Src/stm32f1xx_hal_msp.c **** /**
 384:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 385:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 386:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 387:Src/stm32f1xx_hal_msp.c **** * @retval None
 388:Src/stm32f1xx_hal_msp.c **** */
 389:Src/stm32f1xx_hal_msp.c **** 
 390:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 391:Src/stm32f1xx_hal_msp.c **** {
 659              		.loc 1 391 0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 664              	.LVL42:
 392:Src/stm32f1xx_hal_msp.c **** 
 393:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 665              		.loc 1 393 0
 666 0000 0368     		ldr	r3, [r0]
 667 0002 0F4A     		ldr	r2, .L44
 668 0004 9342     		cmp	r3, r2
 669 0006 06D1     		bne	.L41
 394:Src/stm32f1xx_hal_msp.c ****   {
 395:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 396:Src/stm32f1xx_hal_msp.c **** 
 397:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 398:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 399:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 670              		.loc 1 399 0
 671 0008 02F56442 		add	r2, r2, #58368
 672 000c 9369     		ldr	r3, [r2, #24]
 673 000e 23F40063 		bic	r3, r3, #2048
 674 0012 9361     		str	r3, [r2, #24]
 675 0014 7047     		bx	lr
 676              	.L41:
 400:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 401:Src/stm32f1xx_hal_msp.c **** 
 402:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 403:Src/stm32f1xx_hal_msp.c ****   }
 404:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 677              		.loc 1 404 0
 678 0016 0B4A     		ldr	r2, .L44+4
 679 0018 9342     		cmp	r3, r2
 680 001a 06D1     		bne	.L43
 405:Src/stm32f1xx_hal_msp.c ****   {
 406:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 407:Src/stm32f1xx_hal_msp.c **** 
 408:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 409:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 410:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 681              		.loc 1 410 0
 682 001c 02F50332 		add	r2, r2, #134144
 683 0020 D369     		ldr	r3, [r2, #28]
 684 0022 23F00203 		bic	r3, r3, #2
 685 0026 D361     		str	r3, [r2, #28]
 686 0028 7047     		bx	lr
 687              	.L43:
ARM GAS  /tmp/cctQVz7n.s 			page 20


 411:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 412:Src/stm32f1xx_hal_msp.c **** 
 413:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 414:Src/stm32f1xx_hal_msp.c ****   }
 415:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 688              		.loc 1 415 0
 689 002a 074A     		ldr	r2, .L44+8
 690 002c 9342     		cmp	r3, r2
 691 002e 05D1     		bne	.L40
 416:Src/stm32f1xx_hal_msp.c ****   {
 417:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 418:Src/stm32f1xx_hal_msp.c **** 
 419:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 420:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 421:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 692              		.loc 1 421 0
 693 0030 02F50232 		add	r2, r2, #133120
 694 0034 D369     		ldr	r3, [r2, #28]
 695 0036 23F00403 		bic	r3, r3, #4
 696 003a D361     		str	r3, [r2, #28]
 697              	.L40:
 698 003c 7047     		bx	lr
 699              	.L45:
 700 003e 00BF     		.align	2
 701              	.L44:
 702 0040 002C0140 		.word	1073818624
 703 0044 00040040 		.word	1073742848
 704 0048 00080040 		.word	1073743872
 705              		.cfi_endproc
 706              	.LFE71:
 708              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 709              		.align	2
 710              		.global	HAL_UART_MspInit
 711              		.thumb
 712              		.thumb_func
 714              	HAL_UART_MspInit:
 715              	.LFB72:
 422:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 423:Src/stm32f1xx_hal_msp.c **** 
 424:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 425:Src/stm32f1xx_hal_msp.c ****   }
 426:Src/stm32f1xx_hal_msp.c **** 
 427:Src/stm32f1xx_hal_msp.c **** }
 428:Src/stm32f1xx_hal_msp.c **** 
 429:Src/stm32f1xx_hal_msp.c **** /**
 430:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 431:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 432:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 433:Src/stm32f1xx_hal_msp.c **** * @retval None
 434:Src/stm32f1xx_hal_msp.c **** */
 435:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 436:Src/stm32f1xx_hal_msp.c **** {
 716              		.loc 1 436 0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 32
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720              	.LVL43:
ARM GAS  /tmp/cctQVz7n.s 			page 21


 721 0000 70B5     		push	{r4, r5, r6, lr}
 722              	.LCFI17:
 723              		.cfi_def_cfa_offset 16
 724              		.cfi_offset 4, -16
 725              		.cfi_offset 5, -12
 726              		.cfi_offset 6, -8
 727              		.cfi_offset 14, -4
 728 0002 88B0     		sub	sp, sp, #32
 729              	.LCFI18:
 730              		.cfi_def_cfa_offset 48
 437:Src/stm32f1xx_hal_msp.c **** 
 438:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 731              		.loc 1 438 0
 732 0004 0023     		movs	r3, #0
 733 0006 0493     		str	r3, [sp, #16]
 734 0008 0593     		str	r3, [sp, #20]
 735 000a 0693     		str	r3, [sp, #24]
 736 000c 0793     		str	r3, [sp, #28]
 439:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 737              		.loc 1 439 0
 738 000e 0368     		ldr	r3, [r0]
 739 0010 4A4A     		ldr	r2, .L52
 740 0012 9342     		cmp	r3, r2
 741 0014 5BD1     		bne	.L47
 742 0016 0446     		mov	r4, r0
 743              	.LBB15:
 440:Src/stm32f1xx_hal_msp.c ****   {
 441:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 442:Src/stm32f1xx_hal_msp.c **** 
 443:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 444:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 445:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 744              		.loc 1 445 0
 745 0018 494B     		ldr	r3, .L52+4
 746 001a 9A69     		ldr	r2, [r3, #24]
 747 001c 42F48042 		orr	r2, r2, #16384
 748 0020 9A61     		str	r2, [r3, #24]
 749 0022 9A69     		ldr	r2, [r3, #24]
 750 0024 02F48042 		and	r2, r2, #16384
 751 0028 0092     		str	r2, [sp]
 752 002a 009A     		ldr	r2, [sp]
 753              	.LBE15:
 754              	.LBB16:
 446:Src/stm32f1xx_hal_msp.c ****   
 447:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 755              		.loc 1 447 0
 756 002c 9A69     		ldr	r2, [r3, #24]
 757 002e 42F00402 		orr	r2, r2, #4
 758 0032 9A61     		str	r2, [r3, #24]
 759 0034 9B69     		ldr	r3, [r3, #24]
 760 0036 03F00403 		and	r3, r3, #4
 761 003a 0193     		str	r3, [sp, #4]
 762 003c 019B     		ldr	r3, [sp, #4]
 763              	.LBE16:
 448:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 449:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 450:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
ARM GAS  /tmp/cctQVz7n.s 			page 22


 451:Src/stm32f1xx_hal_msp.c ****     */
 452:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 764              		.loc 1 452 0
 765 003e 4FF40073 		mov	r3, #512
 766 0042 0493     		str	r3, [sp, #16]
 453:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 767              		.loc 1 453 0
 768 0044 0223     		movs	r3, #2
 769 0046 0593     		str	r3, [sp, #20]
 454:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 770              		.loc 1 454 0
 771 0048 0323     		movs	r3, #3
 772 004a 0793     		str	r3, [sp, #28]
 455:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 773              		.loc 1 455 0
 774 004c 3D4E     		ldr	r6, .L52+8
 775 004e 04A9     		add	r1, sp, #16
 776 0050 3046     		mov	r0, r6
 777              	.LVL44:
 778 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 779              	.LVL45:
 456:Src/stm32f1xx_hal_msp.c **** 
 457:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 780              		.loc 1 457 0
 781 0056 4FF48063 		mov	r3, #1024
 782 005a 0493     		str	r3, [sp, #16]
 458:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 783              		.loc 1 458 0
 784 005c 0025     		movs	r5, #0
 785 005e 0595     		str	r5, [sp, #20]
 459:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 786              		.loc 1 459 0
 787 0060 0695     		str	r5, [sp, #24]
 460:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 788              		.loc 1 460 0
 789 0062 04A9     		add	r1, sp, #16
 790 0064 3046     		mov	r0, r6
 791 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 792              	.LVL46:
 461:Src/stm32f1xx_hal_msp.c **** 
 462:Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA Init */
 463:Src/stm32f1xx_hal_msp.c ****     /* USART1_RX Init */
 464:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 793              		.loc 1 464 0
 794 006a 3748     		ldr	r0, .L52+12
 795 006c 374B     		ldr	r3, .L52+16
 796 006e 0360     		str	r3, [r0]
 465:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 797              		.loc 1 465 0
 798 0070 4560     		str	r5, [r0, #4]
 466:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 799              		.loc 1 466 0
 800 0072 8560     		str	r5, [r0, #8]
 467:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801              		.loc 1 467 0
 802 0074 8023     		movs	r3, #128
 803 0076 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/cctQVz7n.s 			page 23


 468:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 804              		.loc 1 468 0
 805 0078 0561     		str	r5, [r0, #16]
 469:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 806              		.loc 1 469 0
 807 007a 4561     		str	r5, [r0, #20]
 470:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 808              		.loc 1 470 0
 809 007c 2023     		movs	r3, #32
 810 007e 8361     		str	r3, [r0, #24]
 471:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 811              		.loc 1 471 0
 812 0080 C561     		str	r5, [r0, #28]
 472:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 813              		.loc 1 472 0
 814 0082 FFF7FEFF 		bl	HAL_DMA_Init
 815              	.LVL47:
 816 0086 08B1     		cbz	r0, .L48
 473:Src/stm32f1xx_hal_msp.c ****     {
 474:Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 817              		.loc 1 474 0
 818 0088 FFF7FEFF 		bl	Error_Handler
 819              	.LVL48:
 820              	.L48:
 475:Src/stm32f1xx_hal_msp.c ****     }
 476:Src/stm32f1xx_hal_msp.c **** 
 477:Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 821              		.loc 1 477 0
 822 008c 2E4B     		ldr	r3, .L52+12
 823 008e 6363     		str	r3, [r4, #52]
 824 0090 5C62     		str	r4, [r3, #36]
 478:Src/stm32f1xx_hal_msp.c **** 
 479:Src/stm32f1xx_hal_msp.c ****     /* USART1_TX Init */
 480:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA1_Channel4;
 825              		.loc 1 480 0
 826 0092 2F48     		ldr	r0, .L52+20
 827 0094 2F4B     		ldr	r3, .L52+24
 828 0096 0360     		str	r3, [r0]
 481:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 829              		.loc 1 481 0
 830 0098 1023     		movs	r3, #16
 831 009a 4360     		str	r3, [r0, #4]
 482:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 832              		.loc 1 482 0
 833 009c 0023     		movs	r3, #0
 834 009e 8360     		str	r3, [r0, #8]
 483:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 835              		.loc 1 483 0
 836 00a0 8022     		movs	r2, #128
 837 00a2 C260     		str	r2, [r0, #12]
 484:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 838              		.loc 1 484 0
 839 00a4 0361     		str	r3, [r0, #16]
 485:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 840              		.loc 1 485 0
 841 00a6 4361     		str	r3, [r0, #20]
 486:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
ARM GAS  /tmp/cctQVz7n.s 			page 24


 842              		.loc 1 486 0
 843 00a8 8361     		str	r3, [r0, #24]
 487:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 844              		.loc 1 487 0
 845 00aa C361     		str	r3, [r0, #28]
 488:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 846              		.loc 1 488 0
 847 00ac FFF7FEFF 		bl	HAL_DMA_Init
 848              	.LVL49:
 849 00b0 08B1     		cbz	r0, .L49
 489:Src/stm32f1xx_hal_msp.c ****     {
 490:Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 850              		.loc 1 490 0
 851 00b2 FFF7FEFF 		bl	Error_Handler
 852              	.LVL50:
 853              	.L49:
 491:Src/stm32f1xx_hal_msp.c ****     }
 492:Src/stm32f1xx_hal_msp.c **** 
 493:Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 854              		.loc 1 493 0
 855 00b6 264B     		ldr	r3, .L52+20
 856 00b8 2363     		str	r3, [r4, #48]
 857 00ba 5C62     		str	r4, [r3, #36]
 494:Src/stm32f1xx_hal_msp.c **** 
 495:Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 496:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 10, 0);
 858              		.loc 1 496 0
 859 00bc 0022     		movs	r2, #0
 860 00be 0A21     		movs	r1, #10
 861 00c0 2520     		movs	r0, #37
 862 00c2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 863              	.LVL51:
 497:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 864              		.loc 1 497 0
 865 00c6 2520     		movs	r0, #37
 866 00c8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 867              	.LVL52:
 868 00cc 33E0     		b	.L46
 869              	.LVL53:
 870              	.L47:
 498:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 499:Src/stm32f1xx_hal_msp.c **** 
 500:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 501:Src/stm32f1xx_hal_msp.c ****   }
 502:Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 871              		.loc 1 502 0
 872 00ce 224A     		ldr	r2, .L52+28
 873 00d0 9342     		cmp	r3, r2
 874 00d2 30D1     		bne	.L46
 875              	.LBB17:
 503:Src/stm32f1xx_hal_msp.c ****   {
 504:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 505:Src/stm32f1xx_hal_msp.c **** 
 506:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 507:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 508:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 876              		.loc 1 508 0
ARM GAS  /tmp/cctQVz7n.s 			page 25


 877 00d4 1A4B     		ldr	r3, .L52+4
 878 00d6 DA69     		ldr	r2, [r3, #28]
 879 00d8 42F48022 		orr	r2, r2, #262144
 880 00dc DA61     		str	r2, [r3, #28]
 881 00de DA69     		ldr	r2, [r3, #28]
 882 00e0 02F48022 		and	r2, r2, #262144
 883 00e4 0292     		str	r2, [sp, #8]
 884 00e6 029A     		ldr	r2, [sp, #8]
 885              	.LBE17:
 886              	.LBB18:
 509:Src/stm32f1xx_hal_msp.c ****   
 510:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 887              		.loc 1 510 0
 888 00e8 9A69     		ldr	r2, [r3, #24]
 889 00ea 42F00802 		orr	r2, r2, #8
 890 00ee 9A61     		str	r2, [r3, #24]
 891 00f0 9B69     		ldr	r3, [r3, #24]
 892 00f2 03F00803 		and	r3, r3, #8
 893 00f6 0393     		str	r3, [sp, #12]
 894 00f8 039B     		ldr	r3, [sp, #12]
 895              	.LBE18:
 511:Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration    
 512:Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 513:Src/stm32f1xx_hal_msp.c ****     PB11     ------> USART3_RX 
 514:Src/stm32f1xx_hal_msp.c ****     */
 515:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 896              		.loc 1 515 0
 897 00fa 4FF48063 		mov	r3, #1024
 898 00fe 0493     		str	r3, [sp, #16]
 516:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 899              		.loc 1 516 0
 900 0100 0223     		movs	r3, #2
 901 0102 0593     		str	r3, [sp, #20]
 517:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 902              		.loc 1 517 0
 903 0104 0323     		movs	r3, #3
 904 0106 0793     		str	r3, [sp, #28]
 518:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 905              		.loc 1 518 0
 906 0108 144D     		ldr	r5, .L52+32
 907 010a 04A9     		add	r1, sp, #16
 908 010c 2846     		mov	r0, r5
 909              	.LVL54:
 910 010e FFF7FEFF 		bl	HAL_GPIO_Init
 911              	.LVL55:
 519:Src/stm32f1xx_hal_msp.c **** 
 520:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 912              		.loc 1 520 0
 913 0112 4FF40063 		mov	r3, #2048
 914 0116 0493     		str	r3, [sp, #16]
 521:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 915              		.loc 1 521 0
 916 0118 0024     		movs	r4, #0
 917 011a 0594     		str	r4, [sp, #20]
 522:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 918              		.loc 1 522 0
 919 011c 0694     		str	r4, [sp, #24]
ARM GAS  /tmp/cctQVz7n.s 			page 26


 523:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 920              		.loc 1 523 0
 921 011e 04A9     		add	r1, sp, #16
 922 0120 2846     		mov	r0, r5
 923 0122 FFF7FEFF 		bl	HAL_GPIO_Init
 924              	.LVL56:
 524:Src/stm32f1xx_hal_msp.c **** 
 525:Src/stm32f1xx_hal_msp.c ****     /* USART3 interrupt Init */
 526:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 9, 0);
 925              		.loc 1 526 0
 926 0126 2246     		mov	r2, r4
 927 0128 0921     		movs	r1, #9
 928 012a 2720     		movs	r0, #39
 929 012c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 930              	.LVL57:
 527:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 931              		.loc 1 527 0
 932 0130 2720     		movs	r0, #39
 933 0132 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 934              	.LVL58:
 935              	.L46:
 528:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 529:Src/stm32f1xx_hal_msp.c **** 
 530:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 531:Src/stm32f1xx_hal_msp.c ****   }
 532:Src/stm32f1xx_hal_msp.c **** 
 533:Src/stm32f1xx_hal_msp.c **** }
 936              		.loc 1 533 0
 937 0136 08B0     		add	sp, sp, #32
 938              	.LCFI19:
 939              		.cfi_def_cfa_offset 16
 940              		@ sp needed
 941 0138 70BD     		pop	{r4, r5, r6, pc}
 942              	.L53:
 943 013a 00BF     		.align	2
 944              	.L52:
 945 013c 00380140 		.word	1073821696
 946 0140 00100240 		.word	1073876992
 947 0144 00080140 		.word	1073809408
 948 0148 00000000 		.word	hdma_usart1_rx
 949 014c 58000240 		.word	1073872984
 950 0150 00000000 		.word	hdma_usart1_tx
 951 0154 44000240 		.word	1073872964
 952 0158 00480040 		.word	1073760256
 953 015c 000C0140 		.word	1073810432
 954              		.cfi_endproc
 955              	.LFE72:
 957              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 958              		.align	2
 959              		.global	HAL_UART_MspDeInit
 960              		.thumb
 961              		.thumb_func
 963              	HAL_UART_MspDeInit:
 964              	.LFB73:
 534:Src/stm32f1xx_hal_msp.c **** 
 535:Src/stm32f1xx_hal_msp.c **** /**
 536:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
ARM GAS  /tmp/cctQVz7n.s 			page 27


 537:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 538:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 539:Src/stm32f1xx_hal_msp.c **** * @retval None
 540:Src/stm32f1xx_hal_msp.c **** */
 541:Src/stm32f1xx_hal_msp.c **** 
 542:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 543:Src/stm32f1xx_hal_msp.c **** {
 965              		.loc 1 543 0
 966              		.cfi_startproc
 967              		@ args = 0, pretend = 0, frame = 0
 968              		@ frame_needed = 0, uses_anonymous_args = 0
 969              	.LVL59:
 970 0000 10B5     		push	{r4, lr}
 971              	.LCFI20:
 972              		.cfi_def_cfa_offset 8
 973              		.cfi_offset 4, -8
 974              		.cfi_offset 14, -4
 544:Src/stm32f1xx_hal_msp.c **** 
 545:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 975              		.loc 1 545 0
 976 0002 0368     		ldr	r3, [r0]
 977 0004 154A     		ldr	r2, .L58
 978 0006 9342     		cmp	r3, r2
 979 0008 15D1     		bne	.L55
 980 000a 0446     		mov	r4, r0
 546:Src/stm32f1xx_hal_msp.c ****   {
 547:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 548:Src/stm32f1xx_hal_msp.c **** 
 549:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 550:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 551:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 981              		.loc 1 551 0
 982 000c 02F55842 		add	r2, r2, #55296
 983 0010 9369     		ldr	r3, [r2, #24]
 984 0012 23F48043 		bic	r3, r3, #16384
 985 0016 9361     		str	r3, [r2, #24]
 552:Src/stm32f1xx_hal_msp.c ****   
 553:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 554:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 555:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 556:Src/stm32f1xx_hal_msp.c ****     */
 557:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 986              		.loc 1 557 0
 987 0018 4FF4C061 		mov	r1, #1536
 988 001c 1048     		ldr	r0, .L58+4
 989              	.LVL60:
 990 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 991              	.LVL61:
 558:Src/stm32f1xx_hal_msp.c **** 
 559:Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA DeInit */
 560:Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 992              		.loc 1 560 0
 993 0022 606B     		ldr	r0, [r4, #52]
 994 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 995              	.LVL62:
 561:Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 996              		.loc 1 561 0
ARM GAS  /tmp/cctQVz7n.s 			page 28


 997 0028 206B     		ldr	r0, [r4, #48]
 998 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 999              	.LVL63:
 562:Src/stm32f1xx_hal_msp.c **** 
 563:Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 564:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 1000              		.loc 1 564 0
 1001 002e 2520     		movs	r0, #37
 1002 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1003              	.LVL64:
 1004 0034 10BD     		pop	{r4, pc}
 1005              	.LVL65:
 1006              	.L55:
 565:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 566:Src/stm32f1xx_hal_msp.c **** 
 567:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 568:Src/stm32f1xx_hal_msp.c ****   }
 569:Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1007              		.loc 1 569 0
 1008 0036 0B4A     		ldr	r2, .L58+8
 1009 0038 9342     		cmp	r3, r2
 1010 003a 0DD1     		bne	.L54
 570:Src/stm32f1xx_hal_msp.c ****   {
 571:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 572:Src/stm32f1xx_hal_msp.c **** 
 573:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 574:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 575:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 1011              		.loc 1 575 0
 1012 003c 02F5E432 		add	r2, r2, #116736
 1013 0040 D369     		ldr	r3, [r2, #28]
 1014 0042 23F48023 		bic	r3, r3, #262144
 1015 0046 D361     		str	r3, [r2, #28]
 576:Src/stm32f1xx_hal_msp.c ****   
 577:Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration    
 578:Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 579:Src/stm32f1xx_hal_msp.c ****     PB11     ------> USART3_RX 
 580:Src/stm32f1xx_hal_msp.c ****     */
 581:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 1016              		.loc 1 581 0
 1017 0048 4FF44061 		mov	r1, #3072
 1018 004c 0648     		ldr	r0, .L58+12
 1019              	.LVL66:
 1020 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1021              	.LVL67:
 582:Src/stm32f1xx_hal_msp.c **** 
 583:Src/stm32f1xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 584:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 1022              		.loc 1 584 0
 1023 0052 2720     		movs	r0, #39
 1024 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1025              	.LVL68:
 1026              	.L54:
 1027 0058 10BD     		pop	{r4, pc}
 1028              	.L59:
 1029 005a 00BF     		.align	2
 1030              	.L58:
ARM GAS  /tmp/cctQVz7n.s 			page 29


 1031 005c 00380140 		.word	1073821696
 1032 0060 00080140 		.word	1073809408
 1033 0064 00480040 		.word	1073760256
 1034 0068 000C0140 		.word	1073810432
 1035              		.cfi_endproc
 1036              	.LFE73:
 1038              		.text
 1039              	.Letext0:
 1040              		.file 2 "/home/deh/launchpad/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/machine/_default_t
 1041              		.file 3 "/home/deh/launchpad/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/sys/_stdint.h"
 1042              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1043              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1044              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1045              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1046              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1047              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 1048              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1049              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1050              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1051              		.file 13 "Drivers/CMSIS/Include/core_cm3.h"
 1052              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1053              		.file 15 "Inc/main.h"
ARM GAS  /tmp/cctQVz7n.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/cctQVz7n.s:20     .text.HAL_MspInit:00000000 $t
     /tmp/cctQVz7n.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cctQVz7n.s:86     .text.HAL_MspInit:0000004c $d
     /tmp/cctQVz7n.s:92     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/cctQVz7n.s:97     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/cctQVz7n.s:203    .text.HAL_ADC_MspInit:00000088 $d
     /tmp/cctQVz7n.s:211    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/cctQVz7n.s:216    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/cctQVz7n.s:261    .text.HAL_ADC_MspDeInit:00000028 $d
     /tmp/cctQVz7n.s:268    .text.HAL_CAN_MspInit:00000000 $t
     /tmp/cctQVz7n.s:273    .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
     /tmp/cctQVz7n.s:386    .text.HAL_CAN_MspInit:0000009c $d
     /tmp/cctQVz7n.s:392    .text.HAL_CAN_MspDeInit:00000000 $t
     /tmp/cctQVz7n.s:397    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
     /tmp/cctQVz7n.s:442    .text.HAL_CAN_MspDeInit:00000034 $d
     /tmp/cctQVz7n.s:449    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cctQVz7n.s:454    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cctQVz7n.s:525    .text.HAL_TIM_Base_MspInit:0000005c $d
     /tmp/cctQVz7n.s:533    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/cctQVz7n.s:538    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/cctQVz7n.s:643    .text.HAL_TIM_MspPostInit:00000084 $d
     /tmp/cctQVz7n.s:652    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cctQVz7n.s:657    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cctQVz7n.s:702    .text.HAL_TIM_Base_MspDeInit:00000040 $d
     /tmp/cctQVz7n.s:709    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cctQVz7n.s:714    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cctQVz7n.s:945    .text.HAL_UART_MspInit:0000013c $d
     /tmp/cctQVz7n.s:958    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cctQVz7n.s:963    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cctQVz7n.s:1031   .text.HAL_UART_MspDeInit:0000005c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
hdma_usart1_rx
hdma_usart1_tx
