Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Sep 30 20:36:32 2024
| Host         : DESKTOP-4A51OPS running 64-bit major release  (build 9200)
| Command      : report_methodology -file traffic_lights_methodology_drc_routed.rpt -pb traffic_lights_methodology_drc_routed.pb -rpx traffic_lights_methodology_drc_routed.rpx
| Design       : traffic_lights
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 7          |
| TIMING-18 | Warning  | Missing input or output delay  | 15         |
| TIMING-20 | Warning  | Non-clocked latch              | 15         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell tu3/color_light_1_reg[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) tu4/color_light_1_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell tu3/color_light_1_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tu4/color_light_1_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell tu3/color_light_1_reg[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tu4/color_light_1_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell tu3/color_light_2_reg[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) tu4/color_light_2_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell tu3/color_light_2_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) tu4/color_light_2_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell tu4/led_g_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tu1/led_g_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell tu4/led_g_reg_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) tu2/led_g_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on enb_leds[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on enb_leds[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on enb_leds[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on enb_leds[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on enb_leds[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on enb_leds[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on enb_leds[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on enb_leds[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on inv_leds[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on inv_leds[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on inv_leds[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on inv_leds[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on inv_leds[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on inv_leds[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on inv_leds[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch tu1/led_g_reg cannot be properly analyzed as its control pin tu1/led_g_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch tu1/led_r_reg cannot be properly analyzed as its control pin tu1/led_r_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch tu2/led_g_reg cannot be properly analyzed as its control pin tu2/led_g_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch tu2/led_r_reg cannot be properly analyzed as its control pin tu2/led_r_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch tu4/color_light_1_reg[0]/L7 (in tu4/color_light_1_reg[0] macro) cannot be properly analyzed as its control pin tu4/color_light_1_reg[0]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch tu4/color_light_1_reg[1] cannot be properly analyzed as its control pin tu4/color_light_1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch tu4/color_light_2_reg[0] cannot be properly analyzed as its control pin tu4/color_light_2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch tu4/color_light_2_reg[1] cannot be properly analyzed as its control pin tu4/color_light_2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch tu4/display_time_reg[0] cannot be properly analyzed as its control pin tu4/display_time_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch tu4/display_time_reg[1] cannot be properly analyzed as its control pin tu4/display_time_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch tu4/display_time_reg[2] cannot be properly analyzed as its control pin tu4/display_time_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch tu4/display_time_reg[3] cannot be properly analyzed as its control pin tu4/display_time_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch tu4/display_time_reg[4] cannot be properly analyzed as its control pin tu4/display_time_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch tu4/display_time_reg[5] cannot be properly analyzed as its control pin tu4/display_time_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch tu4/display_time_reg[6] cannot be properly analyzed as its control pin tu4/display_time_reg[6]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 15 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


