# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../delay_line.srcs/sources_1/new/delay_line.vhd" \
"../../../../delay_line.srcs/sim_1/new/tb_delay_line.vhd" \

# Do not sort compile order
nosort
