
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={43,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={43,rS,rT,offset}                          Premise(F3)
	S4= GPR[rS]=base                                            Premise(F4)
	S5= GPR[rT]=a                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= A_EX.Out=>ALU.A                                         Premise(F6)
	S9= B_EX.Out=>ALU.B                                         Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F8)
	S11= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F9)
	S12= ALU.Out=>ALUOut_MEM.In                                 Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= IMMEXT.Out=>B_EX.In                                    Premise(F12)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F13)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F17)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F18)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F19)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S29= FU.Bub_IF=>CU_IF.Bub                                   Premise(F27)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F28)
	S31= ICache.Hit=>CU_IF.ICacheHit                            Premise(F29)
	S32= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F30)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F31)
	S34= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F32)
	S35= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F33)
	S36= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F41)
	S44= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                  Premise(F42)
	S45= ALUOut_DMMU2.Out=>DCache.IEA                           Premise(F43)
	S46= ALUOut_MEM.Out=>DCache.IEA                             Premise(F44)
	S47= DR_DMMU2.Out=>DCache.In                                Premise(F45)
	S48= DR_MEM.Out=>DCache.In                                  Premise(F46)
	S49= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F47)
	S50= CP0.ASID=>DMMU.PID                                     Premise(F48)
	S51= DMMU.PID=pid                                           Path(S6,S50)
	S52= DAddrReg_DMMU2.Out=>DMem.WAddr                         Premise(F49)
	S53= DR_DMMU2.Out=>DMem.WData                               Premise(F50)
	S54= DCache.Out=>DR_DMMU1.In                                Premise(F51)
	S55= DR_MEM.Out=>DR_DMMU1.In                                Premise(F52)
	S56= DR_DMMU1.Out=>DR_DMMU2.In                              Premise(F53)
	S57= MemDataSelS.Out=>DR_MEM.In                             Premise(F54)
	S58= DCache.Hit=>FU.DCacheHit                               Premise(F55)
	S59= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F56)
	S60= ICache.Hit=>FU.ICacheHit                               Premise(F57)
	S61= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F58)
	S62= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F59)
	S63= IR_EX.Out=>FU.IR_EX                                    Premise(F60)
	S64= IR_ID.Out=>FU.IR_ID                                    Premise(F61)
	S65= IR_MEM.Out=>FU.IR_MEM                                  Premise(F62)
	S66= IR_WB.Out=>FU.IR_WB                                    Premise(F63)
	S67= GPR.Rdata1=>FU.InID1                                   Premise(F64)
	S68= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F65)
	S69= IR_ID.Out25_21=>GPR.RReg1                              Premise(F66)
	S70= IR_EX.Out25_21=>GPR.RReg2                              Premise(F67)
	S71= IMMU.Addr=>IAddrReg.In                                 Premise(F68)
	S72= PC.Out=>ICache.IEA                                     Premise(F69)
	S73= ICache.IEA=addr                                        Path(S7,S72)
	S74= ICache.Hit=ICacheHit(addr)                             ICache-Search(S73)
	S75= ICache.Out={43,rS,rT,offset}                           ICache-Search(S73,S3)
	S76= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S74,S31)
	S77= FU.ICacheHit=ICacheHit(addr)                           Path(S74,S60)
	S78= ICache.Out=>ICacheReg.In                               Premise(F70)
	S79= ICacheReg.In={43,rS,rT,offset}                         Path(S75,S78)
	S80= IR_ID.Out15_0=>IMMEXT.In                               Premise(F71)
	S81= PC.Out=>IMMU.IEA                                       Premise(F72)
	S82= IMMU.IEA=addr                                          Path(S7,S81)
	S83= CP0.ASID=>IMMU.PID                                     Premise(F73)
	S84= IMMU.PID=pid                                           Path(S6,S83)
	S85= IMMU.Addr={pid,addr}                                   IMMU-Search(S84,S82)
	S86= IAddrReg.In={pid,addr}                                 Path(S85,S71)
	S87= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S84,S82)
	S88= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S87,S32)
	S89= IR_MEM.Out=>IR_DMMU1.In                                Premise(F74)
	S90= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F75)
	S91= IR_ID.Out=>IR_EX.In                                    Premise(F76)
	S92= ICache.Out=>IR_ID.In                                   Premise(F77)
	S93= IR_ID.In={43,rS,rT,offset}                             Path(S75,S92)
	S94= ICache.Out=>IR_IMMU.In                                 Premise(F78)
	S95= IR_IMMU.In={43,rS,rT,offset}                           Path(S75,S94)
	S96= IR_EX.Out=>IR_MEM.In                                   Premise(F79)
	S97= IR_DMMU2.Out=>IR_WB.In                                 Premise(F80)
	S98= ALU.Out1_0=>MemDataSelS.Addr                           Premise(F81)
	S99= GPR.Rdata2=>MemDataSelS.In                             Premise(F82)
	S100= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F83)
	S101= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F84)
	S102= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F85)
	S103= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F86)
	S104= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F87)
	S105= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F88)
	S106= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F89)
	S107= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F90)
	S108= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F91)
	S109= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F92)
	S110= IR_EX.Out31_26=>CU_EX.Op                              Premise(F93)
	S111= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F94)
	S112= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F95)
	S113= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F96)
	S114= IR_ID.Out31_26=>CU_ID.Op                              Premise(F97)
	S115= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F98)
	S116= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F99)
	S117= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F100)
	S118= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F101)
	S119= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F102)
	S120= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F103)
	S121= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F104)
	S122= IR_WB.Out31_26=>CU_WB.Op                              Premise(F105)
	S123= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F106)
	S124= CtrlA_EX=0                                            Premise(F107)
	S125= CtrlB_EX=0                                            Premise(F108)
	S126= CtrlALUOut_MEM=0                                      Premise(F109)
	S127= CtrlALUOut_DMMU1=0                                    Premise(F110)
	S128= CtrlALUOut_DMMU2=0                                    Premise(F111)
	S129= CtrlALUOut_WB=0                                       Premise(F112)
	S130= CtrlA_MEM=0                                           Premise(F113)
	S131= CtrlA_WB=0                                            Premise(F114)
	S132= CtrlB_MEM=0                                           Premise(F115)
	S133= CtrlB_WB=0                                            Premise(F116)
	S134= CtrlICache=0                                          Premise(F117)
	S135= ICache[addr]={43,rS,rT,offset}                        ICache-Hold(S3,S134)
	S136= CtrlIMMU=0                                            Premise(F118)
	S137= CtrlDCache=0                                          Premise(F119)
	S138= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S139= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S140= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S141= CtrlDMMU=0                                            Premise(F120)
	S142= CtrlDAddrReg_DMMU1=0                                  Premise(F121)
	S143= CtrlDAddrReg_DMMU2=0                                  Premise(F122)
	S144= CtrlDAddrReg_MEM=0                                    Premise(F123)
	S145= CtrlDAddrReg_WB=0                                     Premise(F124)
	S146= CtrlDR_DMMU2=0                                        Premise(F125)
	S147= CtrlDR_MEM=0                                          Premise(F126)
	S148= CtrlASIDIn=0                                          Premise(F127)
	S149= CtrlCP0=0                                             Premise(F128)
	S150= CP0[ASID]=pid                                         CP0-Hold(S0,S149)
	S151= CtrlEPCIn=0                                           Premise(F129)
	S152= CtrlExCodeIn=0                                        Premise(F130)
	S153= CtrlDMem=0                                            Premise(F131)
	S154= CtrlDMem8Word=0                                       Premise(F132)
	S155= CtrlDR_DMMU1=0                                        Premise(F133)
	S156= CtrlDR_WB=0                                           Premise(F134)
	S157= CtrlIR_DMMU1=0                                        Premise(F135)
	S158= CtrlIR_DMMU2=0                                        Premise(F136)
	S159= CtrlIR_EX=0                                           Premise(F137)
	S160= CtrlIR_ID=1                                           Premise(F138)
	S161= [IR_ID]={43,rS,rT,offset}                             IR_ID-Write(S93,S160)
	S162= CtrlIR_IMMU=0                                         Premise(F139)
	S163= CtrlIR_MEM=0                                          Premise(F140)
	S164= CtrlIR_WB=0                                           Premise(F141)
	S165= CtrlGPR=0                                             Premise(F142)
	S166= GPR[rS]=base                                          GPR-Hold(S4,S165)
	S167= GPR[rT]=a                                             GPR-Hold(S5,S165)
	S168= CtrlIAddrReg=0                                        Premise(F143)
	S169= CtrlPC=0                                              Premise(F144)
	S170= CtrlPCInc=1                                           Premise(F145)
	S171= PC[Out]=addr+4                                        PC-Inc(S1,S169,S170)
	S172= PC[CIA]=addr                                          PC-Inc(S1,S169,S170)
	S173= CtrlIMem=0                                            Premise(F146)
	S174= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S2,S173)
	S175= CtrlICacheReg=0                                       Premise(F147)
	S176= CtrlIRMux=0                                           Premise(F148)

ID	S177= CP0.ASID=pid                                          CP0-Read-ASID(S150)
	S178= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S161)
	S179= IR_ID.Out31_26=43                                     IR-Out(S161)
	S180= IR_ID.Out25_21=rS                                     IR-Out(S161)
	S181= IR_ID.Out20_16=rT                                     IR-Out(S161)
	S182= IR_ID.Out15_0=offset                                  IR-Out(S161)
	S183= PC.Out=addr+4                                         PC-Out(S171)
	S184= PC.CIA=addr                                           PC-Out(S172)
	S185= PC.CIA31_28=addr[31:28]                               PC-Out(S172)
	S186= A_EX.Out=>ALU.A                                       Premise(F292)
	S187= B_EX.Out=>ALU.B                                       Premise(F293)
	S188= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F294)
	S189= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F295)
	S190= ALU.Out=>ALUOut_MEM.In                                Premise(F296)
	S191= FU.OutID1=>A_EX.In                                    Premise(F297)
	S192= IMMEXT.Out=>B_EX.In                                   Premise(F298)
	S193= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F299)
	S194= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F300)
	S195= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F301)
	S196= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F302)
	S197= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F303)
	S198= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F304)
	S199= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F305)
	S200= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F306)
	S201= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F307)
	S202= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F308)
	S203= FU.Bub_ID=>CU_ID.Bub                                  Premise(F309)
	S204= FU.Halt_ID=>CU_ID.Halt                                Premise(F310)
	S205= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F311)
	S206= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F312)
	S207= FU.Bub_IF=>CU_IF.Bub                                  Premise(F313)
	S208= FU.Halt_IF=>CU_IF.Halt                                Premise(F314)
	S209= ICache.Hit=>CU_IF.ICacheHit                           Premise(F315)
	S210= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F316)
	S211= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F317)
	S212= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F318)
	S213= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F319)
	S214= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F320)
	S215= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F321)
	S216= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F322)
	S217= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F323)
	S218= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F324)
	S219= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F325)
	S220= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F326)
	S221= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F327)
	S222= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F328)
	S223= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F329)
	S224= ALUOut_MEM.Out=>DCache.IEA                            Premise(F330)
	S225= DR_DMMU2.Out=>DCache.In                               Premise(F331)
	S226= DR_MEM.Out=>DCache.In                                 Premise(F332)
	S227= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F333)
	S228= CP0.ASID=>DMMU.PID                                    Premise(F334)
	S229= DMMU.PID=pid                                          Path(S177,S228)
	S230= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F335)
	S231= DR_DMMU2.Out=>DMem.WData                              Premise(F336)
	S232= DCache.Out=>DR_DMMU1.In                               Premise(F337)
	S233= DR_MEM.Out=>DR_DMMU1.In                               Premise(F338)
	S234= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F339)
	S235= MemDataSelS.Out=>DR_MEM.In                            Premise(F340)
	S236= DCache.Hit=>FU.DCacheHit                              Premise(F341)
	S237= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F342)
	S238= ICache.Hit=>FU.ICacheHit                              Premise(F343)
	S239= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F344)
	S240= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F345)
	S241= IR_EX.Out=>FU.IR_EX                                   Premise(F346)
	S242= IR_ID.Out=>FU.IR_ID                                   Premise(F347)
	S243= FU.IR_ID={43,rS,rT,offset}                            Path(S178,S242)
	S244= IR_MEM.Out=>FU.IR_MEM                                 Premise(F348)
	S245= IR_WB.Out=>FU.IR_WB                                   Premise(F349)
	S246= GPR.Rdata1=>FU.InID1                                  Premise(F350)
	S247= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F351)
	S248= FU.InID1_RReg=rS                                      Path(S180,S247)
	S249= FU.InID2_RReg=5'b00000                                Premise(F352)
	S250= IR_ID.Out25_21=>GPR.RReg1                             Premise(F353)
	S251= GPR.RReg1=rS                                          Path(S180,S250)
	S252= GPR.Rdata1=base                                       GPR-Read(S251,S166)
	S253= FU.InID1=base                                         Path(S252,S246)
	S254= FU.OutID1=FU(base)                                    FU-Forward(S253)
	S255= A_EX.In=FU(base)                                      Path(S254,S191)
	S256= IR_EX.Out25_21=>GPR.RReg2                             Premise(F354)
	S257= IMMU.Addr=>IAddrReg.In                                Premise(F355)
	S258= PC.Out=>ICache.IEA                                    Premise(F356)
	S259= ICache.IEA=addr+4                                     Path(S183,S258)
	S260= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S259)
	S261= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S260,S209)
	S262= FU.ICacheHit=ICacheHit(addr+4)                        Path(S260,S238)
	S263= ICache.Out=>ICacheReg.In                              Premise(F357)
	S264= IR_ID.Out15_0=>IMMEXT.In                              Premise(F358)
	S265= IMMEXT.In=offset                                      Path(S182,S264)
	S266= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S265)
	S267= B_EX.In={16{offset[15]},offset}                       Path(S266,S192)
	S268= PC.Out=>IMMU.IEA                                      Premise(F359)
	S269= IMMU.IEA=addr+4                                       Path(S183,S268)
	S270= CP0.ASID=>IMMU.PID                                    Premise(F360)
	S271= IMMU.PID=pid                                          Path(S177,S270)
	S272= IMMU.Addr={pid,addr+4}                                IMMU-Search(S271,S269)
	S273= IAddrReg.In={pid,addr+4}                              Path(S272,S257)
	S274= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S271,S269)
	S275= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S274,S210)
	S276= IR_MEM.Out=>IR_DMMU1.In                               Premise(F361)
	S277= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F362)
	S278= IR_ID.Out=>IR_EX.In                                   Premise(F363)
	S279= IR_EX.In={43,rS,rT,offset}                            Path(S178,S278)
	S280= ICache.Out=>IR_ID.In                                  Premise(F364)
	S281= ICache.Out=>IR_IMMU.In                                Premise(F365)
	S282= IR_EX.Out=>IR_MEM.In                                  Premise(F366)
	S283= IR_DMMU2.Out=>IR_WB.In                                Premise(F367)
	S284= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F368)
	S285= GPR.Rdata2=>MemDataSelS.In                            Premise(F369)
	S286= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F370)
	S287= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F371)
	S288= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F372)
	S289= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F373)
	S290= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F374)
	S291= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F375)
	S292= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F376)
	S293= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F377)
	S294= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F378)
	S295= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F379)
	S296= IR_EX.Out31_26=>CU_EX.Op                              Premise(F380)
	S297= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F381)
	S298= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F382)
	S299= CU_ID.IRFunc1=rT                                      Path(S181,S298)
	S300= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F383)
	S301= CU_ID.IRFunc2=rS                                      Path(S180,S300)
	S302= IR_ID.Out31_26=>CU_ID.Op                              Premise(F384)
	S303= CU_ID.Op=43                                           Path(S179,S302)
	S304= CU_ID.Func=alu_add                                    CU_ID(S303)
	S305= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S303)
	S306= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F385)
	S307= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F386)
	S308= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F387)
	S309= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F388)
	S310= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F389)
	S311= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F390)
	S312= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F391)
	S313= IR_WB.Out31_26=>CU_WB.Op                              Premise(F392)
	S314= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F393)
	S315= CtrlA_EX=1                                            Premise(F394)
	S316= [A_EX]=FU(base)                                       A_EX-Write(S255,S315)
	S317= CtrlB_EX=1                                            Premise(F395)
	S318= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S267,S317)
	S319= CtrlALUOut_MEM=0                                      Premise(F396)
	S320= CtrlALUOut_DMMU1=0                                    Premise(F397)
	S321= CtrlALUOut_DMMU2=0                                    Premise(F398)
	S322= CtrlALUOut_WB=0                                       Premise(F399)
	S323= CtrlA_MEM=0                                           Premise(F400)
	S324= CtrlA_WB=0                                            Premise(F401)
	S325= CtrlB_MEM=0                                           Premise(F402)
	S326= CtrlB_WB=0                                            Premise(F403)
	S327= CtrlICache=0                                          Premise(F404)
	S328= ICache[addr]={43,rS,rT,offset}                        ICache-Hold(S135,S327)
	S329= CtrlIMMU=0                                            Premise(F405)
	S330= CtrlDCache=0                                          Premise(F406)
	S331= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S332= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S333= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S334= CtrlDMMU=0                                            Premise(F407)
	S335= CtrlDAddrReg_DMMU1=0                                  Premise(F408)
	S336= CtrlDAddrReg_DMMU2=0                                  Premise(F409)
	S337= CtrlDAddrReg_MEM=0                                    Premise(F410)
	S338= CtrlDAddrReg_WB=0                                     Premise(F411)
	S339= CtrlDR_DMMU2=0                                        Premise(F412)
	S340= CtrlDR_MEM=0                                          Premise(F413)
	S341= CtrlASIDIn=0                                          Premise(F414)
	S342= CtrlCP0=0                                             Premise(F415)
	S343= CP0[ASID]=pid                                         CP0-Hold(S150,S342)
	S344= CtrlEPCIn=0                                           Premise(F416)
	S345= CtrlExCodeIn=0                                        Premise(F417)
	S346= CtrlDMem=0                                            Premise(F418)
	S347= CtrlDMem8Word=0                                       Premise(F419)
	S348= CtrlDR_DMMU1=0                                        Premise(F420)
	S349= CtrlDR_WB=0                                           Premise(F421)
	S350= CtrlIR_DMMU1=0                                        Premise(F422)
	S351= CtrlIR_DMMU2=0                                        Premise(F423)
	S352= CtrlIR_EX=1                                           Premise(F424)
	S353= [IR_EX]={43,rS,rT,offset}                             IR_EX-Write(S279,S352)
	S354= CtrlIR_ID=0                                           Premise(F425)
	S355= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S161,S354)
	S356= CtrlIR_IMMU=0                                         Premise(F426)
	S357= CtrlIR_MEM=0                                          Premise(F427)
	S358= CtrlIR_WB=0                                           Premise(F428)
	S359= CtrlGPR=0                                             Premise(F429)
	S360= GPR[rS]=base                                          GPR-Hold(S166,S359)
	S361= GPR[rT]=a                                             GPR-Hold(S167,S359)
	S362= CtrlIAddrReg=0                                        Premise(F430)
	S363= CtrlPC=0                                              Premise(F431)
	S364= CtrlPCInc=0                                           Premise(F432)
	S365= PC[CIA]=addr                                          PC-Hold(S172,S364)
	S366= PC[Out]=addr+4                                        PC-Hold(S171,S363,S364)
	S367= CtrlIMem=0                                            Premise(F433)
	S368= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S174,S367)
	S369= CtrlICacheReg=0                                       Premise(F434)
	S370= CtrlIRMux=0                                           Premise(F435)

EX	S371= A_EX.Out=FU(base)                                     A_EX-Out(S316)
	S372= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S316)
	S373= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S316)
	S374= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S318)
	S375= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S318)
	S376= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S318)
	S377= CP0.ASID=pid                                          CP0-Read-ASID(S343)
	S378= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S353)
	S379= IR_EX.Out31_26=43                                     IR_EX-Out(S353)
	S380= IR_EX.Out25_21=rS                                     IR_EX-Out(S353)
	S381= IR_EX.Out20_16=rT                                     IR_EX-Out(S353)
	S382= IR_EX.Out15_0=offset                                  IR_EX-Out(S353)
	S383= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S355)
	S384= IR_ID.Out31_26=43                                     IR-Out(S355)
	S385= IR_ID.Out25_21=rS                                     IR-Out(S355)
	S386= IR_ID.Out20_16=rT                                     IR-Out(S355)
	S387= IR_ID.Out15_0=offset                                  IR-Out(S355)
	S388= PC.CIA=addr                                           PC-Out(S365)
	S389= PC.CIA31_28=addr[31:28]                               PC-Out(S365)
	S390= PC.Out=addr+4                                         PC-Out(S366)
	S391= A_EX.Out=>ALU.A                                       Premise(F436)
	S392= ALU.A=FU(base)                                        Path(S371,S391)
	S393= B_EX.Out=>ALU.B                                       Premise(F437)
	S394= ALU.B={16{offset[15]},offset}                         Path(S374,S393)
	S395= ALU.Func=6'b010010                                    Premise(F438)
	S396= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S392,S394)
	S397= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S392,S394)
	S398= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S392,S394)
	S399= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S392,S394)
	S400= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S392,S394)
	S401= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F439)
	S402= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F440)
	S403= ALU.Out=>ALUOut_MEM.In                                Premise(F441)
	S404= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S396,S403)
	S405= FU.OutID1=>A_EX.In                                    Premise(F442)
	S406= IMMEXT.Out=>B_EX.In                                   Premise(F443)
	S407= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F444)
	S408= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F445)
	S409= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F446)
	S410= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F447)
	S411= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F448)
	S412= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F449)
	S413= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F450)
	S414= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F451)
	S415= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F452)
	S416= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F453)
	S417= FU.Bub_ID=>CU_ID.Bub                                  Premise(F454)
	S418= FU.Halt_ID=>CU_ID.Halt                                Premise(F455)
	S419= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F456)
	S420= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F457)
	S421= FU.Bub_IF=>CU_IF.Bub                                  Premise(F458)
	S422= FU.Halt_IF=>CU_IF.Halt                                Premise(F459)
	S423= ICache.Hit=>CU_IF.ICacheHit                           Premise(F460)
	S424= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F461)
	S425= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F462)
	S426= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F463)
	S427= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F464)
	S428= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F465)
	S429= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F466)
	S430= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F467)
	S431= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F468)
	S432= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F469)
	S433= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F470)
	S434= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F471)
	S435= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F472)
	S436= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F473)
	S437= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F474)
	S438= ALUOut_MEM.Out=>DCache.IEA                            Premise(F475)
	S439= DR_DMMU2.Out=>DCache.In                               Premise(F476)
	S440= DR_MEM.Out=>DCache.In                                 Premise(F477)
	S441= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F478)
	S442= CP0.ASID=>DMMU.PID                                    Premise(F479)
	S443= DMMU.PID=pid                                          Path(S377,S442)
	S444= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F480)
	S445= DR_DMMU2.Out=>DMem.WData                              Premise(F481)
	S446= DCache.Out=>DR_DMMU1.In                               Premise(F482)
	S447= DR_MEM.Out=>DR_DMMU1.In                               Premise(F483)
	S448= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F484)
	S449= MemDataSelS.Out=>DR_MEM.In                            Premise(F485)
	S450= DCache.Hit=>FU.DCacheHit                              Premise(F486)
	S451= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F487)
	S452= ICache.Hit=>FU.ICacheHit                              Premise(F488)
	S453= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F489)
	S454= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F490)
	S455= IR_EX.Out=>FU.IR_EX                                   Premise(F491)
	S456= FU.IR_EX={43,rS,rT,offset}                            Path(S378,S455)
	S457= IR_ID.Out=>FU.IR_ID                                   Premise(F492)
	S458= FU.IR_ID={43,rS,rT,offset}                            Path(S383,S457)
	S459= IR_MEM.Out=>FU.IR_MEM                                 Premise(F493)
	S460= IR_WB.Out=>FU.IR_WB                                   Premise(F494)
	S461= FU.InEX_WReg=5'b00000                                 Premise(F495)
	S462= GPR.Rdata1=>FU.InID1                                  Premise(F496)
	S463= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F497)
	S464= FU.InID1_RReg=rS                                      Path(S385,S463)
	S465= IR_ID.Out25_21=>GPR.RReg1                             Premise(F498)
	S466= GPR.RReg1=rS                                          Path(S385,S465)
	S467= GPR.Rdata1=base                                       GPR-Read(S466,S360)
	S468= FU.InID1=base                                         Path(S467,S462)
	S469= FU.OutID1=FU(base)                                    FU-Forward(S468)
	S470= A_EX.In=FU(base)                                      Path(S469,S405)
	S471= IR_EX.Out25_21=>GPR.RReg2                             Premise(F499)
	S472= GPR.RReg2=rS                                          Path(S380,S471)
	S473= GPR.Rdata2=base                                       GPR-Read(S472,S360)
	S474= IMMU.Addr=>IAddrReg.In                                Premise(F500)
	S475= PC.Out=>ICache.IEA                                    Premise(F501)
	S476= ICache.IEA=addr+4                                     Path(S390,S475)
	S477= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S476)
	S478= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S477,S423)
	S479= FU.ICacheHit=ICacheHit(addr+4)                        Path(S477,S452)
	S480= ICache.Out=>ICacheReg.In                              Premise(F502)
	S481= IR_ID.Out15_0=>IMMEXT.In                              Premise(F503)
	S482= IMMEXT.In=offset                                      Path(S387,S481)
	S483= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S482)
	S484= B_EX.In={16{offset[15]},offset}                       Path(S483,S406)
	S485= PC.Out=>IMMU.IEA                                      Premise(F504)
	S486= IMMU.IEA=addr+4                                       Path(S390,S485)
	S487= CP0.ASID=>IMMU.PID                                    Premise(F505)
	S488= IMMU.PID=pid                                          Path(S377,S487)
	S489= IMMU.Addr={pid,addr+4}                                IMMU-Search(S488,S486)
	S490= IAddrReg.In={pid,addr+4}                              Path(S489,S474)
	S491= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S488,S486)
	S492= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S491,S424)
	S493= IR_MEM.Out=>IR_DMMU1.In                               Premise(F506)
	S494= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F507)
	S495= IR_ID.Out=>IR_EX.In                                   Premise(F508)
	S496= IR_EX.In={43,rS,rT,offset}                            Path(S383,S495)
	S497= ICache.Out=>IR_ID.In                                  Premise(F509)
	S498= ICache.Out=>IR_IMMU.In                                Premise(F510)
	S499= IR_EX.Out=>IR_MEM.In                                  Premise(F511)
	S500= IR_MEM.In={43,rS,rT,offset}                           Path(S378,S499)
	S501= IR_DMMU2.Out=>IR_WB.In                                Premise(F512)
	S502= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F513)
	S503= MemDataSelS.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S397,S502)
	S504= MemDataSelS.Func=6'b010101                            Premise(F514)
	S505= GPR.Rdata2=>MemDataSelS.In                            Premise(F515)
	S506= MemDataSelS.In=base                                   Path(S473,S505)
	S507= MemDataSelS.Out=base                                  MemDataSelS(S506,S503)
	S508= DR_MEM.In=base                                        Path(S507,S449)
	S509= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F516)
	S510= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F517)
	S511= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F518)
	S512= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F519)
	S513= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F520)
	S514= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F521)
	S515= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F522)
	S516= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F523)
	S517= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F524)
	S518= CU_EX.IRFunc1=rT                                      Path(S381,S517)
	S519= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F525)
	S520= CU_EX.IRFunc2=rS                                      Path(S380,S519)
	S521= IR_EX.Out31_26=>CU_EX.Op                              Premise(F526)
	S522= CU_EX.Op=43                                           Path(S379,S521)
	S523= CU_EX.Func=alu_add                                    CU_EX(S522)
	S524= CU_EX.MemDataSelFunc=mds_lha                          CU_EX(S522)
	S525= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F527)
	S526= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F528)
	S527= CU_ID.IRFunc1=rT                                      Path(S386,S526)
	S528= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F529)
	S529= CU_ID.IRFunc2=rS                                      Path(S385,S528)
	S530= IR_ID.Out31_26=>CU_ID.Op                              Premise(F530)
	S531= CU_ID.Op=43                                           Path(S384,S530)
	S532= CU_ID.Func=alu_add                                    CU_ID(S531)
	S533= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S531)
	S534= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F531)
	S535= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F532)
	S536= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F533)
	S537= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F534)
	S538= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F535)
	S539= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F536)
	S540= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F537)
	S541= IR_WB.Out31_26=>CU_WB.Op                              Premise(F538)
	S542= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F539)
	S543= CtrlA_EX=0                                            Premise(F540)
	S544= [A_EX]=FU(base)                                       A_EX-Hold(S316,S543)
	S545= CtrlB_EX=0                                            Premise(F541)
	S546= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S318,S545)
	S547= CtrlALUOut_MEM=1                                      Premise(F542)
	S548= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S404,S547)
	S549= CtrlALUOut_DMMU1=0                                    Premise(F543)
	S550= CtrlALUOut_DMMU2=0                                    Premise(F544)
	S551= CtrlALUOut_WB=0                                       Premise(F545)
	S552= CtrlA_MEM=0                                           Premise(F546)
	S553= CtrlA_WB=0                                            Premise(F547)
	S554= CtrlB_MEM=0                                           Premise(F548)
	S555= CtrlB_WB=0                                            Premise(F549)
	S556= CtrlICache=0                                          Premise(F550)
	S557= ICache[addr]={43,rS,rT,offset}                        ICache-Hold(S328,S556)
	S558= CtrlIMMU=0                                            Premise(F551)
	S559= CtrlDCache=0                                          Premise(F552)
	S560= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S561= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S562= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S563= CtrlDMMU=0                                            Premise(F553)
	S564= CtrlDAddrReg_DMMU1=0                                  Premise(F554)
	S565= CtrlDAddrReg_DMMU2=0                                  Premise(F555)
	S566= CtrlDAddrReg_MEM=0                                    Premise(F556)
	S567= CtrlDAddrReg_WB=0                                     Premise(F557)
	S568= CtrlDR_DMMU2=0                                        Premise(F558)
	S569= CtrlDR_MEM=1                                          Premise(F559)
	S570= [DR_MEM]=base                                         DR_MEM-Write(S508,S569)
	S571= CtrlASIDIn=0                                          Premise(F560)
	S572= CtrlCP0=0                                             Premise(F561)
	S573= CP0[ASID]=pid                                         CP0-Hold(S343,S572)
	S574= CtrlEPCIn=0                                           Premise(F562)
	S575= CtrlExCodeIn=0                                        Premise(F563)
	S576= CtrlDMem=0                                            Premise(F564)
	S577= CtrlDMem8Word=0                                       Premise(F565)
	S578= CtrlDR_DMMU1=0                                        Premise(F566)
	S579= CtrlDR_WB=0                                           Premise(F567)
	S580= CtrlIR_DMMU1=0                                        Premise(F568)
	S581= CtrlIR_DMMU2=0                                        Premise(F569)
	S582= CtrlIR_EX=0                                           Premise(F570)
	S583= [IR_EX]={43,rS,rT,offset}                             IR_EX-Hold(S353,S582)
	S584= CtrlIR_ID=0                                           Premise(F571)
	S585= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S355,S584)
	S586= CtrlIR_IMMU=0                                         Premise(F572)
	S587= CtrlIR_MEM=1                                          Premise(F573)
	S588= [IR_MEM]={43,rS,rT,offset}                            IR_MEM-Write(S500,S587)
	S589= CtrlIR_WB=0                                           Premise(F574)
	S590= CtrlGPR=0                                             Premise(F575)
	S591= GPR[rS]=base                                          GPR-Hold(S360,S590)
	S592= GPR[rT]=a                                             GPR-Hold(S361,S590)
	S593= CtrlIAddrReg=0                                        Premise(F576)
	S594= CtrlPC=0                                              Premise(F577)
	S595= CtrlPCInc=0                                           Premise(F578)
	S596= PC[CIA]=addr                                          PC-Hold(S365,S595)
	S597= PC[Out]=addr+4                                        PC-Hold(S366,S594,S595)
	S598= CtrlIMem=0                                            Premise(F579)
	S599= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S368,S598)
	S600= CtrlICacheReg=0                                       Premise(F580)
	S601= CtrlIRMux=0                                           Premise(F581)

MEM	S602= A_EX.Out=FU(base)                                     A_EX-Out(S544)
	S603= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S544)
	S604= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S544)
	S605= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S546)
	S606= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S546)
	S607= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S546)
	S608= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S548)
	S609= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S548)
	S610= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S548)
	S611= DR_MEM.Out=base                                       DR_MEM-Out(S570)
	S612= DR_MEM.Out1_0={base}[1:0]                             DR_MEM-Out(S570)
	S613= DR_MEM.Out4_0={base}[4:0]                             DR_MEM-Out(S570)
	S614= CP0.ASID=pid                                          CP0-Read-ASID(S573)
	S615= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S583)
	S616= IR_EX.Out31_26=43                                     IR_EX-Out(S583)
	S617= IR_EX.Out25_21=rS                                     IR_EX-Out(S583)
	S618= IR_EX.Out20_16=rT                                     IR_EX-Out(S583)
	S619= IR_EX.Out15_0=offset                                  IR_EX-Out(S583)
	S620= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S585)
	S621= IR_ID.Out31_26=43                                     IR-Out(S585)
	S622= IR_ID.Out25_21=rS                                     IR-Out(S585)
	S623= IR_ID.Out20_16=rT                                     IR-Out(S585)
	S624= IR_ID.Out15_0=offset                                  IR-Out(S585)
	S625= IR_MEM.Out={43,rS,rT,offset}                          IR_MEM-Out(S588)
	S626= IR_MEM.Out31_26=43                                    IR_MEM-Out(S588)
	S627= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S588)
	S628= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S588)
	S629= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S588)
	S630= PC.CIA=addr                                           PC-Out(S596)
	S631= PC.CIA31_28=addr[31:28]                               PC-Out(S596)
	S632= PC.Out=addr+4                                         PC-Out(S597)
	S633= A_EX.Out=>ALU.A                                       Premise(F582)
	S634= ALU.A=FU(base)                                        Path(S602,S633)
	S635= B_EX.Out=>ALU.B                                       Premise(F583)
	S636= ALU.B={16{offset[15]},offset}                         Path(S605,S635)
	S637= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F584)
	S638= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S608,S637)
	S639= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F585)
	S640= ALU.Out=>ALUOut_MEM.In                                Premise(F586)
	S641= FU.OutID1=>A_EX.In                                    Premise(F587)
	S642= IMMEXT.Out=>B_EX.In                                   Premise(F588)
	S643= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F589)
	S644= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F590)
	S645= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F591)
	S646= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F592)
	S647= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F593)
	S648= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F594)
	S649= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F595)
	S650= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F596)
	S651= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F597)
	S652= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F598)
	S653= FU.Bub_ID=>CU_ID.Bub                                  Premise(F599)
	S654= FU.Halt_ID=>CU_ID.Halt                                Premise(F600)
	S655= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F601)
	S656= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F602)
	S657= FU.Bub_IF=>CU_IF.Bub                                  Premise(F603)
	S658= FU.Halt_IF=>CU_IF.Halt                                Premise(F604)
	S659= ICache.Hit=>CU_IF.ICacheHit                           Premise(F605)
	S660= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F606)
	S661= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F607)
	S662= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F608)
	S663= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F609)
	S664= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F610)
	S665= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F611)
	S666= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F612)
	S667= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F613)
	S668= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F614)
	S669= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F615)
	S670= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F616)
	S671= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F617)
	S672= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F618)
	S673= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F619)
	S674= ALUOut_MEM.Out=>DCache.IEA                            Premise(F620)
	S675= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S608,S674)
	S676= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S675)
	S677= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S678= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S679= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S680= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S676,S663)
	S681= DR_DMMU2.Out=>DCache.In                               Premise(F621)
	S682= DR_MEM.Out=>DCache.In                                 Premise(F622)
	S683= DCache.In=base                                        Path(S611,S682)
	S684= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F623)
	S685= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S608,S684)
	S686= CP0.ASID=>DMMU.PID                                    Premise(F624)
	S687= DMMU.PID=pid                                          Path(S614,S686)
	S688= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S687,S685)
	S689= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S688,S671)
	S690= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S687,S685)
	S691= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S690,S664)
	S692= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F625)
	S693= DR_DMMU2.Out=>DMem.WData                              Premise(F626)
	S694= DCache.Out=>DR_DMMU1.In                               Premise(F627)
	S695= DR_MEM.Out=>DR_DMMU1.In                               Premise(F628)
	S696= DR_DMMU1.In=base                                      Path(S611,S695)
	S697= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F629)
	S698= MemDataSelS.Out=>DR_MEM.In                            Premise(F630)
	S699= DCache.Hit=>FU.DCacheHit                              Premise(F631)
	S700= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S676,S699)
	S701= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F632)
	S702= ICache.Hit=>FU.ICacheHit                              Premise(F633)
	S703= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F634)
	S704= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F635)
	S705= IR_EX.Out=>FU.IR_EX                                   Premise(F636)
	S706= FU.IR_EX={43,rS,rT,offset}                            Path(S615,S705)
	S707= IR_ID.Out=>FU.IR_ID                                   Premise(F637)
	S708= FU.IR_ID={43,rS,rT,offset}                            Path(S620,S707)
	S709= IR_MEM.Out=>FU.IR_MEM                                 Premise(F638)
	S710= FU.IR_MEM={43,rS,rT,offset}                           Path(S625,S709)
	S711= IR_WB.Out=>FU.IR_WB                                   Premise(F639)
	S712= GPR.Rdata1=>FU.InID1                                  Premise(F640)
	S713= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F641)
	S714= FU.InID1_RReg=rS                                      Path(S622,S713)
	S715= FU.InMEM_WReg=5'b00000                                Premise(F642)
	S716= IR_ID.Out25_21=>GPR.RReg1                             Premise(F643)
	S717= GPR.RReg1=rS                                          Path(S622,S716)
	S718= GPR.Rdata1=base                                       GPR-Read(S717,S591)
	S719= FU.InID1=base                                         Path(S718,S712)
	S720= FU.OutID1=FU(base)                                    FU-Forward(S719)
	S721= A_EX.In=FU(base)                                      Path(S720,S641)
	S722= IR_EX.Out25_21=>GPR.RReg2                             Premise(F644)
	S723= GPR.RReg2=rS                                          Path(S617,S722)
	S724= GPR.Rdata2=base                                       GPR-Read(S723,S591)
	S725= IMMU.Addr=>IAddrReg.In                                Premise(F645)
	S726= PC.Out=>ICache.IEA                                    Premise(F646)
	S727= ICache.IEA=addr+4                                     Path(S632,S726)
	S728= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S727)
	S729= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S728,S659)
	S730= FU.ICacheHit=ICacheHit(addr+4)                        Path(S728,S702)
	S731= ICache.Out=>ICacheReg.In                              Premise(F647)
	S732= IR_ID.Out15_0=>IMMEXT.In                              Premise(F648)
	S733= IMMEXT.In=offset                                      Path(S624,S732)
	S734= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S733)
	S735= B_EX.In={16{offset[15]},offset}                       Path(S734,S642)
	S736= PC.Out=>IMMU.IEA                                      Premise(F649)
	S737= IMMU.IEA=addr+4                                       Path(S632,S736)
	S738= CP0.ASID=>IMMU.PID                                    Premise(F650)
	S739= IMMU.PID=pid                                          Path(S614,S738)
	S740= IMMU.Addr={pid,addr+4}                                IMMU-Search(S739,S737)
	S741= IAddrReg.In={pid,addr+4}                              Path(S740,S725)
	S742= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S739,S737)
	S743= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S742,S660)
	S744= IR_MEM.Out=>IR_DMMU1.In                               Premise(F651)
	S745= IR_DMMU1.In={43,rS,rT,offset}                         Path(S625,S744)
	S746= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F652)
	S747= IR_ID.Out=>IR_EX.In                                   Premise(F653)
	S748= IR_EX.In={43,rS,rT,offset}                            Path(S620,S747)
	S749= ICache.Out=>IR_ID.In                                  Premise(F654)
	S750= ICache.Out=>IR_IMMU.In                                Premise(F655)
	S751= IR_EX.Out=>IR_MEM.In                                  Premise(F656)
	S752= IR_MEM.In={43,rS,rT,offset}                           Path(S615,S751)
	S753= IR_DMMU2.Out=>IR_WB.In                                Premise(F657)
	S754= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F658)
	S755= GPR.Rdata2=>MemDataSelS.In                            Premise(F659)
	S756= MemDataSelS.In=base                                   Path(S724,S755)
	S757= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F660)
	S758= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F661)
	S759= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F662)
	S760= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F663)
	S761= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F664)
	S762= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F665)
	S763= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F666)
	S764= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F667)
	S765= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F668)
	S766= CU_EX.IRFunc1=rT                                      Path(S618,S765)
	S767= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F669)
	S768= CU_EX.IRFunc2=rS                                      Path(S617,S767)
	S769= IR_EX.Out31_26=>CU_EX.Op                              Premise(F670)
	S770= CU_EX.Op=43                                           Path(S616,S769)
	S771= CU_EX.Func=alu_add                                    CU_EX(S770)
	S772= CU_EX.MemDataSelFunc=mds_lha                          CU_EX(S770)
	S773= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F671)
	S774= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F672)
	S775= CU_ID.IRFunc1=rT                                      Path(S623,S774)
	S776= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F673)
	S777= CU_ID.IRFunc2=rS                                      Path(S622,S776)
	S778= IR_ID.Out31_26=>CU_ID.Op                              Premise(F674)
	S779= CU_ID.Op=43                                           Path(S621,S778)
	S780= CU_ID.Func=alu_add                                    CU_ID(S779)
	S781= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S779)
	S782= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F675)
	S783= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F676)
	S784= CU_MEM.IRFunc1=rT                                     Path(S628,S783)
	S785= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F677)
	S786= CU_MEM.IRFunc2=rS                                     Path(S627,S785)
	S787= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F678)
	S788= CU_MEM.Op=43                                          Path(S626,S787)
	S789= CU_MEM.Func=alu_add                                   CU_MEM(S788)
	S790= CU_MEM.MemDataSelFunc=mds_lha                         CU_MEM(S788)
	S791= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F679)
	S792= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F680)
	S793= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F681)
	S794= IR_WB.Out31_26=>CU_WB.Op                              Premise(F682)
	S795= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F683)
	S796= CtrlA_EX=0                                            Premise(F684)
	S797= [A_EX]=FU(base)                                       A_EX-Hold(S544,S796)
	S798= CtrlB_EX=0                                            Premise(F685)
	S799= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S546,S798)
	S800= CtrlALUOut_MEM=0                                      Premise(F686)
	S801= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S548,S800)
	S802= CtrlALUOut_DMMU1=1                                    Premise(F687)
	S803= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S638,S802)
	S804= CtrlALUOut_DMMU2=0                                    Premise(F688)
	S805= CtrlALUOut_WB=0                                       Premise(F689)
	S806= CtrlA_MEM=0                                           Premise(F690)
	S807= CtrlA_WB=0                                            Premise(F691)
	S808= CtrlB_MEM=0                                           Premise(F692)
	S809= CtrlB_WB=0                                            Premise(F693)
	S810= CtrlICache=0                                          Premise(F694)
	S811= ICache[addr]={43,rS,rT,offset}                        ICache-Hold(S557,S810)
	S812= CtrlIMMU=0                                            Premise(F695)
	S813= CtrlDCache=0                                          Premise(F696)
	S814= CtrlDMMU=0                                            Premise(F697)
	S815= CtrlDAddrReg_DMMU1=1                                  Premise(F698)
	S816= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S689,S815)
	S817= CtrlDAddrReg_DMMU2=0                                  Premise(F699)
	S818= CtrlDAddrReg_MEM=0                                    Premise(F700)
	S819= CtrlDAddrReg_WB=0                                     Premise(F701)
	S820= CtrlDR_DMMU2=0                                        Premise(F702)
	S821= CtrlDR_MEM=0                                          Premise(F703)
	S822= [DR_MEM]=base                                         DR_MEM-Hold(S570,S821)
	S823= CtrlASIDIn=0                                          Premise(F704)
	S824= CtrlCP0=0                                             Premise(F705)
	S825= CP0[ASID]=pid                                         CP0-Hold(S573,S824)
	S826= CtrlEPCIn=0                                           Premise(F706)
	S827= CtrlExCodeIn=0                                        Premise(F707)
	S828= CtrlDMem=0                                            Premise(F708)
	S829= CtrlDMem8Word=0                                       Premise(F709)
	S830= CtrlDR_DMMU1=1                                        Premise(F710)
	S831= [DR_DMMU1]=base                                       DR_DMMU1-Write(S696,S830)
	S832= CtrlDR_WB=0                                           Premise(F711)
	S833= CtrlIR_DMMU1=1                                        Premise(F712)
	S834= [IR_DMMU1]={43,rS,rT,offset}                          IR_DMMU1-Write(S745,S833)
	S835= CtrlIR_DMMU2=0                                        Premise(F713)
	S836= CtrlIR_EX=0                                           Premise(F714)
	S837= [IR_EX]={43,rS,rT,offset}                             IR_EX-Hold(S583,S836)
	S838= CtrlIR_ID=0                                           Premise(F715)
	S839= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S585,S838)
	S840= CtrlIR_IMMU=0                                         Premise(F716)
	S841= CtrlIR_MEM=0                                          Premise(F717)
	S842= [IR_MEM]={43,rS,rT,offset}                            IR_MEM-Hold(S588,S841)
	S843= CtrlIR_WB=0                                           Premise(F718)
	S844= CtrlGPR=0                                             Premise(F719)
	S845= GPR[rS]=base                                          GPR-Hold(S591,S844)
	S846= GPR[rT]=a                                             GPR-Hold(S592,S844)
	S847= CtrlIAddrReg=0                                        Premise(F720)
	S848= CtrlPC=0                                              Premise(F721)
	S849= CtrlPCInc=0                                           Premise(F722)
	S850= PC[CIA]=addr                                          PC-Hold(S596,S849)
	S851= PC[Out]=addr+4                                        PC-Hold(S597,S848,S849)
	S852= CtrlIMem=0                                            Premise(F723)
	S853= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S599,S852)
	S854= CtrlICacheReg=0                                       Premise(F724)
	S855= CtrlIRMux=0                                           Premise(F725)

DMMU1	S856= A_EX.Out=FU(base)                                     A_EX-Out(S797)
	S857= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S797)
	S858= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S797)
	S859= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S799)
	S860= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S799)
	S861= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S799)
	S862= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S801)
	S863= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S801)
	S864= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S801)
	S865= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S803)
	S866= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S803)
	S867= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S803)
	S868= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S816)
	S869= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S816)
	S870= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S816)
	S871= DR_MEM.Out=base                                       DR_MEM-Out(S822)
	S872= DR_MEM.Out1_0={base}[1:0]                             DR_MEM-Out(S822)
	S873= DR_MEM.Out4_0={base}[4:0]                             DR_MEM-Out(S822)
	S874= CP0.ASID=pid                                          CP0-Read-ASID(S825)
	S875= DR_DMMU1.Out=base                                     DR_DMMU1-Out(S831)
	S876= DR_DMMU1.Out1_0={base}[1:0]                           DR_DMMU1-Out(S831)
	S877= DR_DMMU1.Out4_0={base}[4:0]                           DR_DMMU1-Out(S831)
	S878= IR_DMMU1.Out={43,rS,rT,offset}                        IR_DMMU1-Out(S834)
	S879= IR_DMMU1.Out31_26=43                                  IR_DMMU1-Out(S834)
	S880= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S834)
	S881= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S834)
	S882= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S834)
	S883= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S837)
	S884= IR_EX.Out31_26=43                                     IR_EX-Out(S837)
	S885= IR_EX.Out25_21=rS                                     IR_EX-Out(S837)
	S886= IR_EX.Out20_16=rT                                     IR_EX-Out(S837)
	S887= IR_EX.Out15_0=offset                                  IR_EX-Out(S837)
	S888= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S839)
	S889= IR_ID.Out31_26=43                                     IR-Out(S839)
	S890= IR_ID.Out25_21=rS                                     IR-Out(S839)
	S891= IR_ID.Out20_16=rT                                     IR-Out(S839)
	S892= IR_ID.Out15_0=offset                                  IR-Out(S839)
	S893= IR_MEM.Out={43,rS,rT,offset}                          IR_MEM-Out(S842)
	S894= IR_MEM.Out31_26=43                                    IR_MEM-Out(S842)
	S895= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S842)
	S896= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S842)
	S897= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S842)
	S898= PC.CIA=addr                                           PC-Out(S850)
	S899= PC.CIA31_28=addr[31:28]                               PC-Out(S850)
	S900= PC.Out=addr+4                                         PC-Out(S851)
	S901= A_EX.Out=>ALU.A                                       Premise(F726)
	S902= ALU.A=FU(base)                                        Path(S856,S901)
	S903= B_EX.Out=>ALU.B                                       Premise(F727)
	S904= ALU.B={16{offset[15]},offset}                         Path(S859,S903)
	S905= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F728)
	S906= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S862,S905)
	S907= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F729)
	S908= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S865,S907)
	S909= ALU.Out=>ALUOut_MEM.In                                Premise(F730)
	S910= FU.OutID1=>A_EX.In                                    Premise(F731)
	S911= IMMEXT.Out=>B_EX.In                                   Premise(F732)
	S912= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F733)
	S913= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F734)
	S914= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F735)
	S915= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F736)
	S916= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F737)
	S917= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F738)
	S918= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F739)
	S919= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F740)
	S920= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F741)
	S921= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F742)
	S922= FU.Bub_ID=>CU_ID.Bub                                  Premise(F743)
	S923= FU.Halt_ID=>CU_ID.Halt                                Premise(F744)
	S924= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F745)
	S925= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F746)
	S926= FU.Bub_IF=>CU_IF.Bub                                  Premise(F747)
	S927= FU.Halt_IF=>CU_IF.Halt                                Premise(F748)
	S928= ICache.Hit=>CU_IF.ICacheHit                           Premise(F749)
	S929= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F750)
	S930= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F751)
	S931= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F752)
	S932= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F753)
	S933= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F754)
	S934= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F755)
	S935= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F756)
	S936= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F757)
	S937= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F758)
	S938= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F759)
	S939= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F760)
	S940= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F761)
	S941= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F762)
	S942= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S868,S941)
	S943= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F763)
	S944= ALUOut_MEM.Out=>DCache.IEA                            Premise(F764)
	S945= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S862,S944)
	S946= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S945)
	S947= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S948= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S949= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S950= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S946,S932)
	S951= DR_DMMU2.Out=>DCache.In                               Premise(F765)
	S952= DR_MEM.Out=>DCache.In                                 Premise(F766)
	S953= DCache.In=base                                        Path(S871,S952)
	S954= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F767)
	S955= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S862,S954)
	S956= CP0.ASID=>DMMU.PID                                    Premise(F768)
	S957= DMMU.PID=pid                                          Path(S874,S956)
	S958= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S957,S955)
	S959= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S958,S940)
	S960= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S957,S955)
	S961= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S960,S933)
	S962= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F769)
	S963= DR_DMMU2.Out=>DMem.WData                              Premise(F770)
	S964= DCache.Out=>DR_DMMU1.In                               Premise(F771)
	S965= DR_MEM.Out=>DR_DMMU1.In                               Premise(F772)
	S966= DR_DMMU1.In=base                                      Path(S871,S965)
	S967= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F773)
	S968= DR_DMMU2.In=base                                      Path(S875,S967)
	S969= MemDataSelS.Out=>DR_MEM.In                            Premise(F774)
	S970= DCache.Hit=>FU.DCacheHit                              Premise(F775)
	S971= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S946,S970)
	S972= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F776)
	S973= ICache.Hit=>FU.ICacheHit                              Premise(F777)
	S974= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F778)
	S975= FU.IR_DMMU1={43,rS,rT,offset}                         Path(S878,S974)
	S976= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F779)
	S977= IR_EX.Out=>FU.IR_EX                                   Premise(F780)
	S978= FU.IR_EX={43,rS,rT,offset}                            Path(S883,S977)
	S979= IR_ID.Out=>FU.IR_ID                                   Premise(F781)
	S980= FU.IR_ID={43,rS,rT,offset}                            Path(S888,S979)
	S981= IR_MEM.Out=>FU.IR_MEM                                 Premise(F782)
	S982= FU.IR_MEM={43,rS,rT,offset}                           Path(S893,S981)
	S983= IR_WB.Out=>FU.IR_WB                                   Premise(F783)
	S984= FU.InDMMU1_WReg=5'b00000                              Premise(F784)
	S985= GPR.Rdata1=>FU.InID1                                  Premise(F785)
	S986= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F786)
	S987= FU.InID1_RReg=rS                                      Path(S890,S986)
	S988= IR_ID.Out25_21=>GPR.RReg1                             Premise(F787)
	S989= GPR.RReg1=rS                                          Path(S890,S988)
	S990= GPR.Rdata1=base                                       GPR-Read(S989,S845)
	S991= FU.InID1=base                                         Path(S990,S985)
	S992= FU.OutID1=FU(base)                                    FU-Forward(S991)
	S993= A_EX.In=FU(base)                                      Path(S992,S910)
	S994= IR_EX.Out25_21=>GPR.RReg2                             Premise(F788)
	S995= GPR.RReg2=rS                                          Path(S885,S994)
	S996= GPR.Rdata2=base                                       GPR-Read(S995,S845)
	S997= IMMU.Addr=>IAddrReg.In                                Premise(F789)
	S998= PC.Out=>ICache.IEA                                    Premise(F790)
	S999= ICache.IEA=addr+4                                     Path(S900,S998)
	S1000= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S999)
	S1001= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1000,S928)
	S1002= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1000,S973)
	S1003= ICache.Out=>ICacheReg.In                             Premise(F791)
	S1004= IR_ID.Out15_0=>IMMEXT.In                             Premise(F792)
	S1005= IMMEXT.In=offset                                     Path(S892,S1004)
	S1006= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1005)
	S1007= B_EX.In={16{offset[15]},offset}                      Path(S1006,S911)
	S1008= PC.Out=>IMMU.IEA                                     Premise(F793)
	S1009= IMMU.IEA=addr+4                                      Path(S900,S1008)
	S1010= CP0.ASID=>IMMU.PID                                   Premise(F794)
	S1011= IMMU.PID=pid                                         Path(S874,S1010)
	S1012= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1011,S1009)
	S1013= IAddrReg.In={pid,addr+4}                             Path(S1012,S997)
	S1014= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1011,S1009)
	S1015= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1014,S929)
	S1016= IR_MEM.Out=>IR_DMMU1.In                              Premise(F795)
	S1017= IR_DMMU1.In={43,rS,rT,offset}                        Path(S893,S1016)
	S1018= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F796)
	S1019= IR_DMMU2.In={43,rS,rT,offset}                        Path(S878,S1018)
	S1020= IR_ID.Out=>IR_EX.In                                  Premise(F797)
	S1021= IR_EX.In={43,rS,rT,offset}                           Path(S888,S1020)
	S1022= ICache.Out=>IR_ID.In                                 Premise(F798)
	S1023= ICache.Out=>IR_IMMU.In                               Premise(F799)
	S1024= IR_EX.Out=>IR_MEM.In                                 Premise(F800)
	S1025= IR_MEM.In={43,rS,rT,offset}                          Path(S883,S1024)
	S1026= IR_DMMU2.Out=>IR_WB.In                               Premise(F801)
	S1027= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F802)
	S1028= GPR.Rdata2=>MemDataSelS.In                           Premise(F803)
	S1029= MemDataSelS.In=base                                  Path(S996,S1028)
	S1030= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F804)
	S1031= CU_DMMU1.IRFunc1=rT                                  Path(S881,S1030)
	S1032= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F805)
	S1033= CU_DMMU1.IRFunc2=rS                                  Path(S880,S1032)
	S1034= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F806)
	S1035= CU_DMMU1.Op=43                                       Path(S879,S1034)
	S1036= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1035)
	S1037= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1035)
	S1038= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F807)
	S1039= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F808)
	S1040= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F809)
	S1041= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F810)
	S1042= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F811)
	S1043= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F812)
	S1044= CU_EX.IRFunc1=rT                                     Path(S886,S1043)
	S1045= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F813)
	S1046= CU_EX.IRFunc2=rS                                     Path(S885,S1045)
	S1047= IR_EX.Out31_26=>CU_EX.Op                             Premise(F814)
	S1048= CU_EX.Op=43                                          Path(S884,S1047)
	S1049= CU_EX.Func=alu_add                                   CU_EX(S1048)
	S1050= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1048)
	S1051= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F815)
	S1052= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F816)
	S1053= CU_ID.IRFunc1=rT                                     Path(S891,S1052)
	S1054= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F817)
	S1055= CU_ID.IRFunc2=rS                                     Path(S890,S1054)
	S1056= IR_ID.Out31_26=>CU_ID.Op                             Premise(F818)
	S1057= CU_ID.Op=43                                          Path(S889,S1056)
	S1058= CU_ID.Func=alu_add                                   CU_ID(S1057)
	S1059= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1057)
	S1060= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F819)
	S1061= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F820)
	S1062= CU_MEM.IRFunc1=rT                                    Path(S896,S1061)
	S1063= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F821)
	S1064= CU_MEM.IRFunc2=rS                                    Path(S895,S1063)
	S1065= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F822)
	S1066= CU_MEM.Op=43                                         Path(S894,S1065)
	S1067= CU_MEM.Func=alu_add                                  CU_MEM(S1066)
	S1068= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1066)
	S1069= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F823)
	S1070= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F824)
	S1071= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F825)
	S1072= IR_WB.Out31_26=>CU_WB.Op                             Premise(F826)
	S1073= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F827)
	S1074= CtrlA_EX=0                                           Premise(F828)
	S1075= [A_EX]=FU(base)                                      A_EX-Hold(S797,S1074)
	S1076= CtrlB_EX=0                                           Premise(F829)
	S1077= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S799,S1076)
	S1078= CtrlALUOut_MEM=0                                     Premise(F830)
	S1079= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S801,S1078)
	S1080= CtrlALUOut_DMMU1=0                                   Premise(F831)
	S1081= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S803,S1080)
	S1082= CtrlALUOut_DMMU2=1                                   Premise(F832)
	S1083= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Write(S908,S1082)
	S1084= CtrlALUOut_WB=0                                      Premise(F833)
	S1085= CtrlA_MEM=0                                          Premise(F834)
	S1086= CtrlA_WB=0                                           Premise(F835)
	S1087= CtrlB_MEM=0                                          Premise(F836)
	S1088= CtrlB_WB=0                                           Premise(F837)
	S1089= CtrlICache=0                                         Premise(F838)
	S1090= ICache[addr]={43,rS,rT,offset}                       ICache-Hold(S811,S1089)
	S1091= CtrlIMMU=0                                           Premise(F839)
	S1092= CtrlDCache=0                                         Premise(F840)
	S1093= CtrlDMMU=0                                           Premise(F841)
	S1094= CtrlDAddrReg_DMMU1=0                                 Premise(F842)
	S1095= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S816,S1094)
	S1096= CtrlDAddrReg_DMMU2=1                                 Premise(F843)
	S1097= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S942,S1096)
	S1098= CtrlDAddrReg_MEM=0                                   Premise(F844)
	S1099= CtrlDAddrReg_WB=0                                    Premise(F845)
	S1100= CtrlDR_DMMU2=1                                       Premise(F846)
	S1101= [DR_DMMU2]=base                                      DR_DMMU2-Write(S968,S1100)
	S1102= CtrlDR_MEM=0                                         Premise(F847)
	S1103= [DR_MEM]=base                                        DR_MEM-Hold(S822,S1102)
	S1104= CtrlASIDIn=0                                         Premise(F848)
	S1105= CtrlCP0=0                                            Premise(F849)
	S1106= CP0[ASID]=pid                                        CP0-Hold(S825,S1105)
	S1107= CtrlEPCIn=0                                          Premise(F850)
	S1108= CtrlExCodeIn=0                                       Premise(F851)
	S1109= CtrlDMem=0                                           Premise(F852)
	S1110= CtrlDMem8Word=0                                      Premise(F853)
	S1111= CtrlDR_DMMU1=0                                       Premise(F854)
	S1112= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S831,S1111)
	S1113= CtrlDR_WB=0                                          Premise(F855)
	S1114= CtrlIR_DMMU1=0                                       Premise(F856)
	S1115= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S834,S1114)
	S1116= CtrlIR_DMMU2=1                                       Premise(F857)
	S1117= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Write(S1019,S1116)
	S1118= CtrlIR_EX=0                                          Premise(F858)
	S1119= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S837,S1118)
	S1120= CtrlIR_ID=0                                          Premise(F859)
	S1121= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S839,S1120)
	S1122= CtrlIR_IMMU=0                                        Premise(F860)
	S1123= CtrlIR_MEM=0                                         Premise(F861)
	S1124= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S842,S1123)
	S1125= CtrlIR_WB=0                                          Premise(F862)
	S1126= CtrlGPR=0                                            Premise(F863)
	S1127= GPR[rS]=base                                         GPR-Hold(S845,S1126)
	S1128= GPR[rT]=a                                            GPR-Hold(S846,S1126)
	S1129= CtrlIAddrReg=0                                       Premise(F864)
	S1130= CtrlPC=0                                             Premise(F865)
	S1131= CtrlPCInc=0                                          Premise(F866)
	S1132= PC[CIA]=addr                                         PC-Hold(S850,S1131)
	S1133= PC[Out]=addr+4                                       PC-Hold(S851,S1130,S1131)
	S1134= CtrlIMem=0                                           Premise(F867)
	S1135= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S853,S1134)
	S1136= CtrlICacheReg=0                                      Premise(F868)
	S1137= CtrlIRMux=0                                          Premise(F869)

DMMU2	S1138= A_EX.Out=FU(base)                                    A_EX-Out(S1075)
	S1139= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1075)
	S1140= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1075)
	S1141= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1077)
	S1142= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1077)
	S1143= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1077)
	S1144= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1079)
	S1145= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1079)
	S1146= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1079)
	S1147= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1081)
	S1148= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1081)
	S1149= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1081)
	S1150= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1083)
	S1151= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1083)
	S1152= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1083)
	S1153= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1095)
	S1154= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1095)
	S1155= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1095)
	S1156= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1097)
	S1157= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1097)
	S1158= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1097)
	S1159= DR_DMMU2.Out=base                                    DR_DMMU2-Out(S1101)
	S1160= DR_DMMU2.Out1_0={base}[1:0]                          DR_DMMU2-Out(S1101)
	S1161= DR_DMMU2.Out4_0={base}[4:0]                          DR_DMMU2-Out(S1101)
	S1162= DR_MEM.Out=base                                      DR_MEM-Out(S1103)
	S1163= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1103)
	S1164= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1103)
	S1165= CP0.ASID=pid                                         CP0-Read-ASID(S1106)
	S1166= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1112)
	S1167= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1112)
	S1168= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1112)
	S1169= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1115)
	S1170= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1115)
	S1171= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1115)
	S1172= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1115)
	S1173= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1115)
	S1174= IR_DMMU2.Out={43,rS,rT,offset}                       IR_DMMU2-Out(S1117)
	S1175= IR_DMMU2.Out31_26=43                                 IR_DMMU2-Out(S1117)
	S1176= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1117)
	S1177= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1117)
	S1178= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1117)
	S1179= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1119)
	S1180= IR_EX.Out31_26=43                                    IR_EX-Out(S1119)
	S1181= IR_EX.Out25_21=rS                                    IR_EX-Out(S1119)
	S1182= IR_EX.Out20_16=rT                                    IR_EX-Out(S1119)
	S1183= IR_EX.Out15_0=offset                                 IR_EX-Out(S1119)
	S1184= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1121)
	S1185= IR_ID.Out31_26=43                                    IR-Out(S1121)
	S1186= IR_ID.Out25_21=rS                                    IR-Out(S1121)
	S1187= IR_ID.Out20_16=rT                                    IR-Out(S1121)
	S1188= IR_ID.Out15_0=offset                                 IR-Out(S1121)
	S1189= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1124)
	S1190= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1124)
	S1191= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1124)
	S1192= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1124)
	S1193= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1124)
	S1194= PC.CIA=addr                                          PC-Out(S1132)
	S1195= PC.CIA31_28=addr[31:28]                              PC-Out(S1132)
	S1196= PC.Out=addr+4                                        PC-Out(S1133)
	S1197= A_EX.Out=>ALU.A                                      Premise(F870)
	S1198= ALU.A=FU(base)                                       Path(S1138,S1197)
	S1199= B_EX.Out=>ALU.B                                      Premise(F871)
	S1200= ALU.B={16{offset[15]},offset}                        Path(S1141,S1199)
	S1201= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F872)
	S1202= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1144,S1201)
	S1203= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F873)
	S1204= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1147,S1203)
	S1205= ALU.Out=>ALUOut_MEM.In                               Premise(F874)
	S1206= FU.OutID1=>A_EX.In                                   Premise(F875)
	S1207= IMMEXT.Out=>B_EX.In                                  Premise(F876)
	S1208= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F877)
	S1209= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F878)
	S1210= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F879)
	S1211= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F880)
	S1212= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F881)
	S1213= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F882)
	S1214= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F883)
	S1215= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F884)
	S1216= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F885)
	S1217= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F886)
	S1218= FU.Bub_ID=>CU_ID.Bub                                 Premise(F887)
	S1219= FU.Halt_ID=>CU_ID.Halt                               Premise(F888)
	S1220= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F889)
	S1221= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F890)
	S1222= FU.Bub_IF=>CU_IF.Bub                                 Premise(F891)
	S1223= FU.Halt_IF=>CU_IF.Halt                               Premise(F892)
	S1224= ICache.Hit=>CU_IF.ICacheHit                          Premise(F893)
	S1225= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F894)
	S1226= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F895)
	S1227= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F896)
	S1228= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F897)
	S1229= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F898)
	S1230= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F899)
	S1231= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F900)
	S1232= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F901)
	S1233= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F902)
	S1234= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F903)
	S1235= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F904)
	S1236= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F905)
	S1237= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F906)
	S1238= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1153,S1237)
	S1239= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F907)
	S1240= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1150,S1239)
	S1241= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1240)
	S1242= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1243= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1244= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1245= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1241,S1228)
	S1246= ALUOut_MEM.Out=>DCache.IEA                           Premise(F908)
	S1247= DR_DMMU2.Out=>DCache.In                              Premise(F909)
	S1248= DCache.In=base                                       Path(S1159,S1247)
	S1249= DR_MEM.Out=>DCache.In                                Premise(F910)
	S1250= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F911)
	S1251= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1144,S1250)
	S1252= CP0.ASID=>DMMU.PID                                   Premise(F912)
	S1253= DMMU.PID=pid                                         Path(S1165,S1252)
	S1254= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1253,S1251)
	S1255= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1254,S1236)
	S1256= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1253,S1251)
	S1257= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1256,S1229)
	S1258= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F913)
	S1259= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1156,S1258)
	S1260= DR_DMMU2.Out=>DMem.WData                             Premise(F914)
	S1261= DMem.WData=base                                      Path(S1159,S1260)
	S1262= DCache.Out=>DR_DMMU1.In                              Premise(F915)
	S1263= DR_MEM.Out=>DR_DMMU1.In                              Premise(F916)
	S1264= DR_DMMU1.In=base                                     Path(S1162,S1263)
	S1265= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F917)
	S1266= DR_DMMU2.In=base                                     Path(S1166,S1265)
	S1267= MemDataSelS.Out=>DR_MEM.In                           Premise(F918)
	S1268= DCache.Hit=>FU.DCacheHit                             Premise(F919)
	S1269= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1241,S1268)
	S1270= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F920)
	S1271= ICache.Hit=>FU.ICacheHit                             Premise(F921)
	S1272= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F922)
	S1273= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1169,S1272)
	S1274= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F923)
	S1275= FU.IR_DMMU2={43,rS,rT,offset}                        Path(S1174,S1274)
	S1276= IR_EX.Out=>FU.IR_EX                                  Premise(F924)
	S1277= FU.IR_EX={43,rS,rT,offset}                           Path(S1179,S1276)
	S1278= IR_ID.Out=>FU.IR_ID                                  Premise(F925)
	S1279= FU.IR_ID={43,rS,rT,offset}                           Path(S1184,S1278)
	S1280= IR_MEM.Out=>FU.IR_MEM                                Premise(F926)
	S1281= FU.IR_MEM={43,rS,rT,offset}                          Path(S1189,S1280)
	S1282= IR_WB.Out=>FU.IR_WB                                  Premise(F927)
	S1283= FU.InDMMU2_WReg=5'b00000                             Premise(F928)
	S1284= GPR.Rdata1=>FU.InID1                                 Premise(F929)
	S1285= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F930)
	S1286= FU.InID1_RReg=rS                                     Path(S1186,S1285)
	S1287= IR_ID.Out25_21=>GPR.RReg1                            Premise(F931)
	S1288= GPR.RReg1=rS                                         Path(S1186,S1287)
	S1289= GPR.Rdata1=base                                      GPR-Read(S1288,S1127)
	S1290= FU.InID1=base                                        Path(S1289,S1284)
	S1291= FU.OutID1=FU(base)                                   FU-Forward(S1290)
	S1292= A_EX.In=FU(base)                                     Path(S1291,S1206)
	S1293= IR_EX.Out25_21=>GPR.RReg2                            Premise(F932)
	S1294= GPR.RReg2=rS                                         Path(S1181,S1293)
	S1295= GPR.Rdata2=base                                      GPR-Read(S1294,S1127)
	S1296= IMMU.Addr=>IAddrReg.In                               Premise(F933)
	S1297= PC.Out=>ICache.IEA                                   Premise(F934)
	S1298= ICache.IEA=addr+4                                    Path(S1196,S1297)
	S1299= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1298)
	S1300= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1299,S1224)
	S1301= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1299,S1271)
	S1302= ICache.Out=>ICacheReg.In                             Premise(F935)
	S1303= IR_ID.Out15_0=>IMMEXT.In                             Premise(F936)
	S1304= IMMEXT.In=offset                                     Path(S1188,S1303)
	S1305= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1304)
	S1306= B_EX.In={16{offset[15]},offset}                      Path(S1305,S1207)
	S1307= PC.Out=>IMMU.IEA                                     Premise(F937)
	S1308= IMMU.IEA=addr+4                                      Path(S1196,S1307)
	S1309= CP0.ASID=>IMMU.PID                                   Premise(F938)
	S1310= IMMU.PID=pid                                         Path(S1165,S1309)
	S1311= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1310,S1308)
	S1312= IAddrReg.In={pid,addr+4}                             Path(S1311,S1296)
	S1313= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1310,S1308)
	S1314= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1313,S1225)
	S1315= IR_MEM.Out=>IR_DMMU1.In                              Premise(F939)
	S1316= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1189,S1315)
	S1317= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F940)
	S1318= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1169,S1317)
	S1319= IR_ID.Out=>IR_EX.In                                  Premise(F941)
	S1320= IR_EX.In={43,rS,rT,offset}                           Path(S1184,S1319)
	S1321= ICache.Out=>IR_ID.In                                 Premise(F942)
	S1322= ICache.Out=>IR_IMMU.In                               Premise(F943)
	S1323= IR_EX.Out=>IR_MEM.In                                 Premise(F944)
	S1324= IR_MEM.In={43,rS,rT,offset}                          Path(S1179,S1323)
	S1325= IR_DMMU2.Out=>IR_WB.In                               Premise(F945)
	S1326= IR_WB.In={43,rS,rT,offset}                           Path(S1174,S1325)
	S1327= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F946)
	S1328= GPR.Rdata2=>MemDataSelS.In                           Premise(F947)
	S1329= MemDataSelS.In=base                                  Path(S1295,S1328)
	S1330= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F948)
	S1331= CU_DMMU1.IRFunc1=rT                                  Path(S1172,S1330)
	S1332= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F949)
	S1333= CU_DMMU1.IRFunc2=rS                                  Path(S1171,S1332)
	S1334= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F950)
	S1335= CU_DMMU1.Op=43                                       Path(S1170,S1334)
	S1336= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1335)
	S1337= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1335)
	S1338= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F951)
	S1339= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F952)
	S1340= CU_DMMU2.IRFunc1=rT                                  Path(S1177,S1339)
	S1341= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F953)
	S1342= CU_DMMU2.IRFunc2=rS                                  Path(S1176,S1341)
	S1343= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F954)
	S1344= CU_DMMU2.Op=43                                       Path(S1175,S1343)
	S1345= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1344)
	S1346= CU_DMMU2.MemDataSelFunc=mds_lha                      CU_DMMU2(S1344)
	S1347= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F955)
	S1348= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F956)
	S1349= CU_EX.IRFunc1=rT                                     Path(S1182,S1348)
	S1350= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F957)
	S1351= CU_EX.IRFunc2=rS                                     Path(S1181,S1350)
	S1352= IR_EX.Out31_26=>CU_EX.Op                             Premise(F958)
	S1353= CU_EX.Op=43                                          Path(S1180,S1352)
	S1354= CU_EX.Func=alu_add                                   CU_EX(S1353)
	S1355= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1353)
	S1356= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F959)
	S1357= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F960)
	S1358= CU_ID.IRFunc1=rT                                     Path(S1187,S1357)
	S1359= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F961)
	S1360= CU_ID.IRFunc2=rS                                     Path(S1186,S1359)
	S1361= IR_ID.Out31_26=>CU_ID.Op                             Premise(F962)
	S1362= CU_ID.Op=43                                          Path(S1185,S1361)
	S1363= CU_ID.Func=alu_add                                   CU_ID(S1362)
	S1364= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1362)
	S1365= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F963)
	S1366= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F964)
	S1367= CU_MEM.IRFunc1=rT                                    Path(S1192,S1366)
	S1368= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F965)
	S1369= CU_MEM.IRFunc2=rS                                    Path(S1191,S1368)
	S1370= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F966)
	S1371= CU_MEM.Op=43                                         Path(S1190,S1370)
	S1372= CU_MEM.Func=alu_add                                  CU_MEM(S1371)
	S1373= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1371)
	S1374= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F967)
	S1375= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F968)
	S1376= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F969)
	S1377= IR_WB.Out31_26=>CU_WB.Op                             Premise(F970)
	S1378= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F971)
	S1379= CtrlA_EX=0                                           Premise(F972)
	S1380= [A_EX]=FU(base)                                      A_EX-Hold(S1075,S1379)
	S1381= CtrlB_EX=0                                           Premise(F973)
	S1382= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1077,S1381)
	S1383= CtrlALUOut_MEM=0                                     Premise(F974)
	S1384= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1079,S1383)
	S1385= CtrlALUOut_DMMU1=0                                   Premise(F975)
	S1386= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1081,S1385)
	S1387= CtrlALUOut_DMMU2=0                                   Premise(F976)
	S1388= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1083,S1387)
	S1389= CtrlALUOut_WB=0                                      Premise(F977)
	S1390= CtrlA_MEM=0                                          Premise(F978)
	S1391= CtrlA_WB=0                                           Premise(F979)
	S1392= CtrlB_MEM=0                                          Premise(F980)
	S1393= CtrlB_WB=0                                           Premise(F981)
	S1394= CtrlICache=0                                         Premise(F982)
	S1395= ICache[addr]={43,rS,rT,offset}                       ICache-Hold(S1090,S1394)
	S1396= CtrlIMMU=0                                           Premise(F983)
	S1397= CtrlDCache=0                                         Premise(F984)
	S1398= CtrlDMMU=0                                           Premise(F985)
	S1399= CtrlDAddrReg_DMMU1=0                                 Premise(F986)
	S1400= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1095,S1399)
	S1401= CtrlDAddrReg_DMMU2=0                                 Premise(F987)
	S1402= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1097,S1401)
	S1403= CtrlDAddrReg_MEM=0                                   Premise(F988)
	S1404= CtrlDAddrReg_WB=0                                    Premise(F989)
	S1405= CtrlDR_DMMU2=0                                       Premise(F990)
	S1406= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1101,S1405)
	S1407= CtrlDR_MEM=0                                         Premise(F991)
	S1408= [DR_MEM]=base                                        DR_MEM-Hold(S1103,S1407)
	S1409= CtrlASIDIn=0                                         Premise(F992)
	S1410= CtrlCP0=0                                            Premise(F993)
	S1411= CP0[ASID]=pid                                        CP0-Hold(S1106,S1410)
	S1412= CtrlEPCIn=0                                          Premise(F994)
	S1413= CtrlExCodeIn=0                                       Premise(F995)
	S1414= CtrlDMem=1                                           Premise(F996)
	S1415= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=base    DMem-Write(S1259,S1261,S1414)
	S1416= CtrlDMem8Word=0                                      Premise(F997)
	S1417= CtrlDR_DMMU1=0                                       Premise(F998)
	S1418= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1112,S1417)
	S1419= CtrlDR_WB=0                                          Premise(F999)
	S1420= CtrlIR_DMMU1=0                                       Premise(F1000)
	S1421= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1115,S1420)
	S1422= CtrlIR_DMMU2=0                                       Premise(F1001)
	S1423= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1117,S1422)
	S1424= CtrlIR_EX=0                                          Premise(F1002)
	S1425= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1119,S1424)
	S1426= CtrlIR_ID=0                                          Premise(F1003)
	S1427= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1121,S1426)
	S1428= CtrlIR_IMMU=0                                        Premise(F1004)
	S1429= CtrlIR_MEM=0                                         Premise(F1005)
	S1430= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1124,S1429)
	S1431= CtrlIR_WB=1                                          Premise(F1006)
	S1432= [IR_WB]={43,rS,rT,offset}                            IR_WB-Write(S1326,S1431)
	S1433= CtrlGPR=0                                            Premise(F1007)
	S1434= GPR[rS]=base                                         GPR-Hold(S1127,S1433)
	S1435= GPR[rT]=a                                            GPR-Hold(S1128,S1433)
	S1436= CtrlIAddrReg=0                                       Premise(F1008)
	S1437= CtrlPC=0                                             Premise(F1009)
	S1438= CtrlPCInc=0                                          Premise(F1010)
	S1439= PC[CIA]=addr                                         PC-Hold(S1132,S1438)
	S1440= PC[Out]=addr+4                                       PC-Hold(S1133,S1437,S1438)
	S1441= CtrlIMem=0                                           Premise(F1011)
	S1442= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1135,S1441)
	S1443= CtrlICacheReg=0                                      Premise(F1012)
	S1444= CtrlIRMux=0                                          Premise(F1013)

WB	S1445= A_EX.Out=FU(base)                                    A_EX-Out(S1380)
	S1446= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1380)
	S1447= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1380)
	S1448= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1382)
	S1449= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1382)
	S1450= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1382)
	S1451= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1384)
	S1452= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1384)
	S1453= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1384)
	S1454= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1386)
	S1455= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1386)
	S1456= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1386)
	S1457= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1388)
	S1458= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1388)
	S1459= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1388)
	S1460= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1400)
	S1461= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1400)
	S1462= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1400)
	S1463= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1402)
	S1464= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1402)
	S1465= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1402)
	S1466= DR_DMMU2.Out=base                                    DR_DMMU2-Out(S1406)
	S1467= DR_DMMU2.Out1_0={base}[1:0]                          DR_DMMU2-Out(S1406)
	S1468= DR_DMMU2.Out4_0={base}[4:0]                          DR_DMMU2-Out(S1406)
	S1469= DR_MEM.Out=base                                      DR_MEM-Out(S1408)
	S1470= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1408)
	S1471= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1408)
	S1472= CP0.ASID=pid                                         CP0-Read-ASID(S1411)
	S1473= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1418)
	S1474= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1418)
	S1475= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1418)
	S1476= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1421)
	S1477= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1421)
	S1478= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1421)
	S1479= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1421)
	S1480= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1421)
	S1481= IR_DMMU2.Out={43,rS,rT,offset}                       IR_DMMU2-Out(S1423)
	S1482= IR_DMMU2.Out31_26=43                                 IR_DMMU2-Out(S1423)
	S1483= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1423)
	S1484= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1423)
	S1485= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1423)
	S1486= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1425)
	S1487= IR_EX.Out31_26=43                                    IR_EX-Out(S1425)
	S1488= IR_EX.Out25_21=rS                                    IR_EX-Out(S1425)
	S1489= IR_EX.Out20_16=rT                                    IR_EX-Out(S1425)
	S1490= IR_EX.Out15_0=offset                                 IR_EX-Out(S1425)
	S1491= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1427)
	S1492= IR_ID.Out31_26=43                                    IR-Out(S1427)
	S1493= IR_ID.Out25_21=rS                                    IR-Out(S1427)
	S1494= IR_ID.Out20_16=rT                                    IR-Out(S1427)
	S1495= IR_ID.Out15_0=offset                                 IR-Out(S1427)
	S1496= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1430)
	S1497= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1430)
	S1498= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1430)
	S1499= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1430)
	S1500= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1430)
	S1501= IR_WB.Out={43,rS,rT,offset}                          IR-Out(S1432)
	S1502= IR_WB.Out31_26=43                                    IR-Out(S1432)
	S1503= IR_WB.Out25_21=rS                                    IR-Out(S1432)
	S1504= IR_WB.Out20_16=rT                                    IR-Out(S1432)
	S1505= IR_WB.Out15_0=offset                                 IR-Out(S1432)
	S1506= PC.CIA=addr                                          PC-Out(S1439)
	S1507= PC.CIA31_28=addr[31:28]                              PC-Out(S1439)
	S1508= PC.Out=addr+4                                        PC-Out(S1440)
	S1509= A_EX.Out=>ALU.A                                      Premise(F1014)
	S1510= ALU.A=FU(base)                                       Path(S1445,S1509)
	S1511= B_EX.Out=>ALU.B                                      Premise(F1015)
	S1512= ALU.B={16{offset[15]},offset}                        Path(S1448,S1511)
	S1513= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1016)
	S1514= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1451,S1513)
	S1515= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1017)
	S1516= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1454,S1515)
	S1517= ALU.Out=>ALUOut_MEM.In                               Premise(F1018)
	S1518= FU.OutID1=>A_EX.In                                   Premise(F1019)
	S1519= IMMEXT.Out=>B_EX.In                                  Premise(F1020)
	S1520= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1021)
	S1521= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1022)
	S1522= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1023)
	S1523= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1024)
	S1524= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1025)
	S1525= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1026)
	S1526= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1027)
	S1527= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1028)
	S1528= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1029)
	S1529= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1030)
	S1530= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1031)
	S1531= FU.Halt_ID=>CU_ID.Halt                               Premise(F1032)
	S1532= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1033)
	S1533= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1034)
	S1534= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1035)
	S1535= FU.Halt_IF=>CU_IF.Halt                               Premise(F1036)
	S1536= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1037)
	S1537= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1038)
	S1538= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1039)
	S1539= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1040)
	S1540= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1041)
	S1541= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1042)
	S1542= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1043)
	S1543= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1044)
	S1544= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1045)
	S1545= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1046)
	S1546= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1047)
	S1547= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1048)
	S1548= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1049)
	S1549= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1050)
	S1550= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1460,S1549)
	S1551= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1051)
	S1552= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1457,S1551)
	S1553= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1552)
	S1554= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1555= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1556= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1557= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1553,S1540)
	S1558= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1052)
	S1559= DR_DMMU2.Out=>DCache.In                              Premise(F1053)
	S1560= DCache.In=base                                       Path(S1466,S1559)
	S1561= DR_MEM.Out=>DCache.In                                Premise(F1054)
	S1562= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1055)
	S1563= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1451,S1562)
	S1564= CP0.ASID=>DMMU.PID                                   Premise(F1056)
	S1565= DMMU.PID=pid                                         Path(S1472,S1564)
	S1566= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1565,S1563)
	S1567= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1566,S1548)
	S1568= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1565,S1563)
	S1569= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1568,S1541)
	S1570= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F1057)
	S1571= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1463,S1570)
	S1572= DR_DMMU2.Out=>DMem.WData                             Premise(F1058)
	S1573= DMem.WData=base                                      Path(S1466,S1572)
	S1574= DCache.Out=>DR_DMMU1.In                              Premise(F1059)
	S1575= DR_MEM.Out=>DR_DMMU1.In                              Premise(F1060)
	S1576= DR_DMMU1.In=base                                     Path(S1469,S1575)
	S1577= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F1061)
	S1578= DR_DMMU2.In=base                                     Path(S1473,S1577)
	S1579= MemDataSelS.Out=>DR_MEM.In                           Premise(F1062)
	S1580= DCache.Hit=>FU.DCacheHit                             Premise(F1063)
	S1581= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1553,S1580)
	S1582= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1064)
	S1583= ICache.Hit=>FU.ICacheHit                             Premise(F1065)
	S1584= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1066)
	S1585= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1476,S1584)
	S1586= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1067)
	S1587= FU.IR_DMMU2={43,rS,rT,offset}                        Path(S1481,S1586)
	S1588= IR_EX.Out=>FU.IR_EX                                  Premise(F1068)
	S1589= FU.IR_EX={43,rS,rT,offset}                           Path(S1486,S1588)
	S1590= IR_ID.Out=>FU.IR_ID                                  Premise(F1069)
	S1591= FU.IR_ID={43,rS,rT,offset}                           Path(S1491,S1590)
	S1592= IR_MEM.Out=>FU.IR_MEM                                Premise(F1070)
	S1593= FU.IR_MEM={43,rS,rT,offset}                          Path(S1496,S1592)
	S1594= IR_WB.Out=>FU.IR_WB                                  Premise(F1071)
	S1595= FU.IR_WB={43,rS,rT,offset}                           Path(S1501,S1594)
	S1596= GPR.Rdata1=>FU.InID1                                 Premise(F1072)
	S1597= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1073)
	S1598= FU.InID1_RReg=rS                                     Path(S1493,S1597)
	S1599= FU.InWB_WReg=5'b00000                                Premise(F1074)
	S1600= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1075)
	S1601= GPR.RReg1=rS                                         Path(S1493,S1600)
	S1602= GPR.Rdata1=base                                      GPR-Read(S1601,S1434)
	S1603= FU.InID1=base                                        Path(S1602,S1596)
	S1604= FU.OutID1=FU(base)                                   FU-Forward(S1603)
	S1605= A_EX.In=FU(base)                                     Path(S1604,S1518)
	S1606= IR_EX.Out25_21=>GPR.RReg2                            Premise(F1076)
	S1607= GPR.RReg2=rS                                         Path(S1488,S1606)
	S1608= GPR.Rdata2=base                                      GPR-Read(S1607,S1434)
	S1609= IMMU.Addr=>IAddrReg.In                               Premise(F1077)
	S1610= PC.Out=>ICache.IEA                                   Premise(F1078)
	S1611= ICache.IEA=addr+4                                    Path(S1508,S1610)
	S1612= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1611)
	S1613= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1612,S1536)
	S1614= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1612,S1583)
	S1615= ICache.Out=>ICacheReg.In                             Premise(F1079)
	S1616= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1080)
	S1617= IMMEXT.In=offset                                     Path(S1495,S1616)
	S1618= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1617)
	S1619= B_EX.In={16{offset[15]},offset}                      Path(S1618,S1519)
	S1620= PC.Out=>IMMU.IEA                                     Premise(F1081)
	S1621= IMMU.IEA=addr+4                                      Path(S1508,S1620)
	S1622= CP0.ASID=>IMMU.PID                                   Premise(F1082)
	S1623= IMMU.PID=pid                                         Path(S1472,S1622)
	S1624= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1623,S1621)
	S1625= IAddrReg.In={pid,addr+4}                             Path(S1624,S1609)
	S1626= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1623,S1621)
	S1627= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1626,S1537)
	S1628= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1083)
	S1629= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1496,S1628)
	S1630= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1084)
	S1631= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1476,S1630)
	S1632= IR_ID.Out=>IR_EX.In                                  Premise(F1085)
	S1633= IR_EX.In={43,rS,rT,offset}                           Path(S1491,S1632)
	S1634= ICache.Out=>IR_ID.In                                 Premise(F1086)
	S1635= ICache.Out=>IR_IMMU.In                               Premise(F1087)
	S1636= IR_EX.Out=>IR_MEM.In                                 Premise(F1088)
	S1637= IR_MEM.In={43,rS,rT,offset}                          Path(S1486,S1636)
	S1638= IR_DMMU2.Out=>IR_WB.In                               Premise(F1089)
	S1639= IR_WB.In={43,rS,rT,offset}                           Path(S1481,S1638)
	S1640= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F1090)
	S1641= GPR.Rdata2=>MemDataSelS.In                           Premise(F1091)
	S1642= MemDataSelS.In=base                                  Path(S1608,S1641)
	S1643= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1092)
	S1644= CU_DMMU1.IRFunc1=rT                                  Path(S1479,S1643)
	S1645= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1093)
	S1646= CU_DMMU1.IRFunc2=rS                                  Path(S1478,S1645)
	S1647= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1094)
	S1648= CU_DMMU1.Op=43                                       Path(S1477,S1647)
	S1649= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1648)
	S1650= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1648)
	S1651= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1095)
	S1652= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1096)
	S1653= CU_DMMU2.IRFunc1=rT                                  Path(S1484,S1652)
	S1654= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1097)
	S1655= CU_DMMU2.IRFunc2=rS                                  Path(S1483,S1654)
	S1656= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1098)
	S1657= CU_DMMU2.Op=43                                       Path(S1482,S1656)
	S1658= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1657)
	S1659= CU_DMMU2.MemDataSelFunc=mds_lha                      CU_DMMU2(S1657)
	S1660= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1099)
	S1661= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1100)
	S1662= CU_EX.IRFunc1=rT                                     Path(S1489,S1661)
	S1663= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1101)
	S1664= CU_EX.IRFunc2=rS                                     Path(S1488,S1663)
	S1665= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1102)
	S1666= CU_EX.Op=43                                          Path(S1487,S1665)
	S1667= CU_EX.Func=alu_add                                   CU_EX(S1666)
	S1668= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1666)
	S1669= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1103)
	S1670= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1104)
	S1671= CU_ID.IRFunc1=rT                                     Path(S1494,S1670)
	S1672= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1105)
	S1673= CU_ID.IRFunc2=rS                                     Path(S1493,S1672)
	S1674= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1106)
	S1675= CU_ID.Op=43                                          Path(S1492,S1674)
	S1676= CU_ID.Func=alu_add                                   CU_ID(S1675)
	S1677= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1675)
	S1678= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1107)
	S1679= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1108)
	S1680= CU_MEM.IRFunc1=rT                                    Path(S1499,S1679)
	S1681= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1109)
	S1682= CU_MEM.IRFunc2=rS                                    Path(S1498,S1681)
	S1683= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1110)
	S1684= CU_MEM.Op=43                                         Path(S1497,S1683)
	S1685= CU_MEM.Func=alu_add                                  CU_MEM(S1684)
	S1686= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1684)
	S1687= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1111)
	S1688= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1112)
	S1689= CU_WB.IRFunc1=rT                                     Path(S1504,S1688)
	S1690= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1113)
	S1691= CU_WB.IRFunc2=rS                                     Path(S1503,S1690)
	S1692= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1114)
	S1693= CU_WB.Op=43                                          Path(S1502,S1692)
	S1694= CU_WB.Func=alu_add                                   CU_WB(S1693)
	S1695= CU_WB.MemDataSelFunc=mds_lha                         CU_WB(S1693)
	S1696= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1115)
	S1697= CtrlA_EX=0                                           Premise(F1116)
	S1698= [A_EX]=FU(base)                                      A_EX-Hold(S1380,S1697)
	S1699= CtrlB_EX=0                                           Premise(F1117)
	S1700= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1382,S1699)
	S1701= CtrlALUOut_MEM=0                                     Premise(F1118)
	S1702= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1384,S1701)
	S1703= CtrlALUOut_DMMU1=0                                   Premise(F1119)
	S1704= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1386,S1703)
	S1705= CtrlALUOut_DMMU2=0                                   Premise(F1120)
	S1706= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1388,S1705)
	S1707= CtrlALUOut_WB=0                                      Premise(F1121)
	S1708= CtrlA_MEM=0                                          Premise(F1122)
	S1709= CtrlA_WB=0                                           Premise(F1123)
	S1710= CtrlB_MEM=0                                          Premise(F1124)
	S1711= CtrlB_WB=0                                           Premise(F1125)
	S1712= CtrlICache=0                                         Premise(F1126)
	S1713= ICache[addr]={43,rS,rT,offset}                       ICache-Hold(S1395,S1712)
	S1714= CtrlIMMU=0                                           Premise(F1127)
	S1715= CtrlDCache=0                                         Premise(F1128)
	S1716= CtrlDMMU=0                                           Premise(F1129)
	S1717= CtrlDAddrReg_DMMU1=0                                 Premise(F1130)
	S1718= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1400,S1717)
	S1719= CtrlDAddrReg_DMMU2=0                                 Premise(F1131)
	S1720= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1402,S1719)
	S1721= CtrlDAddrReg_MEM=0                                   Premise(F1132)
	S1722= CtrlDAddrReg_WB=0                                    Premise(F1133)
	S1723= CtrlDR_DMMU2=0                                       Premise(F1134)
	S1724= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1406,S1723)
	S1725= CtrlDR_MEM=0                                         Premise(F1135)
	S1726= [DR_MEM]=base                                        DR_MEM-Hold(S1408,S1725)
	S1727= CtrlASIDIn=0                                         Premise(F1136)
	S1728= CtrlCP0=0                                            Premise(F1137)
	S1729= CP0[ASID]=pid                                        CP0-Hold(S1411,S1728)
	S1730= CtrlEPCIn=0                                          Premise(F1138)
	S1731= CtrlExCodeIn=0                                       Premise(F1139)
	S1732= CtrlDMem=0                                           Premise(F1140)
	S1733= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=base    DMem-Hold(S1415,S1732)
	S1734= CtrlDMem8Word=0                                      Premise(F1141)
	S1735= CtrlDR_DMMU1=0                                       Premise(F1142)
	S1736= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1418,S1735)
	S1737= CtrlDR_WB=0                                          Premise(F1143)
	S1738= CtrlIR_DMMU1=0                                       Premise(F1144)
	S1739= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1421,S1738)
	S1740= CtrlIR_DMMU2=0                                       Premise(F1145)
	S1741= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1423,S1740)
	S1742= CtrlIR_EX=0                                          Premise(F1146)
	S1743= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1425,S1742)
	S1744= CtrlIR_ID=0                                          Premise(F1147)
	S1745= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1427,S1744)
	S1746= CtrlIR_IMMU=0                                        Premise(F1148)
	S1747= CtrlIR_MEM=0                                         Premise(F1149)
	S1748= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1430,S1747)
	S1749= CtrlIR_WB=0                                          Premise(F1150)
	S1750= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1432,S1749)
	S1751= CtrlGPR=0                                            Premise(F1151)
	S1752= GPR[rS]=base                                         GPR-Hold(S1434,S1751)
	S1753= GPR[rT]=a                                            GPR-Hold(S1435,S1751)
	S1754= CtrlIAddrReg=0                                       Premise(F1152)
	S1755= CtrlPC=0                                             Premise(F1153)
	S1756= CtrlPCInc=0                                          Premise(F1154)
	S1757= PC[CIA]=addr                                         PC-Hold(S1439,S1756)
	S1758= PC[Out]=addr+4                                       PC-Hold(S1440,S1755,S1756)
	S1759= CtrlIMem=0                                           Premise(F1155)
	S1760= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1442,S1759)
	S1761= CtrlICacheReg=0                                      Premise(F1156)
	S1762= CtrlIRMux=0                                          Premise(F1157)

POST	S1698= [A_EX]=FU(base)                                      A_EX-Hold(S1380,S1697)
	S1700= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1382,S1699)
	S1702= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1384,S1701)
	S1704= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1386,S1703)
	S1706= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1388,S1705)
	S1713= ICache[addr]={43,rS,rT,offset}                       ICache-Hold(S1395,S1712)
	S1718= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1400,S1717)
	S1720= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1402,S1719)
	S1724= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1406,S1723)
	S1726= [DR_MEM]=base                                        DR_MEM-Hold(S1408,S1725)
	S1729= CP0[ASID]=pid                                        CP0-Hold(S1411,S1728)
	S1733= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=base    DMem-Hold(S1415,S1732)
	S1736= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1418,S1735)
	S1739= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1421,S1738)
	S1741= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1423,S1740)
	S1743= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1425,S1742)
	S1745= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1427,S1744)
	S1748= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1430,S1747)
	S1750= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1432,S1749)
	S1752= GPR[rS]=base                                         GPR-Hold(S1434,S1751)
	S1753= GPR[rT]=a                                            GPR-Hold(S1435,S1751)
	S1757= PC[CIA]=addr                                         PC-Hold(S1439,S1756)
	S1758= PC[Out]=addr+4                                       PC-Hold(S1440,S1755,S1756)
	S1760= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1442,S1759)

