=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.001351 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000388/0 sec (8.7e-05/0 sec, 0.000301/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000114/0 sec (3.4e-05/3.4e-05 sec, 8e-05/8e-05 sec )
[LOG] Total clause minimization time: 0.000203/0 sec (3.3e-05/3.3e-05 sec, 0.00017/0.00017 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.001918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001375 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000371/0 sec (0.000101/0 sec, 0.00027/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000113/0 sec (4.8e-05/4.8e-05 sec, 6.5e-05/6.5e-05 sec )
[LOG] Total clause minimization time: 0.000185/0 sec (3.3e-05/3.3e-05 sec, 0.000152/0.000152 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.001859 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.009925 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008468/0 sec (0.000143/0 sec, 0.000478/0 sec, 0.001751/0 sec, 0.006096/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.001602/0 sec (5.5e-05/5.5e-05 sec, 0.000117/0.000117 sec, 0.000372/0.000372 sec, 0.001058/0.001058 sec )
[LOG] Total clause minimization time: 0.006269/0 sec (6.4e-05/6.4e-05 sec, 0.000309/0.000309 sec, 0.001226/0.001226 sec, 0.00467/0.00467 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.010607 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 168 8 2 1 156
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.009004 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007643/0 sec (0.000122/0 sec, 0.00041/0 sec, 0.001412/0 sec, 0.005699/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.001705/0 sec (5.2e-05/5.2e-05 sec, 0.000107/0.000107 sec, 0.000316/0.000316 sec, 0.00123/0.00123 sec )
[LOG] Total clause minimization time: 0.005368/0 sec (4.9e-05/4.9e-05 sec, 0.000256/0.000256 sec, 0.000955/0.000955 sec, 0.004108/0.004108 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.009606 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 163 8 2 1 151
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.126918 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 663 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 661 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12433/0 sec (0.000198/0 sec, 0.000737/0 sec, 0.002431/0 sec, 0.007337/0 sec, 0.022417/0 sec, 0.09121/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.017977/0 sec (7.5e-05/7.5e-05 sec, 0.000168/0.000168 sec, 0.00047/0.00047 sec, 0.001323/0.001323 sec, 0.00337/0.00337 sec, 0.012571/0.012571 sec )
[LOG] Total clause minimization time: 0.103189/0 sec (9.7e-05/9.7e-05 sec, 0.000516/0.000516 sec, 0.001816/0.001816 sec, 0.005682/0.005682 sec, 0.018221/0.018221 sec, 0.076857/0.076857 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.127778 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 780 12 2 1 762
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.111345 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 649 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 648 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.108885/0 sec (0.000182/0 sec, 0.000557/0 sec, 0.001964/0 sec, 0.005716/0 sec, 0.017562/0 sec, 0.082904/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.016144/0 sec (8.8e-05/8.8e-05 sec, 0.000137/0.000137 sec, 0.000434/0.000434 sec, 0.001011/0.001011 sec, 0.002835/0.002835 sec, 0.011639/0.011639 sec )
[LOG] Total clause minimization time: 0.089672/0 sec (7.2e-05/7.2e-05 sec, 0.000377/0.000377 sec, 0.001394/0.001394 sec, 0.004357/0.004357 sec, 0.013937/0.013937 sec, 0.069535/0.069535 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.112142 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 741 12 2 1 722
=====================  add8n.aag =====================
[LOG] Relation determinization time: 1.85846 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 3188 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3186 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.85013/2 sec (0.000238/0 sec, 0.000852/0 sec, 0.002903/0 sec, 0.008667/0 sec, 0.027115/1 sec, 0.084875/0 sec, 0.289038/0 sec, 1.43645/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.209565/0 sec (9.5e-05/9.5e-05 sec, 0.000202/0.000202 sec, 0.000564/0.000564 sec, 0.001542/0.001542 sec, 0.004109/0.004109 sec, 0.011663/0.011663 sec, 0.035406/0.035406 sec, 0.155984/0.155984 sec )
[LOG] Total clause minimization time: 1.62399/2 sec (0.000121/0.000121 sec, 0.000591/0.000591 sec, 0.002207/0.002207 sec, 0.006776/0.006776 sec, 0.0222/0.0222 sec, 0.071378/0.071378 sec, 0.249454/0.249454 sec, 1.27126/1.27126 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.85958 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.48 sec (Real time) / 2.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.12 sec (Real time) / 4.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3349 16 2 1 3325
=====================  add8y.aag =====================
[LOG] Relation determinization time: 1.50872 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 3392 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3391 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.50076/1 sec (0.000199/0 sec, 0.000712/0 sec, 0.002397/0 sec, 0.007304/0 sec, 0.023008/0 sec, 0.075781/0 sec, 0.26419/0 sec, 1.12717/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.17092/0 sec (8.2e-05/8.2e-05 sec, 0.000162/0.000162 sec, 0.000472/0.000472 sec, 0.001268/0.001268 sec, 0.003509/0.003509 sec, 0.010331/0.010331 sec, 0.032477/0.032477 sec, 0.122619/0.122619 sec )
[LOG] Total clause minimization time: 1.31317/1 sec (9.4e-05/9.4e-05 sec, 0.000493/0.000493 sec, 0.001782/0.001782 sec, 0.005693/0.005693 sec, 0.018698/0.018698 sec, 0.063623/0.063623 sec, 0.227573/0.227573 sec, 0.995219/0.995219 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.50971 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.15 sec (Real time) / 2.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.13 sec (Real time) / 4.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3518 16 2 1 3493
=====================  add10n.aag =====================
[LOG] Relation determinization time: 27.0237 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 13939 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 13937 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 26.9808/27 sec (0.000271/0 sec, 0.001025/0 sec, 0.003468/0 sec, 0.010006/0 sec, 0.029658/0 sec, 0.093315/0 sec, 0.315401/1 sec, 1.13992/1 sec, 4.52758/4 sec, 20.8602/21 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.57186/5 sec (0.000103/0.000103 sec, 0.000237/0.000237 sec, 0.000654/0.000654 sec, 0.001704/0.001704 sec, 0.004496/0.004496 sec, 0.012456/0.012456 sec, 0.039046/0.039046 sec, 0.125758/0.125758 sec, 0.446262/0.446262 sec, 1.94115/1.94115 sec )
[LOG] Total clause minimization time: 24.3142/22 sec (0.000147/0.000147 sec, 0.000729/0.000729 sec, 0.00267/0.00267 sec, 0.007963/0.007963 sec, 0.02435/0.02435 sec, 0.079045/0.079045 sec, 0.272225/0.272225 sec, 1.00492/1.00492 sec, 4.05963/4.05963 sec, 18.8625/18.8625 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 27.0253 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.92 sec (Real time) / 29.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.60 sec (Real time) / 9.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.64 sec (Real time) / 6.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 14144 20 2 1 14114
=====================  add10y.aag =====================
[LOG] Relation determinization time: 32.2474 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 14903 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 14901 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 32.2043/32 sec (0.000265/0 sec, 0.000864/0 sec, 0.002863/0 sec, 0.008679/0 sec, 0.026112/0 sec, 0.084302/0 sec, 0.287739/0 sec, 1.08386/1 sec, 4.39578/4 sec, 26.3138/27 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.98106/4 sec (0.000115/0.000115 sec, 0.000216/0.000216 sec, 0.000551/0.000551 sec, 0.001577/0.001577 sec, 0.00394/0.00394 sec, 0.011396/0.011396 sec, 0.035224/0.035224 sec, 0.117367/0.117367 sec, 0.435271/0.435271 sec, 2.37541/2.37541 sec )
[LOG] Total clause minimization time: 29.1238/28 sec (0.000125/0.000125 sec, 0.0006/0.0006 sec, 0.002156/0.002156 sec, 0.006719/0.006719 sec, 0.021299/0.021299 sec, 0.070957/0.070957 sec, 0.248003/0.248003 sec, 0.95662/0.95662 sec, 3.93653/3.93653 sec, 23.8808/23.8808 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 32.2488 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.21 sec (Real time) / 34.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.92 sec (Real time) / 8.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.21 sec (Real time) / 6.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15062 20 2 1 15032
=====================  add12n.aag =====================
[LOG] Relation determinization time: 672.599 sec CPU time.
[LOG] Relation determinization time: 682 sec real time.
[LOG] Final circuit size: 62528 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 62526 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 672.332/673 sec (0.000371/0 sec, 0.001298/0 sec, 0.004199/0 sec, 0.011803/0 sec, 0.034555/0 sec, 0.104526/0 sec, 0.335731/1 sec, 1.22339/1 sec, 4.70095/4 sec, 20.4581/21 sec, 89.9512/90 sec, 555.506/556 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 57.3813/54 sec (0.00014/0.00014 sec, 0.000305/0.000305 sec, 0.000801/0.000801 sec, 0.001996/0.001996 sec, 0.005331/0.005331 sec, 0.014214/0.014214 sec, 0.041051/0.041051 sec, 0.134025/0.134025 sec, 0.469982/0.469982 sec, 1.93653/1.93653 sec, 8.29166/8.29166 sec, 46.4853/46.4853 sec )
[LOG] Total clause minimization time: 614.352/619 sec (0.000208/0.000208 sec, 0.000947/0.000947 sec, 0.003239/0.003239 sec, 0.009432/0.009432 sec, 0.028414/0.028414 sec, 0.08832/0.08832 sec, 0.290178/0.290178 sec, 1.07923/1.07923 sec, 4.2085/4.2085 sec, 18.4648/18.4648 sec, 81.5283/81.5283 sec, 508.65/508.65 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 672.602 sec CPU time.
[LOG] Overall execution time: 682 sec real time.
Synthesis time: 681.53 sec (Real time) / 679.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 29.50 sec (Real time) / 29.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 215.84 sec (Real time) / 215.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 62777 24 2 1 62741
=====================  add12y.aag =====================
[LOG] Relation determinization time: 748.657 sec CPU time.
[LOG] Relation determinization time: 758 sec real time.
[LOG] Final circuit size: 62136 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 62134 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 748.383/750 sec (0.000308/0 sec, 0.000992/0 sec, 0.003449/0 sec, 0.010086/0 sec, 0.029934/0 sec, 0.097152/0 sec, 0.307275/1 sec, 1.12222/1 sec, 4.68343/5 sec, 20.841/20 sec, 101.952/102 sec, 619.335/621 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 62.3444/56 sec (0.000133/0.000133 sec, 0.000231/0.000231 sec, 0.00067/0.00067 sec, 0.001796/0.001796 sec, 0.004445/0.004445 sec, 0.013014/0.013014 sec, 0.037334/0.037334 sec, 0.124464/0.124464 sec, 0.484302/0.484302 sec, 2.05974/2.05974 sec, 9.45482/9.45482 sec, 50.1635/50.1635 sec )
[LOG] Total clause minimization time: 685.345/692 sec (0.000149/0.000149 sec, 0.000701/0.000701 sec, 0.002607/0.002607 sec, 0.007884/0.007884 sec, 0.024543/0.024543 sec, 0.08208/0.08208 sec, 0.265205/0.265205 sec, 0.986725/0.986725 sec, 4.17147/4.17147 sec, 18.7154/18.7154 sec, 92.3371/92.3371 sec, 568.751/568.751 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 748.659 sec CPU time.
[LOG] Overall execution time: 758 sec real time.
Synthesis time: 758.08 sec (Real time) / 755.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 24.74 sec (Real time) / 24.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 208.05 sec (Real time) / 207.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 62329 24 2 1 62293
=====================  add14n.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9973.27 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9977.28 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9973.48 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9973.19 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9974.03 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9973.89 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9972.78 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9975.22 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001623 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.9e-05/0 sec (2.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002603 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001551 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.6e-05/0 sec (1.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.00161 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.3e-05/0 sec (3.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002606 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001445 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.6e-05/0 sec (1.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002331 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001836 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4e-05/0 sec (4e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002784 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001451 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.9e-05/0 sec (1.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002402 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001889 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.6e-05/0 sec (4.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003126 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001668 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2e-05/0 sec (2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002656 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002049 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5e-05/0 sec (5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.2e-05/0 sec (4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00333 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001706 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002689 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002111 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.4e-05/0 sec (9.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8.7e-05/0 sec (8.7e-05/8.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003403 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001771 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.6e-05/0 sec (2.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002861 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002354 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.9e-05/0 sec (6.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003821 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001727 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002789 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.6e-05/0 sec (6.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.8e-05/0 sec (5.8e-05/5.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004237 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001729 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.6e-05/0 sec (2.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.0029 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002343 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.6e-05/0 sec (6.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.8e-05/0 sec (5.8e-05/5.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004103 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.05 sec (Real time) / 1.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001797 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.5e-05/0 sec (2.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003006 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.53 sec (Real time) / 1.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002394 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.8e-05/0 sec (6.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004242 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.08 sec (Real time) / 5.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001637 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00281 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.62 sec (Real time) / 4.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.003042 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.5e-05/0 sec (9.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8.7e-05/0 sec (8.7e-05/8.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005439 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 838.22 sec (Real time) / 823.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002314 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.2e-05/0 sec (3.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003826 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 542.14 sec (Real time) / 530.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004156 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000122/0 sec (0.000122/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00011/0 sec (0.00011/0.00011 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00772 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9905.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002562 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.6e-05/0 sec (3.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004417 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.38 sec (Real time) / 9917.84 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.003345 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000202/0 sec (0.000202/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000196/0 sec (0.000196/0.000196 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007077 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.42 sec (Real time) / 9919.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.001987 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.6e-05/0 sec (3.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003743 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.46 sec (Real time) / 9923.44 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.004104 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000127/0 sec (0.000127/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000121/0 sec (0.000121/0.000121 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009099 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9923.55 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002449 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.2e-05/0 sec (4.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004841 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.53 sec (Real time) / 9913.55 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001019 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7e-05/0 sec (2.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001672 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001072 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.8e-05/0 sec (2.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001091 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.3e-05/0 sec (4.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001768 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.000928 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.6e-05/0 sec (2.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.001609 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000332/0 sec (0.000315/0 sec, 1.5e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 7.7e-05/0 sec (6.5e-05/6.5e-05 sec, 1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000228/0 sec (0.000228/0.000228 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002452 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.001333 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000209/0 sec (0.000193/0 sec, 1.4e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 7.2e-05/0 sec (6.1e-05/6.1e-05 sec, 1e-05/1e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000113/0 sec (0.000113/0.000113 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.001485 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000256/0 sec (0.000239/0 sec, 1.5e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 9.7e-05/0 sec (8.4e-05/8.4e-05 sec, 1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000132/0 sec (0.000132/0.000132 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002293 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001252 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000163/0 sec (0.000127/0 sec, 3.4e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 7.1e-05/0 sec (3.9e-05/3.9e-05 sec, 3.1e-05/3.1e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 7.1e-05/0 sec (7.1e-05/7.1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.01454 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012409/0 sec (0.012233/0 sec, 0.000166/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001902/0 sec (0.001736/0.001736 sec, 0.000164/0.000164 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.010127/0 sec (0.010127/0.010127 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016003 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.011028 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009002/0 sec (0.008825/0 sec, 0.000167/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001508/0 sec (0.001343/0.001343 sec, 0.000164/0.000164 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.007103/0 sec (0.007103/0.007103 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012255 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.010578 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008475/0 sec (0.008289/0 sec, 0.000177/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001424/0 sec (0.001248/0.001248 sec, 0.000174/0.000174 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006664/0 sec (0.006664/0.006664 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011844 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.007223 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005377/0 sec (0.005184/0 sec, 0.000183/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000998/0 sec (0.000816/0.000816 sec, 0.00018/0.00018 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003988/0 sec (0.003988/0.003988 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008227 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.42854 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.423191/0 sec (0.402924/0 sec, 0.020247/0 sec, 4e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.058324/0 sec (0.038084/0.038084 sec, 0.020236/0.020236 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.356331/0 sec (0.356331/0.356331 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.430921 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.349749 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.345076/0 sec (0.327959/0 sec, 0.017095/0 sec, 4e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.049285/0 sec (0.032196/0.032196 sec, 0.017081/0.017081 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.287355/0 sec (0.287355/0.287355 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.351614 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.341044 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.336413/1 sec (0.314244/1 sec, 0.022145/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.053338/1 sec (0.031199/0.031199 sec, 0.022135/0.022135 sec, 2e-06/2e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.274597/0 sec (0.274597/0.274597 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.342758 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.220174 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.216089/0 sec (0.198874/0 sec, 0.017196/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.037884/0 sec (0.020693/0.020693 sec, 0.017187/0.017187 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.16992/0 sec (0.16992/0.16992 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.221404 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 96.9629 sec CPU time.
[LOG] Relation determinization time: 97 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 96.8899/97 sec (14.4181/15 sec, 82.4717/82 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 83.6033/83 sec (1.13154/1.13154 sec, 82.4717/82.4717 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 13.0579/13 sec (13.0579/13.0579 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 96.9663 sec CPU time.
[LOG] Overall execution time: 97 sec real time.
Synthesis time: 97.25 sec (Real time) / 96.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 30.3761 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.304/30 sec (9.92873/10 sec, 20.3752/20 sec, 6e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 21.1798/20 sec (0.804593/0.804593 sec, 20.3752/20.3752 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.89537/9 sec (8.89537/8.89537 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 30.3789 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.56 sec (Real time) / 30.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 31.7626 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.6884/32 sec (9.27142/10 sec, 22.417/22 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 23.1914/23 sec (0.774418/0.774418 sec, 22.417/22.417 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 8.27511/8 sec (8.27511/8.27511 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.7651 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.95 sec (Real time) / 31.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 24.8623 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.7915/25 sec (5.05728/5 sec, 19.7342/20 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 20.2192/20 sec (0.485029/0.485029 sec, 19.7342/19.7342 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.34775/5 sec (4.34775/4.34775 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 24.864 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.04 sec (Real time) / 24.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 198.447 sec CPU time.
[LOG] Relation determinization time: 199 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 197.947/198 sec (51.8905/52 sec, 146.057/146 sec, 8e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 151.625/150 sec (5.57847/5.57847 sec, 146.047/146.047 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 45.1936/47 sec (45.1936/45.1936 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 198.45 sec CPU time.
[LOG] Overall execution time: 199 sec real time.
Synthesis time: 198.89 sec (Real time) / 197.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 664.153 sec CPU time.
[LOG] Relation determinization time: 665 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 663.694/665 sec (31.5909/32 sec, 632.103/633 sec, 7e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 635.837/638 sec (3.74227/3.74227 sec, 632.095/632.095 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 26.7683/26 sec (26.7683/26.7683 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 664.154 sec CPU time.
[LOG] Overall execution time: 665 sec real time.
Synthesis time: 665.07 sec (Real time) / 663.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.39 sec (Real time) / 9983.89 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.44 sec (Real time) / 9974.98 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.51 sec (Real time) / 9965.22 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 9932.34 sec (Real time) / 9894.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9965.01 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 9789.27 sec (Real time) / 9744.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9960.46 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9962.12 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9962.07 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9962.65 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002211 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000499/0 sec (8.7e-05/0 sec, 0.000207/0 sec, 9.9e-05/0 sec, 0.000106/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.000188/0 sec (5e-05/5e-05 sec, 5.8e-05/5.8e-05 sec, 3.7e-05/3.7e-05 sec, 4.3e-05/4.3e-05 sec )
[LOG] Total clause minimization time: 0.00022/0 sec (2.2e-05/2.2e-05 sec, 0.000105/0.000105 sec, 4.5e-05/4.5e-05 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0.003194 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.085854 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 423 new AND gates.
[LOG] Size before ABC: 885 AND gates.
[LOG] Size after ABC: 422 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082496/0 sec (0.000284/0 sec, 0.002012/0 sec, 0.002549/0 sec, 0.012951/0 sec, 0.021053/0 sec, 0.023851/0 sec, 0.01532/0 sec, 0.004476/0 sec )
[LOG] Nr of iterations: 190 (3, 6, 12, 37, 47, 46, 27, 12 )
[LOG] Total clause computation time: 0.015982/0 sec (0.000183/0.000183 sec, 0.001421/0.001421 sec, 0.000597/0.000597 sec, 0.002279/0.002279 sec, 0.003644/0.003644 sec, 0.003986/0.003986 sec, 0.002697/0.002697 sec, 0.001175/0.001175 sec )
[LOG] Total clause minimization time: 0.064153/0 sec (8.5e-05/8.5e-05 sec, 0.000547/0.000547 sec, 0.001841/0.001841 sec, 0.010139/0.010139 sec, 0.016731/0.016731 sec, 0.019331/0.019331 sec, 0.012271/0.012271 sec, 0.003208/0.003208 sec )
[LOG] Total clause size reduction: 2135 --> 885 (32 --> 2, 75 --> 12, 154 --> 39, 468 --> 192, 552 --> 254, 495 --> 236, 260 --> 120, 99 --> 30 )
[LOG] Average clause size reduction: 11.2368 --> 4.65789 (10.6667 --> 0.666667, 12.5 --> 2, 12.8333 --> 3.25, 12.6486 --> 5.18919, 11.7447 --> 5.40426, 10.7609 --> 5.13043, 9.62963 --> 4.44444, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.087539 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 566 8 0 1 551
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.888208 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1860 new AND gates.
[LOG] Size before ABC: 4459 AND gates.
[LOG] Size after ABC: 1860 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.880849/1 sec (0.000297/0 sec, 0.000862/0 sec, 0.002707/0 sec, 0.015113/0 sec, 0.08672/0 sec, 0.184404/0 sec, 0.246357/0 sec, 0.1914/1 sec, 0.110543/0 sec, 0.042446/0 sec )
[LOG] Nr of iterations: 678 (3, 6, 12, 39, 125, 158, 151, 100, 55, 29 )
[LOG] Total clause computation time: 0.13696/0 sec (0.000168/0.000168 sec, 0.000252/0.000252 sec, 0.000591/0.000591 sec, 0.002548/0.002548 sec, 0.013301/0.013301 sec, 0.029975/0.029975 sec, 0.037953/0.037953 sec, 0.027831/0.027831 sec, 0.015761/0.015761 sec, 0.00858/0.00858 sec )
[LOG] Total clause minimization time: 0.732411/1 sec (0.000109/0.000109 sec, 0.000574/0.000574 sec, 0.00198/0.00198 sec, 0.012017/0.012017 sec, 0.071404/0.071404 sec, 0.151627/0.151627 sec, 0.206192/0.206192 sec, 0.161863/0.161863 sec, 0.093192/0.093192 sec, 0.033453/0.033453 sec )
[LOG] Total clause size reduction: 9661 --> 4459 (40 --> 2, 95 --> 12, 198 --> 39, 646 --> 206, 1984 --> 896, 2355 --> 1161, 2100 --> 1078, 1287 --> 640, 648 --> 319, 308 --> 106 )
[LOG] Average clause size reduction: 14.2493 --> 6.5767 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.25, 16.5641 --> 5.28205, 15.872 --> 7.168, 14.9051 --> 7.3481, 13.9073 --> 7.13907, 12.87 --> 6.4, 11.7818 --> 5.8, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 0.89044 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.36 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.51 sec (Real time) / 3.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2097 10 0 1 2077
=====================  mult6.aag =====================
[LOG] Relation determinization time: 15.2744 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 8096 new AND gates.
[LOG] Size before ABC: 23372 AND gates.
[LOG] Size after ABC: 8095 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.2462/16 sec (0.000906/0 sec, 0.001508/0 sec, 0.004585/0 sec, 0.023127/0 sec, 0.123867/0 sec, 0.752723/1 sec, 2.0636/2 sec, 3.72488/4 sec, 3.7773/4 sec, 2.91047/3 sec, 1.51594/1 sec, 0.347339/1 sec )
[LOG] Nr of iterations: 2732 (3, 6, 12, 38, 130, 443, 619, 600, 421, 278, 138, 44 )
[LOG] Total clause computation time: 1.87823/0 sec (0.000695/0.000695 sec, 0.000454/0.000454 sec, 0.001035/0.001035 sec, 0.00388/0.00388 sec, 0.017682/0.017682 sec, 0.093031/0.093031 sec, 0.259933/0.259933 sec, 0.46086/0.46086 sec, 0.451591/0.451591 sec, 0.334976/0.334976 sec, 0.19126/0.19126 sec, 0.062836/0.062836 sec )
[LOG] Total clause minimization time: 13.3077/16 sec (0.00018/0.00018 sec, 0.001016/0.001016 sec, 0.003438/0.003438 sec, 0.018795/0.018795 sec, 0.104112/0.104112 sec, 0.65071/0.65071 sec, 1.79001/1.79001 sec, 3.24963/3.24963 sec, 3.3157/3.3157 sec, 2.56904/2.56904 sec, 1.32155/1.32155 sec, 0.283542/0.283542 sec )
[LOG] Total clause size reduction: 46819 --> 23372 (48 --> 2, 115 --> 12, 242 --> 39, 777 --> 198, 2580 --> 939, 8398 --> 4016, 11124 --> 5769, 10183 --> 5487, 6720 --> 3576, 4155 --> 2164, 1918 --> 964, 559 --> 206 )
[LOG] Average clause size reduction: 17.1373 --> 8.5549 (16 --> 0.666667, 19.1667 --> 2, 20.1667 --> 3.25, 20.4474 --> 5.21053, 19.8462 --> 7.22308, 18.9571 --> 9.06546, 17.9709 --> 9.31987, 16.9717 --> 9.145, 15.962 --> 8.49406, 14.946 --> 7.78417, 13.8986 --> 6.98551, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 15.2772 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.95 sec (Real time) / 16.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.89 sec (Real time) / 13.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.12 sec (Real time) / 5.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8441 12 0 1 8418
=====================  mult7.aag =====================
[LOG] Relation determinization time: 443.418 sec CPU time.
[LOG] Relation determinization time: 453 sec real time.
[LOG] Final circuit size: 31213 new AND gates.
[LOG] Size before ABC: 107723 AND gates.
[LOG] Size after ABC: 31213 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 443.288/445 sec (0.001919/0 sec, 0.002311/0 sec, 0.006873/0 sec, 0.03255/0 sec, 0.16513/1 sec, 0.925215/0 sec, 7.52624/8 sec, 35.0086/35 sec, 81.0417/81 sec, 128.138/129 sec, 101.629/102 sec, 57.2699/57 sec, 24.4399/25 sec, 7.10084/7 sec )
[LOG] Nr of iterations: 10363 (3, 6, 12, 37, 125, 436, 1661, 2247, 2222, 1711, 1024, 542, 241, 96 )
[LOG] Total clause computation time: 44.8661/50 sec (0.001613/0.001613 sec, 0.000669/0.000669 sec, 0.001538/0.001538 sec, 0.005346/0.005346 sec, 0.022904/0.022904 sec, 0.111097/0.111097 sec, 0.838953/0.838953 sec, 4.44111/4.44111 sec, 9.32605/9.32605 sec, 12.2047/12.2047 sec, 9.26014/9.26014 sec, 5.30194/5.30194 sec, 2.41978/2.41978 sec, 0.930222/0.930222 sec )
[LOG] Total clause minimization time: 398.103/395 sec (0.000283/0.000283 sec, 0.001593/0.001593 sec, 0.005195/0.005195 sec, 0.02663/0.02663 sec, 0.140209/0.140209 sec, 0.804839/0.804839 sec, 6.6414/6.6414 sec, 30.493/30.493 sec, 71.6423/71.6423 sec, 115.878/115.878 sec, 92.3358/92.3358 sec, 51.9526/51.9526 sec, 22.0131/22.0131 sec, 6.16819/6.16819 sec )
[LOG] Total clause size reduction: 207830 --> 107723 (56 --> 2, 135 --> 12, 286 --> 39, 900 --> 194, 2976 --> 902, 10005 --> 3944, 36520 --> 18091, 47166 --> 25007, 44420 --> 24419, 32490 --> 18005, 18414 --> 9858, 9197 --> 4775, 3840 --> 1933, 1425 --> 542 )
[LOG] Average clause size reduction: 20.055 --> 10.395 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3243 --> 5.24324, 23.808 --> 7.216, 22.9472 --> 9.04587, 21.9868 --> 10.8916, 20.9907 --> 11.1291, 19.991 --> 10.9896, 18.9889 --> 10.5231, 17.9824 --> 9.62695, 16.9686 --> 8.80996, 15.9336 --> 8.02075, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 443.421 sec CPU time.
[LOG] Overall execution time: 453 sec real time.
Synthesis time: 452.99 sec (Real time) / 449.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 57.71 sec (Real time) / 57.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 111.85 sec (Real time) / 111.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31696 14 0 1 31668
=====================  mult8.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9965.45 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9970.37 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9970.38 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9971.23 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9973.12 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9971.49 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9973.02 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9972.57 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9974.84 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002109 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7e-05/0 sec (7e-05/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.003424 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.002045 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.1e-05/0 sec (6.1e-05/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 4.8e-05/0 sec (4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (4e-06/4e-06 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.003188 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.003305 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000134/0 sec (0.000134/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 9.3e-05/0 sec (9.3e-05/9.3e-05 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.005726 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.003269 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000125/0 sec (0.000125/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000108/0 sec (0.000108/0.000108 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (5e-06/5e-06 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.005555 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.006019 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000239/0 sec (0.000239/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000178/0 sec (0.000178/0.000178 sec )
[LOG] Total clause minimization time: 4.9e-05/0 sec (4.9e-05/4.9e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.011738 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.006381 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000268/0 sec (0.000268/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000242/0 sec (0.000242/0.000242 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.012241 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.012888 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000671/0 sec (0.000671/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00052/0 sec (0.00052/0.00052 sec )
[LOG] Total clause minimization time: 0.000118/0 sec (0.000118/0.000118 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.029368 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.012804 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000571/0 sec (0.000571/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00053/0 sec (0.00053/0.00053 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.029477 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.02879 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001419/0 sec (0.001419/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001133/0 sec (0.001133/0.001133 sec )
[LOG] Total clause minimization time: 0.00024/0 sec (0.00024/0.00024 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.085095 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.027779 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001892/0 sec (0.001892/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001811/0 sec (0.001811/0.001811 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.083576 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001524 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.2e-05/0 sec (3e-05/0 sec, 3e-06/0 sec, 1.9e-05/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 3.4e-05/0 sec (2.4e-05/2.4e-05 sec, 1e-06/1e-06 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.002411 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001515 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4e-05/0 sec (1.7e-05/0 sec, 4e-06/0 sec, 1.9e-05/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 1.7e-05/0 sec (9e-06/9e-06 sec, 1e-06/1e-06 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.00251 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.002135 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.8e-05/0 sec (4.5e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 4e-06/0 sec, 3.4e-05/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 6e-05/0 sec (3.8e-05/3.8e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.003352 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.001656 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.5e-05/0 sec (1.9e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2.6e-05/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 2.9e-05/0 sec (1.1e-05/1.1e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.002826 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.002747 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000122/0 sec (6e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 4e-06/0 sec, 4.9e-05/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 9.7e-05/0 sec (5.4e-05/5.4e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.004547 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.00257 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.2e-05/0 sec (3.3e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 4e-06/0 sec, 4.3e-05/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 5.6e-05/0 sec (2.2e-05/2.2e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.004141 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.004029 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000191/0 sec (8.6e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 6e-06/0 sec, 8.4e-05/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000153/0 sec (7.8e-05/7.8e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.006896 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.003234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00013/0 sec (3.6e-05/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 5e-06/0 sec, 7e-05/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 8.3e-05/0 sec (2.5e-05/2.5e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.005591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.00565 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000259/0 sec (0.000108/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 6e-06/0 sec, 0.000123/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000215/0 sec (0.0001/0.0001 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000111/0.000111 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.010466 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.00442 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000184/0 sec (4.9e-05/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 6e-06/0 sec, 0.000105/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000131/0 sec (3.7e-05/3.7e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 8.8e-05/8.8e-05 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.007776 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.008956 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000392/0 sec (0.000153/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 8e-06/0 sec, 0.000197/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000323/0 sec (0.00014/0.00014 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000178/0.000178 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.016699 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.005526 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000271/0 sec (6.5e-05/0 sec, 5e-06/0 sec, 6e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 6e-06/0 sec, 0.000164/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000202/0 sec (4.8e-05/4.8e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000147/0.000147 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.010594 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.011355 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000566/0 sec (0.000227/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 9e-06/0 sec, 0.000289/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000483/0 sec (0.000213/0.000213 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000264/0.000264 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.022397 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.007503 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000353/0 sec (8.3e-05/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 7e-06/0 sec, 0.000215/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000268/0 sec (6.4e-05/6.4e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000196/0.000196 sec )
[LOG] Total clause minimization time: 6e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.014973 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.014795 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000815/0 sec (0.000327/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.2e-05/0 sec, 0.000424/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000718/0 sec (0.000311/0.000311 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000399/0.000399 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.030813 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.009658 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000495/0 sec (0.000108/0 sec, 5e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 9e-06/0 sec, 0.000318/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000389/0 sec (8.7e-05/8.7e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000294/0.000294 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.01962 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.019275 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00098/0 sec (0.000378/0 sec, 7e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1.3e-05/0 sec, 0.000525/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000858/0 sec (0.00036/0.00036 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000487/0.000487 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.041537 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.01155 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000539/0 sec (0.00012/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 8e-06/0 sec, 0.000341/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000425/0 sec (9.7e-05/9.7e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000321/0.000321 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.025728 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.023559 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001111/0 sec (0.00033/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 1.3e-05/0 sec, 0.000704/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000997/0 sec (0.000316/0.000316 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000667/0.000667 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.054123 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.014217 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000702/0 sec (0.000188/0 sec, 6e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 8e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 5e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 1.1e-05/0 sec, 0.000409/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000574/0 sec (0.000173/0.000173 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000389/0.000389 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.031396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.02904 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001743/0 sec (0.000688/0 sec, 9e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.8e-05/0 sec, 0.000932/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001584/0 sec (0.000669/0.000669 sec, 2e-06/2e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000903/0.000903 sec )
[LOG] Total clause minimization time: 1.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.067342 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.016806 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000856/0 sec (0.000174/0 sec, 6e-06/0 sec, 8e-06/0 sec, 6e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 6e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 9e-06/0 sec, 0.000578/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000719/0 sec (0.000151/0.000151 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000556/0.000556 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.040651 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.034117 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00192/0 sec (0.00061/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 8e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 3e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.7e-05/0 sec, 0.001178/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001752/0 sec (0.000596/0.000596 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001146/0.001146 sec )
[LOG] Total clause minimization time: 1.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.084338 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.021017 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001196/0 sec (0.000253/0 sec, 8e-06/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 7e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 8e-06/0 sec, 1.4e-05/0 sec, 0.000771/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000975/0 sec (0.000216/0.000216 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000744/0.000744 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.049895 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.059977 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042948/0 sec (0.006607/0 sec, 0.009994/0 sec, 0.006554/0 sec, 0.006452/0 sec, 0.010601/0 sec, 0.00274/0 sec )
[LOG] Nr of iterations: 47 (7, 12, 6, 2, 13, 7 )
[LOG] Total clause computation time: 0.013185/0 sec (0.00232/0.00232 sec, 0.003856/0.003856 sec, 0.002123/0.002123 sec, 0.000513/0.000513 sec, 0.003568/0.003568 sec, 0.000805/0.000805 sec )
[LOG] Total clause minimization time: 0.029348/0 sec (0.004219/0.004219 sec, 0.006034/0.006034 sec, 0.004363/0.004363 sec, 0.005914/0.005914 sec, 0.006922/0.006922 sec, 0.001896/0.001896 sec )
[LOG] Total clause size reduction: 1210 --> 82 (192 --> 10, 341 --> 20, 150 --> 12, 29 --> 0, 336 --> 29, 162 --> 11 )
[LOG] Average clause size reduction: 25.7447 --> 1.74468 (27.4286 --> 1.42857, 28.4167 --> 1.66667, 25 --> 2, 14.5 --> 0, 25.8462 --> 2.23077, 23.1429 --> 1.57143 )
[LOG] Overall execution time: 0.06209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 218 5 21 1 188
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.199205 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 186 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.151118/0 sec (0.024167/0 sec, 0.029364/0 sec, 0.013977/0 sec, 0.013247/0 sec, 0.019747/0 sec, 0.046324/0 sec, 0.004292/0 sec )
[LOG] Nr of iterations: 77 (10, 16, 7, 5, 12, 20, 7 )
[LOG] Total clause computation time: 0.047326/0 sec (0.011283/0.011283 sec, 0.009772/0.009772 sec, 0.00148/0.00148 sec, 0.001904/0.001904 sec, 0.006461/0.006461 sec, 0.015112/0.015112 sec, 0.001314/0.001314 sec )
[LOG] Total clause minimization time: 0.102998/0 sec (0.012758/0.012758 sec, 0.019401/0.019401 sec, 0.012437/0.012437 sec, 0.011294/0.011294 sec, 0.013172/0.013172 sec, 0.031017/0.031017 sec, 0.002919/0.002919 sec )
[LOG] Total clause size reduction: 2376 --> 186 (333 --> 19, 540 --> 40, 210 --> 9, 136 --> 7, 363 --> 48, 608 --> 52, 186 --> 11 )
[LOG] Average clause size reduction: 30.8571 --> 2.41558 (33.3 --> 1.9, 33.75 --> 2.5, 30 --> 1.28571, 27.2 --> 1.4, 30.25 --> 4, 30.4 --> 2.6, 26.5714 --> 1.57143 )
[LOG] Overall execution time: 0.2018 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 312 6 24 1 275
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.683007 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 185 new AND gates.
[LOG] Size before ABC: 343 AND gates.
[LOG] Size after ABC: 185 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.566978/1 sec (0.047838/0 sec, 0.076303/0 sec, 0.059768/0 sec, 0.027869/0 sec, 0.032812/1 sec, 0.040169/0 sec, 0.16968/0 sec, 0.108464/0 sec, 0.004075/0 sec )
[LOG] Nr of iterations: 113 (10, 15, 8, 7, 9, 14, 12, 32, 6 )
[LOG] Total clause computation time: 0.173588/0 sec (0.026399/0.026399 sec, 0.023428/0.023428 sec, 0.005974/0.005974 sec, 0.002139/0.002139 sec, 0.003482/0.003482 sec, 0.017625/0.017625 sec, 0.060729/0.060729 sec, 0.032278/0.032278 sec, 0.001534/0.001534 sec )
[LOG] Total clause minimization time: 0.391865/1 sec (0.021295/0.021295 sec, 0.052677/0.052677 sec, 0.053713/0.053713 sec, 0.02565/0.02565 sec, 0.029224/0.029224 sec, 0.022315/0.022315 sec, 0.108667/0.108667 sec, 0.07583/0.07583 sec, 0.002494/0.002494 sec )
[LOG] Total clause size reduction: 4006 --> 343 (387 --> 24, 588 --> 44, 287 --> 11, 240 --> 12, 312 --> 14, 494 --> 80, 407 --> 57, 1116 --> 92, 175 --> 9 )
[LOG] Average clause size reduction: 35.4513 --> 3.0354 (38.7 --> 2.4, 39.2 --> 2.93333, 35.875 --> 1.375, 34.2857 --> 1.71429, 34.6667 --> 1.55556, 35.2857 --> 5.71429, 33.9167 --> 4.75, 34.875 --> 2.875, 29.1667 --> 1.5 )
[LOG] Overall execution time: 0.686691 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 430 7 27 1 387
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.96362 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 343 new AND gates.
[LOG] Size before ABC: 639 AND gates.
[LOG] Size after ABC: 343 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.67205/2 sec (0.235464/0 sec, 0.251586/1 sec, 0.099059/0 sec, 0.07778/0 sec, 0.096692/0 sec, 0.057829/0 sec, 0.224622/0 sec, 0.28126/0 sec, 0.333396/1 sec, 0.01436/0 sec )
[LOG] Nr of iterations: 172 (14, 21, 7, 8, 9, 6, 30, 33, 36, 8 )
[LOG] Total clause computation time: 0.533611/1 sec (0.092534/0.092534 sec, 0.07823/0.07823 sec, 0.0041/0.0041 sec, 0.004273/0.004273 sec, 0.010577/0.010577 sec, 0.002795/0.002795 sec, 0.084904/0.084904 sec, 0.121371/0.121371 sec, 0.1293/0.1293 sec, 0.005527/0.005527 sec )
[LOG] Total clause minimization time: 1.13552/1 sec (0.142667/0.142667 sec, 0.17303/0.17303 sec, 0.094855/0.094855 sec, 0.073411/0.073411 sec, 0.085995/0.085995 sec, 0.054952/0.054952 sec, 0.139142/0.139142 sec, 0.159284/0.159284 sec, 0.203441/0.203441 sec, 0.008746/0.008746 sec )
[LOG] Total clause size reduction: 6925 --> 639 (624 --> 39, 940 --> 75, 276 --> 8, 315 --> 11, 352 --> 15, 215 --> 8, 1218 --> 176, 1312 --> 172, 1400 --> 121, 273 --> 14 )
[LOG] Average clause size reduction: 40.2616 --> 3.71512 (44.5714 --> 2.78571, 44.7619 --> 3.57143, 39.4286 --> 1.14286, 39.375 --> 1.375, 39.1111 --> 1.66667, 35.8333 --> 1.33333, 40.6 --> 5.86667, 39.7576 --> 5.21212, 38.8889 --> 3.36111, 34.125 --> 1.75 )
[LOG] Overall execution time: 1.96905 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.19 sec (Real time) / 2.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.14 sec (Real time) / 1.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 633 8 30 1 585
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 5.86116 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 584 new AND gates.
[LOG] Size before ABC: 1104 AND gates.
[LOG] Size after ABC: 584 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.33151/5 sec (0.01577/0 sec, 0.040012/0 sec, 0.484812/0 sec, 0.160954/1 sec, 0.118779/0 sec, 0.149702/0 sec, 0.126369/0 sec, 0.625919/1 sec, 0.449532/0 sec, 1.79556/2 sec, 0.726833/1 sec, 0.637274/0 sec )
[LOG] Nr of iterations: 263 (6, 15, 36, 11, 7, 7, 8, 14, 17, 87, 31, 24 )
[LOG] Total clause computation time: 1.34895/2 sec (0.003178/0.003178 sec, 0.010092/0.010092 sec, 0.058587/0.058587 sec, 0.00717/0.00717 sec, 0.004262/0.004262 sec, 0.004886/0.004886 sec, 0.005551/0.005551 sec, 0.357295/0.357295 sec, 0.127357/0.127357 sec, 0.573938/0.573938 sec, 0.108736/0.108736 sec, 0.087895/0.087895 sec )
[LOG] Total clause minimization time: 3.97771/3 sec (0.0125/0.0125 sec, 0.029736/0.029736 sec, 0.425719/0.425719 sec, 0.153651/0.153651 sec, 0.114438/0.114438 sec, 0.14472/0.14472 sec, 0.120709/0.120709 sec, 0.268288/0.268288 sec, 0.321859/0.321859 sec, 1.21967/1.21967 sec, 0.617519/0.617519 sec, 0.548904/0.548904 sec )
[LOG] Total clause size reduction: 11798 --> 1104 (270 --> 9, 742 --> 45, 1820 --> 101, 510 --> 18, 300 --> 11, 294 --> 10, 336 --> 13, 611 --> 52, 736 --> 78, 3870 --> 554, 1320 --> 107, 989 --> 106 )
[LOG] Average clause size reduction: 44.8593 --> 4.19772 (45 --> 1.5, 49.4667 --> 3, 50.5556 --> 2.80556, 46.3636 --> 1.63636, 42.8571 --> 1.57143, 42 --> 1.42857, 42 --> 1.625, 43.6429 --> 3.71429, 43.2941 --> 4.58824, 44.4828 --> 6.36782, 42.5806 --> 3.45161, 41.2083 --> 4.41667 )
[LOG] Overall execution time: 5.8681 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.14 sec (Real time) / 6.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.23 sec (Real time) / 3.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 922 9 33 1 868
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 13.169 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1126 new AND gates.
[LOG] Size before ABC: 2066 AND gates.
[LOG] Size after ABC: 1125 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.401/12 sec (0.022852/0 sec, 0.044776/0 sec, 0.864918/1 sec, 0.349653/0 sec, 0.316369/0 sec, 0.234245/1 sec, 0.185983/0 sec, 0.259852/0 sec, 0.944447/1 sec, 1.19562/1 sec, 3.73615/4 sec, 2.3673/2 sec, 1.8788/2 sec )
[LOG] Nr of iterations: 403 (6, 13, 42, 13, 10, 9, 6, 9, 16, 31, 94, 135, 19 )
[LOG] Total clause computation time: 2.63887/1 sec (0.003748/0.003748 sec, 0.010983/0.010983 sec, 0.10947/0.10947 sec, 0.015603/0.015603 sec, 0.017617/0.017617 sec, 0.015179/0.015179 sec, 0.006572/0.006572 sec, 0.016919/0.016919 sec, 0.526305/0.526305 sec, 0.371256/0.371256 sec, 0.63024/0.63024 sec, 0.54832/0.54832 sec, 0.366657/0.366657 sec )
[LOG] Total clause minimization time: 9.75371/11 sec (0.019016/0.019016 sec, 0.033598/0.033598 sec, 0.754804/0.754804 sec, 0.333855/0.333855 sec, 0.29857/0.29857 sec, 0.218911/0.218911 sec, 0.179308/0.179308 sec, 0.242825/0.242825 sec, 0.417734/0.417734 sec, 0.823659/0.823659 sec, 3.10402/3.10402 sec, 1.81592/1.81592 sec, 1.51148/1.51148 sec )
[LOG] Total clause size reduction: 19318 --> 2066 (290 --> 9, 684 --> 40, 2296 --> 114, 660 --> 25, 486 --> 25, 424 --> 16, 260 --> 8, 408 --> 15, 750 --> 67, 1470 --> 173, 4464 --> 514, 6298 --> 973, 828 --> 87 )
[LOG] Average clause size reduction: 47.9355 --> 5.12655 (48.3333 --> 1.5, 52.6154 --> 3.07692, 54.6667 --> 2.71429, 50.7692 --> 1.92308, 48.6 --> 2.5, 47.1111 --> 1.77778, 43.3333 --> 1.33333, 45.3333 --> 1.66667, 46.875 --> 4.1875, 47.4194 --> 5.58065, 47.4894 --> 5.46809, 46.6519 --> 7.20741, 43.5789 --> 4.57895 )
[LOG] Overall execution time: 13.1774 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.54 sec (Real time) / 13.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.79 sec (Real time) / 7.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1506 10 35 1 1449
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 21.2005 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 1702 new AND gates.
[LOG] Size before ABC: 3151 AND gates.
[LOG] Size after ABC: 1702 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.1436/20 sec (0.039237/0 sec, 0.086831/0 sec, 1.21219/1 sec, 0.631376/1 sec, 0.457202/0 sec, 0.280291/1 sec, 0.429237/0 sec, 0.301985/0 sec, 1.46773/2 sec, 0.27296/0 sec, 2.09518/2 sec, 3.72811/4 sec, 3.95757/4 sec, 5.1837/5 sec )
[LOG] Nr of iterations: 565 (8, 18, 45, 8, 13, 11, 17, 13, 17, 9, 38, 197, 140, 31 )
[LOG] Total clause computation time: 4.64751/4 sec (0.006461/0.006461 sec, 0.018442/0.018442 sec, 0.091114/0.091114 sec, 0.009806/0.009806 sec, 0.016076/0.016076 sec, 0.01318/0.01318 sec, 0.020357/0.020357 sec, 0.025062/0.025062 sec, 0.60495/0.60495 sec, 0.013437/0.013437 sec, 0.723416/0.723416 sec, 1.06786/1.06786 sec, 1.03448/1.03448 sec, 1.00287/1.00287 sec )
[LOG] Total clause minimization time: 15.4841/16 sec (0.032664/0.032664 sec, 0.068153/0.068153 sec, 1.12038/1.12038 sec, 0.621443/0.621443 sec, 0.440936/0.440936 sec, 0.266946/0.266946 sec, 0.408619/0.408619 sec, 0.27675/0.27675 sec, 0.862128/0.862128 sec, 0.259378/0.259378 sec, 1.37089/1.37089 sec, 2.65618/2.65618 sec, 2.91969/2.91969 sec, 4.17999/4.17999 sec )
[LOG] Total clause size reduction: 28974 --> 3151 (434 --> 19, 1037 --> 59, 2640 --> 128, 413 --> 12, 696 --> 26, 570 --> 19, 896 --> 35, 660 --> 22, 864 --> 94, 424 --> 15, 1924 --> 253, 9996 --> 1346, 6950 --> 986, 1470 --> 137 )
[LOG] Average clause size reduction: 51.2814 --> 5.57699 (54.25 --> 2.375, 57.6111 --> 3.27778, 58.6667 --> 2.84444, 51.625 --> 1.5, 53.5385 --> 2, 51.8182 --> 1.72727, 52.7059 --> 2.05882, 50.7692 --> 1.69231, 50.8235 --> 5.52941, 47.1111 --> 1.66667, 50.6316 --> 6.65789, 50.7411 --> 6.83249, 49.6429 --> 7.04286, 47.4194 --> 4.41935 )
[LOG] Overall execution time: 21.2107 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.70 sec (Real time) / 21.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.36 sec (Real time) / 14.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 2125 11 37 1 2063
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 84.8238 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Final circuit size: 1575 new AND gates.
[LOG] Size before ABC: 2844 AND gates.
[LOG] Size after ABC: 1575 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 81.6926/82 sec (0.05675/0 sec, 0.229595/0 sec, 3.29677/3 sec, 1.53601/2 sec, 1.88471/2 sec, 1.58107/1 sec, 1.87865/2 sec, 1.38393/2 sec, 12.9567/13 sec, 1.98321/2 sec, 14.5324/14 sec, 1.95445/2 sec, 14.7052/15 sec, 15.313/15 sec, 8.40021/9 sec )
[LOG] Nr of iterations: 547 (5, 17, 38, 6, 9, 10, 10, 7, 20, 9, 47, 8, 164, 130, 67 )
[LOG] Total clause computation time: 17.1761/11 sec (0.009025/0.009025 sec, 0.040923/0.040923 sec, 0.334011/0.334011 sec, 0.019041/0.019041 sec, 0.053498/0.053498 sec, 0.152512/0.152512 sec, 0.035878/0.035878 sec, 0.019351/0.019351 sec, 4.56061/4.56061 sec, 0.032213/0.032213 sec, 2.88181/2.88181 sec, 0.048932/0.048932 sec, 4.0939/4.0939 sec, 2.99747/2.99747 sec, 1.8969/1.8969 sec )
[LOG] Total clause minimization time: 64.5028/71 sec (0.04764/0.04764 sec, 0.18838/0.18838 sec, 2.96198/2.96198 sec, 1.51688/1.51688 sec, 1.83101/1.83101 sec, 1.42838/1.42838 sec, 1.84261/1.84261 sec, 1.36443/1.36443 sec, 8.39541/8.39541 sec, 1.95084/1.95084 sec, 11.649/11.649 sec, 1.90535/1.90535 sec, 10.6068/10.6068 sec, 12.3124/12.3124 sec, 6.50167/6.50167 sec )
[LOG] Total clause size reduction: 30048 --> 2844 (268 --> 7, 1056 --> 74, 2405 --> 109, 320 --> 7, 504 --> 17, 558 --> 18, 549 --> 15, 360 --> 11, 1121 --> 117, 464 --> 13, 2622 --> 361, 392 --> 13, 8965 --> 1107, 6966 --> 703, 3498 --> 272 )
[LOG] Average clause size reduction: 54.9324 --> 5.19927 (53.6 --> 1.4, 62.1176 --> 4.35294, 63.2895 --> 2.86842, 53.3333 --> 1.16667, 56 --> 1.88889, 55.8 --> 1.8, 54.9 --> 1.5, 51.4286 --> 1.57143, 56.05 --> 5.85, 51.5556 --> 1.44444, 55.7872 --> 7.68085, 49 --> 1.625, 54.6646 --> 6.75, 53.5846 --> 5.40769, 52.209 --> 4.0597 )
[LOG] Overall execution time: 84.8426 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
Synthesis time: 85.45 sec (Real time) / 84.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.88 sec (Real time) / 7.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 2048 12 40 1 1981
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 33.0762 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 2097 new AND gates.
[LOG] Size before ABC: 4011 AND gates.
[LOG] Size after ABC: 2097 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.4846/32 sec (0.069245/0 sec, 0.060862/0 sec, 1.05008/2 sec, 0.617106/0 sec, 0.429167/1 sec, 0.527926/0 sec, 0.436327/1 sec, 0.645641/0 sec, 1.60746/2 sec, 0.380394/0 sec, 1.40835/2 sec, 0.283258/0 sec, 0.327983/0 sec, 8.06781/8 sec, 5.9417/6 sec, 5.79302/6 sec, 3.83823/4 sec )
[LOG] Nr of iterations: 665 (8, 14, 40, 8, 9, 8, 17, 9, 21, 10, 37, 12, 11, 239, 115, 68, 39 )
[LOG] Total clause computation time: 4.76474/8 sec (0.007741/0.007741 sec, 0.01094/0.01094 sec, 0.066688/0.066688 sec, 0.010259/0.010259 sec, 0.010687/0.010687 sec, 0.016446/0.016446 sec, 0.020327/0.020327 sec, 0.013185/0.013185 sec, 0.705249/0.705249 sec, 0.01107/0.01107 sec, 0.28131/0.28131 sec, 0.013472/0.013472 sec, 0.011501/0.011501 sec, 1.37023/1.37023 sec, 0.912714/0.912714 sec, 0.912487/0.912487 sec, 0.390435/0.390435 sec )
[LOG] Total clause minimization time: 26.7045/24 sec (0.061368/0.061368 sec, 0.049691/0.049691 sec, 0.982804/0.982804 sec, 0.606696/0.606696 sec, 0.418334/0.418334 sec, 0.511363/0.511363 sec, 0.415732/0.415732 sec, 0.632294/0.632294 sec, 0.901631/0.901631 sec, 0.369153/0.369153 sec, 1.12603/1.12603 sec, 0.269621/0.269621 sec, 0.31633/0.31633 sec, 6.69177/6.69177 sec, 5.02596/5.02596 sec, 4.87878/4.87878 sec, 3.44695/3.44695 sec )
[LOG] Total clause size reduction: 39828 --> 4011 (511 --> 13, 936 --> 57, 2769 --> 117, 490 --> 13, 552 --> 16, 476 --> 13, 1072 --> 34, 528 --> 15, 1300 --> 139, 576 --> 16, 2268 --> 311, 682 --> 21, 610 --> 18, 14280 --> 1881, 6726 --> 882, 3886 --> 313, 2166 --> 152 )
[LOG] Average clause size reduction: 59.8917 --> 6.03158 (63.875 --> 1.625, 66.8571 --> 4.07143, 69.225 --> 2.925, 61.25 --> 1.625, 61.3333 --> 1.77778, 59.5 --> 1.625, 63.0588 --> 2, 58.6667 --> 1.66667, 61.9048 --> 6.61905, 57.6 --> 1.6, 61.2973 --> 8.40541, 56.8333 --> 1.75, 55.4545 --> 1.63636, 59.749 --> 7.87029, 58.487 --> 7.66957, 57.1471 --> 4.60294, 55.5385 --> 3.89744 )
[LOG] Overall execution time: 33.0886 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.71 sec (Real time) / 33.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.08 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.97 sec (Real time) / 21.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2633 13 43 1 2560
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 54.8692 sec CPU time.
[LOG] Relation determinization time: 55 sec real time.
[LOG] Final circuit size: 2432 new AND gates.
[LOG] Size before ABC: 4526 AND gates.
[LOG] Size after ABC: 2432 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 52.8563/53 sec (0.083229/0 sec, 0.142872/0 sec, 1.75919/2 sec, 0.440275/0 sec, 0.421785/0 sec, 0.317726/1 sec, 0.303184/0 sec, 0.283274/0 sec, 2.90971/3 sec, 0.657777/1 sec, 2.72708/3 sec, 0.558996/0 sec, 0.393738/1 sec, 0.296087/0 sec, 12.7712/13 sec, 12.7062/12 sec, 9.59102/10 sec, 6.49301/7 sec )
[LOG] Nr of iterations: 766 (10, 22, 40, 10, 10, 12, 9, 13, 22, 8, 26, 10, 14, 9, 222, 209, 82, 38 )
[LOG] Total clause computation time: 8.58121/11 sec (0.011309/0.011309 sec, 0.024075/0.024075 sec, 0.124352/0.124352 sec, 0.016975/0.016975 sec, 0.016181/0.016181 sec, 0.018099/0.018099 sec, 0.055243/0.055243 sec, 0.019803/0.019803 sec, 1.05139/1.05139 sec, 0.02156/0.02156 sec, 0.650696/0.650696 sec, 0.016376/0.016376 sec, 0.019599/0.019599 sec, 0.012914/0.012914 sec, 1.74164/1.74164 sec, 2.91325/2.91325 sec, 0.745687/0.745687 sec, 1.12206/1.12206 sec )
[LOG] Total clause minimization time: 44.2575/42 sec (0.071797/0.071797 sec, 0.118424/0.118424 sec, 1.63414/1.63414 sec, 0.423135/0.423135 sec, 0.405372/0.405372 sec, 0.299413/0.299413 sec, 0.247791/0.247791 sec, 0.263249/0.263249 sec, 1.8576/1.8576 sec, 0.636033/0.636033 sec, 2.0757/2.0757 sec, 0.542436/0.542436 sec, 0.373914/0.373914 sec, 0.283027/0.283027 sec, 11.0244/11.0244 sec, 9.78755/9.78755 sec, 8.84338/8.84338 sec, 5.37008/5.37008 sec )
[LOG] Total clause size reduction: 48268 --> 4526 (693 --> 16, 1596 --> 113, 2925 --> 115, 666 --> 20, 657 --> 23, 792 --> 21, 568 --> 17, 840 --> 23, 1449 --> 163, 476 --> 13, 1675 --> 217, 594 --> 23, 845 --> 27, 512 --> 15, 13923 --> 1527, 12896 --> 1639, 4941 --> 399, 2220 --> 155 )
[LOG] Average clause size reduction: 63.0131 --> 5.90862 (69.3 --> 1.6, 72.5455 --> 5.13636, 73.125 --> 2.875, 66.6 --> 2, 65.7 --> 2.3, 66 --> 1.75, 63.1111 --> 1.88889, 64.6154 --> 1.76923, 65.8636 --> 7.40909, 59.5 --> 1.625, 64.4231 --> 8.34615, 59.4 --> 2.3, 60.3571 --> 1.92857, 56.8889 --> 1.66667, 62.7162 --> 6.87838, 61.7033 --> 7.84211, 60.2561 --> 4.86585, 58.4211 --> 4.07895 )
[LOG] Overall execution time: 54.8832 sec CPU time.
[LOG] Overall execution time: 55 sec real time.
Synthesis time: 55.63 sec (Real time) / 55.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.48 sec (Real time) / 23.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 3003 14 45 1 2926
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 51.471 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 1221 new AND gates.
[LOG] Size before ABC: 2474 AND gates.
[LOG] Size after ABC: 1221 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 48.8249/49 sec (3.17471/3 sec, 5.28982/5 sec, 0.021293/0 sec, 2.21036/2 sec, 3.01231/3 sec, 1.1187/2 sec, 1.19558/1 sec, 1.05583/1 sec, 0.794203/1 sec, 1.10357/1 sec, 0.830583/1 sec, 0.879415/0 sec, 0.673552/1 sec, 1.31055/1 sec, 1.11357/2 sec, 1.35006/1 sec, 4.31008/4 sec, 12.1625/12 sec, 7.21826/8 sec )
[LOG] Nr of iterations: 499 (17, 16, 6, 27, 33, 12, 12, 10, 9, 16, 15, 15, 8, 22, 14, 19, 148, 57, 43 )
[LOG] Total clause computation time: 10.7183/7 sec (3.03773/3.03773 sec, 0.773076/0.773076 sec, 0.008655/0.008655 sec, 0.710386/0.710386 sec, 0.56021/0.56021 sec, 0.063887/0.063887 sec, 0.062863/0.062863 sec, 0.012026/0.012026 sec, 0.0191/0.0191 sec, 0.194059/0.194059 sec, 0.152508/0.152508 sec, 0.113677/0.113677 sec, 0.086036/0.086036 sec, 0.296109/0.296109 sec, 0.268465/0.268465 sec, 0.346676/0.346676 sec, 1.07049/1.07049 sec, 1.72838/1.72838 sec, 1.21397/1.21397 sec )
[LOG] Total clause minimization time: 38.0947/42 sec (0.136537/0.136537 sec, 4.51635/4.51635 sec, 0.012549/0.012549 sec, 1.49903/1.49903 sec, 2.45088/2.45088 sec, 1.05461/1.05461 sec, 1.13253/1.13253 sec, 1.04362/1.04362 sec, 0.774946/0.774946 sec, 0.9092/0.9092 sec, 0.677692/0.677692 sec, 0.765412/0.765412 sec, 0.587381/0.587381 sec, 1.01388/1.01388 sec, 0.844737/0.844737 sec, 1.00295/1.00295 sec, 3.2365/3.2365 sec, 10.4327/10.4327 sec, 6.00323/6.00323 sec )
[LOG] Total clause size reduction: 33103 --> 2474 (1296 --> 52, 1200 --> 50, 395 --> 9, 2028 --> 224, 2464 --> 322, 836 --> 21, 825 --> 18, 666 --> 16, 584 --> 17, 1080 --> 41, 994 --> 60, 980 --> 43, 483 --> 14, 1428 --> 101, 871 --> 44, 1188 --> 80, 9555 --> 884, 3584 --> 285, 2646 --> 193 )
[LOG] Average clause size reduction: 66.3387 --> 4.95792 (76.2353 --> 3.05882, 75 --> 3.125, 65.8333 --> 1.5, 75.1111 --> 8.2963, 74.6667 --> 9.75758, 69.6667 --> 1.75, 68.75 --> 1.5, 66.6 --> 1.6, 64.8889 --> 1.88889, 67.5 --> 2.5625, 66.2667 --> 4, 65.3333 --> 2.86667, 60.375 --> 1.75, 64.9091 --> 4.59091, 62.2143 --> 3.14286, 62.5263 --> 4.21053, 64.5608 --> 5.97297, 62.8772 --> 5, 61.5349 --> 4.48837 )
[LOG] Overall execution time: 51.4873 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 52.01 sec (Real time) / 51.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.84 sec (Real time) / 10.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1833 15 47 1 1752
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 35.8284 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 1983 new AND gates.
[LOG] Size before ABC: 3928 AND gates.
[LOG] Size after ABC: 1983 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 33.5961/33 sec (0.234854/0 sec, 5.86928/6 sec, 0.025136/0 sec, 1.70283/2 sec, 3.07155/3 sec, 0.585368/0 sec, 0.529863/1 sec, 0.395417/0 sec, 0.267911/0 sec, 0.648937/1 sec, 0.562973/1 sec, 0.472577/0 sec, 0.547731/1 sec, 0.564419/0 sec, 0.657062/1 sec, 0.533434/0 sec, 4.36548/5 sec, 0.585445/0 sec, 8.05309/8 sec, 3.92278/4 sec )
[LOG] Nr of iterations: 721 (21, 11, 7, 20, 49, 9, 11, 12, 15, 16, 19, 14, 20, 17, 18, 13, 300, 33, 67, 49 )
[LOG] Total clause computation time: 5.8226/7 sec (0.033466/0.033466 sec, 0.516444/0.516444 sec, 0.009927/0.009927 sec, 0.840672/0.840672 sec, 0.763471/0.763471 sec, 0.052087/0.052087 sec, 0.022945/0.022945 sec, 0.017059/0.017059 sec, 0.050065/0.050065 sec, 0.205941/0.205941 sec, 0.168874/0.168874 sec, 0.114657/0.114657 sec, 0.124503/0.124503 sec, 0.121307/0.121307 sec, 0.098615/0.098615 sec, 0.218676/0.218676 sec, 0.936335/0.936335 sec, 0.096894/0.096894 sec, 0.80589/0.80589 sec, 0.624776/0.624776 sec )
[LOG] Total clause minimization time: 27.7581/26 sec (0.200951/0.200951 sec, 5.35256/5.35256 sec, 0.015118/0.015118 sec, 0.861497/0.861497 sec, 2.30644/2.30644 sec, 0.533138/0.533138 sec, 0.506757/0.506757 sec, 0.378143/0.378143 sec, 0.217647/0.217647 sec, 0.44269/0.44269 sec, 0.393717/0.393717 sec, 0.357597/0.357597 sec, 0.422907/0.422907 sec, 0.442778/0.442778 sec, 0.558088/0.558088 sec, 0.314502/0.314502 sec, 3.42321/3.42321 sec, 0.487907/0.487907 sec, 7.24557/7.24557 sec, 3.29692/3.29692 sec )
[LOG] Total clause size reduction: 50285 --> 3928 (1700 --> 66, 840 --> 22, 498 --> 10, 1558 --> 189, 3888 --> 526, 640 --> 14, 790 --> 17, 858 --> 28, 1078 --> 25, 1140 --> 58, 1350 --> 50, 962 --> 39, 1387 --> 50, 1152 --> 56, 1207 --> 54, 840 --> 39, 20631 --> 1953, 2176 --> 104, 4422 --> 375, 3168 --> 253 )
[LOG] Average clause size reduction: 69.7434 --> 5.44799 (80.9524 --> 3.14286, 76.3636 --> 2, 71.1429 --> 1.42857, 77.9 --> 9.45, 79.3469 --> 10.7347, 71.1111 --> 1.55556, 71.8182 --> 1.54545, 71.5 --> 2.33333, 71.8667 --> 1.66667, 71.25 --> 3.625, 71.0526 --> 2.63158, 68.7143 --> 2.78571, 69.35 --> 2.5, 67.7647 --> 3.29412, 67.0556 --> 3, 64.6154 --> 3, 68.77 --> 6.51, 65.9394 --> 3.15152, 66 --> 5.59701, 64.6531 --> 5.16327 )
[LOG] Overall execution time: 35.8425 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.44 sec (Real time) / 36.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.96 sec (Real time) / 0.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.55 sec (Real time) / 27.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2629 16 49 1 2544
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 68.8656 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 3671 new AND gates.
[LOG] Size before ABC: 7657 AND gates.
[LOG] Size after ABC: 3671 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 65.4899/66 sec (0.196962/0 sec, 0.042174/0 sec, 0.016805/0 sec, 3.45549/4 sec, 4.95229/5 sec, 1.06506/1 sec, 1.39032/1 sec, 0.694251/1 sec, 0.598031/0 sec, 0.850072/1 sec, 0.718184/1 sec, 0.542344/0 sec, 0.641597/1 sec, 1.00217/1 sec, 0.96444/1 sec, 0.840234/1 sec, 13.039/13 sec, 1.28066/1 sec, 1.37609/2 sec, 20.4086/20 sec, 11.4151/12 sec )
[LOG] Nr of iterations: 1093 (18, 12, 6, 21, 37, 10, 11, 11, 18, 24, 11, 13, 13, 17, 17, 16, 578, 39, 42, 97, 82 )
[LOG] Total clause computation time: 12.7667/14 sec (0.030291/0.030291 sec, 0.012005/0.012005 sec, 0.005862/0.005862 sec, 2.11004/2.11004 sec, 1.36575/1.36575 sec, 0.021149/0.021149 sec, 0.021623/0.021623 sec, 0.041407/0.041407 sec, 0.030442/0.030442 sec, 0.328067/0.328067 sec, 0.243944/0.243944 sec, 0.185097/0.185097 sec, 0.069228/0.069228 sec, 0.168757/0.168757 sec, 0.231219/0.231219 sec, 0.160927/0.160927 sec, 2.51403/2.51403 sec, 0.209751/0.209751 sec, 0.233492/0.233492 sec, 3.07813/3.07813 sec, 1.70544/1.70544 sec )
[LOG] Total clause minimization time: 52.6951/52 sec (0.166366/0.166366 sec, 0.029971/0.029971 sec, 0.010869/0.010869 sec, 1.34466/1.34466 sec, 3.58526/3.58526 sec, 1.04371/1.04371 sec, 1.36853/1.36853 sec, 0.652671/0.652671 sec, 0.567299/0.567299 sec, 0.521505/0.521505 sec, 0.474002/0.474002 sec, 0.356962/0.356962 sec, 0.572043/0.572043 sec, 0.833082/0.833082 sec, 0.73287/0.73287 sec, 0.678926/0.678926 sec, 10.5093/10.5093 sec, 1.06971/1.06971 sec, 1.14169/1.14169 sec, 17.3279/17.3279 sec, 9.70769/9.70769 sec )
[LOG] Total clause size reduction: 79572 --> 7657 (1513 --> 55, 968 --> 25, 435 --> 9, 1720 --> 217, 3060 --> 429, 756 --> 15, 830 --> 18, 820 --> 19, 1377 --> 32, 1840 --> 98, 790 --> 39, 936 --> 43, 924 --> 33, 1216 --> 47, 1200 --> 53, 1110 --> 50, 42121 --> 5289, 2736 --> 121, 2911 --> 136, 6720 --> 536, 5589 --> 393 )
[LOG] Average clause size reduction: 72.8015 --> 7.00549 (84.0556 --> 3.05556, 80.6667 --> 2.08333, 72.5 --> 1.5, 81.9048 --> 10.3333, 82.7027 --> 11.5946, 75.6 --> 1.5, 75.4545 --> 1.63636, 74.5455 --> 1.72727, 76.5 --> 1.77778, 76.6667 --> 4.08333, 71.8182 --> 3.54545, 72 --> 3.30769, 71.0769 --> 2.53846, 71.5294 --> 2.76471, 70.5882 --> 3.11765, 69.375 --> 3.125, 72.8737 --> 9.15052, 70.1538 --> 3.10256, 69.3095 --> 3.2381, 69.2784 --> 5.52577, 68.1585 --> 4.79268 )
[LOG] Overall execution time: 68.8864 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 69.92 sec (Real time) / 69.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.79 sec (Real time) / 2.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 58.43 sec (Real time) / 58.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 4362 17 51 1 4273
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 92.8692 sec CPU time.
[LOG] Relation determinization time: 94 sec real time.
[LOG] Final circuit size: 2785 new AND gates.
[LOG] Size before ABC: 5409 AND gates.
[LOG] Size after ABC: 2785 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 88.953/89 sec (0.289542/0 sec, 0.06147/0 sec, 0.028602/0 sec, 6.5906/7 sec, 7.72237/7 sec, 2.76719/3 sec, 1.26413/1 sec, 1.13437/2 sec, 0.920406/1 sec, 1.15539/1 sec, 1.04896/1 sec, 1.06279/1 sec, 1.11746/1 sec, 2.49917/2 sec, 1.60457/2 sec, 1.56855/2 sec, 9.82355/9 sec, 1.8121/2 sec, 1.57431/2 sec, 3.37392/3 sec, 21.847/22 sec, 19.6866/20 sec )
[LOG] Nr of iterations: 975 (25, 13, 7, 26, 47, 11, 11, 14, 13, 24, 12, 16, 11, 23, 16, 17, 319, 41, 41, 54, 163, 71 )
[LOG] Total clause computation time: 14.3158/13 sec (0.047103/0.047103 sec, 0.017067/0.017067 sec, 0.010382/0.010382 sec, 3.23/3.23 sec, 1.29581/1.29581 sec, 0.034712/0.034712 sec, 0.088622/0.088622 sec, 0.02813/0.02813 sec, 0.041043/0.041043 sec, 0.355797/0.355797 sec, 0.282978/0.282978 sec, 0.245631/0.245631 sec, 0.296826/0.296826 sec, 0.647627/0.647627 sec, 0.524374/0.524374 sec, 0.280942/0.280942 sec, 1.85664/1.85664 sec, 0.240635/0.240635 sec, 0.22697/0.22697 sec, 0.380349/0.380349 sec, 2.18167/2.18167 sec, 2.00251/2.00251 sec )
[LOG] Total clause minimization time: 74.6124/76 sec (0.242028/0.242028 sec, 0.044165/0.044165 sec, 0.018099/0.018099 sec, 3.35935/3.35935 sec, 6.42467/6.42467 sec, 2.73229/2.73229 sec, 1.17528/1.17528 sec, 1.106/1.106 sec, 0.879129/0.879129 sec, 0.799032/0.799032 sec, 0.765676/0.765676 sec, 0.816797/0.816797 sec, 0.820372/0.820372 sec, 1.85095/1.85095 sec, 1.07981/1.07981 sec, 1.28716/1.28716 sec, 7.9585/7.9585 sec, 1.57057/1.57057 sec, 1.34644/1.34644 sec, 2.99232/2.99232 sec, 19.6616/19.6616 sec, 17.6822/17.6822 sec )
[LOG] Total clause size reduction: 74506 --> 5409 (2232 --> 88, 1104 --> 29, 546 --> 11, 2250 --> 279, 4094 --> 527, 880 --> 15, 870 --> 16, 1118 --> 29, 1020 --> 22, 1932 --> 69, 913 --> 41, 1230 --> 66, 810 --> 20, 1760 --> 93, 1185 --> 46, 1248 --> 65, 24486 --> 2347, 3040 --> 126, 3000 --> 137, 3922 --> 173, 11826 --> 870, 5040 --> 340 )
[LOG] Average clause size reduction: 76.4164 --> 5.54769 (89.28 --> 3.52, 84.9231 --> 2.23077, 78 --> 1.57143, 86.5385 --> 10.7308, 87.1064 --> 11.2128, 80 --> 1.36364, 79.0909 --> 1.45455, 79.8571 --> 2.07143, 78.4615 --> 1.69231, 80.5 --> 2.875, 76.0833 --> 3.41667, 76.875 --> 4.125, 73.6364 --> 1.81818, 76.5217 --> 4.04348, 74.0625 --> 2.875, 73.4118 --> 3.82353, 76.7586 --> 7.35737, 74.1463 --> 3.07317, 73.1707 --> 3.34146, 72.6296 --> 3.2037, 72.5521 --> 5.33742, 70.9859 --> 4.78873 )
[LOG] Overall execution time: 92.8986 sec CPU time.
[LOG] Overall execution time: 94 sec real time.
Synthesis time: 93.86 sec (Real time) / 92.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.41 sec (Real time) / 1.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 54.38 sec (Real time) / 54.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 3517 18 53 1 3424
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 158.868 sec CPU time.
[LOG] Relation determinization time: 161 sec real time.
[LOG] Final circuit size: 9588 new AND gates.
[LOG] Size before ABC: 20632 AND gates.
[LOG] Size after ABC: 9588 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 154.466/155 sec (0.215006/0 sec, 0.105024/0 sec, 0.021983/0 sec, 4.97006/5 sec, 10.4981/11 sec, 2.18797/2 sec, 0.998489/1 sec, 0.76271/1 sec, 0.923554/1 sec, 1.38997/1 sec, 1.14256/1 sec, 0.992582/1 sec, 0.640966/1 sec, 1.62441/1 sec, 1.12998/2 sec, 1.15694/1 sec, 15.312/15 sec, 3.2221/3 sec, 2.32728/3 sec, 3.73866/3 sec, 4.07821/5 sec, 42.8187/42 sec, 54.2088/55 sec )
[LOG] Nr of iterations: 1896 (22, 20, 6, 31, 61, 10, 9, 11, 11, 27, 16, 18, 12, 24, 18, 16, 458, 45, 46, 37, 60, 819, 119 )
[LOG] Total clause computation time: 22.5047/26 sec (0.03202/0.03202 sec, 0.02436/0.02436 sec, 0.006564/0.006564 sec, 1.47751/1.47751 sec, 1.9465/1.9465 sec, 0.202739/0.202739 sec, 0.015845/0.015845 sec, 0.017837/0.017837 sec, 0.181136/0.181136 sec, 0.172026/0.172026 sec, 0.134417/0.134417 sec, 0.176389/0.176389 sec, 0.131502/0.131502 sec, 0.221715/0.221715 sec, 0.258721/0.258721 sec, 0.323572/0.323572 sec, 2.51682/2.51682 sec, 0.298494/0.298494 sec, 0.270803/0.270803 sec, 0.232355/0.232355 sec, 0.350687/0.350687 sec, 4.86365/4.86365 sec, 8.64908/8.64908 sec )
[LOG] Total clause minimization time: 131.9/129 sec (0.182588/0.182588 sec, 0.080207/0.080207 sec, 0.015321/0.015321 sec, 3.49138/3.49138 sec, 8.54936/8.54936 sec, 1.98504/1.98504 sec, 0.982482/0.982482 sec, 0.744702/0.744702 sec, 0.742206/0.742206 sec, 1.21737/1.21737 sec, 1.00775/1.00775 sec, 0.815772/0.815772 sec, 0.509224/0.509224 sec, 1.40214/1.40214 sec, 0.870881/0.870881 sec, 0.832943/0.832943 sec, 12.7821/12.7821 sec, 2.92246/2.92246 sec, 2.05553/2.05553 sec, 3.50541/3.50541 sec, 3.72618/3.72618 sec, 37.9229/37.9229 sec, 45.5562/45.5562 sec )
[LOG] Total clause size reduction: 149106 --> 20632 (2037 --> 70, 1824 --> 53, 475 --> 9, 2820 --> 360, 5580 --> 802, 828 --> 14, 728 --> 13, 900 --> 16, 890 --> 18, 2288 --> 120, 1305 --> 52, 1462 --> 75, 935 --> 25, 1932 --> 93, 1411 --> 62, 1230 --> 49, 37017 --> 4214, 3520 --> 140, 3555 --> 162, 2808 --> 138, 4543 --> 195, 62168 --> 13289, 8850 --> 663 )
[LOG] Average clause size reduction: 78.6424 --> 10.8819 (92.5909 --> 3.18182, 91.2 --> 2.65, 79.1667 --> 1.5, 90.9677 --> 11.6129, 91.4754 --> 13.1475, 82.8 --> 1.4, 80.8889 --> 1.44444, 81.8182 --> 1.45455, 80.9091 --> 1.63636, 84.7407 --> 4.44444, 81.5625 --> 3.25, 81.2222 --> 4.16667, 77.9167 --> 2.08333, 80.5 --> 3.875, 78.3889 --> 3.44444, 76.875 --> 3.0625, 80.8231 --> 9.20087, 78.2222 --> 3.11111, 77.2826 --> 3.52174, 75.8919 --> 3.72973, 75.7167 --> 3.25, 75.9072 --> 16.2259, 74.3697 --> 5.57143 )
[LOG] Overall execution time: 158.897 sec CPU time.
[LOG] Overall execution time: 161 sec real time.
Synthesis time: 161.49 sec (Real time) / 159.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.75 sec (Real time) / 7.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 321.30 sec (Real time) / 319.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 10370 19 55 1 10273
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 74.7243 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 3530 new AND gates.
[LOG] Size before ABC: 7047 AND gates.
[LOG] Size after ABC: 3530 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 69.4081/69 sec (0.268423/0 sec, 0.064186/0 sec, 0.035338/0 sec, 9.16221/9 sec, 6.1024/6 sec, 1.37905/2 sec, 0.913804/1 sec, 0.469695/0 sec, 0.499679/0 sec, 0.995659/1 sec, 0.784113/1 sec, 1.08971/1 sec, 0.812047/1 sec, 1.3855/2 sec, 0.790745/0 sec, 0.859965/1 sec, 10.8711/11 sec, 0.939752/1 sec, 1.91847/2 sec, 1.88109/2 sec, 2.45188/2 sec, 0.943591/1 sec, 15.6112/16 sec, 9.17844/9 sec )
[LOG] Nr of iterations: 1082 (20, 14, 7, 24, 35, 10, 12, 11, 12, 14, 9, 18, 10, 15, 11, 12, 323, 12, 48, 33, 53, 9, 237, 133 )
[LOG] Total clause computation time: 20.4188/18 sec (0.041585/0.041585 sec, 0.019745/0.019745 sec, 0.012828/0.012828 sec, 6.23236/6.23236 sec, 1.98626/1.98626 sec, 0.026796/0.026796 sec, 0.0593/0.0593 sec, 0.032177/0.032177 sec, 0.02802/0.02802 sec, 0.234151/0.234151 sec, 0.086893/0.086893 sec, 0.154401/0.154401 sec, 0.175665/0.175665 sec, 0.428918/0.428918 sec, 0.293672/0.293672 sec, 0.34558/0.34558 sec, 1.97149/1.97149 sec, 0.172168/0.172168 sec, 0.326147/0.326147 sec, 0.236523/0.236523 sec, 0.338178/0.338178 sec, 0.344881/0.344881 sec, 3.98374/3.98374 sec, 2.88731/2.88731 sec )
[LOG] Total clause minimization time: 48.9437/51 sec (0.226471/0.226471 sec, 0.044254/0.044254 sec, 0.022383/0.022383 sec, 2.92869/2.92869 sec, 4.11484/4.11484 sec, 1.35205/1.35205 sec, 0.854294/0.854294 sec, 0.437334/0.437334 sec, 0.471381/0.471381 sec, 0.76116/0.76116 sec, 0.697045/0.697045 sec, 0.934546/0.934546 sec, 0.636172/0.636172 sec, 0.956225/0.956225 sec, 0.496849/0.496849 sec, 0.514067/0.514067 sec, 8.89044/8.89044 sec, 0.767331/0.767331 sec, 1.59136/1.59136 sec, 1.64388/1.64388 sec, 2.11268/2.11268 sec, 0.598476/0.598476 sec, 11.6037/11.6037 sec, 6.28817/6.28817 sec )
[LOG] Total clause size reduction: 90209 --> 7047 (1938 --> 54, 1313 --> 23, 600 --> 11, 2277 --> 313, 3332 --> 469, 873 --> 12, 1056 --> 18, 950 --> 15, 1034 --> 19, 1209 --> 26, 736 --> 17, 1547 --> 73, 810 --> 16, 1246 --> 53, 880 --> 29, 957 --> 38, 27692 --> 3240, 935 --> 26, 3948 --> 170, 2656 --> 99, 4264 --> 176, 648 --> 19, 18880 --> 1384, 10428 --> 747 )
[LOG] Average clause size reduction: 83.3725 --> 6.51294 (96.9 --> 2.7, 93.7857 --> 1.64286, 85.7143 --> 1.57143, 94.875 --> 13.0417, 95.2 --> 13.4, 87.3 --> 1.2, 88 --> 1.5, 86.3636 --> 1.36364, 86.1667 --> 1.58333, 86.3571 --> 1.85714, 81.7778 --> 1.88889, 85.9444 --> 4.05556, 81 --> 1.6, 83.0667 --> 3.53333, 80 --> 2.63636, 79.75 --> 3.16667, 85.7337 --> 10.031, 77.9167 --> 2.16667, 82.25 --> 3.54167, 80.4848 --> 3, 80.4528 --> 3.32075, 72 --> 2.11111, 79.6624 --> 5.83966, 78.406 --> 5.61654 )
[LOG] Overall execution time: 74.7557 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 75.77 sec (Real time) / 74.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.18 sec (Real time) / 2.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 73.99 sec (Real time) / 73.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 4365 20 58 1 4263
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.049249 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035917/0 sec (0.005897/0 sec, 0.009969/0 sec, 0.004602/0 sec, 0.0043/0 sec, 0.0091/0 sec, 0.002049/0 sec )
[LOG] Nr of iterations: 54 (8, 18, 6, 2, 14, 6 )
[LOG] Total clause computation time: 0.01127/0 sec (0.003011/0.003011 sec, 0.003103/0.003103 sec, 0.001727/0.001727 sec, 0.000629/0.000629 sec, 0.002169/0.002169 sec, 0.000631/0.000631 sec )
[LOG] Total clause minimization time: 0.024204/0 sec (0.002822/0.002822 sec, 0.00673/0.00673 sec, 0.002827/0.002827 sec, 0.003646/0.003646 sec, 0.006796/0.006796 sec, 0.001383/0.001383 sec )
[LOG] Total clause size reduction: 1525 --> 107 (238 --> 13, 561 --> 41, 160 --> 9, 31 --> 0, 390 --> 35, 145 --> 9 )
[LOG] Average clause size reduction: 28.2407 --> 1.98148 (29.75 --> 1.625, 31.1667 --> 2.27778, 26.6667 --> 1.5, 15.5 --> 0, 27.8571 --> 2.5, 24.1667 --> 1.5 )
[LOG] Overall execution time: 0.051211 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 247 5 23 1 214
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.107487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 126 new AND gates.
[LOG] Size before ABC: 194 AND gates.
[LOG] Size after ABC: 126 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082933/0 sec (0.017244/0 sec, 0.010316/0 sec, 0.010909/0 sec, 0.005174/0 sec, 0.003521/0 sec, 0.033441/0 sec, 0.002328/0 sec )
[LOG] Nr of iterations: 82 (11, 11, 8, 5, 6, 35, 6 )
[LOG] Total clause computation time: 0.025593/0 sec (0.007595/0.007595 sec, 0.004494/0.004494 sec, 0.001875/0.001875 sec, 0.000712/0.000712 sec, 0.001739/0.001739 sec, 0.008395/0.008395 sec, 0.000783/0.000783 sec )
[LOG] Total clause minimization time: 0.056493/0 sec (0.009529/0.009529 sec, 0.00573/0.00573 sec, 0.008971/0.008971 sec, 0.004418/0.004418 sec, 0.00175/0.00175 sec, 0.024593/0.024593 sec, 0.001502/0.001502 sec )
[LOG] Total clause size reduction: 2669 --> 194 (390 --> 35, 380 --> 23, 259 --> 13, 144 --> 6, 175 --> 7, 1156 --> 101, 165 --> 9 )
[LOG] Average clause size reduction: 32.5488 --> 2.36585 (35.4545 --> 3.18182, 34.5455 --> 2.09091, 32.375 --> 1.625, 28.8 --> 1.2, 29.1667 --> 1.16667, 33.0286 --> 2.88571, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.109903 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 339 6 26 1 300
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.332464 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 197 new AND gates.
[LOG] Size before ABC: 319 AND gates.
[LOG] Size after ABC: 196 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.281027/0 sec (0.034396/0 sec, 0.036139/0 sec, 0.023768/0 sec, 0.013211/0 sec, 0.017156/0 sec, 0.026717/0 sec, 0.069076/0 sec, 0.058134/0 sec, 0.00243/0 sec )
[LOG] Nr of iterations: 103 (12, 15, 9, 6, 7, 15, 6, 28, 5 )
[LOG] Total clause computation time: 0.091863/0 sec (0.014891/0.014891 sec, 0.014945/0.014945 sec, 0.002449/0.002449 sec, 0.001344/0.001344 sec, 0.002333/0.002333 sec, 0.008491/0.008491 sec, 0.027178/0.027178 sec, 0.019393/0.019393 sec, 0.000839/0.000839 sec )
[LOG] Total clause minimization time: 0.187996/0 sec (0.019343/0.019343 sec, 0.021043/0.021043 sec, 0.021231/0.021231 sec, 0.011807/0.011807 sec, 0.014745/0.014745 sec, 0.018019/0.018019 sec, 0.041798/0.041798 sec, 0.038447/0.038447 sec, 0.001563/0.001563 sec )
[LOG] Total clause size reduction: 3934 --> 319 (506 --> 49, 630 --> 48, 352 --> 21, 215 --> 10, 252 --> 10, 574 --> 75, 200 --> 13, 1053 --> 86, 152 --> 7 )
[LOG] Average clause size reduction: 38.1942 --> 3.09709 (42.1667 --> 4.08333, 42 --> 3.2, 39.1111 --> 2.33333, 35.8333 --> 1.66667, 36 --> 1.42857, 38.2667 --> 5, 33.3333 --> 2.16667, 37.6071 --> 3.07143, 30.4 --> 1.4 )
[LOG] Overall execution time: 0.335313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 450 7 30 1 405
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.477601 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 423 new AND gates.
[LOG] Size before ABC: 699 AND gates.
[LOG] Size after ABC: 423 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.412364/1 sec (0.010167/0 sec, 0.00874/0 sec, 0.05044/0 sec, 0.019023/0 sec, 0.015371/0 sec, 0.013928/0 sec, 0.033857/0 sec, 0.047744/0 sec, 0.144282/0 sec, 0.068812/1 sec )
[LOG] Nr of iterations: 196 (9, 11, 27, 7, 6, 10, 8, 17, 68, 33 )
[LOG] Total clause computation time: 0.100738/0 sec (0.001811/0.001811 sec, 0.001923/0.001923 sec, 0.011152/0.011152 sec, 0.001654/0.001654 sec, 0.002038/0.002038 sec, 0.00221/0.00221 sec, 0.018162/0.018162 sec, 0.012224/0.012224 sec, 0.027552/0.027552 sec, 0.022012/0.022012 sec )
[LOG] Total clause minimization time: 0.309388/1 sec (0.00827/0.00827 sec, 0.006719/0.006719 sec, 0.039049/0.039049 sec, 0.017306/0.017306 sec, 0.01327/0.01327 sec, 0.011627/0.011627 sec, 0.015595/0.015595 sec, 0.035293/0.035293 sec, 0.115802/0.115802 sec, 0.046457/0.046457 sec )
[LOG] Total clause size reduction: 8363 --> 699 (408 --> 17, 500 --> 29, 1274 --> 71, 288 --> 10, 235 --> 8, 414 --> 19, 315 --> 16, 704 --> 86, 2881 --> 355, 1344 --> 88 )
[LOG] Average clause size reduction: 42.6684 --> 3.56633 (45.3333 --> 1.88889, 45.4545 --> 2.63636, 47.1852 --> 2.62963, 41.1429 --> 1.42857, 39.1667 --> 1.33333, 41.4 --> 1.9, 39.375 --> 2, 41.4118 --> 5.05882, 42.3676 --> 5.22059, 40.7273 --> 2.66667 )
[LOG] Overall execution time: 0.480878 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.05 sec (Real time) / 1.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 719 8 33 1 668
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2.47639 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1945 new AND gates.
[LOG] Size before ABC: 3771 AND gates.
[LOG] Size after ABC: 1944 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.36862/2 sec (0.011325/0 sec, 0.016217/0 sec, 0.089586/0 sec, 0.019155/0 sec, 0.017181/0 sec, 0.022015/0 sec, 0.019136/0 sec, 0.069694/0 sec, 0.070984/0 sec, 1.33325/2 sec, 0.463192/0 sec, 0.236894/0 sec )
[LOG] Nr of iterations: 525 (8, 14, 42, 11, 9, 10, 10, 8, 14, 335, 38, 26 )
[LOG] Total clause computation time: 0.375242/0 sec (0.002349/0.002349 sec, 0.004009/0.004009 sec, 0.014537/0.014537 sec, 0.002957/0.002957 sec, 0.002601/0.002601 sec, 0.003565/0.003565 sec, 0.003003/0.003003 sec, 0.038521/0.038521 sec, 0.028842/0.028842 sec, 0.171788/0.171788 sec, 0.055865/0.055865 sec, 0.047205/0.047205 sec )
[LOG] Total clause minimization time: 1.98474/2 sec (0.008901/0.008901 sec, 0.012077/0.012077 sec, 0.074654/0.074654 sec, 0.016086/0.016086 sec, 0.014428/0.014428 sec, 0.018329/0.018329 sec, 0.016038/0.016038 sec, 0.031071/0.031071 sec, 0.041945/0.041945 sec, 1.15513/1.15513 sec, 0.406808/0.406808 sec, 0.189275/0.189275 sec )
[LOG] Total clause size reduction: 25694 --> 3771 (406 --> 12, 741 --> 44, 2296 --> 127, 550 --> 20, 432 --> 16, 477 --> 19, 468 --> 18, 357 --> 18, 650 --> 51, 16366 --> 3260, 1776 --> 101, 1175 --> 85 )
[LOG] Average clause size reduction: 48.941 --> 7.18286 (50.75 --> 1.5, 52.9286 --> 3.14286, 54.6667 --> 3.02381, 50 --> 1.81818, 48 --> 1.77778, 47.7 --> 1.9, 46.8 --> 1.8, 44.625 --> 2.25, 46.4286 --> 3.64286, 48.8537 --> 9.73134, 46.7368 --> 2.65789, 45.1923 --> 3.26923 )
[LOG] Overall execution time: 2.48035 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.93 sec (Real time) / 2.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.04 sec (Real time) / 1.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.68 sec (Real time) / 5.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 2284 9 37 1 2227
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 8.73303 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 5501 new AND gates.
[LOG] Size before ABC: 11285 AND gates.
[LOG] Size after ABC: 5501 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 8.51585/8 sec (0.013293/0 sec, 0.015139/0 sec, 0.145836/0 sec, 0.033291/0 sec, 0.04512/0 sec, 0.046871/0 sec, 0.039986/0 sec, 0.035549/0 sec, 0.149446/0 sec, 0.103152/1 sec, 1.99519/2 sec, 5.06858/5 sec, 0.824398/0 sec )
[LOG] Nr of iterations: 1191 (9, 11, 44, 9, 7, 8, 9, 12, 12, 12, 307, 717, 34 )
[LOG] Total clause computation time: 1.209/1 sec (0.002353/0.002353 sec, 0.003448/0.003448 sec, 0.019187/0.019187 sec, 0.003147/0.003147 sec, 0.002525/0.002525 sec, 0.003444/0.003444 sec, 0.005388/0.005388 sec, 0.004325/0.004325 sec, 0.069705/0.069705 sec, 0.042642/0.042642 sec, 0.250073/0.250073 sec, 0.565678/0.565678 sec, 0.237082/0.237082 sec )
[LOG] Total clause minimization time: 7.28193/7 sec (0.010858/0.010858 sec, 0.011577/0.011577 sec, 0.126115/0.126115 sec, 0.030038/0.030038 sec, 0.04251/0.04251 sec, 0.043333/0.043333 sec, 0.034512/0.034512 sec, 0.031085/0.031085 sec, 0.079535/0.079535 sec, 0.060346/0.060346 sec, 1.73903/1.73903 sec, 4.48651/4.48651 sec, 0.586487/0.586487 sec )
[LOG] Total clause size reduction: 62391 --> 11285 (504 --> 14, 620 --> 35, 2623 --> 138, 480 --> 16, 354 --> 13, 406 --> 12, 456 --> 15, 616 --> 27, 605 --> 54, 594 --> 43, 16218 --> 2928, 37232 --> 7840, 1683 --> 150 )
[LOG] Average clause size reduction: 52.3854 --> 9.47523 (56 --> 1.55556, 56.3636 --> 3.18182, 59.6136 --> 3.13636, 53.3333 --> 1.77778, 50.5714 --> 1.85714, 50.75 --> 1.5, 50.6667 --> 1.66667, 51.3333 --> 2.25, 50.4167 --> 4.5, 49.5 --> 3.58333, 52.8274 --> 9.53746, 51.9275 --> 10.9344, 49.5 --> 4.41176 )
[LOG] Overall execution time: 8.7383 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.82 sec (Real time) / 9.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.13 sec (Real time) / 6.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.99 sec (Real time) / 20.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 5886 10 40 1 5823
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 17.5518 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 9470 new AND gates.
[LOG] Size before ABC: 20585 AND gates.
[LOG] Size after ABC: 9470 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 17.3438/18 sec (0.014763/0 sec, 0.027365/0 sec, 0.138132/1 sec, 0.039571/0 sec, 0.026811/0 sec, 0.027878/0 sec, 0.02916/0 sec, 0.028145/0 sec, 0.156303/0 sec, 0.045581/0 sec, 0.155692/0 sec, 5.0732/5 sec, 9.55833/10 sec, 2.02284/2 sec )
[LOG] Nr of iterations: 1831 (6, 19, 47, 7, 8, 8, 8, 8, 15, 8, 21, 973, 664, 39 )
[LOG] Total clause computation time: 3.17219/3 sec (0.00231/0.00231 sec, 0.005155/0.005155 sec, 0.01898/0.01898 sec, 0.002828/0.002828 sec, 0.002658/0.002658 sec, 0.004486/0.004486 sec, 0.002777/0.002777 sec, 0.003396/0.003396 sec, 0.075757/0.075757 sec, 0.002652/0.002652 sec, 0.045873/0.045873 sec, 0.463816/0.463816 sec, 1.52351/1.52351 sec, 1.01799/1.01799 sec )
[LOG] Total clause minimization time: 14.1244/15 sec (0.012379/0.012379 sec, 0.021998/0.021998 sec, 0.118678/0.118678 sec, 0.036676/0.036676 sec, 0.024076/0.024076 sec, 0.023309/0.023309 sec, 0.026264/0.026264 sec, 0.024629/0.024629 sec, 0.080258/0.080258 sec, 0.042851/0.042851 sec, 0.109373/0.109373 sec, 4.58273/4.58273 sec, 8.01748/8.01748 sec, 1.00369/1.00369 sec )
[LOG] Total clause size reduction: 103757 --> 20585 (340 --> 8, 1206 --> 74, 3036 --> 150, 390 --> 11, 448 --> 13, 441 --> 13, 434 --> 22, 427 --> 16, 840 --> 94, 413 --> 14, 1160 --> 140, 55404 --> 12300, 37128 --> 7533, 2090 --> 197 )
[LOG] Average clause size reduction: 56.6668 --> 11.2425 (56.6667 --> 1.33333, 63.4737 --> 3.89474, 64.5957 --> 3.19149, 55.7143 --> 1.57143, 56 --> 1.625, 55.125 --> 1.625, 54.25 --> 2.75, 53.375 --> 2, 56 --> 6.26667, 51.625 --> 1.75, 55.2381 --> 6.66667, 56.9414 --> 12.6413, 55.9157 --> 11.3449, 53.5897 --> 5.05128 )
[LOG] Overall execution time: 17.5574 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.59 sec (Real time) / 19.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.65 sec (Real time) / 7.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 58.03 sec (Real time) / 57.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 9896 11 43 1 9828
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 6.87641 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3850 new AND gates.
[LOG] Size before ABC: 7535 AND gates.
[LOG] Size after ABC: 3850 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.59309/7 sec (0.01614/0 sec, 0.026084/0 sec, 0.214181/0 sec, 0.040024/0 sec, 0.030793/0 sec, 0.036722/0 sec, 0.032041/0 sec, 0.03702/0 sec, 0.149255/0 sec, 0.079298/1 sec, 0.200095/0 sec, 0.072941/0 sec, 3.14929/3 sec, 1.57336/2 sec, 0.935842/1 sec )
[LOG] Nr of iterations: 908 (7, 14, 77, 6, 7, 6, 8, 7, 13, 6, 18, 7, 497, 139, 96 )
[LOG] Total clause computation time: 1.2566/2 sec (0.002563/0.002563 sec, 0.004747/0.004747 sec, 0.039603/0.039603 sec, 0.002791/0.002791 sec, 0.002888/0.002888 sec, 0.002989/0.002989 sec, 0.003753/0.003753 sec, 0.003418/0.003418 sec, 0.065549/0.065549 sec, 0.005481/0.005481 sec, 0.051094/0.051094 sec, 0.003766/0.003766 sec, 0.333903/0.333903 sec, 0.499092/0.499092 sec, 0.234964/0.234964 sec )
[LOG] Total clause minimization time: 5.31762/5 sec (0.013472/0.013472 sec, 0.021096/0.021096 sec, 0.173618/0.173618 sec, 0.037144/0.037144 sec, 0.027838/0.027838 sec, 0.033654/0.033654 sec, 0.028218/0.028218 sec, 0.03351/0.03351 sec, 0.083446/0.083446 sec, 0.073757/0.073757 sec, 0.148601/0.148601 sec, 0.069081/0.069081 sec, 2.80358/2.80358 sec, 1.07144/1.07144 sec, 0.69916/0.69916 sec )
[LOG] Total clause size reduction: 55423 --> 7535 (438 --> 10, 936 --> 54, 5396 --> 275, 350 --> 7, 414 --> 10, 340 --> 8, 469 --> 12, 396 --> 10, 780 --> 92, 320 --> 7, 1071 --> 112, 372 --> 11, 30256 --> 5792, 8280 --> 685, 5605 --> 450 )
[LOG] Average clause size reduction: 61.0385 --> 8.29846 (62.5714 --> 1.42857, 66.8571 --> 3.85714, 70.0779 --> 3.57143, 58.3333 --> 1.16667, 59.1429 --> 1.42857, 56.6667 --> 1.33333, 58.625 --> 1.5, 56.5714 --> 1.42857, 60 --> 7.07692, 53.3333 --> 1.16667, 59.5 --> 6.22222, 53.1429 --> 1.57143, 60.8773 --> 11.6539, 59.5683 --> 4.92806, 58.3854 --> 4.6875 )
[LOG] Overall execution time: 6.88279 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.70 sec (Real time) / 7.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.03 sec (Real time) / 3.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.40 sec (Real time) / 25.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 4318 12 46 1 4245
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 25.6114 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 9576 new AND gates.
[LOG] Size before ABC: 21182 AND gates.
[LOG] Size after ABC: 9576 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 25.1611/26 sec (0.018891/0 sec, 0.030256/0 sec, 0.28769/1 sec, 0.046336/0 sec, 0.033876/0 sec, 0.061457/0 sec, 0.054918/0 sec, 0.036976/0 sec, 0.363508/0 sec, 0.074835/0 sec, 0.162318/0 sec, 0.068401/1 sec, 0.068536/0 sec, 11.8283/11 sec, 5.06965/6 sec, 4.61537/4 sec, 2.33976/3 sec )
[LOG] Nr of iterations: 1812 (6, 15, 88, 8, 7, 13, 9, 7, 19, 7, 9, 9, 10, 1331, 172, 66, 36 )
[LOG] Total clause computation time: 3.48578/6 sec (0.002185/0.002185 sec, 0.005895/0.005895 sec, 0.048649/0.048649 sec, 0.003917/0.003917 sec, 0.003138/0.003138 sec, 0.012005/0.012005 sec, 0.005906/0.005906 sec, 0.003074/0.003074 sec, 0.167684/0.167684 sec, 0.004006/0.004006 sec, 0.07832/0.07832 sec, 0.004586/0.004586 sec, 0.007798/0.007798 sec, 1.16333/1.16333 sec, 1.13094/1.13094 sec, 0.500506/0.500506 sec, 0.343843/0.343843 sec )
[LOG] Total clause minimization time: 21.6261/20 sec (0.016614/0.016614 sec, 0.024188/0.024188 sec, 0.237973/0.237973 sec, 0.042313/0.042313 sec, 0.030654/0.030654 sec, 0.049294/0.049294 sec, 0.048882/0.048882 sec, 0.033828/0.033828 sec, 0.195349/0.195349 sec, 0.070748/0.070748 sec, 0.083859/0.083859 sec, 0.063707/0.063707 sec, 0.060565/0.060565 sec, 10.6249/10.6249 sec, 3.93476/3.93476 sec, 4.11345/4.11345 sec, 1.99507/1.99507 sec )
[LOG] Total clause size reduction: 121524 --> 21182 (400 --> 8, 1106 --> 54, 6786 --> 336, 539 --> 13, 456 --> 10, 900 --> 29, 592 --> 14, 438 --> 11, 1296 --> 170, 426 --> 10, 560 --> 28, 552 --> 14, 612 --> 40, 89110 --> 19049, 11286 --> 971, 4225 --> 230, 2240 --> 195 )
[LOG] Average clause size reduction: 67.0662 --> 11.6898 (66.6667 --> 1.33333, 73.7333 --> 3.6, 77.1136 --> 3.81818, 67.375 --> 1.625, 65.1429 --> 1.42857, 69.2308 --> 2.23077, 65.7778 --> 1.55556, 62.5714 --> 1.57143, 68.2105 --> 8.94737, 60.8571 --> 1.42857, 62.2222 --> 3.11111, 61.3333 --> 1.55556, 61.2 --> 4, 66.9497 --> 14.3118, 65.6163 --> 5.64535, 64.0152 --> 3.48485, 62.2222 --> 5.41667 )
[LOG] Overall execution time: 25.6186 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.79 sec (Real time) / 27.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.09 sec (Real time) / 8.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.17 sec (Real time) / 41.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 10099 13 50 1 10019
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 17.72 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 6907 new AND gates.
[LOG] Size before ABC: 18185 AND gates.
[LOG] Size after ABC: 6907 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.1759/17 sec (0.452838/0 sec, 0.131735/0 sec, 0.007764/0 sec, 0.169136/0 sec, 0.091101/0 sec, 0.08315/0 sec, 0.046021/1 sec, 0.074488/0 sec, 0.066077/0 sec, 6.90201/7 sec, 0.07298/0 sec, 0.185688/0 sec, 0.091586/0 sec, 0.278282/0 sec, 0.141629/0 sec, 2.93023/3 sec, 4.24521/5 sec, 1.20593/1 sec )
[LOG] Nr of iterations: 1474 (16, 11, 6, 10, 11, 10, 11, 9, 8, 845, 8, 20, 9, 11, 15, 251, 183, 40 )
[LOG] Total clause computation time: 2.0759/3 sec (0.062977/0.062977 sec, 0.040273/0.040273 sec, 0.002765/0.002765 sec, 0.081891/0.081891 sec, 0.035911/0.035911 sec, 0.005716/0.005716 sec, 0.005766/0.005766 sec, 0.005435/0.005435 sec, 0.007393/0.007393 sec, 0.48946/0.48946 sec, 0.036685/0.036685 sec, 0.043222/0.043222 sec, 0.025815/0.025815 sec, 0.015389/0.015389 sec, 0.043395/0.043395 sec, 0.413776/0.413776 sec, 0.498514/0.498514 sec, 0.261513/0.261513 sec )
[LOG] Total clause minimization time: 15.0548/14 sec (0.389591/0.389591 sec, 0.091313/0.091313 sec, 0.004934/0.004934 sec, 0.086965/0.086965 sec, 0.055004/0.055004 sec, 0.077272/0.077272 sec, 0.04013/0.04013 sec, 0.068931/0.068931 sec, 0.058606/0.058606 sec, 6.38181/6.38181 sec, 0.036165/0.036165 sec, 0.142027/0.142027 sec, 0.06562/0.06562 sec, 0.262697/0.262697 sec, 0.097952/0.097952 sec, 2.50999/2.50999 sec, 3.74217/3.74217 sec, 0.943612/0.943612 sec )
[LOG] Total clause size reduction: 107834 --> 18185 (1275 --> 53, 840 --> 22, 415 --> 9, 738 --> 72, 810 --> 55, 720 --> 37, 790 --> 17, 624 --> 14, 539 --> 12, 64144 --> 13694, 525 --> 14, 1406 --> 88, 584 --> 20, 720 --> 25, 994 --> 41, 17500 --> 2324, 12558 --> 1560, 2652 --> 128 )
[LOG] Average clause size reduction: 73.1574 --> 12.3372 (79.6875 --> 3.3125, 76.3636 --> 2, 69.1667 --> 1.5, 73.8 --> 7.2, 73.6364 --> 5, 72 --> 3.7, 71.8182 --> 1.54545, 69.3333 --> 1.55556, 67.375 --> 1.5, 75.9101 --> 16.2059, 65.625 --> 1.75, 70.3 --> 4.4, 64.8889 --> 2.22222, 65.4545 --> 2.27273, 66.2667 --> 2.73333, 69.7211 --> 9.25896, 68.623 --> 8.52459, 66.3 --> 3.2 )
[LOG] Overall execution time: 17.7288 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.21 sec (Real time) / 18.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.22 sec (Real time) / 6.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 37.16 sec (Real time) / 36.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 7467 14 53 1 7382
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 8.42117 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1852 new AND gates.
[LOG] Size before ABC: 3471 AND gates.
[LOG] Size after ABC: 1852 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.62013/7 sec (0.473334/0 sec, 0.606262/1 sec, 0.009377/0 sec, 0.210607/0 sec, 0.289993/0 sec, 0.051668/0 sec, 0.057551/0 sec, 0.082284/0 sec, 0.060613/0 sec, 0.118883/0 sec, 0.101182/1 sec, 0.253317/0 sec, 0.12683/0 sec, 0.35595/0 sec, 0.151444/0 sec, 0.1865/1 sec, 1.20592/1 sec, 2.39305/2 sec, 0.885356/1 sec )
[LOG] Nr of iterations: 600 (30, 11, 6, 8, 14, 9, 9, 12, 10, 15, 15, 29, 11, 37, 18, 15, 167, 138, 46 )
[LOG] Total clause computation time: 1.68553/0 sec (0.392792/0.392792 sec, 0.287933/0.287933 sec, 0.00369/0.00369 sec, 0.08487/0.08487 sec, 0.104683/0.104683 sec, 0.008861/0.008861 sec, 0.005174/0.005174 sec, 0.009453/0.009453 sec, 0.007772/0.007772 sec, 0.045236/0.045236 sec, 0.016621/0.016621 sec, 0.025664/0.025664 sec, 0.014609/0.014609 sec, 0.041744/0.041744 sec, 0.038404/0.038404 sec, 0.019803/0.019803 sec, 0.17847/0.17847 sec, 0.240674/0.240674 sec, 0.159076/0.159076 sec )
[LOG] Total clause minimization time: 5.92325/7 sec (0.080045/0.080045 sec, 0.318136/0.318136 sec, 0.005617/0.005617 sec, 0.125551/0.125551 sec, 0.185005/0.185005 sec, 0.042696/0.042696 sec, 0.052294/0.052294 sec, 0.072674/0.072674 sec, 0.05273/0.05273 sec, 0.07341/0.07341 sec, 0.08437/0.08437 sec, 0.227113/0.227113 sec, 0.112042/0.112042 sec, 0.313305/0.313305 sec, 0.112586/0.112586 sec, 0.166454/0.166454 sec, 1.02412/1.02412 sec, 2.14965/2.14965 sec, 0.725448/0.725448 sec )
[LOG] Total clause size reduction: 44555 --> 3471 (2610 --> 131, 890 --> 22, 440 --> 9, 609 --> 30, 1118 --> 82, 680 --> 12, 672 --> 12, 913 --> 23, 738 --> 16, 1134 --> 40, 1120 --> 31, 2212 --> 188, 780 --> 26, 2772 --> 356, 1292 --> 103, 1050 --> 35, 12284 --> 1432, 10001 --> 759, 3240 --> 164 )
[LOG] Average clause size reduction: 74.2583 --> 5.785 (87 --> 4.36667, 80.9091 --> 2, 73.3333 --> 1.5, 76.125 --> 3.75, 79.8571 --> 5.85714, 75.5556 --> 1.33333, 74.6667 --> 1.33333, 76.0833 --> 1.91667, 73.8 --> 1.6, 75.6 --> 2.66667, 74.6667 --> 2.06667, 76.2759 --> 6.48276, 70.9091 --> 2.36364, 74.9189 --> 9.62162, 71.7778 --> 5.72222, 70 --> 2.33333, 73.5569 --> 8.57485, 72.471 --> 5.5, 70.4348 --> 3.56522 )
[LOG] Overall execution time: 8.43098 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.20 sec (Real time) / 8.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.78 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.32 sec (Real time) / 16.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2452 15 56 1 2362
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 17.3112 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 4837 new AND gates.
[LOG] Size before ABC: 9475 AND gates.
[LOG] Size after ABC: 4837 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.6051/16 sec (0.085086/0 sec, 0.544655/0 sec, 0.006542/0 sec, 0.330678/1 sec, 0.256831/0 sec, 0.124399/0 sec, 0.069332/0 sec, 0.105529/0 sec, 0.088342/0 sec, 0.185125/1 sec, 0.087547/0 sec, 0.134329/0 sec, 0.098578/0 sec, 0.111881/0 sec, 0.185668/0 sec, 0.984888/1 sec, 3.82827/4 sec, 0.489503/1 sec, 4.99725/5 sec, 3.8907/3 sec )
[LOG] Nr of iterations: 1179 (24, 11, 5, 11, 11, 9, 8, 8, 9, 8, 11, 13, 11, 12, 20, 103, 478, 55, 204, 168 )
[LOG] Total clause computation time: 2.51655/2 sec (0.013111/0.013111 sec, 0.065842/0.065842 sec, 0.002621/0.002621 sec, 0.134266/0.134266 sec, 0.097528/0.097528 sec, 0.012922/0.012922 sec, 0.004459/0.004459 sec, 0.004579/0.004579 sec, 0.005211/0.005211 sec, 0.011351/0.011351 sec, 0.008678/0.008678 sec, 0.027278/0.027278 sec, 0.020184/0.020184 sec, 0.018813/0.018813 sec, 0.029291/0.029291 sec, 0.105548/0.105548 sec, 0.614243/0.614243 sec, 0.107003/0.107003 sec, 0.659543/0.659543 sec, 0.574076/0.574076 sec )
[LOG] Total clause minimization time: 14.0638/14 sec (0.07168/0.07168 sec, 0.478642/0.478642 sec, 0.003855/0.003855 sec, 0.196143/0.196143 sec, 0.159056/0.159056 sec, 0.111375/0.111375 sec, 0.064792/0.064792 sec, 0.10086/0.10086 sec, 0.083047/0.083047 sec, 0.173668/0.173668 sec, 0.078731/0.078731 sec, 0.10684/0.10684 sec, 0.078255/0.078255 sec, 0.092918/0.092918 sec, 0.156018/0.156018 sec, 0.876515/0.876515 sec, 3.20387/3.20387 sec, 0.381546/0.381546 sec, 4.33265/4.33265 sec, 3.3133/3.3133 sec )
[LOG] Total clause size reduction: 92091 --> 9475 (2185 --> 74, 940 --> 22, 372 --> 7, 920 --> 85, 910 --> 52, 720 --> 13, 623 --> 11, 616 --> 10, 696 --> 14, 602 --> 12, 850 --> 23, 1008 --> 32, 830 --> 19, 902 --> 24, 1539 --> 65, 8160 --> 1502, 37683 --> 4359, 4212 --> 210, 15631 --> 1929, 12692 --> 1012 )
[LOG] Average clause size reduction: 78.1094 --> 8.03647 (91.0417 --> 3.08333, 85.4545 --> 2, 74.4 --> 1.4, 83.6364 --> 7.72727, 82.7273 --> 4.72727, 80 --> 1.44444, 77.875 --> 1.375, 77 --> 1.25, 77.3333 --> 1.55556, 75.25 --> 1.5, 77.2727 --> 2.09091, 77.5385 --> 2.46154, 75.4545 --> 1.72727, 75.1667 --> 2, 76.95 --> 3.25, 79.2233 --> 14.5825, 78.8347 --> 9.11925, 76.5818 --> 3.81818, 76.6225 --> 9.45588, 75.5476 --> 6.02381 )
[LOG] Overall execution time: 17.3211 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.39 sec (Real time) / 18.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.72 sec (Real time) / 3.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.48 sec (Real time) / 19.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 5479 16 59 1 5384
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 72.5276 sec CPU time.
[LOG] Relation determinization time: 77 sec real time.
[LOG] Final circuit size: 15525 new AND gates.
[LOG] Size before ABC: 38547 AND gates.
[LOG] Size after ABC: 15525 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 71.5739/72 sec (0.08748/0 sec, 0.033266/0 sec, 0.007826/0 sec, 0.217402/0 sec, 0.190233/0 sec, 0.153547/0 sec, 0.141021/1 sec, 0.164958/0 sec, 0.121848/0 sec, 0.16441/0 sec, 0.09725/0 sec, 0.10469/0 sec, 0.078679/0 sec, 0.16693/0 sec, 2.50672/3 sec, 0.605902/1 sec, 13.0815/13 sec, 20.5263/20 sec, 2.40038/3 sec, 19.6432/19 sec, 11.0804/12 sec )
[LOG] Nr of iterations: 3197 (25, 14, 6, 8, 9, 11, 8, 9, 8, 9, 9, 14, 10, 22, 244, 52, 1145, 997, 95, 329, 173 )
[LOG] Total clause computation time: 7.90635/8 sec (0.014301/0.014301 sec, 0.007737/0.007737 sec, 0.002663/0.002663 sec, 0.098641/0.098641 sec, 0.09788/0.09788 sec, 0.016484/0.016484 sec, 0.005167/0.005167 sec, 0.006017/0.006017 sec, 0.005364/0.005364 sec, 0.017588/0.017588 sec, 0.010317/0.010317 sec, 0.01633/0.01633 sec, 0.015488/0.015488 sec, 0.025546/0.025546 sec, 0.187913/0.187913 sec, 0.070234/0.070234 sec, 1.47471/1.47471 sec, 1.62245/1.62245 sec, 0.422323/0.422323 sec, 2.05455/2.05455 sec, 1.73465/1.73465 sec )
[LOG] Total clause minimization time: 63.5732/63 sec (0.072763/0.072763 sec, 0.025367/0.025367 sec, 0.005098/0.005098 sec, 0.118611/0.118611 sec, 0.092194/0.092194 sec, 0.136949/0.136949 sec, 0.135716/0.135716 sec, 0.158786/0.158786 sec, 0.116409/0.116409 sec, 0.146699/0.146699 sec, 0.086799/0.086799 sec, 0.088154/0.088154 sec, 0.063026/0.063026 sec, 0.141059/0.141059 sec, 2.31115/2.31115 sec, 0.534185/0.534185 sec, 11.5733/11.5733 sec, 18.8702/18.8702 sec, 1.97536/1.97536 sec, 17.5795/17.5795 sec, 9.34181/9.34181 sec )
[LOG] Total clause size reduction: 265877 --> 38547 (2400 --> 98, 1287 --> 42, 490 --> 9, 679 --> 35, 768 --> 36, 950 --> 15, 658 --> 11, 744 --> 28, 644 --> 11, 728 --> 14, 720 --> 16, 1157 --> 35, 792 --> 17, 1827 --> 60, 20898 --> 3971, 4335 --> 623, 96096 --> 12878, 82668 --> 15560, 7708 --> 669, 26568 --> 3438, 13760 --> 981 )
[LOG] Average clause size reduction: 83.1645 --> 12.0572 (96 --> 3.92, 91.9286 --> 3, 81.6667 --> 1.5, 84.875 --> 4.375, 85.3333 --> 4, 86.3636 --> 1.36364, 82.25 --> 1.375, 82.6667 --> 3.11111, 80.5 --> 1.375, 80.8889 --> 1.55556, 80 --> 1.77778, 82.6429 --> 2.5, 79.2 --> 1.7, 83.0455 --> 2.72727, 85.6475 --> 16.2746, 83.3654 --> 11.9808, 83.9266 --> 11.2472, 82.9168 --> 15.6068, 81.1368 --> 7.04211, 80.7538 --> 10.4498, 79.5376 --> 5.67052 )
[LOG] Overall execution time: 72.5392 sec CPU time.
[LOG] Overall execution time: 77 sec real time.
Synthesis time: 76.93 sec (Real time) / 75.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.30 sec (Real time) / 10.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 126.23 sec (Real time) / 125.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 16207 17 62 1 16107
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 63.1168 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 11947 new AND gates.
[LOG] Size before ABC: 30830 AND gates.
[LOG] Size after ABC: 11947 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 61.7617/62 sec (0.098412/0 sec, 0.036841/0 sec, 0.008093/0 sec, 0.463838/0 sec, 0.367456/1 sec, 0.122248/0 sec, 0.156592/0 sec, 0.130746/0 sec, 0.129738/0 sec, 0.209305/0 sec, 0.126275/1 sec, 0.175074/0 sec, 0.168464/0 sec, 0.16507/0 sec, 0.218864/0 sec, 0.160598/0 sec, 5.50224/6 sec, 16.0472/16 sec, 1.32892/1 sec, 4.20364/5 sec, 20.0845/20 sec, 11.8575/12 sec )
[LOG] Nr of iterations: 2683 (21, 18, 6, 11, 11, 11, 8, 8, 9, 11, 16, 12, 11, 15, 17, 13, 549, 941, 102, 155, 606, 132 )
[LOG] Total clause computation time: 7.64021/7 sec (0.01437/0.01437 sec, 0.009972/0.009972 sec, 0.00284/0.00284 sec, 0.303841/0.303841 sec, 0.223525/0.223525 sec, 0.009409/0.009409 sec, 0.006093/0.006093 sec, 0.00625/0.00625 sec, 0.007027/0.007027 sec, 0.011921/0.011921 sec, 0.023265/0.023265 sec, 0.014236/0.014236 sec, 0.014095/0.014095 sec, 0.018625/0.018625 sec, 0.044223/0.044223 sec, 0.031563/0.031563 sec, 0.804024/0.804024 sec, 1.26143/1.26143 sec, 0.255117/0.255117 sec, 0.41773/0.41773 sec, 2.55021/2.55021 sec, 1.61044/1.61044 sec )
[LOG] Total clause minimization time: 54.0388/55 sec (0.083732/0.083732 sec, 0.026667/0.026667 sec, 0.005178/0.005178 sec, 0.159696/0.159696 sec, 0.143632/0.143632 sec, 0.112723/0.112723 sec, 0.150375/0.150375 sec, 0.124396/0.124396 sec, 0.122612/0.122612 sec, 0.197245/0.197245 sec, 0.102716/0.102716 sec, 0.160643/0.160643 sec, 0.154205/0.154205 sec, 0.146191/0.146191 sec, 0.174335/0.174335 sec, 0.128772/0.128772 sec, 4.68609/4.68609 sec, 14.7442/14.7442 sec, 1.07166/1.07166 sec, 3.78056/3.78056 sec, 17.5189/17.5189 sec, 10.2442/10.2442 sec )
[LOG] Total clause size reduction: 233693 --> 30830 (2100 --> 79, 1768 --> 42, 515 --> 9, 1020 --> 71, 1010 --> 60, 1000 --> 17, 693 --> 10, 686 --> 11, 776 --> 13, 960 --> 19, 1425 --> 37, 1034 --> 32, 930 --> 20, 1288 --> 30, 1456 --> 48, 1080 --> 31, 48772 --> 4652, 82720 --> 15840, 8787 --> 403, 13244 --> 2473, 51425 --> 6225, 11004 --> 708 )
[LOG] Average clause size reduction: 87.1014 --> 11.4909 (100 --> 3.7619, 98.2222 --> 2.33333, 85.8333 --> 1.5, 92.7273 --> 6.45455, 91.8182 --> 5.45455, 90.9091 --> 1.54545, 86.625 --> 1.25, 85.75 --> 1.375, 86.2222 --> 1.44444, 87.2727 --> 1.72727, 89.0625 --> 2.3125, 86.1667 --> 2.66667, 84.5455 --> 1.81818, 85.8667 --> 2, 85.6471 --> 2.82353, 83.0769 --> 2.38462, 88.8379 --> 8.47359, 87.9065 --> 16.8332, 86.1471 --> 3.95098, 85.4452 --> 15.9548, 84.8597 --> 10.2723, 83.3636 --> 5.36364 )
[LOG] Overall execution time: 63.13 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.06 sec (Real time) / 65.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.84 sec (Real time) / 9.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 104.62 sec (Real time) / 104.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 12669 18 65 1 12564
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.22 sec (Real time) / 9975.84 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 1001.24 sec CPU time.
[LOG] Relation determinization time: 1030 sec real time.
[LOG] Final circuit size: 157698 new AND gates.
[LOG] Size before ABC: 643289 AND gates.
[LOG] Size after ABC: 157698 AND gates.
[LOG] Time for optimizing with ABC: 27 seconds.
[LOG] Total time for all control signals: 998.447/1001 sec (0.114868/0 sec, 0.039155/1 sec, 0.008051/0 sec, 0.638492/0 sec, 0.468824/1 sec, 0.204341/0 sec, 0.283907/0 sec, 0.294323/0 sec, 0.195574/1 sec, 0.473396/0 sec, 0.198616/0 sec, 0.217921/0 sec, 0.222751/1 sec, 0.210446/0 sec, 0.211743/0 sec, 0.177579/0 sec, 3.54939/4 sec, 0.271353/0 sec, 1.04207/1 sec, 708.474/710 sec, 5.59646/6 sec, 3.43366/3 sec, 207.946/209 sec, 64.1737/64 sec )
[LOG] Nr of iterations: 30534 (24, 15, 5, 8, 9, 9, 8, 8, 8, 11, 11, 10, 17, 20, 20, 13, 362, 19, 122, 28943, 20, 14, 710, 148 )
[LOG] Total clause computation time: 101.604/121 sec (0.019373/0.019373 sec, 0.009494/0.009494 sec, 0.002603/0.002603 sec, 0.320257/0.320257 sec, 0.335746/0.335746 sec, 0.008232/0.008232 sec, 0.00697/0.00697 sec, 0.007386/0.007386 sec, 0.010229/0.010229 sec, 0.015151/0.015151 sec, 0.032128/0.032128 sec, 0.012212/0.012212 sec, 0.01898/0.01898 sec, 0.028292/0.028292 sec, 0.023555/0.023555 sec, 0.026571/0.026571 sec, 0.446692/0.446692 sec, 0.047079/0.047079 sec, 0.174853/0.174853 sec, 58.2562/58.2562 sec, 0.91934/0.91934 sec, 0.790549/0.790549 sec, 27.4392/27.4392 sec, 12.6527/12.6527 sec )
[LOG] Total clause minimization time: 895.263/878 sec (0.095137/0.095137 sec, 0.029486/0.029486 sec, 0.005392/0.005392 sec, 0.31802/0.31802 sec, 0.132886/0.132886 sec, 0.196045/0.196045 sec, 0.276853/0.276853 sec, 0.286847/0.286847 sec, 0.185255/0.185255 sec, 0.458106/0.458106 sec, 0.166342/0.166342 sec, 0.205577/0.205577 sec, 0.203503/0.203503 sec, 0.181781/0.181781 sec, 0.187906/0.187906 sec, 0.150821/0.150821 sec, 3.09633/3.09633 sec, 0.223911/0.223911 sec, 0.865211/0.865211 sec, 648.679/648.679 sec, 4.67645/4.67645 sec, 2.64272/2.64272 sec, 180.483/180.483 sec, 51.5163/51.5163 sec )
[LOG] Total clause size reduction: 2929424 --> 643289 (2645 --> 81, 1596 --> 36, 452 --> 7, 784 --> 41, 888 --> 42, 880 --> 9, 763 --> 9, 756 --> 9, 749 --> 10, 1060 --> 18, 1050 --> 16, 936 --> 16, 1648 --> 46, 1938 --> 93, 1919 --> 75, 1200 --> 30, 35739 --> 3065, 1764 --> 103, 11737 --> 493, 2778432 --> 632718, 1805 --> 108, 1222 --> 38, 65937 --> 5425, 13524 --> 801 )
[LOG] Average clause size reduction: 95.9397 --> 21.068 (110.208 --> 3.375, 106.4 --> 2.4, 90.4 --> 1.4, 98 --> 5.125, 98.6667 --> 4.66667, 97.7778 --> 1, 95.375 --> 1.125, 94.5 --> 1.125, 93.625 --> 1.25, 96.3636 --> 1.63636, 95.4545 --> 1.45455, 93.6 --> 1.6, 96.9412 --> 2.70588, 96.9 --> 4.65, 95.95 --> 3.75, 92.3077 --> 2.30769, 98.7265 --> 8.46685, 92.8421 --> 5.42105, 96.2049 --> 4.04098, 95.9967 --> 21.8608, 90.25 --> 5.4, 87.2857 --> 2.71429, 92.869 --> 7.64085, 91.3784 --> 5.41216 )
[LOG] Overall execution time: 1001.26 sec CPU time.
[LOG] Overall execution time: 1030 sec real time.
Synthesis time: 1030.11 sec (Real time) / 1024.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 52.09 sec (Real time) / 51.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3238.69 sec (Real time) / 3231.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 158500 20 71 1 158385
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.047781 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034548/0 sec (0.006268/0 sec, 0.007454/0 sec, 0.003737/0 sec, 0.005879/0 sec, 0.009559/0 sec, 0.001651/0 sec )
[LOG] Nr of iterations: 52 (8, 15, 5, 2, 16, 6 )
[LOG] Total clause computation time: 0.009156/0 sec (0.002386/0.002386 sec, 0.002331/0.002331 sec, 0.001281/0.001281 sec, 0.000189/0.000189 sec, 0.002404/0.002404 sec, 0.000565/0.000565 sec )
[LOG] Total clause minimization time: 0.024963/0 sec (0.003827/0.003827 sec, 0.004997/0.004997 sec, 0.002405/0.002405 sec, 0.005676/0.005676 sec, 0.007007/0.007007 sec, 0.001051/0.001051 sec )
[LOG] Total clause size reduction: 1454 --> 106 (238 --> 16, 462 --> 33, 128 --> 8, 31 --> 0, 450 --> 40, 145 --> 9 )
[LOG] Average clause size reduction: 27.9615 --> 2.03846 (29.75 --> 2, 30.8 --> 2.2, 25.6 --> 1.6, 15.5 --> 0, 28.125 --> 2.5, 24.1667 --> 1.5 )
[LOG] Overall execution time: 0.049582 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 243 5 23 1 211
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.122604 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 134 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.094588/1 sec (0.018093/0 sec, 0.01329/1 sec, 0.009641/0 sec, 0.007014/0 sec, 0.009259/0 sec, 0.035064/0 sec, 0.002227/0 sec )
[LOG] Nr of iterations: 88 (12, 16, 6, 8, 9, 31, 6 )
[LOG] Total clause computation time: 0.03148/0 sec (0.006457/0.006457 sec, 0.004684/0.004684 sec, 0.004573/0.004573 sec, 0.001533/0.001533 sec, 0.002543/0.002543 sec, 0.01094/0.01094 sec, 0.00075/0.00075 sec )
[LOG] Total clause minimization time: 0.062317/1 sec (0.011531/0.011531 sec, 0.008489/0.008489 sec, 0.005005/0.005005 sec, 0.005388/0.005388 sec, 0.006625/0.006625 sec, 0.023843/0.023843 sec, 0.001436/0.001436 sec )
[LOG] Total clause size reduction: 2901 --> 209 (429 --> 27, 570 --> 33, 185 --> 8, 252 --> 13, 280 --> 29, 1020 --> 90, 165 --> 9 )
[LOG] Average clause size reduction: 32.9659 --> 2.375 (35.75 --> 2.25, 35.625 --> 2.0625, 30.8333 --> 1.33333, 31.5 --> 1.625, 31.1111 --> 3.22222, 32.9032 --> 2.90323, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.125044 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 341 6 26 1 302
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.360796 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 219 new AND gates.
[LOG] Size before ABC: 344 AND gates.
[LOG] Size after ABC: 218 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29916/0 sec (0.044496/0 sec, 0.026437/0 sec, 0.011769/0 sec, 0.010529/0 sec, 0.007711/0 sec, 0.015978/0 sec, 0.083154/0 sec, 0.096049/0 sec, 0.003037/0 sec )
[LOG] Nr of iterations: 122 (13, 12, 6, 5, 5, 9, 8, 58, 6 )
[LOG] Total clause computation time: 0.102653/0 sec (0.018992/0.018992 sec, 0.013303/0.013303 sec, 0.001164/0.001164 sec, 0.00083/0.00083 sec, 0.000814/0.000814 sec, 0.00594/0.00594 sec, 0.031547/0.031547 sec, 0.028995/0.028995 sec, 0.001068/0.001068 sec )
[LOG] Total clause minimization time: 0.195218/0 sec (0.025353/0.025353 sec, 0.013006/0.013006 sec, 0.010546/0.010546 sec, 0.009643/0.009643 sec, 0.006852/0.006852 sec, 0.009941/0.009941 sec, 0.051467/0.051467 sec, 0.066488/0.066488 sec, 0.001922/0.001922 sec )
[LOG] Total clause size reduction: 4628 --> 344 (552 --> 33, 495 --> 27, 220 --> 7, 172 --> 7, 168 --> 6, 328 --> 25, 280 --> 28, 2223 --> 203, 190 --> 8 )
[LOG] Average clause size reduction: 37.9344 --> 2.81967 (42.4615 --> 2.53846, 41.25 --> 2.25, 36.6667 --> 1.16667, 34.4 --> 1.4, 33.6 --> 1.2, 36.4444 --> 2.77778, 35 --> 3.5, 38.3276 --> 3.5, 31.6667 --> 1.33333 )
[LOG] Overall execution time: 0.3639 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 464 7 30 1 419
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.45663 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 912 new AND gates.
[LOG] Size before ABC: 1633 AND gates.
[LOG] Size after ABC: 912 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.27369/2 sec (0.021999/0 sec, 0.010418/0 sec, 0.45442/0 sec, 0.123322/0 sec, 0.085409/0 sec, 0.075342/0 sec, 0.243455/1 sec, 0.38862/0 sec, 0.460981/0 sec, 0.409728/1 sec )
[LOG] Nr of iterations: 405 (6, 9, 101, 23, 17, 17, 19, 90, 69, 54 )
[LOG] Total clause computation time: 0.589462/1 sec (0.003622/0.003622 sec, 0.002308/0.002308 sec, 0.085059/0.085059 sec, 0.036476/0.036476 sec, 0.023163/0.023163 sec, 0.013219/0.013219 sec, 0.142197/0.142197 sec, 0.096302/0.096302 sec, 0.100727/0.100727 sec, 0.086389/0.086389 sec )
[LOG] Total clause minimization time: 1.67874/1 sec (0.018309/0.018309 sec, 0.008023/0.008023 sec, 0.367963/0.367963 sec, 0.086531/0.086531 sec, 0.061958/0.061958 sec, 0.061913/0.061913 sec, 0.100966/0.100966 sec, 0.291159/0.291159 sec, 0.359296/0.359296 sec, 0.322617/0.322617 sec )
[LOG] Total clause size reduction: 17975 --> 1633 (255 --> 8, 400 --> 23, 4900 --> 495, 1056 --> 74, 752 --> 56, 736 --> 50, 810 --> 76, 3916 --> 376, 2924 --> 309, 2226 --> 166 )
[LOG] Average clause size reduction: 44.3827 --> 4.0321 (42.5 --> 1.33333, 44.4444 --> 2.55556, 48.5149 --> 4.90099, 45.913 --> 3.21739, 44.2353 --> 3.29412, 43.2941 --> 2.94118, 42.6316 --> 4, 43.5111 --> 4.17778, 42.3768 --> 4.47826, 41.2222 --> 3.07407 )
[LOG] Overall execution time: 2.46107 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.75 sec (Real time) / 2.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.64 sec (Real time) / 14.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1198 8 33 1 1147
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 17.5754 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2278 new AND gates.
[LOG] Size before ABC: 4426 AND gates.
[LOG] Size after ABC: 2278 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.0813/17 sec (0.039276/0 sec, 0.04347/0 sec, 1.89965/2 sec, 0.31042/0 sec, 0.310904/0 sec, 0.236578/0 sec, 0.211666/1 sec, 0.968121/1 sec, 1.41222/1 sec, 5.79706/6 sec, 3.96083/4 sec, 1.89112/2 sec )
[LOG] Nr of iterations: 734 (6, 16, 218, 25, 20, 18, 23, 19, 35, 233, 99, 22 )
[LOG] Total clause computation time: 3.61684/5 sec (0.004073/0.004073 sec, 0.010118/0.010118 sec, 0.384696/0.384696 sec, 0.053361/0.053361 sec, 0.066801/0.066801 sec, 0.066762/0.066762 sec, 0.06363/0.06363 sec, 0.558287/0.558287 sec, 0.58369/0.58369 sec, 1.26033/1.26033 sec, 0.358549/0.358549 sec, 0.206546/0.206546 sec )
[LOG] Total clause minimization time: 13.4506/12 sec (0.0351/0.0351 sec, 0.033132/0.033132 sec, 1.51096/1.51096 sec, 0.25665/0.25665 sec, 0.243744/0.243744 sec, 0.169515/0.169515 sec, 0.147679/0.147679 sec, 0.40947/0.40947 sec, 0.827741/0.827741 sec, 4.5319/4.5319 sec, 3.60054/3.60054 sec, 1.68416/1.68416 sec )
[LOG] Total clause size reduction: 37365 --> 4426 (290 --> 8, 855 --> 58, 12152 --> 1458, 1320 --> 85, 1026 --> 59, 901 --> 55, 1144 --> 64, 918 --> 92, 1700 --> 200, 11368 --> 1899, 4704 --> 372, 987 --> 76 )
[LOG] Average clause size reduction: 50.906 --> 6.02997 (48.3333 --> 1.33333, 53.4375 --> 3.625, 55.7431 --> 6.68807, 52.8 --> 3.4, 51.3 --> 2.95, 50.0556 --> 3.05556, 49.7391 --> 2.78261, 48.3158 --> 4.84211, 48.5714 --> 5.71429, 48.7897 --> 8.15021, 47.5152 --> 3.75758, 44.8636 --> 3.45455 )
[LOG] Overall execution time: 17.5824 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.12 sec (Real time) / 17.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.29 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 72.17 sec (Real time) / 71.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2608 9 37 1 2550
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 65.8059 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 3841 new AND gates.
[LOG] Size before ABC: 7559 AND gates.
[LOG] Size after ABC: 3841 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 64.3984/65 sec (0.065311/0 sec, 0.042884/0 sec, 8.27147/9 sec, 1.22467/1 sec, 1.60556/1 sec, 1.25419/2 sec, 0.933168/1 sec, 0.912453/0 sec, 5.11027/6 sec, 5.18687/5 sec, 14.4904/14 sec, 14.7889/15 sec, 10.5122/11 sec )
[LOG] Nr of iterations: 1099 (7, 11, 329, 18, 32, 20, 26, 24, 21, 19, 146, 420, 26 )
[LOG] Total clause computation time: 15.0289/22 sec (0.006843/0.006843 sec, 0.009226/0.009226 sec, 1.78554/1.78554 sec, 0.271469/0.271469 sec, 0.387125/0.387125 sec, 0.286927/0.286927 sec, 0.084372/0.084372 sec, 0.24644/0.24644 sec, 2.66757/2.66757 sec, 1.99392/1.99392 sec, 1.87201/1.87201 sec, 2.55976/2.55976 sec, 2.85772/2.85772 sec )
[LOG] Total clause minimization time: 49.3463/43 sec (0.058366/0.058366 sec, 0.033519/0.033519 sec, 6.47929/6.47929 sec, 0.952772/0.952772 sec, 1.21779/1.21779 sec, 0.966908/0.966908 sec, 0.848349/0.848349 sec, 0.665618/0.665618 sec, 2.44212/2.44212 sec, 3.19243/3.19243 sec, 12.6155/12.6155 sec, 12.2197/12.2197 sec, 7.65393/7.65393 sec )
[LOG] Total clause size reduction: 60490 --> 7559 (378 --> 10, 620 --> 32, 20008 --> 2448, 1020 --> 57, 1829 --> 98, 1102 --> 62, 1425 --> 80, 1288 --> 66, 1100 --> 123, 972 --> 111, 7685 --> 824, 21788 --> 3561, 1275 --> 87 )
[LOG] Average clause size reduction: 55.0409 --> 6.87807 (54 --> 1.42857, 56.3636 --> 2.90909, 60.8146 --> 7.44073, 56.6667 --> 3.16667, 57.1562 --> 3.0625, 55.1 --> 3.1, 54.8077 --> 3.07692, 53.6667 --> 2.75, 52.381 --> 5.85714, 51.1579 --> 5.84211, 52.637 --> 5.64384, 51.8762 --> 8.47857, 49.0385 --> 3.34615 )
[LOG] Overall execution time: 65.8168 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.66 sec (Real time) / 66.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.01 sec (Real time) / 3.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 174.77 sec (Real time) / 174.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 4213 10 40 1 4150
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 413.436 sec CPU time.
[LOG] Relation determinization time: 417 sec real time.
[LOG] Final circuit size: 13945 new AND gates.
[LOG] Size before ABC: 31048 AND gates.
[LOG] Size after ABC: 13945 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 409.974/410 sec (0.193167/0 sec, 0.104852/0 sec, 54.1781/54 sec, 4.65861/5 sec, 5.69029/6 sec, 5.58467/5 sec, 4.63985/5 sec, 4.35399/4 sec, 19.4983/20 sec, 4.87046/5 sec, 75.2944/75 sec, 75.3181/75 sec, 101.733/102 sec, 53.8562/54 sec )
[LOG] Nr of iterations: 3628 (8, 12, 817, 24, 20, 37, 29, 25, 33, 26, 1255, 545, 763, 34 )
[LOG] Total clause computation time: 78.1859/73 sec (0.016662/0.016662 sec, 0.022154/0.022154 sec, 5.71337/5.71337 sec, 0.581379/0.581379 sec, 1.47619/1.47619 sec, 0.509817/0.509817 sec, 0.780099/0.780099 sec, 0.579562/0.579562 sec, 8.14994/8.14994 sec, 0.584278/0.584278 sec, 11.1402/11.1402 sec, 13.0389/13.0389 sec, 14.6948/14.6948 sec, 20.8985/20.8985 sec )
[LOG] Total clause minimization time: 331.697/337 sec (0.176377/0.176377 sec, 0.082489/0.082489 sec, 48.4444/48.4444 sec, 4.07668/4.07668 sec, 4.21361/4.21361 sec, 5.07397/5.07397 sec, 3.85884/3.85884 sec, 3.77395/3.77395 sec, 11.3475/11.3475 sec, 4.28555/4.28555 sec, 64.1245/64.1245 sec, 62.2651/62.2651 sec, 87.0177/87.0177 sec, 32.9567/32.9567 sec )
[LOG] Total clause size reduction: 214870 --> 31048 (476 --> 14, 737 --> 45, 53856 --> 7418, 1495 --> 82, 1216 --> 64, 2268 --> 137, 1736 --> 96, 1464 --> 79, 1920 --> 243, 1475 --> 66, 72732 --> 10139, 31008 --> 5067, 42672 --> 7466, 1815 --> 132 )
[LOG] Average clause size reduction: 59.2255 --> 8.55788 (59.5 --> 1.75, 61.4167 --> 3.75, 65.9192 --> 9.07956, 62.2917 --> 3.41667, 60.8 --> 3.2, 61.2973 --> 3.7027, 59.8621 --> 3.31034, 58.56 --> 3.16, 58.1818 --> 7.36364, 56.7308 --> 2.53846, 57.9538 --> 8.07888, 56.8954 --> 9.29725, 55.9266 --> 9.78506, 53.3824 --> 3.88235 )
[LOG] Overall execution time: 413.461 sec CPU time.
[LOG] Overall execution time: 417 sec real time.
Synthesis time: 416.79 sec (Real time) / 414.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.86 sec (Real time) / 9.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3378.71 sec (Real time) / 3370.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 14357 11 43 1 14289
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 786.333 sec CPU time.
[LOG] Relation determinization time: 789 sec real time.
[LOG] Final circuit size: 8730 new AND gates.
[LOG] Size before ABC: 19449 AND gates.
[LOG] Size after ABC: 8730 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 777.834/779 sec (0.397249/1 sec, 0.247013/0 sec, 232.509/233 sec, 28.5358/28 sec, 31.3766/32 sec, 17.8724/18 sec, 16.693/16 sec, 19.7999/20 sec, 64.846/65 sec, 22.8303/23 sec, 67.1043/67 sec, 13.7963/14 sec, 107.845/108 sec, 103.441/104 sec, 50.5396/50 sec )
[LOG] Nr of iterations: 2295 (8, 10, 1479, 24, 25, 34, 23, 32, 36, 31, 75, 35, 172, 190, 121 )
[LOG] Total clause computation time: 164.175/164 sec (0.03873/0.03873 sec, 0.040208/0.040208 sec, 38.0822/38.0822 sec, 10.3496/10.3496 sec, 9.85293/9.85293 sec, 2.86816/2.86816 sec, 5.15632/5.15632 sec, 3.09011/3.09011 sec, 31.1565/31.1565 sec, 3.76566/3.76566 sec, 18.6022/18.6022 sec, 2.25157/2.25157 sec, 20.7767/20.7767 sec, 10.6689/10.6689 sec, 7.47496/7.47496 sec )
[LOG] Total clause minimization time: 613.591/615 sec (0.358311/0.358311 sec, 0.206548/0.206548 sec, 194.378/194.378 sec, 18.1855/18.1855 sec, 21.5231/21.5231 sec, 15.0034/15.0034 sec, 11.5361/11.5361 sec, 16.709/16.709 sec, 33.6881/33.6881 sec, 19.0639/19.0639 sec, 48.5001/48.5001 sec, 11.5441/11.5441 sec, 87.0641/87.0641 sec, 92.7684/92.7684 sec, 43.0622/43.0622 sec )
[LOG] Total clause size reduction: 157223 --> 19449 (518 --> 11, 657 --> 36, 106416 --> 15084, 1633 --> 109, 1680 --> 106, 2277 --> 120, 1496 --> 92, 2077 --> 135, 2310 --> 260, 1950 --> 125, 4736 --> 466, 2142 --> 101, 10602 --> 1180, 11529 --> 1072, 7200 --> 552 )
[LOG] Average clause size reduction: 68.5068 --> 8.47451 (64.75 --> 1.375, 65.7 --> 3.6, 71.9513 --> 10.1988, 68.0417 --> 4.54167, 67.2 --> 4.24, 66.9706 --> 3.52941, 65.0435 --> 4, 64.9062 --> 4.21875, 64.1667 --> 7.22222, 62.9032 --> 4.03226, 63.1467 --> 6.21333, 61.2 --> 2.88571, 61.6395 --> 6.86047, 60.6789 --> 5.64211, 59.5041 --> 4.56198 )
[LOG] Overall execution time: 786.376 sec CPU time.
[LOG] Overall execution time: 789 sec real time.
Synthesis time: 789.04 sec (Real time) / 784.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.74 sec (Real time) / 6.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1618.42 sec (Real time) / 1614.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 9188 12 47 1 9114
=====================  genbuf9f9y.aag =====================
[LOG] Relation determinization time: 8472.5 sec CPU time.
[LOG] Relation determinization time: 8490 sec real time.
[LOG] Final circuit size: 18712 new AND gates.
[LOG] Size before ABC: 43512 AND gates.
[LOG] Size after ABC: 18712 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 8451.88/8465 sec (0.909998/1 sec, 0.940369/0 sec, 1383.49/1387 sec, 252.265/252 sec, 166.437/167 sec, 146.406/147 sec, 116.837/117 sec, 114.647/114 sec, 456.208/457 sec, 130.067/131 sec, 442.481/443 sec, 72.1873/72 sec, 78.5488/79 sec, 2866.1/2870 sec, 824.872/827 sec, 908.518/909 sec, 490.96/492 sec )
[LOG] Nr of iterations: 4338 (6, 18, 2573, 31, 29, 33, 39, 37, 43, 42, 39, 33, 30, 882, 357, 126, 20 )
[LOG] Total clause computation time: 1372.6/1393 sec (0.050368/0.050368 sec, 0.163679/0.163679 sec, 173.84/173.84 sec, 22.8326/22.8326 sec, 16.566/16.566 sec, 25.7476/25.7476 sec, 15.4909/15.4909 sec, 26.6901/26.6901 sec, 194.928/194.928 sec, 12.4406/12.4406 sec, 106.476/106.476 sec, 13.1574/13.1574 sec, 9.1603/9.1603 sec, 525.267/525.267 sec, 53.6427/53.6427 sec, 37.7705/37.7705 sec, 138.377/138.377 sec )
[LOG] Total clause minimization time: 7079.14/7072 sec (0.859479/0.859479 sec, 0.776331/0.776331 sec, 1209.57/1209.57 sec, 229.432/229.432 sec, 149.87/149.87 sec, 120.657/120.657 sec, 101.346/101.346 sec, 87.9564/87.9564 sec, 261.278/261.278 sec, 117.625/117.625 sec, 336.004/336.004 sec, 59.029/59.029 sec, 69.3878/69.3878 sec, 2340.81/2340.81 sec, 771.22/771.22 sec, 870.744/870.744 sec, 352.583/352.583 sec )
[LOG] Total clause size reduction: 323597 --> 43512 (405 --> 8, 1360 --> 80, 203188 --> 30008, 2340 --> 114, 2156 --> 100, 2432 --> 114, 2850 --> 139, 2664 --> 121, 3066 --> 359, 2952 --> 122, 2698 --> 265, 2240 --> 104, 2001 --> 74, 59908 --> 8853, 23852 --> 2410, 8250 --> 593, 1235 --> 48 )
[LOG] Average clause size reduction: 74.5959 --> 10.0304 (67.5 --> 1.33333, 75.5556 --> 4.44444, 78.9693 --> 11.6627, 75.4839 --> 3.67742, 74.3448 --> 3.44828, 73.697 --> 3.45455, 73.0769 --> 3.5641, 72 --> 3.27027, 71.3023 --> 8.34884, 70.2857 --> 2.90476, 69.1795 --> 6.79487, 67.8788 --> 3.15152, 66.7 --> 2.46667, 67.9229 --> 10.0374, 66.8123 --> 6.7507, 65.4762 --> 4.70635, 61.75 --> 2.4 )
[LOG] Overall execution time: 8472.59 sec CPU time.
[LOG] Overall execution time: 8490 sec real time.
Synthesis time: 8490.22 sec (Real time) / 8454.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.80 sec (Real time) / 9.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7576.42 sec (Real time) / 7554.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 19226 13 51 1 19145
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.34 sec (Real time) / 9965.81 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 2.05738 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1860 new AND gates.
[LOG] Size before ABC: 3454 AND gates.
[LOG] Size after ABC: 1858 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.01727/2 sec (0.004047/0 sec, 0.040218/0 sec, 0.053916/0 sec, 0.001509/0 sec, 0.022141/0 sec, 0.005281/0 sec, 1.24409/1 sec, 0.646063/1 sec )
[LOG] Nr of iterations: 524 (7, 12, 15, 4, 10, 8, 360, 108 )
[LOG] Total clause computation time: 0.384798/0 sec (0.001329/0.001329 sec, 0.011375/0.011375 sec, 0.011979/0.011979 sec, 0.000492/0.000492 sec, 0.009858/0.009858 sec, 0.001238/0.001238 sec, 0.222061/0.222061 sec, 0.126466/0.126466 sec )
[LOG] Total clause minimization time: 1.62133/2 sec (0.002624/0.002624 sec, 0.028599/0.028599 sec, 0.04171/0.04171 sec, 0.000992/0.000992 sec, 0.012139/0.012139 sec, 0.003942/0.003942 sec, 1.01462/1.01462 sec, 0.516703/0.516703 sec )
[LOG] Total clause size reduction: 19166 --> 3454 (258 --> 14, 462 --> 68, 574 --> 43, 120 --> 5, 351 --> 27, 266 --> 22, 13283 --> 2634, 3852 --> 641 )
[LOG] Average clause size reduction: 36.5763 --> 6.5916 (36.8571 --> 2, 38.5 --> 5.66667, 38.2667 --> 2.86667, 30 --> 1.25, 35.1 --> 2.7, 33.25 --> 2.75, 36.8972 --> 7.31667, 35.6667 --> 5.93519 )
[LOG] Overall execution time: 2.06057 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.54 sec (Real time) / 2.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.34 sec (Real time) / 10.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 2078 7 28 1 2037
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 20.6126 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 5692 new AND gates.
[LOG] Size before ABC: 11342 AND gates.
[LOG] Size after ABC: 5692 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.4815/21 sec (0.00422/0 sec, 0.16965/0 sec, 0.00571/0 sec, 2.2655/3 sec, 0.011749/0 sec, 1.93958/2 sec, 3.3923/3 sec, 2.16649/2 sec, 8.72968/9 sec, 1.79665/2 sec )
[LOG] Nr of iterations: 1558 (6, 17, 5, 519, 9, 181, 258, 142, 334, 87 )
[LOG] Total clause computation time: 3.3343/5 sec (0.001362/0.001362 sec, 0.047376/0.047376 sec, 0.003171/0.003171 sec, 0.288736/0.288736 sec, 0.004113/0.004113 sec, 0.288633/0.288633 sec, 0.489219/0.489219 sec, 0.233994/0.233994 sec, 1.59608/1.59608 sec, 0.381622/0.381622 sec )
[LOG] Total clause minimization time: 17.1077/16 sec (0.002798/0.002798 sec, 0.121916/0.121916 sec, 0.002467/0.002467 sec, 1.96342/1.96342 sec, 0.007507/0.007507 sec, 1.64658/1.64658 sec, 2.89631/2.89631 sec, 1.92887/1.92887 sec, 7.12541/7.12541 sec, 1.41247/1.41247 sec )
[LOG] Total clause size reduction: 73567 --> 11342 (265 --> 9, 832 --> 91, 204 --> 7, 25900 --> 4644, 392 --> 16, 8640 --> 971, 12079 --> 2181, 6486 --> 719, 14985 --> 2121, 3784 --> 583 )
[LOG] Average clause size reduction: 47.2189 --> 7.27985 (44.1667 --> 1.5, 48.9412 --> 5.35294, 40.8 --> 1.4, 49.9037 --> 8.94798, 43.5556 --> 1.77778, 47.7348 --> 5.36464, 46.8178 --> 8.45349, 45.6761 --> 5.06338, 44.8653 --> 6.3503, 43.4943 --> 6.70115 )
[LOG] Overall execution time: 20.6171 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.97 sec (Real time) / 21.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.56 sec (Real time) / 6.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 118.61 sec (Real time) / 117.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 5982 9 34 1 5929
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 818.499 sec CPU time.
[LOG] Relation determinization time: 830 sec real time.
[LOG] Final circuit size: 39388 new AND gates.
[LOG] Size before ABC: 85227 AND gates.
[LOG] Size after ABC: 39387 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 818.14/819 sec (0.008718/0 sec, 0.354977/0 sec, 0.008108/0 sec, 0.509467/1 sec, 0.010119/0 sec, 1.5746/1 sec, 0.04175/0 sec, 20.845/21 sec, 122.347/123 sec, 516.355/517 sec, 156.085/156 sec )
[LOG] Nr of iterations: 9324 (5, 10, 6, 21, 7, 155, 15, 1703, 3029, 3734, 639 )
[LOG] Total clause computation time: 117.918/115 sec (0.002092/0.002092 sec, 0.335577/0.335577 sec, 0.002755/0.002755 sec, 0.124544/0.124544 sec, 0.002909/0.002909 sec, 0.285715/0.285715 sec, 0.008652/0.008652 sec, 3.16237/3.16237 sec, 11.3417/11.3417 sec, 58.3025/58.3025 sec, 44.3496/44.3496 sec )
[LOG] Total clause minimization time: 699.946/704 sec (0.006544/0.006544 sec, 0.019201/0.019201 sec, 0.005271/0.005271 sec, 0.384387/0.384387 sec, 0.007114/0.007114 sec, 1.28558/1.28558 sec, 0.032763/0.032763 sec, 17.6358/17.6358 sec, 110.907/110.907 sec, 457.945/457.945 sec, 111.717/111.717 sec )
[LOG] Total clause size reduction: 481708 --> 85227 (240 --> 7, 531 --> 39, 290 --> 11, 1140 --> 101, 336 --> 14, 8470 --> 940, 756 --> 63, 90206 --> 14524, 157456 --> 25699, 190383 --> 38214, 31900 --> 5615 )
[LOG] Average clause size reduction: 51.6632 --> 9.1406 (48 --> 1.4, 53.1 --> 3.9, 48.3333 --> 1.83333, 54.2857 --> 4.80952, 48 --> 2, 54.6452 --> 6.06452, 50.4 --> 4.2, 52.9689 --> 8.52848, 51.9828 --> 8.48432, 50.9863 --> 10.2341, 49.9218 --> 8.78717 )
[LOG] Overall execution time: 818.504 sec CPU time.
[LOG] Overall execution time: 830 sec real time.
Synthesis time: 829.67 sec (Real time) / 824.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.83 sec (Real time) / 15.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5457.05 sec (Real time) / 5443.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 39726 11 38 1 39667
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 144.1 sec CPU time.
[LOG] Relation determinization time: 148 sec real time.
[LOG] Final circuit size: 15802 new AND gates.
[LOG] Size before ABC: 32937 AND gates.
[LOG] Size after ABC: 15802 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 143.686/143 sec (7.37546/7 sec, 14.0626/14 sec, 20.5658/21 sec, 1.26674/1 sec, 10.6826/11 sec, 9.08094/9 sec, 11.8316/12 sec, 18.4202/18 sec, 45.4837/46 sec, 0.068007/0 sec, 2.47956/2 sec, 2.33598/2 sec, 0.033038/0 sec )
[LOG] Nr of iterations: 3642 (690, 614, 880, 18, 285, 272, 316, 306, 232, 8, 8, 9, 4 )
[LOG] Total clause computation time: 25.9772/20 sec (0.990114/0.990114 sec, 2.89214/2.89214 sec, 2.8137/2.8137 sec, 1.12524/1.12524 sec, 0.928776/0.928776 sec, 0.806706/0.806706 sec, 1.08476/1.08476 sec, 2.25924/2.25924 sec, 9.99872/9.99872 sec, 0.022988/0.022988 sec, 2.41413/2.41413 sec, 0.630159/0.630159 sec, 0.010576/0.010576 sec )
[LOG] Total clause minimization time: 117.62/123 sec (6.36788/6.36788 sec, 11.1571/11.1571 sec, 17.7287/17.7287 sec, 0.141045/0.141045 sec, 9.74744/9.74744 sec, 8.26857/8.26857 sec, 10.7403/10.7403 sec, 16.1529/16.1529 sec, 35.4779/35.4779 sec, 0.044865/0.044865 sec, 0.065238/0.065238 sec, 1.70562/1.70562 sec, 0.022371/0.022371 sec )
[LOG] Total clause size reduction: 239358 --> 32937 (47541 --> 8794, 41684 --> 4563, 58893 --> 9744, 1122 --> 78, 18460 --> 1701, 17344 --> 1523, 19845 --> 1697, 18910 --> 3108, 14091 --> 1679, 420 --> 13, 413 --> 17, 464 --> 15, 171 --> 5 )
[LOG] Average clause size reduction: 65.7216 --> 9.04366 (68.9 --> 12.7449, 67.8893 --> 7.4316, 66.9239 --> 11.0727, 62.3333 --> 4.33333, 64.7719 --> 5.96842, 63.7647 --> 5.59926, 62.8006 --> 5.37025, 61.7974 --> 10.1569, 60.7371 --> 7.23707, 52.5 --> 1.625, 51.625 --> 2.125, 51.5556 --> 1.66667, 42.75 --> 1.25 )
[LOG] Overall execution time: 144.106 sec CPU time.
[LOG] Overall execution time: 148 sec real time.
Synthesis time: 148.22 sec (Real time) / 146.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.63 sec (Real time) / 9.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 928.95 sec (Real time) / 926.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 16216 13 43 1 16147
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 179.272 sec CPU time.
[LOG] Relation determinization time: 185 sec real time.
[LOG] Final circuit size: 19830 new AND gates.
[LOG] Size before ABC: 42557 AND gates.
[LOG] Size after ABC: 19830 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 178.777/179 sec (8.10833/8 sec, 16.7206/16 sec, 35.1425/36 sec, 4.04971/4 sec, 16.0977/16 sec, 13.5575/13 sec, 14.0758/15 sec, 13.8901/13 sec, 11.1361/12 sec, 41.6895/41 sec, 0.077261/0 sec, 0.064055/1 sec, 4.10499/4 sec, 0.063204/0 sec )
[LOG] Nr of iterations: 4578 (820, 787, 1234, 25, 291, 294, 319, 272, 135, 368, 8, 7, 12, 6 )
[LOG] Total clause computation time: 26.431/30 sec (0.958563/0.958563 sec, 2.69905/2.69905 sec, 4.21709/4.21709 sec, 0.553573/0.553573 sec, 1.24986/1.24986 sec, 1.15083/1.15083 sec, 1.30858/1.30858 sec, 1.46014/1.46014 sec, 2.06977/2.06977 sec, 9.21772/9.21772 sec, 0.028454/0.028454 sec, 0.020682/0.020682 sec, 1.47781/1.47781 sec, 0.018846/0.018846 sec )
[LOG] Total clause minimization time: 152.24/149 sec (7.13104/7.13104 sec, 14.003/14.003 sec, 30.8944/30.8944 sec, 3.49554/3.49554 sec, 14.8409/14.8409 sec, 12.4009/12.4009 sec, 12.761/12.761 sec, 12.4243/12.4243 sec, 9.06304/9.06304 sec, 32.4627/32.4627 sec, 0.048638/0.048638 sec, 0.043238/0.043238 sec, 2.62693/2.62693 sec, 0.044238/0.044238 sec )
[LOG] Total clause size reduction: 332402 --> 42557 (62244 --> 10887, 58950 --> 6216, 91242 --> 14670, 1752 --> 120, 20880 --> 1622, 20803 --> 1619, 22260 --> 1912, 18699 --> 1501, 9112 --> 1197, 24589 --> 2755, 462 --> 13, 390 --> 11, 704 --> 24, 315 --> 10 )
[LOG] Average clause size reduction: 72.6086 --> 9.29598 (75.9073 --> 13.2768, 74.9047 --> 7.89835, 73.94 --> 11.8882, 70.08 --> 4.8, 71.7526 --> 5.57388, 70.7585 --> 5.5068, 69.7806 --> 5.99373, 68.7463 --> 5.51838, 67.4963 --> 8.86667, 66.8179 --> 7.48641, 57.75 --> 1.625, 55.7143 --> 1.57143, 58.6667 --> 2, 52.5 --> 1.66667 )
[LOG] Overall execution time: 179.279 sec CPU time.
[LOG] Overall execution time: 185 sec real time.
Synthesis time: 184.70 sec (Real time) / 183.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.77 sec (Real time) / 9.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1422.78 sec (Real time) / 1419.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 20301 15 47 1 20225
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 330.963 sec CPU time.
[LOG] Relation determinization time: 338 sec real time.
[LOG] Final circuit size: 23314 new AND gates.
[LOG] Size before ABC: 48563 AND gates.
[LOG] Size after ABC: 23314 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 330.16/331 sec (13.0565/13 sec, 25.6692/26 sec, 46.4858/47 sec, 7.74296/7 sec, 23.6054/24 sec, 21.2887/21 sec, 18.9681/19 sec, 19.2361/20 sec, 20.3992/20 sec, 32.4401/33 sec, 100.746/100 sec, 0.209519/1 sec, 0.093372/0 sec, 0.097669/0 sec, 0.121334/0 sec )
[LOG] Nr of iterations: 5306 (803, 730, 1268, 30, 326, 345, 347, 308, 354, 363, 401, 9, 7, 8, 7 )
[LOG] Total clause computation time: 45.2452/42 sec (1.87019/1.87019 sec, 4.35208/4.35208 sec, 5.55678/5.55678 sec, 0.811748/0.811748 sec, 1.94196/1.94196 sec, 2.24962/2.24962 sec, 1.83379/1.83379 sec, 1.80809/1.80809 sec, 2.14872/2.14872 sec, 3.87712/3.87712 sec, 18.653/18.653 sec, 0.052097/0.052097 sec, 0.02993/0.02993 sec, 0.029816/0.029816 sec, 0.030286/0.030286 sec )
[LOG] Total clause minimization time: 284.779/289 sec (11.1653/11.1653 sec, 21.3007/21.3007 sec, 40.8923/40.8923 sec, 6.93017/6.93017 sec, 21.6551/21.6551 sec, 19.0312/19.0312 sec, 17.1269/17.1269 sec, 17.421/17.421 sec, 18.2432/18.2432 sec, 28.5528/28.5528 sec, 82.0811/82.0811 sec, 0.157206/0.157206 sec, 0.063295/0.063295 sec, 0.067704/0.067704 sec, 0.090903/0.090903 sec )
[LOG] Total clause size reduction: 423432 --> 48563 (67368 --> 10531, 60507 --> 5498, 103894 --> 15423, 2349 --> 147, 26000 --> 1813, 27176 --> 1932, 26988 --> 1910, 23639 --> 1755, 26828 --> 1913, 27150 --> 3952, 29600 --> 3624, 584 --> 26, 432 --> 11, 497 --> 13, 420 --> 15 )
[LOG] Average clause size reduction: 79.8025 --> 9.15247 (83.8954 --> 13.1146, 82.8863 --> 7.53151, 81.9353 --> 12.1632, 78.3 --> 4.9, 79.7546 --> 5.56135, 78.771 --> 5.6, 77.7752 --> 5.50432, 76.75 --> 5.69805, 75.7853 --> 5.40395, 74.7934 --> 10.8871, 73.8155 --> 9.03741, 64.8889 --> 2.88889, 61.7143 --> 1.57143, 62.125 --> 1.625, 60 --> 2.14286 )
[LOG] Overall execution time: 330.972 sec CPU time.
[LOG] Overall execution time: 338 sec real time.
Synthesis time: 338.59 sec (Real time) / 336.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.88 sec (Real time) / 10.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2576.69 sec (Real time) / 2569.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 23847 17 52 1 23763
=====================  amba8c7y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9963.59 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1144.68 sec CPU time.
[LOG] Relation determinization time: 1165 sec real time.
[LOG] Final circuit size: 38451 new AND gates.
[LOG] Size before ABC: 84168 AND gates.
[LOG] Size after ABC: 38451 AND gates.
[LOG] Time for optimizing with ABC: 18 seconds.
[LOG] Total time for all control signals: 1142.98/1145 sec (33.041/33 sec, 62.8011/63 sec, 127.279/127 sec, 20.4261/21 sec, 72.003/72 sec, 54.3823/54 sec, 55.1212/55 sec, 54.8711/55 sec, 58.3232/59 sec, 57.372/57 sec, 56.8895/57 sec, 79.6845/80 sec, 354.028/355 sec, 0.425677/0 sec, 12.4357/13 sec, 37.9091/38 sec, 5.90634/5 sec, 0.084516/1 sec )
[LOG] Nr of iterations: 8552 (1274, 888, 2106, 36, 348, 354, 397, 369, 401, 410, 400, 337, 1169, 15, 15, 18, 11, 4 )
[LOG] Total clause computation time: 140.757/149 sec (4.36045/4.36045 sec, 10.7564/10.7564 sec, 14.0269/14.0269 sec, 8.36951/8.36951 sec, 3.359/3.359 sec, 3.12652/3.12652 sec, 3.50616/3.50616 sec, 3.24381/3.24381 sec, 4.15156/4.15156 sec, 3.8819/3.8819 sec, 4.32979/4.32979 sec, 8.60495/8.60495 sec, 53.384/53.384 sec, 0.124267/0.124267 sec, 12.0319/12.0319 sec, 1.79142/1.79142 sec, 1.6823/1.6823 sec, 0.025949/0.025949 sec )
[LOG] Total clause minimization time: 1001.97/996 sec (28.636/28.636 sec, 52.0203/52.0203 sec, 113.177/113.177 sec, 12.0554/12.0554 sec, 68.6343/68.6343 sec, 51.2471/51.2471 sec, 51.6048/51.6048 sec, 51.6182/51.6182 sec, 54.1591/54.1591 sec, 53.4804/53.4804 sec, 52.5507/52.5507 sec, 71.069/71.069 sec, 300.611/300.611 sec, 0.301058/0.301058 sec, 0.403315/0.403315 sec, 36.1171/36.1171 sec, 4.22376/4.22376 sec, 0.058463/0.058463 sec )
[LOG] Total clause size reduction: 810666 --> 84168 (127300 --> 19027, 87813 --> 7414, 206290 --> 28477, 3395 --> 178, 33312 --> 1995, 33535 --> 1965, 37224 --> 2342, 34224 --> 2112, 36800 --> 2192, 37219 --> 2326, 35910 --> 2066, 29904 --> 3618, 102784 --> 10296, 1218 --> 32, 1204 --> 39, 1445 --> 65, 840 --> 19, 249 --> 5 )
[LOG] Average clause size reduction: 94.7926 --> 9.84191 (99.9215 --> 14.9349, 98.8885 --> 8.3491, 97.9535 --> 13.5218, 94.3056 --> 4.94444, 95.7241 --> 5.73276, 94.7316 --> 5.55085, 93.7632 --> 5.89924, 92.748 --> 5.72358, 91.7706 --> 5.46633, 90.778 --> 5.67317, 89.775 --> 5.165, 88.7359 --> 10.7359, 87.9247 --> 8.80753, 81.2 --> 2.13333, 80.2667 --> 2.6, 80.2778 --> 3.61111, 76.3636 --> 1.72727, 62.25 --> 1.25 )
[LOG] Overall execution time: 1144.7 sec CPU time.
[LOG] Overall execution time: 1165 sec real time.
Synthesis time: 1164.83 sec (Real time) / 1157.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.42 sec (Real time) / 14.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7112.66 sec (Real time) / 7095.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 39134 21 61 1 39034
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 1268.18 sec CPU time.
[LOG] Relation determinization time: 1291 sec real time.
[LOG] Final circuit size: 43919 new AND gates.
[LOG] Size before ABC: 97162 AND gates.
[LOG] Size after ABC: 43919 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 1266.06/1268 sec (29.6183/30 sec, 45.3883/45 sec, 157.965/158 sec, 36.1626/37 sec, 78.8407/79 sec, 87.9918/88 sec, 54.2945/54 sec, 41.7063/42 sec, 40.5301/40 sec, 45.7383/46 sec, 33.5028/34 sec, 46.7823/47 sec, 130.772/131 sec, 385.614/386 sec, 0.386997/1 sec, 10.5925/10 sec, 21.5063/22 sec, 18.3738/18 sec, 0.291629/0 sec )
[LOG] Nr of iterations: 8498 (926, 585, 2759, 45, 238, 294, 289, 272, 266, 304, 247, 301, 556, 1360, 12, 12, 16, 10, 6 )
[LOG] Total clause computation time: 157.789/160 sec (4.72426/4.72426 sec, 10.4721/10.4721 sec, 18.3104/18.3104 sec, 4.68639/4.68639 sec, 4.69939/4.69939 sec, 4.9732/4.9732 sec, 3.93207/3.93207 sec, 2.97319/2.97319 sec, 2.91624/2.91624 sec, 3.64862/3.64862 sec, 2.44267/2.44267 sec, 4.08996/4.08996 sec, 15.1704/15.1704 sec, 54.9204/54.9204 sec, 0.182872/0.182872 sec, 10.2348/10.2348 sec, 5.58928/5.58928 sec, 3.75031/3.75031 sec, 0.072347/0.072347 sec )
[LOG] Total clause minimization time: 1108.01/1108 sec (24.8653/24.8653 sec, 34.9038/34.9038 sec, 139.563/139.563 sec, 31.475/31.475 sec, 74.1351/74.1351 sec, 83.0104/83.0104 sec, 50.3557/50.3557 sec, 38.7271/38.7271 sec, 37.6071/37.6071 sec, 42.0811/42.0811 sec, 31.0544/31.0544 sec, 42.6855/42.6855 sec, 115.586/115.586 sec, 330.645/330.645 sec, 0.203836/0.203836 sec, 0.357379/0.357379 sec, 15.9167/15.9167 sec, 14.6233/14.6233 sec, 0.219114/0.219114 sec )
[LOG] Total clause size reduction: 859247 --> 97162 (98975 --> 13518, 61904 --> 3842, 289590 --> 40631, 4576 --> 222, 24411 --> 1238, 29886 --> 1555, 29088 --> 1567, 27100 --> 1401, 26235 --> 1398, 29694 --> 1646, 23862 --> 1317, 28800 --> 1692, 52725 --> 5851, 127746 --> 21183, 1023 --> 21, 1012 --> 25, 1365 --> 29, 810 --> 17, 445 --> 9 )
[LOG] Average clause size reduction: 101.112 --> 11.4335 (106.884 --> 14.5983, 105.819 --> 6.56752, 104.962 --> 14.7267, 101.689 --> 4.93333, 102.567 --> 5.20168, 101.653 --> 5.28912, 100.651 --> 5.42215, 99.6324 --> 5.15074, 98.6278 --> 5.25564, 97.6776 --> 5.41447, 96.6073 --> 5.33198, 95.6811 --> 5.62126, 94.8291 --> 10.5234, 93.9309 --> 15.5757, 85.25 --> 1.75, 84.3333 --> 2.08333, 85.3125 --> 1.8125, 81 --> 1.7, 74.1667 --> 1.5 )
[LOG] Overall execution time: 1268.19 sec CPU time.
[LOG] Overall execution time: 1291 sec real time.
Synthesis time: 1290.58 sec (Real time) / 1282.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.01 sec (Real time) / 15.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.07 sec (Real time) / 9977.58 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 44656 23 65 1 44549
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.45307 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1918 new AND gates.
[LOG] Size before ABC: 3532 AND gates.
[LOG] Size after ABC: 1916 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.40067/3 sec (0.004035/0 sec, 0.041734/0 sec, 0.090026/0 sec, 0.002541/0 sec, 0.140755/0 sec, 0.009237/0 sec, 1.44674/2 sec, 0.6656/1 sec )
[LOG] Nr of iterations: 523 (6, 10, 6, 5, 21, 11, 364, 100 )
[LOG] Total clause computation time: 0.465239/1 sec (0.001279/0.001279 sec, 0.012559/0.012559 sec, 0.018323/0.018323 sec, 0.000842/0.000842 sec, 0.065595/0.065595 sec, 0.002512/0.002512 sec, 0.234547/0.234547 sec, 0.129582/0.129582 sec )
[LOG] Total clause minimization time: 1.92501/2 sec (0.002703/0.002703 sec, 0.029002/0.029002 sec, 0.071601/0.071601 sec, 0.001665/0.001665 sec, 0.074831/0.074831 sec, 0.006605/0.006605 sec, 1.20463/1.20463 sec, 0.533975/0.533975 sec )
[LOG] Total clause size reduction: 20658 --> 3532 (230 --> 9, 405 --> 49, 220 --> 12, 172 --> 8, 840 --> 67, 410 --> 33, 14520 --> 2797, 3861 --> 557 )
[LOG] Average clause size reduction: 39.499 --> 6.75335 (38.3333 --> 1.5, 40.5 --> 4.9, 36.6667 --> 2, 34.4 --> 1.6, 40 --> 3.19048, 37.2727 --> 3, 39.8901 --> 7.68407, 38.61 --> 5.57 )
[LOG] Overall execution time: 2.45623 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.94 sec (Real time) / 2.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.10 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.66 sec (Real time) / 12.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2151 7 31 1 2107
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 13.2777 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 5078 new AND gates.
[LOG] Size before ABC: 9774 AND gates.
[LOG] Size after ABC: 5078 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.1729/13 sec (0.003953/0 sec, 0.121589/0 sec, 0.005293/0 sec, 1.03825/1 sec, 0.005136/0 sec, 0.938929/1 sec, 2.01629/2 sec, 2.27525/2 sec, 5.71964/6 sec, 1.04856/1 sec )
[LOG] Nr of iterations: 1380 (5, 15, 7, 271, 6, 176, 257, 231, 351, 61 )
[LOG] Total clause computation time: 1.95785/4 sec (0.001226/0.001226 sec, 0.034775/0.034775 sec, 0.0019/0.0019 sec, 0.117364/0.117364 sec, 0.001682/0.001682 sec, 0.126101/0.126101 sec, 0.288408/0.288408 sec, 0.255012/0.255012 sec, 0.893709/0.893709 sec, 0.237676/0.237676 sec )
[LOG] Total clause minimization time: 11.1858/9 sec (0.002678/0.002678 sec, 0.086525/0.086525 sec, 0.003335/0.003335 sec, 0.915485/0.915485 sec, 0.003393/0.003393 sec, 0.80979/0.80979 sec, 1.72209/1.72209 sec, 2.01581/2.01581 sec, 4.81754/4.81754 sec, 0.809142/0.809142 sec )
[LOG] Total clause size reduction: 67133 --> 9774 (220 --> 7, 756 --> 70, 318 --> 11, 14040 --> 2495, 255 --> 9, 8750 --> 979, 12544 --> 2098, 11040 --> 1263, 16450 --> 2437, 2760 --> 405 )
[LOG] Average clause size reduction: 48.6471 --> 7.08261 (44 --> 1.4, 50.4 --> 4.66667, 45.4286 --> 1.57143, 51.8081 --> 9.20664, 42.5 --> 1.5, 49.7159 --> 5.5625, 48.8093 --> 8.16342, 47.7922 --> 5.46753, 46.8661 --> 6.94302, 45.2459 --> 6.63934 )
[LOG] Overall execution time: 13.2819 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.43 sec (Real time) / 14.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.72 sec (Real time) / 4.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 58.53 sec (Real time) / 58.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 5364 9 36 1 5309
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 2495.52 sec CPU time.
[LOG] Relation determinization time: 2520 sec real time.
[LOG] Final circuit size: 58318 new AND gates.
[LOG] Size before ABC: 128638 AND gates.
[LOG] Size after ABC: 58317 AND gates.
[LOG] Time for optimizing with ABC: 18 seconds.
[LOG] Total time for all control signals: 2494.75/2502 sec (0.014837/0 sec, 0.717174/1 sec, 0.018407/0 sec, 3.07232/3 sec, 0.014779/0 sec, 2.93672/3 sec, 0.067838/0 sec, 45.0612/45 sec, 291.162/292 sec, 1521.49/1526 sec, 630.192/632 sec )
[LOG] Nr of iterations: 12985 (6, 13, 8, 17, 5, 48, 19, 2719, 3601, 5668, 881 )
[LOG] Total clause computation time: 363.474/368 sec (0.003485/0.003485 sec, 0.675354/0.675354 sec, 0.005328/0.005328 sec, 0.316372/0.316372 sec, 0.010063/0.010063 sec, 0.441052/0.441052 sec, 0.014009/0.014009 sec, 5.93323/5.93323 sec, 24.7715/24.7715 sec, 159.511/159.511 sec, 171.793/171.793 sec )
[LOG] Total clause minimization time: 2130.78/2132 sec (0.011241/0.011241 sec, 0.041522/0.041522 sec, 0.012959/0.012959 sec, 2.75545/2.75545 sec, 0.00465/0.00465 sec, 2.49469/2.49469 sec, 0.053451/0.053451 sec, 39.0479/39.0479 sec, 266.263/266.263 sec, 1361.73/1361.73 sec, 458.366/458.366 sec )
[LOG] Total clause size reduction: 722274 --> 128638 (320 --> 9, 756 --> 56, 434 --> 21, 976 --> 75, 240 --> 7, 2773 --> 220, 1044 --> 86, 154926 --> 25892, 201600 --> 32370, 311685 --> 61229, 47520 --> 8673 )
[LOG] Average clause size reduction: 55.6237 --> 9.90666 (53.3333 --> 1.5, 58.1538 --> 4.30769, 54.25 --> 2.625, 57.4118 --> 4.41176, 48 --> 1.4, 57.7708 --> 4.58333, 54.9474 --> 4.52632, 56.979 --> 9.52262, 55.9844 --> 8.98917, 54.9903 --> 10.8026, 53.9387 --> 9.84449 )
[LOG] Overall execution time: 2495.53 sec CPU time.
[LOG] Overall execution time: 2520 sec real time.
Synthesis time: 2520.50 sec (Real time) / 2504.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.88 sec (Real time) / 19.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8296.39 sec (Real time) / 8274.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 58667 11 42 1 58604
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1757.58 sec CPU time.
[LOG] Relation determinization time: 1814 sec real time.
[LOG] Final circuit size: 61227 new AND gates.
[LOG] Size before ABC: 140951 AND gates.
[LOG] Size after ABC: 61227 AND gates.
[LOG] Time for optimizing with ABC: 54 seconds.
[LOG] Total time for all control signals: 1756.99/1760 sec (45.7937/46 sec, 102.345/103 sec, 553.658/554 sec, 44.0881/45 sec, 133.914/134 sec, 156.026/156 sec, 296.512/297 sec, 120.758/121 sec, 232.499/233 sec, 0.407613/0 sec, 24.5211/25 sec, 46.1991/46 sec, 0.271024/0 sec )
[LOG] Nr of iterations: 10642 (4031, 666, 3931, 33, 389, 462, 579, 257, 245, 9, 12, 24, 4 )
[LOG] Total clause computation time: 224.618/237 sec (3.975/3.975 sec, 10.9132/10.9132 sec, 70.7749/70.7749 sec, 2.94366/2.94366 sec, 8.05859/8.05859 sec, 9.01085/9.01085 sec, 12.0157/12.0157 sec, 16.7679/16.7679 sec, 61.8297/61.8297 sec, 0.143797/0.143797 sec, 23.9533/23.9533 sec, 4.18124/4.18124 sec, 0.050392/0.050392 sec )
[LOG] Total clause minimization time: 1531.95/1523 sec (41.6371/41.6371 sec, 91.4121/91.4121 sec, 482.723/482.723 sec, 41.1433/41.1433 sec, 125.845/125.845 sec, 146.999/146.999 sec, 284.481/284.481 sec, 103.981/103.981 sec, 170.661/170.661 sec, 0.263531/0.263531 sec, 0.567385/0.567385 sec, 42.0171/42.0171 sec, 0.220513/0.220513 sec )
[LOG] Total clause size reduction: 755756 --> 140951 (294190 --> 66430, 47880 --> 4863, 279030 --> 56759, 2240 --> 183, 26772 --> 2350, 31348 --> 2783, 38726 --> 3313, 16896 --> 2210, 15860 --> 1937, 512 --> 15, 693 --> 38, 1426 --> 65, 183 --> 5 )
[LOG] Average clause size reduction: 71.0164 --> 13.2448 (72.9819 --> 16.4798, 71.8919 --> 7.3018, 70.9819 --> 14.4388, 67.8788 --> 5.54545, 68.8226 --> 6.04113, 67.8528 --> 6.02381, 66.8843 --> 5.72193, 65.7432 --> 8.59922, 64.7347 --> 7.90612, 56.8889 --> 1.66667, 57.75 --> 3.16667, 59.4167 --> 2.70833, 45.75 --> 1.25 )
[LOG] Overall execution time: 1757.58 sec CPU time.
[LOG] Overall execution time: 1814 sec real time.
Synthesis time: 1814.65 sec (Real time) / 1803.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.45 sec (Real time) / 15.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7281.94 sec (Real time) / 7262.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 61644 13 47 1 61571
=====================  amba6b5y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9962.08 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9969.00 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 7589.47 sec (Real time) / 7570.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 10000.30 sec (Real time) / 9975.31 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 2.0412 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 2011 new AND gates.
[LOG] Size before ABC: 3817 AND gates.
[LOG] Size after ABC: 2010 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.99657/2 sec (0.005478/0 sec, 0.033358/0 sec, 0.066289/1 sec, 0.003843/0 sec, 0.076253/0 sec, 0.009847/0 sec, 1.27849/1 sec, 0.523015/0 sec )
[LOG] Nr of iterations: 587 (6, 8, 11, 7, 21, 13, 420, 101 )
[LOG] Total clause computation time: 0.340553/0 sec (0.00118/0.00118 sec, 0.004715/0.004715 sec, 0.013344/0.013344 sec, 0.001094/0.001094 sec, 0.029744/0.029744 sec, 0.002347/0.002347 sec, 0.189977/0.189977 sec, 0.098152/0.098152 sec )
[LOG] Total clause minimization time: 1.64753/2 sec (0.004235/0.004235 sec, 0.028541/0.028541 sec, 0.0528/0.0528 sec, 0.002703/0.002703 sec, 0.0463/0.0463 sec, 0.007398/0.007398 sec, 1.08222/1.08222 sec, 0.423338/0.423338 sec )
[LOG] Total clause size reduction: 23235 --> 3817 (230 --> 11, 315 --> 36, 440 --> 33, 258 --> 14, 840 --> 70, 492 --> 39, 16760 --> 3026, 3900 --> 588 )
[LOG] Average clause size reduction: 39.5826 --> 6.50256 (38.3333 --> 1.83333, 39.375 --> 4.5, 40 --> 3, 36.8571 --> 2, 40 --> 3.33333, 37.8462 --> 3, 39.9048 --> 7.20476, 38.6139 --> 5.82178 )
[LOG] Overall execution time: 2.0438 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.47 sec (Real time) / 2.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.03 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.98 sec (Real time) / 7.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2237 7 31 1 2192
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 72.11 sec CPU time.
[LOG] Relation determinization time: 74 sec real time.
[LOG] Final circuit size: 12022 new AND gates.
[LOG] Size before ABC: 24185 AND gates.
[LOG] Size after ABC: 12021 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 71.8496/72 sec (0.02048/0 sec, 0.654593/1 sec, 0.00786/0 sec, 1.88004/2 sec, 0.00537/0 sec, 4.58548/4 sec, 3.28826/4 sec, 10.2309/10 sec, 41.614/42 sec, 9.5627/9 sec )
[LOG] Nr of iterations: 3104 (6, 12, 6, 148, 5, 483, 192, 595, 1426, 231 )
[LOG] Total clause computation time: 10.0666/11 sec (0.005351/0.005351 sec, 0.187886/0.187886 sec, 0.003232/0.003232 sec, 0.310626/0.310626 sec, 0.001934/0.001934 sec, 0.640777/0.640777 sec, 0.690923/0.690923 sec, 1.01601/1.01601 sec, 5.31783/5.31783 sec, 1.89201/1.89201 sec )
[LOG] Total clause minimization time: 61.7235/61 sec (0.015043/0.015043 sec, 0.466532/0.466532 sec, 0.004594/0.004594 sec, 1.56724/1.56724 sec, 0.003408/0.003408 sec, 3.93748/3.93748 sec, 2.59345/2.59345 sec, 9.20531/9.20531 sec, 36.2655/36.2655 sec, 7.66499/7.66499 sec )
[LOG] Total clause size reduction: 151602 --> 24185 (280 --> 15, 605 --> 51, 270 --> 11, 7791 --> 1065, 208 --> 7, 24582 --> 3642, 9550 --> 1688, 29106 --> 4261, 68400 --> 11650, 10810 --> 1795 )
[LOG] Average clause size reduction: 48.8409 --> 7.79156 (46.6667 --> 2.5, 50.4167 --> 4.25, 45 --> 1.83333, 52.6419 --> 7.19595, 41.6 --> 1.4, 50.8944 --> 7.54037, 49.7396 --> 8.79167, 48.9176 --> 7.16134, 47.9663 --> 8.16971, 46.7965 --> 7.77056 )
[LOG] Overall execution time: 72.1149 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
Synthesis time: 74.42 sec (Real time) / 73.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.54 sec (Real time) / 8.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 395.42 sec (Real time) / 394.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 12306 9 37 1 12251
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 8333.69 sec CPU time.
[LOG] Relation determinization time: 8369 sec real time.
[LOG] Final circuit size: 135279 new AND gates.
[LOG] Size before ABC: 298684 AND gates.
[LOG] Size after ABC: 135278 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 8332.34/8351 sec (0.021704/0 sec, 5.88384/6 sec, 0.036166/0 sec, 7.76709/8 sec, 0.019661/0 sec, 14.2697/14 sec, 0.111907/1 sec, 130.668/131 sec, 782.735/784 sec, 5049.08/5060 sec, 2341.76/2347 sec )
[LOG] Nr of iterations: 28192 (5, 12, 6, 18, 7, 422, 19, 4117, 6041, 15754, 1791 )
[LOG] Total clause computation time: 1153.22/1182 sec (0.00405/0.00405 sec, 3.86959/3.86959 sec, 0.024898/0.024898 sec, 1.50802/1.50802 sec, 0.005512/0.005512 sec, 1.3967/1.3967 sec, 0.02026/0.02026 sec, 16.7693/16.7693 sec, 64.1345/64.1345 sec, 535.945/535.945 sec, 529.54/529.54 sec )
[LOG] Total clause minimization time: 7178.28/7168 sec (0.017589/0.017589 sec, 2.01398/2.01398 sec, 0.011171/0.011171 sec, 6.25869/6.25869 sec, 0.014063/0.014063 sec, 12.8644/12.8644 sec, 0.091245/0.091245 sec, 113.796/113.796 sec, 718.432/718.432 sec, 4512.63/4512.63 sec, 1812.15/1812.15 sec )
[LOG] Total clause size reduction: 1592647 --> 298684 (260 --> 7, 704 --> 49, 315 --> 11, 1054 --> 72, 366 --> 14, 25260 --> 3649, 1062 --> 83, 238728 --> 39928, 344280 --> 57811, 882168 --> 179126, 98450 --> 17934 )
[LOG] Average clause size reduction: 56.4929 --> 10.5946 (52 --> 1.4, 58.6667 --> 4.08333, 52.5 --> 1.83333, 58.5556 --> 4, 52.2857 --> 2, 59.8578 --> 8.64692, 55.8947 --> 4.36842, 57.9859 --> 9.69832, 56.9906 --> 9.56977, 55.9964 --> 11.3702, 54.9693 --> 10.0134 )
[LOG] Overall execution time: 8333.7 sec CPU time.
[LOG] Overall execution time: 8369 sec real time.
Synthesis time: 8368.67 sec (Real time) / 8332.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 34.43 sec (Real time) / 34.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9980.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 135625 11 43 1 135561
=====================  amba5f17y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9970.56 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9966.17 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9962.63 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00612 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000287/0 sec (0.000287/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000183/0 sec (0.000183/0.000183 sec )
[LOG] Total clause minimization time: 9.5e-05/0 sec (9.5e-05/9.5e-05 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.008717 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.03868 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007924/0 sec (0.007924/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.00344/0 sec (0.00344/0.00344 sec )
[LOG] Total clause minimization time: 0.004447/0 sec (0.004447/0.004447 sec )
[LOG] Total clause size reduction: 528 --> 10 (528 --> 10 )
[LOG] Average clause size reduction: 75.4286 --> 1.42857 (75.4286 --> 1.42857 )
[LOG] Overall execution time: 0.042623 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 565 3 84 1 477
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.072217 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011717/0 sec (0.011717/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.008167/0 sec (0.008167/0.008167 sec )
[LOG] Total clause minimization time: 0.003508/0 sec (0.003508/0.003508 sec )
[LOG] Total clause size reduction: 959 --> 10 (959 --> 10 )
[LOG] Average clause size reduction: 119.875 --> 1.25 (119.875 --> 1.25 )
[LOG] Overall execution time: 0.079109 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 878 3 133 1 741
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009875 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000945/0 sec (0.000945/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000461/0 sec (0.000461/0.000461 sec )
[LOG] Total clause minimization time: 0.000459/0 sec (0.000459/0.000459 sec )
[LOG] Total clause size reduction: 272 --> 5 (272 --> 5 )
[LOG] Average clause size reduction: 54.4 --> 1 (54.4 --> 1 )
[LOG] Overall execution time: 0.012722 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.081493 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019229/0 sec (0.019229/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.010209/0 sec (0.010209/0.010209 sec )
[LOG] Total clause minimization time: 0.008957/0 sec (0.008957/0.008957 sec )
[LOG] Total clause size reduction: 1392 --> 16 (1392 --> 16 )
[LOG] Average clause size reduction: 107.077 --> 1.23077 (107.077 --> 1.23077 )
[LOG] Overall execution time: 0.087565 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 730 3 112 1 614
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.104601 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018914/0 sec (0.018914/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.012048/0 sec (0.012048/0.012048 sec )
[LOG] Total clause minimization time: 0.006796/0 sec (0.006796/0.006796 sec )
[LOG] Total clause size reduction: 1815 --> 15 (1815 --> 15 )
[LOG] Average clause size reduction: 151.25 --> 1.25 (151.25 --> 1.25 )
[LOG] Overall execution time: 0.113282 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010773 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001578/0 sec (0.001578/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.000811/0 sec (0.000811/0.000811 sec )
[LOG] Total clause minimization time: 0.000742/0 sec (0.000742/0.000742 sec )
[LOG] Total clause size reduction: 300 --> 5 (300 --> 5 )
[LOG] Average clause size reduction: 50 --> 0.833333 (50 --> 0.833333 )
[LOG] Overall execution time: 0.013322 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.05946 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011262/0 sec (0.011262/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.006234/0 sec (0.006234/0.006234 sec )
[LOG] Total clause minimization time: 0.004976/0 sec (0.004976/0.004976 sec )
[LOG] Total clause size reduction: 1224 --> 13 (1224 --> 13 )
[LOG] Average clause size reduction: 94.1538 --> 1 (94.1538 --> 1 )
[LOG] Overall execution time: 0.064713 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 652 3 98 1 550
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001276 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2e-05/0 sec (2.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002085 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001507 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.5e-05/0 sec (2.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003322 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000372/0 sec (0.000372/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000187/0 sec (0.000187/0.000187 sec )
[LOG] Total clause minimization time: 0.000168/0 sec (0.000168/0.000168 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.004698 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.00959 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001085/0 sec (0.001085/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000436/0 sec (0.000436/0.000436 sec )
[LOG] Total clause minimization time: 0.000635/0 sec (0.000635/0.000635 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.011975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00579 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000192/0 sec (0.000189/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000185/0 sec (0.000184/0.000184 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008766 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.01081 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000144/0 sec (0.000141/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000136/0 sec (0.000136/0.000136 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015699 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002525 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.3e-05/0 sec (4e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003678 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.1e-05/0 sec (5.8e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 5.3e-05/0 sec (5.2e-05/5.2e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006292 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001412 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.6e-05/0 sec (7.6e-05/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.002221 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001809 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.7e-05/0 sec (7.7e-05/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.002768 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008394 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004135/0 sec (0.002064/0 sec, 0.002071/0 sec )
[LOG] Nr of iterations: 16 (8, 8 )
[LOG] Total clause computation time: 0.001151/0 sec (0.0005/0.0005 sec, 0.000651/0.000651 sec )
[LOG] Total clause minimization time: 0.002872/0 sec (0.001496/0.001496 sec, 0.001376/0.001376 sec )
[LOG] Total clause size reduction: 553 --> 31 (280 --> 18, 273 --> 13 )
[LOG] Average clause size reduction: 34.5625 --> 1.9375 (35 --> 2.25, 34.125 --> 1.625 )
[LOG] Overall execution time: 0.009915 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 214 2 36 1 174
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025077 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013891/0 sec (0.007874/0 sec, 0.006017/0 sec )
[LOG] Nr of iterations: 26 (12, 14 )
[LOG] Total clause computation time: 0.003527/0 sec (0.001668/0.001668 sec, 0.001859/0.001859 sec )
[LOG] Total clause minimization time: 0.010208/0 sec (0.00612/0.00612 sec, 0.004088/0.004088 sec )
[LOG] Total clause size reduction: 1595 --> 56 (737 --> 31, 858 --> 25 )
[LOG] Average clause size reduction: 61.3462 --> 2.15385 (61.4167 --> 2.58333, 61.2857 --> 1.78571 )
[LOG] Overall execution time: 0.027542 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 355 2 63 1 288
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001362/0 sec (0.000845/0 sec, 0.000517/0 sec )
[LOG] Nr of iterations: 6 (3, 3 )
[LOG] Total clause computation time: 0.000431/0 sec (0.000299/0.000299 sec, 0.000132/0.000132 sec )
[LOG] Total clause minimization time: 0.000894/0 sec (0.000517/0.000517 sec, 0.000377/0.000377 sec )
[LOG] Total clause size reduction: 126 --> 7 (64 --> 5, 62 --> 2 )
[LOG] Average clause size reduction: 21 --> 1.16667 (21.3333 --> 1.66667, 20.6667 --> 0.666667 )
[LOG] Overall execution time: 0.005902 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 184 2 28 1 153
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.017297 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.007504/0 sec (0.004609/0 sec, 0.002895/0 sec )
[LOG] Nr of iterations: 18 (9, 9 )
[LOG] Total clause computation time: 0.00238/0 sec (0.001462/0.001462 sec, 0.000918/0.000918 sec )
[LOG] Total clause minimization time: 0.005031/0 sec (0.00308/0.00308 sec, 0.001951/0.001951 sec )
[LOG] Total clause size reduction: 840 --> 25 (424 --> 17, 416 --> 8 )
[LOG] Average clause size reduction: 46.6667 --> 1.38889 (47.1111 --> 1.88889, 46.2222 --> 0.888889 )
[LOG] Overall execution time: 0.019392 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 315 2 49 1 262
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012694 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006977/0 sec (0.003712/0 sec, 0.002615/0 sec, 0.00065/0 sec )
[LOG] Nr of iterations: 21 (9, 10, 2 )
[LOG] Total clause computation time: 0.001909/0 sec (0.001044/0.001044 sec, 0.000773/0.000773 sec, 9.2e-05/9.2e-05 sec )
[LOG] Total clause minimization time: 0.004935/0 sec (0.002594/0.002594 sec, 0.001789/0.001789 sec, 0.000552/0.000552 sec )
[LOG] Total clause size reduction: 745 --> 36 (336 --> 21, 369 --> 14, 40 --> 1 )
[LOG] Average clause size reduction: 35.4762 --> 1.71429 (37.3333 --> 2.33333, 36.9 --> 1.4, 20 --> 0.5 )
[LOG] Overall execution time: 0.014529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 273 3 36 1 232
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.04825 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027664/0 sec (0.016045/0 sec, 0.00842/0 sec, 0.003199/0 sec )
[LOG] Nr of iterations: 29 (16, 11, 2 )
[LOG] Total clause computation time: 0.006344/0 sec (0.003998/0.003998 sec, 0.002107/0.002107 sec, 0.000239/0.000239 sec )
[LOG] Total clause minimization time: 0.021161/0 sec (0.011933/0.011933 sec, 0.006273/0.006273 sec, 0.002955/0.002955 sec )
[LOG] Total clause size reduction: 1782 --> 57 (1035 --> 43, 680 --> 13, 67 --> 1 )
[LOG] Average clause size reduction: 61.4483 --> 1.96552 (64.6875 --> 2.6875, 61.8182 --> 1.18182, 33.5 --> 0.5 )
[LOG] Overall execution time: 0.051093 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 450 3 63 1 382
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 4.50349 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 216 new AND gates.
[LOG] Size before ABC: 394 AND gates.
[LOG] Size after ABC: 216 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.18524/4 sec (0.346737/0 sec, 1.16971/1 sec, 2.66879/3 sec )
[LOG] Nr of iterations: 93 (20, 35, 38 )
[LOG] Total clause computation time: 0.476533/0 sec (0.168655/0.168655 sec, 0.217215/0.217215 sec, 0.090663/0.090663 sec )
[LOG] Total clause minimization time: 3.70762/4 sec (0.17789/0.17789 sec, 0.952068/0.952068 sec, 2.57766/2.57766 sec )
[LOG] Total clause size reduction: 5022 --> 394 (1083 --> 82, 1904 --> 162, 2035 --> 150 )
[LOG] Average clause size reduction: 54 --> 4.23656 (54.15 --> 4.1, 54.4 --> 4.62857, 53.5526 --> 3.94737 )
[LOG] Overall execution time: 4.50845 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.67 sec (Real time) / 4.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 507 2 52 1 450
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 3309.1 sec CPU time.
[LOG] Relation determinization time: 3314 sec real time.
[LOG] Final circuit size: 1300 new AND gates.
[LOG] Size before ABC: 2576 AND gates.
[LOG] Size after ABC: 1300 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3292.04/3297 sec (202.613/203 sec, 1408.87/1411 sec, 1680.56/1683 sec )
[LOG] Nr of iterations: 460 (45, 95, 320 )
[LOG] Total clause computation time: 143.553/147 sec (72.6103/72.6103 sec, 34.5033/34.5033 sec, 36.4392/36.4392 sec )
[LOG] Total clause minimization time: 3148.47/3150 sec (130.001/130.001 sec, 1374.36/1374.36 sec, 1644.11/1644.11 sec )
[LOG] Total clause size reduction: 43140 --> 2576 (4224 --> 265, 8930 --> 558, 29986 --> 1753 )
[LOG] Average clause size reduction: 93.7826 --> 5.6 (93.8667 --> 5.88889, 94 --> 5.87368, 93.7062 --> 5.47813 )
[LOG] Overall execution time: 3309.18 sec CPU time.
[LOG] Overall execution time: 3314 sec real time.
Synthesis time: 3313.88 sec (Real time) / 3302.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1786 2 91 1 1690
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 8.56537 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 2710 new AND gates.
[LOG] Size before ABC: 5345 AND gates.
[LOG] Size after ABC: 2710 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.81874/7 sec (0.218702/0 sec, 0.991438/1 sec, 4.21917/4 sec, 2.38943/2 sec )
[LOG] Nr of iterations: 694 (35, 129, 418, 112 )
[LOG] Total clause computation time: 0.951518/1 sec (0.046883/0.046883 sec, 0.156075/0.156075 sec, 0.396981/0.396981 sec, 0.351579/0.351579 sec )
[LOG] Total clause minimization time: 6.85771/6 sec (0.17139/0.17139 sec, 0.833687/0.833687 sec, 3.81645/3.81645 sec, 2.03618/2.03618 sec )
[LOG] Total clause size reduction: 95305 --> 5345 (4760 --> 218, 17792 --> 952, 57546 --> 3490, 15207 --> 685 )
[LOG] Average clause size reduction: 137.327 --> 7.70173 (136 --> 6.22857, 137.922 --> 7.37984, 137.67 --> 8.34928, 135.777 --> 6.11607 )
[LOG] Overall execution time: 8.57547 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.09 sec (Real time) / 8.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.73 sec (Real time) / 1.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.30 sec (Real time) / 3.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 3437 3 133 1 3297
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015277 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008605/0 sec (0.005832/0 sec, 0.002773/0 sec )
[LOG] Nr of iterations: 18 (12, 6 )
[LOG] Total clause computation time: 0.001937/0 sec (0.001293/0.001293 sec, 0.000644/0.000644 sec )
[LOG] Total clause minimization time: 0.006497/0 sec (0.004413/0.004413 sec, 0.002084/0.002084 sec )
[LOG] Total clause size reduction: 635 --> 62 (440 --> 47, 195 --> 15 )
[LOG] Average clause size reduction: 35.2778 --> 3.44444 (36.6667 --> 3.91667, 32.5 --> 2.5 )
[LOG] Overall execution time: 0.017012 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 264 2 36 1 225
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.079067 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.044496/0 sec (0.031058/0 sec, 0.013438/0 sec )
[LOG] Nr of iterations: 30 (23, 7 )
[LOG] Total clause computation time: 0.007692/0 sec (0.005769/0.005769 sec, 0.001923/0.001923 sec )
[LOG] Total clause minimization time: 0.036524/0 sec (0.025056/0.025056 sec, 0.011468/0.011468 sec )
[LOG] Total clause size reduction: 1870 --> 118 (1474 --> 95, 396 --> 23 )
[LOG] Average clause size reduction: 62.3333 --> 3.93333 (64.087 --> 4.13043, 56.5714 --> 3.28571 )
[LOG] Overall execution time: 0.081964 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 471 2 63 1 404
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.049387 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004839/0 sec (0.001089/0 sec, 0.001868/0 sec, 0.001882/0 sec )
[LOG] Nr of iterations: 8 (1, 3, 4 )
[LOG] Total clause computation time: 0.002217/0 sec (0.001052/0.001052 sec, 0.000569/0.000569 sec, 0.000596/0.000596 sec )
[LOG] Total clause minimization time: 0.002537/0 sec (0/0 sec, 0.001273/0.001273 sec, 0.001264/0.001264 sec )
[LOG] Total clause size reduction: 497 --> 13 (0 --> 0, 200 --> 5, 297 --> 8 )
[LOG] Average clause size reduction: 62.125 --> 1.625 (0 --> 0, 66.6667 --> 1.66667, 74.25 --> 2 )
[LOG] Overall execution time: 0.056666 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1113 2 96 1 1015
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.185299 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012891/0 sec (0.004908/0 sec, 0.003772/0 sec, 0.004211/0 sec )
[LOG] Nr of iterations: 9 (1, 4, 4 )
[LOG] Total clause computation time: 0.007855/0 sec (0.004839/0.004839 sec, 0.001883/0.001883 sec, 0.001133/0.001133 sec )
[LOG] Total clause minimization time: 0.004909/0 sec (0/0 sec, 0.001855/0.001855 sec, 0.003054/0.003054 sec )
[LOG] Total clause size reduction: 1029 --> 15 (0 --> 0, 516 --> 6, 513 --> 9 )
[LOG] Average clause size reduction: 114.333 --> 1.66667 (0 --> 0, 129 --> 1.5, 128.25 --> 2.25 )
[LOG] Overall execution time: 0.199225 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1873 2 168 1 1703
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.021023 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009775/0 sec (0.002763/0 sec, 0.003069/0 sec, 0.001086/0 sec, 0.002857/0 sec )
[LOG] Nr of iterations: 19 (3, 6, 3, 7 )
[LOG] Total clause computation time: 0.002395/0 sec (0.000679/0.000679 sec, 0.000675/0.000675 sec, 0.000224/0.000224 sec, 0.000817/0.000817 sec )
[LOG] Total clause minimization time: 0.007283/0 sec (0.002062/0.002062 sec, 0.002358/0.002358 sec, 0.00085/0.00085 sec, 0.002013/0.002013 sec )
[LOG] Total clause size reduction: 933 --> 29 (128 --> 4, 315 --> 13, 124 --> 3, 366 --> 9 )
[LOG] Average clause size reduction: 49.1053 --> 1.52632 (42.6667 --> 1.33333, 52.5 --> 2.16667, 41.3333 --> 1, 52.2857 --> 1.28571 )
[LOG] Overall execution time: 0.0237 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 415 4 56 1 352
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.375361 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 296 new AND gates.
[LOG] Size before ABC: 500 AND gates.
[LOG] Size after ABC: 296 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.292747/0 sec (0.138867/0 sec, 0.074119/0 sec, 0.033589/0 sec, 0.046172/0 sec )
[LOG] Nr of iterations: 104 (41, 28, 15, 20 )
[LOG] Total clause computation time: 0.051447/0 sec (0.025688/0.025688 sec, 0.013588/0.013588 sec, 0.005569/0.005569 sec, 0.006602/0.006602 sec )
[LOG] Total clause minimization time: 0.240332/0 sec (0.112762/0.112762 sec, 0.060253/0.060253 sec, 0.027912/0.027912 sec, 0.039405/0.039405 sec )
[LOG] Total clause size reduction: 10488 --> 500 (4240 --> 217, 2835 --> 140, 1456 --> 55, 1957 --> 88 )
[LOG] Average clause size reduction: 100.846 --> 4.80769 (103.415 --> 5.29268, 101.25 --> 5, 97.0667 --> 3.66667, 97.85 --> 4.4 )
[LOG] Overall execution time: 0.380598 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 894 4 98 1 788
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.113677 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021644/0 sec (0.021644/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.003569/0 sec (0.003569/0.003569 sec )
[LOG] Total clause minimization time: 0.018004/0 sec (0.018004/0.018004 sec )
[LOG] Total clause size reduction: 888 --> 20 (888 --> 20 )
[LOG] Average clause size reduction: 126.857 --> 2.85714 (126.857 --> 2.85714 )
[LOG] Overall execution time: 0.123342 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1243 3 144 1 1095
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.501215 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111403/0 sec (0.111403/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.020555/0 sec (0.020555/0.020555 sec )
[LOG] Total clause minimization time: 0.090701/0 sec (0.090701/0.090701 sec )
[LOG] Total clause size reduction: 4096 --> 35 (4096 --> 35 )
[LOG] Average clause size reduction: 240.941 --> 2.05882 (240.941 --> 2.05882 )
[LOG] Overall execution time: 0.522762 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.66 sec (Real time) / 0.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2129 3 252 1 1873
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005377 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00053/0 sec (0.00053/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000262/0 sec (0.000262/0.000262 sec )
[LOG] Total clause minimization time: 0.000252/0 sec (0.000252/0.000252 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.00735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.019003 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002097/0 sec (0.002097/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.001042/0 sec (0.001042/0.001042 sec )
[LOG] Total clause minimization time: 0.001033/0 sec (0.001033/0.001033 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.02212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.295036 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 117 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.118032/0 sec (0.10067/0 sec, 0.017362/0 sec )
[LOG] Nr of iterations: 37 (30, 7 )
[LOG] Total clause computation time: 0.042859/0 sec (0.036034/0.036034 sec, 0.006825/0.006825 sec )
[LOG] Total clause minimization time: 0.074898/0 sec (0.0644/0.0644 sec, 0.010498/0.010498 sec )
[LOG] Total clause size reduction: 5769 --> 117 (4785 --> 104, 984 --> 13 )
[LOG] Average clause size reduction: 155.919 --> 3.16216 (159.5 --> 3.46667, 140.571 --> 1.85714 )
[LOG] Overall execution time: 0.305408 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1444 4 160 1 1276
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 2.6181 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 161 new AND gates.
[LOG] Size before ABC: 252 AND gates.
[LOG] Size after ABC: 161 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.22834/1 sec (1.09552/1 sec, 0.13282/0 sec )
[LOG] Nr of iterations: 85 (75, 10 )
[LOG] Total clause computation time: 0.67146/1 sec (0.623793/0.623793 sec, 0.047667/0.047667 sec )
[LOG] Total clause minimization time: 0.556225/0 sec (0.471149/0.471149 sec, 0.085076/0.085076 sec )
[LOG] Total clause size reduction: 23646 --> 252 (21090 --> 227, 2556 --> 25 )
[LOG] Average clause size reduction: 278.188 --> 2.96471 (281.2 --> 3.02667, 255.6 --> 2.5 )
[LOG] Overall execution time: 2.64426 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.79 sec (Real time) / 2.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2504 4 280 1 2216
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.08363 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 183 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056609/0 sec (0.010692/0 sec, 0.010303/0 sec, 0.020133/0 sec, 0.000111/0 sec, 0.009741/0 sec, 0.002412/0 sec, 0.001879/0 sec, 0.001338/0 sec )
[LOG] Nr of iterations: 64 (8, 14, 20, 1, 11, 2, 4, 4 )
[LOG] Total clause computation time: 0.013504/0 sec (0.00254/0.00254 sec, 0.002521/0.002521 sec, 0.004319/0.004319 sec, 0.000107/0.000107 sec, 0.002707/0.002707 sec, 0.00014/0.00014 sec, 0.000757/0.000757 sec, 0.000413/0.000413 sec )
[LOG] Total clause minimization time: 0.042674/0 sec (0.008103/0.008103 sec, 0.007697/0.007697 sec, 0.01561/0.01561 sec, 0/0 sec, 0.006978/0.006978 sec, 0.002263/0.002263 sec, 0.001107/0.001107 sec, 0.000916/0.000916 sec )
[LOG] Total clause size reduction: 2329 --> 181 (308 --> 19, 559 --> 37, 798 --> 97, 0 --> 0, 400 --> 21, 39 --> 0, 114 --> 4, 111 --> 3 )
[LOG] Average clause size reduction: 36.3906 --> 2.82812 (38.5 --> 2.375, 39.9286 --> 2.64286, 39.9 --> 4.85, 0 --> 0, 36.3636 --> 1.90909, 19.5 --> 0, 28.5 --> 1, 27.75 --> 0.75 )
[LOG] Overall execution time: 0.085538 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 270 13 23 1 229
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.197802 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.116485/0 sec (0.042053/0 sec, 0.016507/0 sec, 0.000315/0 sec, 0.008955/0 sec, 0.000694/0 sec, 0.020062/0 sec, 0.013583/0 sec, 0.002845/0 sec, 0.004723/0 sec, 0.006748/0 sec )
[LOG] Nr of iterations: 68 (14, 8, 2, 10, 2, 13, 6, 2, 5, 6 )
[LOG] Total clause computation time: 0.026021/0 sec (0.007199/0.007199 sec, 0.003667/0.003667 sec, 0.000274/0.000274 sec, 0.002369/0.002369 sec, 0.000398/0.000398 sec, 0.003337/0.003337 sec, 0.004205/0.004205 sec, 0.000341/0.000341 sec, 0.002421/0.002421 sec, 0.00181/0.00181 sec )
[LOG] Total clause minimization time: 0.090043/0 sec (0.034747/0.034747 sec, 0.01277/0.01277 sec, 3.3e-05/3.3e-05 sec, 0.006528/0.006528 sec, 0.00029/0.00029 sec, 0.016621/0.016621 sec, 0.009362/0.009362 sec, 0.002495/0.002495 sec, 0.002285/0.002285 sec, 0.004912/0.004912 sec )
[LOG] Total clause size reduction: 2802 --> 163 (676 --> 49, 357 --> 25, 50 --> 0, 441 --> 22, 48 --> 1, 564 --> 47, 230 --> 5, 45 --> 0, 176 --> 5, 215 --> 9 )
[LOG] Average clause size reduction: 41.2059 --> 2.39706 (48.2857 --> 3.5, 44.625 --> 3.125, 25 --> 0, 44.1 --> 2.2, 24 --> 0.5, 43.3846 --> 3.61538, 38.3333 --> 0.833333, 22.5 --> 0, 35.2 --> 1, 35.8333 --> 1.5 )
[LOG] Overall execution time: 0.200458 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 378 15 27 1 329
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 8.40191 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1506 new AND gates.
[LOG] Size before ABC: 3109 AND gates.
[LOG] Size after ABC: 1505 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.84426/8 sec (0.920756/1 sec, 2.04652/2 sec, 0.002112/0 sec, 0.890617/1 sec, 0.194374/0 sec, 0.910991/1 sec, 1.46468/1 sec, 0.955187/1 sec, 0.27866/1 sec, 0.180359/0 sec )
[LOG] Nr of iterations: 531 (85, 173, 2, 91, 24, 32, 77, 32, 7, 8 )
[LOG] Total clause computation time: 1.84913/1 sec (0.363232/0.363232 sec, 0.426435/0.426435 sec, 0.001985/0.001985 sec, 0.181282/0.181282 sec, 0.025136/0.025136 sec, 0.178397/0.178397 sec, 0.358406/0.358406 sec, 0.17203/0.17203 sec, 0.101618/0.101618 sec, 0.040612/0.040612 sec )
[LOG] Total clause minimization time: 5.98857/7 sec (0.556495/0.556495 sec, 1.61793/1.61793 sec, 0.000116/0.000116 sec, 0.708143/0.708143 sec, 0.168892/0.168892 sec, 0.732147/0.732147 sec, 1.10539/1.10539 sec, 0.782808/0.782808 sec, 0.176969/0.176969 sec, 0.139678/0.139678 sec )
[LOG] Total clause size reduction: 28743 --> 3108 (4872 --> 536, 9804 --> 1125, 56 --> 0, 4950 --> 568, 1242 --> 207, 1643 --> 200, 3952 --> 362, 1581 --> 82, 300 --> 15, 343 --> 13 )
[LOG] Average clause size reduction: 54.1299 --> 5.85311 (57.3176 --> 6.30588, 56.6705 --> 6.50289, 28 --> 0, 54.3956 --> 6.24176, 51.75 --> 8.625, 51.3438 --> 6.25, 51.3247 --> 4.7013, 49.4062 --> 2.5625, 42.8571 --> 2.14286, 42.875 --> 1.625 )
[LOG] Overall execution time: 8.40789 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.76 sec (Real time) / 8.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.05 sec (Real time) / 14.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1817 18 30 1 1760
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.047406 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009663/0 sec (0.007422/0 sec, 0.002241/0 sec )
[LOG] Nr of iterations: 14 (10, 4 )
[LOG] Total clause computation time: 0.003922/0 sec (0.002879/0.002879 sec, 0.001043/0.001043 sec )
[LOG] Total clause minimization time: 0.005665/0 sec (0.004479/0.004479 sec, 0.001186/0.001186 sec )
[LOG] Total clause size reduction: 1209 --> 20 (909 --> 17, 300 --> 3 )
[LOG] Average clause size reduction: 86.3571 --> 1.42857 (90.9 --> 1.7, 75 --> 0.75 )
[LOG] Overall execution time: 0.054858 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1204 3 96 1 1103
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.453828 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 117 AND gates.
[LOG] Size after ABC: 81 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168054/0 sec (0.038049/0 sec, 0.059944/0 sec, 0.070061/0 sec )
[LOG] Nr of iterations: 39 (9, 13, 17 )
[LOG] Total clause computation time: 0.050738/0 sec (0.01919/0.01919 sec, 0.013576/0.013576 sec, 0.017972/0.017972 sec )
[LOG] Total clause minimization time: 0.117014/0 sec (0.018771/0.018771 sec, 0.04627/0.04627 sec, 0.051973/0.051973 sec )
[LOG] Total clause size reduction: 5248 --> 117 (1176 --> 16, 1752 --> 54, 2320 --> 47 )
[LOG] Average clause size reduction: 134.564 --> 3 (130.667 --> 1.77778, 134.769 --> 4.15385, 136.471 --> 2.76471 )
[LOG] Overall execution time: 0.467712 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2145 4 140 1 1998
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.200051 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 63 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064904/0 sec (0.042893/0 sec, 0.022011/0 sec )
[LOG] Nr of iterations: 28 (16, 12 )
[LOG] Total clause computation time: 0.017521/0 sec (0.009721/0.009721 sec, 0.0078/0.0078 sec )
[LOG] Total clause minimization time: 0.047197/0 sec (0.033042/0.033042 sec, 0.014155/0.014155 sec )
[LOG] Total clause size reduction: 4071 --> 63 (2355 --> 43, 1716 --> 20 )
[LOG] Average clause size reduction: 145.393 --> 2.25 (147.188 --> 2.6875, 143 --> 1.66667 )
[LOG] Overall execution time: 0.213312 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1691 3 152 1 1535
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.15061 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 112 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.517922/0 sec (0.24999/0 sec, 0.175421/0 sec, 0.092511/0 sec )
[LOG] Nr of iterations: 60 (22, 24, 14 )
[LOG] Total clause computation time: 0.109911/0 sec (0.046877/0.046877 sec, 0.038639/0.038639 sec, 0.024395/0.024395 sec )
[LOG] Total clause minimization time: 0.407539/0 sec (0.202892/0.202892 sec, 0.13661/0.13661 sec, 0.068037/0.068037 sec )
[LOG] Total clause size reduction: 17222 --> 182 (6363 --> 78, 6946 --> 75, 3913 --> 29 )
[LOG] Average clause size reduction: 287.033 --> 3.03333 (289.227 --> 3.54545, 289.417 --> 3.125, 279.5 --> 2.07143 )
[LOG] Overall execution time: 1.18892 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.34 sec (Real time) / 1.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.60 sec (Real time) / 1.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3570 4 296 1 3268
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.017395 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00354/0 sec (0.00354/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.001263/0 sec (0.001263/0.001263 sec )
[LOG] Total clause minimization time: 0.002253/0 sec (0.002253/0.002253 sec )
[LOG] Total clause size reduction: 165 --> 5 (165 --> 5 )
[LOG] Average clause size reduction: 41.25 --> 1.25 (41.25 --> 1.25 )
[LOG] Overall execution time: 0.020007 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040749 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011079/0 sec (0.011079/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.004066/0 sec (0.004066/0.004066 sec )
[LOG] Total clause minimization time: 0.006973/0 sec (0.006973/0.006973 sec )
[LOG] Total clause size reduction: 360 --> 8 (360 --> 8 )
[LOG] Average clause size reduction: 60 --> 1.33333 (60 --> 1.33333 )
[LOG] Overall execution time: 0.044094 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 527 3 68 1 455
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 6.67874 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.3863/1 sec (1.3863/1 sec )
[LOG] Nr of iterations: 21 (21 )
[LOG] Total clause computation time: 0.444034/0 sec (0.444034/0.444034 sec )
[LOG] Total clause minimization time: 0.941998/1 sec (0.941998/0.941998 sec )
[LOG] Total clause size reduction: 7340 --> 48 (7340 --> 48 )
[LOG] Average clause size reduction: 349.524 --> 2.28571 (349.524 --> 2.28571 )
[LOG] Overall execution time: 6.73332 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.88 sec (Real time) / 6.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.10 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.65 sec (Real time) / 6.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4553 3 363 1 4186
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 58.2304 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 75 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.6864/37 sec (36.6864/37 sec )
[LOG] Nr of iterations: 36 (36 )
[LOG] Total clause computation time: 5.66013/7 sec (5.66013/5.66013 sec )
[LOG] Total clause minimization time: 31.0256/30 sec (31.0256/31.0256 sec )
[LOG] Total clause size reduction: 17080 --> 103 (17080 --> 103 )
[LOG] Average clause size reduction: 474.444 --> 2.86111 (474.444 --> 2.86111 )
[LOG] Overall execution time: 58.3204 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 58.53 sec (Real time) / 58.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.73 sec (Real time) / 1.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.64 sec (Real time) / 21.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6045 3 484 1 5557
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.032195 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005873/0 sec (0.005873/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.003319/0 sec (0.003319/0.003319 sec )
[LOG] Total clause minimization time: 0.002522/0 sec (0.002522/0.002522 sec )
[LOG] Total clause size reduction: 364 --> 6 (364 --> 6 )
[LOG] Average clause size reduction: 72.8 --> 1.2 (72.8 --> 1.2 )
[LOG] Overall execution time: 0.03685 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.092711 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022958/0 sec (0.022958/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.013813/0 sec (0.013813/0.013813 sec )
[LOG] Total clause minimization time: 0.009108/0 sec (0.009108/0.009108 sec )
[LOG] Total clause size reduction: 720 --> 8 (720 --> 8 )
[LOG] Average clause size reduction: 102.857 --> 1.14286 (102.857 --> 1.14286 )
[LOG] Overall execution time: 0.098563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026655 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006331/0 sec (0.006331/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.002456/0 sec (0.002456/0.002456 sec )
[LOG] Total clause minimization time: 0.003839/0 sec (0.003839/0.003839 sec )
[LOG] Total clause size reduction: 256 --> 7 (256 --> 7 )
[LOG] Average clause size reduction: 51.2 --> 1.4 (51.2 --> 1.4 )
[LOG] Overall execution time: 0.029826 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.144446 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05299/0 sec (0.05299/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.033934/0 sec (0.033934/0.033934 sec )
[LOG] Total clause minimization time: 0.018988/0 sec (0.018988/0.018988 sec )
[LOG] Total clause size reduction: 1023 --> 17 (1023 --> 17 )
[LOG] Average clause size reduction: 85.25 --> 1.41667 (85.25 --> 1.41667 )
[LOG] Overall execution time: 0.149531 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 787 4 88 1 694
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.250717 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085099/0 sec (0.085099/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.03521/0 sec (0.03521/0.03521 sec )
[LOG] Total clause minimization time: 0.049843/0 sec (0.049843/0.049843 sec )
[LOG] Total clause size reduction: 1197 --> 11 (1197 --> 11 )
[LOG] Average clause size reduction: 119.7 --> 1.1 (119.7 --> 1.1 )
[LOG] Overall execution time: 0.25759 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 57.1744 sec CPU time.
[LOG] Relation determinization time: 57 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 110 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 50.4954/51 sec (50.4954/51 sec )
[LOG] Nr of iterations: 43 (43 )
[LOG] Total clause computation time: 2.14782/2 sec (2.14782/2.14782 sec )
[LOG] Total clause minimization time: 48.3469/49 sec (48.3469/48.3469 sec )
[LOG] Total clause size reduction: 13104 --> 110 (13104 --> 110 )
[LOG] Average clause size reduction: 304.744 --> 2.55814 (304.744 --> 2.55814 )
[LOG] Overall execution time: 57.211 sec CPU time.
[LOG] Overall execution time: 57 sec real time.
Synthesis time: 57.42 sec (Real time) / 57.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.01 sec (Real time) / 3.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2884 7 304 1 2572
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.114515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035232/0 sec (0.035232/0 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.011194/0 sec (0.011194/0.011194 sec )
[LOG] Total clause minimization time: 0.023934/0 sec (0.023934/0.023934 sec )
[LOG] Total clause size reduction: 1938 --> 35 (1938 --> 35 )
[LOG] Average clause size reduction: 107.667 --> 1.94444 (107.667 --> 1.94444 )
[LOG] Overall execution time: 0.120791 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 826 5 108 1 712
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004634 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000571/0 sec (0.000571/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000182/0 sec (0.000182/0.000182 sec )
[LOG] Total clause minimization time: 0.000349/0 sec (0.000349/0.000349 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.006549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012554 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002119/0 sec (0.002119/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000705/0 sec (0.000705/0.000705 sec )
[LOG] Total clause minimization time: 0.001391/0 sec (0.001391/0.001391 sec )
[LOG] Total clause size reduction: 110 --> 5 (110 --> 5 )
[LOG] Average clause size reduction: 36.6667 --> 1.66667 (36.6667 --> 1.66667 )
[LOG] Overall execution time: 0.01492 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 344 2 52 1 290
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.332658 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.108886/0 sec (0.108886/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.036695/0 sec (0.036695/0.036695 sec )
[LOG] Total clause minimization time: 0.072083/0 sec (0.072083/0.072083 sec )
[LOG] Total clause size reduction: 1666 --> 27 (1666 --> 27 )
[LOG] Average clause size reduction: 111.067 --> 1.8 (111.067 --> 1.8 )
[LOG] Overall execution time: 0.340194 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1063 2 116 1 944
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.145427 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 111 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090018/0 sec (0.090018/0 sec )
[LOG] Nr of iterations: 19 (19 )
[LOG] Total clause computation time: 0.009951/0 sec (0.009951/0.009951 sec )
[LOG] Total clause minimization time: 0.07985/0 sec (0.07985/0.07985 sec )
[LOG] Total clause size reduction: 1278 --> 111 (1278 --> 111 )
[LOG] Average clause size reduction: 67.2632 --> 5.84211 (67.2632 --> 5.84211 )
[LOG] Overall execution time: 0.149023 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 593 2 68 1 522
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.08289 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019512/0 sec (0.019512/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.007895/0 sec (0.007895/0.007895 sec )
[LOG] Total clause minimization time: 0.01155/0 sec (0.01155/0.01155 sec )
[LOG] Total clause size reduction: 1568 --> 19 (1568 --> 19 )
[LOG] Average clause size reduction: 104.533 --> 1.26667 (104.533 --> 1.26667 )
[LOG] Overall execution time: 0.089573 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 929 3 108 1 817
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032452 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011223/0 sec (0.011223/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.004252/0 sec (0.004252/0.004252 sec )
[LOG] Total clause minimization time: 0.006918/0 sec (0.006918/0.006918 sec )
[LOG] Total clause size reduction: 512 --> 15 (512 --> 15 )
[LOG] Average clause size reduction: 56.8889 --> 1.66667 (56.8889 --> 1.66667 )
[LOG] Overall execution time: 0.035709 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 438 3 60 1 374
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.08019 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014155/0 sec (0.014155/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.007398/0 sec (0.007398/0.007398 sec )
[LOG] Total clause minimization time: 0.006712/0 sec (0.006712/0.006712 sec )
[LOG] Total clause size reduction: 396 --> 8 (396 --> 8 )
[LOG] Average clause size reduction: 79.2 --> 1.6 (79.2 --> 1.6 )
[LOG] Overall execution time: 0.086525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.829027 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.238289/0 sec (0.238289/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.191268/0 sec (0.191268/0.191268 sec )
[LOG] Total clause minimization time: 0.046941/0 sec (0.046941/0.046941 sec )
[LOG] Total clause size reduction: 1528 --> 16 (1528 --> 16 )
[LOG] Average clause size reduction: 169.778 --> 1.77778 (169.778 --> 1.77778 )
[LOG] Overall execution time: 0.843019 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.97 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.120628 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019178/0 sec (0.019178/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.010535/0 sec (0.010535/0.010535 sec )
[LOG] Total clause minimization time: 0.008592/0 sec (0.008592/0.008592 sec )
[LOG] Total clause size reduction: 432 --> 8 (432 --> 8 )
[LOG] Average clause size reduction: 86.4 --> 1.6 (86.4 --> 1.6 )
[LOG] Overall execution time: 0.128086 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.236762 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.077325/0 sec (0.077325/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.034097/0 sec (0.034097/0.034097 sec )
[LOG] Total clause minimization time: 0.043202/0 sec (0.043202/0.043202 sec )
[LOG] Total clause size reduction: 405 --> 3 (405 --> 3 )
[LOG] Average clause size reduction: 101.25 --> 0.75 (101.25 --> 0.75 )
[LOG] Overall execution time: 0.243613 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 797 2 132 1 662
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.18494 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036256/0 sec (0.036256/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.023374/0 sec (0.023374/0.023374 sec )
[LOG] Total clause minimization time: 0.01283/0 sec (0.01283/0.01283 sec )
[LOG] Total clause size reduction: 452 --> 8 (452 --> 8 )
[LOG] Average clause size reduction: 90.4 --> 1.6 (90.4 --> 1.6 )
[LOG] Overall execution time: 0.192283 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.171928 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 68 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06025/0 sec (0.020333/0 sec, 0.027082/0 sec, 0.012835/0 sec )
[LOG] Nr of iterations: 30 (12, 13, 5 )
[LOG] Total clause computation time: 0.015794/0 sec (0.005661/0.005661 sec, 0.007941/0.007941 sec, 0.002192/0.002192 sec )
[LOG] Total clause minimization time: 0.044269/0 sec (0.0146/0.0146 sec, 0.01906/0.01906 sec, 0.010609/0.010609 sec )
[LOG] Total clause size reduction: 4732 --> 68 (1936 --> 21, 2100 --> 32, 696 --> 15 )
[LOG] Average clause size reduction: 157.733 --> 2.26667 (161.333 --> 1.75, 161.538 --> 2.46154, 139.2 --> 3 )
[LOG] Overall execution time: 0.183519 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1323 1 172 1 1148
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027162 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012969/0 sec (0.010815/0 sec, 0.002154/0 sec )
[LOG] Nr of iterations: 16 (12, 4 )
[LOG] Total clause computation time: 0.00363/0 sec (0.002335/0.002335 sec, 0.001295/0.001295 sec )
[LOG] Total clause minimization time: 0.009222/0 sec (0.008374/0.008374 sec, 0.000848/0.000848 sec )
[LOG] Total clause size reduction: 893 --> 52 (704 --> 49, 189 --> 3 )
[LOG] Average clause size reduction: 55.8125 --> 3.25 (58.6667 --> 4.08333, 47.25 --> 0.75 )
[LOG] Overall execution time: 0.029795 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 405 2 60 1 341
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 80.6804 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 986 new AND gates.
[LOG] Size before ABC: 1491 AND gates.
[LOG] Size after ABC: 986 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 70.0737/70 sec (3.42331/3 sec, 37.6917/38 sec, 28.9587/29 sec )
[LOG] Nr of iterations: 282 (13, 65, 204 )
[LOG] Total clause computation time: 16.9965/19 sec (2.02671/2.02671 sec, 10.3888/10.3888 sec, 4.58097/4.58097 sec )
[LOG] Total clause minimization time: 53.0722/51 sec (1.39639/1.39639 sec, 27.3018/27.3018 sec, 24.3741/24.3741 sec )
[LOG] Total clause size reduction: 79324 --> 1491 (3432 --> 29, 18240 --> 247, 57652 --> 1215 )
[LOG] Average clause size reduction: 281.291 --> 5.28723 (264 --> 2.23077, 280.615 --> 3.8, 282.608 --> 5.95588 )
[LOG] Overall execution time: 80.7207 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 81.08 sec (Real time) / 80.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.02 sec (Real time) / 1.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3198 3 280 1 2912
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013669 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005705/0 sec (0.003435/0 sec, 0.00227/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.001742/0 sec (0.000896/0.000896 sec, 0.000846/0.000846 sec )
[LOG] Total clause minimization time: 0.003884/0 sec (0.002481/0.002481 sec, 0.001403/0.001403 sec )
[LOG] Total clause size reduction: 464 --> 23 (260 --> 18, 204 --> 5 )
[LOG] Average clause size reduction: 42.1818 --> 2.09091 (43.3333 --> 3, 40.8 --> 1 )
[LOG] Overall execution time: 0.015793 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 293 2 48 1 242
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007568 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002586/0 sec (0.002042/0 sec, 0.000544/0 sec )
[LOG] Nr of iterations: 11 (8, 3 )
[LOG] Total clause computation time: 0.00095/0 sec (0.000664/0.000664 sec, 0.000286/0.000286 sec )
[LOG] Total clause minimization time: 0.001561/0 sec (0.001312/0.001312 sec, 0.000249/0.000249 sec )
[LOG] Total clause size reduction: 502 --> 18 (392 --> 16, 110 --> 2 )
[LOG] Average clause size reduction: 45.6364 --> 1.63636 (49 --> 2, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.009765 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 289 2 52 1 234
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01169 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005008/0 sec (0.003981/0 sec, 0.001027/0 sec )
[LOG] Nr of iterations: 12 (9, 3 )
[LOG] Total clause computation time: 0.001638/0 sec (0.001214/0.001214 sec, 0.000424/0.000424 sec )
[LOG] Total clause minimization time: 0.00329/0 sec (0.002696/0.002696 sec, 0.000594/0.000594 sec )
[LOG] Total clause size reduction: 488 --> 21 (392 --> 19, 96 --> 2 )
[LOG] Average clause size reduction: 40.6667 --> 1.75 (43.5556 --> 2.11111, 32 --> 0.666667 )
[LOG] Overall execution time: 0.013535 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027265 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013973/0 sec (0.011743/0 sec, 0.00223/0 sec )
[LOG] Nr of iterations: 18 (13, 5 )
[LOG] Total clause computation time: 0.00314/0 sec (0.002228/0.002228 sec, 0.000912/0.000912 sec )
[LOG] Total clause minimization time: 0.010691/0 sec (0.009389/0.009389 sec, 0.001302/0.001302 sec )
[LOG] Total clause size reduction: 1036 --> 65 (780 --> 61, 256 --> 4 )
[LOG] Average clause size reduction: 57.5556 --> 3.61111 (60 --> 4.69231, 51.2 --> 0.8 )
[LOG] Overall execution time: 0.030199 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 409 3 60 1 345
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.028727 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010315/0 sec (0.00655/0 sec, 0.003765/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.004132/0 sec (0.002252/0.002252 sec, 0.00188/0.00188 sec )
[LOG] Total clause minimization time: 0.006116/0 sec (0.004251/0.004251 sec, 0.001865/0.001865 sec )
[LOG] Total clause size reduction: 787 --> 22 (432 --> 16, 355 --> 6 )
[LOG] Average clause size reduction: 60.5385 --> 1.69231 (61.7143 --> 2.28571, 59.1667 --> 1 )
[LOG] Overall execution time: 0.031588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 418 2 68 1 347
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029263 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015392/0 sec (0.012177/0 sec, 0.003215/0 sec )
[LOG] Nr of iterations: 17 (12, 5 )
[LOG] Total clause computation time: 0.003369/0 sec (0.002092/0.002092 sec, 0.001277/0.001277 sec )
[LOG] Total clause minimization time: 0.011894/0 sec (0.009974/0.009974 sec, 0.00192/0.00192 sec )
[LOG] Total clause size reduction: 971 --> 59 (715 --> 54, 256 --> 5 )
[LOG] Average clause size reduction: 57.1176 --> 3.47059 (59.5833 --> 4.5, 51.2 --> 1 )
[LOG] Overall execution time: 0.031974 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 417 3 60 1 352
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.405675 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 50 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.151337/0 sec (0.047432/0 sec, 0.076858/0 sec, 0.027047/0 sec )
[LOG] Nr of iterations: 42 (13, 23, 6 )
[LOG] Total clause computation time: 0.039255/0 sec (0.016332/0.016332 sec, 0.018673/0.018673 sec, 0.00425/0.00425 sec )
[LOG] Total clause minimization time: 0.111682/0 sec (0.031006/0.031006 sec, 0.057907/0.057907 sec, 0.022769/0.022769 sec )
[LOG] Total clause size reduction: 9367 --> 100 (2892 --> 27, 5280 --> 61, 1195 --> 12 )
[LOG] Average clause size reduction: 223.024 --> 2.38095 (222.462 --> 2.07692, 229.565 --> 2.65217, 199.167 --> 2 )
[LOG] Overall execution time: 0.424201 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1795 2 236 1 1554
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03822 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020287/0 sec (0.013122/0 sec, 0.007165/0 sec )
[LOG] Nr of iterations: 25 (16, 9 )
[LOG] Total clause computation time: 0.005626/0 sec (0.003251/0.003251 sec, 0.002375/0.002375 sec )
[LOG] Total clause minimization time: 0.014473/0 sec (0.009738/0.009738 sec, 0.004735/0.004735 sec )
[LOG] Total clause size reduction: 1671 --> 79 (1095 --> 58, 576 --> 21 )
[LOG] Average clause size reduction: 66.84 --> 3.16 (68.4375 --> 3.625, 64 --> 2.33333 )
[LOG] Overall execution time: 0.041092 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 458 3 68 1 385
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.391376 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 50 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.155259/0 sec (0.06544/0 sec, 0.062698/0 sec, 0.017207/0 sec, 0.009914/0 sec )
[LOG] Nr of iterations: 50 (18, 20, 8, 4 )
[LOG] Total clause computation time: 0.045398/0 sec (0.021476/0.021476 sec, 0.015515/0.015515 sec, 0.004935/0.004935 sec, 0.003472/0.003472 sec )
[LOG] Total clause minimization time: 0.109548/0 sec (0.043848/0.043848 sec, 0.047047/0.047047 sec, 0.012228/0.012228 sec, 0.006425/0.006425 sec )
[LOG] Total clause size reduction: 10722 --> 112 (3978 --> 33, 4427 --> 60, 1624 --> 14, 693 --> 5 )
[LOG] Average clause size reduction: 214.44 --> 2.24 (221 --> 1.83333, 221.35 --> 3, 203 --> 1.75, 173.25 --> 1.25 )
[LOG] Overall execution time: 0.408635 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1749 2 228 1 1515
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 2.35771 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 471 new AND gates.
[LOG] Size before ABC: 916 AND gates.
[LOG] Size after ABC: 471 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.36161/2 sec (0.345509/1 sec, 0.26256/0 sec, 0.753539/1 sec )
[LOG] Nr of iterations: 235 (54, 73, 108 )
[LOG] Total clause computation time: 0.369328/0 sec (0.044355/0.044355 sec, 0.067474/0.067474 sec, 0.257499/0.257499 sec )
[LOG] Total clause minimization time: 0.990295/2 sec (0.300587/0.300587 sec, 0.194596/0.194596 sec, 0.495112/0.495112 sec )
[LOG] Total clause size reduction: 88106 --> 916 (20193 --> 318, 27360 --> 193, 40553 --> 405 )
[LOG] Average clause size reduction: 374.919 --> 3.89787 (373.944 --> 5.88889, 374.795 --> 2.64384, 375.491 --> 3.75 )
[LOG] Overall execution time: 2.39776 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.60 sec (Real time) / 2.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.78 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.04 sec (Real time) / 1.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3322 2 376 1 2941
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.183094 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.069331/0 sec (0.026267/0 sec, 0.038258/0 sec, 0.004806/0 sec )
[LOG] Nr of iterations: 39 (15, 20, 4 )
[LOG] Total clause computation time: 0.020057/0 sec (0.008112/0.008112 sec, 0.010056/0.010056 sec, 0.001889/0.001889 sec )
[LOG] Total clause minimization time: 0.049039/0 sec (0.018059/0.018059 sec, 0.02808/0.02808 sec, 0.0029/0.0029 sec )
[LOG] Total clause size reduction: 7895 --> 82 (3080 --> 27, 4161 --> 51, 654 --> 4 )
[LOG] Average clause size reduction: 202.436 --> 2.10256 (205.333 --> 1.8, 208.05 --> 2.55, 163.5 --> 1 )
[LOG] Overall execution time: 0.197682 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1598 1 216 1 1378
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.034221 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019596/0 sec (0.013402/0 sec, 0.006194/0 sec )
[LOG] Nr of iterations: 25 (16, 9 )
[LOG] Total clause computation time: 0.005073/0 sec (0.002997/0.002997 sec, 0.002076/0.002076 sec )
[LOG] Total clause minimization time: 0.014331/0 sec (0.010272/0.010272 sec, 0.004059/0.004059 sec )
[LOG] Total clause size reduction: 1648 --> 81 (1080 --> 60, 568 --> 21 )
[LOG] Average clause size reduction: 65.92 --> 3.24 (67.5 --> 3.75, 63.1111 --> 2.33333 )
[LOG] Overall execution time: 0.037059 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 442 2 68 1 370
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.088184 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 70 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043676/0 sec (0.029551/0 sec, 0.014125/0 sec )
[LOG] Nr of iterations: 23 (14, 9 )
[LOG] Total clause computation time: 0.01258/0 sec (0.00636/0.00636 sec, 0.00622/0.00622 sec )
[LOG] Total clause minimization time: 0.030927/0 sec (0.023066/0.023066 sec, 0.007861/0.007861 sec )
[LOG] Total clause size reduction: 1840 --> 70 (1144 --> 55, 696 --> 15 )
[LOG] Average clause size reduction: 80 --> 3.04348 (81.7143 --> 3.92857, 77.3333 --> 1.66667 )
[LOG] Overall execution time: 0.092288 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 651 3 84 1 562
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.00446 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.19625/1 sec (0.618568/1 sec, 0.577684/0 sec )
[LOG] Nr of iterations: 32 (9, 23 )
[LOG] Total clause computation time: 0.801744/1 sec (0.492384/0.492384 sec, 0.30936/0.30936 sec )
[LOG] Total clause minimization time: 0.394251/0 sec (0.126081/0.126081 sec, 0.26817/0.26817 sec )
[LOG] Total clause size reduction: 8288 --> 54 (2216 --> 16, 6072 --> 38 )
[LOG] Average clause size reduction: 259 --> 1.6875 (246.222 --> 1.77778, 264 --> 1.65217 )
[LOG] Overall execution time: 3.0327 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.17 sec (Real time) / 3.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2711 3 272 1 2434
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 4.98517 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.58313/2 sec (0.936062/1 sec, 0.647072/1 sec )
[LOG] Nr of iterations: 35 (11, 24 )
[LOG] Total clause computation time: 1.30008/2 sec (0.83959/0.83959 sec, 0.460491/0.460491 sec )
[LOG] Total clause minimization time: 0.282746/0 sec (0.096304/0.096304 sec, 0.186442/0.186442 sec )
[LOG] Total clause size reduction: 11362 --> 49 (3450 --> 18, 7912 --> 31 )
[LOG] Average clause size reduction: 324.629 --> 1.4 (313.636 --> 1.63636, 329.667 --> 1.29167 )
[LOG] Overall execution time: 5.0282 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.17 sec (Real time) / 5.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4250 3 340 1 3905
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 4.02835 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 189 new AND gates.
[LOG] Size before ABC: 317 AND gates.
[LOG] Size after ABC: 189 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.0605/3 sec (0.995614/1 sec, 0.844545/0 sec, 0.731082/1 sec, 0.446841/1 sec, 0.042418/0 sec )
[LOG] Nr of iterations: 91 (16, 29, 17, 23, 6 )
[LOG] Total clause computation time: 0.948312/1 sec (0.315699/0.315699 sec, 0.249801/0.249801 sec, 0.22224/0.22224 sec, 0.13664/0.13664 sec, 0.023932/0.023932 sec )
[LOG] Total clause minimization time: 2.11099/2 sec (0.67966/0.67966 sec, 0.594348/0.594348 sec, 0.508619/0.508619 sec, 0.309924/0.309924 sec, 0.018435/0.018435 sec )
[LOG] Total clause size reduction: 2950 --> 317 (540 --> 48, 980 --> 120, 544 --> 56, 726 --> 84, 160 --> 9 )
[LOG] Average clause size reduction: 32.4176 --> 3.48352 (33.75 --> 3, 33.7931 --> 4.13793, 32 --> 3.29412, 31.5652 --> 3.65217, 26.6667 --> 1.5 )
[LOG] Overall execution time: 4.03607 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.19 sec (Real time) / 4.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 531 12 19 1 495
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 4918.71 sec CPU time.
[LOG] Relation determinization time: 4926 sec real time.
[LOG] Final circuit size: 3068 new AND gates.
[LOG] Size before ABC: 6154 AND gates.
[LOG] Size after ABC: 3068 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4842.01/4848 sec (2786.68/2789 sec, 774.59/776 sec, 935.587/937 sec, 333.013/334 sec, 12.1398/12 sec )
[LOG] Nr of iterations: 929 (244, 360, 146, 173, 6 )
[LOG] Total clause computation time: 594.23/592 sec (199.205/199.205 sec, 220.766/220.766 sec, 86.1652/86.1652 sec, 87.2433/87.2433 sec, 0.850705/0.850705 sec )
[LOG] Total clause minimization time: 4247.76/4256 sec (2587.47/2587.47 sec, 553.816/553.816 sec, 849.418/849.418 sec, 245.765/245.765 sec, 11.289/11.289 sec )
[LOG] Total clause size reduction: 43167 --> 6154 (11664 --> 1677, 16873 --> 2527, 6670 --> 884, 7740 --> 1057, 220 --> 9 )
[LOG] Average clause size reduction: 46.4661 --> 6.62433 (47.8033 --> 6.87295, 46.8694 --> 7.01944, 45.6849 --> 6.05479, 44.7399 --> 6.10983, 36.6667 --> 1.5 )
[LOG] Overall execution time: 4918.87 sec CPU time.
[LOG] Overall execution time: 4926 sec real time.
Synthesis time: 4925.80 sec (Real time) / 4915.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.06 sec (Real time) / 3.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1756.75 sec (Real time) / 1752.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 3544 18 25 1 3496
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.131929 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 138 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079553/0 sec (0.007396/0 sec, 0.044108/0 sec, 0.001143/0 sec, 0.00071/0 sec, 1.4e-05/0 sec, 0.000671/0 sec, 0.000897/0 sec, 0.000626/0 sec, 0.000646/0 sec, 0.000166/0 sec, 1.8e-05/0 sec, 0.00068/0 sec, 0.000657/0 sec, 0.000903/0 sec, 0.000608/0 sec, 0.00063/0 sec, 0.000627/0 sec, 0.000643/0 sec, 8.1e-05/0 sec, 0.005998/0 sec, 0.001475/0 sec, 0.000903/0 sec, 0.003739/0 sec, 0.000374/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.000164/0 sec, 0.000122/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 2e-06/0 sec, 0.001128/0 sec, 3.3e-05/0 sec, 0.001196/0 sec, 0.000488/0 sec, 0.000487/0 sec, 0.000492/0 sec, 0.000649/0 sec, 0.000956/0 sec )
[LOG] Nr of iterations: 126 (4, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03071/0 sec (0.004392/0.004392 sec, 0.0103/0.0103 sec, 0.00073/0.00073 sec, 0.000616/0.000616 sec, 1e-05/1e-05 sec, 0.00058/0.00058 sec, 0.00058/0.00058 sec, 0.000533/0.000533 sec, 0.000556/0.000556 sec, 0.000163/0.000163 sec, 1.1e-05/1.1e-05 sec, 0.000584/0.000584 sec, 0.000567/0.000567 sec, 0.00056/0.00056 sec, 0.00052/0.00052 sec, 0.000537/0.000537 sec, 0.000541/0.000541 sec, 0.000557/0.000557 sec, 7.8e-05/7.8e-05 sec, 0.001553/0.001553 sec, 0.000648/0.000648 sec, 0.0005/0.0005 sec, 0.001922/0.001922 sec, 0.00037/0.00037 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000161/0.000161 sec, 0.00012/0.00012 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000493/0.000493 sec, 3.1e-05/3.1e-05 sec, 0.00044/0.00044 sec, 0.000407/0.000407 sec, 0.000408/0.000408 sec, 0.000412/0.000412 sec, 0.000412/0.000412 sec, 0.0004/0.0004 sec )
[LOG] Total clause minimization time: 0.048344/0 sec (0.002964/0.002964 sec, 0.033695/0.033695 sec, 0.0004/0.0004 sec, 8.8e-05/8.8e-05 sec, 0/0 sec, 8.4e-05/8.4e-05 sec, 0.000309/0.000309 sec, 8.6e-05/8.6e-05 sec, 8.4e-05/8.4e-05 sec, 0/0 sec, 0/0 sec, 8.6e-05/8.6e-05 sec, 8.2e-05/8.2e-05 sec, 0.000335/0.000335 sec, 8.2e-05/8.2e-05 sec, 8.1e-05/8.1e-05 sec, 7.9e-05/7.9e-05 sec, 7.9e-05/7.9e-05 sec, 0/0 sec, 0.004423/0.004423 sec, 0.000821/0.000821 sec, 0.000389/0.000389 sec, 0.001803/0.001803 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000628/0.000628 sec, 0/0 sec, 0.000747/0.000747 sec, 7.4e-05/7.4e-05 sec, 7.3e-05/7.3e-05 sec, 7.3e-05/7.3e-05 sec, 0.000229/0.000229 sec, 0.00055/0.00055 sec )
[LOG] Total clause size reduction: 21964 --> 64 (1518 --> 3, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1 )
[LOG] Average clause size reduction: 174.317 --> 0.507937 (379.5 --> 0.75, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5 )
[LOG] Overall execution time: 0.151334 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2472 98 327 1 2044
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.150859 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 127 new AND gates.
[LOG] Size before ABC: 194 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.10117/0 sec (0.023416/0 sec, 0.001541/0 sec, 0.000574/0 sec, 0.000737/0 sec, 0.000507/0 sec, 0.000517/0 sec, 0.000523/0 sec, 0.000541/0 sec, 0.006503/0 sec, 0.000141/0 sec, 0.001377/0 sec, 0.000696/0 sec, 0.000898/0 sec, 0.000708/0 sec, 0.000732/0 sec, 0.002724/0 sec, 0.000305/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 0.000504/0 sec, 0.000685/0 sec, 0.000487/0 sec, 7e-06/0 sec, 0.000488/0 sec, 0.000496/0 sec, 0.000498/0 sec, 0.000502/0 sec, 0.001301/0 sec, 6.1e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.03072/0 sec, 0.001483/0 sec, 0.000742/0 sec, 0.020144/0 sec, 0.000485/0 sec )
[LOG] Nr of iterations: 137 (6, 2, 2, 2, 2, 2, 2, 2, 3, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 14, 2, 2, 14, 1 )
[LOG] Total clause computation time: 0.030715/0 sec (0.004496/0.004496 sec, 0.000475/0.000475 sec, 0.00046/0.00046 sec, 0.000473/0.000473 sec, 0.000431/0.000431 sec, 0.000441/0.000441 sec, 0.000446/0.000446 sec, 0.000465/0.000465 sec, 0.001232/0.001232 sec, 0.000137/0.000137 sec, 0.000504/0.000504 sec, 0.00051/0.00051 sec, 0.000459/0.000459 sec, 0.000433/0.000433 sec, 0.000446/0.000446 sec, 0.001144/0.001144 sec, 0.000303/0.000303 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000437/0.000437 sec, 0.000451/0.000451 sec, 0.000422/0.000422 sec, 4e-06/4e-06 sec, 0.000426/0.000426 sec, 0.000432/0.000432 sec, 0.000433/0.000433 sec, 0.000439/0.000439 sec, 0.001294/0.001294 sec, 5.8e-05/5.8e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006203/0.006203 sec, 0.000526/0.000526 sec, 0.000399/0.000399 sec, 0.005835/0.005835 sec, 0.000481/0.000481 sec )
[LOG] Total clause minimization time: 0.069885/0 sec (0.018839/0.018839 sec, 0.001061/0.001061 sec, 0.000103/0.000103 sec, 0.000257/0.000257 sec, 7.1e-05/7.1e-05 sec, 6.9e-05/6.9e-05 sec, 7e-05/7e-05 sec, 6.9e-05/6.9e-05 sec, 0.00525/0.00525 sec, 0/0 sec, 0.000864/0.000864 sec, 0.000179/0.000179 sec, 0.000431/0.000431 sec, 0.000267/0.000267 sec, 0.000279/0.000279 sec, 0.001572/0.001572 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.1e-05/6.1e-05 sec, 0.000228/0.000228 sec, 5.9e-05/5.9e-05 sec, 0/0 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02441/0.02441 sec, 0.000952/0.000952 sec, 0.00033/0.00033 sec, 0.014234/0.014234 sec, 0/0 sec )
[LOG] Total clause size reduction: 20848 --> 120 (2100 --> 35, 419 --> 1, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 824 --> 10, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4472 --> 44, 343 --> 1, 342 --> 0, 4433 --> 27, 0 --> 0 )
[LOG] Average clause size reduction: 152.175 --> 0.875912 (350 --> 5.83333, 209.5 --> 0.5, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 274.667 --> 3.33333, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 319.429 --> 3.14286, 171.5 --> 0.5, 171 --> 0, 316.643 --> 1.92857, 0 --> 0 )
[LOG] Overall execution time: 0.164788 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2092 98 241 1 1748
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.025954 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.014224/0 sec (0.003459/0 sec, 0.000355/0 sec, 0.000247/0 sec, 0.000643/0 sec, 0.000127/0 sec, 8.6e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3.7e-05/0 sec, 0.00017/0 sec, 1.7e-05/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.005338/0 sec, 0.000648/0 sec, 0.000299/0 sec, 0.00254/0 sec, 0.000236/0 sec )
[LOG] Nr of iterations: 40 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1 )
[LOG] Total clause computation time: 0.004852/0 sec (0.001331/0.001331 sec, 0.000181/0.000181 sec, 0.000182/0.000182 sec, 0.000255/0.000255 sec, 0.000124/0.000124 sec, 8.4e-05/8.4e-05 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 3.4e-05/3.4e-05 sec, 0.000167/0.000167 sec, 1.6e-05/1.6e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.001093/0.001093 sec, 0.000226/0.000226 sec, 0.000159/0.000159 sec, 0.000762/0.000762 sec, 0.000232/0.000232 sec )
[LOG] Total clause minimization time: 0.009206/0 sec (0.002098/0.002098 sec, 0.000163/0.000163 sec, 5.6e-05/5.6e-05 sec, 0.000382/0.000382 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004208/0.004208 sec, 0.000417/0.000417 sec, 0.000129/0.000129 sec, 0.001753/0.001753 sec, 0/0 sec )
[LOG] Total clause size reduction: 1882 --> 36 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 565 --> 18, 112 --> 1, 111 --> 0, 440 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 47.05 --> 0.9 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 94.1667 --> 3, 56 --> 0.5, 55.5 --> 0, 88 --> 1.6, 0 --> 0 )
[LOG] Overall execution time: 0.031234 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 736 28 80 1 627
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.022092 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013586/0 sec (0.003228/0 sec, 0.000375/0 sec, 0.000208/0 sec, 0.001044/0 sec, 5.4e-05/0 sec, 9.5e-05/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2.7e-05/0 sec, 0.000362/0 sec, 6.1e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.00452/0 sec, 0.000559/0 sec, 0.000258/0 sec, 0.002504/0 sec, 0.000267/0 sec )
[LOG] Nr of iterations: 42 (3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 6, 1 )
[LOG] Total clause computation time: 0.005132/0 sec (0.001297/0.001297 sec, 0.000181/0.000181 sec, 0.000153/0.000153 sec, 0.000359/0.000359 sec, 5.1e-05/5.1e-05 sec, 9.2e-05/9.2e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2.4e-05/2.4e-05 sec, 0.000355/0.000355 sec, 5.8e-05/5.8e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.001126/0.001126 sec, 0.000201/0.000201 sec, 0.000146/0.000146 sec, 0.000818/0.000818 sec, 0.000265/0.000265 sec )
[LOG] Total clause minimization time: 0.00827/0 sec (0.001898/0.001898 sec, 0.000185/0.000185 sec, 4.8e-05/4.8e-05 sec, 0.000673/0.000673 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003353/0.003353 sec, 0.000354/0.000354 sec, 0.000104/0.000104 sec, 0.001655/0.001655 sec, 0/0 sec )
[LOG] Total clause size reduction: 1473 --> 40 (192 --> 8, 95 --> 0, 94 --> 0, 186 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 370 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 35.0714 --> 0.952381 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 62 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 61.6667 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.025646 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 554 16 56 1 480
