Analysis & Synthesis report for ProtoVDG
Wed Jul 02 17:25:38 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Parameter Settings for User Entity Instance: FormatTiming:FmtTiming
 11. Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counter:lines
 12. Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counterDbl:cols
 13. Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counterDbl:pCount
 14. Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counterDbl:dCount
 15. Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counter:clkDiv2
 16. Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counter:rc
 17. Parameter Settings for Inferred Entity Instance: FormatTiming:FmtTiming|counterDbl:cols|lpm_counter:nCount_rtl_0
 18. Parameter Settings for Inferred Entity Instance: FormatTiming:FmtTiming|counterDbl:cols|lpm_counter:pCount_rtl_0
 19. Parameter Settings for Inferred Entity Instance: FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0
 20. Parameter Settings for Inferred Entity Instance: FormatTiming:FmtTiming|counter:lines|lpm_add_sub:Add0
 21. Port Connectivity Checks: "FormatTiming:FmtTiming|counter:clkDiv2"
 22. Port Connectivity Checks: "FormatTiming:FmtTiming|counterDbl:cols"
 23. Port Connectivity Checks: "FormatTiming:FmtTiming|counter:lines"
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jul 02 17:25:38 2025           ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; ProtoVDG                                        ;
; Top-level Entity Name       ; ProtoVDG                                        ;
; Family                      ; MAX7000S                                        ;
; Total macrocells            ; 114                                             ;
; Total pins                  ; 34                                              ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-10 ;               ;
; Top-level entity name                                                      ; ProtoVDG        ; ProtoVDG      ;
; Family name                                                                ; MAX7000S        ; Cyclone V     ;
; Type of Retiming Performed During Resynthesis                              ; Full            ;               ;
; Resynthesis Optimization Effort                                            ; Normal          ;               ;
; Physical Synthesis Level for Resynthesis                                   ; Normal          ;               ;
; Use Generated Physical Constraints File                                    ; On              ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Infer RAMs from Raw Logic                                                  ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Report Parameter Settings                                                  ; On              ; On            ;
; Report Source Assignments                                                  ; On              ; On            ;
; Report Connectivity Checks                                                 ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off             ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
; Synthesis Seed                                                             ; 1               ; 1             ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; counter.v                        ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/counter.v                                             ;         ;
; counterDbl.v                     ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/counterDbl.v                                          ;         ;
; FormatTiming.v                   ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/FormatTiming.v                                        ;         ;
; FormatSelect.v                   ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/FormatSelect.v                                        ;         ;
; DataSelectPath.v                 ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/DataSelectPath.v                                      ;         ;
; SemiSwitch.v                     ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/SemiSwitch.v                                          ;         ;
; Semi4Rom.v                       ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/Semi4Rom.v                                            ;         ;
; Semi6Rom.v                       ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/Semi6Rom.v                                            ;         ;
; ProtoVDG.v                       ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/ProtoVDG.v                                            ;         ;
; AlphaIntRom.v                    ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/AlphaIntRom.v                                         ;         ;
; AlphaSwitch.v                    ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/AlphaSwitch.v                                         ;         ;
; RawShift.v                       ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/RawShift.v                                            ;         ;
; SemiShift.v                      ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/SemiShift.v                                           ;         ;
; ColourMap.v                      ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/ColourMap.v                                           ;         ;
; ColourMux.v                      ; yes             ; User Verilog HDL File  ; H:/Quartus/ProtoVDG/ColourMux.v                                           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; addcore.tdf                      ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf             ;         ;
; a_csnbuffer.inc                  ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.inc         ;         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;         ;
; look_add.tdf                     ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Resource             ; Usage                                                                                                           ;
+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Logic cells          ; 114                                                                                                             ;
; Total registers      ; 44                                                                                                              ;
; I/O pins             ; 34                                                                                                              ;
; Shareable expanders  ; 45                                                                                                              ;
; Parallel expanders   ; 17                                                                                                              ;
; Maximum fan-out node ; FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[0]~9 ;
; Maximum fan-out      ; 42                                                                                                              ;
; Total fan-out        ; 1016                                                                                                            ;
; Average fan-out      ; 5.26                                                                                                            ;
+----------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+------------------------------------------+------------+------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Macrocells ; Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+------------------------------------------+------------+------+------------------------------------------------------------------------------------------------------------+--------------+
; |ProtoVDG                                ; 114        ; 34   ; |ProtoVDG                                                                                                  ; work         ;
;    |ColourMux:Palette|                   ; 26         ; 0    ; |ProtoVDG|ColourMux:Palette                                                                                ; work         ;
;    |DataSelectPath:DataSel|              ; 0          ; 0    ; |ProtoVDG|DataSelectPath:DataSel                                                                           ; work         ;
;    |FormatSelect:FrmtSel|                ; 2          ; 0    ; |ProtoVDG|FormatSelect:FrmtSel                                                                             ; work         ;
;    |FormatTiming:FmtTiming|              ; 82         ; 0    ; |ProtoVDG|FormatTiming:FmtTiming                                                                           ; work         ;
;       |counter:lines|                    ; 9          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counter:lines                                                             ; work         ;
;       |counter:rc|                       ; 4          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counter:rc                                                                ; work         ;
;       |counterDbl:cols|                  ; 32         ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols                                                           ; work         ;
;          |lpm_add_sub:Add0|              ; 14         ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0                                          ; work         ;
;             |addcore:adder[0]|           ; 13         ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[0]                         ; work         ;
;                |a_csnbuffer:result_node| ; 5          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node ; work         ;
;             |addcore:adder[1]|           ; 1          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[1]                         ; work         ;
;                |a_csnbuffer:result_node| ; 1          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node ; work         ;
;          |lpm_counter:nCount_rtl_0|      ; 9          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols|lpm_counter:nCount_rtl_0                                  ; work         ;
;          |lpm_counter:pCount_rtl_0|      ; 9          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols|lpm_counter:pCount_rtl_0                                  ; work         ;
;       |counterDbl:dCount|                ; 6          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:dCount                                                         ; work         ;
;       |counterDbl:pCount|                ; 6          ; 0    ; |ProtoVDG|FormatTiming:FmtTiming|counterDbl:pCount                                                         ; work         ;
;    |RawShift:GraphSf|                    ; 3          ; 0    ; |ProtoVDG|RawShift:GraphSf                                                                                 ; work         ;
+------------------------------------------+------------+------+------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal           ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------+------------------------+
; FormatTiming:FmtTiming|u_da0                       ; FormatTiming:FmtTiming|Equal5 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                               ;                        ;
+----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; Semi4Rom:S4Rom|semiData~0              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~1              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~2              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~3              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~4              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~5              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~6              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~7              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~8              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~9              ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~10             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~11             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~12             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~13             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~14             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~15             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~16             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~17             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~18             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~19             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~20             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~21             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~22             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~23             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~24             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~25             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~26             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~27             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~28             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~29             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~30             ; Stuck at GND due to stuck port clock ;
; Semi4Rom:S4Rom|semiData~31             ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 32 ;                                      ;
+----------------------------------------+--------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FormatTiming:FmtTiming ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; topSync        ; 7     ; Signed Integer                             ;
; leftSync       ; 28    ; Signed Integer                             ;
; activecols     ; 256   ; Signed Integer                             ;
; activerows     ; 192   ; Signed Integer                             ;
; allcols        ; 458   ; Signed Integer                             ;
; allrows        ; 311   ; Signed Integer                             ;
; leftmargin     ; 101   ; Signed Integer                             ;
; topmargin      ; 56    ; Signed Integer                             ;
; topmargin2     ; 31    ; Signed Integer                             ;
; allrows2       ; 261   ; Signed Integer                             ;
; toprow         ; 63    ; Signed Integer                             ;
; toprow2        ; 40    ; Signed Integer                             ;
; bottomrow      ; 255   ; Signed Integer                             ;
; bottomrow2     ; 232   ; Signed Integer                             ;
; leftcols       ; 129   ; Signed Integer                             ;
; rightcols      ; 385   ; Signed Integer                             ;
; leftpreload    ; 120   ; Signed Integer                             ;
; rightpreload   ; 376   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counter:lines ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counterDbl:cols ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counterDbl:pCount ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counterDbl:dCount ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counter:clkDiv2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FormatTiming:FmtTiming|counter:rc ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FormatTiming:FmtTiming|counterDbl:cols|lpm_counter:nCount_rtl_0 ;
+------------------------+-------------------+---------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                ;
+------------------------+-------------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 9                 ; Untyped                                                             ;
; LPM_DIRECTION          ; UP                ; Untyped                                                             ;
; LPM_MODULUS            ; 0                 ; Untyped                                                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                             ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                             ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                             ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                  ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                  ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                             ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                             ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                             ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                             ;
+------------------------+-------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FormatTiming:FmtTiming|counterDbl:cols|lpm_counter:pCount_rtl_0 ;
+------------------------+-------------------+---------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                ;
+------------------------+-------------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 9                 ; Untyped                                                             ;
; LPM_DIRECTION          ; UP                ; Untyped                                                             ;
; LPM_MODULUS            ; 0                 ; Untyped                                                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                             ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                             ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                             ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                  ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                  ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                             ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                             ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                             ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                             ;
+------------------------+-------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0 ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Untyped                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_8kh ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FormatTiming:FmtTiming|counter:lines|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_snh ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FormatTiming:FmtTiming|counter:clkDiv2" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; reset  ; Input ; Info     ; Stuck at GND                           ;
; enable ; Input ; Info     ; Stuck at VCC                           ;
+--------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FormatTiming:FmtTiming|counterDbl:cols" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                           ;
+--------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "FormatTiming:FmtTiming|counter:lines" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                         ;
+--------+-------+----------+--------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 02 17:25:34 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProtoVDG -c ProtoVDG
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file counterdbl.v
    Info (12023): Found entity 1: counterDbl
Info (12021): Found 1 design units, including 1 entities, in source file formattiming.v
    Info (12023): Found entity 1: FormatTiming
Info (12021): Found 1 design units, including 1 entities, in source file formatselect.v
    Info (12023): Found entity 1: FormatSelect
Info (12021): Found 1 design units, including 1 entities, in source file dataselectpath.v
    Info (12023): Found entity 1: DataSelectPath
Info (12021): Found 1 design units, including 1 entities, in source file semiswitch.v
    Info (12023): Found entity 1: SemiSwitch
Info (12021): Found 1 design units, including 1 entities, in source file semi4rom.v
    Info (12023): Found entity 1: Semi4Rom
Info (12021): Found 1 design units, including 1 entities, in source file semi6rom.v
    Info (12023): Found entity 1: Semi6Rom
Info (12021): Found 1 design units, including 1 entities, in source file protovdg.v
    Info (12023): Found entity 1: ProtoVDG
Info (12021): Found 1 design units, including 1 entities, in source file alphaintrom.v
    Info (12023): Found entity 1: AlphaIntRom
Info (12021): Found 1 design units, including 1 entities, in source file alphaswitch.v
    Info (12023): Found entity 1: AlphaSwitch
Info (12021): Found 1 design units, including 1 entities, in source file rawswitch.v
    Info (12023): Found entity 1: RawSwitch
Info (12021): Found 1 design units, including 1 entities, in source file rawshift.v
    Info (12023): Found entity 1: RawShift
Info (12021): Found 1 design units, including 1 entities, in source file semishift.v
    Info (12023): Found entity 1: SemiShift
Info (12021): Found 1 design units, including 1 entities, in source file colourmap.v
    Info (12023): Found entity 1: ColourMap
Info (12021): Found 1 design units, including 1 entities, in source file colourmux.v
    Info (12023): Found entity 1: ColourMux
Info (12127): Elaborating entity "ProtoVDG" for the top level hierarchy
Info (12128): Elaborating entity "FormatSelect" for hierarchy "FormatSelect:FrmtSel"
Info (12128): Elaborating entity "FormatTiming" for hierarchy "FormatTiming:FmtTiming"
Warning (10230): Verilog HDL assignment warning at FormatTiming.v(129): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at FormatTiming.v(130): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at FormatTiming.v(131): truncated value with size 32 to match size of target (10)
Warning (10235): Verilog HDL Always Construct warning at FormatTiming.v(136): variable "u_da0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at FormatTiming.v(134): inferring latch(es) for variable "u_da0", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "u_da0" at FormatTiming.v(135)
Info (12128): Elaborating entity "counter" for hierarchy "FormatTiming:FmtTiming|counter:lines"
Warning (10230): Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "counterDbl" for hierarchy "FormatTiming:FmtTiming|counterDbl:cols"
Warning (10230): Verilog HDL assignment warning at counterDbl.v(43): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at counterDbl.v(50): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "counterDbl" for hierarchy "FormatTiming:FmtTiming|counterDbl:pCount"
Warning (10230): Verilog HDL assignment warning at counterDbl.v(43): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at counterDbl.v(50): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "counter" for hierarchy "FormatTiming:FmtTiming|counter:clkDiv2"
Warning (10230): Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "counter" for hierarchy "FormatTiming:FmtTiming|counter:rc"
Warning (10230): Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "DataSelectPath" for hierarchy "DataSelectPath:DataSel"
Info (12128): Elaborating entity "SemiSwitch" for hierarchy "SemiSwitch:SemiSw"
Info (12128): Elaborating entity "Semi4Rom" for hierarchy "Semi4Rom:S4Rom"
Info (12128): Elaborating entity "Semi6Rom" for hierarchy "Semi6Rom:S6Rom"
Warning (10230): Verilog HDL assignment warning at Semi6Rom.v(38): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "AlphaIntRom" for hierarchy "AlphaIntRom:AIRom"
Warning (10230): Verilog HDL assignment warning at AlphaIntRom.v(544): truncated value with size 11 to match size of target (8)
Info (12128): Elaborating entity "AlphaSwitch" for hierarchy "AlphaSwitch:AlphaSw"
Info (12128): Elaborating entity "RawShift" for hierarchy "RawShift:AlphaSf"
Info (12128): Elaborating entity "SemiShift" for hierarchy "SemiShift:SemiSf"
Info (12128): Elaborating entity "ColourMap" for hierarchy "ColourMap:AlphaMap"
Info (12128): Elaborating entity "ColourMux" for hierarchy "ColourMux:Palette"
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (448) in the Memory Initialization File "H:/Quartus/ProtoVDG/db/ProtoVDG.ram0_AlphaIntRom_c549b324.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 2 megafunctions from design logic
    Info (19001): Inferred lpm_counter megafunction (LPM_WIDTH=9) from the following logic: "FormatTiming:FmtTiming|counterDbl:cols|nCount_rtl_0"
    Info (19001): Inferred lpm_counter megafunction (LPM_WIDTH=9) from the following logic: "FormatTiming:FmtTiming|counterDbl:cols|pCount_rtl_0"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "FormatTiming:FmtTiming|counterDbl:cols|Add0"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "FormatTiming:FmtTiming|counter:lines|Add0"
Info (12130): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_counter:nCount_rtl_0"
Info (12133): Instantiated megafunction "FormatTiming:FmtTiming|counterDbl:cols|lpm_counter:nCount_rtl_0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
Info (12130): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12131): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[1]", which is child of megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node", which is child of megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|addcore:adder[0]", which is child of megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "FormatTiming:FmtTiming|counterDbl:cols|lpm_add_sub:Add0"
Info (12130): Elaborated megafunction instantiation "FormatTiming:FmtTiming|counter:lines|lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "FormatTiming:FmtTiming|counter:lines|lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info (13014): Ignored 17 buffer(s)
    Info (13019): Ignored 17 SOFT buffer(s)
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Data[0]"
    Warning (15610): No output dependent on input pin "Data[2]"
Info (21057): Implemented 193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 15 output pins
    Info (21063): Implemented 114 macrocells
    Info (21073): Implemented 45 shareable expanders
Info (144001): Generated suppressed messages file H:/Quartus/ProtoVDG/output_files/ProtoVDG.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4583 megabytes
    Info: Processing ended: Wed Jul 02 17:25:38 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Quartus/ProtoVDG/output_files/ProtoVDG.map.smsg.


