# Stack
Implemented a stack project using Verilog HDL. 

![s](https://github.com/YoussefMekawy/Stack/assets/102920455/ea09bf0c-f999-4f4a-946d-67c1202c0a9b)


The module is parameterized for variable data size and variable stack size. 
I also made a testbench and tested the whole module with the corner cases.

# waveform

![waveform](https://github.com/YoussefMekawy/Stack/assets/102920455/cf7e0fae-d58c-47d8-9d8e-de97f8f6c0b2)


# memory 

![memory](https://github.com/YoussefMekawy/Stack/assets/102920455/e0ea064e-26d1-4538-8546-e6267b7f8b85)


# tests
![test1](https://github.com/YoussefMekawy/Stack/assets/102920455/af755999-208c-421f-886e-1f59e4ce94f1)

![test2](https://github.com/YoussefMekawy/Stack/assets/102920455/d33df2e3-be01-44f8-8239-d1da5c738bd4)
