{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536235477580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536235477581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 06 09:04:37 2018 " "Processing started: Thu Sep 06 09:04:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536235477581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536235477581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux2x1x6 -c Mux2x1x6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux2x1x6 -c Mux2x1x6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536235477581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1536235478146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1x6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1x6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1x6-arch " "Found design unit 1: Mux2x1x6-arch" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536235479017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1x6 " "Found entity 1: Mux2x1x6" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536235479017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536235479017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux2x1x6 " "Elaborating entity \"Mux2x1x6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536235479083 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s Mux2x1x6.vhd(14) " "VHDL Process Statement warning at Mux2x1x6.vhd(14): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1536235479155 "|Mux2x1x6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] Mux2x1x6.vhd(14) " "Inferred latch for \"s\[0\]\" at Mux2x1x6.vhd(14)" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536235479167 "|Mux2x1x6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] Mux2x1x6.vhd(14) " "Inferred latch for \"s\[1\]\" at Mux2x1x6.vhd(14)" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536235479167 "|Mux2x1x6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] Mux2x1x6.vhd(14) " "Inferred latch for \"s\[2\]\" at Mux2x1x6.vhd(14)" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536235479167 "|Mux2x1x6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] Mux2x1x6.vhd(14) " "Inferred latch for \"s\[3\]\" at Mux2x1x6.vhd(14)" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536235479168 "|Mux2x1x6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] Mux2x1x6.vhd(14) " "Inferred latch for \"s\[4\]\" at Mux2x1x6.vhd(14)" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536235479168 "|Mux2x1x6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] Mux2x1x6.vhd(14) " "Inferred latch for \"s\[5\]\" at Mux2x1x6.vhd(14)" {  } { { "Mux2x1x6.vhd" "" { Text "C:/Users/User/Desktop/Mux2x1x6_behavioral/Mux2x1x6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536235479169 "|Mux2x1x6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536235480643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536235481218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536235481218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536235482104 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536235482104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536235482104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536235482104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536235482155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 06 09:04:42 2018 " "Processing ended: Thu Sep 06 09:04:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536235482155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536235482155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536235482155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536235482155 ""}
