1) The input file is broken down into two files --> Data_Left.in and Data_Right.in
2) The code for breaking the input files can be found in the "code" folder. (trim_file.py)
3) Verilog files are provided in the "code" folder.
4) data2.out is provided in the "output_files" folder.
5) MSDAP details are given in report called "midtermProject".

########################  CONTACT FOR BUGS  OR INFORMATION  ####################

Name : Soumyadeep Choudhury and Anmol Gautam
Email : sxc180056@utdallas.edu and axg190014

################  END  ###############