
*** Running vivado
    with args -log lab10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab10.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab10.tcl -notrace
Command: synth_design -top lab10 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 771.586 ; gain = 234.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab10' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:23]
	Parameter SCORE_W bound to: 28 - type: integer 
	Parameter SCORE_H bound to: 28 - type: integer 
	Parameter SCORE_VPOS bound to: 20 - type: integer 
	Parameter SCORE1_HPOS bound to: 100 - type: integer 
	Parameter SCORE2_HPOS bound to: 600 - type: integer 
	Parameter VBUF_W bound to: 320 - type: integer 
	Parameter VBUF_H bound to: 240 - type: integer 
	Parameter CLOUD_VPOS bound to: 20 - type: integer 
	Parameter CLOUD_W bound to: 32 - type: integer 
	Parameter CLOUD_H bound to: 16 - type: integer 
	Parameter CLOUD2_VPOS bound to: 40 - type: integer 
	Parameter CLOUD2_W bound to: 32 - type: integer 
	Parameter CLOUD2_H bound to: 16 - type: integer 
	Parameter PIKA1_W bound to: 47 - type: integer 
	Parameter PIKA1_H bound to: 50 - type: integer 
	Parameter pika2y bound to: 167 - type: integer 
	Parameter BALL_W bound to: 20 - type: integer 
	Parameter BALL_H bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/debounce.v:21]
	Parameter DEBOUNCE_PERIOD bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (2#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/LCD_module.v:13]
INFO: [Synth 8-6157] synthesizing module 'BCD_counter' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/BCD_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/BCD_counter.v:57]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (3#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/BCD_counter.v:57]
INFO: [Synth 8-6155] done synthesizing module 'BCD_counter' (4#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/BCD_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/vga_sync.v:19]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (5#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/vga_sync.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/clk_divider.v:21]
	Parameter divider bound to: 2 - type: integer 
	Parameter half_divider bound to: 1 - type: integer 
	Parameter divider_minus_one bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (6#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/clk_divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'sram' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_ball.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 76800 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_ball.v:16]
INFO: [Synth 8-3876] $readmem data file 'background.mem' is read successfully [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_ball.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram' (7#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_ball.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram_ball' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram.v:16]
INFO: [Synth 8-3876] $readmem data file 'ball20x20.mem' is read successfully [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram_ball' (8#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram_cloud' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_cloud.v:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_cloud.v:31]
INFO: [Synth 8-3876] $readmem data file 'cloud.mem' is read successfully [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_cloud.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sram_cloud' (9#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_cloud.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_pika1' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_pika1.v:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 18800 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_pika1.v:31]
INFO: [Synth 8-3876] $readmem data file 'pika1.mem' is read successfully [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_pika1.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sram_pika1' (10#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sram_pika1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sramscore' [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sramscore.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 8624 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sramscore.v:16]
INFO: [Synth 8-3876] $readmem data file 'score.mem' is read successfully [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sramscore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sramscore' (11#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/sramscore.v:8]
WARNING: [Synth 8-6014] Unused sequential element pika2_stop_pos_reg was removed.  [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:525]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:589]
WARNING: [Synth 8-3848] Net b in module/entity lab10 does not have driver. [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:267]
INFO: [Synth 8-6155] done synthesizing module 'lab10' (12#1) [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:23]
WARNING: [Synth 8-3331] design sramscore has unconnected port addr[17]
WARNING: [Synth 8-3331] design sramscore has unconnected port addr[16]
WARNING: [Synth 8-3331] design sramscore has unconnected port addr[15]
WARNING: [Synth 8-3331] design sramscore has unconnected port addr[14]
WARNING: [Synth 8-3331] design sram_pika1 has unconnected port addr[17]
WARNING: [Synth 8-3331] design sram_pika1 has unconnected port addr[16]
WARNING: [Synth 8-3331] design sram_pika1 has unconnected port addr[15]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[17]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[16]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[15]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[14]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[13]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[12]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[11]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[10]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[9]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[17]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[16]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[15]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[14]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[13]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[12]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[11]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[10]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[9]
WARNING: [Synth 8-3331] design sram has unconnected port addr[17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 880.289 ; gain = 342.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 880.289 ; gain = 342.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 880.289 ; gain = 342.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 880.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zxcv3/Desktop/FP/lab10.srcs/constrs_1/lab10.xdc]
Finished Parsing XDC File [C:/Users/zxcv3/Desktop/FP/lab10.srcs/constrs_1/lab10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zxcv3/Desktop/FP/lab10.srcs/constrs_1/lab10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 971.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 971.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 971.914 ; gain = 434.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 971.914 ; gain = 434.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 971.914 ; gain = 434.332
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:531]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:508]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:672]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/zxcv3/Desktop/FP/lab10.srcs/sources_1/lab10.v:658]
INFO: [Synth 8-5544] ROM "score1_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score2_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score1_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score2_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pika1_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pika1_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 971.914 ; gain = 434.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 6     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 3     
	   4 Input     18 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 7     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---RAMs : 
	             900K Bit         RAMs := 1     
	             220K Bit         RAMs := 1     
	             101K Bit         RAMs := 2     
	               6K Bit         RAMs := 2     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	  12 Input     18 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 78    
	  69 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 6     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 3     
	   4 Input     18 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	  12 Input     18 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module LCD_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  69 Input      1 Bit        Muxes := 2     
Module BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	             900K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sram_ball 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sram_cloud 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sram_pika1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	             220K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sramscore 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	             101K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP pixel_addr_sc12, operation Mode is: A*(B:0x1c).
DSP Report: operator pixel_addr_sc12 is absorbed into DSP pixel_addr_sc12.
DSP Report: Generating DSP pixel_addr_ball_reg, operation Mode is: C+A*(B:0x14).
DSP Report: register pixel_addr_ball_reg is absorbed into DSP pixel_addr_ball_reg.
DSP Report: operator pixel_addr_ball0 is absorbed into DSP pixel_addr_ball_reg.
DSP Report: operator pixel_addr_ball1 is absorbed into DSP pixel_addr_ball_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: ((D or 0)+(0 or A))*(B:0x2f).
DSP Report: operator pixel_addr_pika12 is absorbed into DSP p_1_out.
DSP Report: operator pixel_addr_pika13 is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr_pika10, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator pixel_addr_pika10 is absorbed into DSP pixel_addr_pika10.
DSP Report: Generating DSP pixel_addr_pika10, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator pixel_addr_pika10 is absorbed into DSP pixel_addr_pika10.
DSP Report: Generating DSP pixel_addr_pika12, operation Mode is: A*(B:0x2f).
DSP Report: operator pixel_addr_pika12 is absorbed into DSP pixel_addr_pika12.
DSP Report: Generating DSP pixel_addr_pika10, operation Mode is: PCIN+(A:0x0):B+(C:0x92e).
DSP Report: operator pixel_addr_pika10 is absorbed into DSP pixel_addr_pika10.
Removed BRAM instance from module lab10 due to constant propagation
Removed 1 RAM instances from module lab10 due to constant propagation
Removed BRAM instance from module lab10 due to constant propagation
Removed 1 RAM instances from module lab10 due to constant propagation
INFO: [Synth 8-3886] merging instance 'row_B_reg[0]' (FD) to 'row_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[4]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[8]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[12]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[16]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[20]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[24]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[28]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[32]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[36]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[40]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[44]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[48]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[52]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[56]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[60]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[64]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[68]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[72]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[76]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[80]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[84]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[88]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[92]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[96]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[100]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[104]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[108]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[112]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[116]' (FD) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[120]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[124]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[0]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[4]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[8]' (FDS) to 'row_A_reg[113]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[12]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[16]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[20]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[24]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[28]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[64]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[68]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[104]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[108]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[112]' (FDR) to 'row_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[116]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[120]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[124]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[1]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[5]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[9]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[13]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[17]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[21]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[25]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[29]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[33]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[37]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[41]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[45]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[49]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[53]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[57]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[61]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[65]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[69]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[73]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[77]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[81]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[85]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[89]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[93]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[97]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[101]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[105]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[109]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[113]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[117]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[121]' (FD) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[125]' (FD) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[1]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[5]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[13]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[17]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[21]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[25]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[29]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[65]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[69]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[105]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[109]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[117]' (FDS) to 'row_A_reg[126]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[121]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[125]' (FDR) to 'row_A_reg[127]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[2]' (FD) to 'row_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[6]' (FD) to 'row_B_reg[7]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[10]' (FD) to 'row_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[14]' (FD) to 'row_B_reg[7]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[18]' (FD) to 'row_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[22]' (FD) to 'row_B_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\row_B_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_B_reg[127] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\row_A_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_A_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd0/init_rs_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kill_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 971.914 ; gain = 434.332
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 119, Available = 100. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+--------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab10       | ram3/RAM_reg | 32 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 12     | 
|lab10       | ram0/RAM_reg | 128 K x 12(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 36     | 
+------------+--------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+-----------+----------------------+-------------------------------------------------------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives                                                  | 
+------------+-----------------+-----------+----------------------+-------------------------------------------------------------+
|lab10       | ram1/RAM_reg    | Implied   | 512 x 12             | RAM256X1S x 24	                                             | 
|lab10       | ram2/RAM_reg    | Implied   | 512 x 12             | RAM256X1S x 24	                                             | 
|lab10       | ramsc1/RAM_reg  | Implied   | 16 K x 12            | RAM16X1S x 12	RAM32X1S x 12	RAM128X1S x 12	RAM256X1S x 396	 | 
|lab10       | ramsc2/RAM_reg  | Implied   | 16 K x 12            | RAM16X1S x 12	RAM32X1S x 12	RAM128X1S x 12	RAM256X1S x 396	 | 
|lab10       | ramball/RAM_reg | Implied   | 512 x 12             | RAM16X1S x 12	RAM128X1S x 12	RAM256X1S x 12	                | 
+------------+-----------------+-----------+----------------------+-------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab10       | A*(B:0x1c)                   | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab10       | C+A*(B:0x14)                 | 17     | 5      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | ((D or 0)+(0 or A))*(B:0x2f) | 17     | 6      | -      | 17     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|lab10       | PCIN+(A:0x0):B+C             | 30     | 17     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lab10       | PCIN+(A:0x0):B               | 30     | 15     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab10       | A*(B:0x2f)                   | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab10       | PCIN+(A:0x0):B+(C:0x92e)     | 30     | 17     | 12     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1083.359 ; gain = 545.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1276.273 ; gain = 738.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+--------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab10       | ram3/RAM_reg | 32 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 12     | 
|lab10       | ram0/RAM_reg | 128 K x 12(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 36     | 
+------------+--------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+-----------------+-----------+----------------------+-------------------------------------------------------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives                                                  | 
+------------+-----------------+-----------+----------------------+-------------------------------------------------------------+
|lab10       | ram1/RAM_reg    | Implied   | 512 x 12             | RAM256X1S x 24	                                             | 
|lab10       | ram2/RAM_reg    | Implied   | 512 x 12             | RAM256X1S x 24	                                             | 
|lab10       | ramsc1/RAM_reg  | Implied   | 16 K x 12            | RAM16X1S x 12	RAM32X1S x 12	RAM128X1S x 12	RAM256X1S x 396	 | 
|lab10       | ramsc2/RAM_reg  | Implied   | 16 K x 12            | RAM16X1S x 12	RAM32X1S x 12	RAM128X1S x 12	RAM256X1S x 396	 | 
|lab10       | ramball/RAM_reg | Implied   | 512 x 12             | RAM16X1S x 12	RAM128X1S x 12	RAM256X1S x 12	                | 
+------------+-----------------+-----------+----------------------+-------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram3/RAM_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ram0/RAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1286.309 ; gain = 748.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1290.922 ; gain = 753.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1290.922 ; gain = 753.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1290.922 ; gain = 753.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1290.922 ; gain = 753.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1290.922 ; gain = 753.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1290.922 ; gain = 753.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   181|
|3     |DSP48E1     |     2|
|4     |DSP48E1_1   |     1|
|5     |DSP48E1_2   |     1|
|6     |DSP48E1_3   |     2|
|7     |DSP48E1_4   |     1|
|8     |LUT1        |   134|
|9     |LUT2        |   274|
|10    |LUT3        |   158|
|11    |LUT4        |   202|
|12    |LUT5        |   195|
|13    |LUT6        |   508|
|14    |MUXF7       |    88|
|15    |MUXF8       |     2|
|16    |RAM128X1S   |    32|
|17    |RAM16X1S    |    32|
|18    |RAM256X1S   |   720|
|19    |RAM32X1S    |    20|
|20    |RAMB36E1    |     1|
|21    |RAMB36E1_1  |     1|
|22    |RAMB36E1_10 |     1|
|23    |RAMB36E1_11 |     1|
|24    |RAMB36E1_12 |     1|
|25    |RAMB36E1_13 |     1|
|26    |RAMB36E1_14 |     1|
|27    |RAMB36E1_15 |     1|
|28    |RAMB36E1_16 |     1|
|29    |RAMB36E1_17 |     1|
|30    |RAMB36E1_18 |     1|
|31    |RAMB36E1_19 |     1|
|32    |RAMB36E1_2  |     1|
|33    |RAMB36E1_20 |     1|
|34    |RAMB36E1_21 |     1|
|35    |RAMB36E1_22 |     1|
|36    |RAMB36E1_23 |     1|
|37    |RAMB36E1_24 |     1|
|38    |RAMB36E1_25 |     1|
|39    |RAMB36E1_26 |     1|
|40    |RAMB36E1_27 |     1|
|41    |RAMB36E1_28 |     1|
|42    |RAMB36E1_29 |     1|
|43    |RAMB36E1_3  |     1|
|44    |RAMB36E1_30 |     1|
|45    |RAMB36E1_31 |     1|
|46    |RAMB36E1_32 |     1|
|47    |RAMB36E1_33 |     1|
|48    |RAMB36E1_34 |     1|
|49    |RAMB36E1_35 |     1|
|50    |RAMB36E1_36 |     1|
|51    |RAMB36E1_37 |     1|
|52    |RAMB36E1_38 |     1|
|53    |RAMB36E1_39 |     1|
|54    |RAMB36E1_4  |     1|
|55    |RAMB36E1_40 |     1|
|56    |RAMB36E1_41 |     1|
|57    |RAMB36E1_42 |     1|
|58    |RAMB36E1_43 |     1|
|59    |RAMB36E1_44 |     1|
|60    |RAMB36E1_45 |     1|
|61    |RAMB36E1_46 |     1|
|62    |RAMB36E1_47 |     1|
|63    |RAMB36E1_5  |     1|
|64    |RAMB36E1_6  |     1|
|65    |RAMB36E1_7  |     1|
|66    |RAMB36E1_8  |     1|
|67    |RAMB36E1_9  |     1|
|68    |FDRE        |   859|
|69    |FDSE        |    46|
|70    |IBUF        |     6|
|71    |OBUF        |    25|
+------+------------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |  3538|
|2     |  P1BCD_counter    |BCD_counter   |    80|
|3     |    \genblk1[0].B  |BCD_6         |    22|
|4     |    \genblk1[1].B  |BCD_7         |    21|
|5     |    \genblk1[2].B  |BCD_8         |    19|
|6     |    \genblk1[3].B  |BCD_9         |    18|
|7     |  P2BCD_counter    |BCD_counter_0 |    80|
|8     |    \genblk1[0].B  |BCD           |    22|
|9     |    \genblk1[1].B  |BCD_3         |    21|
|10    |    \genblk1[2].B  |BCD_4         |    19|
|11    |    \genblk1[3].B  |BCD_5         |    18|
|12    |  btn_db1          |debounce      |    39|
|13    |  clk_divider0     |clk_divider   |     2|
|14    |  lcd0             |LCD_module    |   150|
|15    |  ram0             |sram          |    52|
|16    |  ram1             |sram_cloud    |    51|
|17    |  ram2             |sram_cloud_1  |    51|
|18    |  ram3             |sram_pika1    |    28|
|19    |  ramball          |sram_ball     |    93|
|20    |  ramsc1           |sramscore     |   532|
|21    |  ramsc2           |sramscore_2   |   532|
|22    |  vs0              |vga_sync      |   627|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1290.922 ; gain = 753.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1290.922 ; gain = 661.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1290.922 ; gain = 753.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1290.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1290.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 804 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 720 instances
  RAM32X1S => RAM32X1S (RAMS32): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
199 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1290.922 ; gain = 995.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1290.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zxcv3/Desktop/FP/lab10.runs/synth_1/lab10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab10_utilization_synth.rpt -pb lab10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 16:15:36 2020...
