{"vcs1":{"timestamp_begin":1699249181.322884677, "rt":0.73, "ut":0.40, "st":0.26}}
{"vcselab":{"timestamp_begin":1699249182.149483820, "rt":0.90, "ut":0.56, "st":0.29}}
{"link":{"timestamp_begin":1699249183.106893811, "rt":0.53, "ut":0.17, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699249180.463295928}
{"VCS_COMP_START_TIME": 1699249180.463295928}
{"VCS_COMP_END_TIME": 1699249183.739463170}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337708}}
{"stitch_vcselab": {"peak_mem": 222608}}
