

================================================================
== Vivado HLS Report for 'dut_dense_1'
================================================================
* Date:           Sat Oct 29 00:25:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  663297|  663297|  663297|  663297|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_0   |  663296|  663296|      2591|          -|          -|   256|    no    |
        | + LOOP_DENSE_1  |    2587|    2587|        33|          5|          1|   512|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     64|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     754|   1504|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    226|
|Register         |        -|      -|     300|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      5|    1054|   1796|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |                Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U118  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fcmp_32ns_32ns_1_1_U121            |dut_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U119   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_sitofp_32ns_32_6_U120              |dut_sitofp_32ns_32_6              |        0|      0|  340|  554|
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                  |                                  |        0|      5|  754| 1504|
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+--------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+--------+-----+------+-------------+
    |b_fc1_U  |dut_dense_1_b_fc1  |        1|  0|   0|     256|   32|     1|         8192|
    |w_fc1_U  |dut_dense_1_w_fc1  |        8|  0|   0|  131072|    1|     1|       131072|
    +---------+-------------------+---------+---+----+--------+-----+------+-------------+
    |Total    |                   |        9|  0|   0|  131328|   33|     2|       139264|
    +---------+-------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |m_3_fu_208_p2        |     +    |      0|  0|  10|          10|           1|
    |n_1_fu_186_p2        |     +    |      0|  0|   9|           9|           1|
    |w_index_fu_226_p2    |     +    |      0|  0|  17|          17|          17|
    |tmp_15_fu_299_p2     |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_180_p2  |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_202_p2   |   icmp   |      0|  0|   4|          10|          11|
    |ifzero_fu_241_p2     |   icmp   |      0|  0|   4|          10|          11|
    |notlhs_fu_281_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_287_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_13_fu_293_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp1_fu_247_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_7_fu_253_p2      |    xor   |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  64|         100|          59|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   4|         10|    1|         10|
    |ap_reg_ppiten_pp0_it6  |   1|          2|    1|          2|
    |grp_fu_154_p0          |  32|          4|   32|        128|
    |grp_fu_154_p1          |  32|          4|   32|        128|
    |grp_fu_160_p0          |  32|          3|   32|         96|
    |grp_fu_160_p1          |  32|          3|   32|         96|
    |m_phi_fu_147_p4        |  10|          2|   10|         20|
    |m_reg_143              |  10|          2|   10|         20|
    |n_reg_119              |   9|          2|    9|         18|
    |one_out_phi_fu_135_p4  |  32|          2|   32|         64|
    |one_out_reg_131        |  32|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 226|         36|  223|        646|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   9|   0|    9|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|   0|    1|          0|
    |b_fc1_load_reg_328     |  32|   0|   32|          0|
    |exitcond_reg_333       |   1|   0|    1|          0|
    |ifzero_reg_352         |   1|   0|    1|          0|
    |m_3_reg_337            |  10|   0|   10|          0|
    |m_reg_143              |  10|   0|   10|          0|
    |n_1_reg_308            |   9|   0|    9|          0|
    |n_cast4_reg_323        |   9|   0|   17|          8|
    |n_reg_119              |   9|   0|    9|          0|
    |one_out_1_reg_371      |  32|   0|   32|          0|
    |one_out_2_reg_382      |  32|   0|   32|          0|
    |one_out_reg_131        |  32|   0|   32|          0|
    |output_addr_reg_318    |   9|   0|   10|          1|
    |reg_174                |  32|   0|   32|          0|
    |tmp_11_reg_366         |  32|   0|   32|          0|
    |tmp_15_reg_387         |   1|   0|    1|          0|
    |tmp_7_reg_356          |   1|   0|    1|          0|
    |tmp_8_reg_377          |  32|   0|   32|          0|
    |exitcond_reg_333       |   0|   1|    1|          0|
    |ifzero_reg_352         |   0|   1|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 300|   2|  311|          9|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   10|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

