project -load "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/synthesis/Top_syn.prj"
project -run
project -save
