+---------------------------+----------+-----------+-----------------+----------+---------------+
|                 Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
+===========================+==========+===========+=================+==========+===============+
| BOOT_FROM_FPGA_ON_FAILURE |          |           |            GOUT |        p |          TODO |
+---------------------------+----------+-----------+-----------------+----------+---------------+
|      BOOT_FROM_FPGA_READY |          |           |            GOUT |        p |          TODO |
+---------------------------+----------+-----------+-----------------+----------+---------------+
|                      BSEL |          |       0-2 |            GOUT |        p |          TODO |
+---------------------------+----------+-----------+-----------------+----------+---------------+
|                   BSEL_EN |          |           |            GOUT |        p |          TODO |
+---------------------------+----------+-----------+-----------------+----------+---------------+
|                      CSEL |          |       0-1 |            GOUT |        p |          TODO |
+---------------------------+----------+-----------+-----------------+----------+---------------+
|                   CSEL_EN |          |           |            GOUT |        p |          TODO |
+---------------------------+----------+-----------+-----------------+----------+---------------+
