{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1569591791983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1569591791983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 15:43:11 2019 " "Processing started: Fri Sep 27 15:43:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1569591791983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1569591791983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1569591791983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1569591792382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_DE1-RTL " "Found design unit 1: Perudo_DE1-RTL" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569591792832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_DE1 " "Found entity 1: Perudo_DE1" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569591792832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569591792832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file perudo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perudo_package " "Found design unit 1: perudo_package" {  } { { "perudo_package.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/perudo_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569591792840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 perudo_package-body " "Found design unit 2: perudo_package-body" {  } { { "perudo_package.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/perudo_package.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569591792840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569591792840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Datapath-RTL " "Found design unit 1: Perudo_Datapath-RTL" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569591792842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Datapath " "Found entity 1: Perudo_Datapath" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569591792842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569591792842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Controller-RTL " "Found design unit 1: Perudo_Controller-RTL" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569591792842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Controller " "Found entity 1: Perudo_Controller" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569591792842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569591792842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Perudo_DE1 " "Elaborating entity \"Perudo_DE1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1569591792882 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock Perudo_DE1.vhd(19) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(19): used implicit default value for signal \"clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nuovo_giocatore Perudo_DE1.vhd(30) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(30): used implicit default value for signal \"nuovo_giocatore\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "elimina_giocatore Perudo_DE1.vhd(31) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(31): used implicit default value for signal \"elimina_giocatore\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "prossimo_turno Perudo_DE1.vhd(32) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(32): used implicit default value for signal \"prossimo_turno\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "elimina_dado Perudo_DE1.vhd(33) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(33): used implicit default value for signal \"elimina_dado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "esegui_scommessa_com Perudo_DE1.vhd(34) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(34): used implicit default value for signal \"esegui_scommessa_com\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dado_scommesso_com Perudo_DE1.vhd(35) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(35): used implicit default value for signal \"dado_scommesso_com\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ricorrenza_com Perudo_DE1.vhd(36) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(36): used implicit default value for signal \"ricorrenza_com\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "esegui_scommessa_g0 Perudo_DE1.vhd(37) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(37): used implicit default value for signal \"esegui_scommessa_g0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dado_scommesso_g0 Perudo_DE1.vhd(38) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(38): used implicit default value for signal \"dado_scommesso_g0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ricorrenza_g0 Perudo_DE1.vhd(39) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(39): used implicit default value for signal \"ricorrenza_g0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dammi_giocatori_in_campo Perudo_DE1.vhd(40) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(40): used implicit default value for signal \"dammi_giocatori_in_campo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dammi_scommessa_corrente Perudo_DE1.vhd(41) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(41): used implicit default value for signal \"dammi_scommessa_corrente\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fine_partita Perudo_DE1.vhd(42) " "Verilog HDL or VHDL warning at Perudo_DE1.vhd(42): object \"fine_partita\" assigned a value but never read" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "giocatori_in_campo_out Perudo_DE1.vhd(43) " "Verilog HDL or VHDL warning at Perudo_DE1.vhd(43): object \"giocatori_in_campo_out\" assigned a value but never read" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numero_giocatori_in_campo_out Perudo_DE1.vhd(44) " "Verilog HDL or VHDL warning at Perudo_DE1.vhd(44): object \"numero_giocatori_in_campo_out\" assigned a value but never read" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scommessa_corrente_out Perudo_DE1.vhd(45) " "Verilog HDL or VHDL warning at Perudo_DE1.vhd(45): object \"scommessa_corrente_out\" assigned a value but never read" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569591792882 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "time_10ms Perudo_DE1.vhd(119) " "VHDL Process Statement warning at Perudo_DE1.vhd(119): inferring latch(es) for signal or variable \"time_10ms\", which holds its previous value in one or more paths through the process" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1569591792890 "|Perudo_DE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_10ms Perudo_DE1.vhd(119) " "Inferred latch for \"time_10ms\" at Perudo_DE1.vhd(119)" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1569591792890 "|Perudo_DE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Perudo_Controller Perudo_Controller:controller " "Elaborating entity \"Perudo_Controller\" for hierarchy \"Perudo_Controller:controller\"" {  } { { "Perudo_DE1.vhd" "controller" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569591792912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "move_time Perudo_Controller.vhd(41) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(41): object \"move_time\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569591792912 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_state Perudo_Controller.vhd(68) " "VHDL Process Statement warning at Perudo_Controller.vhd(68): inferring latch(es) for signal or variable \"internal_state\", which holds its previous value in one or more paths through the process" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1569591792912 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..4\] Perudo_Controller.vhd(23) " "Using initial value X (don't care) for net \"LEDR\[9..4\]\" at Perudo_Controller.vhd(23)" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1569591792912 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.CHECK Perudo_Controller.vhd(68) " "Inferred latch for \"internal_state.CHECK\" at Perudo_Controller.vhd(68)" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1569591792912 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.TURN_FPGA Perudo_Controller.vhd(68) " "Inferred latch for \"internal_state.TURN_FPGA\" at Perudo_Controller.vhd(68)" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1569591792912 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.TURN_PLAYER Perudo_Controller.vhd(68) " "Inferred latch for \"internal_state.TURN_PLAYER\" at Perudo_Controller.vhd(68)" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1569591792912 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.INIT Perudo_Controller.vhd(68) " "Inferred latch for \"internal_state.INIT\" at Perudo_Controller.vhd(68)" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1569591792912 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Perudo_Datapath Perudo_Datapath:datapath " "Elaborating entity \"Perudo_Datapath\" for hierarchy \"Perudo_Datapath:datapath\"" {  } { { "Perudo_DE1.vhd" "datapath" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569591792922 ""}
{ "Warning" "WVRFX_VHDL_LEFT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Perudo_Datapath.vhd(166) " "VHDL warning at Perudo_Datapath.vhd(166): left bound of range must be a constant" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 166 0 0 } }  } 0 11791 "VHDL warning at %1!s!: left bound of range must be a constant" 0 0 "" 0 -1 1569591792937 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Perudo_Datapath.vhd(166) " "VHDL warning at Perudo_Datapath.vhd(166): right bound of range must be a constant" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 166 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1569591792937 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[4\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[4\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[3\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[3\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[2\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[2\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[1\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[1\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[0\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[0\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[4\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[4\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[3\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[3\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[2\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[2\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[1\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[1\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[0\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[0\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1569591792937 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1569591793613 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1569591793613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569591793628 "|Perudo_DE1|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1569591793628 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Controller:controller\|initialization_state High " "Register Perudo_Controller:controller\|initialization_state will power up to High" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1569591793644 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1569591793644 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "242 " "242 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1569591793675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1569591793888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1569591793888 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1569591793974 "|Perudo_DE1|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1569591793974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1569591793974 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1569591793974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1569591793974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1569591793974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1569591794052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 15:43:14 2019 " "Processing ended: Fri Sep 27 15:43:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1569591794052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1569591794052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1569591794052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1569591794052 ""}
