Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 29 10:29:45 2021
| Host         : ENG-38XG7X2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file masterslave_methodology_drc_routed.rpt -pb masterslave_methodology_drc_routed.pb -rpx masterslave_methodology_drc_routed.rpx
| Design       : masterslave
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 2          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between master/Qb_inferred_i_1/I1 and master/Qb_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between slave/Qa_inferred_i_1__0/I1 and slave/Qa_inferred_i_1__0/O to disable the timing loop
Related violations: <none>


