//
// Verilog Module mopshub_lib.tb_canakari
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 14:35:35 01/21/21
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module tb_canakari ;
	// Inputs
    reg       clock;
    reg       reset; 
    reg [4:0] address;
    reg [15:0] readdata;
    reg [15:0] writedata;
    reg       cs;
    reg       read_n;
    reg       write_n;
	  reg       irq;
   	reg       irqstatus;
   	reg       irqsuctra;
   	reg       irqsucrec;
   	reg       rx;
   	reg       tx;
   	reg       statedeb;
   	reg       Prescale_EN_debug;
   	reg   [6:0]    bits;
	// Outputs

// ### Please start your Verilog code here ### 

endmodule
