<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0')">rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod864.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod864.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod864.html#Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod864.html#Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod864.html#inst_tag_278980"  onclick="showContent('inst_tag_278980')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_gbe_axi_m0_I.Am</a></td>
<td class="s4 cl rt"> 46.97</td>
<td class="s7 cl rt"><a href="mod864.html#inst_tag_278980_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod864.html#inst_tag_278980_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod864.html#inst_tag_278980_Toggle" >  0.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod864.html#inst_tag_278980_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod864.html#inst_tag_278981"  onclick="showContent('inst_tag_278981')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.Mux_usb_axi_m0_I.Am</a></td>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod864.html#inst_tag_278981_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod864.html#inst_tag_278981_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod864.html#inst_tag_278981_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod864.html#inst_tag_278981_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_278980'>
<hr>
<a name="inst_tag_278980"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_278980" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_gbe_axi_m0_I.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.97</td>
<td class="s7 cl rt"><a href="mod864.html#inst_tag_278980_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod864.html#inst_tag_278980_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod864.html#inst_tag_278980_Toggle" >  0.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod864.html#inst_tag_278980_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.81</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.41</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod932.html#inst_tag_299039" >Mux_gbe_axi_m0_I</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29739" id="tag_urg_inst_29739">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29740" id="tag_urg_inst_29740">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29741" id="tag_urg_inst_29741">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29742" id="tag_urg_inst_29742">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29743" id="tag_urg_inst_29743">un9c3a7914_3</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod910.html#inst_tag_298344" id="tag_urg_inst_298344">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_766" id="tag_urg_inst_766">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_278981'>
<hr>
<a name="inst_tag_278981"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278981" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.Mux_usb_axi_m0_I.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod864.html#inst_tag_278981_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod864.html#inst_tag_278981_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod864.html#inst_tag_278981_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod864.html#inst_tag_278981_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod932.html#inst_tag_299040" >Mux_usb_axi_m0_I</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29806" id="tag_urg_inst_29806">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29807" id="tag_urg_inst_29807">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29808" id="tag_urg_inst_29808">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29809" id="tag_urg_inst_29809">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29810" id="tag_urg_inst_29810">un9c3a7914_3</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod910.html#inst_tag_298346" id="tag_urg_inst_298346">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_838" id="tag_urg_inst_838">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod864.html" >rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32228</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32269</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
32227                   		else if ( RegWr &amp; WrPtr == 3'b011 )
32228      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
32229      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32230      1/1          		if ( ! Sys_Clk_RstN )
32231      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( 146'b0 );</font>
                        MISSING_ELSE
32232                   		else if ( RegWr &amp; WrPtr == 3'b010 )
32233                   			RegData_2 &lt;= #1.0 ( RegDataIn );
32234                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32235                   		if ( ! Sys_Clk_RstN )
32236                   			RegData_1 &lt;= #1.0 ( 146'b0 );
32237                   		else if ( RegWr &amp; WrPtr == 3'b001 )
32238                   			RegData_1 &lt;= #1.0 ( RegDataIn );
32239                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32240                   		if ( ! Sys_Clk_RstN )
32241                   			RegData_0 &lt;= #1.0 ( 146'b0 );
32242                   		else if ( RegWr &amp; WrPtr == 3'b0 )
32243                   			RegData_0 &lt;= #1.0 ( RegDataIn );
32244                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
32245                   		case ( u_7d1d )
32246                   			3'b101  : RdData_0 = RegData_5 ;
32247                   			3'b100  : RdData_0 = RegData_4 ;
32248                   			3'b011  : RdData_0 = RegData_3 ;
32249                   			3'b010  : RdData_0 = RegData_2 ;
32250                   			3'b001  : RdData_0 = RegData_1 ;
32251                   			3'b0    : RdData_0 = RegData_0 ;
32252                   			default : RdData_0 = 146'b0 ;
32253                   		endcase
32254                   	end
32255                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
32256                   	assign Int_WrCnt = WrCnt;
32257                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
32258                   	assign WrEmpty = RdCntSync == WrCnt;
32259                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
32260                   	assign WakeUp_Rx = Rx_Vld;
32261                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
32262                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
32263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32264                   		if ( ! Sys_Clk_RstN )
32265                   			u_ecd1 &lt;= #1.0 ( 1'b0 );
32266                   		else	u_ecd1 &lt;= #1.0 ( PwrOn );
32267                   	assign WakeUp_Other = WakeUpPwr;
32268                   endmodule
32269      1/1          
32270      1/1          
32271      1/1          
32272      <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod864.html" >rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32092
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod864.html" >rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">92</td>
<td class="rt">5</td>
<td class="rt">5.43  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2572</td>
<td class="rt">12</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1286</td>
<td class="rt">7</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1286</td>
<td class="rt">5</td>
<td class="rt">0.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">45</td>
<td class="rt">5</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1394</td>
<td class="rt">12</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">697</td>
<td class="rt">7</td>
<td class="rt">1.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">697</td>
<td class="rt">5</td>
<td class="rt">0.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">47</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1178</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">589</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">589</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod864.html" >rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">32092</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">32228</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">32269</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32092      ,	Sys_Clk_Tm
            	          
32093      ,	Sys_Pwr_Idle
            	            
32094      ,	Sys_Pwr_WakeUp
            	              
32095      ,	WakeUp_Other
            	            
32096      ,	WakeUp_Rx
            	         
32097      );
             
32098      	output [145:0] Int_Data              ;
           	                                      
32099      	input  [2:0]   Int_RdCnt             ;
           	                                      
32100      	input  [2:0]   Int_RdPtr             ;
           	                                      
32101      	output         Int_RxCtl_PwrOnRst    ;
           	                                      
32102      	input          Int_RxCtl_PwrOnRstAck ;
           	                                      
32103      	input          Int_TxCtl_PwrOnRst    ;
           	                                      
32104      	output         Int_TxCtl_PwrOnRstAck ;
           	                                      
32105      	output [2:0]   Int_WrCnt             ;
           	                                      
32106      	input  [143:0] Rx_Data               ;
           	                                      
32107      	input          Rx_Head               ;
           	                                      
32108      	output         Rx_Rdy                ;
           	                                      
32109      	input          Rx_Tail               ;
           	                                      
32110      	input          Rx_Vld                ;
           	                                      
32111      	input          Sys_Clk               ;
           	                                      
32112      	input          Sys_Clk_ClkS          ;
           	                                      
32113      	input          Sys_Clk_En            ;
           	                                      
32114      	input          Sys_Clk_EnS           ;
           	                                      
32115      	input          Sys_Clk_RetRstN       ;
           	                                      
32116      	input          Sys_Clk_RstN          ;
           	                                      
32117      	input          Sys_Clk_Tm            ;
           	                                      
32118      	output         Sys_Pwr_Idle          ;
           	                                      
32119      	output         Sys_Pwr_WakeUp        ;
           	                                      
32120      	output         WakeUp_Other          ;
           	                                      
32121      	output         WakeUp_Rx             ;
           	                                      
32122      	wire [2:0]   u_4f0             ;
           	                                
32123      	wire [2:0]   u_7d1d            ;
           	                                
32124      	reg          u_ecd1            ;
           	                                
32125      	wire         Pwr_RstFsm_Idle   ;
           	                                
32126      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32127      	wire         PwrOn             ;
           	                                
32128      	wire         PwrOnRst          ;
           	                                
32129      	wire [2:0]   RdCntBin          ;
           	                                
32130      	wire [2:0]   RdCntSync         ;
           	                                
32131      	reg  [145:0] RdData_0          ;
           	                                
32132      	reg  [145:0] RegData_0         ;
           	                                
32133      	reg  [145:0] RegData_1         ;
           	                                
32134      	reg  [145:0] RegData_2         ;
           	                                
32135      	reg  [145:0] RegData_3         ;
           	                                
32136      	reg  [145:0] RegData_4         ;
           	                                
32137      	reg  [145:0] RegData_5         ;
           	                                
32138      	wire [145:0] RegDataIn         ;
           	                                
32139      	wire         RegWr             ;
           	                                
32140      	wire         RxPwrOnRstAckSync ;
           	                                
32141      	wire         TxPwrOnRstSync    ;
           	                                
32142      	wire         WakeUpPwr         ;
           	                                
32143      	reg  [2:0]   WrCnt             ;
           	                                
32144      	wire [2:0]   WrCntBin          ;
           	                                
32145      	wire         WrEmpty           ;
           	                                
32146      	wire         WrFull            ;
           	                                
32147      	reg  [2:0]   WrPtr             ;
           	                                
32148      	assign u_7d1d = Int_RdPtr;
           	                          
32149      	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	                                                   
32150      	assign u_4f0 = WrCntBin + 3'b001;
           	                                 
32151      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	                                  
32152      		.Clk( Sys_Clk )
           		               
32153      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32154      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32155      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32156      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32157      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32158      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32159      	,	.I( Int_RxCtl_PwrOnRstAck )
           	 	                           
32160      	,	.O( RxPwrOnRstAckSync )
           	 	                       
32161      	);
           	  
32162      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32163      		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
           		                                  
32164      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32165      	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           	 	                                 
32166      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32167      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32168      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32169      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32170      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32171      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32172      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32173      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32174      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32175      	);
           	  
32176      	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           	                                         
32177      	assign WrFull = WrCntBin == RdCntBin + 3'b110;
           	                                              
32178      	assign RegWr = ~ WrFull & Rx_Vld;
           	                                 
32179      	assign Int_Data = RdData_0;
           	                           
32180      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
           	                                  
32181      		.Clk( Sys_Clk )
           		               
32182      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32183      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32184      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32185      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32186      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32187      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32188      	,	.I( Int_TxCtl_PwrOnRst )
           	 	                        
32189      	,	.O( TxPwrOnRstSync )
           	 	                    
32190      	);
           	  
32191      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32192      		if ( ! Sys_Clk_RstN )
           		                     
32193      			WrCnt <= #1.0 ( 3'b0 );
           			                       
32194      		else if ( RegWr | ~ PwrOn )
           		                           
32195      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           			                                                                        
32196      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
           	                                                            
32197      	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
           	                                 
32198      		.Clk( Sys_Clk )
           		               
32199      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32200      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32201      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32202      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32203      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32204      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32205      	,	.I( Int_RdCnt )
           	 	               
32206      	,	.O( RdCntSync )
           	 	               
32207      	);
           	  
32208      	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
           	                                                                  
32209      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32210      		if ( ! Sys_Clk_RstN )
           		                     
32211      			WrPtr <= #1.0 ( 3'b0 );
           			                       
32212      		else if ( RegWr | ~ PwrOn )
           		                           
32213      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           			                                                                                       
32214      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32215      		if ( ! Sys_Clk_RstN )
           		                     
32216      			RegData_5 <= #1.0 ( 146'b0 );
           			                             
32217      		else if ( RegWr & WrPtr == 3'b101 )
           		                                   
32218      			RegData_5 <= #1.0 ( RegDataIn );
           			                                
32219      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32220      		if ( ! Sys_Clk_RstN )
           		                     
32221      			RegData_4 <= #1.0 ( 146'b0 );
           			                             
32222      		else if ( RegWr & WrPtr == 3'b100 )
           		                                   
32223      			RegData_4 <= #1.0 ( RegDataIn );
           			                                
32224      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32225      		if ( ! Sys_Clk_RstN )
           		                     
32226      			RegData_3 <= #1.0 ( 146'b0 );
           			                             
32227      		else if ( RegWr & WrPtr == 3'b011 )
           		                                   
32228      			RegData_3 <= #1.0 ( RegDataIn );
           			                                
32229      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32230      		if ( ! Sys_Clk_RstN )
           		                     
32231      			RegData_2 <= #1.0 ( 146'b0 );
           			                             
32232      		else if ( RegWr & WrPtr == 3'b010 )
           		                                   
32233      			RegData_2 <= #1.0 ( RegDataIn );
           			                                
32234      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32235      		if ( ! Sys_Clk_RstN )
           		                     
32236      			RegData_1 <= #1.0 ( 146'b0 );
           			                             
32237      		else if ( RegWr & WrPtr == 3'b001 )
           		                                   
32238      			RegData_1 <= #1.0 ( RegDataIn );
           			                                
32239      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32240      		if ( ! Sys_Clk_RstN )
           		                     
32241      			RegData_0 <= #1.0 ( 146'b0 );
           			                             
32242      		else if ( RegWr & WrPtr == 3'b0 )
           		                                 
32243      			RegData_0 <= #1.0 ( RegDataIn );
           			                                
32244      	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
           	                                                                                                            
32245      		case ( u_7d1d )
           		               
32246      			3'b101  : RdData_0 = RegData_5 ;
           			                                
32247      			3'b100  : RdData_0 = RegData_4 ;
           			                                
32248      			3'b011  : RdData_0 = RegData_3 ;
           			                                
32249      			3'b010  : RdData_0 = RegData_2 ;
           			                                
32250      			3'b001  : RdData_0 = RegData_1 ;
           			                                
32251      			3'b0    : RdData_0 = RegData_0 ;
           			                                
32252      			default : RdData_0 = 146'b0 ;
           			                             
32253      		endcase
           		       
32254      	end
           	   
32255      	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
           	                                              
32256      	assign Int_WrCnt = WrCnt;
           	                         
32257      	assign Rx_Rdy = ~ WrFull & PwrOn;
           	                                 
32258      	assign WrEmpty = RdCntSync == WrCnt;
           	                                    
32259      	assign Sys_Pwr_Idle = WrEmpty & Pwr_RstFsm_Idle;
           	                                                
32260      	assign WakeUp_Rx = Rx_Vld;
           	                          
32261      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32262      	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
           	                                              
32263      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32264      		if ( ! Sys_Clk_RstN )
           		                     
32265      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32266      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32267      	assign WakeUp_Other = WakeUpPwr;
           	                                
32268      endmodule
                    
32269      
           
32270      
           
32271      
           
32272      // FlexNoC version    : 4.7.0
                                        
32273      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32274      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32275      // ExportOption       : /verilog
                                           
32276      
           
32277      `timescale 1ps/1ps
                             
32278      module rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d (
                                                   
32279      	Int_Data
           	        
32280      ,	Int_RdCnt
            	         
32281      ,	Int_RdPtr
            	         
32282      ,	Int_RxCtl_PwrOnRst
            	                  
32283      ,	Int_RxCtl_PwrOnRstAck
            	                     
32284      ,	Int_TxCtl_PwrOnRst
            	                  
32285      ,	Int_TxCtl_PwrOnRstAck
            	                     
32286      ,	Int_WrCnt
            	         
32287      ,	Rx_Data
            	       
32288      ,	Rx_Head
            	       
32289      ,	Rx_Rdy
            	      
32290      ,	Rx_Tail
            	       
32291      ,	Rx_Vld
            	      
32292      ,	Sys_Clk
            	       
32293      ,	Sys_Clk_ClkS
            	            
32294      ,	Sys_Clk_En
            	          
32295      ,	Sys_Clk_EnS
            	           
32296      ,	Sys_Clk_RetRstN
            	               
32297      ,	Sys_Clk_RstN
            	            
32298      ,	Sys_Clk_Tm
            	          
32299      ,	Sys_Pwr_Idle
            	            
32300      ,	Sys_Pwr_WakeUp
            	              
32301      ,	WakeUp_Other
            	            
32302      ,	WakeUp_Rx
            	         
32303      );
             
32304      	output [109:0] Int_Data              ;
           	                                      
32305      	input  [2:0]   Int_RdCnt             ;
           	                                      
32306      	input  [2:0]   Int_RdPtr             ;
           	                                      
32307      	output         Int_RxCtl_PwrOnRst    ;
           	                                      
32308      	input          Int_RxCtl_PwrOnRstAck ;
           	                                      
32309      	input          Int_TxCtl_PwrOnRst    ;
           	                                      
32310      	output         Int_TxCtl_PwrOnRstAck ;
           	                                      
32311      	output [2:0]   Int_WrCnt             ;
           	                                      
32312      	input  [107:0] Rx_Data               ;
           	                                      
32313      	input          Rx_Head               ;
           	                                      
32314      	output         Rx_Rdy                ;
           	                                      
32315      	input          Rx_Tail               ;
           	                                      
32316      	input          Rx_Vld                ;
           	                                      
32317      	input          Sys_Clk               ;
           	                                      
32318      	input          Sys_Clk_ClkS          ;
           	                                      
32319      	input          Sys_Clk_En            ;
           	                                      
32320      	input          Sys_Clk_EnS           ;
           	                                      
32321      	input          Sys_Clk_RetRstN       ;
           	                                      
32322      	input          Sys_Clk_RstN          ;
           	                                      
32323      	input          Sys_Clk_Tm            ;
           	                                      
32324      	output         Sys_Pwr_Idle          ;
           	                                      
32325      	output         Sys_Pwr_WakeUp        ;
           	                                      
32326      	output         WakeUp_Other          ;
           	                                      
32327      	output         WakeUp_Rx             ;
           	                                      
32328      	wire [2:0]   u_7d1d            ;
           	                                
32329      	reg          u_ecd1            ;
           	                                
32330      	wire [2:0]   u_fbb6            ;
           	                                
32331      	wire         Pwr_RstFsm_Idle   ;
           	                                
32332      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32333      	wire         PwrOn             ;
           	                                
32334      	wire         PwrOnRst          ;
           	                                
32335      	wire [2:0]   RdCntBin          ;
           	                                
32336      	wire [2:0]   RdCntSync         ;
           	                                
32337      	reg  [109:0] RdData_0          ;
           	                                
32338      	reg  [109:0] RegData_0         ;
           	                                
32339      	reg  [109:0] RegData_1         ;
           	                                
32340      	reg  [109:0] RegData_2         ;
           	                                
32341      	reg  [109:0] RegData_3         ;
           	                                
32342      	reg  [109:0] RegData_4         ;
           	                                
32343      	wire [109:0] RegDataIn         ;
           	                                
32344      	wire         RegWr             ;
           	                                
32345      	wire         RxPwrOnRstAckSync ;
           	                                
32346      	wire         TxPwrOnRstSync    ;
           	                                
32347      	wire         WakeUpPwr         ;
           	                                
32348      	reg  [2:0]   WrCnt             ;
           	                                
32349      	wire [2:0]   WrCntBin          ;
           	                                
32350      	wire         WrEmpty           ;
           	                                
32351      	wire         WrFull            ;
           	                                
32352      	reg  [2:0]   WrPtr             ;
           	                                
32353      	assign u_7d1d = Int_RdPtr;
           	                          
32354      	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	                                                   
32355      	assign u_fbb6 = WrCntBin + 3'b001;
           	                                  
32356      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
32357      		.Clk( Sys_Clk )
           		               
32358      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32359      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32360      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32361      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32362      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32363      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32364      	,	.I( Int_RxCtl_PwrOnRstAck )
           	 	                           
32365      	,	.O( RxPwrOnRstAckSync )
           	 	                       
32366      	);
           	  
32367      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32368      		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
           		                                  
32369      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32370      	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           	 	                                 
32371      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32372      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32373      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32374      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32375      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32376      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32377      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32378      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32379      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32380      	);
           	  
32381      	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           	                                         
32382      	assign WrFull = WrCntBin == RdCntBin + 3'b101;
           	                                              
32383      	assign RegWr = ~ WrFull & Rx_Vld;
           	                                 
32384      	assign Int_Data = RdData_0;
           	                           
32385      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
32386      		.Clk( Sys_Clk )
           		               
32387      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32388      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32389      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32390      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32391      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32392      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32393      	,	.I( Int_TxCtl_PwrOnRst )
           	 	                        
32394      	,	.O( TxPwrOnRstSync )
           	 	                    
32395      	);
           	  
32396      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32397      		if ( ! Sys_Clk_RstN )
           		                     
32398      			WrCnt <= #1.0 ( 3'b0 );
           			                       
32399      		else if ( RegWr | ~ PwrOn )
           		                           
32400      			WrCnt <= #1.0 ( ( u_fbb6 ^ { 1'b0 , u_fbb6 [2:1] } ) & { 3 { PwrOn }  } );
           			                                                                          
32401      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
           	                                                            
32402      	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
           	                                 
32403      		.Clk( Sys_Clk )
           		               
32404      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32405      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32406      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32407      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32408      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32409      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32410      	,	.I( Int_RdCnt )
           	 	               
32411      	,	.O( RdCntSync )
           	 	               
32412      	);
           	  
32413      	rsnoc_z_T_C_S_C_L_R_U_A3 uu24( .I( RdCntSync ) , .O( RdCntBin ) );
           	                                                                  
32414      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32415      		if ( ! Sys_Clk_RstN )
           		                     
32416      			WrPtr <= #1.0 ( 3'b0 );
           			                       
32417      		else if ( RegWr | ~ PwrOn )
           		                           
32418      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b100 ) }  } & { 3 { PwrOn }  } );
           			                                                                                       
32419      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32420      		if ( ! Sys_Clk_RstN )
           		                     
32421      			RegData_4 <= #1.0 ( 110'b0 );
           			                             
32422      		else if ( RegWr & WrPtr == 3'b100 )
           		                                   
32423      			RegData_4 <= #1.0 ( RegDataIn );
           			                                
32424      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32425      		if ( ! Sys_Clk_RstN )
           		                     
32426      			RegData_3 <= #1.0 ( 110'b0 );
           			                             
32427      		else if ( RegWr & WrPtr == 3'b011 )
           		                                   
32428      			RegData_3 <= #1.0 ( RegDataIn );
           			                                
32429      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32430      		if ( ! Sys_Clk_RstN )
           		                     
32431      			RegData_2 <= #1.0 ( 110'b0 );
           			                             
32432      		else if ( RegWr & WrPtr == 3'b010 )
           		                                   
32433      			RegData_2 <= #1.0 ( RegDataIn );
           			                                
32434      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32435      		if ( ! Sys_Clk_RstN )
           		                     
32436      			RegData_1 <= #1.0 ( 110'b0 );
           			                             
32437      		else if ( RegWr & WrPtr == 3'b001 )
           		                                   
32438      			RegData_1 <= #1.0 ( RegDataIn );
           			                                
32439      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32440      		if ( ! Sys_Clk_RstN )
           		                     
32441      			RegData_0 <= #1.0 ( 110'b0 );
           			                             
32442      		else if ( RegWr & WrPtr == 3'b0 )
           		                                 
32443      			RegData_0 <= #1.0 ( RegDataIn );
           			                                
32444      	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or u_7d1d ) begin
           	                                                                                              
32445      		case ( u_7d1d )
           		               
32446      			3'b100  : RdData_0 = RegData_4 ;
           			                                
32447      			3'b011  : RdData_0 = RegData_3 ;
           			                                
32448      			3'b010  : RdData_0 = RegData_2 ;
           			                                
32449      			3'b001  : RdData_0 = RegData_1 ;
           			                                
32450      			3'b0    : RdData_0 = RegData_0 ;
           			                                
32451      			default : RdData_0 = 110'b0 ;
           			                             
32452      		endcase
           		       
32453      	end
           	   
32454      	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
           	                                              
32455      	assign Int_WrCnt = WrCnt;
           	                         
32456      	assign Rx_Rdy = ~ WrFull & PwrOn;
           	                                 
32457      	assign WrEmpty = RdCntSync == WrCnt;
           	                                    
32458      	assign Sys_Pwr_Idle = WrEmpty & Pwr_RstFsm_Idle;
           	                                                
32459      	assign WakeUp_Rx = Rx_Vld;
           	                          
32460      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32461      	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
           	                                              
32462      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32463      		if ( ! Sys_Clk_RstN )
           		                     
32464      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32465      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32466      	assign WakeUp_Other = WakeUpPwr;
           	                                
32467      endmodule
                    
32468      
           
32469      
           
32470      
           
32471      // FlexNoC version    : 4.7.0
                                        
32472      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32473      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32474      // ExportOption       : /verilog
                                           
32475      
           
32476      `timescale 1ps/1ps
                             
32477      module rsnoc_z_H_R_U_P_F_6ed51eef_A7074110 (
                                                       
32478      	Rx_Hdr
           	      
32479      ,	Rx_Head
            	       
32480      ,	Rx_Pld
            	      
32481      ,	Rx_Tail
            	       
32482      ,	RxEn
            	    
32483      ,	RxRdy
            	     
32484      ,	RxVld
            	     
32485      ,	Sys_Clk
            	       
32486      ,	Sys_Clk_ClkS
            	            
32487      ,	Sys_Clk_En
            	          
32488      ,	Sys_Clk_EnS
            	           
32489      ,	Sys_Clk_RetRstN
            	               
32490      ,	Sys_Clk_RstN
            	            
32491      ,	Sys_Clk_Tm
            	          
32492      ,	Sys_Pwr_Idle
            	            
32493      ,	Sys_Pwr_WakeUp
            	              
32494      ,	Tx_Hdr
            	      
32495      ,	Tx_Head
            	       
32496      ,	Tx_Pld
            	      
32497      ,	Tx_Tail
            	       
32498      ,	TxRdy
            	     
32499      ,	TxVld
            	     
32500      );
             
32501      	input  [69:0] Rx_Hdr          ;
           	                               
32502      	input         Rx_Head         ;
           	                               
32503      	input  [73:0] Rx_Pld          ;
           	                               
32504      	input         Rx_Tail         ;
           	                               
32505      	input  [4:0]  RxEn            ;
           	                               
32506      	output        RxRdy           ;
           	                               
32507      	input         RxVld           ;
           	                               
32508      	input         Sys_Clk         ;
           	                               
32509      	input         Sys_Clk_ClkS    ;
           	                               
32510      	input         Sys_Clk_En      ;
           	                               
32511      	input         Sys_Clk_EnS     ;
           	                               
32512      	input         Sys_Clk_RetRstN ;
           	                               
32513      	input         Sys_Clk_RstN    ;
           	                               
32514      	input         Sys_Clk_Tm      ;
           	                               
32515      	output        Sys_Pwr_Idle    ;
           	                               
32516      	output        Sys_Pwr_WakeUp  ;
           	                               
32517      	output [69:0] Tx_Hdr          ;
           	                               
32518      	output        Tx_Head         ;
           	                               
32519      	output [73:0] Tx_Pld          ;
           	                               
32520      	output        Tx_Tail         ;
           	                               
32521      	input         TxRdy           ;
           	                               
32522      	output        TxVld           ;
           	                               
32523      	reg         u_2594     ;
           	                        
32524      	reg  [69:0] u_7c15     ;
           	                        
32525      	reg  [73:0] u_ac       ;
           	                        
32526      	reg         u_d95b     ;
           	                        
32527      	wire        CeVld      ;
           	                        
32528      	wire [69:0] RxInt_Hdr  ;
           	                        
32529      	wire        RxInt_Head ;
           	                        
32530      	wire [73:0] RxInt_Pld  ;
           	                        
32531      	wire        RxInt_Tail ;
           	                        
32532      	reg         TxVld      ;
           	                        
32533      	reg         dontStop   ;
           	                        
32534      	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
32535      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32536      		if ( ! Sys_Clk_RstN )
           		                     
32537      			TxVld <= #1.0 ( 1'b0 );
           			                       
32538      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
32539      	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
32540      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
32541      	assign RxInt_Hdr = Rx_Hdr;
           	                          
32542      	assign CeVld = RxVld;
           	                     
32543      	assign Tx_Hdr = u_7c15;
           	                       
32544      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32545      		if ( ! Sys_Clk_RstN )
           		                     
32546      			u_7c15 <= #1.0 ( 70'b0 );
           			                         
32547      		else if ( CeVld & RxRdy & RxEn [4] )
           		                                    
32548      			u_7c15 <= #1.0 ( RxInt_Hdr );
           			                             
32549      	assign RxInt_Head = Rx_Head;
           	                            
32550      	assign Tx_Head = u_2594;
           	                        
32551      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32552      		if ( ! Sys_Clk_RstN )
           		                     
32553      			u_2594 <= #1.0 ( 1'b0 );
           			                        
32554      		else if ( CeVld & RxRdy & RxEn [2] )
           		                                    
32555      			u_2594 <= #1.0 ( RxInt_Head );
           			                              
32556      	assign RxInt_Pld = Rx_Pld;
           	                          
32557      	assign Tx_Pld = u_ac;
           	                     
32558      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32559      		if ( ! Sys_Clk_RstN )
           		                     
32560      			u_ac <= #1.0 ( 74'b0 );
           			                       
32561      		else if ( CeVld & RxRdy & RxEn [3] )
           		                                    
32562      			u_ac <= #1.0 ( RxInt_Pld );
           			                           
32563      	assign RxInt_Tail = Rx_Tail;
           	                            
32564      	assign Tx_Tail = u_d95b;
           	                        
32565      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32566      		if ( ! Sys_Clk_RstN )
           		                     
32567      			u_d95b <= #1.0 ( 1'b0 );
           			                        
32568      		else if ( CeVld & RxRdy & RxEn [1] )
           		                                    
32569      			u_d95b <= #1.0 ( RxInt_Tail );
           			                              
32570      	// synopsys translate_off
           	                         
32571      	// synthesis translate_off
           	                          
32572      	always @( posedge Sys_Clk )
           	                           
32573      		if ( Sys_Clk == 1'b1 )
           		                      
32574      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
32575      				dontStop = 0;
           				             
32576      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
32577      				if (!dontStop) begin
           				                    
32578      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
32579      					$stop;
           					      
32580      				end
           				   
32581      			end
           			   
32582      	// synthesis translate_on
           	                         
32583      	// synopsys translate_on
           	                        
32584      	endmodule
           	         
32585      
           
32586      `timescale 1ps/1ps
                             
32587      module rsnoc_z_H_R_T_P_U_U_d22d8f40 (
                                                
32588      	Rx_Data
           	       
32589      ,	Rx_Head
            	       
32590      ,	Rx_Rdy
            	      
32591      ,	Rx_Tail
            	       
32592      ,	Rx_Vld
            	      
32593      ,	Sys_Clk
            	       
32594      ,	Sys_Clk_ClkS
            	            
32595      ,	Sys_Clk_En
            	          
32596      ,	Sys_Clk_EnS
            	           
32597      ,	Sys_Clk_RetRstN
            	               
32598      ,	Sys_Clk_RstN
            	            
32599      ,	Sys_Clk_Tm
            	          
32600      ,	Sys_Pwr_Idle
            	            
32601      ,	Sys_Pwr_WakeUp
            	              
32602      ,	Tx_Data
            	       
32603      ,	Tx_Head
            	       
32604      ,	Tx_Rdy
            	      
32605      ,	Tx_Tail
            	       
32606      ,	Tx_Vld
            	      
32607      ,	WakeUp_Rx
            	         
32608      );
             
32609      	input  [143:0] Rx_Data         ;
           	                                
32610      	input          Rx_Head         ;
           	                                
32611      	output         Rx_Rdy          ;
           	                                
32612      	input          Rx_Tail         ;
           	                                
32613      	input          Rx_Vld          ;
           	                                
32614      	input          Sys_Clk         ;
           	                                
32615      	input          Sys_Clk_ClkS    ;
           	                                
32616      	input          Sys_Clk_En      ;
           	                                
32617      	input          Sys_Clk_EnS     ;
           	                                
32618      	input          Sys_Clk_RetRstN ;
           	                                
32619      	input          Sys_Clk_RstN    ;
           	                                
32620      	input          Sys_Clk_Tm      ;
           	                                
32621      	output         Sys_Pwr_Idle    ;
           	                                
32622      	output         Sys_Pwr_WakeUp  ;
           	                                
32623      	output [143:0] Tx_Data         ;
           	                                
32624      	output         Tx_Head         ;
           	                                
32625      	input          Tx_Rdy          ;
           	                                
32626      	output         Tx_Tail         ;
           	                                
32627      	output         Tx_Vld          ;
           	                                
32628      	output         WakeUp_Rx       ;
           	                                
32629      	wire [143:0] BypassOut_Data ;
           	                             
32630      	wire         BypassOut_Head ;
           	                             
32631      	wire         BypassOut_Rdy  ;
           	                             
32632      	wire         BypassOut_Tail ;
           	                             
32633      	wire         BypassOut_Vld  ;
           	                             
32634      	wire         LocPwr_WakeUp  ;
           	                             
32635      	wire         Pwr_Idle       ;
           	                             
32636      	wire         Pwr_WakeUp     ;
           	                             
32637      	wire         RxRdy          ;
           	                             
32638      	wire         RxRdyP         ;
           	                             
32639      	wire [143:0] Tx1_Data       ;
           	                             
32640      	wire         Tx1_Head       ;
           	                             
32641      	wire         Tx1_Rdy        ;
           	                             
32642      	wire         Tx1_Tail       ;
           	                             
32643      	wire         Tx1_Vld        ;
           	                             
32644      	wire [69:0]  TxHdr          ;
           	                             
32645      	wire [73:0]  TxPld          ;
           	                             
32646      	assign BypassOut_Rdy = Tx_Rdy;
           	                              
32647      	assign Tx1_Rdy = BypassOut_Rdy;
           	                               
32648      	rsnoc_z_H_R_U_P_F_6ed51eef_A7074110 uf6ed51eef(
           	                                               
32649      		.Rx_Hdr( Rx_Data [143:74] )
           		                           
32650      	,	.Rx_Head( Rx_Head )
           	 	                   
32651      	,	.Rx_Pld( Rx_Data [73:0] )
           	 	                         
32652      	,	.Rx_Tail( Rx_Tail )
           	 	                   
32653      	,	.RxEn( { Rx_Head , 4'b1111 } )
           	 	                              
32654      	,	.RxRdy( RxRdyP )
           	 	                
32655      	,	.RxVld( Rx_Vld )
           	 	                
32656      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32657      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32658      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32659      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32660      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32661      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32662      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32663      	,	.Sys_Pwr_Idle( Pwr_Idle )
           	 	                         
32664      	,	.Sys_Pwr_WakeUp( Pwr_WakeUp )
           	 	                             
32665      	,	.Tx_Hdr( TxHdr )
           	 	                
32666      	,	.Tx_Head( Tx1_Head )
           	 	                    
32667      	,	.Tx_Pld( TxPld )
           	 	                
32668      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
32669      	,	.TxRdy( Tx1_Rdy )
           	 	                 
32670      	,	.TxVld( Tx1_Vld )
           	 	                 
32671      	);
           	  
32672      	assign RxRdy = RxRdyP;
           	                      
32673      	assign Rx_Rdy = RxRdy;
           	                      
32674      	assign Sys_Pwr_Idle = Pwr_Idle;
           	                               
32675      	assign LocPwr_WakeUp = Rx_Vld;
           	                              
32676      	assign Sys_Pwr_WakeUp = Pwr_WakeUp | LocPwr_WakeUp;
           	                                                   
32677      	assign Tx1_Data = { TxHdr , TxPld };
           	                                    
32678      	assign BypassOut_Data = Tx1_Data;
           	                                 
32679      	assign Tx_Data = { BypassOut_Data [143:74] , BypassOut_Data [73:0] };
           	                                                                     
32680      	assign BypassOut_Head = Tx1_Head;
           	                                 
32681      	assign Tx_Head = BypassOut_Head;
           	                                
32682      	assign BypassOut_Tail = Tx1_Tail;
           	                                 
32683      	assign Tx_Tail = BypassOut_Tail;
           	                                
32684      	assign BypassOut_Vld = Tx1_Vld;
           	                               
32685      	assign Tx_Vld = BypassOut_Vld;
           	                              
32686      	assign WakeUp_Rx = Rx_Vld;
           	                          
32687      endmodule
                    
32688      
           
32689      `timescale 1ps/1ps
                             
32690      module rsnoc_z_H_R_T_Aca_U_Tu_8851c2bb (
                                                   
32691      	Int_Data
           	        
32692      ,	Int_RdCnt
            	         
32693      ,	Int_RdPtr
            	         
32694      ,	Int_RxCtl_PwrOnRst
            	                  
32695      ,	Int_RxCtl_PwrOnRstAck
            	                     
32696      ,	Int_TxCtl_PwrOnRst
            	                  
32697      ,	Int_TxCtl_PwrOnRstAck
            	                     
32698      ,	Int_WrCnt
            	         
32699      ,	Sys_Clk
            	       
32700      ,	Sys_Clk_ClkS
            	            
32701      ,	Sys_Clk_En
            	          
32702      ,	Sys_Clk_EnS
            	           
32703      ,	Sys_Clk_RetRstN
            	               
32704      ,	Sys_Clk_RstN
            	            
32705      ,	Sys_Clk_Tm
            	          
32706      ,	Sys_Pwr_Idle
            	            
32707      ,	Sys_Pwr_WakeUp
            	              
32708      ,	Tx_Data
            	       
32709      ,	Tx_Head
            	       
32710      ,	Tx_Rdy
            	      
32711      ,	Tx_Tail
            	       
32712      ,	Tx_Vld
            	      
32713      ,	WakeUp_Other
            	            
32714      );
             
32715      	input  [145:0] Int_Data              ;
           	                                      
32716      	output [2:0]   Int_RdCnt             ;
           	                                      
32717      	output [2:0]   Int_RdPtr             ;
           	                                      
32718      	input          Int_RxCtl_PwrOnRst    ;
           	                                      
32719      	output         Int_RxCtl_PwrOnRstAck ;
           	                                      
32720      	output         Int_TxCtl_PwrOnRst    ;
           	                                      
32721      	input          Int_TxCtl_PwrOnRstAck ;
           	                                      
32722      	input  [2:0]   Int_WrCnt             ;
           	                                      
32723      	input          Sys_Clk               ;
           	                                      
32724      	input          Sys_Clk_ClkS          ;
           	                                      
32725      	input          Sys_Clk_En            ;
           	                                      
32726      	input          Sys_Clk_EnS           ;
           	                                      
32727      	input          Sys_Clk_RetRstN       ;
           	                                      
32728      	input          Sys_Clk_RstN          ;
           	                                      
32729      	input          Sys_Clk_Tm            ;
           	                                      
32730      	output         Sys_Pwr_Idle          ;
           	                                      
32731      	output         Sys_Pwr_WakeUp        ;
           	                                      
32732      	output [143:0] Tx_Data               ;
           	                                      
32733      	output         Tx_Head               ;
           	                                      
32734      	input          Tx_Rdy                ;
           	                                      
32735      	output         Tx_Tail               ;
           	                                      
32736      	output         Tx_Vld                ;
           	                                      
32737      	output         WakeUp_Other          ;
           	                                      
32738      	wire [2:0]   u_16f8            ;
           	                                
32739      	wire [2:0]   u_e942            ;
           	                                
32740      	reg          u_ecd1            ;
           	                                
32741      	wire         Cont              ;
           	                                
32742      	wire [145:0] DataSync          ;
           	                                
32743      	wire [145:0] MuxDataOut        ;
           	                                
32744      	wire         PipePwr_Idle      ;
           	                                
32745      	wire         PipePwr_WakeUp    ;
           	                                
32746      	wire [2:0]   PrvRdCnt          ;
           	                                
32747      	wire         Pwr_RstFsm_Idle   ;
           	                                
32748      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32749      	wire         PwrOn             ;
           	                                
32750      	wire         PwrOnRst          ;
           	                                
32751      	reg  [2:0]   RdCnt             ;
           	                                
32752      	wire         RdEmpty           ;
           	                                
32753      	reg  [2:0]   RdPtr_0           ;
           	                                
32754      	wire         RegRd             ;
           	                                
32755      	wire         RxPwrOnRstSync1   ;
           	                                
32756      	wire [143:0] Tx1_Data          ;
           	                                
32757      	wire         Tx1_Head          ;
           	                                
32758      	wire         Tx1_Rdy           ;
           	                                
32759      	wire         Tx1_Tail          ;
           	                                
32760      	wire         Tx1_Vld           ;
           	                                
32761      	wire [143:0] TxOut_Data        ;
           	                                
32762      	wire         TxOut_Head        ;
           	                                
32763      	wire         TxOut_Rdy         ;
           	                                
32764      	wire         TxOut_Tail        ;
           	                                
32765      	wire         TxOut_Vld         ;
           	                                
32766      	wire         TxPwrOnRstAckSync ;
           	                                
32767      	wire         WakeUpInt         ;
           	                                
32768      	wire         WakeUpPwr         ;
           	                                
32769      	wire [2:0]   WrCnt1            ;
           	                                
32770      	wire [2:0]   WrCntSync         ;
           	                                
32771      	reg          dontStop          ;
           	                                
32772      	assign u_e942 = u_16f8 + 3'b001;
           	                                
32773      	assign PrvRdCnt = u_e942 ^ { 1'b0 , u_e942 [2:1] };
           	                                                   
32774      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
32775      		.Clk( Sys_Clk )
           		               
32776      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32777      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32778      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32779      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32780      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32781      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32782      	,	.I( Int_TxCtl_PwrOnRstAck )
           	 	                           
32783      	,	.O( TxPwrOnRstAckSync )
           	 	                       
32784      	);
           	  
32785      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32786      		.ExtPwrOnRst( Int_TxCtl_PwrOnRst )
           		                                  
32787      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32788      	,	.PwrOnRstAck( TxPwrOnRstAckSync )
           	 	                                 
32789      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32790      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32791      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32792      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32793      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32794      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32795      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32796      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32797      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32798      	);
           	  
32799      	assign PwrOn = RxPwrOnRstSync1 & PwrOnRst;
           	                                          
32800      	assign WrCnt1 = WrCntSync;
           	                          
32801      	assign RdEmpty = RdCnt == WrCnt1;
           	                                 
32802      	assign Tx1_Vld = ~ RdEmpty & PwrOn;
           	                                   
32803      	assign DataSync = Int_Data;
           	                           
32804      	assign MuxDataOut = DataSync;
           	                             
32805      	assign Tx1_Data = MuxDataOut [143:0];
           	                                     
32806      	assign Tx1_Head = MuxDataOut [145];
           	                                   
32807      	assign Tx1_Tail = MuxDataOut [144];
           	                                   
32808      	assign TxOut_Rdy = Tx_Rdy | ~ PwrOn;
           	                                    
32809      	rsnoc_z_H_R_T_P_U_U_d22d8f40 Ofp(
           	                                 
32810      		.Rx_Data( Tx1_Data )
           		                    
32811      	,	.Rx_Head( Tx1_Head )
           	 	                    
32812      	,	.Rx_Rdy( Tx1_Rdy )
           	 	                  
32813      	,	.Rx_Tail( Tx1_Tail )
           	 	                    
32814      	,	.Rx_Vld( Tx1_Vld )
           	 	                  
32815      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32816      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32817      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32818      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32819      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32820      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32821      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32822      	,	.Sys_Pwr_Idle( PipePwr_Idle )
           	 	                             
32823      	,	.Sys_Pwr_WakeUp( PipePwr_WakeUp )
           	 	                                 
32824      	,	.Tx_Data( TxOut_Data )
           	 	                      
32825      	,	.Tx_Head( TxOut_Head )
           	 	                      
32826      	,	.Tx_Rdy( TxOut_Rdy )
           	 	                    
32827      	,	.Tx_Tail( TxOut_Tail )
           	 	                      
32828      	,	.Tx_Vld( TxOut_Vld )
           	 	                    
32829      	,	.WakeUp_Rx( )
           	 	             
32830      	);
           	  
32831      	assign RegRd = Tx1_Vld & Tx1_Rdy;
           	                                 
32832      	assign Int_RdCnt = RdCnt;
           	                         
32833      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( Int_RdCnt ) , .O( u_16f8 ) );
           	                                                              
32834      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
32835      		.Clk( Sys_Clk )
           		               
32836      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32837      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32838      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32839      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32840      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32841      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32842      	,	.I( Int_RxCtl_PwrOnRst )
           	 	                        
32843      	,	.O( RxPwrOnRstSync1 )
           	 	                     
32844      	);
           	  
32845      	rsnoc_z_T_C_S_C_L_R_Rs_V0_3 urs(
           	                                
32846      		.Clk( Sys_Clk )
           		               
32847      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32848      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32849      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32850      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32851      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32852      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32853      	,	.I( Int_WrCnt )
           	 	               
32854      	,	.O( WrCntSync )
           	 	               
32855      	);
           	  
32856      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32857      		if ( ! Sys_Clk_RstN )
           		                     
32858      			RdCnt <= #1.0 ( 3'b0 );
           			                       
32859      		else if ( RegRd | ~ PwrOn )
           		                           
32860      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           			                                              
32861      	assign Int_RdPtr = RdPtr_0;
           	                           
32862      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32863      		if ( ! Sys_Clk_RstN )
           		                     
32864      			RdPtr_0 <= #1.0 ( 3'b0 );
           			                         
32865      		else if ( RegRd | ~ PwrOn )
           		                           
32866      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           			                                                                                             
32867      	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
           	                                               
32868      	assign Sys_Pwr_Idle = RdEmpty & Pwr_RstFsm_Idle & PipePwr_Idle;
           	                                                               
32869      	assign WakeUpInt = ~ RdEmpty;
           	                             
32870      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32871      	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
           	                                            
32872      	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
           	                                                                          
32873      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32874      		if ( ! Sys_Clk_RstN )
           		                     
32875      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32876      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32877      	assign Tx_Data = TxOut_Data;
           	                            
32878      	assign Tx_Head = TxOut_Head;
           	                            
32879      	assign Tx_Tail = TxOut_Tail;
           	                            
32880      	assign Tx_Vld = TxOut_Vld & PwrOn;
           	                                  
32881      		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           		                                      
32882      			.Clk( Sys_Clk )
           			               
32883      		,	.Clk_ClkS( Sys_Clk_ClkS )
           		 	                         
32884      		,	.Clk_En( Sys_Clk_En )
           		 	                     
32885      		,	.Clk_EnS( Sys_Clk_EnS )
           		 	                       
32886      		,	.Clk_RetRstN( Sys_Clk_RetRstN )
           		 	                               
32887      		,	.Clk_RstN( Sys_Clk_RstN )
           		 	                         
32888      		,	.Clk_Tm( Sys_Clk_Tm )
           		 	                     
32889      		,	.O( Cont )
           		 	          
32890      		,	.Reset( Tx1_Rdy )
           		 	                 
32891      		,	.Set( Tx1_Vld )
           		 	               
32892      		);
           		  
32893      	// synopsys translate_off
           	                         
32894      	// synthesis translate_off
           	                          
32895      	always @( posedge Sys_Clk )
           	                           
32896      		if ( Sys_Clk == 1'b1 )
           		                      
32897      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( Cont & ~ Tx1_Vld ) !== 1'b0 ) begin
           			                                                                        
32898      				dontStop = 0;
           				             
32899      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
32900      				if (!dontStop) begin
           				                    
32901      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Tx.Vld retractation due to bad reg-synchronizer jitter modeling." );
           					                                                                                                                                                     
32902      					$stop;
           					      
32903      				end
           				   
32904      			end
           			   
32905      	// synthesis translate_on
           	                         
32906      	// synopsys translate_on
           	                        
32907      	endmodule
           	         
32908      
           
32909      
           
32910      
           
32911      // FlexNoC version    : 4.7.0
                                        
32912      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32913      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32914      // ExportOption       : /verilog
                                           
32915      
           
32916      `timescale 1ps/1ps
                             
32917      module rsnoc_z_H_R_T_Aca_U_Tu_56a75c7d (
                                                   
32918      	Int_Data
           	        
32919      ,	Int_RdCnt
            	         
32920      ,	Int_RdPtr
            	         
32921      ,	Int_RxCtl_PwrOnRst
            	                  
32922      ,	Int_RxCtl_PwrOnRstAck
            	                     
32923      ,	Int_TxCtl_PwrOnRst
            	                  
32924      ,	Int_TxCtl_PwrOnRstAck
            	                     
32925      ,	Int_WrCnt
            	         
32926      ,	Sys_Clk
            	       
32927      ,	Sys_Clk_ClkS
            	            
32928      ,	Sys_Clk_En
            	          
32929      ,	Sys_Clk_EnS
            	           
32930      ,	Sys_Clk_RetRstN
            	               
32931      ,	Sys_Clk_RstN
            	            
32932      ,	Sys_Clk_Tm
            	          
32933      ,	Sys_Pwr_Idle
            	            
32934      ,	Sys_Pwr_WakeUp
            	              
32935      ,	Tx_Data
            	       
32936      ,	Tx_Head
            	       
32937      ,	Tx_Rdy
            	      
32938      ,	Tx_Tail
            	       
32939      ,	Tx_Vld
            	      
32940      ,	WakeUp_Other
            	            
32941      );
             
32942      	input  [109:0] Int_Data              ;
           	                                      
32943      	output [2:0]   Int_RdCnt             ;
           	                                      
32944      	output [2:0]   Int_RdPtr             ;
           	                                      
32945      	input          Int_RxCtl_PwrOnRst    ;
           	                                      
32946      	output         Int_RxCtl_PwrOnRstAck ;
           	                                      
32947      	output         Int_TxCtl_PwrOnRst    ;
           	                                      
32948      	input          Int_TxCtl_PwrOnRstAck ;
           	                                      
32949      	input  [2:0]   Int_WrCnt             ;
           	                                      
32950      	input          Sys_Clk               ;
           	                                      
32951      	input          Sys_Clk_ClkS          ;
           	                                      
32952      	input          Sys_Clk_En            ;
           	                                      
32953      	input          Sys_Clk_EnS           ;
           	                                      
32954      	input          Sys_Clk_RetRstN       ;
           	                                      
32955      	input          Sys_Clk_RstN          ;
           	                                      
32956      	input          Sys_Clk_Tm            ;
           	                                      
32957      	output         Sys_Pwr_Idle          ;
           	                                      
32958      	output         Sys_Pwr_WakeUp        ;
           	                                      
32959      	output [107:0] Tx_Data               ;
           	                                      
32960      	output         Tx_Head               ;
           	                                      
32961      	input          Tx_Rdy                ;
           	                                      
32962      	output         Tx_Tail               ;
           	                                      
32963      	output         Tx_Vld                ;
           	                                      
32964      	output         WakeUp_Other          ;
           	                                      
32965      	wire [2:0]   u_16f8            ;
           	                                
32966      	wire [2:0]   u_e942            ;
           	                                
32967      	reg          u_ecd1            ;
           	                                
32968      	wire         Cont              ;
           	                                
32969      	wire [109:0] DataSync          ;
           	                                
32970      	wire [109:0] MuxDataOut        ;
           	                                
32971      	wire         PipePwr_Idle      ;
           	                                
32972      	wire         PipePwr_WakeUp    ;
           	                                
32973      	wire [2:0]   PrvRdCnt          ;
           	                                
32974      	wire         Pwr_RstFsm_Idle   ;
           	                                
32975      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32976      	wire         PwrOn             ;
           	                                
32977      	wire         PwrOnRst          ;
           	                                
32978      	reg  [2:0]   RdCnt             ;
           	                                
32979      	wire         RdEmpty           ;
           	                                
32980      	reg  [2:0]   RdPtr_0           ;
           	                                
32981      	wire         RegRd             ;
           	                                
32982      	wire         RxPwrOnRstSync1   ;
           	                                
32983      	wire [107:0] Tx1_Data          ;
           	                                
32984      	wire         Tx1_Head          ;
           	                                
32985      	wire         Tx1_Rdy           ;
           	                                
32986      	wire         Tx1_Tail          ;
           	                                
32987      	wire         Tx1_Vld           ;
           	                                
32988      	wire [107:0] TxOut_Data        ;
           	                                
32989      	wire         TxOut_Head        ;
           	                                
32990      	wire         TxOut_Rdy         ;
           	                                
32991      	wire         TxOut_Tail        ;
           	                                
32992      	wire         TxOut_Vld         ;
           	                                
32993      	wire         TxPwrOnRstAckSync ;
           	                                
32994      	wire         WakeUpInt         ;
           	                                
32995      	wire         WakeUpPwr         ;
           	                                
32996      	wire [2:0]   WrCnt1            ;
           	                                
32997      	wire [2:0]   WrCntSync         ;
           	                                
32998      	reg          dontStop          ;
           	                                
32999      	assign u_e942 = u_16f8 + 3'b001;
           	                                
33000      	assign PrvRdCnt = u_e942 ^ { 1'b0 , u_e942 [2:1] };
           	                                                   
33001      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
33002      		.Clk( Sys_Clk )
           		               
33003      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33004      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33005      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33006      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33007      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33008      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33009      	,	.I( Int_TxCtl_PwrOnRstAck )
           	 	                           
33010      	,	.O( TxPwrOnRstAckSync )
           	 	                       
33011      	);
           	  
33012      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
33013      		.ExtPwrOnRst( Int_TxCtl_PwrOnRst )
           		                                  
33014      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
33015      	,	.PwrOnRstAck( TxPwrOnRstAckSync )
           	 	                                 
33016      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33017      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33018      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33019      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33020      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33021      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33022      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33023      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
33024      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
33025      	);
           	  
33026      	assign PwrOn = RxPwrOnRstSync1 & PwrOnRst;
           	                                          
33027      	assign WrCnt1 = WrCntSync;
           	                          
33028      	assign RdEmpty = RdCnt == WrCnt1;
           	                                 
33029      	assign Tx1_Vld = ~ RdEmpty & PwrOn;
           	                                   
33030      	assign DataSync = Int_Data;
           	                           
33031      	assign MuxDataOut = DataSync;
           	                             
33032      	assign Tx1_Data = MuxDataOut [107:0];
           	                                     
33033      	assign Tx1_Head = MuxDataOut [109];
           	                                   
33034      	assign Tx1_Tail = MuxDataOut [108];
           	                                   
33035      	assign TxOut_Rdy = Tx_Rdy | ~ PwrOn;
           	                                    
33036      	rsnoc_z_H_R_T_P_U_U_425d9623 Ofp(
           	                                 
33037      		.Rx_Data( Tx1_Data )
           		                    
33038      	,	.Rx_Head( Tx1_Head )
           	 	                    
33039      	,	.Rx_Rdy( Tx1_Rdy )
           	 	                  
33040      	,	.Rx_Tail( Tx1_Tail )
           	 	                    
33041      	,	.Rx_Vld( Tx1_Vld )
           	 	                  
33042      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33043      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33044      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33045      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33046      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33047      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33048      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33049      	,	.Sys_Pwr_Idle( PipePwr_Idle )
           	 	                             
33050      	,	.Sys_Pwr_WakeUp( PipePwr_WakeUp )
           	 	                                 
33051      	,	.Tx_Data( TxOut_Data )
           	 	                      
33052      	,	.Tx_Head( TxOut_Head )
           	 	                      
33053      	,	.Tx_Rdy( TxOut_Rdy )
           	 	                    
33054      	,	.Tx_Tail( TxOut_Tail )
           	 	                      
33055      	,	.Tx_Vld( TxOut_Vld )
           	 	                    
33056      	,	.WakeUp_Rx( )
           	 	             
33057      	);
           	  
33058      	assign RegRd = Tx1_Vld & Tx1_Rdy;
           	                                 
33059      	assign Int_RdCnt = RdCnt;
           	                         
33060      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( Int_RdCnt ) , .O( u_16f8 ) );
           	                                                              
33061      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
33062      		.Clk( Sys_Clk )
           		               
33063      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33064      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33065      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33066      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33067      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33068      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33069      	,	.I( Int_RxCtl_PwrOnRst )
           	 	                        
33070      	,	.O( RxPwrOnRstSync1 )
           	 	                     
33071      	);
           	  
33072      	rsnoc_z_T_C_S_C_L_R_Rs_V0_3 urs(
           	                                
33073      		.Clk( Sys_Clk )
           		               
33074      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33075      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33076      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33077      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33078      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33079      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33080      	,	.I( Int_WrCnt )
           	 	               
33081      	,	.O( WrCntSync )
           	 	               
33082      	);
           	  
33083      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33084      		if ( ! Sys_Clk_RstN )
           		                     
33085      			RdCnt <= #1.0 ( 3'b0 );
           			                       
33086      		else if ( RegRd | ~ PwrOn )
           		                           
33087      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           			                                              
33088      	assign Int_RdPtr = RdPtr_0;
           	                           
33089      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33090      		if ( ! Sys_Clk_RstN )
           		                     
33091      			RdPtr_0 <= #1.0 ( 3'b0 );
           			                         
33092      		else if ( RegRd | ~ PwrOn )
           		                           
33093      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b100 ) }  } & { 3 { PwrOn }  } );
           			                                                                                             
33094      	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
           	                                               
33095      	assign Sys_Pwr_Idle = RdEmpty & Pwr_RstFsm_Idle & PipePwr_Idle;
           	                                                               
33096      	assign WakeUpInt = ~ RdEmpty;
           	                             
33097      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
33098      	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
           	                                            
33099      	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
           	                                                                          
33100      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33101      		if ( ! Sys_Clk_RstN )
           		                     
33102      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
33103      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
33104      	assign Tx_Data = TxOut_Data;
           	                            
33105      	assign Tx_Head = TxOut_Head;
           	                            
33106      	assign Tx_Tail = TxOut_Tail;
           	                            
33107      	assign Tx_Vld = TxOut_Vld & PwrOn;
           	                                  
33108      		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           		                                      
33109      			.Clk( Sys_Clk )
           			               
33110      		,	.Clk_ClkS( Sys_Clk_ClkS )
           		 	                         
33111      		,	.Clk_En( Sys_Clk_En )
           		 	                     
33112      		,	.Clk_EnS( Sys_Clk_EnS )
           		 	                       
33113      		,	.Clk_RetRstN( Sys_Clk_RetRstN )
           		 	                               
33114      		,	.Clk_RstN( Sys_Clk_RstN )
           		 	                         
33115      		,	.Clk_Tm( Sys_Clk_Tm )
           		 	                     
33116      		,	.O( Cont )
           		 	          
33117      		,	.Reset( Tx1_Rdy )
           		 	                 
33118      		,	.Set( Tx1_Vld )
           		 	               
33119      		);
           		  
33120      	// synopsys translate_off
           	                         
33121      	// synthesis translate_off
           	                          
33122      	always @( posedge Sys_Clk )
           	                           
33123      		if ( Sys_Clk == 1'b1 )
           		                      
33124      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( Cont & ~ Tx1_Vld ) !== 1'b0 ) begin
           			                                                                        
33125      				dontStop = 0;
           				             
33126      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
33127      				if (!dontStop) begin
           				                    
33128      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Tx.Vld retractation due to bad reg-synchronizer jitter modeling." );
           					                                                                                                                                                     
33129      					$stop;
           					      
33130      				end
           				   
33131      			end
           			   
33132      	// synthesis translate_on
           	                         
33133      	// synopsys translate_on
           	                        
33134      	endmodule
           	         
33135      
           
33136      
           
33137      
           
33138      // FlexNoC version    : 4.7.0
                                        
33139      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33140      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33141      // ExportOption       : /verilog
                                           
33142      
           
33143      `timescale 1ps/1ps
                             
33144      module rsnoc_z_H_R_U_A_M_66382065_D144e0p0 (
                                                       
33145      	Gnt
           	   
33146      ,	Rdy
            	   
33147      ,	Req
            	   
33148      ,	ReqArbIn
            	        
33149      ,	Rx_0_Data
            	         
33150      ,	Rx_0_Head
            	         
33151      ,	Rx_0_Rdy
            	        
33152      ,	Rx_0_Tail
            	         
33153      ,	Rx_0_Vld
            	        
33154      ,	Rx_1_Data
            	         
33155      ,	Rx_1_Head
            	         
33156      ,	Rx_1_Rdy
            	        
33157      ,	Rx_1_Tail
            	         
33158      ,	Rx_1_Vld
            	        
33159      ,	RxLock
            	      
33160      ,	Sys_Clk
            	       
33161      ,	Sys_Clk_ClkS
            	            
33162      ,	Sys_Clk_En
            	          
33163      ,	Sys_Clk_EnS
            	           
33164      ,	Sys_Clk_RetRstN
            	               
33165      ,	Sys_Clk_RstN
            	            
33166      ,	Sys_Clk_Tm
            	          
33167      ,	Sys_Pwr_Idle
            	            
33168      ,	Sys_Pwr_WakeUp
            	              
33169      ,	Tx_Data
            	       
33170      ,	Tx_Head
            	       
33171      ,	Tx_Rdy
            	      
33172      ,	Tx_Tail
            	       
33173      ,	Tx_Vld
            	      
33174      ,	Vld
            	   
33175      );
             
33176      	input  [1:0]   Gnt             ;
           	                                
33177      	output         Rdy             ;
           	                                
33178      	output [1:0]   Req             ;
           	                                
33179      	output [1:0]   ReqArbIn        ;
           	                                
33180      	input  [143:0] Rx_0_Data       ;
           	                                
33181      	input          Rx_0_Head       ;
           	                                
33182      	output         Rx_0_Rdy        ;
           	                                
33183      	input          Rx_0_Tail       ;
           	                                
33184      	input          Rx_0_Vld        ;
           	                                
33185      	input  [143:0] Rx_1_Data       ;
           	                                
33186      	input          Rx_1_Head       ;
           	                                
33187      	output         Rx_1_Rdy        ;
           	                                
33188      	input          Rx_1_Tail       ;
           	                                
33189      	input          Rx_1_Vld        ;
           	                                
33190      	input  [1:0]   RxLock          ;
           	                                
33191      	input          Sys_Clk         ;
           	                                
33192      	input          Sys_Clk_ClkS    ;
           	                                
33193      	input          Sys_Clk_En      ;
           	                                
33194      	input          Sys_Clk_EnS     ;
           	                                
33195      	input          Sys_Clk_RetRstN ;
           	                                
33196      	input          Sys_Clk_RstN    ;
           	                                
33197      	input          Sys_Clk_Tm      ;
           	                                
33198      	output         Sys_Pwr_Idle    ;
           	                                
33199      	output         Sys_Pwr_WakeUp  ;
           	                                
33200      	output [143:0] Tx_Data         ;
           	                                
33201      	output         Tx_Head         ;
           	                                
33202      	input          Tx_Rdy          ;
           	                                
33203      	output         Tx_Tail         ;
           	                                
33204      	output         Tx_Vld          ;
           	                                
33205      	input          Vld             ;
           	                                
33206      	wire         Free             ;
           	                               
33207      	reg  [1:0]   GntReg           ;
           	                               
33208      	wire [143:0] Int_0_Data       ;
           	                               
33209      	wire         Int_0_Head       ;
           	                               
33210      	wire         Int_0_Lock       ;
           	                               
33211      	wire         Int_0_Rdy        ;
           	                               
33212      	wire         Int_0_Tail       ;
           	                               
33213      	wire         Int_0_Vld        ;
           	                               
33214      	wire [143:0] Int_1_Data       ;
           	                               
33215      	wire         Int_1_Head       ;
           	                               
33216      	wire         Int_1_Lock       ;
           	                               
33217      	wire         Int_1_Rdy        ;
           	                               
33218      	wire         Int_1_Tail       ;
           	                               
33219      	wire         Int_1_Vld        ;
           	                               
33220      	wire [1:0]   IntReq           ;
           	                               
33221      	wire         Keep             ;
           	                               
33222      	reg          Lock             ;
           	                               
33223      	wire         LockSel          ;
           	                               
33224      	wire         PwrPipe_0_Idle   ;
           	                               
33225      	wire         PwrPipe_0_WakeUp ;
           	                               
33226      	wire         PwrPipe_1_Idle   ;
           	                               
33227      	wire         PwrPipe_1_WakeUp ;
           	                               
33228      	wire [1:0]   Sel              ;
           	                               
33229      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32228      			RegData_3 <= #1.0 ( RegDataIn );
           			<font color = "green">-1-</font>                                
32229      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
32230      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
32231      			RegData_2 <= #1.0 ( 146'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32269      
           <font color = "green">-1-</font>
32270      
           <font color = "green">==></font>
32271      
           <font color = "red">-2-</font>
32272      // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278980'>
<a name="inst_tag_278980_Line"></a>
<b>Line Coverage for Instance : <a href="mod864.html#inst_tag_278980" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_gbe_axi_m0_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32228</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32269</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
32227                   		else if ( RegWr &amp; WrPtr == 3'b011 )
32228      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
32229      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32230      1/1          		if ( ! Sys_Clk_RstN )
32231      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( 146'b0 );</font>
                        MISSING_ELSE
32232                   		else if ( RegWr &amp; WrPtr == 3'b010 )
32233                   			RegData_2 &lt;= #1.0 ( RegDataIn );
32234                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32235                   		if ( ! Sys_Clk_RstN )
32236                   			RegData_1 &lt;= #1.0 ( 146'b0 );
32237                   		else if ( RegWr &amp; WrPtr == 3'b001 )
32238                   			RegData_1 &lt;= #1.0 ( RegDataIn );
32239                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32240                   		if ( ! Sys_Clk_RstN )
32241                   			RegData_0 &lt;= #1.0 ( 146'b0 );
32242                   		else if ( RegWr &amp; WrPtr == 3'b0 )
32243                   			RegData_0 &lt;= #1.0 ( RegDataIn );
32244                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
32245                   		case ( u_7d1d )
32246                   			3'b101  : RdData_0 = RegData_5 ;
32247                   			3'b100  : RdData_0 = RegData_4 ;
32248                   			3'b011  : RdData_0 = RegData_3 ;
32249                   			3'b010  : RdData_0 = RegData_2 ;
32250                   			3'b001  : RdData_0 = RegData_1 ;
32251                   			3'b0    : RdData_0 = RegData_0 ;
32252                   			default : RdData_0 = 146'b0 ;
32253                   		endcase
32254                   	end
32255                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
32256                   	assign Int_WrCnt = WrCnt;
32257                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
32258                   	assign WrEmpty = RdCntSync == WrCnt;
32259                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
32260                   	assign WakeUp_Rx = Rx_Vld;
32261                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
32262                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
32263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32264                   		if ( ! Sys_Clk_RstN )
32265                   			u_ecd1 &lt;= #1.0 ( 1'b0 );
32266                   		else	u_ecd1 &lt;= #1.0 ( PwrOn );
32267                   	assign WakeUp_Other = WakeUpPwr;
32268                   endmodule
32269      1/1          
32270      1/1          
32271      1/1          
32272      <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_278980_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod864.html#inst_tag_278980" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_gbe_axi_m0_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32092
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278980_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod864.html#inst_tag_278980" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_gbe_axi_m0_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">92</td>
<td class="rt">4</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2572</td>
<td class="rt">10</td>
<td class="rt">0.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1286</td>
<td class="rt">6</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1286</td>
<td class="rt">4</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">45</td>
<td class="rt">4</td>
<td class="rt">8.89  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1394</td>
<td class="rt">10</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">697</td>
<td class="rt">6</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">697</td>
<td class="rt">4</td>
<td class="rt">0.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">47</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1178</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">589</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">589</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278980_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod864.html#inst_tag_278980" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_gbe_axi_m0_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">32092</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">32228</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">32269</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32092      ,	Sys_Clk_Tm
            	          
32093      ,	Sys_Pwr_Idle
            	            
32094      ,	Sys_Pwr_WakeUp
            	              
32095      ,	WakeUp_Other
            	            
32096      ,	WakeUp_Rx
            	         
32097      );
             
32098      	output [145:0] Int_Data              ;
           	                                      
32099      	input  [2:0]   Int_RdCnt             ;
           	                                      
32100      	input  [2:0]   Int_RdPtr             ;
           	                                      
32101      	output         Int_RxCtl_PwrOnRst    ;
           	                                      
32102      	input          Int_RxCtl_PwrOnRstAck ;
           	                                      
32103      	input          Int_TxCtl_PwrOnRst    ;
           	                                      
32104      	output         Int_TxCtl_PwrOnRstAck ;
           	                                      
32105      	output [2:0]   Int_WrCnt             ;
           	                                      
32106      	input  [143:0] Rx_Data               ;
           	                                      
32107      	input          Rx_Head               ;
           	                                      
32108      	output         Rx_Rdy                ;
           	                                      
32109      	input          Rx_Tail               ;
           	                                      
32110      	input          Rx_Vld                ;
           	                                      
32111      	input          Sys_Clk               ;
           	                                      
32112      	input          Sys_Clk_ClkS          ;
           	                                      
32113      	input          Sys_Clk_En            ;
           	                                      
32114      	input          Sys_Clk_EnS           ;
           	                                      
32115      	input          Sys_Clk_RetRstN       ;
           	                                      
32116      	input          Sys_Clk_RstN          ;
           	                                      
32117      	input          Sys_Clk_Tm            ;
           	                                      
32118      	output         Sys_Pwr_Idle          ;
           	                                      
32119      	output         Sys_Pwr_WakeUp        ;
           	                                      
32120      	output         WakeUp_Other          ;
           	                                      
32121      	output         WakeUp_Rx             ;
           	                                      
32122      	wire [2:0]   u_4f0             ;
           	                                
32123      	wire [2:0]   u_7d1d            ;
           	                                
32124      	reg          u_ecd1            ;
           	                                
32125      	wire         Pwr_RstFsm_Idle   ;
           	                                
32126      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32127      	wire         PwrOn             ;
           	                                
32128      	wire         PwrOnRst          ;
           	                                
32129      	wire [2:0]   RdCntBin          ;
           	                                
32130      	wire [2:0]   RdCntSync         ;
           	                                
32131      	reg  [145:0] RdData_0          ;
           	                                
32132      	reg  [145:0] RegData_0         ;
           	                                
32133      	reg  [145:0] RegData_1         ;
           	                                
32134      	reg  [145:0] RegData_2         ;
           	                                
32135      	reg  [145:0] RegData_3         ;
           	                                
32136      	reg  [145:0] RegData_4         ;
           	                                
32137      	reg  [145:0] RegData_5         ;
           	                                
32138      	wire [145:0] RegDataIn         ;
           	                                
32139      	wire         RegWr             ;
           	                                
32140      	wire         RxPwrOnRstAckSync ;
           	                                
32141      	wire         TxPwrOnRstSync    ;
           	                                
32142      	wire         WakeUpPwr         ;
           	                                
32143      	reg  [2:0]   WrCnt             ;
           	                                
32144      	wire [2:0]   WrCntBin          ;
           	                                
32145      	wire         WrEmpty           ;
           	                                
32146      	wire         WrFull            ;
           	                                
32147      	reg  [2:0]   WrPtr             ;
           	                                
32148      	assign u_7d1d = Int_RdPtr;
           	                          
32149      	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	                                                   
32150      	assign u_4f0 = WrCntBin + 3'b001;
           	                                 
32151      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	                                  
32152      		.Clk( Sys_Clk )
           		               
32153      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32154      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32155      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32156      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32157      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32158      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32159      	,	.I( Int_RxCtl_PwrOnRstAck )
           	 	                           
32160      	,	.O( RxPwrOnRstAckSync )
           	 	                       
32161      	);
           	  
32162      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32163      		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
           		                                  
32164      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32165      	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           	 	                                 
32166      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32167      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32168      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32169      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32170      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32171      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32172      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32173      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32174      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32175      	);
           	  
32176      	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           	                                         
32177      	assign WrFull = WrCntBin == RdCntBin + 3'b110;
           	                                              
32178      	assign RegWr = ~ WrFull & Rx_Vld;
           	                                 
32179      	assign Int_Data = RdData_0;
           	                           
32180      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
           	                                  
32181      		.Clk( Sys_Clk )
           		               
32182      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32183      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32184      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32185      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32186      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32187      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32188      	,	.I( Int_TxCtl_PwrOnRst )
           	 	                        
32189      	,	.O( TxPwrOnRstSync )
           	 	                    
32190      	);
           	  
32191      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32192      		if ( ! Sys_Clk_RstN )
           		                     
32193      			WrCnt <= #1.0 ( 3'b0 );
           			                       
32194      		else if ( RegWr | ~ PwrOn )
           		                           
32195      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           			                                                                        
32196      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
           	                                                            
32197      	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
           	                                 
32198      		.Clk( Sys_Clk )
           		               
32199      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32200      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32201      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32202      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32203      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32204      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32205      	,	.I( Int_RdCnt )
           	 	               
32206      	,	.O( RdCntSync )
           	 	               
32207      	);
           	  
32208      	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
           	                                                                  
32209      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32210      		if ( ! Sys_Clk_RstN )
           		                     
32211      			WrPtr <= #1.0 ( 3'b0 );
           			                       
32212      		else if ( RegWr | ~ PwrOn )
           		                           
32213      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           			                                                                                       
32214      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32215      		if ( ! Sys_Clk_RstN )
           		                     
32216      			RegData_5 <= #1.0 ( 146'b0 );
           			                             
32217      		else if ( RegWr & WrPtr == 3'b101 )
           		                                   
32218      			RegData_5 <= #1.0 ( RegDataIn );
           			                                
32219      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32220      		if ( ! Sys_Clk_RstN )
           		                     
32221      			RegData_4 <= #1.0 ( 146'b0 );
           			                             
32222      		else if ( RegWr & WrPtr == 3'b100 )
           		                                   
32223      			RegData_4 <= #1.0 ( RegDataIn );
           			                                
32224      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32225      		if ( ! Sys_Clk_RstN )
           		                     
32226      			RegData_3 <= #1.0 ( 146'b0 );
           			                             
32227      		else if ( RegWr & WrPtr == 3'b011 )
           		                                   
32228      			RegData_3 <= #1.0 ( RegDataIn );
           			                                
32229      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32230      		if ( ! Sys_Clk_RstN )
           		                     
32231      			RegData_2 <= #1.0 ( 146'b0 );
           			                             
32232      		else if ( RegWr & WrPtr == 3'b010 )
           		                                   
32233      			RegData_2 <= #1.0 ( RegDataIn );
           			                                
32234      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32235      		if ( ! Sys_Clk_RstN )
           		                     
32236      			RegData_1 <= #1.0 ( 146'b0 );
           			                             
32237      		else if ( RegWr & WrPtr == 3'b001 )
           		                                   
32238      			RegData_1 <= #1.0 ( RegDataIn );
           			                                
32239      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32240      		if ( ! Sys_Clk_RstN )
           		                     
32241      			RegData_0 <= #1.0 ( 146'b0 );
           			                             
32242      		else if ( RegWr & WrPtr == 3'b0 )
           		                                 
32243      			RegData_0 <= #1.0 ( RegDataIn );
           			                                
32244      	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
           	                                                                                                            
32245      		case ( u_7d1d )
           		               
32246      			3'b101  : RdData_0 = RegData_5 ;
           			                                
32247      			3'b100  : RdData_0 = RegData_4 ;
           			                                
32248      			3'b011  : RdData_0 = RegData_3 ;
           			                                
32249      			3'b010  : RdData_0 = RegData_2 ;
           			                                
32250      			3'b001  : RdData_0 = RegData_1 ;
           			                                
32251      			3'b0    : RdData_0 = RegData_0 ;
           			                                
32252      			default : RdData_0 = 146'b0 ;
           			                             
32253      		endcase
           		       
32254      	end
           	   
32255      	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
           	                                              
32256      	assign Int_WrCnt = WrCnt;
           	                         
32257      	assign Rx_Rdy = ~ WrFull & PwrOn;
           	                                 
32258      	assign WrEmpty = RdCntSync == WrCnt;
           	                                    
32259      	assign Sys_Pwr_Idle = WrEmpty & Pwr_RstFsm_Idle;
           	                                                
32260      	assign WakeUp_Rx = Rx_Vld;
           	                          
32261      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32262      	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
           	                                              
32263      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32264      		if ( ! Sys_Clk_RstN )
           		                     
32265      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32266      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32267      	assign WakeUp_Other = WakeUpPwr;
           	                                
32268      endmodule
                    
32269      
           
32270      
           
32271      
           
32272      // FlexNoC version    : 4.7.0
                                        
32273      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32274      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32275      // ExportOption       : /verilog
                                           
32276      
           
32277      `timescale 1ps/1ps
                             
32278      module rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d (
                                                   
32279      	Int_Data
           	        
32280      ,	Int_RdCnt
            	         
32281      ,	Int_RdPtr
            	         
32282      ,	Int_RxCtl_PwrOnRst
            	                  
32283      ,	Int_RxCtl_PwrOnRstAck
            	                     
32284      ,	Int_TxCtl_PwrOnRst
            	                  
32285      ,	Int_TxCtl_PwrOnRstAck
            	                     
32286      ,	Int_WrCnt
            	         
32287      ,	Rx_Data
            	       
32288      ,	Rx_Head
            	       
32289      ,	Rx_Rdy
            	      
32290      ,	Rx_Tail
            	       
32291      ,	Rx_Vld
            	      
32292      ,	Sys_Clk
            	       
32293      ,	Sys_Clk_ClkS
            	            
32294      ,	Sys_Clk_En
            	          
32295      ,	Sys_Clk_EnS
            	           
32296      ,	Sys_Clk_RetRstN
            	               
32297      ,	Sys_Clk_RstN
            	            
32298      ,	Sys_Clk_Tm
            	          
32299      ,	Sys_Pwr_Idle
            	            
32300      ,	Sys_Pwr_WakeUp
            	              
32301      ,	WakeUp_Other
            	            
32302      ,	WakeUp_Rx
            	         
32303      );
             
32304      	output [109:0] Int_Data              ;
           	                                      
32305      	input  [2:0]   Int_RdCnt             ;
           	                                      
32306      	input  [2:0]   Int_RdPtr             ;
           	                                      
32307      	output         Int_RxCtl_PwrOnRst    ;
           	                                      
32308      	input          Int_RxCtl_PwrOnRstAck ;
           	                                      
32309      	input          Int_TxCtl_PwrOnRst    ;
           	                                      
32310      	output         Int_TxCtl_PwrOnRstAck ;
           	                                      
32311      	output [2:0]   Int_WrCnt             ;
           	                                      
32312      	input  [107:0] Rx_Data               ;
           	                                      
32313      	input          Rx_Head               ;
           	                                      
32314      	output         Rx_Rdy                ;
           	                                      
32315      	input          Rx_Tail               ;
           	                                      
32316      	input          Rx_Vld                ;
           	                                      
32317      	input          Sys_Clk               ;
           	                                      
32318      	input          Sys_Clk_ClkS          ;
           	                                      
32319      	input          Sys_Clk_En            ;
           	                                      
32320      	input          Sys_Clk_EnS           ;
           	                                      
32321      	input          Sys_Clk_RetRstN       ;
           	                                      
32322      	input          Sys_Clk_RstN          ;
           	                                      
32323      	input          Sys_Clk_Tm            ;
           	                                      
32324      	output         Sys_Pwr_Idle          ;
           	                                      
32325      	output         Sys_Pwr_WakeUp        ;
           	                                      
32326      	output         WakeUp_Other          ;
           	                                      
32327      	output         WakeUp_Rx             ;
           	                                      
32328      	wire [2:0]   u_7d1d            ;
           	                                
32329      	reg          u_ecd1            ;
           	                                
32330      	wire [2:0]   u_fbb6            ;
           	                                
32331      	wire         Pwr_RstFsm_Idle   ;
           	                                
32332      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32333      	wire         PwrOn             ;
           	                                
32334      	wire         PwrOnRst          ;
           	                                
32335      	wire [2:0]   RdCntBin          ;
           	                                
32336      	wire [2:0]   RdCntSync         ;
           	                                
32337      	reg  [109:0] RdData_0          ;
           	                                
32338      	reg  [109:0] RegData_0         ;
           	                                
32339      	reg  [109:0] RegData_1         ;
           	                                
32340      	reg  [109:0] RegData_2         ;
           	                                
32341      	reg  [109:0] RegData_3         ;
           	                                
32342      	reg  [109:0] RegData_4         ;
           	                                
32343      	wire [109:0] RegDataIn         ;
           	                                
32344      	wire         RegWr             ;
           	                                
32345      	wire         RxPwrOnRstAckSync ;
           	                                
32346      	wire         TxPwrOnRstSync    ;
           	                                
32347      	wire         WakeUpPwr         ;
           	                                
32348      	reg  [2:0]   WrCnt             ;
           	                                
32349      	wire [2:0]   WrCntBin          ;
           	                                
32350      	wire         WrEmpty           ;
           	                                
32351      	wire         WrFull            ;
           	                                
32352      	reg  [2:0]   WrPtr             ;
           	                                
32353      	assign u_7d1d = Int_RdPtr;
           	                          
32354      	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	                                                   
32355      	assign u_fbb6 = WrCntBin + 3'b001;
           	                                  
32356      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
32357      		.Clk( Sys_Clk )
           		               
32358      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32359      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32360      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32361      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32362      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32363      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32364      	,	.I( Int_RxCtl_PwrOnRstAck )
           	 	                           
32365      	,	.O( RxPwrOnRstAckSync )
           	 	                       
32366      	);
           	  
32367      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32368      		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
           		                                  
32369      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32370      	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           	 	                                 
32371      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32372      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32373      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32374      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32375      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32376      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32377      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32378      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32379      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32380      	);
           	  
32381      	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           	                                         
32382      	assign WrFull = WrCntBin == RdCntBin + 3'b101;
           	                                              
32383      	assign RegWr = ~ WrFull & Rx_Vld;
           	                                 
32384      	assign Int_Data = RdData_0;
           	                           
32385      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
32386      		.Clk( Sys_Clk )
           		               
32387      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32388      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32389      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32390      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32391      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32392      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32393      	,	.I( Int_TxCtl_PwrOnRst )
           	 	                        
32394      	,	.O( TxPwrOnRstSync )
           	 	                    
32395      	);
           	  
32396      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32397      		if ( ! Sys_Clk_RstN )
           		                     
32398      			WrCnt <= #1.0 ( 3'b0 );
           			                       
32399      		else if ( RegWr | ~ PwrOn )
           		                           
32400      			WrCnt <= #1.0 ( ( u_fbb6 ^ { 1'b0 , u_fbb6 [2:1] } ) & { 3 { PwrOn }  } );
           			                                                                          
32401      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
           	                                                            
32402      	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
           	                                 
32403      		.Clk( Sys_Clk )
           		               
32404      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32405      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32406      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32407      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32408      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32409      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32410      	,	.I( Int_RdCnt )
           	 	               
32411      	,	.O( RdCntSync )
           	 	               
32412      	);
           	  
32413      	rsnoc_z_T_C_S_C_L_R_U_A3 uu24( .I( RdCntSync ) , .O( RdCntBin ) );
           	                                                                  
32414      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32415      		if ( ! Sys_Clk_RstN )
           		                     
32416      			WrPtr <= #1.0 ( 3'b0 );
           			                       
32417      		else if ( RegWr | ~ PwrOn )
           		                           
32418      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b100 ) }  } & { 3 { PwrOn }  } );
           			                                                                                       
32419      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32420      		if ( ! Sys_Clk_RstN )
           		                     
32421      			RegData_4 <= #1.0 ( 110'b0 );
           			                             
32422      		else if ( RegWr & WrPtr == 3'b100 )
           		                                   
32423      			RegData_4 <= #1.0 ( RegDataIn );
           			                                
32424      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32425      		if ( ! Sys_Clk_RstN )
           		                     
32426      			RegData_3 <= #1.0 ( 110'b0 );
           			                             
32427      		else if ( RegWr & WrPtr == 3'b011 )
           		                                   
32428      			RegData_3 <= #1.0 ( RegDataIn );
           			                                
32429      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32430      		if ( ! Sys_Clk_RstN )
           		                     
32431      			RegData_2 <= #1.0 ( 110'b0 );
           			                             
32432      		else if ( RegWr & WrPtr == 3'b010 )
           		                                   
32433      			RegData_2 <= #1.0 ( RegDataIn );
           			                                
32434      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32435      		if ( ! Sys_Clk_RstN )
           		                     
32436      			RegData_1 <= #1.0 ( 110'b0 );
           			                             
32437      		else if ( RegWr & WrPtr == 3'b001 )
           		                                   
32438      			RegData_1 <= #1.0 ( RegDataIn );
           			                                
32439      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32440      		if ( ! Sys_Clk_RstN )
           		                     
32441      			RegData_0 <= #1.0 ( 110'b0 );
           			                             
32442      		else if ( RegWr & WrPtr == 3'b0 )
           		                                 
32443      			RegData_0 <= #1.0 ( RegDataIn );
           			                                
32444      	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or u_7d1d ) begin
           	                                                                                              
32445      		case ( u_7d1d )
           		               
32446      			3'b100  : RdData_0 = RegData_4 ;
           			                                
32447      			3'b011  : RdData_0 = RegData_3 ;
           			                                
32448      			3'b010  : RdData_0 = RegData_2 ;
           			                                
32449      			3'b001  : RdData_0 = RegData_1 ;
           			                                
32450      			3'b0    : RdData_0 = RegData_0 ;
           			                                
32451      			default : RdData_0 = 110'b0 ;
           			                             
32452      		endcase
           		       
32453      	end
           	   
32454      	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
           	                                              
32455      	assign Int_WrCnt = WrCnt;
           	                         
32456      	assign Rx_Rdy = ~ WrFull & PwrOn;
           	                                 
32457      	assign WrEmpty = RdCntSync == WrCnt;
           	                                    
32458      	assign Sys_Pwr_Idle = WrEmpty & Pwr_RstFsm_Idle;
           	                                                
32459      	assign WakeUp_Rx = Rx_Vld;
           	                          
32460      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32461      	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
           	                                              
32462      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32463      		if ( ! Sys_Clk_RstN )
           		                     
32464      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32465      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32466      	assign WakeUp_Other = WakeUpPwr;
           	                                
32467      endmodule
                    
32468      
           
32469      
           
32470      
           
32471      // FlexNoC version    : 4.7.0
                                        
32472      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32473      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32474      // ExportOption       : /verilog
                                           
32475      
           
32476      `timescale 1ps/1ps
                             
32477      module rsnoc_z_H_R_U_P_F_6ed51eef_A7074110 (
                                                       
32478      	Rx_Hdr
           	      
32479      ,	Rx_Head
            	       
32480      ,	Rx_Pld
            	      
32481      ,	Rx_Tail
            	       
32482      ,	RxEn
            	    
32483      ,	RxRdy
            	     
32484      ,	RxVld
            	     
32485      ,	Sys_Clk
            	       
32486      ,	Sys_Clk_ClkS
            	            
32487      ,	Sys_Clk_En
            	          
32488      ,	Sys_Clk_EnS
            	           
32489      ,	Sys_Clk_RetRstN
            	               
32490      ,	Sys_Clk_RstN
            	            
32491      ,	Sys_Clk_Tm
            	          
32492      ,	Sys_Pwr_Idle
            	            
32493      ,	Sys_Pwr_WakeUp
            	              
32494      ,	Tx_Hdr
            	      
32495      ,	Tx_Head
            	       
32496      ,	Tx_Pld
            	      
32497      ,	Tx_Tail
            	       
32498      ,	TxRdy
            	     
32499      ,	TxVld
            	     
32500      );
             
32501      	input  [69:0] Rx_Hdr          ;
           	                               
32502      	input         Rx_Head         ;
           	                               
32503      	input  [73:0] Rx_Pld          ;
           	                               
32504      	input         Rx_Tail         ;
           	                               
32505      	input  [4:0]  RxEn            ;
           	                               
32506      	output        RxRdy           ;
           	                               
32507      	input         RxVld           ;
           	                               
32508      	input         Sys_Clk         ;
           	                               
32509      	input         Sys_Clk_ClkS    ;
           	                               
32510      	input         Sys_Clk_En      ;
           	                               
32511      	input         Sys_Clk_EnS     ;
           	                               
32512      	input         Sys_Clk_RetRstN ;
           	                               
32513      	input         Sys_Clk_RstN    ;
           	                               
32514      	input         Sys_Clk_Tm      ;
           	                               
32515      	output        Sys_Pwr_Idle    ;
           	                               
32516      	output        Sys_Pwr_WakeUp  ;
           	                               
32517      	output [69:0] Tx_Hdr          ;
           	                               
32518      	output        Tx_Head         ;
           	                               
32519      	output [73:0] Tx_Pld          ;
           	                               
32520      	output        Tx_Tail         ;
           	                               
32521      	input         TxRdy           ;
           	                               
32522      	output        TxVld           ;
           	                               
32523      	reg         u_2594     ;
           	                        
32524      	reg  [69:0] u_7c15     ;
           	                        
32525      	reg  [73:0] u_ac       ;
           	                        
32526      	reg         u_d95b     ;
           	                        
32527      	wire        CeVld      ;
           	                        
32528      	wire [69:0] RxInt_Hdr  ;
           	                        
32529      	wire        RxInt_Head ;
           	                        
32530      	wire [73:0] RxInt_Pld  ;
           	                        
32531      	wire        RxInt_Tail ;
           	                        
32532      	reg         TxVld      ;
           	                        
32533      	reg         dontStop   ;
           	                        
32534      	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
32535      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32536      		if ( ! Sys_Clk_RstN )
           		                     
32537      			TxVld <= #1.0 ( 1'b0 );
           			                       
32538      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
32539      	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
32540      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
32541      	assign RxInt_Hdr = Rx_Hdr;
           	                          
32542      	assign CeVld = RxVld;
           	                     
32543      	assign Tx_Hdr = u_7c15;
           	                       
32544      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32545      		if ( ! Sys_Clk_RstN )
           		                     
32546      			u_7c15 <= #1.0 ( 70'b0 );
           			                         
32547      		else if ( CeVld & RxRdy & RxEn [4] )
           		                                    
32548      			u_7c15 <= #1.0 ( RxInt_Hdr );
           			                             
32549      	assign RxInt_Head = Rx_Head;
           	                            
32550      	assign Tx_Head = u_2594;
           	                        
32551      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32552      		if ( ! Sys_Clk_RstN )
           		                     
32553      			u_2594 <= #1.0 ( 1'b0 );
           			                        
32554      		else if ( CeVld & RxRdy & RxEn [2] )
           		                                    
32555      			u_2594 <= #1.0 ( RxInt_Head );
           			                              
32556      	assign RxInt_Pld = Rx_Pld;
           	                          
32557      	assign Tx_Pld = u_ac;
           	                     
32558      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32559      		if ( ! Sys_Clk_RstN )
           		                     
32560      			u_ac <= #1.0 ( 74'b0 );
           			                       
32561      		else if ( CeVld & RxRdy & RxEn [3] )
           		                                    
32562      			u_ac <= #1.0 ( RxInt_Pld );
           			                           
32563      	assign RxInt_Tail = Rx_Tail;
           	                            
32564      	assign Tx_Tail = u_d95b;
           	                        
32565      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32566      		if ( ! Sys_Clk_RstN )
           		                     
32567      			u_d95b <= #1.0 ( 1'b0 );
           			                        
32568      		else if ( CeVld & RxRdy & RxEn [1] )
           		                                    
32569      			u_d95b <= #1.0 ( RxInt_Tail );
           			                              
32570      	// synopsys translate_off
           	                         
32571      	// synthesis translate_off
           	                          
32572      	always @( posedge Sys_Clk )
           	                           
32573      		if ( Sys_Clk == 1'b1 )
           		                      
32574      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
32575      				dontStop = 0;
           				             
32576      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
32577      				if (!dontStop) begin
           				                    
32578      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
32579      					$stop;
           					      
32580      				end
           				   
32581      			end
           			   
32582      	// synthesis translate_on
           	                         
32583      	// synopsys translate_on
           	                        
32584      	endmodule
           	         
32585      
           
32586      `timescale 1ps/1ps
                             
32587      module rsnoc_z_H_R_T_P_U_U_d22d8f40 (
                                                
32588      	Rx_Data
           	       
32589      ,	Rx_Head
            	       
32590      ,	Rx_Rdy
            	      
32591      ,	Rx_Tail
            	       
32592      ,	Rx_Vld
            	      
32593      ,	Sys_Clk
            	       
32594      ,	Sys_Clk_ClkS
            	            
32595      ,	Sys_Clk_En
            	          
32596      ,	Sys_Clk_EnS
            	           
32597      ,	Sys_Clk_RetRstN
            	               
32598      ,	Sys_Clk_RstN
            	            
32599      ,	Sys_Clk_Tm
            	          
32600      ,	Sys_Pwr_Idle
            	            
32601      ,	Sys_Pwr_WakeUp
            	              
32602      ,	Tx_Data
            	       
32603      ,	Tx_Head
            	       
32604      ,	Tx_Rdy
            	      
32605      ,	Tx_Tail
            	       
32606      ,	Tx_Vld
            	      
32607      ,	WakeUp_Rx
            	         
32608      );
             
32609      	input  [143:0] Rx_Data         ;
           	                                
32610      	input          Rx_Head         ;
           	                                
32611      	output         Rx_Rdy          ;
           	                                
32612      	input          Rx_Tail         ;
           	                                
32613      	input          Rx_Vld          ;
           	                                
32614      	input          Sys_Clk         ;
           	                                
32615      	input          Sys_Clk_ClkS    ;
           	                                
32616      	input          Sys_Clk_En      ;
           	                                
32617      	input          Sys_Clk_EnS     ;
           	                                
32618      	input          Sys_Clk_RetRstN ;
           	                                
32619      	input          Sys_Clk_RstN    ;
           	                                
32620      	input          Sys_Clk_Tm      ;
           	                                
32621      	output         Sys_Pwr_Idle    ;
           	                                
32622      	output         Sys_Pwr_WakeUp  ;
           	                                
32623      	output [143:0] Tx_Data         ;
           	                                
32624      	output         Tx_Head         ;
           	                                
32625      	input          Tx_Rdy          ;
           	                                
32626      	output         Tx_Tail         ;
           	                                
32627      	output         Tx_Vld          ;
           	                                
32628      	output         WakeUp_Rx       ;
           	                                
32629      	wire [143:0] BypassOut_Data ;
           	                             
32630      	wire         BypassOut_Head ;
           	                             
32631      	wire         BypassOut_Rdy  ;
           	                             
32632      	wire         BypassOut_Tail ;
           	                             
32633      	wire         BypassOut_Vld  ;
           	                             
32634      	wire         LocPwr_WakeUp  ;
           	                             
32635      	wire         Pwr_Idle       ;
           	                             
32636      	wire         Pwr_WakeUp     ;
           	                             
32637      	wire         RxRdy          ;
           	                             
32638      	wire         RxRdyP         ;
           	                             
32639      	wire [143:0] Tx1_Data       ;
           	                             
32640      	wire         Tx1_Head       ;
           	                             
32641      	wire         Tx1_Rdy        ;
           	                             
32642      	wire         Tx1_Tail       ;
           	                             
32643      	wire         Tx1_Vld        ;
           	                             
32644      	wire [69:0]  TxHdr          ;
           	                             
32645      	wire [73:0]  TxPld          ;
           	                             
32646      	assign BypassOut_Rdy = Tx_Rdy;
           	                              
32647      	assign Tx1_Rdy = BypassOut_Rdy;
           	                               
32648      	rsnoc_z_H_R_U_P_F_6ed51eef_A7074110 uf6ed51eef(
           	                                               
32649      		.Rx_Hdr( Rx_Data [143:74] )
           		                           
32650      	,	.Rx_Head( Rx_Head )
           	 	                   
32651      	,	.Rx_Pld( Rx_Data [73:0] )
           	 	                         
32652      	,	.Rx_Tail( Rx_Tail )
           	 	                   
32653      	,	.RxEn( { Rx_Head , 4'b1111 } )
           	 	                              
32654      	,	.RxRdy( RxRdyP )
           	 	                
32655      	,	.RxVld( Rx_Vld )
           	 	                
32656      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32657      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32658      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32659      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32660      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32661      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32662      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32663      	,	.Sys_Pwr_Idle( Pwr_Idle )
           	 	                         
32664      	,	.Sys_Pwr_WakeUp( Pwr_WakeUp )
           	 	                             
32665      	,	.Tx_Hdr( TxHdr )
           	 	                
32666      	,	.Tx_Head( Tx1_Head )
           	 	                    
32667      	,	.Tx_Pld( TxPld )
           	 	                
32668      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
32669      	,	.TxRdy( Tx1_Rdy )
           	 	                 
32670      	,	.TxVld( Tx1_Vld )
           	 	                 
32671      	);
           	  
32672      	assign RxRdy = RxRdyP;
           	                      
32673      	assign Rx_Rdy = RxRdy;
           	                      
32674      	assign Sys_Pwr_Idle = Pwr_Idle;
           	                               
32675      	assign LocPwr_WakeUp = Rx_Vld;
           	                              
32676      	assign Sys_Pwr_WakeUp = Pwr_WakeUp | LocPwr_WakeUp;
           	                                                   
32677      	assign Tx1_Data = { TxHdr , TxPld };
           	                                    
32678      	assign BypassOut_Data = Tx1_Data;
           	                                 
32679      	assign Tx_Data = { BypassOut_Data [143:74] , BypassOut_Data [73:0] };
           	                                                                     
32680      	assign BypassOut_Head = Tx1_Head;
           	                                 
32681      	assign Tx_Head = BypassOut_Head;
           	                                
32682      	assign BypassOut_Tail = Tx1_Tail;
           	                                 
32683      	assign Tx_Tail = BypassOut_Tail;
           	                                
32684      	assign BypassOut_Vld = Tx1_Vld;
           	                               
32685      	assign Tx_Vld = BypassOut_Vld;
           	                              
32686      	assign WakeUp_Rx = Rx_Vld;
           	                          
32687      endmodule
                    
32688      
           
32689      `timescale 1ps/1ps
                             
32690      module rsnoc_z_H_R_T_Aca_U_Tu_8851c2bb (
                                                   
32691      	Int_Data
           	        
32692      ,	Int_RdCnt
            	         
32693      ,	Int_RdPtr
            	         
32694      ,	Int_RxCtl_PwrOnRst
            	                  
32695      ,	Int_RxCtl_PwrOnRstAck
            	                     
32696      ,	Int_TxCtl_PwrOnRst
            	                  
32697      ,	Int_TxCtl_PwrOnRstAck
            	                     
32698      ,	Int_WrCnt
            	         
32699      ,	Sys_Clk
            	       
32700      ,	Sys_Clk_ClkS
            	            
32701      ,	Sys_Clk_En
            	          
32702      ,	Sys_Clk_EnS
            	           
32703      ,	Sys_Clk_RetRstN
            	               
32704      ,	Sys_Clk_RstN
            	            
32705      ,	Sys_Clk_Tm
            	          
32706      ,	Sys_Pwr_Idle
            	            
32707      ,	Sys_Pwr_WakeUp
            	              
32708      ,	Tx_Data
            	       
32709      ,	Tx_Head
            	       
32710      ,	Tx_Rdy
            	      
32711      ,	Tx_Tail
            	       
32712      ,	Tx_Vld
            	      
32713      ,	WakeUp_Other
            	            
32714      );
             
32715      	input  [145:0] Int_Data              ;
           	                                      
32716      	output [2:0]   Int_RdCnt             ;
           	                                      
32717      	output [2:0]   Int_RdPtr             ;
           	                                      
32718      	input          Int_RxCtl_PwrOnRst    ;
           	                                      
32719      	output         Int_RxCtl_PwrOnRstAck ;
           	                                      
32720      	output         Int_TxCtl_PwrOnRst    ;
           	                                      
32721      	input          Int_TxCtl_PwrOnRstAck ;
           	                                      
32722      	input  [2:0]   Int_WrCnt             ;
           	                                      
32723      	input          Sys_Clk               ;
           	                                      
32724      	input          Sys_Clk_ClkS          ;
           	                                      
32725      	input          Sys_Clk_En            ;
           	                                      
32726      	input          Sys_Clk_EnS           ;
           	                                      
32727      	input          Sys_Clk_RetRstN       ;
           	                                      
32728      	input          Sys_Clk_RstN          ;
           	                                      
32729      	input          Sys_Clk_Tm            ;
           	                                      
32730      	output         Sys_Pwr_Idle          ;
           	                                      
32731      	output         Sys_Pwr_WakeUp        ;
           	                                      
32732      	output [143:0] Tx_Data               ;
           	                                      
32733      	output         Tx_Head               ;
           	                                      
32734      	input          Tx_Rdy                ;
           	                                      
32735      	output         Tx_Tail               ;
           	                                      
32736      	output         Tx_Vld                ;
           	                                      
32737      	output         WakeUp_Other          ;
           	                                      
32738      	wire [2:0]   u_16f8            ;
           	                                
32739      	wire [2:0]   u_e942            ;
           	                                
32740      	reg          u_ecd1            ;
           	                                
32741      	wire         Cont              ;
           	                                
32742      	wire [145:0] DataSync          ;
           	                                
32743      	wire [145:0] MuxDataOut        ;
           	                                
32744      	wire         PipePwr_Idle      ;
           	                                
32745      	wire         PipePwr_WakeUp    ;
           	                                
32746      	wire [2:0]   PrvRdCnt          ;
           	                                
32747      	wire         Pwr_RstFsm_Idle   ;
           	                                
32748      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32749      	wire         PwrOn             ;
           	                                
32750      	wire         PwrOnRst          ;
           	                                
32751      	reg  [2:0]   RdCnt             ;
           	                                
32752      	wire         RdEmpty           ;
           	                                
32753      	reg  [2:0]   RdPtr_0           ;
           	                                
32754      	wire         RegRd             ;
           	                                
32755      	wire         RxPwrOnRstSync1   ;
           	                                
32756      	wire [143:0] Tx1_Data          ;
           	                                
32757      	wire         Tx1_Head          ;
           	                                
32758      	wire         Tx1_Rdy           ;
           	                                
32759      	wire         Tx1_Tail          ;
           	                                
32760      	wire         Tx1_Vld           ;
           	                                
32761      	wire [143:0] TxOut_Data        ;
           	                                
32762      	wire         TxOut_Head        ;
           	                                
32763      	wire         TxOut_Rdy         ;
           	                                
32764      	wire         TxOut_Tail        ;
           	                                
32765      	wire         TxOut_Vld         ;
           	                                
32766      	wire         TxPwrOnRstAckSync ;
           	                                
32767      	wire         WakeUpInt         ;
           	                                
32768      	wire         WakeUpPwr         ;
           	                                
32769      	wire [2:0]   WrCnt1            ;
           	                                
32770      	wire [2:0]   WrCntSync         ;
           	                                
32771      	reg          dontStop          ;
           	                                
32772      	assign u_e942 = u_16f8 + 3'b001;
           	                                
32773      	assign PrvRdCnt = u_e942 ^ { 1'b0 , u_e942 [2:1] };
           	                                                   
32774      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
32775      		.Clk( Sys_Clk )
           		               
32776      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32777      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32778      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32779      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32780      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32781      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32782      	,	.I( Int_TxCtl_PwrOnRstAck )
           	 	                           
32783      	,	.O( TxPwrOnRstAckSync )
           	 	                       
32784      	);
           	  
32785      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32786      		.ExtPwrOnRst( Int_TxCtl_PwrOnRst )
           		                                  
32787      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32788      	,	.PwrOnRstAck( TxPwrOnRstAckSync )
           	 	                                 
32789      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32790      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32791      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32792      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32793      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32794      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32795      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32796      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32797      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32798      	);
           	  
32799      	assign PwrOn = RxPwrOnRstSync1 & PwrOnRst;
           	                                          
32800      	assign WrCnt1 = WrCntSync;
           	                          
32801      	assign RdEmpty = RdCnt == WrCnt1;
           	                                 
32802      	assign Tx1_Vld = ~ RdEmpty & PwrOn;
           	                                   
32803      	assign DataSync = Int_Data;
           	                           
32804      	assign MuxDataOut = DataSync;
           	                             
32805      	assign Tx1_Data = MuxDataOut [143:0];
           	                                     
32806      	assign Tx1_Head = MuxDataOut [145];
           	                                   
32807      	assign Tx1_Tail = MuxDataOut [144];
           	                                   
32808      	assign TxOut_Rdy = Tx_Rdy | ~ PwrOn;
           	                                    
32809      	rsnoc_z_H_R_T_P_U_U_d22d8f40 Ofp(
           	                                 
32810      		.Rx_Data( Tx1_Data )
           		                    
32811      	,	.Rx_Head( Tx1_Head )
           	 	                    
32812      	,	.Rx_Rdy( Tx1_Rdy )
           	 	                  
32813      	,	.Rx_Tail( Tx1_Tail )
           	 	                    
32814      	,	.Rx_Vld( Tx1_Vld )
           	 	                  
32815      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32816      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32817      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32818      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32819      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32820      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32821      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32822      	,	.Sys_Pwr_Idle( PipePwr_Idle )
           	 	                             
32823      	,	.Sys_Pwr_WakeUp( PipePwr_WakeUp )
           	 	                                 
32824      	,	.Tx_Data( TxOut_Data )
           	 	                      
32825      	,	.Tx_Head( TxOut_Head )
           	 	                      
32826      	,	.Tx_Rdy( TxOut_Rdy )
           	 	                    
32827      	,	.Tx_Tail( TxOut_Tail )
           	 	                      
32828      	,	.Tx_Vld( TxOut_Vld )
           	 	                    
32829      	,	.WakeUp_Rx( )
           	 	             
32830      	);
           	  
32831      	assign RegRd = Tx1_Vld & Tx1_Rdy;
           	                                 
32832      	assign Int_RdCnt = RdCnt;
           	                         
32833      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( Int_RdCnt ) , .O( u_16f8 ) );
           	                                                              
32834      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
32835      		.Clk( Sys_Clk )
           		               
32836      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32837      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32838      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32839      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32840      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32841      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32842      	,	.I( Int_RxCtl_PwrOnRst )
           	 	                        
32843      	,	.O( RxPwrOnRstSync1 )
           	 	                     
32844      	);
           	  
32845      	rsnoc_z_T_C_S_C_L_R_Rs_V0_3 urs(
           	                                
32846      		.Clk( Sys_Clk )
           		               
32847      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32848      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32849      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32850      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32851      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32852      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32853      	,	.I( Int_WrCnt )
           	 	               
32854      	,	.O( WrCntSync )
           	 	               
32855      	);
           	  
32856      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32857      		if ( ! Sys_Clk_RstN )
           		                     
32858      			RdCnt <= #1.0 ( 3'b0 );
           			                       
32859      		else if ( RegRd | ~ PwrOn )
           		                           
32860      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           			                                              
32861      	assign Int_RdPtr = RdPtr_0;
           	                           
32862      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32863      		if ( ! Sys_Clk_RstN )
           		                     
32864      			RdPtr_0 <= #1.0 ( 3'b0 );
           			                         
32865      		else if ( RegRd | ~ PwrOn )
           		                           
32866      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           			                                                                                             
32867      	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
           	                                               
32868      	assign Sys_Pwr_Idle = RdEmpty & Pwr_RstFsm_Idle & PipePwr_Idle;
           	                                                               
32869      	assign WakeUpInt = ~ RdEmpty;
           	                             
32870      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32871      	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
           	                                            
32872      	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
           	                                                                          
32873      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32874      		if ( ! Sys_Clk_RstN )
           		                     
32875      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32876      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32877      	assign Tx_Data = TxOut_Data;
           	                            
32878      	assign Tx_Head = TxOut_Head;
           	                            
32879      	assign Tx_Tail = TxOut_Tail;
           	                            
32880      	assign Tx_Vld = TxOut_Vld & PwrOn;
           	                                  
32881      		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           		                                      
32882      			.Clk( Sys_Clk )
           			               
32883      		,	.Clk_ClkS( Sys_Clk_ClkS )
           		 	                         
32884      		,	.Clk_En( Sys_Clk_En )
           		 	                     
32885      		,	.Clk_EnS( Sys_Clk_EnS )
           		 	                       
32886      		,	.Clk_RetRstN( Sys_Clk_RetRstN )
           		 	                               
32887      		,	.Clk_RstN( Sys_Clk_RstN )
           		 	                         
32888      		,	.Clk_Tm( Sys_Clk_Tm )
           		 	                     
32889      		,	.O( Cont )
           		 	          
32890      		,	.Reset( Tx1_Rdy )
           		 	                 
32891      		,	.Set( Tx1_Vld )
           		 	               
32892      		);
           		  
32893      	// synopsys translate_off
           	                         
32894      	// synthesis translate_off
           	                          
32895      	always @( posedge Sys_Clk )
           	                           
32896      		if ( Sys_Clk == 1'b1 )
           		                      
32897      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( Cont & ~ Tx1_Vld ) !== 1'b0 ) begin
           			                                                                        
32898      				dontStop = 0;
           				             
32899      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
32900      				if (!dontStop) begin
           				                    
32901      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Tx.Vld retractation due to bad reg-synchronizer jitter modeling." );
           					                                                                                                                                                     
32902      					$stop;
           					      
32903      				end
           				   
32904      			end
           			   
32905      	// synthesis translate_on
           	                         
32906      	// synopsys translate_on
           	                        
32907      	endmodule
           	         
32908      
           
32909      
           
32910      
           
32911      // FlexNoC version    : 4.7.0
                                        
32912      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32913      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32914      // ExportOption       : /verilog
                                           
32915      
           
32916      `timescale 1ps/1ps
                             
32917      module rsnoc_z_H_R_T_Aca_U_Tu_56a75c7d (
                                                   
32918      	Int_Data
           	        
32919      ,	Int_RdCnt
            	         
32920      ,	Int_RdPtr
            	         
32921      ,	Int_RxCtl_PwrOnRst
            	                  
32922      ,	Int_RxCtl_PwrOnRstAck
            	                     
32923      ,	Int_TxCtl_PwrOnRst
            	                  
32924      ,	Int_TxCtl_PwrOnRstAck
            	                     
32925      ,	Int_WrCnt
            	         
32926      ,	Sys_Clk
            	       
32927      ,	Sys_Clk_ClkS
            	            
32928      ,	Sys_Clk_En
            	          
32929      ,	Sys_Clk_EnS
            	           
32930      ,	Sys_Clk_RetRstN
            	               
32931      ,	Sys_Clk_RstN
            	            
32932      ,	Sys_Clk_Tm
            	          
32933      ,	Sys_Pwr_Idle
            	            
32934      ,	Sys_Pwr_WakeUp
            	              
32935      ,	Tx_Data
            	       
32936      ,	Tx_Head
            	       
32937      ,	Tx_Rdy
            	      
32938      ,	Tx_Tail
            	       
32939      ,	Tx_Vld
            	      
32940      ,	WakeUp_Other
            	            
32941      );
             
32942      	input  [109:0] Int_Data              ;
           	                                      
32943      	output [2:0]   Int_RdCnt             ;
           	                                      
32944      	output [2:0]   Int_RdPtr             ;
           	                                      
32945      	input          Int_RxCtl_PwrOnRst    ;
           	                                      
32946      	output         Int_RxCtl_PwrOnRstAck ;
           	                                      
32947      	output         Int_TxCtl_PwrOnRst    ;
           	                                      
32948      	input          Int_TxCtl_PwrOnRstAck ;
           	                                      
32949      	input  [2:0]   Int_WrCnt             ;
           	                                      
32950      	input          Sys_Clk               ;
           	                                      
32951      	input          Sys_Clk_ClkS          ;
           	                                      
32952      	input          Sys_Clk_En            ;
           	                                      
32953      	input          Sys_Clk_EnS           ;
           	                                      
32954      	input          Sys_Clk_RetRstN       ;
           	                                      
32955      	input          Sys_Clk_RstN          ;
           	                                      
32956      	input          Sys_Clk_Tm            ;
           	                                      
32957      	output         Sys_Pwr_Idle          ;
           	                                      
32958      	output         Sys_Pwr_WakeUp        ;
           	                                      
32959      	output [107:0] Tx_Data               ;
           	                                      
32960      	output         Tx_Head               ;
           	                                      
32961      	input          Tx_Rdy                ;
           	                                      
32962      	output         Tx_Tail               ;
           	                                      
32963      	output         Tx_Vld                ;
           	                                      
32964      	output         WakeUp_Other          ;
           	                                      
32965      	wire [2:0]   u_16f8            ;
           	                                
32966      	wire [2:0]   u_e942            ;
           	                                
32967      	reg          u_ecd1            ;
           	                                
32968      	wire         Cont              ;
           	                                
32969      	wire [109:0] DataSync          ;
           	                                
32970      	wire [109:0] MuxDataOut        ;
           	                                
32971      	wire         PipePwr_Idle      ;
           	                                
32972      	wire         PipePwr_WakeUp    ;
           	                                
32973      	wire [2:0]   PrvRdCnt          ;
           	                                
32974      	wire         Pwr_RstFsm_Idle   ;
           	                                
32975      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32976      	wire         PwrOn             ;
           	                                
32977      	wire         PwrOnRst          ;
           	                                
32978      	reg  [2:0]   RdCnt             ;
           	                                
32979      	wire         RdEmpty           ;
           	                                
32980      	reg  [2:0]   RdPtr_0           ;
           	                                
32981      	wire         RegRd             ;
           	                                
32982      	wire         RxPwrOnRstSync1   ;
           	                                
32983      	wire [107:0] Tx1_Data          ;
           	                                
32984      	wire         Tx1_Head          ;
           	                                
32985      	wire         Tx1_Rdy           ;
           	                                
32986      	wire         Tx1_Tail          ;
           	                                
32987      	wire         Tx1_Vld           ;
           	                                
32988      	wire [107:0] TxOut_Data        ;
           	                                
32989      	wire         TxOut_Head        ;
           	                                
32990      	wire         TxOut_Rdy         ;
           	                                
32991      	wire         TxOut_Tail        ;
           	                                
32992      	wire         TxOut_Vld         ;
           	                                
32993      	wire         TxPwrOnRstAckSync ;
           	                                
32994      	wire         WakeUpInt         ;
           	                                
32995      	wire         WakeUpPwr         ;
           	                                
32996      	wire [2:0]   WrCnt1            ;
           	                                
32997      	wire [2:0]   WrCntSync         ;
           	                                
32998      	reg          dontStop          ;
           	                                
32999      	assign u_e942 = u_16f8 + 3'b001;
           	                                
33000      	assign PrvRdCnt = u_e942 ^ { 1'b0 , u_e942 [2:1] };
           	                                                   
33001      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
33002      		.Clk( Sys_Clk )
           		               
33003      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33004      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33005      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33006      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33007      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33008      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33009      	,	.I( Int_TxCtl_PwrOnRstAck )
           	 	                           
33010      	,	.O( TxPwrOnRstAckSync )
           	 	                       
33011      	);
           	  
33012      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
33013      		.ExtPwrOnRst( Int_TxCtl_PwrOnRst )
           		                                  
33014      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
33015      	,	.PwrOnRstAck( TxPwrOnRstAckSync )
           	 	                                 
33016      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33017      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33018      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33019      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33020      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33021      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33022      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33023      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
33024      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
33025      	);
           	  
33026      	assign PwrOn = RxPwrOnRstSync1 & PwrOnRst;
           	                                          
33027      	assign WrCnt1 = WrCntSync;
           	                          
33028      	assign RdEmpty = RdCnt == WrCnt1;
           	                                 
33029      	assign Tx1_Vld = ~ RdEmpty & PwrOn;
           	                                   
33030      	assign DataSync = Int_Data;
           	                           
33031      	assign MuxDataOut = DataSync;
           	                             
33032      	assign Tx1_Data = MuxDataOut [107:0];
           	                                     
33033      	assign Tx1_Head = MuxDataOut [109];
           	                                   
33034      	assign Tx1_Tail = MuxDataOut [108];
           	                                   
33035      	assign TxOut_Rdy = Tx_Rdy | ~ PwrOn;
           	                                    
33036      	rsnoc_z_H_R_T_P_U_U_425d9623 Ofp(
           	                                 
33037      		.Rx_Data( Tx1_Data )
           		                    
33038      	,	.Rx_Head( Tx1_Head )
           	 	                    
33039      	,	.Rx_Rdy( Tx1_Rdy )
           	 	                  
33040      	,	.Rx_Tail( Tx1_Tail )
           	 	                    
33041      	,	.Rx_Vld( Tx1_Vld )
           	 	                  
33042      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33043      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33044      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33045      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33046      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33047      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33048      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33049      	,	.Sys_Pwr_Idle( PipePwr_Idle )
           	 	                             
33050      	,	.Sys_Pwr_WakeUp( PipePwr_WakeUp )
           	 	                                 
33051      	,	.Tx_Data( TxOut_Data )
           	 	                      
33052      	,	.Tx_Head( TxOut_Head )
           	 	                      
33053      	,	.Tx_Rdy( TxOut_Rdy )
           	 	                    
33054      	,	.Tx_Tail( TxOut_Tail )
           	 	                      
33055      	,	.Tx_Vld( TxOut_Vld )
           	 	                    
33056      	,	.WakeUp_Rx( )
           	 	             
33057      	);
           	  
33058      	assign RegRd = Tx1_Vld & Tx1_Rdy;
           	                                 
33059      	assign Int_RdCnt = RdCnt;
           	                         
33060      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( Int_RdCnt ) , .O( u_16f8 ) );
           	                                                              
33061      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
33062      		.Clk( Sys_Clk )
           		               
33063      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33064      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33065      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33066      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33067      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33068      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33069      	,	.I( Int_RxCtl_PwrOnRst )
           	 	                        
33070      	,	.O( RxPwrOnRstSync1 )
           	 	                     
33071      	);
           	  
33072      	rsnoc_z_T_C_S_C_L_R_Rs_V0_3 urs(
           	                                
33073      		.Clk( Sys_Clk )
           		               
33074      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33075      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33076      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33077      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33078      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33079      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33080      	,	.I( Int_WrCnt )
           	 	               
33081      	,	.O( WrCntSync )
           	 	               
33082      	);
           	  
33083      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33084      		if ( ! Sys_Clk_RstN )
           		                     
33085      			RdCnt <= #1.0 ( 3'b0 );
           			                       
33086      		else if ( RegRd | ~ PwrOn )
           		                           
33087      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           			                                              
33088      	assign Int_RdPtr = RdPtr_0;
           	                           
33089      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33090      		if ( ! Sys_Clk_RstN )
           		                     
33091      			RdPtr_0 <= #1.0 ( 3'b0 );
           			                         
33092      		else if ( RegRd | ~ PwrOn )
           		                           
33093      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b100 ) }  } & { 3 { PwrOn }  } );
           			                                                                                             
33094      	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
           	                                               
33095      	assign Sys_Pwr_Idle = RdEmpty & Pwr_RstFsm_Idle & PipePwr_Idle;
           	                                                               
33096      	assign WakeUpInt = ~ RdEmpty;
           	                             
33097      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
33098      	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
           	                                            
33099      	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
           	                                                                          
33100      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33101      		if ( ! Sys_Clk_RstN )
           		                     
33102      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
33103      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
33104      	assign Tx_Data = TxOut_Data;
           	                            
33105      	assign Tx_Head = TxOut_Head;
           	                            
33106      	assign Tx_Tail = TxOut_Tail;
           	                            
33107      	assign Tx_Vld = TxOut_Vld & PwrOn;
           	                                  
33108      		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           		                                      
33109      			.Clk( Sys_Clk )
           			               
33110      		,	.Clk_ClkS( Sys_Clk_ClkS )
           		 	                         
33111      		,	.Clk_En( Sys_Clk_En )
           		 	                     
33112      		,	.Clk_EnS( Sys_Clk_EnS )
           		 	                       
33113      		,	.Clk_RetRstN( Sys_Clk_RetRstN )
           		 	                               
33114      		,	.Clk_RstN( Sys_Clk_RstN )
           		 	                         
33115      		,	.Clk_Tm( Sys_Clk_Tm )
           		 	                     
33116      		,	.O( Cont )
           		 	          
33117      		,	.Reset( Tx1_Rdy )
           		 	                 
33118      		,	.Set( Tx1_Vld )
           		 	               
33119      		);
           		  
33120      	// synopsys translate_off
           	                         
33121      	// synthesis translate_off
           	                          
33122      	always @( posedge Sys_Clk )
           	                           
33123      		if ( Sys_Clk == 1'b1 )
           		                      
33124      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( Cont & ~ Tx1_Vld ) !== 1'b0 ) begin
           			                                                                        
33125      				dontStop = 0;
           				             
33126      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
33127      				if (!dontStop) begin
           				                    
33128      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Tx.Vld retractation due to bad reg-synchronizer jitter modeling." );
           					                                                                                                                                                     
33129      					$stop;
           					      
33130      				end
           				   
33131      			end
           			   
33132      	// synthesis translate_on
           	                         
33133      	// synopsys translate_on
           	                        
33134      	endmodule
           	         
33135      
           
33136      
           
33137      
           
33138      // FlexNoC version    : 4.7.0
                                        
33139      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33140      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33141      // ExportOption       : /verilog
                                           
33142      
           
33143      `timescale 1ps/1ps
                             
33144      module rsnoc_z_H_R_U_A_M_66382065_D144e0p0 (
                                                       
33145      	Gnt
           	   
33146      ,	Rdy
            	   
33147      ,	Req
            	   
33148      ,	ReqArbIn
            	        
33149      ,	Rx_0_Data
            	         
33150      ,	Rx_0_Head
            	         
33151      ,	Rx_0_Rdy
            	        
33152      ,	Rx_0_Tail
            	         
33153      ,	Rx_0_Vld
            	        
33154      ,	Rx_1_Data
            	         
33155      ,	Rx_1_Head
            	         
33156      ,	Rx_1_Rdy
            	        
33157      ,	Rx_1_Tail
            	         
33158      ,	Rx_1_Vld
            	        
33159      ,	RxLock
            	      
33160      ,	Sys_Clk
            	       
33161      ,	Sys_Clk_ClkS
            	            
33162      ,	Sys_Clk_En
            	          
33163      ,	Sys_Clk_EnS
            	           
33164      ,	Sys_Clk_RetRstN
            	               
33165      ,	Sys_Clk_RstN
            	            
33166      ,	Sys_Clk_Tm
            	          
33167      ,	Sys_Pwr_Idle
            	            
33168      ,	Sys_Pwr_WakeUp
            	              
33169      ,	Tx_Data
            	       
33170      ,	Tx_Head
            	       
33171      ,	Tx_Rdy
            	      
33172      ,	Tx_Tail
            	       
33173      ,	Tx_Vld
            	      
33174      ,	Vld
            	   
33175      );
             
33176      	input  [1:0]   Gnt             ;
           	                                
33177      	output         Rdy             ;
           	                                
33178      	output [1:0]   Req             ;
           	                                
33179      	output [1:0]   ReqArbIn        ;
           	                                
33180      	input  [143:0] Rx_0_Data       ;
           	                                
33181      	input          Rx_0_Head       ;
           	                                
33182      	output         Rx_0_Rdy        ;
           	                                
33183      	input          Rx_0_Tail       ;
           	                                
33184      	input          Rx_0_Vld        ;
           	                                
33185      	input  [143:0] Rx_1_Data       ;
           	                                
33186      	input          Rx_1_Head       ;
           	                                
33187      	output         Rx_1_Rdy        ;
           	                                
33188      	input          Rx_1_Tail       ;
           	                                
33189      	input          Rx_1_Vld        ;
           	                                
33190      	input  [1:0]   RxLock          ;
           	                                
33191      	input          Sys_Clk         ;
           	                                
33192      	input          Sys_Clk_ClkS    ;
           	                                
33193      	input          Sys_Clk_En      ;
           	                                
33194      	input          Sys_Clk_EnS     ;
           	                                
33195      	input          Sys_Clk_RetRstN ;
           	                                
33196      	input          Sys_Clk_RstN    ;
           	                                
33197      	input          Sys_Clk_Tm      ;
           	                                
33198      	output         Sys_Pwr_Idle    ;
           	                                
33199      	output         Sys_Pwr_WakeUp  ;
           	                                
33200      	output [143:0] Tx_Data         ;
           	                                
33201      	output         Tx_Head         ;
           	                                
33202      	input          Tx_Rdy          ;
           	                                
33203      	output         Tx_Tail         ;
           	                                
33204      	output         Tx_Vld          ;
           	                                
33205      	input          Vld             ;
           	                                
33206      	wire         Free             ;
           	                               
33207      	reg  [1:0]   GntReg           ;
           	                               
33208      	wire [143:0] Int_0_Data       ;
           	                               
33209      	wire         Int_0_Head       ;
           	                               
33210      	wire         Int_0_Lock       ;
           	                               
33211      	wire         Int_0_Rdy        ;
           	                               
33212      	wire         Int_0_Tail       ;
           	                               
33213      	wire         Int_0_Vld        ;
           	                               
33214      	wire [143:0] Int_1_Data       ;
           	                               
33215      	wire         Int_1_Head       ;
           	                               
33216      	wire         Int_1_Lock       ;
           	                               
33217      	wire         Int_1_Rdy        ;
           	                               
33218      	wire         Int_1_Tail       ;
           	                               
33219      	wire         Int_1_Vld        ;
           	                               
33220      	wire [1:0]   IntReq           ;
           	                               
33221      	wire         Keep             ;
           	                               
33222      	reg          Lock             ;
           	                               
33223      	wire         LockSel          ;
           	                               
33224      	wire         PwrPipe_0_Idle   ;
           	                               
33225      	wire         PwrPipe_0_WakeUp ;
           	                               
33226      	wire         PwrPipe_1_Idle   ;
           	                               
33227      	wire         PwrPipe_1_WakeUp ;
           	                               
33228      	wire [1:0]   Sel              ;
           	                               
33229      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32228      			RegData_3 <= #1.0 ( RegDataIn );
           			<font color = "green">-1-</font>                                
32229      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
32230      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
32231      			RegData_2 <= #1.0 ( 146'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32269      
           <font color = "green">-1-</font>
32270      
           <font color = "green">==></font>
32271      
           <font color = "red">-2-</font>
32272      // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278981'>
<a name="inst_tag_278981_Line"></a>
<b>Line Coverage for Instance : <a href="mod864.html#inst_tag_278981" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.Mux_usb_axi_m0_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32228</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32269</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
32227                   		else if ( RegWr &amp; WrPtr == 3'b011 )
32228      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
32229      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32230      1/1          		if ( ! Sys_Clk_RstN )
32231      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( 146'b0 );</font>
                        MISSING_ELSE
32232                   		else if ( RegWr &amp; WrPtr == 3'b010 )
32233                   			RegData_2 &lt;= #1.0 ( RegDataIn );
32234                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32235                   		if ( ! Sys_Clk_RstN )
32236                   			RegData_1 &lt;= #1.0 ( 146'b0 );
32237                   		else if ( RegWr &amp; WrPtr == 3'b001 )
32238                   			RegData_1 &lt;= #1.0 ( RegDataIn );
32239                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32240                   		if ( ! Sys_Clk_RstN )
32241                   			RegData_0 &lt;= #1.0 ( 146'b0 );
32242                   		else if ( RegWr &amp; WrPtr == 3'b0 )
32243                   			RegData_0 &lt;= #1.0 ( RegDataIn );
32244                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
32245                   		case ( u_7d1d )
32246                   			3'b101  : RdData_0 = RegData_5 ;
32247                   			3'b100  : RdData_0 = RegData_4 ;
32248                   			3'b011  : RdData_0 = RegData_3 ;
32249                   			3'b010  : RdData_0 = RegData_2 ;
32250                   			3'b001  : RdData_0 = RegData_1 ;
32251                   			3'b0    : RdData_0 = RegData_0 ;
32252                   			default : RdData_0 = 146'b0 ;
32253                   		endcase
32254                   	end
32255                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
32256                   	assign Int_WrCnt = WrCnt;
32257                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
32258                   	assign WrEmpty = RdCntSync == WrCnt;
32259                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
32260                   	assign WakeUp_Rx = Rx_Vld;
32261                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
32262                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
32263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32264                   		if ( ! Sys_Clk_RstN )
32265                   			u_ecd1 &lt;= #1.0 ( 1'b0 );
32266                   		else	u_ecd1 &lt;= #1.0 ( PwrOn );
32267                   	assign WakeUp_Other = WakeUpPwr;
32268                   endmodule
32269      1/1          
32270      1/1          
32271      1/1          
32272      <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_278981_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod864.html#inst_tag_278981" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.Mux_usb_axi_m0_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32092
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278981_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod864.html#inst_tag_278981" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.Mux_usb_axi_m0_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">92</td>
<td class="rt">5</td>
<td class="rt">5.43  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2572</td>
<td class="rt">12</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1286</td>
<td class="rt">7</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1286</td>
<td class="rt">5</td>
<td class="rt">0.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">45</td>
<td class="rt">5</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1394</td>
<td class="rt">12</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">697</td>
<td class="rt">7</td>
<td class="rt">1.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">697</td>
<td class="rt">5</td>
<td class="rt">0.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">47</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1178</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">589</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">589</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278981_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod864.html#inst_tag_278981" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.Mux_usb_axi_m0_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">32092</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">32228</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">32269</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32092      ,	Sys_Clk_Tm
            	          
32093      ,	Sys_Pwr_Idle
            	            
32094      ,	Sys_Pwr_WakeUp
            	              
32095      ,	WakeUp_Other
            	            
32096      ,	WakeUp_Rx
            	         
32097      );
             
32098      	output [145:0] Int_Data              ;
           	                                      
32099      	input  [2:0]   Int_RdCnt             ;
           	                                      
32100      	input  [2:0]   Int_RdPtr             ;
           	                                      
32101      	output         Int_RxCtl_PwrOnRst    ;
           	                                      
32102      	input          Int_RxCtl_PwrOnRstAck ;
           	                                      
32103      	input          Int_TxCtl_PwrOnRst    ;
           	                                      
32104      	output         Int_TxCtl_PwrOnRstAck ;
           	                                      
32105      	output [2:0]   Int_WrCnt             ;
           	                                      
32106      	input  [143:0] Rx_Data               ;
           	                                      
32107      	input          Rx_Head               ;
           	                                      
32108      	output         Rx_Rdy                ;
           	                                      
32109      	input          Rx_Tail               ;
           	                                      
32110      	input          Rx_Vld                ;
           	                                      
32111      	input          Sys_Clk               ;
           	                                      
32112      	input          Sys_Clk_ClkS          ;
           	                                      
32113      	input          Sys_Clk_En            ;
           	                                      
32114      	input          Sys_Clk_EnS           ;
           	                                      
32115      	input          Sys_Clk_RetRstN       ;
           	                                      
32116      	input          Sys_Clk_RstN          ;
           	                                      
32117      	input          Sys_Clk_Tm            ;
           	                                      
32118      	output         Sys_Pwr_Idle          ;
           	                                      
32119      	output         Sys_Pwr_WakeUp        ;
           	                                      
32120      	output         WakeUp_Other          ;
           	                                      
32121      	output         WakeUp_Rx             ;
           	                                      
32122      	wire [2:0]   u_4f0             ;
           	                                
32123      	wire [2:0]   u_7d1d            ;
           	                                
32124      	reg          u_ecd1            ;
           	                                
32125      	wire         Pwr_RstFsm_Idle   ;
           	                                
32126      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32127      	wire         PwrOn             ;
           	                                
32128      	wire         PwrOnRst          ;
           	                                
32129      	wire [2:0]   RdCntBin          ;
           	                                
32130      	wire [2:0]   RdCntSync         ;
           	                                
32131      	reg  [145:0] RdData_0          ;
           	                                
32132      	reg  [145:0] RegData_0         ;
           	                                
32133      	reg  [145:0] RegData_1         ;
           	                                
32134      	reg  [145:0] RegData_2         ;
           	                                
32135      	reg  [145:0] RegData_3         ;
           	                                
32136      	reg  [145:0] RegData_4         ;
           	                                
32137      	reg  [145:0] RegData_5         ;
           	                                
32138      	wire [145:0] RegDataIn         ;
           	                                
32139      	wire         RegWr             ;
           	                                
32140      	wire         RxPwrOnRstAckSync ;
           	                                
32141      	wire         TxPwrOnRstSync    ;
           	                                
32142      	wire         WakeUpPwr         ;
           	                                
32143      	reg  [2:0]   WrCnt             ;
           	                                
32144      	wire [2:0]   WrCntBin          ;
           	                                
32145      	wire         WrEmpty           ;
           	                                
32146      	wire         WrFull            ;
           	                                
32147      	reg  [2:0]   WrPtr             ;
           	                                
32148      	assign u_7d1d = Int_RdPtr;
           	                          
32149      	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	                                                   
32150      	assign u_4f0 = WrCntBin + 3'b001;
           	                                 
32151      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	                                  
32152      		.Clk( Sys_Clk )
           		               
32153      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32154      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32155      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32156      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32157      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32158      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32159      	,	.I( Int_RxCtl_PwrOnRstAck )
           	 	                           
32160      	,	.O( RxPwrOnRstAckSync )
           	 	                       
32161      	);
           	  
32162      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32163      		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
           		                                  
32164      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32165      	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           	 	                                 
32166      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32167      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32168      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32169      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32170      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32171      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32172      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32173      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32174      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32175      	);
           	  
32176      	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           	                                         
32177      	assign WrFull = WrCntBin == RdCntBin + 3'b110;
           	                                              
32178      	assign RegWr = ~ WrFull & Rx_Vld;
           	                                 
32179      	assign Int_Data = RdData_0;
           	                           
32180      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
           	                                  
32181      		.Clk( Sys_Clk )
           		               
32182      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32183      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32184      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32185      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32186      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32187      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32188      	,	.I( Int_TxCtl_PwrOnRst )
           	 	                        
32189      	,	.O( TxPwrOnRstSync )
           	 	                    
32190      	);
           	  
32191      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32192      		if ( ! Sys_Clk_RstN )
           		                     
32193      			WrCnt <= #1.0 ( 3'b0 );
           			                       
32194      		else if ( RegWr | ~ PwrOn )
           		                           
32195      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           			                                                                        
32196      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
           	                                                            
32197      	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
           	                                 
32198      		.Clk( Sys_Clk )
           		               
32199      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32200      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32201      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32202      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32203      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32204      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32205      	,	.I( Int_RdCnt )
           	 	               
32206      	,	.O( RdCntSync )
           	 	               
32207      	);
           	  
32208      	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
           	                                                                  
32209      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32210      		if ( ! Sys_Clk_RstN )
           		                     
32211      			WrPtr <= #1.0 ( 3'b0 );
           			                       
32212      		else if ( RegWr | ~ PwrOn )
           		                           
32213      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           			                                                                                       
32214      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32215      		if ( ! Sys_Clk_RstN )
           		                     
32216      			RegData_5 <= #1.0 ( 146'b0 );
           			                             
32217      		else if ( RegWr & WrPtr == 3'b101 )
           		                                   
32218      			RegData_5 <= #1.0 ( RegDataIn );
           			                                
32219      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32220      		if ( ! Sys_Clk_RstN )
           		                     
32221      			RegData_4 <= #1.0 ( 146'b0 );
           			                             
32222      		else if ( RegWr & WrPtr == 3'b100 )
           		                                   
32223      			RegData_4 <= #1.0 ( RegDataIn );
           			                                
32224      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32225      		if ( ! Sys_Clk_RstN )
           		                     
32226      			RegData_3 <= #1.0 ( 146'b0 );
           			                             
32227      		else if ( RegWr & WrPtr == 3'b011 )
           		                                   
32228      			RegData_3 <= #1.0 ( RegDataIn );
           			                                
32229      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32230      		if ( ! Sys_Clk_RstN )
           		                     
32231      			RegData_2 <= #1.0 ( 146'b0 );
           			                             
32232      		else if ( RegWr & WrPtr == 3'b010 )
           		                                   
32233      			RegData_2 <= #1.0 ( RegDataIn );
           			                                
32234      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32235      		if ( ! Sys_Clk_RstN )
           		                     
32236      			RegData_1 <= #1.0 ( 146'b0 );
           			                             
32237      		else if ( RegWr & WrPtr == 3'b001 )
           		                                   
32238      			RegData_1 <= #1.0 ( RegDataIn );
           			                                
32239      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32240      		if ( ! Sys_Clk_RstN )
           		                     
32241      			RegData_0 <= #1.0 ( 146'b0 );
           			                             
32242      		else if ( RegWr & WrPtr == 3'b0 )
           		                                 
32243      			RegData_0 <= #1.0 ( RegDataIn );
           			                                
32244      	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
           	                                                                                                            
32245      		case ( u_7d1d )
           		               
32246      			3'b101  : RdData_0 = RegData_5 ;
           			                                
32247      			3'b100  : RdData_0 = RegData_4 ;
           			                                
32248      			3'b011  : RdData_0 = RegData_3 ;
           			                                
32249      			3'b010  : RdData_0 = RegData_2 ;
           			                                
32250      			3'b001  : RdData_0 = RegData_1 ;
           			                                
32251      			3'b0    : RdData_0 = RegData_0 ;
           			                                
32252      			default : RdData_0 = 146'b0 ;
           			                             
32253      		endcase
           		       
32254      	end
           	   
32255      	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
           	                                              
32256      	assign Int_WrCnt = WrCnt;
           	                         
32257      	assign Rx_Rdy = ~ WrFull & PwrOn;
           	                                 
32258      	assign WrEmpty = RdCntSync == WrCnt;
           	                                    
32259      	assign Sys_Pwr_Idle = WrEmpty & Pwr_RstFsm_Idle;
           	                                                
32260      	assign WakeUp_Rx = Rx_Vld;
           	                          
32261      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32262      	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
           	                                              
32263      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32264      		if ( ! Sys_Clk_RstN )
           		                     
32265      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32266      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32267      	assign WakeUp_Other = WakeUpPwr;
           	                                
32268      endmodule
                    
32269      
           
32270      
           
32271      
           
32272      // FlexNoC version    : 4.7.0
                                        
32273      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32274      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32275      // ExportOption       : /verilog
                                           
32276      
           
32277      `timescale 1ps/1ps
                             
32278      module rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d (
                                                   
32279      	Int_Data
           	        
32280      ,	Int_RdCnt
            	         
32281      ,	Int_RdPtr
            	         
32282      ,	Int_RxCtl_PwrOnRst
            	                  
32283      ,	Int_RxCtl_PwrOnRstAck
            	                     
32284      ,	Int_TxCtl_PwrOnRst
            	                  
32285      ,	Int_TxCtl_PwrOnRstAck
            	                     
32286      ,	Int_WrCnt
            	         
32287      ,	Rx_Data
            	       
32288      ,	Rx_Head
            	       
32289      ,	Rx_Rdy
            	      
32290      ,	Rx_Tail
            	       
32291      ,	Rx_Vld
            	      
32292      ,	Sys_Clk
            	       
32293      ,	Sys_Clk_ClkS
            	            
32294      ,	Sys_Clk_En
            	          
32295      ,	Sys_Clk_EnS
            	           
32296      ,	Sys_Clk_RetRstN
            	               
32297      ,	Sys_Clk_RstN
            	            
32298      ,	Sys_Clk_Tm
            	          
32299      ,	Sys_Pwr_Idle
            	            
32300      ,	Sys_Pwr_WakeUp
            	              
32301      ,	WakeUp_Other
            	            
32302      ,	WakeUp_Rx
            	         
32303      );
             
32304      	output [109:0] Int_Data              ;
           	                                      
32305      	input  [2:0]   Int_RdCnt             ;
           	                                      
32306      	input  [2:0]   Int_RdPtr             ;
           	                                      
32307      	output         Int_RxCtl_PwrOnRst    ;
           	                                      
32308      	input          Int_RxCtl_PwrOnRstAck ;
           	                                      
32309      	input          Int_TxCtl_PwrOnRst    ;
           	                                      
32310      	output         Int_TxCtl_PwrOnRstAck ;
           	                                      
32311      	output [2:0]   Int_WrCnt             ;
           	                                      
32312      	input  [107:0] Rx_Data               ;
           	                                      
32313      	input          Rx_Head               ;
           	                                      
32314      	output         Rx_Rdy                ;
           	                                      
32315      	input          Rx_Tail               ;
           	                                      
32316      	input          Rx_Vld                ;
           	                                      
32317      	input          Sys_Clk               ;
           	                                      
32318      	input          Sys_Clk_ClkS          ;
           	                                      
32319      	input          Sys_Clk_En            ;
           	                                      
32320      	input          Sys_Clk_EnS           ;
           	                                      
32321      	input          Sys_Clk_RetRstN       ;
           	                                      
32322      	input          Sys_Clk_RstN          ;
           	                                      
32323      	input          Sys_Clk_Tm            ;
           	                                      
32324      	output         Sys_Pwr_Idle          ;
           	                                      
32325      	output         Sys_Pwr_WakeUp        ;
           	                                      
32326      	output         WakeUp_Other          ;
           	                                      
32327      	output         WakeUp_Rx             ;
           	                                      
32328      	wire [2:0]   u_7d1d            ;
           	                                
32329      	reg          u_ecd1            ;
           	                                
32330      	wire [2:0]   u_fbb6            ;
           	                                
32331      	wire         Pwr_RstFsm_Idle   ;
           	                                
32332      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32333      	wire         PwrOn             ;
           	                                
32334      	wire         PwrOnRst          ;
           	                                
32335      	wire [2:0]   RdCntBin          ;
           	                                
32336      	wire [2:0]   RdCntSync         ;
           	                                
32337      	reg  [109:0] RdData_0          ;
           	                                
32338      	reg  [109:0] RegData_0         ;
           	                                
32339      	reg  [109:0] RegData_1         ;
           	                                
32340      	reg  [109:0] RegData_2         ;
           	                                
32341      	reg  [109:0] RegData_3         ;
           	                                
32342      	reg  [109:0] RegData_4         ;
           	                                
32343      	wire [109:0] RegDataIn         ;
           	                                
32344      	wire         RegWr             ;
           	                                
32345      	wire         RxPwrOnRstAckSync ;
           	                                
32346      	wire         TxPwrOnRstSync    ;
           	                                
32347      	wire         WakeUpPwr         ;
           	                                
32348      	reg  [2:0]   WrCnt             ;
           	                                
32349      	wire [2:0]   WrCntBin          ;
           	                                
32350      	wire         WrEmpty           ;
           	                                
32351      	wire         WrFull            ;
           	                                
32352      	reg  [2:0]   WrPtr             ;
           	                                
32353      	assign u_7d1d = Int_RdPtr;
           	                          
32354      	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	                                                   
32355      	assign u_fbb6 = WrCntBin + 3'b001;
           	                                  
32356      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
32357      		.Clk( Sys_Clk )
           		               
32358      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32359      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32360      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32361      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32362      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32363      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32364      	,	.I( Int_RxCtl_PwrOnRstAck )
           	 	                           
32365      	,	.O( RxPwrOnRstAckSync )
           	 	                       
32366      	);
           	  
32367      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32368      		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
           		                                  
32369      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32370      	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           	 	                                 
32371      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32372      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32373      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32374      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32375      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32376      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32377      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32378      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32379      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32380      	);
           	  
32381      	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           	                                         
32382      	assign WrFull = WrCntBin == RdCntBin + 3'b101;
           	                                              
32383      	assign RegWr = ~ WrFull & Rx_Vld;
           	                                 
32384      	assign Int_Data = RdData_0;
           	                           
32385      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
32386      		.Clk( Sys_Clk )
           		               
32387      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32388      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32389      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32390      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32391      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32392      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32393      	,	.I( Int_TxCtl_PwrOnRst )
           	 	                        
32394      	,	.O( TxPwrOnRstSync )
           	 	                    
32395      	);
           	  
32396      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32397      		if ( ! Sys_Clk_RstN )
           		                     
32398      			WrCnt <= #1.0 ( 3'b0 );
           			                       
32399      		else if ( RegWr | ~ PwrOn )
           		                           
32400      			WrCnt <= #1.0 ( ( u_fbb6 ^ { 1'b0 , u_fbb6 [2:1] } ) & { 3 { PwrOn }  } );
           			                                                                          
32401      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
           	                                                            
32402      	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
           	                                 
32403      		.Clk( Sys_Clk )
           		               
32404      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32405      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32406      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32407      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32408      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32409      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32410      	,	.I( Int_RdCnt )
           	 	               
32411      	,	.O( RdCntSync )
           	 	               
32412      	);
           	  
32413      	rsnoc_z_T_C_S_C_L_R_U_A3 uu24( .I( RdCntSync ) , .O( RdCntBin ) );
           	                                                                  
32414      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32415      		if ( ! Sys_Clk_RstN )
           		                     
32416      			WrPtr <= #1.0 ( 3'b0 );
           			                       
32417      		else if ( RegWr | ~ PwrOn )
           		                           
32418      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b100 ) }  } & { 3 { PwrOn }  } );
           			                                                                                       
32419      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32420      		if ( ! Sys_Clk_RstN )
           		                     
32421      			RegData_4 <= #1.0 ( 110'b0 );
           			                             
32422      		else if ( RegWr & WrPtr == 3'b100 )
           		                                   
32423      			RegData_4 <= #1.0 ( RegDataIn );
           			                                
32424      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32425      		if ( ! Sys_Clk_RstN )
           		                     
32426      			RegData_3 <= #1.0 ( 110'b0 );
           			                             
32427      		else if ( RegWr & WrPtr == 3'b011 )
           		                                   
32428      			RegData_3 <= #1.0 ( RegDataIn );
           			                                
32429      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32430      		if ( ! Sys_Clk_RstN )
           		                     
32431      			RegData_2 <= #1.0 ( 110'b0 );
           			                             
32432      		else if ( RegWr & WrPtr == 3'b010 )
           		                                   
32433      			RegData_2 <= #1.0 ( RegDataIn );
           			                                
32434      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32435      		if ( ! Sys_Clk_RstN )
           		                     
32436      			RegData_1 <= #1.0 ( 110'b0 );
           			                             
32437      		else if ( RegWr & WrPtr == 3'b001 )
           		                                   
32438      			RegData_1 <= #1.0 ( RegDataIn );
           			                                
32439      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32440      		if ( ! Sys_Clk_RstN )
           		                     
32441      			RegData_0 <= #1.0 ( 110'b0 );
           			                             
32442      		else if ( RegWr & WrPtr == 3'b0 )
           		                                 
32443      			RegData_0 <= #1.0 ( RegDataIn );
           			                                
32444      	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or u_7d1d ) begin
           	                                                                                              
32445      		case ( u_7d1d )
           		               
32446      			3'b100  : RdData_0 = RegData_4 ;
           			                                
32447      			3'b011  : RdData_0 = RegData_3 ;
           			                                
32448      			3'b010  : RdData_0 = RegData_2 ;
           			                                
32449      			3'b001  : RdData_0 = RegData_1 ;
           			                                
32450      			3'b0    : RdData_0 = RegData_0 ;
           			                                
32451      			default : RdData_0 = 110'b0 ;
           			                             
32452      		endcase
           		       
32453      	end
           	   
32454      	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
           	                                              
32455      	assign Int_WrCnt = WrCnt;
           	                         
32456      	assign Rx_Rdy = ~ WrFull & PwrOn;
           	                                 
32457      	assign WrEmpty = RdCntSync == WrCnt;
           	                                    
32458      	assign Sys_Pwr_Idle = WrEmpty & Pwr_RstFsm_Idle;
           	                                                
32459      	assign WakeUp_Rx = Rx_Vld;
           	                          
32460      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32461      	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
           	                                              
32462      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32463      		if ( ! Sys_Clk_RstN )
           		                     
32464      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32465      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32466      	assign WakeUp_Other = WakeUpPwr;
           	                                
32467      endmodule
                    
32468      
           
32469      
           
32470      
           
32471      // FlexNoC version    : 4.7.0
                                        
32472      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32473      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32474      // ExportOption       : /verilog
                                           
32475      
           
32476      `timescale 1ps/1ps
                             
32477      module rsnoc_z_H_R_U_P_F_6ed51eef_A7074110 (
                                                       
32478      	Rx_Hdr
           	      
32479      ,	Rx_Head
            	       
32480      ,	Rx_Pld
            	      
32481      ,	Rx_Tail
            	       
32482      ,	RxEn
            	    
32483      ,	RxRdy
            	     
32484      ,	RxVld
            	     
32485      ,	Sys_Clk
            	       
32486      ,	Sys_Clk_ClkS
            	            
32487      ,	Sys_Clk_En
            	          
32488      ,	Sys_Clk_EnS
            	           
32489      ,	Sys_Clk_RetRstN
            	               
32490      ,	Sys_Clk_RstN
            	            
32491      ,	Sys_Clk_Tm
            	          
32492      ,	Sys_Pwr_Idle
            	            
32493      ,	Sys_Pwr_WakeUp
            	              
32494      ,	Tx_Hdr
            	      
32495      ,	Tx_Head
            	       
32496      ,	Tx_Pld
            	      
32497      ,	Tx_Tail
            	       
32498      ,	TxRdy
            	     
32499      ,	TxVld
            	     
32500      );
             
32501      	input  [69:0] Rx_Hdr          ;
           	                               
32502      	input         Rx_Head         ;
           	                               
32503      	input  [73:0] Rx_Pld          ;
           	                               
32504      	input         Rx_Tail         ;
           	                               
32505      	input  [4:0]  RxEn            ;
           	                               
32506      	output        RxRdy           ;
           	                               
32507      	input         RxVld           ;
           	                               
32508      	input         Sys_Clk         ;
           	                               
32509      	input         Sys_Clk_ClkS    ;
           	                               
32510      	input         Sys_Clk_En      ;
           	                               
32511      	input         Sys_Clk_EnS     ;
           	                               
32512      	input         Sys_Clk_RetRstN ;
           	                               
32513      	input         Sys_Clk_RstN    ;
           	                               
32514      	input         Sys_Clk_Tm      ;
           	                               
32515      	output        Sys_Pwr_Idle    ;
           	                               
32516      	output        Sys_Pwr_WakeUp  ;
           	                               
32517      	output [69:0] Tx_Hdr          ;
           	                               
32518      	output        Tx_Head         ;
           	                               
32519      	output [73:0] Tx_Pld          ;
           	                               
32520      	output        Tx_Tail         ;
           	                               
32521      	input         TxRdy           ;
           	                               
32522      	output        TxVld           ;
           	                               
32523      	reg         u_2594     ;
           	                        
32524      	reg  [69:0] u_7c15     ;
           	                        
32525      	reg  [73:0] u_ac       ;
           	                        
32526      	reg         u_d95b     ;
           	                        
32527      	wire        CeVld      ;
           	                        
32528      	wire [69:0] RxInt_Hdr  ;
           	                        
32529      	wire        RxInt_Head ;
           	                        
32530      	wire [73:0] RxInt_Pld  ;
           	                        
32531      	wire        RxInt_Tail ;
           	                        
32532      	reg         TxVld      ;
           	                        
32533      	reg         dontStop   ;
           	                        
32534      	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
32535      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32536      		if ( ! Sys_Clk_RstN )
           		                     
32537      			TxVld <= #1.0 ( 1'b0 );
           			                       
32538      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
32539      	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
32540      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
32541      	assign RxInt_Hdr = Rx_Hdr;
           	                          
32542      	assign CeVld = RxVld;
           	                     
32543      	assign Tx_Hdr = u_7c15;
           	                       
32544      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32545      		if ( ! Sys_Clk_RstN )
           		                     
32546      			u_7c15 <= #1.0 ( 70'b0 );
           			                         
32547      		else if ( CeVld & RxRdy & RxEn [4] )
           		                                    
32548      			u_7c15 <= #1.0 ( RxInt_Hdr );
           			                             
32549      	assign RxInt_Head = Rx_Head;
           	                            
32550      	assign Tx_Head = u_2594;
           	                        
32551      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32552      		if ( ! Sys_Clk_RstN )
           		                     
32553      			u_2594 <= #1.0 ( 1'b0 );
           			                        
32554      		else if ( CeVld & RxRdy & RxEn [2] )
           		                                    
32555      			u_2594 <= #1.0 ( RxInt_Head );
           			                              
32556      	assign RxInt_Pld = Rx_Pld;
           	                          
32557      	assign Tx_Pld = u_ac;
           	                     
32558      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32559      		if ( ! Sys_Clk_RstN )
           		                     
32560      			u_ac <= #1.0 ( 74'b0 );
           			                       
32561      		else if ( CeVld & RxRdy & RxEn [3] )
           		                                    
32562      			u_ac <= #1.0 ( RxInt_Pld );
           			                           
32563      	assign RxInt_Tail = Rx_Tail;
           	                            
32564      	assign Tx_Tail = u_d95b;
           	                        
32565      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32566      		if ( ! Sys_Clk_RstN )
           		                     
32567      			u_d95b <= #1.0 ( 1'b0 );
           			                        
32568      		else if ( CeVld & RxRdy & RxEn [1] )
           		                                    
32569      			u_d95b <= #1.0 ( RxInt_Tail );
           			                              
32570      	// synopsys translate_off
           	                         
32571      	// synthesis translate_off
           	                          
32572      	always @( posedge Sys_Clk )
           	                           
32573      		if ( Sys_Clk == 1'b1 )
           		                      
32574      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
32575      				dontStop = 0;
           				             
32576      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
32577      				if (!dontStop) begin
           				                    
32578      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
32579      					$stop;
           					      
32580      				end
           				   
32581      			end
           			   
32582      	// synthesis translate_on
           	                         
32583      	// synopsys translate_on
           	                        
32584      	endmodule
           	         
32585      
           
32586      `timescale 1ps/1ps
                             
32587      module rsnoc_z_H_R_T_P_U_U_d22d8f40 (
                                                
32588      	Rx_Data
           	       
32589      ,	Rx_Head
            	       
32590      ,	Rx_Rdy
            	      
32591      ,	Rx_Tail
            	       
32592      ,	Rx_Vld
            	      
32593      ,	Sys_Clk
            	       
32594      ,	Sys_Clk_ClkS
            	            
32595      ,	Sys_Clk_En
            	          
32596      ,	Sys_Clk_EnS
            	           
32597      ,	Sys_Clk_RetRstN
            	               
32598      ,	Sys_Clk_RstN
            	            
32599      ,	Sys_Clk_Tm
            	          
32600      ,	Sys_Pwr_Idle
            	            
32601      ,	Sys_Pwr_WakeUp
            	              
32602      ,	Tx_Data
            	       
32603      ,	Tx_Head
            	       
32604      ,	Tx_Rdy
            	      
32605      ,	Tx_Tail
            	       
32606      ,	Tx_Vld
            	      
32607      ,	WakeUp_Rx
            	         
32608      );
             
32609      	input  [143:0] Rx_Data         ;
           	                                
32610      	input          Rx_Head         ;
           	                                
32611      	output         Rx_Rdy          ;
           	                                
32612      	input          Rx_Tail         ;
           	                                
32613      	input          Rx_Vld          ;
           	                                
32614      	input          Sys_Clk         ;
           	                                
32615      	input          Sys_Clk_ClkS    ;
           	                                
32616      	input          Sys_Clk_En      ;
           	                                
32617      	input          Sys_Clk_EnS     ;
           	                                
32618      	input          Sys_Clk_RetRstN ;
           	                                
32619      	input          Sys_Clk_RstN    ;
           	                                
32620      	input          Sys_Clk_Tm      ;
           	                                
32621      	output         Sys_Pwr_Idle    ;
           	                                
32622      	output         Sys_Pwr_WakeUp  ;
           	                                
32623      	output [143:0] Tx_Data         ;
           	                                
32624      	output         Tx_Head         ;
           	                                
32625      	input          Tx_Rdy          ;
           	                                
32626      	output         Tx_Tail         ;
           	                                
32627      	output         Tx_Vld          ;
           	                                
32628      	output         WakeUp_Rx       ;
           	                                
32629      	wire [143:0] BypassOut_Data ;
           	                             
32630      	wire         BypassOut_Head ;
           	                             
32631      	wire         BypassOut_Rdy  ;
           	                             
32632      	wire         BypassOut_Tail ;
           	                             
32633      	wire         BypassOut_Vld  ;
           	                             
32634      	wire         LocPwr_WakeUp  ;
           	                             
32635      	wire         Pwr_Idle       ;
           	                             
32636      	wire         Pwr_WakeUp     ;
           	                             
32637      	wire         RxRdy          ;
           	                             
32638      	wire         RxRdyP         ;
           	                             
32639      	wire [143:0] Tx1_Data       ;
           	                             
32640      	wire         Tx1_Head       ;
           	                             
32641      	wire         Tx1_Rdy        ;
           	                             
32642      	wire         Tx1_Tail       ;
           	                             
32643      	wire         Tx1_Vld        ;
           	                             
32644      	wire [69:0]  TxHdr          ;
           	                             
32645      	wire [73:0]  TxPld          ;
           	                             
32646      	assign BypassOut_Rdy = Tx_Rdy;
           	                              
32647      	assign Tx1_Rdy = BypassOut_Rdy;
           	                               
32648      	rsnoc_z_H_R_U_P_F_6ed51eef_A7074110 uf6ed51eef(
           	                                               
32649      		.Rx_Hdr( Rx_Data [143:74] )
           		                           
32650      	,	.Rx_Head( Rx_Head )
           	 	                   
32651      	,	.Rx_Pld( Rx_Data [73:0] )
           	 	                         
32652      	,	.Rx_Tail( Rx_Tail )
           	 	                   
32653      	,	.RxEn( { Rx_Head , 4'b1111 } )
           	 	                              
32654      	,	.RxRdy( RxRdyP )
           	 	                
32655      	,	.RxVld( Rx_Vld )
           	 	                
32656      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32657      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32658      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32659      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32660      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32661      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32662      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32663      	,	.Sys_Pwr_Idle( Pwr_Idle )
           	 	                         
32664      	,	.Sys_Pwr_WakeUp( Pwr_WakeUp )
           	 	                             
32665      	,	.Tx_Hdr( TxHdr )
           	 	                
32666      	,	.Tx_Head( Tx1_Head )
           	 	                    
32667      	,	.Tx_Pld( TxPld )
           	 	                
32668      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
32669      	,	.TxRdy( Tx1_Rdy )
           	 	                 
32670      	,	.TxVld( Tx1_Vld )
           	 	                 
32671      	);
           	  
32672      	assign RxRdy = RxRdyP;
           	                      
32673      	assign Rx_Rdy = RxRdy;
           	                      
32674      	assign Sys_Pwr_Idle = Pwr_Idle;
           	                               
32675      	assign LocPwr_WakeUp = Rx_Vld;
           	                              
32676      	assign Sys_Pwr_WakeUp = Pwr_WakeUp | LocPwr_WakeUp;
           	                                                   
32677      	assign Tx1_Data = { TxHdr , TxPld };
           	                                    
32678      	assign BypassOut_Data = Tx1_Data;
           	                                 
32679      	assign Tx_Data = { BypassOut_Data [143:74] , BypassOut_Data [73:0] };
           	                                                                     
32680      	assign BypassOut_Head = Tx1_Head;
           	                                 
32681      	assign Tx_Head = BypassOut_Head;
           	                                
32682      	assign BypassOut_Tail = Tx1_Tail;
           	                                 
32683      	assign Tx_Tail = BypassOut_Tail;
           	                                
32684      	assign BypassOut_Vld = Tx1_Vld;
           	                               
32685      	assign Tx_Vld = BypassOut_Vld;
           	                              
32686      	assign WakeUp_Rx = Rx_Vld;
           	                          
32687      endmodule
                    
32688      
           
32689      `timescale 1ps/1ps
                             
32690      module rsnoc_z_H_R_T_Aca_U_Tu_8851c2bb (
                                                   
32691      	Int_Data
           	        
32692      ,	Int_RdCnt
            	         
32693      ,	Int_RdPtr
            	         
32694      ,	Int_RxCtl_PwrOnRst
            	                  
32695      ,	Int_RxCtl_PwrOnRstAck
            	                     
32696      ,	Int_TxCtl_PwrOnRst
            	                  
32697      ,	Int_TxCtl_PwrOnRstAck
            	                     
32698      ,	Int_WrCnt
            	         
32699      ,	Sys_Clk
            	       
32700      ,	Sys_Clk_ClkS
            	            
32701      ,	Sys_Clk_En
            	          
32702      ,	Sys_Clk_EnS
            	           
32703      ,	Sys_Clk_RetRstN
            	               
32704      ,	Sys_Clk_RstN
            	            
32705      ,	Sys_Clk_Tm
            	          
32706      ,	Sys_Pwr_Idle
            	            
32707      ,	Sys_Pwr_WakeUp
            	              
32708      ,	Tx_Data
            	       
32709      ,	Tx_Head
            	       
32710      ,	Tx_Rdy
            	      
32711      ,	Tx_Tail
            	       
32712      ,	Tx_Vld
            	      
32713      ,	WakeUp_Other
            	            
32714      );
             
32715      	input  [145:0] Int_Data              ;
           	                                      
32716      	output [2:0]   Int_RdCnt             ;
           	                                      
32717      	output [2:0]   Int_RdPtr             ;
           	                                      
32718      	input          Int_RxCtl_PwrOnRst    ;
           	                                      
32719      	output         Int_RxCtl_PwrOnRstAck ;
           	                                      
32720      	output         Int_TxCtl_PwrOnRst    ;
           	                                      
32721      	input          Int_TxCtl_PwrOnRstAck ;
           	                                      
32722      	input  [2:0]   Int_WrCnt             ;
           	                                      
32723      	input          Sys_Clk               ;
           	                                      
32724      	input          Sys_Clk_ClkS          ;
           	                                      
32725      	input          Sys_Clk_En            ;
           	                                      
32726      	input          Sys_Clk_EnS           ;
           	                                      
32727      	input          Sys_Clk_RetRstN       ;
           	                                      
32728      	input          Sys_Clk_RstN          ;
           	                                      
32729      	input          Sys_Clk_Tm            ;
           	                                      
32730      	output         Sys_Pwr_Idle          ;
           	                                      
32731      	output         Sys_Pwr_WakeUp        ;
           	                                      
32732      	output [143:0] Tx_Data               ;
           	                                      
32733      	output         Tx_Head               ;
           	                                      
32734      	input          Tx_Rdy                ;
           	                                      
32735      	output         Tx_Tail               ;
           	                                      
32736      	output         Tx_Vld                ;
           	                                      
32737      	output         WakeUp_Other          ;
           	                                      
32738      	wire [2:0]   u_16f8            ;
           	                                
32739      	wire [2:0]   u_e942            ;
           	                                
32740      	reg          u_ecd1            ;
           	                                
32741      	wire         Cont              ;
           	                                
32742      	wire [145:0] DataSync          ;
           	                                
32743      	wire [145:0] MuxDataOut        ;
           	                                
32744      	wire         PipePwr_Idle      ;
           	                                
32745      	wire         PipePwr_WakeUp    ;
           	                                
32746      	wire [2:0]   PrvRdCnt          ;
           	                                
32747      	wire         Pwr_RstFsm_Idle   ;
           	                                
32748      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32749      	wire         PwrOn             ;
           	                                
32750      	wire         PwrOnRst          ;
           	                                
32751      	reg  [2:0]   RdCnt             ;
           	                                
32752      	wire         RdEmpty           ;
           	                                
32753      	reg  [2:0]   RdPtr_0           ;
           	                                
32754      	wire         RegRd             ;
           	                                
32755      	wire         RxPwrOnRstSync1   ;
           	                                
32756      	wire [143:0] Tx1_Data          ;
           	                                
32757      	wire         Tx1_Head          ;
           	                                
32758      	wire         Tx1_Rdy           ;
           	                                
32759      	wire         Tx1_Tail          ;
           	                                
32760      	wire         Tx1_Vld           ;
           	                                
32761      	wire [143:0] TxOut_Data        ;
           	                                
32762      	wire         TxOut_Head        ;
           	                                
32763      	wire         TxOut_Rdy         ;
           	                                
32764      	wire         TxOut_Tail        ;
           	                                
32765      	wire         TxOut_Vld         ;
           	                                
32766      	wire         TxPwrOnRstAckSync ;
           	                                
32767      	wire         WakeUpInt         ;
           	                                
32768      	wire         WakeUpPwr         ;
           	                                
32769      	wire [2:0]   WrCnt1            ;
           	                                
32770      	wire [2:0]   WrCntSync         ;
           	                                
32771      	reg          dontStop          ;
           	                                
32772      	assign u_e942 = u_16f8 + 3'b001;
           	                                
32773      	assign PrvRdCnt = u_e942 ^ { 1'b0 , u_e942 [2:1] };
           	                                                   
32774      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
32775      		.Clk( Sys_Clk )
           		               
32776      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32777      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32778      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32779      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32780      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32781      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32782      	,	.I( Int_TxCtl_PwrOnRstAck )
           	 	                           
32783      	,	.O( TxPwrOnRstAckSync )
           	 	                       
32784      	);
           	  
32785      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
32786      		.ExtPwrOnRst( Int_TxCtl_PwrOnRst )
           		                                  
32787      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
32788      	,	.PwrOnRstAck( TxPwrOnRstAckSync )
           	 	                                 
32789      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32790      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32791      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32792      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32793      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32794      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32795      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32796      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
32797      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
32798      	);
           	  
32799      	assign PwrOn = RxPwrOnRstSync1 & PwrOnRst;
           	                                          
32800      	assign WrCnt1 = WrCntSync;
           	                          
32801      	assign RdEmpty = RdCnt == WrCnt1;
           	                                 
32802      	assign Tx1_Vld = ~ RdEmpty & PwrOn;
           	                                   
32803      	assign DataSync = Int_Data;
           	                           
32804      	assign MuxDataOut = DataSync;
           	                             
32805      	assign Tx1_Data = MuxDataOut [143:0];
           	                                     
32806      	assign Tx1_Head = MuxDataOut [145];
           	                                   
32807      	assign Tx1_Tail = MuxDataOut [144];
           	                                   
32808      	assign TxOut_Rdy = Tx_Rdy | ~ PwrOn;
           	                                    
32809      	rsnoc_z_H_R_T_P_U_U_d22d8f40 Ofp(
           	                                 
32810      		.Rx_Data( Tx1_Data )
           		                    
32811      	,	.Rx_Head( Tx1_Head )
           	 	                    
32812      	,	.Rx_Rdy( Tx1_Rdy )
           	 	                  
32813      	,	.Rx_Tail( Tx1_Tail )
           	 	                    
32814      	,	.Rx_Vld( Tx1_Vld )
           	 	                  
32815      	,	.Sys_Clk( Sys_Clk )
           	 	                   
32816      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
32817      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
32818      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
32819      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
32820      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
32821      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
32822      	,	.Sys_Pwr_Idle( PipePwr_Idle )
           	 	                             
32823      	,	.Sys_Pwr_WakeUp( PipePwr_WakeUp )
           	 	                                 
32824      	,	.Tx_Data( TxOut_Data )
           	 	                      
32825      	,	.Tx_Head( TxOut_Head )
           	 	                      
32826      	,	.Tx_Rdy( TxOut_Rdy )
           	 	                    
32827      	,	.Tx_Tail( TxOut_Tail )
           	 	                      
32828      	,	.Tx_Vld( TxOut_Vld )
           	 	                    
32829      	,	.WakeUp_Rx( )
           	 	             
32830      	);
           	  
32831      	assign RegRd = Tx1_Vld & Tx1_Rdy;
           	                                 
32832      	assign Int_RdCnt = RdCnt;
           	                         
32833      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( Int_RdCnt ) , .O( u_16f8 ) );
           	                                                              
32834      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
32835      		.Clk( Sys_Clk )
           		               
32836      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32837      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32838      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32839      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32840      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32841      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32842      	,	.I( Int_RxCtl_PwrOnRst )
           	 	                        
32843      	,	.O( RxPwrOnRstSync1 )
           	 	                     
32844      	);
           	  
32845      	rsnoc_z_T_C_S_C_L_R_Rs_V0_3 urs(
           	                                
32846      		.Clk( Sys_Clk )
           		               
32847      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
32848      	,	.Clk_En( Sys_Clk_En )
           	 	                     
32849      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
32850      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
32851      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
32852      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
32853      	,	.I( Int_WrCnt )
           	 	               
32854      	,	.O( WrCntSync )
           	 	               
32855      	);
           	  
32856      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32857      		if ( ! Sys_Clk_RstN )
           		                     
32858      			RdCnt <= #1.0 ( 3'b0 );
           			                       
32859      		else if ( RegRd | ~ PwrOn )
           		                           
32860      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           			                                              
32861      	assign Int_RdPtr = RdPtr_0;
           	                           
32862      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32863      		if ( ! Sys_Clk_RstN )
           		                     
32864      			RdPtr_0 <= #1.0 ( 3'b0 );
           			                         
32865      		else if ( RegRd | ~ PwrOn )
           		                           
32866      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           			                                                                                             
32867      	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
           	                                               
32868      	assign Sys_Pwr_Idle = RdEmpty & Pwr_RstFsm_Idle & PipePwr_Idle;
           	                                                               
32869      	assign WakeUpInt = ~ RdEmpty;
           	                             
32870      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
32871      	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
           	                                            
32872      	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
           	                                                                          
32873      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
32874      		if ( ! Sys_Clk_RstN )
           		                     
32875      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
32876      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
32877      	assign Tx_Data = TxOut_Data;
           	                            
32878      	assign Tx_Head = TxOut_Head;
           	                            
32879      	assign Tx_Tail = TxOut_Tail;
           	                            
32880      	assign Tx_Vld = TxOut_Vld & PwrOn;
           	                                  
32881      		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           		                                      
32882      			.Clk( Sys_Clk )
           			               
32883      		,	.Clk_ClkS( Sys_Clk_ClkS )
           		 	                         
32884      		,	.Clk_En( Sys_Clk_En )
           		 	                     
32885      		,	.Clk_EnS( Sys_Clk_EnS )
           		 	                       
32886      		,	.Clk_RetRstN( Sys_Clk_RetRstN )
           		 	                               
32887      		,	.Clk_RstN( Sys_Clk_RstN )
           		 	                         
32888      		,	.Clk_Tm( Sys_Clk_Tm )
           		 	                     
32889      		,	.O( Cont )
           		 	          
32890      		,	.Reset( Tx1_Rdy )
           		 	                 
32891      		,	.Set( Tx1_Vld )
           		 	               
32892      		);
           		  
32893      	// synopsys translate_off
           	                         
32894      	// synthesis translate_off
           	                          
32895      	always @( posedge Sys_Clk )
           	                           
32896      		if ( Sys_Clk == 1'b1 )
           		                      
32897      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( Cont & ~ Tx1_Vld ) !== 1'b0 ) begin
           			                                                                        
32898      				dontStop = 0;
           				             
32899      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
32900      				if (!dontStop) begin
           				                    
32901      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Tx.Vld retractation due to bad reg-synchronizer jitter modeling." );
           					                                                                                                                                                     
32902      					$stop;
           					      
32903      				end
           				   
32904      			end
           			   
32905      	// synthesis translate_on
           	                         
32906      	// synopsys translate_on
           	                        
32907      	endmodule
           	         
32908      
           
32909      
           
32910      
           
32911      // FlexNoC version    : 4.7.0
                                        
32912      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
32913      // Exported Structure : /Specification.Architecture.Structure
                                                                        
32914      // ExportOption       : /verilog
                                           
32915      
           
32916      `timescale 1ps/1ps
                             
32917      module rsnoc_z_H_R_T_Aca_U_Tu_56a75c7d (
                                                   
32918      	Int_Data
           	        
32919      ,	Int_RdCnt
            	         
32920      ,	Int_RdPtr
            	         
32921      ,	Int_RxCtl_PwrOnRst
            	                  
32922      ,	Int_RxCtl_PwrOnRstAck
            	                     
32923      ,	Int_TxCtl_PwrOnRst
            	                  
32924      ,	Int_TxCtl_PwrOnRstAck
            	                     
32925      ,	Int_WrCnt
            	         
32926      ,	Sys_Clk
            	       
32927      ,	Sys_Clk_ClkS
            	            
32928      ,	Sys_Clk_En
            	          
32929      ,	Sys_Clk_EnS
            	           
32930      ,	Sys_Clk_RetRstN
            	               
32931      ,	Sys_Clk_RstN
            	            
32932      ,	Sys_Clk_Tm
            	          
32933      ,	Sys_Pwr_Idle
            	            
32934      ,	Sys_Pwr_WakeUp
            	              
32935      ,	Tx_Data
            	       
32936      ,	Tx_Head
            	       
32937      ,	Tx_Rdy
            	      
32938      ,	Tx_Tail
            	       
32939      ,	Tx_Vld
            	      
32940      ,	WakeUp_Other
            	            
32941      );
             
32942      	input  [109:0] Int_Data              ;
           	                                      
32943      	output [2:0]   Int_RdCnt             ;
           	                                      
32944      	output [2:0]   Int_RdPtr             ;
           	                                      
32945      	input          Int_RxCtl_PwrOnRst    ;
           	                                      
32946      	output         Int_RxCtl_PwrOnRstAck ;
           	                                      
32947      	output         Int_TxCtl_PwrOnRst    ;
           	                                      
32948      	input          Int_TxCtl_PwrOnRstAck ;
           	                                      
32949      	input  [2:0]   Int_WrCnt             ;
           	                                      
32950      	input          Sys_Clk               ;
           	                                      
32951      	input          Sys_Clk_ClkS          ;
           	                                      
32952      	input          Sys_Clk_En            ;
           	                                      
32953      	input          Sys_Clk_EnS           ;
           	                                      
32954      	input          Sys_Clk_RetRstN       ;
           	                                      
32955      	input          Sys_Clk_RstN          ;
           	                                      
32956      	input          Sys_Clk_Tm            ;
           	                                      
32957      	output         Sys_Pwr_Idle          ;
           	                                      
32958      	output         Sys_Pwr_WakeUp        ;
           	                                      
32959      	output [107:0] Tx_Data               ;
           	                                      
32960      	output         Tx_Head               ;
           	                                      
32961      	input          Tx_Rdy                ;
           	                                      
32962      	output         Tx_Tail               ;
           	                                      
32963      	output         Tx_Vld                ;
           	                                      
32964      	output         WakeUp_Other          ;
           	                                      
32965      	wire [2:0]   u_16f8            ;
           	                                
32966      	wire [2:0]   u_e942            ;
           	                                
32967      	reg          u_ecd1            ;
           	                                
32968      	wire         Cont              ;
           	                                
32969      	wire [109:0] DataSync          ;
           	                                
32970      	wire [109:0] MuxDataOut        ;
           	                                
32971      	wire         PipePwr_Idle      ;
           	                                
32972      	wire         PipePwr_WakeUp    ;
           	                                
32973      	wire [2:0]   PrvRdCnt          ;
           	                                
32974      	wire         Pwr_RstFsm_Idle   ;
           	                                
32975      	wire         Pwr_RstFsm_WakeUp ;
           	                                
32976      	wire         PwrOn             ;
           	                                
32977      	wire         PwrOnRst          ;
           	                                
32978      	reg  [2:0]   RdCnt             ;
           	                                
32979      	wire         RdEmpty           ;
           	                                
32980      	reg  [2:0]   RdPtr_0           ;
           	                                
32981      	wire         RegRd             ;
           	                                
32982      	wire         RxPwrOnRstSync1   ;
           	                                
32983      	wire [107:0] Tx1_Data          ;
           	                                
32984      	wire         Tx1_Head          ;
           	                                
32985      	wire         Tx1_Rdy           ;
           	                                
32986      	wire         Tx1_Tail          ;
           	                                
32987      	wire         Tx1_Vld           ;
           	                                
32988      	wire [107:0] TxOut_Data        ;
           	                                
32989      	wire         TxOut_Head        ;
           	                                
32990      	wire         TxOut_Rdy         ;
           	                                
32991      	wire         TxOut_Tail        ;
           	                                
32992      	wire         TxOut_Vld         ;
           	                                
32993      	wire         TxPwrOnRstAckSync ;
           	                                
32994      	wire         WakeUpInt         ;
           	                                
32995      	wire         WakeUpPwr         ;
           	                                
32996      	wire [2:0]   WrCnt1            ;
           	                                
32997      	wire [2:0]   WrCntSync         ;
           	                                
32998      	reg          dontStop          ;
           	                                
32999      	assign u_e942 = u_16f8 + 3'b001;
           	                                
33000      	assign PrvRdCnt = u_e942 ^ { 1'b0 , u_e942 [2:1] };
           	                                                   
33001      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs42(
           	                                  
33002      		.Clk( Sys_Clk )
           		               
33003      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33004      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33005      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33006      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33007      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33008      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33009      	,	.I( Int_TxCtl_PwrOnRstAck )
           	 	                           
33010      	,	.O( TxPwrOnRstAckSync )
           	 	                       
33011      	);
           	  
33012      	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           	                                    
33013      		.ExtPwrOnRst( Int_TxCtl_PwrOnRst )
           		                                  
33014      	,	.LclPwrOnRst( PwrOnRst )
           	 	                        
33015      	,	.PwrOnRstAck( TxPwrOnRstAckSync )
           	 	                                 
33016      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33017      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33018      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33019      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33020      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33021      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33022      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33023      	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           	 	                                
33024      	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           	 	                                    
33025      	);
           	  
33026      	assign PwrOn = RxPwrOnRstSync1 & PwrOnRst;
           	                                          
33027      	assign WrCnt1 = WrCntSync;
           	                          
33028      	assign RdEmpty = RdCnt == WrCnt1;
           	                                 
33029      	assign Tx1_Vld = ~ RdEmpty & PwrOn;
           	                                   
33030      	assign DataSync = Int_Data;
           	                           
33031      	assign MuxDataOut = DataSync;
           	                             
33032      	assign Tx1_Data = MuxDataOut [107:0];
           	                                     
33033      	assign Tx1_Head = MuxDataOut [109];
           	                                   
33034      	assign Tx1_Tail = MuxDataOut [108];
           	                                   
33035      	assign TxOut_Rdy = Tx_Rdy | ~ PwrOn;
           	                                    
33036      	rsnoc_z_H_R_T_P_U_U_425d9623 Ofp(
           	                                 
33037      		.Rx_Data( Tx1_Data )
           		                    
33038      	,	.Rx_Head( Tx1_Head )
           	 	                    
33039      	,	.Rx_Rdy( Tx1_Rdy )
           	 	                  
33040      	,	.Rx_Tail( Tx1_Tail )
           	 	                    
33041      	,	.Rx_Vld( Tx1_Vld )
           	 	                  
33042      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33043      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33044      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33045      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33046      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33047      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33048      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33049      	,	.Sys_Pwr_Idle( PipePwr_Idle )
           	 	                             
33050      	,	.Sys_Pwr_WakeUp( PipePwr_WakeUp )
           	 	                                 
33051      	,	.Tx_Data( TxOut_Data )
           	 	                      
33052      	,	.Tx_Head( TxOut_Head )
           	 	                      
33053      	,	.Tx_Rdy( TxOut_Rdy )
           	 	                    
33054      	,	.Tx_Tail( TxOut_Tail )
           	 	                      
33055      	,	.Tx_Vld( TxOut_Vld )
           	 	                    
33056      	,	.WakeUp_Rx( )
           	 	             
33057      	);
           	  
33058      	assign RegRd = Tx1_Vld & Tx1_Rdy;
           	                                 
33059      	assign Int_RdCnt = RdCnt;
           	                         
33060      	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( Int_RdCnt ) , .O( u_16f8 ) );
           	                                                              
33061      	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs41(
           	                                  
33062      		.Clk( Sys_Clk )
           		               
33063      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33064      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33065      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33066      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33067      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33068      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33069      	,	.I( Int_RxCtl_PwrOnRst )
           	 	                        
33070      	,	.O( RxPwrOnRstSync1 )
           	 	                     
33071      	);
           	  
33072      	rsnoc_z_T_C_S_C_L_R_Rs_V0_3 urs(
           	                                
33073      		.Clk( Sys_Clk )
           		               
33074      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
33075      	,	.Clk_En( Sys_Clk_En )
           	 	                     
33076      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
33077      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
33078      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
33079      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
33080      	,	.I( Int_WrCnt )
           	 	               
33081      	,	.O( WrCntSync )
           	 	               
33082      	);
           	  
33083      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33084      		if ( ! Sys_Clk_RstN )
           		                     
33085      			RdCnt <= #1.0 ( 3'b0 );
           			                       
33086      		else if ( RegRd | ~ PwrOn )
           		                           
33087      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           			                                              
33088      	assign Int_RdPtr = RdPtr_0;
           	                           
33089      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33090      		if ( ! Sys_Clk_RstN )
           		                     
33091      			RdPtr_0 <= #1.0 ( 3'b0 );
           			                         
33092      		else if ( RegRd | ~ PwrOn )
           		                           
33093      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b100 ) }  } & { 3 { PwrOn }  } );
           			                                                                                             
33094      	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
           	                                               
33095      	assign Sys_Pwr_Idle = RdEmpty & Pwr_RstFsm_Idle & PipePwr_Idle;
           	                                                               
33096      	assign WakeUpInt = ~ RdEmpty;
           	                             
33097      	assign WakeUpPwr = PwrOn ^ u_ecd1;
           	                                  
33098      	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
           	                                            
33099      	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
           	                                                                          
33100      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
33101      		if ( ! Sys_Clk_RstN )
           		                     
33102      			u_ecd1 <= #1.0 ( 1'b0 );
           			                        
33103      		else	u_ecd1 <= #1.0 ( PwrOn );
           		    	                         
33104      	assign Tx_Data = TxOut_Data;
           	                            
33105      	assign Tx_Head = TxOut_Head;
           	                            
33106      	assign Tx_Tail = TxOut_Tail;
           	                            
33107      	assign Tx_Vld = TxOut_Vld & PwrOn;
           	                                  
33108      		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           		                                      
33109      			.Clk( Sys_Clk )
           			               
33110      		,	.Clk_ClkS( Sys_Clk_ClkS )
           		 	                         
33111      		,	.Clk_En( Sys_Clk_En )
           		 	                     
33112      		,	.Clk_EnS( Sys_Clk_EnS )
           		 	                       
33113      		,	.Clk_RetRstN( Sys_Clk_RetRstN )
           		 	                               
33114      		,	.Clk_RstN( Sys_Clk_RstN )
           		 	                         
33115      		,	.Clk_Tm( Sys_Clk_Tm )
           		 	                     
33116      		,	.O( Cont )
           		 	          
33117      		,	.Reset( Tx1_Rdy )
           		 	                 
33118      		,	.Set( Tx1_Vld )
           		 	               
33119      		);
           		  
33120      	// synopsys translate_off
           	                         
33121      	// synthesis translate_off
           	                          
33122      	always @( posedge Sys_Clk )
           	                           
33123      		if ( Sys_Clk == 1'b1 )
           		                      
33124      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( Cont & ~ Tx1_Vld ) !== 1'b0 ) begin
           			                                                                        
33125      				dontStop = 0;
           				             
33126      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
33127      				if (!dontStop) begin
           				                    
33128      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Tx.Vld retractation due to bad reg-synchronizer jitter modeling." );
           					                                                                                                                                                     
33129      					$stop;
           					      
33130      				end
           				   
33131      			end
           			   
33132      	// synthesis translate_on
           	                         
33133      	// synopsys translate_on
           	                        
33134      	endmodule
           	         
33135      
           
33136      
           
33137      
           
33138      // FlexNoC version    : 4.7.0
                                        
33139      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33140      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33141      // ExportOption       : /verilog
                                           
33142      
           
33143      `timescale 1ps/1ps
                             
33144      module rsnoc_z_H_R_U_A_M_66382065_D144e0p0 (
                                                       
33145      	Gnt
           	   
33146      ,	Rdy
            	   
33147      ,	Req
            	   
33148      ,	ReqArbIn
            	        
33149      ,	Rx_0_Data
            	         
33150      ,	Rx_0_Head
            	         
33151      ,	Rx_0_Rdy
            	        
33152      ,	Rx_0_Tail
            	         
33153      ,	Rx_0_Vld
            	        
33154      ,	Rx_1_Data
            	         
33155      ,	Rx_1_Head
            	         
33156      ,	Rx_1_Rdy
            	        
33157      ,	Rx_1_Tail
            	         
33158      ,	Rx_1_Vld
            	        
33159      ,	RxLock
            	      
33160      ,	Sys_Clk
            	       
33161      ,	Sys_Clk_ClkS
            	            
33162      ,	Sys_Clk_En
            	          
33163      ,	Sys_Clk_EnS
            	           
33164      ,	Sys_Clk_RetRstN
            	               
33165      ,	Sys_Clk_RstN
            	            
33166      ,	Sys_Clk_Tm
            	          
33167      ,	Sys_Pwr_Idle
            	            
33168      ,	Sys_Pwr_WakeUp
            	              
33169      ,	Tx_Data
            	       
33170      ,	Tx_Head
            	       
33171      ,	Tx_Rdy
            	      
33172      ,	Tx_Tail
            	       
33173      ,	Tx_Vld
            	      
33174      ,	Vld
            	   
33175      );
             
33176      	input  [1:0]   Gnt             ;
           	                                
33177      	output         Rdy             ;
           	                                
33178      	output [1:0]   Req             ;
           	                                
33179      	output [1:0]   ReqArbIn        ;
           	                                
33180      	input  [143:0] Rx_0_Data       ;
           	                                
33181      	input          Rx_0_Head       ;
           	                                
33182      	output         Rx_0_Rdy        ;
           	                                
33183      	input          Rx_0_Tail       ;
           	                                
33184      	input          Rx_0_Vld        ;
           	                                
33185      	input  [143:0] Rx_1_Data       ;
           	                                
33186      	input          Rx_1_Head       ;
           	                                
33187      	output         Rx_1_Rdy        ;
           	                                
33188      	input          Rx_1_Tail       ;
           	                                
33189      	input          Rx_1_Vld        ;
           	                                
33190      	input  [1:0]   RxLock          ;
           	                                
33191      	input          Sys_Clk         ;
           	                                
33192      	input          Sys_Clk_ClkS    ;
           	                                
33193      	input          Sys_Clk_En      ;
           	                                
33194      	input          Sys_Clk_EnS     ;
           	                                
33195      	input          Sys_Clk_RetRstN ;
           	                                
33196      	input          Sys_Clk_RstN    ;
           	                                
33197      	input          Sys_Clk_Tm      ;
           	                                
33198      	output         Sys_Pwr_Idle    ;
           	                                
33199      	output         Sys_Pwr_WakeUp  ;
           	                                
33200      	output [143:0] Tx_Data         ;
           	                                
33201      	output         Tx_Head         ;
           	                                
33202      	input          Tx_Rdy          ;
           	                                
33203      	output         Tx_Tail         ;
           	                                
33204      	output         Tx_Vld          ;
           	                                
33205      	input          Vld             ;
           	                                
33206      	wire         Free             ;
           	                               
33207      	reg  [1:0]   GntReg           ;
           	                               
33208      	wire [143:0] Int_0_Data       ;
           	                               
33209      	wire         Int_0_Head       ;
           	                               
33210      	wire         Int_0_Lock       ;
           	                               
33211      	wire         Int_0_Rdy        ;
           	                               
33212      	wire         Int_0_Tail       ;
           	                               
33213      	wire         Int_0_Vld        ;
           	                               
33214      	wire [143:0] Int_1_Data       ;
           	                               
33215      	wire         Int_1_Head       ;
           	                               
33216      	wire         Int_1_Lock       ;
           	                               
33217      	wire         Int_1_Rdy        ;
           	                               
33218      	wire         Int_1_Tail       ;
           	                               
33219      	wire         Int_1_Vld        ;
           	                               
33220      	wire [1:0]   IntReq           ;
           	                               
33221      	wire         Keep             ;
           	                               
33222      	reg          Lock             ;
           	                               
33223      	wire         LockSel          ;
           	                               
33224      	wire         PwrPipe_0_Idle   ;
           	                               
33225      	wire         PwrPipe_0_WakeUp ;
           	                               
33226      	wire         PwrPipe_1_Idle   ;
           	                               
33227      	wire         PwrPipe_1_WakeUp ;
           	                               
33228      	wire [1:0]   Sel              ;
           	                               
33229      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32228      			RegData_3 <= #1.0 ( RegDataIn );
           			<font color = "green">-1-</font>                                
32229      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
32230      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
32231      			RegData_2 <= #1.0 ( 146'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32269      
           <font color = "green">-1-</font>
32270      
           <font color = "green">==></font>
32271      
           <font color = "red">-2-</font>
32272      // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_278980">
    <li>
      <a href="#inst_tag_278980_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278980_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278980_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278980_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_278981">
    <li>
      <a href="#inst_tag_278981_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278981_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278981_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278981_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_A_M_2c157cd9_D107e0p0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
