{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595198377511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595198377511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 19:39:37 2020 " "Processing started: Sun Jul 19 19:39:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595198377511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1595198377511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1595198377511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1595198380462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1595198380462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter/Counter.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198402267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198402267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198402313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198402313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder/Adder.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198402358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198402358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acc " "Found entity 1: Acc" {  } { { "ACC/Acc.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/ACC/Acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198402410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198402410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198402456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198402456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_TB " "Found entity 1: Multiplicador_TB" {  } { { "Multiplicador_TB.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198402511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198402511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplicador " "Elaborating entity \"Multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1595198402696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control " "Elaborating entity \"Control\" for hierarchy \"Control:Control\"" {  } { { "Multiplicador.v" "Control" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198402732 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_atual Control.v(50) " "Verilog HDL Always Construct warning at Control.v(50): variable \"estado_atual\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1595198402763 "|Multiplicador|Control:Control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "St Control.v(52) " "Verilog HDL Always Construct warning at Control.v(52): variable \"St\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1595198402763 "|Multiplicador|Control:Control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Control.v(70) " "Verilog HDL Always Construct warning at Control.v(70): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1595198402763 "|Multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595198402763 "|Multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Load Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Load\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595198402764 "|Multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Idle Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Idle\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595198402764 "|Multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rst Control.v(6) " "Output port \"rst\" at Control.v(6) has no driver" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1595198402764 "|Multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Idle Control.v(48) " "Inferred latch for \"Idle\" at Control.v(48)" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595198402764 "|Multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Load Control.v(48) " "Inferred latch for \"Load\" at Control.v(48)" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595198402764 "|Multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done Control.v(48) " "Inferred latch for \"Done\" at Control.v(48)" {  } { { "Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595198402764 "|Multiplicador|Control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:Counter " "Elaborating entity \"Counter\" for hierarchy \"Counter:Counter\"" {  } { { "Multiplicador.v" "Counter" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198402771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:Adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:Adder\"" {  } { { "Multiplicador.v" "Adder" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198402796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acc Acc:Acc " "Elaborating entity \"Acc\" for hierarchy \"Acc:Acc\"" {  } { { "Multiplicador.v" "Acc" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198402935 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1595198403446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595198403571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 19:40:03 2020 " "Processing ended: Sun Jul 19 19:40:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595198403571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595198403571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595198403571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595198403571 ""}
