

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:32:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.653 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      417|      417|  1.668 us|  1.668 us|  418|  418|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |      415|      415|        17|          1|          1|   400|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      167|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|      196|      173|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      128|    -|
|Register             |        -|     -|      464|      192|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      660|      660|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U3  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  33|    0|
    |mul_5ns_7ns_11_1_1_U4  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  33|    0|
    |mux_22_5_1_1_U5        |mux_22_5_1_1        |        0|   0|   0|   9|    0|
    |urem_5ns_5ns_5_9_1_U1  |urem_5ns_5ns_5_9_1  |        0|   0|  98|  49|    0|
    |urem_5ns_5ns_5_9_1_U2  |urem_5ns_5ns_5_9_1  |        0|   0|  98|  49|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |Total                  |                    |        0|   0| 196| 173|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_5s_12s_12_4_1_U6  |mac_muladd_5ns_5s_12s_12_4_1  |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U7       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_252_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln23_fu_198_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln24_fu_233_p2         |         +|   0|  0|  12|           5|           1|
    |sub_ln1559_1_fu_405_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln1559_fu_373_p2       |         -|   0|  0|  32|           1|          25|
    |ap_condition_318           |       and|   0|  0|   2|           1|           1|
    |ap_condition_320           |       and|   0|  0|   2|           1|           1|
    |ap_condition_569           |       and|   0|  0|   2|           1|           1|
    |ap_condition_572           |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_192_p2        |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln24_fu_207_p2        |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln25_fu_343_p2        |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln27_fu_227_p2        |      icmp|   0|  0|   9|           5|           5|
    |grp_fu_426_p2              |    select|   0|  0|  12|           1|           1|
    |select_ln1559_1_fu_411_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1559_fu_398_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln21_1_fu_258_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln21_fu_213_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 167|          55|          78|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |B_0_address0                          |  14|          3|    4|         12|
    |B_0_d0                                |  14|          3|    6|         18|
    |B_1_address0                          |  14|          3|    4|         12|
    |B_1_d0                                |  14|          3|    6|         18|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_V_1_load         |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_96                               |   9|          2|    5|         10|
    |indvar_flatten_fu_100                 |   9|          2|    9|         18|
    |j_fu_92                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 128|         28|   67|        154|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc_V_1_fu_88                      |  12|   0|   12|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_96                            |   5|   0|    5|          0|
    |icmp_ln24_reg_476                  |   1|   0|    1|          0|
    |icmp_ln27_reg_489                  |   1|   0|    1|          0|
    |indvar_flatten_fu_100              |   9|   0|    9|          0|
    |j_fu_92                            |   5|   0|    5|          0|
    |select_ln1559_1_reg_542            |   6|   0|    6|          0|
    |select_ln21_reg_481                |   5|   0|    5|          0|
    |tmp_1_reg_502                      |   1|   0|    1|          0|
    |tmp_3_reg_536                      |   1|   0|    1|          0|
    |trunc_ln21_reg_498                 |   1|   0|    1|          0|
    |icmp_ln24_reg_476                  |  64|  32|    1|          0|
    |icmp_ln27_reg_489                  |  64|  32|    1|          0|
    |select_ln21_reg_481                |  64|  32|    5|          0|
    |tmp_1_reg_502                      |  64|  32|    1|          0|
    |tmp_3_reg_536                      |  64|  32|    1|          0|
    |trunc_ln21_reg_498                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 464| 192|   90|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|A_0_address0  |  out|    4|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|    5|   ap_memory|           A_0|         array|
|A_1_address0  |  out|    4|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|    5|   ap_memory|           A_1|         array|
|B_0_address0  |  out|    4|   ap_memory|           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_d0        |  out|    6|   ap_memory|           B_0|         array|
|B_1_address0  |  out|    4|   ap_memory|           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_d0        |  out|    6|   ap_memory|           B_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

