-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mxm_execute_ursa_sa_reset is
port (
    ap_ready : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6 : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_ap_vld : OUT STD_LOGIC );
end;


architecture behav of mxm_execute_ursa_sa_reset is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;


begin



    ap_ready <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_ap_vld <= ap_const_logic_1;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9 <= ap_const_lv20_0;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_ap_vld <= ap_const_logic_1;
end behav;
