<stg><name>take_difference.1</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %output_difference4_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference4_03"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32">
<![CDATA[
entry:2 %write_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %write_flag6_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag6_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %output_difference3_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference3_04"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %output_difference_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_05"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %write_flag3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag3_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:8 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:9 %idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %p_read_4 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %p_read_5 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %p_read_6 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %p_read_7 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %p_read_8 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %p_read37 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read37"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:16 %p_read26 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read26"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %p_read15 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %p_read_9 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:19 %store_ln0 = store i1 0, i1 %write_flag3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:20 %store_ln0 = store i1 0, i1 %write_flag6_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:21 %store_ln0 = store i1 0, i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:22 %store_ln112 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
entry:23 %br_ln114 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc:0 %i_24 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:1 %icmp_ln114 = icmp_eq  i2 %i_24, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %add_ln114 = add i2 %i_24, i2 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln114 = br i1 %icmp_ln114, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="2">
<![CDATA[
for.inc.split:0 %zext_ln114 = zext i2 %i_24

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.split:3 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_9, i64 %p_read15, i64 %p_read26, i2 %i_24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:4 %add_ln116 = add i9 %zext_ln114, i9 %idx_read

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:5 %zext_ln116 = zext i9 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="training_targets_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:7 %training_targets_load = load i9 %training_targets_addr

]]></Node>
<StgValue><ssdm name="training_targets_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.split:13 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_6, i64 %p_read_5, i64 %p_read_4, i2 %i_24

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
for.end:0 %output_difference4_03_load = load i64 %output_difference4_03

]]></Node>
<StgValue><ssdm name="output_difference4_03_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.end:1 %write_flag_0_load = load i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.end:2 %write_flag6_0_load = load i1 %write_flag6_0

]]></Node>
<StgValue><ssdm name="write_flag6_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
for.end:3 %output_difference3_04_load = load i64 %output_difference3_04

]]></Node>
<StgValue><ssdm name="output_difference3_04_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
for.end:4 %output_difference_05_load = load i64 %output_difference_05

]]></Node>
<StgValue><ssdm name="output_difference_05_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.end:5 %write_flag3_0_load = load i1 %write_flag3_0

]]></Node>
<StgValue><ssdm name="write_flag3_0_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:6 %select_ln118 = select i1 %write_flag_0_load, i64 %output_difference_05_load, i64 %p_read37

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:7 %select_ln118_1 = select i1 %write_flag3_0_load, i64 %output_difference3_04_load, i64 %p_read_8

]]></Node>
<StgValue><ssdm name="select_ln118_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:8 %select_ln118_2 = select i1 %write_flag6_0_load, i64 %output_difference4_03_load, i64 %p_read_7

]]></Node>
<StgValue><ssdm name="select_ln118_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="192" op_0_bw="192" op_1_bw="64">
<![CDATA[
for.end:9 %mrv = insertvalue i192 <undef>, i64 %select_ln118

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="192" op_0_bw="192" op_1_bw="64">
<![CDATA[
for.end:10 %mrv_1 = insertvalue i192 %mrv, i64 %select_ln118_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="192" op_0_bw="192" op_1_bw="64">
<![CDATA[
for.end:11 %mrv_2 = insertvalue i192 %mrv_1, i64 %select_ln118_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="192">
<![CDATA[
for.end:12 %ret_ln118 = ret i192 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:7 %training_targets_load = load i9 %training_targets_addr

]]></Node>
<StgValue><ssdm name="training_targets_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:8 %bitcast_ln116 = bitcast i64 %training_targets_load

]]></Node>
<StgValue><ssdm name="bitcast_ln116"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %sub = dsub i64 %tmp, i64 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %sub = dsub i64 %tmp, i64 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %sub = dsub i64 %tmp, i64 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %sub = dsub i64 %tmp, i64 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:10 %bitcast_ln116_1 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln116_1"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %xor_ln116 = xor i64 %bitcast_ln116_1, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:12 %bitcast_ln116_2 = bitcast i64 %xor_ln116

]]></Node>
<StgValue><ssdm name="bitcast_ln116_2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %output_difference = dmul i64 %bitcast_ln116_2, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="output_difference"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %output_difference = dmul i64 %bitcast_ln116_2, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="output_difference"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %output_difference = dmul i64 %bitcast_ln116_2, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="output_difference"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln115"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln117"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %output_difference = dmul i64 %bitcast_ln116_2, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="output_difference"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.split:15 %switch_ln116 = switch i2 %i_24, void %branch2, i2 0, void %for.inc.split.for.inc.split13_crit_edge, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln0 = store i1 1, i1 %write_flag3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch1:1 %store_ln116 = store i64 %output_difference, i64 %output_difference3_04

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
branch1:2 %br_ln116 = br void %for.inc.split13

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.for.inc.split13_crit_edge:0 %store_ln116 = store i64 %output_difference, i64 %output_difference_05

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc.split.for.inc.split13_crit_edge:1 %store_ln0 = store i1 1, i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.for.inc.split13_crit_edge:2 %br_ln116 = br void %for.inc.split13

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="!0"/>
<literal name="i_24" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln0 = store i1 1, i1 %write_flag6_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="!0"/>
<literal name="i_24" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch2:1 %store_ln116 = store i64 %output_difference, i64 %output_difference4_03

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_24" val="!0"/>
<literal name="i_24" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch2:2 %br_ln116 = br void %for.inc.split13

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split13:0 %store_ln112 = store i2 %add_ln114, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split13:1 %br_ln114 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
