// Seed: 2466304082
`define pp_8 0
module module_0 (
    input logic id_0,
    input reg id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input id_6,
    output id_7
);
  always @(id_6 or negedge id_1(1'b0
  ))
  begin
    id_3[1'b0] <= id_1;
  end
endmodule
