

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_11.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
45c579e0b5eac4f84d2bcf670d92a07d  /home/aman/gpu-rodinia/cuda/hotspot/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
Running md5sum using "md5sum /home/aman/gpu-rodinia/cuda/hotspot/a.out "
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x5644e4312250, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE12temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE13power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE6temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=32, lmem=0, smem=3072, cmem=412
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad682c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff51ad6820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff51ad6818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff51ad6810..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad6828..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad680c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad68f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad68f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad6808..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad6804..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad6800..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad67fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad67f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff51ad67f4..

GPGPU-Sim PTX: cudaLaunch for 0x0x5644e4312250 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (a.1.sm_52.ptx:92) @!%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (a.1.sm_52.ptx:107) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (a.1.sm_52.ptx:93) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (a.1.sm_52.ptx:96) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x248 (a.1.sm_52.ptx:125) @%p12 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (a.1.sm_52.ptx:178) @!%p21 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (a.1.sm_52.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (a.1.sm_52.ptx:179) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (a.1.sm_52.ptx:182) setp.gt.s32%p22, %r3, %r20;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x410 (a.1.sm_52.ptx:187) @%p26 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (a.1.sm_52.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4f8 (a.1.sm_52.ptx:219) @%p27 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x508 (a.1.sm_52.ptx:222) @%p28 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (a.1.sm_52.ptx:228) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x538 (a.1.sm_52.ptx:231) @%p29 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x550 (a.1.sm_52.ptx:236) @%p30 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (a.1.sm_52.ptx:245) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 36970
gpu_sim_insn = 89989280
gpu_ipc =    2434.1162
gpu_tot_sim_cycle = 36970
gpu_tot_sim_insn = 89989280
gpu_tot_ipc =    2434.1162
gpu_tot_issued_cta = 1849
gpu_occupancy = 94.5635% 
gpu_tot_occupancy = 94.5635% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8491
partiton_level_parallism_total  =       5.8491
partiton_level_parallism_util =       6.9060
partiton_level_parallism_util_total  =       6.9060
L2_BW  =     265.2201 GB/Sec
L2_BW_total  =     265.2201 GB/Sec
gpu_total_sim_rate=656856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1849, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1741, 2088, 2095, 2095, 2088, 2082, 2080, 1776, 1737, 2088, 2088, 2088, 2086, 2010, 2009, 1733, 1583, 1861, 1855, 1859, 1860, 1860, 1855, 1586, 1584, 1855, 1852, 1851, 1855, 1855, 1846, 1578, 1583, 1856, 1852, 1860, 1856, 1847, 1850, 1588, 1585, 1858, 1862, 1859, 1858, 1852, 1855, 1581, 1588, 1852, 1860, 1857, 1853, 1853, 1855, 1583, 1580, 1855, 1860, 1853, 1856, 1851, 1851, 1581, 
gpgpu_n_tot_thrd_icount = 100646144
gpgpu_n_tot_w_icount = 3145192
gpgpu_n_stall_shd_mem = 175992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 172720
gpgpu_n_mem_write_global = 43520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 175992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:407377	W0_Idle:18014	W0_Scoreboard:141874	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2352	W10:0	W11:0	W12:0	W13:2352	W14:96432	W15:0	W16:7936	W17:0	W18:7168	W19:0	W20:3400	W21:0	W22:0	W23:0	W24:436856	W25:0	W26:7168	W27:0	W28:400832	W29:0	W30:0	W31:0	W32:2180696
single_issue_nums: WS0:688445	WS1:735415	WS2:735195	WS3:688607	
dual_issue_nums: WS0:34930	WS1:39438	WS2:39548	WS3:34849	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1381760 {8:172720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1740800 {40:43520,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6908800 {40:172720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 348160 {8:43520,}
maxmflatency = 423 
max_icnt2mem_latency = 223 
maxmrqlatency = 65 
max_icnt2sh_latency = 55 
averagemflatency = 152 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 8 
mrq_lat_table:10602 	196 	201 	389 	685 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	209254 	6986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	80418 	112493 	13705 	2994 	4640 	1990 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	138657 	70358 	6962 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        16        28        48        24        48        36        21        36        24        16        40        21        52        16        52 
dram[1]:        36        56        36        20        16        24        12        12        32        24        36        36        32        28         4        20 
dram[2]:        20        20        29        44        40        36        32        36        24        20        16        32        20        24        40        16 
dram[3]:        15        28        32        20        24        28        32        28        32        32        10        16        24        44        28        29 
dram[4]:        24        24        14        16        40        20        24        28        40        20        28        28        32         8        24        20 
dram[5]:         8        12        15        16        28        28        40         8        24        12        24        12        20        40        36        20 
dram[6]:        24        24         8        24        32        28        24        32        24        32        32        28        36        26        24        44 
dram[7]:        32        16        36        16        28        32        24        20        24        24        24        20        16        12        18        32 
dram[8]:         8         4        12         8        28        52        20        16        16        20         8        16        28        28        64        56 
dram[9]:        44        28        20        15        12        12        20        20        40        24        24        20        13        12        28        12 
dram[10]:        32        24        24        24        24        36        33        44        32        40        36        52        28        20        40        20 
dram[11]:         8        24        32        12        20        28        32        28        28        40        28        16        24        16        32        32 
maximum service time to same row:
dram[0]:     23952     15587     14450     14553     17852     17774     20052     17568     22364     21962     20166     20289     24227     24216     22633     22226 
dram[1]:     15811     16471     17807     17082     19596     18153     28257     20740     21317     21197     20323     23302     21231     24774     22078     23664 
dram[2]:     16011     16796     17290     17364     18176     19470     20546     21568     21850     21252     19145     20532     24570     20434     22878     22165 
dram[3]:     15300     13404     16832     17875     18987     26454     19929     20159     19106     19018     20433     21078     21770     23539     21912     21903 
dram[4]:     16403     16297     18249     17707     18003     18229     21167     28053     22616     22648     23744     20115     24231     24723     22080     21741 
dram[5]:     15465     15826     14525     25295     14737     18652     20417     28620     28925     21252     29044     23557     20822     21465     22657     23443 
dram[6]:     16047     15956     29207     26369     15802     17981     19767     19835     22222     17864     23868     23047     20898     21475     21915     21908 
dram[7]:     16976     16549     16739     17707     18602     17737     19835     27771     18503     18284     20587     20637     23861     24392     22479     22461 
dram[8]:     17107     24544     17343     18234     18490     18516     20952     16433     29729     22555     22827     23090     24312     24295     21397     22182 
dram[9]:     23803     16774     17052     16314     17889     19450     19646     17156     19097     17795     22602     19307     20836     20938     25966     22996 
dram[10]:     12122     12034     16743     18195     15410     15839     19641     19695     20655     17905     19691     20586     21597     21594     21598     21596 
dram[11]:     24101     23946     17554     18210     18484     19140     18199     16795     29092     18456     22370     22633     24635     20264     22758     22602 
average row accesses per activate:
dram[0]: 12.666667 14.750000  8.625000 18.600000 18.000000 26.250000 15.400000  7.750000 28.000000 20.000000 10.800000 16.200001  8.125000 15.625000 12.750000 22.600000 
dram[1]: 19.500000 19.000000 14.333333 11.166667 22.000000 20.000000 16.000000 13.333333 29.333334 16.200001 18.200001 25.250000 10.200000 14.000000  7.750000  6.000000 
dram[2]: 13.500000 14.500000 14.333333 18.250000 12.000000 14.250000 15.250000 18.250000 28.000000 21.333334  6.888889 11.833333  9.833333  8.428572 14.600000 13.750000 
dram[3]:  7.250000 10.000000 13.400000 17.250000 10.500000 18.000000 20.250000  7.600000 17.799999 23.000000  5.222222  9.666667 10.600000 11.166667 14.200000 11.500000 
dram[4]: 12.750000 10.666667  5.200000  8.250000 16.333334 10.250000 12.250000 16.333334 21.250000  9.400000 13.500000 17.333334  8.714286  4.285714 13.750000 11.833333 
dram[5]: 12.000000 12.000000  5.250000  8.333333 15.000000 15.250000 19.500000 18.000000 22.000000 14.666667 10.333333  6.200000 11.166667 14.200000 11.200000 10.600000 
dram[6]: 17.750000 16.000000  9.666667  8.600000 15.000000 20.250000 22.666666 15.500000 25.333334 25.000000 11.250000 14.333333 14.666667  8.666667 14.000000 13.285714 
dram[7]: 20.500000  9.500000 17.250000  9.500000 11.333333 26.666666 20.000000 34.000000 13.500000 10.375000  8.571428 14.200000  8.833333  7.400000 15.833333 16.000000 
dram[8]:  5.500000  3.000000  7.250000  5.666667 17.500000 20.500000 12.200000 11.500000 14.000000 16.000000  5.250000 15.000000  6.625000 13.000000 13.875000 15.000000 
dram[9]: 20.333334 17.750000 12.250000  6.142857  8.250000 17.333334 21.333334 17.000000 20.000000 20.000000 13.200000  9.571428  5.625000  8.333333 23.799999  8.200000 
dram[10]: 12.200000 11.200000 11.250000  6.900000 13.000000 22.000000 16.666666 17.666666 20.250000 28.000000 16.200001 19.285715 13.600000  8.625000 10.375000  7.416667 
dram[11]:  4.500000 15.000000 19.000000  9.666667 16.000000 18.500000 14.166667 10.833333 24.000000 22.666666 17.000000 10.500000 13.500000 12.000000 16.833334 15.800000 
average row locality = 12121/914 = 13.261488
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        56        64        92        68       104        76        60        84        60        52        80        56       116        48       104 
dram[1]:        76        72        84        64        44        60        32        40        88        80        88       100        48        40        28        36 
dram[2]:        52        56        84        72        56        56        60        72        84        64        56        68        52        52        68        52 
dram[3]:        52        56        64        68        40        52        80        72        88        92        40        80        48        64        64        84 
dram[4]:        44        60        24        32        48        40        48        48        84        44        48        52        56        24        52        68 
dram[5]:        36        36        20        24        72        60        76        36        44        44        28        24        64        68        48        48 
dram[6]:        68        60        28        40        60        80        68        60        76       100        40        40        84        72        64        84 
dram[7]:        76        36        68        36        64        80        60        68        80        80        52        68        48        28        92        72 
dram[8]:        20         8        28        16        68        80        60        68        28        48        20        44        48        48       100        84 
dram[9]:        60        68        48        40        32        52        64        68        80        80        64        64        40        48       116        36 
dram[10]:        52        52        44        64        64        88        96       104        80       112        80       132        64        64        76        80 
dram[11]:         8        24        56        24        48        72        84        64        48        68        64        40        52        68        96        72 
total dram reads = 11584
bank skew: 132/8 = 16.50
chip skew: 1252/728 = 1.72
number of total write accesses:
dram[0]:         8        12        20         4        16         4         4         8         0         0         8         4        36        36        12        36 
dram[1]:         8        16         8        12         0         0         0         0         0         4        12         4        12         8        12        24 
dram[2]:         8         8         8         4        16         4         4         4         0         0        24        12        28        28        20        12 
dram[3]:        24        16        12         4         8         8         4        16         4         0        28        28        20        12        28        32 
dram[4]:        28        16         8         4         4         4         4         4         4        12        24         0        20        24        12        12 
dram[5]:         0         0         4         4        12         4         8         0         0         0        12        28        12        12        32        20 
dram[6]:        12        16         4        12         0         4         0         8         0         0        20        12        16        24        24        36 
dram[7]:        24         8         4         8        16         0         0         0         4        12        32        12        20        36        12        32 
dram[8]:         8         4         4         4         8         8         4         4         0         0         4         4        20        16        44        24 
dram[9]:         4        12         4        12         4         0         0         0         0         0         8        12        20         8        12        20 
dram[10]:        36        16         4        20         4         0        16         8         4         0         4        12        16        20        28        36 
dram[11]:         4        24         4        20         0         8         4         4         0         0        16         8         8        16        20        28 
total dram writes = 2148
min_bank_accesses = 0!
chip skew: 244/116 = 2.10
average mf latency per bank:
dram[0]:       3509      2515      2302      1695      2076      1499      2309      2319      1945      2993      2997      1997      1821      1242      2334      1360
dram[1]:       2123      2071      1882      2459      3212      2952      5487      4306      2314      2252      1485      1677      3011      3488      3565      2137
dram[2]:       2800      2620      2098      2521      2228      3122      3459      2641      2259      2701      2135      2045      2018      2116      1816      2761
dram[3]:       2004      2094      2495      2541      3547      2694      2221      2103      1895      2090      2619      1592      2408      2347      1639      1521
dram[4]:       2242      2476      4903      5029      3197      3948      3692      3814      1879      2826      2198      3231      2064      2978      2232      2004
dram[5]:       4308      5299      6197      5572      1950      2616      2717      5282      3412      3728      3946      2925      2008      2142      2126      2449
dram[6]:       2064      2323      5585      3466      2567      1592      2602      3006      2529      1736      2423      3079      1890      1746      1968      1273
dram[7]:       1683      3728      2273      3665      2162      2391      2771      3067      2375      1890      2068      2322      2016      2211      1751      1765
dram[8]:       6877     12613      4505      7474      2465      1950      2861      2538      6755      3523      5375      3308      2350      2504      1262      1419
dram[9]:       2760      2295      2973      3710      4839      3204      2572      3042      1925      2132      2481      2229      2645      2925      1381      2546
dram[10]:       2113      2420      4004      2125      2453      2157      1874      1785      1973      1760      2183      1365      1976      1948      1754      1510
dram[11]:      10502      2910      2663      3266      3257      2145      1912      2628      3445      3095      2110      3350      2510      1919      1411      1877
maximum mf latency per bank:
dram[0]:        302       365       397       383       294       327       322       332       288       278       274       288       278       287       275       273
dram[1]:        378       276       335       319       287       335       333       333       289       288       275       270       278       276       273       285
dram[2]:        294       337       407       336       287       308       331       341       280       294       320       304       289       303       286       273
dram[3]:        333       326       347       356       310       329       352       317       275       275       314       323       281       274       285       318
dram[4]:        301       326       345       329       319       277       343       344       274       280       297       273       325       298       271       275
dram[5]:        329       307       324       311       303       320       335       349       280       275       276       275       275       282       276       279
dram[6]:        297       293       345       324       299       272       340       336       279       276       273       269       279       280       275       281
dram[7]:        322       297       319       307       321       322       352       335       299       316       277       283       276       276       277       270
dram[8]:        340       295       354       334       278       271       321       345       268       279       275       278       291       278       277       288
dram[9]:        306       309       361       328       281       328       330       365       282       272       275       274       300       284       284       272
dram[10]:        295       329       423       326       278       287       314       350       276       283       272       302       277       287       303       272
dram[11]:        277       285       394       324       292       304       304       318       272       275       290       288       278       271       280       273
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=63686 n_act=96 n_pre=80 n_ref_event=0 n_req=1208 n_rd=1156 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.04182
n_activity=13026 dram_eff=0.2094
bk0: 36a 65040i bk1: 56a 64951i bk2: 64a 64746i bk3: 92a 64895i bk4: 68a 64928i bk5: 104a 64932i bk6: 76a 64926i bk7: 60a 64808i bk8: 84a 64974i bk9: 60a 64981i bk10: 52a 64947i bk11: 80a 64913i bk12: 56a 64661i bk13: 116a 64432i bk14: 48a 64923i bk15: 104a 64726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932119
Row_Buffer_Locality_read = 0.949827
Row_Buffer_Locality_write = 0.538462
Bank_Level_Parallism = 1.175421
Bank_Level_Parallism_Col = 1.136998
Bank_Level_Parallism_Ready = 1.013899
write_to_read_ratio_blp_rw_average = 0.248872
GrpLevelPara = 1.104726 

BW Util details:
bwutil = 0.041824 
total_CMD = 65225 
util_bw = 2728 
Wasted_Col = 2926 
Wasted_Row = 956 
Idle = 58615 

BW Util Bottlenecks: 
RCDc_limit = 1098 
RCDWRc_limit = 181 
WTRc_limit = 419 
RTWc_limit = 565 
CCDLc_limit = 1197 
rwq = 0 
CCDLc_limit_alone = 1115 
WTRc_limit_alone = 377 
RTWc_limit_alone = 525 

Commands details: 
total_CMD = 65225 
n_nop = 63686 
Read = 1156 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 96 
n_pre = 80 
n_ref = 0 
n_req = 1208 
total_req = 1364 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 1364 
Row_Bus_Util =  0.002698 
CoL_Bus_Util = 0.020912 
Either_Row_CoL_Bus_Util = 0.023595 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000650 
queue_avg = 0.063779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0637792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=63990 n_act=76 n_pre=60 n_ref_event=0 n_req=1010 n_rd=980 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03373
n_activity=10590 dram_eff=0.2077
bk0: 76a 64965i bk1: 72a 64929i bk2: 84a 64904i bk3: 64a 64935i bk4: 44a 65070i bk5: 60a 65034i bk6: 32a 65138i bk7: 40a 65064i bk8: 88a 65024i bk9: 80a 64910i bk10: 88a 64917i bk11: 100a 64929i bk12: 48a 64904i bk13: 40a 65015i bk14: 28a 64983i bk15: 36a 64807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934653
Row_Buffer_Locality_read = 0.948980
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.155376
Bank_Level_Parallism_Col = 1.108824
Bank_Level_Parallism_Ready = 1.015440
write_to_read_ratio_blp_rw_average = 0.204304
GrpLevelPara = 1.096138 

BW Util details:
bwutil = 0.033729 
total_CMD = 65225 
util_bw = 2200 
Wasted_Col = 2101 
Wasted_Row = 693 
Idle = 60231 

BW Util Bottlenecks: 
RCDc_limit = 902 
RCDWRc_limit = 115 
WTRc_limit = 217 
RTWc_limit = 316 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 843 
WTRc_limit_alone = 209 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 65225 
n_nop = 63990 
Read = 980 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 1010 
total_req = 1100 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 1100 
Row_Bus_Util =  0.002085 
CoL_Bus_Util = 0.016865 
Either_Row_CoL_Bus_Util = 0.018934 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000810 
queue_avg = 0.039908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.039908
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=63879 n_act=89 n_pre=73 n_ref_event=0 n_req=1049 n_rd=1004 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.03631
n_activity=11299 dram_eff=0.2096
bk0: 52a 64957i bk1: 56a 64983i bk2: 84a 64891i bk3: 72a 64977i bk4: 56a 64865i bk5: 56a 65047i bk6: 60a 64981i bk7: 72a 65022i bk8: 84a 64979i bk9: 64a 64969i bk10: 56a 64706i bk11: 68a 64862i bk12: 52a 64687i bk13: 52a 64719i bk14: 68a 64859i bk15: 52a 64995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925643
Row_Buffer_Locality_read = 0.947211
Row_Buffer_Locality_write = 0.444444
Bank_Level_Parallism = 1.176276
Bank_Level_Parallism_Col = 1.136553
Bank_Level_Parallism_Ready = 1.029536
write_to_read_ratio_blp_rw_average = 0.273127
GrpLevelPara = 1.087767 

BW Util details:
bwutil = 0.036305 
total_CMD = 65225 
util_bw = 2368 
Wasted_Col = 2460 
Wasted_Row = 934 
Idle = 59463 

BW Util Bottlenecks: 
RCDc_limit = 940 
RCDWRc_limit = 187 
WTRc_limit = 235 
RTWc_limit = 469 
CCDLc_limit = 1085 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 210 
RTWc_limit_alone = 408 

Commands details: 
total_CMD = 65225 
n_nop = 63879 
Read = 1004 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 1049 
total_req = 1184 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 1184 
Row_Bus_Util =  0.002484 
CoL_Bus_Util = 0.018153 
Either_Row_CoL_Bus_Util = 0.020636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0495516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=63745 n_act=105 n_pre=89 n_ref_event=0 n_req=1105 n_rd=1044 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.03949
n_activity=12809 dram_eff=0.2011
bk0: 52a 64776i bk1: 56a 64946i bk2: 64a 64952i bk3: 68a 65005i bk4: 40a 64989i bk5: 52a 65006i bk6: 80a 64965i bk7: 72a 64704i bk8: 88a 64912i bk9: 92a 64935i bk10: 40a 64654i bk11: 80a 64698i bk12: 48a 64846i bk13: 64a 64907i bk14: 64a 64887i bk15: 84a 64692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914027
Row_Buffer_Locality_read = 0.940613
Row_Buffer_Locality_write = 0.459016
Bank_Level_Parallism = 1.153740
Bank_Level_Parallism_Col = 1.109537
Bank_Level_Parallism_Ready = 1.011637
write_to_read_ratio_blp_rw_average = 0.273905
GrpLevelPara = 1.093117 

BW Util details:
bwutil = 0.039494 
total_CMD = 65225 
util_bw = 2576 
Wasted_Col = 2688 
Wasted_Row = 1239 
Idle = 58722 

BW Util Bottlenecks: 
RCDc_limit = 1043 
RCDWRc_limit = 258 
WTRc_limit = 312 
RTWc_limit = 307 
CCDLc_limit = 1082 
rwq = 0 
CCDLc_limit_alone = 1071 
WTRc_limit_alone = 305 
RTWc_limit_alone = 303 

Commands details: 
total_CMD = 65225 
n_nop = 63745 
Read = 1044 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 105 
n_pre = 89 
n_ref = 0 
n_req = 1105 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 1288 
Row_Bus_Util =  0.002974 
CoL_Bus_Util = 0.019747 
Either_Row_CoL_Bus_Util = 0.022691 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001351 
queue_avg = 0.067735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0677348
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=64128 n_act=81 n_pre=65 n_ref_event=0 n_req=817 n_rd=772 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.02919
n_activity=9643 dram_eff=0.1974
bk0: 44a 64970i bk1: 60a 64921i bk2: 24a 65031i bk3: 32a 65070i bk4: 48a 64988i bk5: 40a 65048i bk6: 48a 65024i bk7: 48a 65061i bk8: 84a 64992i bk9: 44a 64895i bk10: 48a 64917i bk11: 52a 65081i bk12: 56a 64771i bk13: 24a 64817i bk14: 52a 64917i bk15: 68a 64877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910649
Row_Buffer_Locality_read = 0.936529
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.199709
Bank_Level_Parallism_Col = 1.114577
Bank_Level_Parallism_Ready = 1.016771
write_to_read_ratio_blp_rw_average = 0.304439
GrpLevelPara = 1.098080 

BW Util details:
bwutil = 0.029191 
total_CMD = 65225 
util_bw = 1904 
Wasted_Col = 2049 
Wasted_Row = 703 
Idle = 60569 

BW Util Bottlenecks: 
RCDc_limit = 842 
RCDWRc_limit = 190 
WTRc_limit = 150 
RTWc_limit = 363 
CCDLc_limit = 808 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 145 
RTWc_limit_alone = 341 

Commands details: 
total_CMD = 65225 
n_nop = 64128 
Read = 772 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 81 
n_pre = 65 
n_ref = 0 
n_req = 817 
total_req = 952 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 952 
Row_Bus_Util =  0.002238 
CoL_Bus_Util = 0.014596 
Either_Row_CoL_Bus_Util = 0.016819 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000912 
queue_avg = 0.038712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0387122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=64221 n_act=72 n_pre=56 n_ref_event=0 n_req=765 n_rd=728 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.02686
n_activity=8826 dram_eff=0.1985
bk0: 36a 65045i bk1: 36a 65106i bk2: 20a 65087i bk3: 24a 65095i bk4: 72a 64900i bk5: 60a 65013i bk6: 76a 64997i bk7: 36a 65090i bk8: 44a 65066i bk9: 44a 65038i bk10: 28a 65052i bk11: 24a 64927i bk12: 64a 64863i bk13: 68a 64946i bk14: 48a 64811i bk15: 48a 64869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918954
Row_Buffer_Locality_read = 0.939560
Row_Buffer_Locality_write = 0.513514
Bank_Level_Parallism = 1.139069
Bank_Level_Parallism_Col = 1.099741
Bank_Level_Parallism_Ready = 1.013683
write_to_read_ratio_blp_rw_average = 0.281250
GrpLevelPara = 1.088083 

BW Util details:
bwutil = 0.026861 
total_CMD = 65225 
util_bw = 1752 
Wasted_Col = 1920 
Wasted_Row = 679 
Idle = 60874 

BW Util Bottlenecks: 
RCDc_limit = 823 
RCDWRc_limit = 142 
WTRc_limit = 160 
RTWc_limit = 346 
CCDLc_limit = 706 
rwq = 0 
CCDLc_limit_alone = 688 
WTRc_limit_alone = 158 
RTWc_limit_alone = 330 

Commands details: 
total_CMD = 65225 
n_nop = 64221 
Read = 728 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 765 
total_req = 876 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 876 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.013430 
Either_Row_CoL_Bus_Util = 0.015393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0277041
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=63867 n_act=81 n_pre=65 n_ref_event=0 n_req=1071 n_rd=1024 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.03716
n_activity=11813 dram_eff=0.2052
bk0: 68a 64939i bk1: 60a 64909i bk2: 28a 65075i bk3: 40a 64985i bk4: 60a 65061i bk5: 80a 64915i bk6: 68a 65016i bk7: 60a 65029i bk8: 76a 64948i bk9: 100a 64894i bk10: 40a 64963i bk11: 40a 65069i bk12: 84a 64768i bk13: 72a 64738i bk14: 64a 64850i bk15: 84a 64680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932773
Row_Buffer_Locality_read = 0.949219
Row_Buffer_Locality_write = 0.574468
Bank_Level_Parallism = 1.149930
Bank_Level_Parallism_Col = 1.131023
Bank_Level_Parallism_Ready = 1.023927
write_to_read_ratio_blp_rw_average = 0.245002
GrpLevelPara = 1.093412 

BW Util details:
bwutil = 0.037164 
total_CMD = 65225 
util_bw = 2424 
Wasted_Col = 2441 
Wasted_Row = 822 
Idle = 59538 

BW Util Bottlenecks: 
RCDc_limit = 929 
RCDWRc_limit = 164 
WTRc_limit = 381 
RTWc_limit = 369 
CCDLc_limit = 1027 
rwq = 0 
CCDLc_limit_alone = 951 
WTRc_limit_alone = 325 
RTWc_limit_alone = 349 

Commands details: 
total_CMD = 65225 
n_nop = 63867 
Read = 1024 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 81 
n_pre = 65 
n_ref = 0 
n_req = 1071 
total_req = 1212 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 1212 
Row_Bus_Util =  0.002238 
CoL_Bus_Util = 0.018582 
Either_Row_CoL_Bus_Util = 0.020820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0409506
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=63835 n_act=89 n_pre=73 n_ref_event=0 n_req=1063 n_rd=1008 n_rd_L2_A=0 n_write=0 n_wr_bk=220 bw_util=0.03765
n_activity=12074 dram_eff=0.2034
bk0: 76a 64895i bk1: 36a 65023i bk2: 68a 65033i bk3: 36a 65000i bk4: 64a 64879i bk5: 80a 64981i bk6: 60a 65060i bk7: 68a 65073i bk8: 80a 64936i bk9: 80a 64795i bk10: 52a 64764i bk11: 68a 64896i bk12: 48a 64807i bk13: 28a 64880i bk14: 92a 64822i bk15: 72a 64752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926623
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 0.563636
Bank_Level_Parallism = 1.145164
Bank_Level_Parallism_Col = 1.104097
Bank_Level_Parallism_Ready = 1.019512
write_to_read_ratio_blp_rw_average = 0.259012
GrpLevelPara = 1.083611 

BW Util details:
bwutil = 0.037654 
total_CMD = 65225 
util_bw = 2456 
Wasted_Col = 2528 
Wasted_Row = 897 
Idle = 59344 

BW Util Bottlenecks: 
RCDc_limit = 990 
RCDWRc_limit = 182 
WTRc_limit = 312 
RTWc_limit = 360 
CCDLc_limit = 1040 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 297 
RTWc_limit_alone = 342 

Commands details: 
total_CMD = 65225 
n_nop = 63835 
Read = 1008 
Write = 0 
L2_Alloc = 0 
L2_WB = 220 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 1063 
total_req = 1228 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 1228 
Row_Bus_Util =  0.002484 
CoL_Bus_Util = 0.018827 
Either_Row_CoL_Bus_Util = 0.021311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0507474
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=64157 n_act=80 n_pre=64 n_ref_event=0 n_req=807 n_rd=768 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.02833
n_activity=9726 dram_eff=0.19
bk0: 20a 65042i bk1: 8a 65129i bk2: 28a 65082i bk3: 16a 65072i bk4: 68a 64950i bk5: 80a 64975i bk6: 60a 64890i bk7: 68a 64937i bk8: 28a 65124i bk9: 48a 65100i bk10: 20a 65047i bk11: 44a 65087i bk12: 48a 64760i bk13: 48a 64827i bk14: 100a 64662i bk15: 84a 64776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912020
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 0.410256
Bank_Level_Parallism = 1.144505
Bank_Level_Parallism_Col = 1.108564
Bank_Level_Parallism_Ready = 1.012987
write_to_read_ratio_blp_rw_average = 0.266159
GrpLevelPara = 1.085344 

BW Util details:
bwutil = 0.028333 
total_CMD = 65225 
util_bw = 1848 
Wasted_Col = 2114 
Wasted_Row = 829 
Idle = 60434 

BW Util Bottlenecks: 
RCDc_limit = 883 
RCDWRc_limit = 184 
WTRc_limit = 224 
RTWc_limit = 313 
CCDLc_limit = 781 
rwq = 0 
CCDLc_limit_alone = 751 
WTRc_limit_alone = 209 
RTWc_limit_alone = 298 

Commands details: 
total_CMD = 65225 
n_nop = 64157 
Read = 768 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 807 
total_req = 924 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 924 
Row_Bus_Util =  0.002208 
CoL_Bus_Util = 0.014166 
Either_Row_CoL_Bus_Util = 0.016374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362591
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=63990 n_act=88 n_pre=72 n_ref_event=0 n_req=989 n_rd=960 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.03299
n_activity=11589 dram_eff=0.1857
bk0: 60a 65070i bk1: 68a 64917i bk2: 48a 64999i bk3: 40a 64888i bk4: 32a 65030i bk5: 52a 65058i bk6: 64a 65040i bk7: 68a 65066i bk8: 80a 65017i bk9: 80a 65026i bk10: 64a 64944i bk11: 64a 64852i bk12: 40a 64815i bk13: 48a 64905i bk14: 116a 64865i bk15: 36a 64936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923155
Row_Buffer_Locality_read = 0.941667
Row_Buffer_Locality_write = 0.310345
Bank_Level_Parallism = 1.083868
Bank_Level_Parallism_Col = 1.059564
Bank_Level_Parallism_Ready = 1.008364
write_to_read_ratio_blp_rw_average = 0.200876
GrpLevelPara = 1.052013 

BW Util details:
bwutil = 0.032993 
total_CMD = 65225 
util_bw = 2152 
Wasted_Col = 2202 
Wasted_Row = 1003 
Idle = 59868 

BW Util Bottlenecks: 
RCDc_limit = 1045 
RCDWRc_limit = 163 
WTRc_limit = 97 
RTWc_limit = 227 
CCDLc_limit = 861 
rwq = 0 
CCDLc_limit_alone = 842 
WTRc_limit_alone = 88 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 65225 
n_nop = 63990 
Read = 960 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 88 
n_pre = 72 
n_ref = 0 
n_req = 989 
total_req = 1076 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 1076 
Row_Bus_Util =  0.002453 
CoL_Bus_Util = 0.016497 
Either_Row_CoL_Bus_Util = 0.018934 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000810 
queue_avg = 0.042392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0423917
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=63547 n_act=109 n_pre=93 n_ref_event=0 n_req=1308 n_rd=1252 n_rd_L2_A=0 n_write=0 n_wr_bk=224 bw_util=0.04526
n_activity=14171 dram_eff=0.2083
bk0: 52a 64804i bk1: 52a 64969i bk2: 44a 64988i bk3: 64a 64714i bk4: 64a 64979i bk5: 88a 64951i bk6: 96a 64828i bk7: 104a 64852i bk8: 80a 64990i bk9: 112a 64926i bk10: 80a 64927i bk11: 132a 64699i bk12: 64a 64921i bk13: 64a 64798i bk14: 76a 64751i bk15: 80a 64598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925076
Row_Buffer_Locality_read = 0.946486
Row_Buffer_Locality_write = 0.446429
Bank_Level_Parallism = 1.142581
Bank_Level_Parallism_Col = 1.113423
Bank_Level_Parallism_Ready = 1.023713
write_to_read_ratio_blp_rw_average = 0.214880
GrpLevelPara = 1.087409 

BW Util details:
bwutil = 0.045259 
total_CMD = 65225 
util_bw = 2952 
Wasted_Col = 2851 
Wasted_Row = 1248 
Idle = 58174 

BW Util Bottlenecks: 
RCDc_limit = 1156 
RCDWRc_limit = 251 
WTRc_limit = 361 
RTWc_limit = 255 
CCDLc_limit = 1208 
rwq = 0 
CCDLc_limit_alone = 1158 
WTRc_limit_alone = 331 
RTWc_limit_alone = 235 

Commands details: 
total_CMD = 65225 
n_nop = 63547 
Read = 1252 
Write = 0 
L2_Alloc = 0 
L2_WB = 224 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 1308 
total_req = 1476 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 1476 
Row_Bus_Util =  0.003097 
CoL_Bus_Util = 0.022629 
Either_Row_CoL_Bus_Util = 0.025726 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.064300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0643005
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65225 n_nop=64041 n_act=74 n_pre=58 n_ref_event=0 n_req=929 n_rd=888 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=0.03226
n_activity=10781 dram_eff=0.1952
bk0: 8a 65145i bk1: 24a 65049i bk2: 56a 65032i bk3: 24a 64975i bk4: 48a 65051i bk5: 72a 64942i bk6: 84a 64915i bk7: 64a 64908i bk8: 48a 65100i bk9: 68a 65082i bk10: 64a 64902i bk11: 40a 64946i bk12: 52a 65013i bk13: 68a 64905i bk14: 96a 64762i bk15: 72a 64789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932185
Row_Buffer_Locality_read = 0.949324
Row_Buffer_Locality_write = 0.560976
Bank_Level_Parallism = 1.133809
Bank_Level_Parallism_Col = 1.114212
Bank_Level_Parallism_Ready = 1.022814
write_to_read_ratio_blp_rw_average = 0.268460
GrpLevelPara = 1.086594 

BW Util details:
bwutil = 0.032258 
total_CMD = 65225 
util_bw = 2104 
Wasted_Col = 2112 
Wasted_Row = 764 
Idle = 60245 

BW Util Bottlenecks: 
RCDc_limit = 855 
RCDWRc_limit = 146 
WTRc_limit = 296 
RTWc_limit = 331 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 265 
RTWc_limit_alone = 313 

Commands details: 
total_CMD = 65225 
n_nop = 64041 
Read = 888 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 929 
total_req = 1052 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 1052 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.016129 
Either_Row_CoL_Bus_Util = 0.018153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0345726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9085, Miss = 2543, Miss_rate = 0.280, Pending_hits = 402, Reservation_fails = 0
L2_cache_bank[1]: Access = 8791, Miss = 2367, Miss_rate = 0.269, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[2]: Access = 9120, Miss = 2408, Miss_rate = 0.264, Pending_hits = 419, Reservation_fails = 0
L2_cache_bank[3]: Access = 8648, Miss = 2085, Miss_rate = 0.241, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[4]: Access = 9305, Miss = 2376, Miss_rate = 0.255, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[5]: Access = 9388, Miss = 2436, Miss_rate = 0.259, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[6]: Access = 9241, Miss = 2480, Miss_rate = 0.268, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[7]: Access = 8954, Miss = 2366, Miss_rate = 0.264, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[8]: Access = 9204, Miss = 2429, Miss_rate = 0.264, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[9]: Access = 8452, Miss = 1950, Miss_rate = 0.231, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 8848, Miss = 1938, Miss_rate = 0.219, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[11]: Access = 9071, Miss = 2190, Miss_rate = 0.241, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[12]: Access = 8934, Miss = 2311, Miss_rate = 0.259, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[13]: Access = 8935, Miss = 2426, Miss_rate = 0.272, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[14]: Access = 9105, Miss = 2396, Miss_rate = 0.263, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[15]: Access = 9136, Miss = 2203, Miss_rate = 0.241, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[16]: Access = 9068, Miss = 2312, Miss_rate = 0.255, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 8694, Miss = 2073, Miss_rate = 0.238, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[18]: Access = 8864, Miss = 2279, Miss_rate = 0.257, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[19]: Access = 9094, Miss = 2147, Miss_rate = 0.236, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[20]: Access = 9447, Miss = 2437, Miss_rate = 0.258, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[21]: Access = 9502, Miss = 2457, Miss_rate = 0.259, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[22]: Access = 8935, Miss = 2495, Miss_rate = 0.279, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[23]: Access = 8419, Miss = 2000, Miss_rate = 0.238, Pending_hits = 202, Reservation_fails = 0
L2_total_cache_accesses = 216240
L2_total_cache_misses = 55104
L2_total_cache_miss_rate = 0.2548
L2_total_cache_pending_hits = 7329
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8688
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35328
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 172720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43520
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.174
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=216240
icnt_total_pkts_simt_to_mem=216240
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.3917
	minimum = 5
	maximum = 221
Network latency average = 8.33044
	minimum = 5
	maximum = 205
Slowest packet = 9731
Flit latency average = 8.33044
	minimum = 5
	maximum = 205
Slowest flit = 9839
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.224964
	minimum = 0.205356 (at node 18)
	maximum = 0.257019 (at node 49)
Accepted packet rate average = 0.224964
	minimum = 0.205356 (at node 18)
	maximum = 0.257019 (at node 49)
Injected flit rate average = 0.224964
	minimum = 0.205356 (at node 18)
	maximum = 0.257019 (at node 49)
Accepted flit rate average= 0.224964
	minimum = 0.205356 (at node 18)
	maximum = 0.257019 (at node 49)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.3917 (1 samples)
	minimum = 5 (1 samples)
	maximum = 221 (1 samples)
Network latency average = 8.33044 (1 samples)
	minimum = 5 (1 samples)
	maximum = 205 (1 samples)
Flit latency average = 8.33044 (1 samples)
	minimum = 5 (1 samples)
	maximum = 205 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.224964 (1 samples)
	minimum = 0.205356 (1 samples)
	maximum = 0.257019 (1 samples)
Accepted packet rate average = 0.224964 (1 samples)
	minimum = 0.205356 (1 samples)
	maximum = 0.257019 (1 samples)
Injected flit rate average = 0.224964 (1 samples)
	minimum = 0.205356 (1 samples)
	maximum = 0.257019 (1 samples)
Accepted flit rate average = 0.224964 (1 samples)
	minimum = 0.205356 (1 samples)
	maximum = 0.257019 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 17 sec (137 sec)
gpgpu_simulation_rate = 656856 (inst/sec)
gpgpu_simulation_rate = 269 (cycle/sec)
gpgpu_silicon_slowdown = 5267657x
Ending simulation


		GPGPU-Sim: *** exit detected ***
		Waiting :                  24650190
		Issued:                    18762048
		ExcessALU:                 2196329
		ExcessMEM:                 6074645
		Others:                    14698265
		TotalWarpsIssued(Sum):     66381477
		WARPS:                     57019072


