============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 14:35:53 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5189 instances
RUN-0007 : 2175 luts, 1771 seqs, 691 mslices, 380 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6319 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4352 nets have 2 pins
RUN-1001 : 1334 nets have [3 - 5] pins
RUN-1001 : 470 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1183     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     58      
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  31   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 190
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5187 instances, 2175 luts, 1771 seqs, 1071 slices, 197 macros(1070 instances: 690 mslices 380 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1397 pins
PHY-0007 : Cell area utilization is 22%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24323, tnet num: 6317, tinst num: 5187, tnode num: 30089, tedge num: 40294.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.227581s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.3%)

RUN-1004 : used memory is 250 MB, reserved memory is 228 MB, peak memory is 250 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.366848s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.45372e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5187.
PHY-3001 : End clustering;  0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.01154e+06, overlap = 42.75
PHY-3002 : Step(2): len = 860035, overlap = 44.5
PHY-3002 : Step(3): len = 557662, overlap = 50.8438
PHY-3002 : Step(4): len = 487415, overlap = 52.9062
PHY-3002 : Step(5): len = 408046, overlap = 57.7188
PHY-3002 : Step(6): len = 363155, overlap = 75.0938
PHY-3002 : Step(7): len = 325936, overlap = 107.469
PHY-3002 : Step(8): len = 301981, overlap = 117.781
PHY-3002 : Step(9): len = 260945, overlap = 140.75
PHY-3002 : Step(10): len = 242369, overlap = 143.719
PHY-3002 : Step(11): len = 228862, overlap = 152.531
PHY-3002 : Step(12): len = 211406, overlap = 149.812
PHY-3002 : Step(13): len = 192426, overlap = 147.938
PHY-3002 : Step(14): len = 177955, overlap = 162.188
PHY-3002 : Step(15): len = 165045, overlap = 157.406
PHY-3002 : Step(16): len = 159654, overlap = 148.5
PHY-3002 : Step(17): len = 151090, overlap = 149.469
PHY-3002 : Step(18): len = 143175, overlap = 149
PHY-3002 : Step(19): len = 133280, overlap = 149.906
PHY-3002 : Step(20): len = 128605, overlap = 158.031
PHY-3002 : Step(21): len = 127245, overlap = 155.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.71453e-05
PHY-3002 : Step(22): len = 135160, overlap = 128.531
PHY-3002 : Step(23): len = 138568, overlap = 132.094
PHY-3002 : Step(24): len = 130265, overlap = 121.406
PHY-3002 : Step(25): len = 130887, overlap = 122.719
PHY-3002 : Step(26): len = 133282, overlap = 118.781
PHY-3002 : Step(27): len = 133045, overlap = 116.312
PHY-3002 : Step(28): len = 133590, overlap = 112.875
PHY-3002 : Step(29): len = 133396, overlap = 112.719
PHY-3002 : Step(30): len = 130129, overlap = 104.781
PHY-3002 : Step(31): len = 126783, overlap = 99.4688
PHY-3002 : Step(32): len = 125159, overlap = 102.188
PHY-3002 : Step(33): len = 123962, overlap = 99.4688
PHY-3002 : Step(34): len = 121754, overlap = 100.312
PHY-3002 : Step(35): len = 119216, overlap = 99.75
PHY-3002 : Step(36): len = 118362, overlap = 102.125
PHY-3002 : Step(37): len = 115668, overlap = 104.5
PHY-3002 : Step(38): len = 114148, overlap = 100.625
PHY-3002 : Step(39): len = 113064, overlap = 106
PHY-3002 : Step(40): len = 110468, overlap = 107.125
PHY-3002 : Step(41): len = 109682, overlap = 107.156
PHY-3002 : Step(42): len = 108832, overlap = 113
PHY-3002 : Step(43): len = 107758, overlap = 116.25
PHY-3002 : Step(44): len = 106539, overlap = 113.812
PHY-3002 : Step(45): len = 105405, overlap = 116.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.42907e-05
PHY-3002 : Step(46): len = 105874, overlap = 115
PHY-3002 : Step(47): len = 105880, overlap = 115.875
PHY-3002 : Step(48): len = 105860, overlap = 117.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000108581
PHY-3002 : Step(49): len = 105657, overlap = 116.375
PHY-3002 : Step(50): len = 105592, overlap = 116.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000217163
PHY-3002 : Step(51): len = 106522, overlap = 108.875
PHY-3002 : Step(52): len = 106751, overlap = 108.781
PHY-3002 : Step(53): len = 106926, overlap = 108.844
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000351369
PHY-3002 : Step(54): len = 106915, overlap = 110.188
PHY-3002 : Step(55): len = 106912, overlap = 109.938
PHY-3002 : Step(56): len = 120616, overlap = 112.531
PHY-3002 : Step(57): len = 120944, overlap = 112.625
PHY-3002 : Step(58): len = 120278, overlap = 97.5
PHY-3002 : Step(59): len = 119776, overlap = 97.375
PHY-3002 : Step(60): len = 116988, overlap = 103.75
PHY-3002 : Step(61): len = 116545, overlap = 104.688
PHY-3002 : Step(62): len = 115472, overlap = 112.781
PHY-3002 : Step(63): len = 115208, overlap = 113.625
PHY-3002 : Step(64): len = 114584, overlap = 114.25
PHY-3002 : Step(65): len = 114292, overlap = 105.25
PHY-3002 : Step(66): len = 114044, overlap = 105.125
PHY-3002 : Step(67): len = 113754, overlap = 105.688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000702739
PHY-3002 : Step(68): len = 113890, overlap = 108.281
PHY-3002 : Step(69): len = 113964, overlap = 107.781
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00140548
PHY-3002 : Step(70): len = 114180, overlap = 104.719
PHY-3002 : Step(71): len = 114215, overlap = 103.969
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018831s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (165.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.118009s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12611e-06
PHY-3002 : Step(72): len = 118098, overlap = 179.25
PHY-3002 : Step(73): len = 118255, overlap = 180.688
PHY-3002 : Step(74): len = 113373, overlap = 189.531
PHY-3002 : Step(75): len = 113989, overlap = 192.781
PHY-3002 : Step(76): len = 112712, overlap = 196.375
PHY-3002 : Step(77): len = 112479, overlap = 196.438
PHY-3002 : Step(78): len = 109147, overlap = 198.406
PHY-3002 : Step(79): len = 108997, overlap = 198.781
PHY-3002 : Step(80): len = 107703, overlap = 203.125
PHY-3002 : Step(81): len = 105707, overlap = 201.812
PHY-3002 : Step(82): len = 105725, overlap = 201.625
PHY-3002 : Step(83): len = 105203, overlap = 201.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.25222e-06
PHY-3002 : Step(84): len = 105207, overlap = 197.781
PHY-3002 : Step(85): len = 105319, overlap = 198
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65044e-05
PHY-3002 : Step(86): len = 108656, overlap = 184.281
PHY-3002 : Step(87): len = 108952, overlap = 182.938
PHY-3002 : Step(88): len = 114410, overlap = 161.375
PHY-3002 : Step(89): len = 110493, overlap = 170.062
PHY-3002 : Step(90): len = 112147, overlap = 162.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.30089e-05
PHY-3002 : Step(91): len = 114882, overlap = 151.156
PHY-3002 : Step(92): len = 114882, overlap = 151.156
PHY-3002 : Step(93): len = 114312, overlap = 146.062
PHY-3002 : Step(94): len = 114311, overlap = 146.25
PHY-3002 : Step(95): len = 114315, overlap = 148.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.60177e-05
PHY-3002 : Step(96): len = 117870, overlap = 140.781
PHY-3002 : Step(97): len = 117870, overlap = 140.781
PHY-3002 : Step(98): len = 117544, overlap = 141.062
PHY-3002 : Step(99): len = 117569, overlap = 141.469
PHY-3002 : Step(100): len = 119557, overlap = 133.719
PHY-3002 : Step(101): len = 117190, overlap = 133.844
PHY-3002 : Step(102): len = 117190, overlap = 133.844
PHY-3002 : Step(103): len = 116171, overlap = 133.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000132035
PHY-3002 : Step(104): len = 117198, overlap = 128.562
PHY-3002 : Step(105): len = 117198, overlap = 128.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000264071
PHY-3002 : Step(106): len = 118868, overlap = 124.156
PHY-3002 : Step(107): len = 119402, overlap = 124.469
PHY-3002 : Step(108): len = 121148, overlap = 124.188
PHY-3002 : Step(109): len = 119356, overlap = 122.188
PHY-3002 : Step(110): len = 119136, overlap = 122.219
PHY-3002 : Step(111): len = 117691, overlap = 116.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000528142
PHY-3002 : Step(112): len = 117784, overlap = 112.125
PHY-3002 : Step(113): len = 117826, overlap = 111.75
PHY-3002 : Step(114): len = 117826, overlap = 111.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00105628
PHY-3002 : Step(115): len = 118169, overlap = 111.281
PHY-3002 : Step(116): len = 118611, overlap = 114.656
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.118016s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (105.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59872e-05
PHY-3002 : Step(117): len = 120477, overlap = 292.188
PHY-3002 : Step(118): len = 121863, overlap = 279.156
PHY-3002 : Step(119): len = 121817, overlap = 267.844
PHY-3002 : Step(120): len = 122221, overlap = 259.562
PHY-3002 : Step(121): len = 120638, overlap = 246.812
PHY-3002 : Step(122): len = 120464, overlap = 245.438
PHY-3002 : Step(123): len = 119958, overlap = 243.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.19744e-05
PHY-3002 : Step(124): len = 119890, overlap = 236.469
PHY-3002 : Step(125): len = 119890, overlap = 236.469
PHY-3002 : Step(126): len = 119955, overlap = 242.562
PHY-3002 : Step(127): len = 119955, overlap = 242.562
PHY-3002 : Step(128): len = 119958, overlap = 242.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.39488e-05
PHY-3002 : Step(129): len = 126116, overlap = 213.875
PHY-3002 : Step(130): len = 126828, overlap = 211.281
PHY-3002 : Step(131): len = 129313, overlap = 191.125
PHY-3002 : Step(132): len = 129848, overlap = 188.875
PHY-3002 : Step(133): len = 130852, overlap = 179.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127898
PHY-3002 : Step(134): len = 132303, overlap = 170.688
PHY-3002 : Step(135): len = 132483, overlap = 170.125
PHY-3002 : Step(136): len = 133458, overlap = 161.094
PHY-3002 : Step(137): len = 133898, overlap = 154.688
PHY-3002 : Step(138): len = 133465, overlap = 154.5
PHY-3002 : Step(139): len = 133301, overlap = 147.406
PHY-3002 : Step(140): len = 133301, overlap = 147.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000255795
PHY-3002 : Step(141): len = 134580, overlap = 143.25
PHY-3002 : Step(142): len = 135491, overlap = 139.438
PHY-3002 : Step(143): len = 137672, overlap = 126.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00051159
PHY-3002 : Step(144): len = 138572, overlap = 125.875
PHY-3002 : Step(145): len = 138983, overlap = 121.094
PHY-3002 : Step(146): len = 141230, overlap = 119.625
PHY-3002 : Step(147): len = 142786, overlap = 119.688
PHY-3002 : Step(148): len = 143594, overlap = 111.156
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00102318
PHY-3002 : Step(149): len = 143668, overlap = 110.031
PHY-3002 : Step(150): len = 143636, overlap = 111
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00204636
PHY-3002 : Step(151): len = 144012, overlap = 110.438
PHY-3002 : Step(152): len = 144246, overlap = 108.906
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24323, tnet num: 6317, tinst num: 5187, tnode num: 30089, tedge num: 40294.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.154624s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (100.1%)

RUN-1004 : used memory is 245 MB, reserved memory is 224 MB, peak memory is 256 MB
OPT-1001 : Total overflow 307.06 peak overflow 3.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6319.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 168168, over cnt = 741(2%), over = 3023, worst = 24
PHY-1001 : End global iterations;  0.354563s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (149.8%)

PHY-1001 : Congestion index: top1 = 48.75, top5 = 36.94, top10 = 30.09, top15 = 25.55.
PHY-1001 : End incremental global routing;  0.458520s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (143.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.150830s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.715444s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (126.7%)

OPT-1001 : Current memory(MB): used = 283, reserve = 262, peak = 283.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4500/6319.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 168168, over cnt = 741(2%), over = 3023, worst = 24
PHY-1002 : len = 186472, over cnt = 489(1%), over = 1319, worst = 19
PHY-1002 : len = 197688, over cnt = 197(0%), over = 417, worst = 10
PHY-1002 : len = 201080, over cnt = 90(0%), over = 169, worst = 8
PHY-1002 : len = 203408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.461719s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (121.8%)

PHY-1001 : Congestion index: top1 = 40.26, top5 = 33.42, top10 = 28.85, top15 = 25.76.
OPT-1001 : End congestion update;  0.552089s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (118.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114901s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.8%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.667134s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (117.1%)

OPT-1001 : Current memory(MB): used = 287, reserve = 266, peak = 287.
OPT-1001 : End physical optimization;  2.585290s wall, 2.812500s user + 0.062500s system = 2.875000s CPU (111.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2175 LUT to BLE ...
SYN-4008 : Packed 2175 LUT and 909 SEQ to BLE.
SYN-4003 : Packing 862 remaining SEQ's ...
SYN-4005 : Packed 538 SEQ with LUT/SLICE
SYN-4006 : 864 single LUT's are left
SYN-4006 : 324 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2499/4760 primitive instances ...
PHY-3001 : End packing;  0.242081s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2639 instances
RUN-1001 : 1233 mslices, 1234 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 5466 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3480 nets have 2 pins
RUN-1001 : 1352 nets have [3 - 5] pins
RUN-1001 : 474 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 2637 instances, 2467 slices, 197 macros(1070 instances: 690 mslices 380 lslices)
PHY-3001 : Cell area utilization is 30%
PHY-3001 : After packing: Len = 145991, Over = 155
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 21302, tnet num: 5464, tinst num: 2637, tnode num: 25505, tedge num: 36787.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.224263s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (99.5%)

RUN-1004 : used memory is 291 MB, reserved memory is 272 MB, peak memory is 291 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.337917s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50958e-05
PHY-3002 : Step(153): len = 141863, overlap = 155
PHY-3002 : Step(154): len = 140468, overlap = 158.5
PHY-3002 : Step(155): len = 136418, overlap = 159
PHY-3002 : Step(156): len = 134366, overlap = 160.25
PHY-3002 : Step(157): len = 133842, overlap = 160.25
PHY-3002 : Step(158): len = 133424, overlap = 161.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01916e-05
PHY-3002 : Step(159): len = 134888, overlap = 158.5
PHY-3002 : Step(160): len = 135647, overlap = 157.75
PHY-3002 : Step(161): len = 138131, overlap = 157.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100383
PHY-3002 : Step(162): len = 141646, overlap = 152
PHY-3002 : Step(163): len = 143020, overlap = 148.25
PHY-3002 : Step(164): len = 148197, overlap = 140
PHY-3002 : Step(165): len = 149049, overlap = 130.75
PHY-3002 : Step(166): len = 149256, overlap = 127.75
PHY-3002 : Step(167): len = 148296, overlap = 124.75
PHY-3002 : Step(168): len = 147538, overlap = 122
PHY-3002 : Step(169): len = 147136, overlap = 120.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000198332
PHY-3002 : Step(170): len = 150386, overlap = 118.5
PHY-3002 : Step(171): len = 151933, overlap = 120.75
PHY-3002 : Step(172): len = 152559, overlap = 117.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000396663
PHY-3002 : Step(173): len = 155518, overlap = 109
PHY-3002 : Step(174): len = 156303, overlap = 109.25
PHY-3002 : Step(175): len = 156881, overlap = 106.75
PHY-3002 : Step(176): len = 157080, overlap = 103.5
PHY-3002 : Step(177): len = 157431, overlap = 101
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.372142s wall, 0.187500s user + 0.796875s system = 0.984375s CPU (264.5%)

PHY-3001 : Trial Legalized: Len = 188721
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101854s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000408921
PHY-3002 : Step(178): len = 177425, overlap = 8
PHY-3002 : Step(179): len = 166650, overlap = 33.5
PHY-3002 : Step(180): len = 164060, overlap = 34.5
PHY-3002 : Step(181): len = 162588, overlap = 38.75
PHY-3002 : Step(182): len = 161110, overlap = 40.25
PHY-3002 : Step(183): len = 160206, overlap = 41.25
PHY-3002 : Step(184): len = 158914, overlap = 43
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007968s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 170983, Over = 0
PHY-3001 : Spreading special nets. 29 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017804s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.8%)

PHY-3001 : 35 instances has been re-located, deltaX = 10, deltaY = 22, maxDist = 2.
PHY-3001 : Final: Len = 171644, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 21302, tnet num: 5464, tinst num: 2637, tnode num: 25505, tedge num: 36787.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.325467s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (99.0%)

RUN-1004 : used memory is 288 MB, reserved memory is 269 MB, peak memory is 295 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 231/5466.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 210456, over cnt = 547(1%), over = 901, worst = 9
PHY-1002 : len = 214688, over cnt = 248(0%), over = 357, worst = 7
PHY-1002 : len = 216928, over cnt = 129(0%), over = 185, worst = 5
PHY-1002 : len = 218840, over cnt = 16(0%), over = 19, worst = 3
PHY-1002 : len = 219040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.637117s wall, 1.031250s user + 0.125000s system = 1.156250s CPU (181.5%)

PHY-1001 : Congestion index: top1 = 32.82, top5 = 27.64, top10 = 24.84, top15 = 23.00.
PHY-1001 : End incremental global routing;  0.764809s wall, 1.156250s user + 0.125000s system = 1.281250s CPU (167.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.138944s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.010210s wall, 1.375000s user + 0.140625s system = 1.515625s CPU (150.0%)

OPT-1001 : Current memory(MB): used = 295, reserve = 276, peak = 295.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4570/5466.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 219040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024642s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.4%)

PHY-1001 : Congestion index: top1 = 32.82, top5 = 27.64, top10 = 24.84, top15 = 23.00.
OPT-1001 : End congestion update;  0.124471s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.101149s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (108.1%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.225750s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.8%)

OPT-1001 : Current memory(MB): used = 297, reserve = 278, peak = 297.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.097517s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4570/5466.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 219040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025672s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.7%)

PHY-1001 : Congestion index: top1 = 32.82, top5 = 27.64, top10 = 24.84, top15 = 23.00.
PHY-1001 : End incremental global routing;  0.126147s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.130164s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4570/5466.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 219040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025027s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.4%)

PHY-1001 : Congestion index: top1 = 32.82, top5 = 27.64, top10 = 24.84, top15 = 23.00.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155183s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (90.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.237721s wall, 3.750000s user + 0.156250s system = 3.906250s CPU (120.6%)

RUN-1003 : finish command "place" in  17.144400s wall, 29.296875s user + 9.171875s system = 38.468750s CPU (224.4%)

RUN-1004 : used memory is 277 MB, reserved memory is 256 MB, peak memory is 298 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2639 instances
RUN-1001 : 1233 mslices, 1234 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 5466 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3480 nets have 2 pins
RUN-1001 : 1352 nets have [3 - 5] pins
RUN-1001 : 474 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 21302, tnet num: 5464, tinst num: 2637, tnode num: 25505, tedge num: 36787.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.218050s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (100.1%)

RUN-1004 : used memory is 294 MB, reserved memory is 274 MB, peak memory is 328 MB
PHY-1001 : 1233 mslices, 1234 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 207832, over cnt = 564(1%), over = 914, worst = 9
PHY-1002 : len = 212456, over cnt = 255(0%), over = 363, worst = 7
PHY-1002 : len = 214936, over cnt = 111(0%), over = 159, worst = 5
PHY-1002 : len = 217008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.644570s wall, 0.921875s user + 0.078125s system = 1.000000s CPU (155.1%)

PHY-1001 : Congestion index: top1 = 32.72, top5 = 27.51, top10 = 24.73, top15 = 22.88.
PHY-1001 : End global routing;  0.758764s wall, 1.046875s user + 0.078125s system = 1.125000s CPU (148.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 330, reserve = 311, peak = 330.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 583, reserve = 568, peak = 583.
PHY-1001 : End build detailed router design. 4.017459s wall, 3.984375s user + 0.031250s system = 4.015625s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 65416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.492217s wall, 4.484375s user + 0.000000s system = 4.484375s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 617, reserve = 602, peak = 617.
PHY-1001 : End phase 1; 4.498345s wall, 4.500000s user + 0.000000s system = 4.500000s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 2334 net; 3.308760s wall, 3.312500s user + 0.000000s system = 3.312500s CPU (100.1%)

PHY-1022 : len = 548440, over cnt = 210(0%), over = 210, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 619, reserve = 605, peak = 619.
PHY-1001 : End initial routed; 7.160320s wall, 10.140625s user + 0.015625s system = 10.156250s CPU (141.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4510(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.468314s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 625, reserve = 610, peak = 625.
PHY-1001 : End phase 2; 8.628700s wall, 11.609375s user + 0.015625s system = 11.625000s CPU (134.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 548440, over cnt = 210(0%), over = 210, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.020353s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 545712, over cnt = 58(0%), over = 58, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.296938s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (126.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 546128, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.113777s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (123.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 546232, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.059891s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 546232, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.048058s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4510(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.517134s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 54 feed throughs used by 49 nets
PHY-1001 : End commit to database; 0.574046s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 654, reserve = 640, peak = 654.
PHY-1001 : End phase 3; 2.815293s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (103.8%)

PHY-1003 : Routed, final wirelength = 546232
PHY-1001 : Current memory(MB): used = 655, reserve = 641, peak = 655.
PHY-1001 : End export database. 0.019533s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

PHY-1001 : End detail routing;  20.245393s wall, 23.281250s user + 0.062500s system = 23.343750s CPU (115.3%)

RUN-1003 : finish command "route" in  22.443276s wall, 25.765625s user + 0.140625s system = 25.906250s CPU (115.4%)

RUN-1004 : used memory is 622 MB, reserved memory is 608 MB, peak memory is 655 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4393   out of  19600   22.41%
#reg                     1786   out of  19600    9.11%
#le                      4717
  #lut only              2931   out of   4717   62.14%
  #reg only               324   out of   4717    6.87%
  #lut&reg               1462   out of   4717   30.99%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   749
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                173
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                43
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                33
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_42.q1                        23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_39.q0                        18
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_22.f0           11
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_13.f1    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |4717   |3322    |1071    |1786    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |796    |510     |189     |395     |2       |0       |
|    command1                          |command                                    |48     |47      |0       |45      |0       |0       |
|    control1                          |control_interface                          |97     |67      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |69      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |69      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |42     |24      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |24      |0       |30      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |73      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |73      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |21      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |66      |44      |24      |0       |0       |
|  u_camera_init                       |camera_init                                |572    |556     |13      |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |160    |160     |0       |47      |0       |0       |
|  u_camera_reader                     |camera_reader                              |99     |52      |17      |61      |0       |0       |
|  u_image_process                     |image_process                              |2896   |1920    |798     |1142    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |168    |110     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |156    |101     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |165    |117     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |154    |106     |45      |64      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |906    |636     |253     |263     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |739    |441     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |305     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |82     |52      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |242    |136     |45      |144     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |149    |102     |45      |50      |2       |0       |
|      u_three_martix                  |three_martix                               |149    |102     |45      |50      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |156    |101     |45      |57      |2       |0       |
|      u_three_martix                  |three_martix                               |156    |101     |45      |57      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |47      |14      |53      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |396    |240     |116     |169     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |190    |119     |71      |57      |0       |0       |
|      u_three_martix_2                |three_martix                               |206    |121     |45      |112     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |58     |58      |0       |34      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |153    |127     |10      |28      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3399  
    #2          2       591   
    #3          3       533   
    #4          4       180   
    #5        5-10      491   
    #6        11-50     116   
    #7       51-100      8    
    #8       101-500     5    
    #9        >500       1    
  Average     2.74            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2637
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5466, pip num: 45904
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 54
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2279 valid insts, and 144393 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.590661s wall, 50.703125s user + 0.453125s system = 51.156250s CPU (1114.4%)

RUN-1004 : used memory is 620 MB, reserved memory is 612 MB, peak memory is 806 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_143553.log"
