{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604016607860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604016607867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 20:10:07 2020 " "Processing started: Thu Oct 29 20:10:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604016607867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604016607867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_slt_Oct28 -c mejia_slt_Oct28 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_slt_Oct28 -c mejia_slt_Oct28" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604016607867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604016608153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604016608153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Oct28-arch " "Found design unit 1: mejia_register32_Oct28-arch" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_register32_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604016616769 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Oct28 " "Found entity 1: mejia_register32_Oct28" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_register32_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604016616769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604016616769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_slt_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_slt_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_slt_Oct28-arch " "Found design unit 1: mejia_slt_Oct28-arch" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604016616770 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_slt_Oct28 " "Found entity 1: mejia_slt_Oct28" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604016616770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604016616770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_slt_oct28_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_slt_oct28_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_slt_Oct28_tb-arch_tb " "Found design unit 1: mejia_slt_Oct28_tb-arch_tb" {  } { { "mejia_slt_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604016616770 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_slt_Oct28_tb " "Found entity 1: mejia_slt_Oct28_tb" {  } { { "mejia_slt_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604016616770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604016616770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_comparator_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_comparator_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_comparator_Oct28-arch " "Found design unit 1: mejia_comparator_Oct28-arch" {  } { { "mejia_comparator_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_comparator_Oct28.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604016616771 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_comparator_Oct28 " "Found entity 1: mejia_comparator_Oct28" {  } { { "mejia_comparator_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_comparator_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604016616771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604016616771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_slt_Oct28 " "Elaborating entity \"mejia_slt_Oct28\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604016616794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Oct28 mejia_register32_Oct28:REG_RS " "Elaborating entity \"mejia_register32_Oct28\" for hierarchy \"mejia_register32_Oct28:REG_RS\"" {  } { { "mejia_slt_Oct28.vhd" "REG_RS" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604016616795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_comparator_Oct28 mejia_comparator_Oct28:SLT_OP " "Elaborating entity \"mejia_comparator_Oct28\" for hierarchy \"mejia_comparator_Oct28:SLT_OP\"" {  } { { "mejia_slt_Oct28.vhd" "SLT_OP" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604016616796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[1\] GND " "Pin \"RDout\[1\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[2\] GND " "Pin \"RDout\[2\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[3\] GND " "Pin \"RDout\[3\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[4\] GND " "Pin \"RDout\[4\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[5\] GND " "Pin \"RDout\[5\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[6\] GND " "Pin \"RDout\[6\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[7\] GND " "Pin \"RDout\[7\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[8\] GND " "Pin \"RDout\[8\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[9\] GND " "Pin \"RDout\[9\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[10\] GND " "Pin \"RDout\[10\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[11\] GND " "Pin \"RDout\[11\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[12\] GND " "Pin \"RDout\[12\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[13\] GND " "Pin \"RDout\[13\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[14\] GND " "Pin \"RDout\[14\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[15\] GND " "Pin \"RDout\[15\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[16\] GND " "Pin \"RDout\[16\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[17\] GND " "Pin \"RDout\[17\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[18\] GND " "Pin \"RDout\[18\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[19\] GND " "Pin \"RDout\[19\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[20\] GND " "Pin \"RDout\[20\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[21\] GND " "Pin \"RDout\[21\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[22\] GND " "Pin \"RDout\[22\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[23\] GND " "Pin \"RDout\[23\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[24\] GND " "Pin \"RDout\[24\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[25\] GND " "Pin \"RDout\[25\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[26\] GND " "Pin \"RDout\[26\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[27\] GND " "Pin \"RDout\[27\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[28\] GND " "Pin \"RDout\[28\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[29\] GND " "Pin \"RDout\[29\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[30\] GND " "Pin \"RDout\[30\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDout\[31\] GND " "Pin \"RDout\[31\]\" is stuck at GND" {  } { { "mejia_slt_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slt/mejia_slt_Oct28.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604016617417 "|mejia_slt_Oct28|RDout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604016617417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604016617484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604016617821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604016617821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604016617886 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604016617886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604016617886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604016617886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604016617917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 20:10:17 2020 " "Processing ended: Thu Oct 29 20:10:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604016617917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604016617917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604016617917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604016617917 ""}
