RAM32.v,verilog,xil_defaultlib,../../../../RISC_V.srcs/sources_1/ip/RAM32/sim/RAM32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
