# do DAC_Input.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DAC_Input
# 
# Top level modules:
# 	DAC_Input
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DAC_Input_vlg_sample_tst
# -- Compiling module DAC_Input_vlg_check_tst
# -- Compiling module DAC_Input_vlg_vec_tst
# 
# Top level modules:
# 	DAC_Input_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.DAC_Input_vlg_vec_tst 
# Loading work.DAC_Input_vlg_vec_tst
# Loading work.DAC_Input
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_ram_block
# Loading cycloneiii_ver.cycloneiii_ram_register
# Loading cycloneiii_ver.cycloneiii_ram_pulse_generator
# Loading work.DAC_Input_vlg_sample_tst
# Loading work.DAC_Input_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port DMP :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port XMT :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port SCL :: @time = 1010000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port BCK :: @time = 1090000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LCK :: @time = 5730000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port DIN :: @time = 27810000.000 ps
#      Expected value = 0
#      Real value = 1
#           6 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform.vwf.vt(347)
#    Time: 100 us  Iteration: 0  Instance: /DAC_Input_vlg_vec_tst/tb_out
