{
  "sha": "e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
  "node_id": "C_kwDOANOeidoAKGUxNGM5Y2I2Yzg4ZTNkYmNiYWVmNGUwZjYyZjhlMDdlY2UxN2I1MWI",
  "commit": {
    "author": {
      "name": "Richard Sandiford",
      "email": "richard.sandiford@arm.com",
      "date": "2021-12-02T15:00:56Z"
    },
    "committer": {
      "name": "Richard Sandiford",
      "email": "richard.sandiford@arm.com",
      "date": "2021-12-02T15:00:56Z"
    },
    "message": "aarch64: Add id_aa64isar2_el1\n\nArmv8.8-A defines a read-only system register called id_aa64isar2_el1.\nThe register was previously RES0 and should therefore be accepted\nat all architecture levels.\n[https://developer.arm.com/documentation/ddi0595/2021-09/AArch64-Registers/ID-AA64ISAR2-EL1--AArch64-Instruction-Set-Attribute-Register-2?lang=en]\n\nopcodes/\n\t* aarch64-opc.c (aarch64_sys_regs): Add id_aa64isar2_el1.\n\ngas/\n\t* testsuite/gas/aarch64/sysreg-diagnostic.s: Test writes to\n\tid_aa64isar2_el1.\n\t* testsuite/gas/aarch64/sysreg-diagnostic.d: Update accordingly.\n\t* testsuite/gas/aarch64/sysreg-diagnostic.l: Likewise.\n\t* testsuite/gas/aarch64/sysreg.s: Test reads from\n\tid_aa64isar2_el1.\n\t* testsuite/gas/aarch64/sysreg.d: Update accordingly.",
    "tree": {
      "sha": "aba47ab38cf70e915e3dd89b2b4530f64ab1f147",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/aba47ab38cf70e915e3dd89b2b4530f64ab1f147"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/comments",
  "author": {
    "login": "rsandifo-arm",
    "id": 28043039,
    "node_id": "MDQ6VXNlcjI4MDQzMDM5",
    "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/rsandifo-arm",
    "html_url": "https://github.com/rsandifo-arm",
    "followers_url": "https://api.github.com/users/rsandifo-arm/followers",
    "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs",
    "repos_url": "https://api.github.com/users/rsandifo-arm/repos",
    "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "rsandifo-arm",
    "id": 28043039,
    "node_id": "MDQ6VXNlcjI4MDQzMDM5",
    "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/rsandifo-arm",
    "html_url": "https://github.com/rsandifo-arm",
    "followers_url": "https://api.github.com/users/rsandifo-arm/followers",
    "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs",
    "repos_url": "https://api.github.com/users/rsandifo-arm/repos",
    "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "175eafaf378659f6798c5b1b7591e9a3b1abd042",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/175eafaf378659f6798c5b1b7591e9a3b1abd042",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/175eafaf378659f6798c5b1b7591e9a3b1abd042"
    }
  ],
  "stats": {
    "total": 9,
    "additions": 9,
    "deletions": 0
  },
  "files": [
    {
      "sha": "7059fbe3c8e9343a2c8323ff0ad79bd932a1457f",
      "filename": "gas/testsuite/gas/aarch64/sysreg-diagnostic.d",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg-diagnostic.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg-diagnostic.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg-diagnostic.d?ref=e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
      "patch": "@@ -12,3 +12,4 @@ Disassembly of section \\.text:\n .*:\td5330503 \tmrs\tx3, dbgdtrrx_el0\n .*:\td5330503 \tmrs\tx3, dbgdtrrx_el0\n .*:\td5180003 \tmsr\tmidr_el1, x3  // note: writing to a read-only register\n+.*:\td5180640 \tmsr\tid_aa64isar2_el1, x0  // note: writing to a read-only register"
    },
    {
      "sha": "e9a41a2a3d2546834ba4f35fbdc721c055e735ba",
      "filename": "gas/testsuite/gas/aarch64/sysreg-diagnostic.l",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg-diagnostic.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg-diagnostic.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg-diagnostic.l?ref=e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
      "patch": "@@ -2,3 +2,4 @@\n .*:3: Warning: specified register cannot be written to at operand 1 -- `msr dbgdtrrx_el0,x3'\n .*:5: Warning: specified register cannot be read from at operand 2 -- `mrs x3,dbgdtrtx_el0'\n .*:6: Warning: specified register cannot be written to at operand 1 -- `msr midr_el1,x3'\n+.*:7: Warning: specified register cannot be written to at operand 1 -- `msr id_aa64isar2_el1,x0'"
    },
    {
      "sha": "a689cdceae54770d2f3092907f792e74a6ab4708",
      "filename": "gas/testsuite/gas/aarch64/sysreg-diagnostic.s",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg-diagnostic.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg-diagnostic.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg-diagnostic.s?ref=e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
      "patch": "@@ -4,3 +4,4 @@\n \tmrs     x3, dbgdtrrx_el0\n \tmrs     x3, dbgdtrtx_el0\n \tmsr     midr_el1, x3\n+\tmsr\tid_aa64isar2_el1, x0"
    },
    {
      "sha": "704666d48c8b6aebf3c4fe4e987cc81f32ec0335",
      "filename": "gas/testsuite/gas/aarch64/sysreg.d",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg.d?ref=e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
      "patch": "@@ -29,3 +29,5 @@ Disassembly of section \\.text:\n   54:\td5184b00 \tmsr\ts3_0_c4_c11_0, x0\n   58:\td5310300 \tmrs\tx0, trcstatr\n   5c:\td5110300 \tmsr\ttrcstatr, x0\n+  60:\td5380640 \tmrs\tx0, id_aa64isar2_el1\n+  64:\td538065e \tmrs\tx30, id_aa64isar2_el1"
    },
    {
      "sha": "f2e75a863a1f592dbbfb8cbbe083ed342c04c1d4",
      "filename": "gas/testsuite/gas/aarch64/sysreg.s",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/gas/testsuite/gas/aarch64/sysreg.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg.s?ref=e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
      "patch": "@@ -30,3 +30,6 @@\n \n \tmrs x0, s2_1_c0_c3_0\n \tmsr s2_1_c0_c3_0, x0\n+\n+\tmrs x0, id_aa64isar2_el1\n+\tmrs x30, id_aa64isar2_el1"
    },
    {
      "sha": "9b7d7efd43795495d388c264c202703533b817ec",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=e14c9cb6c88e3dbcbaef4e0f62f8e07ece17b51b",
      "patch": "@@ -4082,6 +4082,7 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"id_aa64dfr1_el1\",\tCPENC (3,0,C0,C5,1),\tF_REG_READ),\n   SR_CORE (\"id_aa64isar0_el1\",\tCPENC (3,0,C0,C6,0),\tF_REG_READ),\n   SR_CORE (\"id_aa64isar1_el1\",\tCPENC (3,0,C0,C6,1),\tF_REG_READ),\n+  SR_CORE (\"id_aa64isar2_el1\",\tCPENC (3,0,C0,C6,2),\tF_REG_READ),\n   SR_CORE (\"id_aa64mmfr0_el1\",\tCPENC (3,0,C0,C7,0),\tF_REG_READ),\n   SR_CORE (\"id_aa64mmfr1_el1\",\tCPENC (3,0,C0,C7,1),\tF_REG_READ),\n   SR_CORE (\"id_aa64mmfr2_el1\",\tCPENC (3,0,C0,C7,2),\tF_REG_READ),"
    }
  ]
}