
---------- Begin Simulation Statistics ----------
final_tick                               513553380500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201625                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670720                       # Number of bytes of host memory used
host_op_rate                                   371432                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   495.97                       # Real time elapsed on the host
host_tick_rate                             1035454325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.513553                       # Number of seconds simulated
sim_ticks                                513553380500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.271068                       # CPI: cycles per instruction
system.cpu.discardedOps                          4395                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       805420808                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097361                       # IPC: instructions per cycle
system.cpu.numCycles                       1027106761                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       221685953                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5230873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10494761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5263375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          410                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10527519                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            410                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658205                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649987                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650192                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648842                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987324                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2707                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75856865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856900                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856900                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523871                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523871                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523907                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523907                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 876207870499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 876207870499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 876207870499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 876207870499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121832                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83259.085036                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83259.085036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83258.800225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83258.800225                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262610                       # number of writebacks
system.cpu.dcache.writebacks::total           5262610                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260473                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260473                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263430                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 431651394500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431651394500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 431653934500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431653934500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060933                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060933                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82010.023658                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82010.023658                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82010.007638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82010.007638                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262917                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73346.910112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73346.910112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72202.095808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72202.095808                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73813103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73813103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 876181758999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 876181758999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83259.420355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83259.420355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 431627279000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 431627279000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82010.646080                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82010.646080                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.507042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.507042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2540000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2540000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.933717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263429                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412082                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.933717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178025179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178025179                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070900                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086367                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169098                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32144658                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32144658                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32144658                       # number of overall hits
system.cpu.icache.overall_hits::total        32144658                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          714                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            714                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          714                       # number of overall misses
system.cpu.icache.overall_misses::total           714                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50285000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50285000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50285000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50285000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32145372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32145372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32145372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32145372                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70427.170868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70427.170868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70427.170868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70427.170868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          458                       # number of writebacks
system.cpu.icache.writebacks::total               458                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          714                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          714                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          714                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          714                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49571000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49571000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49571000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49571000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69427.170868                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69427.170868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69427.170868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69427.170868                       # average overall mshr miss latency
system.cpu.icache.replacements                    458                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32144658                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32144658                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          714                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           714                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32145372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32145372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70427.170868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70427.170868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49571000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49571000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69427.170868                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69427.170868                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           244.641346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32145372                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45021.529412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   244.641346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.955630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64291458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64291458                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 513553380500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  122                       # number of demand (read+write) hits
system.l2.demand_hits::total                      240                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 118                       # number of overall hits
system.l2.overall_hits::.cpu.data                 122                       # number of overall hits
system.l2.overall_hits::total                     240                       # number of overall hits
system.l2.demand_misses::.cpu.inst                596                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263308                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263904                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               596                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263308                       # number of overall misses
system.l2.overall_misses::total               5263904                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 423757240500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     423804474000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47233500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 423757240500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    423804474000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264144                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264144                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.834734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999977                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.834734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999977                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79250.838926                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80511.579505                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80511.436759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79250.838926                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80511.579505                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80511.436759                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5230284                       # number of writebacks
system.l2.writebacks::total                   5230284                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263898                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263898                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41273500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 371123833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371165106500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41273500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 371123833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 371165106500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.834734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.834734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69250.838926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70511.597662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70511.454914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69250.838926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70511.597662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70511.454914                       # average overall mshr miss latency
system.l2.replacements                        5231274                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262610                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262610                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          447                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              447                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          447                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          447                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    40                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 423732068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  423732068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80511.141123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80511.141123                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 371101838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371101838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70511.143023                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70511.143023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47233500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47233500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.834734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.834734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79250.838926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79250.838926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          596                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          596                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41273500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41273500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.834734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.834734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69250.838926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69250.838926                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            82                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                82                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25172500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25172500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.775956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.775956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88635.563380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88635.563380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21995000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21995000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.759563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.759563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79118.705036                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79118.705036                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32512.029769                       # Cycle average of tags in use
system.l2.tags.total_refs                    10527457                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999881                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.847893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.239578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32505.942299                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992188                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22472                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89483754                       # Number of tag accesses
system.l2.tags.data_accesses                 89483754                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415418500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326830                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326830                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15550225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4915003                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263897                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5230284                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263897                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230284                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263897                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230284                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 329795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       326830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.105914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.006254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.264267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326828    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326830                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.094958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326498     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              322      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326830                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336889408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334738176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    656.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  513553351000                       # Total gap between requests
system.mem_ctrls.avgGap                      48936.96                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        38144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334737024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 74274.654687040849                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 655922591.088853716850                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 651805706.495587944984                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          596                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263301                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230284                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16853000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 156569626000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12561193291250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28276.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29747.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2401627.39                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        38144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336889408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        38144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        38144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334738176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334738176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          596                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263301                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263897                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5230284                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5230284                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        74275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    655922591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        655996866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        74275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        74275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    651807950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       651807950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    651807950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        74275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    655922591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1307804815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263897                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230266                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       328991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       326941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       326938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       326926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       326985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       326986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326913                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326865                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             57888410250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319485000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       156586479000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10997.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29747.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4837348                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4863911                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       792903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   847.047329                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   726.847552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   306.135850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        31576      3.98%      3.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37365      4.71%      8.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        35366      4.46%     13.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        27866      3.51%     16.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        25257      3.19%     19.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        31908      4.02%     23.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        28588      3.61%     27.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        46316      5.84%     33.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       528661     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       792903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336889408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334737024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              655.996866                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              651.805706                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2830960020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1504687140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18794779080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13653061380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40539195840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 122023733250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  94447670400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  293794087110                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.080914                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 241538575500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17148560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 254866245000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2830374540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1504379745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789445500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13648927140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40539195840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 121890624570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  94559761920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  293762709255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.019814                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 241832917250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17148560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 254571903250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                874                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5230284                       # Transaction distribution
system.membus.trans_dist::CleanEvict              580                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           874                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15758658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15758658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671627584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671627584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263897                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31438483500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27687608750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10492894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          366                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1886                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15789776                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15791662                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        75008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673666496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673741504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5231274                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334738176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10495418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10494953    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    465      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10495418                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 513553380500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10526827500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1071000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7895146494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
