20:21:53 DEBUG : Logs will be stored at 'F:/Education/FPGA_Labs/Lab8/IDE.log'.
20:21:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Education\FPGA_Labs\Lab8\temp_xsdb_launch_script.tcl
20:21:58 INFO  : Registering command handlers for Vitis TCF services
20:22:00 INFO  : Platform repository initialization has completed.
20:22:03 INFO  : XSCT server has started successfully.
20:22:03 INFO  : Successfully done setting XSCT server connection channel  
20:22:06 INFO  : plnx-install-location is set to ''
20:22:06 INFO  : Successfully done setting workspace for the tool. 
20:22:06 INFO  : Successfully done query RDI_DATADIR 
20:23:14 INFO  : Result from executing command 'getProjects': Lab8_BD_wrapper
20:23:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:23:14 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:23:14 INFO  : Platform 'Lab8_BD_wrapper' is added to custom repositories.
20:23:22 INFO  : Platform 'Lab8_BD_wrapper' is added to custom repositories.
20:25:59 INFO  : Result from executing command 'getProjects': Lab8_BD_wrapper
20:25:59 INFO  : Result from executing command 'getPlatforms': Lab8_BD_wrapper|F:/Education/FPGA_Labs/Lab8/Lab8_BD_wrapper/export/Lab8_BD_wrapper/Lab8_BD_wrapper.xpfm;xilinx_zcu102_base_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:26:11 INFO  : Checking for BSP changes to sync application flags for project 'Lab8_Vitis'...
20:26:11 INFO  : Updating application flags with new BSP settings...
20:26:11 INFO  : Successfully updated application flags for project Lab8_Vitis.
20:26:29 INFO  : Checking for BSP changes to sync application flags for project 'Lab8_Vitis'...
20:29:58 INFO  : Generated template bif file for zynq_fsbl_system
20:30:49 INFO  : Invoking Bootgen: bootgen -image zynq_fsbl_system.bif -arch zynq -o F:/Education/FPGA_Labs/Lab8/zynq_fsbl_system/_ide/bootimage/BOOT.bin
20:30:51 INFO  : Bootgen command execution is done.
20:40:22 INFO  : Checking for BSP changes to sync application flags for project 'zynq_fsbl'...
20:44:17 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o F:/Education/FPGA_Labs/Lab8/image/BOOT.bin
20:44:17 INFO  : Creating new bif file F:\Education\FPGA_Labs\Lab8\image\output.bif
20:44:19 INFO  : Bootgen command execution is done.
21:48:03 INFO  : Checking for BSP changes to sync application flags for project 'lab8_sd'...
21:48:52 INFO  : Checking for BSP changes to sync application flags for project 'lab8_sd'...
21:49:29 INFO  : Checking for BSP changes to sync application flags for project 'lab8_sd'...
21:51:11 INFO  : Checking for BSP changes to sync application flags for project 'lab8_sd'...
