
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#number of equivalent faults = 1051
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'110111111001101011000001011000111100011101011110100101010010'
T'000111101101011101010100101000001101000010000110001110100010'
T'011011101100111111111101101011001011100010101010111100010100'
T'001110001011111001101101011111001101001110000000111001010101'
T'011100110010001110010011000010111001000001000001000001100111'
T'101101001110110111001000000000110101000110001011011111011011'
T'001000000101000000110100010000111100010001110010010011111010'
T'111100100100001000100000010111000100100011011111001001011000'
T'110100010100000111100101101110101101101111100111100110100011'
T'100110100011111010110000100100000000001001010111100010001011'
T'101011011011000000100111110011101111110110110010010001111100'
T'101011111110011111000011101101111011000001100001100001010001'
T'111011111010011111011101000111011000111100101010000011010010'
T'111110001111010111000101100111101010010011000001111111011001'
T'111111001111101101101101010010001001000101001000110001101010'
T'100111001000100001001101000001111111010111110110010001000100'
T'010111010001110011001110010111110011010010111011100000101110'
T'100011010010111011011011001110010100110110010000000100011000'
T'011001011011010110110010111011110010001110010111100100001110'
T'100111101100000011011001001110101010100111100100100001011011'
T'101001110111101001001001111111000010100011100100000101000111'
T'101010111110101111011110100011010101110100001000110000110101'
T'011011010011010110010010010100111011011100110100110000100101'
T'100000110010010001100101110000101100111101110100010000100101'
T'011011011011011000011101101101011110000111010111010000110101'
T'111111101011010101001111000010111110010110110110100001001010'
T'101110001010010111010111100001110111111100101110110110000000'
T'100111011110001101110010001101010010011100100001000101011110'
T'111110011010010001011100000100011101110100001101010010011100'
T'101010111111101010011111000111110010110111001110000001000010'
T'010110001001010100001100011011110010010010100111100110011010'
T'101111111010010110111000001100101110011000011001101100000101'
T'010100010010000010010100000011011101101001011100100000000100'
T'101100001110001100011011001110111011010010110101110100011100'
T'011000101010011011010111001011100011101010001101100000011011'
T'100101001010011011001111000100000111101111100001010000111000'
T'101111101110110111001100011100000000011001010000000111101010'
T'110111001010010110110100000101111000000110001001110111100100'
T'010000111000011100000111100001100000000010000100100000110111'
T'100000010011111100100000100110101000110111011000000000000011'
T'111111111010001110111011011100110000110101010110010011000110'
T'111001110111010000110010001100110011111110010010000100010000'
T'101011110101100111110011010101000010001100010000011011000000'
T'010100110111110000110101110010010010100101000111100111110011'
T'101110110110100100111110100100000111010111000001100011110000'
T'110111111001000111101010000110000001110111000110110111001101'
T'100111011100011110111000010000000110000011111110010110001010'
T'100011001110010110001100111000001101110010000001000110001000'
T'011110001010010101000110111010001111001010100001010010101100'
T'110111001110111110001100000100101000100000100011000011101011'
T'110111111110001111111110011001101001100100010101110101000110'
T'110110111011011100001001011000011100111100011101000010100100'
T'101111001000000110101100000011100000100101110110100010100101'
T'001111111111100101000010100000000000011111101000011011100011'
T'000010110011011010100000011000101101100001000111000001000111'
T'000011000001000100000000100001101001100111111001000010011110'
T'111011100000011111001001011010011001010001001001010001110100'
T'001100010010010010101001001001011000000011010011101100100110'
T'000101101011010000001000110100001000001000011010111001010101'
T'011010011000100011111100100001100000100010101101101000011100'
T'011111110001000011001100000101010010101011110010001000111000'
T'101110101010010110010100111000011010001100000100111000100001'

#number of aborted faults = 59

#number of redundant faults = 329

#number of calling podem1 = 450

#total number of backtracks = 3511

#FAULT COVERAGE RESULTS :
#number of test vectors = 62
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1254
#total gate fault coverage = 59.60%
#number of equivalent gate faults (collapsed) = 1051
#number of equivalent detected faults = 663
#equivalent gate fault coverage = 63.08%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 0.1s 0.1s
