/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs.c 1.109 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs.c
 * Purpose:	Independent register descriptions.
 */

#include <soc/types.h>
#include <soc/robo/mcm/allenum.h>
#include <soc/robo/mcm/intenum.h>
#include <soc/robo/mcm/memregs.h>

/* Support no reset values/masks w/o diag shell */

#if !defined(SOC_NO_RESET_VALS)
    #define SOC_RESET_VAL_DEC(_lo, _hi) _lo, _hi,
    #define SOC_RESET_MASK_DEC(_lo, _hi) _lo, _hi,
#else
    #define SOC_RESET_VAL_DEC(_lo, _hi)
    #define SOC_RESET_MASK_DEC(_lo, _hi)
#endif

extern int soc_robo_block_list[][4];

/*
 * The array soc_robo_reg_list is indexed by soc_reg_int_t; it describes
 * all versions of registers for all chips.  Chip register arrays index
 * into this summary.
 */

soc_reg_info_t soc_robo_reg_list[] = {
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ACTLSTSr_ROBO */
        /* reg            ACTLSTSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ACTLSTS_BCM5389_A0r_ROBO */
        /* reg            ACTLSTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ACT_POL_DATAr_ROBO */
        /* reg            ACT_POL_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2070,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 17,
        /* *fields     */ soc_ACT_POL_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_ACT_POL_DATA0r_ROBO */
        /* reg            ACT_POL_DATA0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa050,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_ACT_POL_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_ACT_POL_DATA1r_ROBO */
        /* reg            ACT_POL_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa054,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_ACT_POL_DATA1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ACT_POL_DATA2r_ROBO */
        /* reg            ACT_POL_DATA2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa058,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ACT_POL_DATA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_ACT_POL_DATA0_BCM89500_A0r_ROBO */
        /* reg            ACT_POL_DATA0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa050,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_ACT_POL_DATA0_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ACT_POL_DATA1_BCM53020_A0r_ROBO */
        /* reg            ACT_POL_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa054,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_ACT_POL_DATA1_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_ACT_POL_DATA1_BCM53125_A0r_ROBO */
        /* reg            ACT_POL_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa054,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_ACT_POL_DATA1_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ACT_POL_DATA1_BCM89500_A0r_ROBO */
        /* reg            ACT_POL_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa054,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ACT_POL_DATA1_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_AEGSTSr_ROBO */
        /* reg            AEGSTSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_AEGSTS_BCM5389_A0r_ROBO */
        /* reg            AEGSTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_AGEOUT_CTLr_ROBO */
        /* reg            AGEOUT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4504,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_AGEOUT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_AGEOUT_CTL_BCM53280_A0r_ROBO */
        /* reg            AGEOUT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_AGEOUT_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_AMODE2r_ROBO */
        /* reg            AMODE2r_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_AMODE2_BCM5389_A0r_ROBO */
        /* reg            AMODE2r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_AMPHYr_ROBO */
        /* reg            AMPHYr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa03c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_AMPHY_BCM5389_A0r_ROBO */
        /* reg            AMPHYr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ANADVr_ROBO */
        /* reg            ANADVr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ANADV_BCM53101_A0r_ROBO */
        /* reg            ANADVr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_ANADV_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_ANADV_BCM53280_A0r_ROBO */
        /* reg            ANADVr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADV_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ANADV_BCM5389_A0r_ROBO */
        /* reg            ANADVr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ANADV_EXT_P5r_ROBO */
        /* reg            ANADV_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADV_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ANEXPr_ROBO */
        /* reg            ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ANEXP_BCM53101_A0r_ROBO */
        /* reg            ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_ANEXP_BCM53280_A0r_ROBO */
        /* reg            ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ANEXP_BCM5389_A0r_ROBO */
        /* reg            ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ANEXP_EXT_P5r_ROBO */
        /* reg            ANEXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_ANLPAr_ROBO */
        /* reg            ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ANLPARr_ROBO */
        /* reg            ANLPARr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ANLPAR_BCM5389_A0r_ROBO */
        /* reg            ANLPARr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ANLPA_BCM53101_A0r_ROBO */
        /* reg            ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ANLPA_EXT_P5r_ROBO */
        /* reg            ANLPA_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ANNXPr_ROBO */
        /* reg            ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ANNXP_BCM53101_A0r_ROBO */
        /* reg            ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_ANNXP_BCM53280_A0r_ROBO */
        /* reg            ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ANNXP_BCM5389_A0r_ROBO */
        /* reg            ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ANNXP_EXT_P5r_ROBO */
        /* reg            ANNXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ARLACCS_REG_SPARE0r_ROBO */
        /* reg            ARLACCS_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x590,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARLACCS_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ARLACCS_REG_SPARE1r_ROBO */
        /* reg            ARLACCS_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x594,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARLACCS_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_ENTRY_0r_ROBO */
        /* reg            ARLA_ENTRY_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_ENTRY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_ENTRY_1r_ROBO */
        /* reg            ARLA_ENTRY_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_ENTRY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY0r_ROBO */
        /* reg            ARLA_FWD_ENTRY0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY1r_ROBO */
        /* reg            ARLA_FWD_ENTRY1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY2r_ROBO */
        /* reg            ARLA_FWD_ENTRY2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x538,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY3r_ROBO */
        /* reg            ARLA_FWD_ENTRY3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x548,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY0_BCM53101_A0r_ROBO */
        /* reg            ARLA_FWD_ENTRY0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5389_A0r_ROBO */
        /* reg            ARLA_FWD_ENTRY0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY1_BCM53101_A0r_ROBO */
        /* reg            ARLA_FWD_ENTRY1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5389_A0r_ROBO */
        /* reg            ARLA_FWD_ENTRY1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY2_BCM53101_A0r_ROBO */
        /* reg            ARLA_FWD_ENTRY2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x538,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY3_BCM53101_A0r_ROBO */
        /* reg            ARLA_FWD_ENTRY3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x548,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53242_A0) || \
    defined(BCM_53262_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_MACr_ROBO */
        /* reg            ARLA_MACr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x502,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARLA_MACr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY0r_ROBO */
        /* reg            ARLA_MACVID_ENTRY0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY1r_ROBO */
        /* reg            ARLA_MACVID_ENTRY1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY2r_ROBO */
        /* reg            ARLA_MACVID_ENTRY2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY3r_ROBO */
        /* reg            ARLA_MACVID_ENTRY3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x540,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM53101_A0r_ROBO */
        /* reg            ARLA_MACVID_ENTRY0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5389_A0r_ROBO */
        /* reg            ARLA_MACVID_ENTRY0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM53101_A0r_ROBO */
        /* reg            ARLA_MACVID_ENTRY1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5389_A0r_ROBO */
        /* reg            ARLA_MACVID_ENTRY1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY2_BCM53101_A0r_ROBO */
        /* reg            ARLA_MACVID_ENTRY2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY3_BCM53101_A0r_ROBO */
        /* reg            ARLA_MACVID_ENTRY3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x540,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_RWCTLr_ROBO */
        /* reg            ARLA_RWCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_ARLA_RWCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ARLA_RWCTL_BCM53020_A0r_ROBO */
        /* reg            ARLA_RWCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_ARLA_RWCTL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_RWCTL_BCM53101_A0r_ROBO */
        /* reg            ARLA_RWCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_RWCTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_RWCTL_BCM53115_A0r_ROBO */
        /* reg            ARLA_RWCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_RWCTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_SRCH_ADRr_ROBO */
        /* reg            ARLA_SRCH_ADRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x552,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_ADRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_SRCH_ADR_BCM53115_A0r_ROBO */
        /* reg            ARLA_SRCH_ADRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x551,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_SRCH_ADR_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_SRCH_ADR_BCM5389_A0r_ROBO */
        /* reg            ARLA_SRCH_ADRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x531,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_SRCH_ADR_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTLr_ROBO */
        /* reg            ARLA_SRCH_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x550,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTL_BCM53101_A0r_ROBO */
        /* reg            ARLA_SRCH_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x550,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTL_BCM53115_A0r_ROBO */
        /* reg            ARLA_SRCH_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x550,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTL_BCM5389_A0r_ROBO */
        /* reg            ARLA_SRCH_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLTr_ROBO */
        /* reg            ARLA_SRCH_RSLTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x554,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_1r_ROBO */
        /* reg            ARLA_SRCH_RSLT_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x578,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_0_MACVIDr_ROBO */
        /* reg            ARLA_SRCH_RSLT_0_MACVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x560,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_0_MACVIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_0_MACVID_BCM53101_A0r_ROBO */
        /* reg            ARLA_SRCH_RSLT_0_MACVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x560,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_0_MACVID_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM53101_A0r_ROBO */
        /* reg            ARLA_SRCH_RSLT_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x578,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_1_MACVIDr_ROBO */
        /* reg            ARLA_SRCH_RSLT_1_MACVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x570,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_0_MACVIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_1_MACVID_BCM53101_A0r_ROBO */
        /* reg            ARLA_SRCH_RSLT_1_MACVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x570,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_0_MACVID_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_BCM53101_A0r_ROBO */
        /* reg            ARLA_SRCH_RSLTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x568,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_BCM53115_A0r_ROBO */
        /* reg            ARLA_SRCH_RSLTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x568,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_BCM5389_A0r_ROBO */
        /* reg            ARLA_SRCH_RSLTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x53b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_MACVIDr_ROBO */
        /* reg            ARLA_SRCH_RSLT_MACVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x533,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_MACVIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_VIDr_ROBO */
        /* reg            ARLA_SRCH_RSLT_VIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x55c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_VIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_VIDr_ROBO */
        /* reg            ARLA_VIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_VID_BCM53115_A0r_ROBO */
        /* reg            ARLA_VIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VID_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_VID_ENTRY_0r_ROBO */
        /* reg            ARLA_VID_ENTRY_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VID_ENTRY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_VID_ENTRY_1r_ROBO */
        /* reg            ARLA_VID_ENTRY_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VID_ENTRY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ADDRr_ROBO */
        /* reg            ARLA_VTBL_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x581,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VTBL_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ADDR_BCM53101_A0r_ROBO */
        /* reg            ARLA_VTBL_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x581,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VTBL_ADDR_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ADDR_BCM5389_A0r_ROBO */
        /* reg            ARLA_VTBL_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x561,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VTBL_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ENTRYr_ROBO */
        /* reg            ARLA_VTBL_ENTRYr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x583,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_ARLA_VTBL_ENTRYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ENTRY_BCM53101_A0r_ROBO */
        /* reg            ARLA_VTBL_ENTRYr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x583,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_VTBL_ENTRY_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ENTRY_BCM53125_A0r_ROBO */
        /* reg            ARLA_VTBL_ENTRYr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x583,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_ARLA_VTBL_ENTRY_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5389_A0r_ROBO */
        /* reg            ARLA_VTBL_ENTRYr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x563,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_ARLA_VTBL_ENTRY_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_VTBL_RWCTRLr_ROBO */
        /* reg            ARLA_VTBL_RWCTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x580,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VTBL_RWCTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM53101_A0r_ROBO */
        /* reg            ARLA_VTBL_RWCTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x580,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VTBL_RWCTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5389_A0r_ROBO */
        /* reg            ARLA_VTBL_RWCTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x560,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VTBL_RWCTRL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ARLCTL_REG_SPARE0r_ROBO */
        /* reg            ARLCTL_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x480,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARLCTL_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ARLCTL_REG_SPARE1r_ROBO */
        /* reg            ARLCTL_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x484,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARLCTL_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ARL_BIN_FULL_CNTRr_ROBO */
        /* reg            ARL_BIN_FULL_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x470,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARL_BIN_FULL_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ARL_BIN_FULL_FWDr_ROBO */
        /* reg            ARL_BIN_FULL_FWDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x474,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARL_BIN_FULL_FWDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ASTSSUMr_ROBO */
        /* reg            ASTSSUMr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ASTSSUM_BCM5389_A0r_ROBO */
        /* reg            ASTSSUMr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_CONTROL_STATUSr_ROBO */
        /* reg            AUX_CONTROL_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_AUX_CONTROL_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_CONTROL_STATUS_EXT_P5r_ROBO */
        /* reg            AUX_CONTROL_STATUS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8530,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_AUX_CONTROL_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_MODEr_ROBO */
        /* reg            AUX_MODEr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_AUX_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_MODE2r_ROBO */
        /* reg            AUX_MODE2r_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_AUX_MODE2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000082, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_MODE2_EXT_P5r_ROBO */
        /* reg            AUX_MODE2_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8536,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_AUX_MODE2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000082, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_MODE_EXT_P5r_ROBO */
        /* reg            AUX_MODE_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_AUX_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_MULTI_PHYr_ROBO */
        /* reg            AUX_MULTI_PHYr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_AUX_MULTI_PHYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_MULTI_PHY_EXT_P5r_ROBO */
        /* reg            AUX_MULTI_PHY_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_AUX_MULTI_PHYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_STATUS_SUMMARYr_ROBO */
        /* reg            AUX_STATUS_SUMMARYr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1032,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_AUX_STATUS_SUMMARYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_AUX_STATUS_SUMMARY_EXT_P5r_ROBO */
        /* reg            AUX_STATUS_SUMMARY_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8532,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_AUX_STATUS_SUMMARYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_AVB_AV_EN_CTRLr_ROBO */
        /* reg            AVB_AV_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4600,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AVB_AV_EN_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_AVB_AV_EN_CTRL_BCM53128_A0r_ROBO */
        /* reg            AVB_AV_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AVB_AV_EN_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_AVB_C4_BW_CNTLr_ROBO */
        /* reg            AVB_C4_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9060,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_C4_BW_CNTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_AVB_C4_BW_CNTL_BCM53128_A0r_ROBO */
        /* reg            AVB_C4_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9060,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_C4_BW_CNTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_AVB_C5_BW_CNTLr_ROBO */
        /* reg            AVB_C5_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RESE_C5_BW_CNTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_AVB_C5_BW_CNTL_BCM53128_A0r_ROBO */
        /* reg            AVB_C5_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RESE_C5_BW_CNTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_AVB_EGRESS_TS_PORTMAPr_ROBO */
        /* reg            AVB_EGRESS_TS_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4620,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AVB_EGRESS_TS_PORTMAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_AVB_EGRESS_TS_TM_STAMPr_ROBO */
        /* reg            AVB_EGRESS_TS_TM_STAMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4628,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_EGRESS_TM_STAMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_AVB_LNK_STATUSr_ROBO */
        /* reg            AVB_LNK_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4640,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AVB_LNK_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_AVB_MAX_AV_PKT_SZr_ROBO */
        /* reg            AVB_MAX_AV_PKT_SZr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x460c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AVB_MAX_AV_PKT_SZr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_AVB_REG_SPARE0r_ROBO */
        /* reg            AVB_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90d0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_AVB_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_AVB_REG_SPARE1r_ROBO */
        /* reg            AVB_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90d4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_AVB_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_AVB_TIME_STAMP_ENr_ROBO */
        /* reg            AVB_TIME_STAMP_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AVB_TIME_STAMP_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_AVB_TM_ADJr_ROBO */
        /* reg            AVB_TM_ADJr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4614,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_AVB_TM_ADJr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_AVB_TM_BASEr_ROBO */
        /* reg            AVB_TM_BASEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4610,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_TM_BASEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_AUX_CONTROLr_ROBO */
        /* reg            B100X_AUX_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_B100X_AUX_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_AUX_CONTROL_EXT_P5r_ROBO */
        /* reg            B100X_AUX_CONTROL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8520,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_B100X_AUX_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_AUX_STATUSr_ROBO */
        /* reg            B100X_AUX_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_B100X_AUX_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_AUX_STATUS_EXT_P5r_ROBO */
        /* reg            B100X_AUX_STATUS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8522,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_B100X_AUX_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_DISCONNECT_COUNTERr_ROBO */
        /* reg            B100X_DISCONNECT_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1028,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_B100X_DISCONNECT_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_DISCONNECT_COUNTER_EXT_P5r_ROBO */
        /* reg            B100X_DISCONNECT_COUNTER_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8528,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_B100X_DISCONNECT_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_FALSE_CARRIER_SENSE_COUNTERr_ROBO */
        /* reg            B100X_FALSE_CARRIER_SENSE_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_B100X_FALSE_CARRIER_SENSE_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5r_ROBO */
        /* reg            B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8526,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_B100X_FALSE_CARRIER_SENSE_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_RX_ERROR_COUNTERr_ROBO */
        /* reg            B100X_RX_ERROR_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_B100X_RX_ERROR_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B100X_RX_ERROR_COUNTER_EXT_P5r_ROBO */
        /* reg            B100X_RX_ERROR_COUNTER_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8524,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_B100X_RX_ERROR_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B10T_AUX_STATUSr_ROBO */
        /* reg            B10T_AUX_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_B10T_AUX_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_B10T_AUX_STATUS_EXT_P5r_ROBO */
        /* reg            B10T_AUX_STATUS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8538,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_B10T_AUX_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_BCAST_FWD_MAPr_ROBO */
        /* reg            BCAST_FWD_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BCAST_FWD_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_BCAST_FWD_MAP_BCM53262_A0r_ROBO */
        /* reg            BCAST_FWD_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BCAST_FWD_MAP_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BCM8021Q_REG_SPARE0r_ROBO */
        /* reg            BCM8021Q_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3460,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BCM8021Q_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BCM8021Q_REG_SPARE1r_ROBO */
        /* reg            BCM8021Q_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3464,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BCM8021Q_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BC_SUPPRESS_REG_SPARE0r_ROBO */
        /* reg            BC_SUPPRESS_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41d0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUPPRESS_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BC_SUPPRESS_REG_SPARE1r_ROBO */
        /* reg            BC_SUPPRESS_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41d4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUPPRESS_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMPr_ROBO */
        /* reg            BC_SUP_PKTDROP_CNT_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMP_BCM53101_A0r_ROBO */
        /* reg            BC_SUP_PKTDROP_CNT_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_Pr_ROBO */
        /* reg            BC_SUP_PKTDROP_CNT_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P7r_ROBO */
        /* reg            BC_SUP_PKTDROP_CNT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x416c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53101_A0r_ROBO */
        /* reg            BC_SUP_PKTDROP_CNT_Pr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53118_A0r_ROBO */
        /* reg            BC_SUP_PKTDROP_CNT_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_ROBO */
        /* reg            BC_SUP_PKTDROP_CNT_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_1_IMPr_ROBO */
        /* reg            BC_SUP_RATECTRL_1_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4143,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BC_SUP_RATECTRL_1_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_1_Pr_ROBO */
        /* reg            BC_SUP_RATECTRL_1_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4134,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BC_SUP_RATECTRL_1_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_1_P7r_ROBO */
        /* reg            BC_SUP_RATECTRL_1_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4142,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BC_SUP_RATECTRL_1_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_IMPr_ROBO */
        /* reg            BC_SUP_RATECTRL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4130,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53020_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4130,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x60008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53101_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4130,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53125_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4130,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_Pr_ROBO */
        /* reg            BC_SUP_RATECTRL_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_P7r_ROBO */
        /* reg            BC_SUP_RATECTRL_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x412c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_P7_BCM53020_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x412c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x60008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53020_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x60008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53101_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_Pr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53118_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53125_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53128_A0r_ROBO */
        /* reg            BC_SUP_RATECTRL_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMP_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BG_SELr_ROBO */
        /* reg            BG_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BG_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_BG_SEL_BCM53280_A0r_ROBO */
        /* reg            BG_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BG_SEL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000097, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_BIST_STSr_ROBO */
        /* reg            BIST_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BIST_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BIST_STS0r_ROBO */
        /* reg            BIST_STS0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 13,
        /* *fields     */ soc_BIST_STS0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BIST_STS1r_ROBO */
        /* reg            BIST_STS1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 12,
        /* *fields     */ soc_BIST_STS1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BIST_STS0_BCM53020_A0r_ROBO */
        /* reg            BIST_STS0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BIST_STS0_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_BIST_STS0_BCM53101_A0r_ROBO */
        /* reg            BIST_STS0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BIST_STS0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BIST_STS0_BCM53115_A0r_ROBO */
        /* reg            BIST_STS0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BIST_STS0_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BIST_STS0_BCM53118_A0r_ROBO */
        /* reg            BIST_STS0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BIST_STS0_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_BIST_STS0_BCM53280_A0r_ROBO */
        /* reg            BIST_STS0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* *fields     */ soc_BIST_STS0_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BIST_STS1_BCM53020_A0r_ROBO */
        /* reg            BIST_STS1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BIST_STS1_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_BIST_STS1_BCM53280_A0r_ROBO */
        /* reg            BIST_STS1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BIST_STS1_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_BIST_STS_BCM53128_A0r_ROBO */
        /* reg            BIST_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BIST_STS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_BIST_STS_BCM5389_A0r_ROBO */
        /* reg            BIST_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_BIST_STS_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BONDING_PADr_ROBO */
        /* reg            BONDING_PADr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BONDING_PADr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_BONDING_PAD_BCM53280_A0r_ROBO */
        /* reg            BONDING_PADr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 8,
        /* *fields     */ soc_BONDING_PAD_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUSr_ROBO */
        /* reg            BONDING_PAD_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BONDING_PAD_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUS_BCM53010_A0r_ROBO */
        /* reg            BONDING_PAD_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BONDING_PAD_STATUS_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUS_BCM53020_A0r_ROBO */
        /* reg            BONDING_PAD_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BONDING_PAD_STATUS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUS_BCM53101_A0r_ROBO */
        /* reg            BONDING_PAD_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BONDING_PAD_STATUS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUS_BCM53118_A0r_ROBO */
        /* reg            BONDING_PAD_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BONDING_PAD_STATUS_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUS_BCM53125_A0r_ROBO */
        /* reg            BONDING_PAD_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BONDING_PAD_STATUS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUS_BCM53128_A0r_ROBO */
        /* reg            BONDING_PAD_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BONDING_PAD_STATUS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5389_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_BPDU_MCADDRr_ROBO */
        /* reg            BPDU_MCADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BPDU_MCADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xc2000000, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_BPDU_MCADDR_BCM53280_A0r_ROBO */
        /* reg            BPDU_MCADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BPDU_MCADDR_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xc2000000, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BPM_CTRLr_ROBO */
        /* reg            BPM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_BPM_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BPM_PDA_OVR_CTRLr_ROBO */
        /* reg            BPM_PDA_OVR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7310,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BPM_PDA_OVR_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BPM_PSM_OVR_CTRLr_ROBO */
        /* reg            BPM_PSM_OVR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7301,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BPM_PSM_OVR_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BPM_PSM_THD_CFGr_ROBO */
        /* reg            BPM_PSM_THD_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7304,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BPM_PSM_THD_CFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00270050, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BPM_PSM_TIME_CFGr_ROBO */
        /* reg            BPM_PSM_TIME_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7302,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BPM_PSM_TIME_CFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001702, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BPM_REG_SPARE0r_ROBO */
        /* reg            BPM_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7360,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BPM_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BPM_REG_SPARE1r_ROBO */
        /* reg            BPM_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7364,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BPM_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BPM_STSr_ROBO */
        /* reg            BPM_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x730c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_BPM_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xe0010fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BRCMTSTr_ROBO */
        /* reg            BRCMTSTr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa03e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_BRCMTST_BCM5389_A0r_ROBO */
        /* reg            BRCMTSTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRLr_ROBO */
        /* reg            BRCM_HDR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_HDR_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRL2r_ROBO */
        /* reg            BRCM_HDR_CTRL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BRCM_HDR_CTRL2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRL_BCM53010_A0r_ROBO */
        /* reg            BRCM_HDR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_HDR_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRL_BCM53101_A0r_ROBO */
        /* reg            BRCM_HDR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_HDR_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRL_BCM53118_A0r_ROBO */
        /* reg            BRCM_HDR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_HDR_CTRL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRL_BCM53128_A0r_ROBO */
        /* reg            BRCM_HDR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_HDR_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRL_BCM89500_A0r_ROBO */
        /* reg            BRCM_HDR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_HDR_CTRL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_BROADCOM_TESTr_ROBO */
        /* reg            BROADCOM_TESTr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BROADCOM_TESTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_BROADCOM_TEST_EXT_P5r_ROBO */
        /* reg            BROADCOM_TEST_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BROADCOM_TESTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_AUX_CTLr_ROBO */
        /* reg            BR_AUX_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BR_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_EXP_ACCESSr_ROBO */
        /* reg            BR_EXP_ACCESSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BR_EXP_ACCESSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_EXP_DATAr_ROBO */
        /* reg            BR_EXP_DATAr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BR_EXP_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_EXT_STSr_ROBO */
        /* reg            BR_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x101e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BR_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_FALSE_CARR_CNTr_ROBO */
        /* reg            BR_FALSE_CARR_CNTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BR_FALSE_CARR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_INTERRUPT_MSKr_ROBO */
        /* reg            BR_INTERRUPT_MSKr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BR_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_INTERRUPT_STSr_ROBO */
        /* reg            BR_INTERRUPT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1034,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_BR_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LDS_ABILITYr_ROBO */
        /* reg            BR_LDS_ABILITYr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BR_LDS_ABILITYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LDS_ADVERTISED_ABILITYr_ROBO */
        /* reg            BR_LDS_ADVERTISED_ABILITYr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_BR_LDS_ADVERTISED_ABILITYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LDS_ADVERTISED_CONTROLr_ROBO */
        /* reg            BR_LDS_ADVERTISED_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_BR_LDS_ADVERTISED_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LDS_EXPr_ROBO */
        /* reg            BR_LDS_EXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1014,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BR_LDS_EXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LDS_LP_ABI_BPr_ROBO */
        /* reg            BR_LDS_LP_ABI_BPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_BR_LDS_LP_ABI_BPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LDS_LP_ABI_NPr_ROBO */
        /* reg            BR_LDS_LP_ABI_NPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1012,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BR_LDS_LP_ABI_NPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LDS_LP_NP_MSGr_ROBO */
        /* reg            BR_LDS_LP_NP_MSGr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BR_LDS_LP_NP_MSGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LRE_CTLr_ROBO */
        /* reg            BR_LRE_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_BR_LRE_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_LRE_STSr_ROBO */
        /* reg            BR_LRE_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_BR_LRE_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000023c9, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_MISC_SHADOWr_ROBO */
        /* reg            BR_MISC_SHADOWr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BR_MISC_SHADOWr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_PHYIDLr_ROBO */
        /* reg            BR_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BR_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005d30, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_PHY_EXT_CTLr_ROBO */
        /* reg            BR_PHY_EXT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_BR_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_BR_TEST1r_ROBO */
        /* reg            BR_TEST1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_BR_TEST1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BUFCON_MEMADRr_ROBO */
        /* reg            BUFCON_MEMADRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BUFCON_MEMADRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BUFCON_MEMDAT0r_ROBO */
        /* reg            BUFCON_MEMDAT0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BUFCON_MEMDAT1r_ROBO */
        /* reg            BUFCON_MEMDAT1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x718,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BUFCON_MEMDAT1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_C4_WEIGHTr_ROBO */
        /* reg            C4_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3085,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_C4_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_C4_WEIGHT_BCM53101_A0r_ROBO */
        /* reg            C4_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3085,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_C4_WEIGHT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_ACCr_ROBO */
        /* reg            CFP_ACCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_CFP_ACCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_CFP_ACC_BCM53010_A0r_ROBO */
        /* reg            CFP_ACCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_CFP_ACC_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_CFP_ACC_BCM53115_A0r_ROBO */
        /* reg            CFP_ACCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_CFP_ACC_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_CFP_ACC_BCM53125_A0r_ROBO */
        /* reg            CFP_ACCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_CFP_ACC_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_CFP_ACC_BCM89500_A0r_ROBO */
        /* reg            CFP_ACCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_CFP_ACC_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_CFP_CTL_REGr_ROBO */
        /* reg            CFP_CTL_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa100,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_CTL_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_CFP_CTL_REG_BCM53125_A0r_ROBO */
        /* reg            CFP_CTL_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa100,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_CTL_REG_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_DATAr_ROBO */
        /* reg            CFP_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x2010,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_CFP_DATA_BCM53115_A0r_ROBO */
        /* reg            CFP_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xa010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_DATA_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_EN_CTRLr_ROBO */
        /* reg            CFP_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2120,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CFP_EN_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_CFP_EN_CTRL_BCM53280_A0r_ROBO */
        /* reg            CFP_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2120,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_EN_CTRL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_GLOBAL_CTLr_ROBO */
        /* reg            CFP_GLOBAL_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_CFP_GLOBAL_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_CFP_GLOBAL_CTL_BCM53280_A0r_ROBO */
        /* reg            CFP_GLOBAL_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_GLOBAL_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_MASKr_ROBO */
        /* reg            CFP_MASKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x2040,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_MASKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_CFP_MASK_BCM53115_A0r_ROBO */
        /* reg            CFP_MASKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xa030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_MASK_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_RCr_ROBO */
        /* reg            CFP_RCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2080,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_CFP_RCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_CFP_REG_SPARE0r_ROBO */
        /* reg            CFP_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0b0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_CFP_REG_SPARE1r_ROBO */
        /* reg            CFP_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0b4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CFP_UDF_0_Ar_ROBO */
        /* reg            CFP_UDF_0_Ar_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x2200,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_CFP_UDF_0_A_BCM53600_A0r_ROBO */
        /* reg            CFP_UDF_0_Ar_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 12,
        /* offset      */ 0x2200,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CFP_UDF_0_B08r_ROBO */
        /* reg            CFP_UDF_0_B08r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2238,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CFP_UDF_0_Cr_ROBO */
        /* reg            CFP_UDF_0_Cr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x2260,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CFP_UDF_1_Ar_ROBO */
        /* reg            CFP_UDF_1_Ar_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x2210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_CFP_UDF_1_A_BCM53600_A0r_ROBO */
        /* reg            CFP_UDF_1_Ar_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 12,
        /* offset      */ 0x2210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CFP_UDF_1_Cr_ROBO */
        /* reg            CFP_UDF_1_Cr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x2270,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CFP_UDF_2_Ar_ROBO */
        /* reg            CFP_UDF_2_Ar_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x2220,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_CFP_UDF_2_A_BCM53600_A0r_ROBO */
        /* reg            CFP_UDF_2_Ar_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 12,
        /* offset      */ 0x2220,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CFP_UDF_2_Br_ROBO */
        /* reg            CFP_UDF_2_Br_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x2250,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CFP_UDF_2_Cr_ROBO */
        /* reg            CFP_UDF_2_Cr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x2280,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_CFP_UDF_3_Dr_ROBO */
        /* reg            CFP_UDF_3_Dr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 12,
        /* offset      */ 0x2290,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_0_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_UDF_Ar_ROBO */
        /* reg            CFP_UDF_Ar_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x2200,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_Ar_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_UDF_Br_ROBO */
        /* reg            CFP_UDF_Br_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 11,
        /* offset      */ 0x2210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_Br_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_UDF_Cr_ROBO */
        /* reg            CFP_UDF_Cr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x2220,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_Cr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_UDF_Dr_ROBO */
        /* reg            CFP_UDF_Dr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x2230,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_Dr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_CHIP_REVIDr_ROBO */
        /* reg            CHIP_REVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CHIP_REVIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_CHIP_REVID_BCM53101_A0r_ROBO */
        /* reg            CHIP_REVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CHIP_REVID_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_CHIP_REVID_BCM53128_A0r_ROBO */
        /* reg            CHIP_REVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CHIP_REVID_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CHIP_RST_CTLr_ROBO */
        /* reg            CHIP_RST_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x37c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_CHIP_RST_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_CHIP_RST_CTL_BCM53280_A0r_ROBO */
        /* reg            CHIP_RST_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x37c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_CHIP_RST_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_CHIP_RST_CTL_BCM53600_A0r_ROBO */
        /* reg            CHIP_RST_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x37c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_CHIP_RST_CTL_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CLASS_PCPr_ROBO */
        /* reg            CLASS_PCPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9003,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CLASS_PCPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_CLKSETr_ROBO */
        /* reg            CLKSETr_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfffa,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CLKSETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_CLKSET_BCM53280_A0r_ROBO */
        /* reg            CLKSETr_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfffa,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CLKSET_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_CNTR_DBGr_ROBO */
        /* reg            CNTR_DBGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9412,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_CNTR_DBGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_COMM_IRC_CONr_ROBO */
        /* reg            COMM_IRC_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_COMM_IRC_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00010080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_COMM_IRC_CON_BCM53020_A0r_ROBO */
        /* reg            COMM_IRC_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_COMM_IRC_CON_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_COMM_IRC_CON_BCM53101_A0r_ROBO */
        /* reg            COMM_IRC_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_COMM_IRC_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00010080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_COMM_IRC_CON_BCM5389_A0r_ROBO */
        /* reg            COMM_IRC_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_COMM_IRC_CON_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_COS_VALUE_CTRLr_ROBO */
        /* reg            COS_VALUE_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4606,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_COS_VALUE_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000045, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU2COS_MAPr_ROBO */
        /* reg            CPU2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_CPU2COS_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_CPU2COS_MAP_BCM53101_A0r_ROBO */
        /* reg            CPU2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_CPU2COS_MAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU_ADDRESSr_ROBO */
        /* reg            CPU_ADDRESSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x892,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CPU_ADDRESSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_CPU_DATA1_SHAREr_ROBO */
        /* reg            CPU_DATA1_SHAREr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CPU_DATA1_SHAREr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_CPU_DATA_SHAREr_ROBO */
        /* reg            CPU_DATA_SHAREr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CPU_DATA_SHAREr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_CPU_DATA_SHARE_1r_ROBO */
        /* reg            CPU_DATA_SHARE_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x358,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CPU_DATA_SHAREr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_CPU_DATA_SHARE_BCM89500_A0r_ROBO */
        /* reg            CPU_DATA_SHAREr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x350,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CPU_DATA_SHAREr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU_MEM_RD_ENr_ROBO */
        /* reg            CPU_MEM_RD_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x890,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CPU_MEM_RD_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_CPU_OTP_CTLr_ROBO */
        /* reg            CPU_OTP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 17,
        /* *fields     */ soc_CPU_OTP_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_CPU_OTP_STATUSr_ROBO */
        /* reg            CPU_OTP_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_CPU_OTP_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU_RAM_ROM_SELr_ROBO */
        /* reg            CPU_RAM_ROM_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x891,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CPU_RAM_ROM_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU_READ_DATAr_ROBO */
        /* reg            CPU_READ_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x894,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CPU_READ_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_CPU_RESOURCE_ARBITERr_ROBO */
        /* reg            CPU_RESOURCE_ARBITERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CPU_RESOURCE_ARBITERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_CPU_RESOURCE_ARBITER_BCM89500_A0r_ROBO */
        /* reg            CPU_RESOURCE_ARBITERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CPU_RESOURCE_ARBITERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_CRC16_GPr_ROBO */
        /* reg            CRC16_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd5c,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CRC16_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_CRC16_GP_BCM53262_A0r_ROBO */
        /* reg            CRC16_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd5c,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CRC16_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_CTLREG_1_REG_SPARE0r_ROBO */
        /* reg            CTLREG_1_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x390,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CTLREG_1_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_CTLREG_1_REG_SPARE1r_ROBO */
        /* reg            CTLREG_1_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x394,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CTLREG_1_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_CTLREG_REG_SPAREr_ROBO */
        /* reg            CTLREG_REG_SPAREr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CTLREG_REG_SPAREr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_CTRL_REGr_ROBO */
        /* reg            CTRL_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CTRL_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_DEBUG_CONGESTIONr_ROBO */
        /* reg            DEBUG_CONGESTIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_DEBUG_CONGESTIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_DEBUG_REGr_ROBO */
        /* reg            DEBUG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DEBUG_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM53115_A0r_ROBO */
        /* reg            DEBUG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEBUG_REG_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM53128_A0r_ROBO */
        /* reg            DEBUG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEBUG_REG_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM5389_A0r_ROBO */
        /* reg            DEBUG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEBUG_REG_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM89500_A0r_ROBO */
        /* reg            DEBUG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEBUG_REG_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_DEBUG_STSr_ROBO */
        /* reg            DEBUG_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DEBUG_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAGr_ROBO */
        /* reg            DEFAULT_1Q_TAGr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x3440,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DEFAULT_1Q_TAGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53101_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAGr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53115_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAGr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53118_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAGr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53125_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAGr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53128_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAGr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53262_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAGr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x3440,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DEFAULT_1Q_TAGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM5389_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAGr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_IMPr_ROBO */
        /* reg            DEFAULT_1Q_TAG_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3420,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53101_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAG_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3420,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53118_A0r_ROBO */
        /* reg            DEFAULT_1Q_TAG_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3420,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_P7r_ROBO */
        /* reg            DEFAULT_1Q_TAG_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x341e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_DEF_PORT_QOS_CFGr_ROBO */
        /* reg            DEF_PORT_QOS_CFGr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x2800,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 10,
        /* *fields     */ soc_DEF_PORT_QOS_CFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x01000140, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_DF_TIMERr_ROBO */
        /* reg            DF_TIMERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7202,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DF_TIMERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_DF_TIMER_BCM53125_A0r_ROBO */
        /* reg            DF_TIMERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7202,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DF_TIMER_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_DIAGNOSISr_ROBO */
        /* reg            DIAGNOSISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x910,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_DIRECT_CTRL_PINr_ROBO */
        /* reg            DIRECT_CTRL_PINr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_DIRECT_CTRL_PINr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_DIRECT_CTRL_PIN_BCM53101_A0r_ROBO */
        /* reg            DIRECT_CTRL_PINr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_DIRECT_CTRL_PIN_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_DIRECT_CTRL_PIN_BCM53118_A0r_ROBO */
        /* reg            DIRECT_CTRL_PINr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_DIRECT_CTRL_PIN_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_DIRECT_INPUT_CTRL_VALUEr_ROBO */
        /* reg            DIRECT_INPUT_CTRL_VALUEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DIRECT_INPUT_CTRL_VALUEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_DIRECT_INPUT_CTRL_VALUE_BCM53128_A0r_ROBO */
        /* reg            DIRECT_INPUT_CTRL_VALUEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_DIRECT_INPUT_CTRL_VALUE_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001b4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_DIRECT_INPUT_CTRL_VALUE_BCM89500_A0r_ROBO */
        /* reg            DIRECT_INPUT_CTRL_VALUEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DIRECT_INPUT_CTRL_VALUE_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_DIS_LEARNr_ROBO */
        /* reg            DIS_LEARNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DIS_LEARNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_DIS_LEARN_BCM53101_A0r_ROBO */
        /* reg            DIS_LEARNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DIS_LEARN_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_DMA_CTRLr_ROBO */
        /* reg            DMA_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x91,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DMA_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_DMA_LPB_BUF_ADDRr_ROBO */
        /* reg            DMA_LPB_BUF_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DMA_LPB_BUF_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000f830, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_DMA_LPB_BUF_SIZEr_ROBO */
        /* reg            DMA_LPB_BUF_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x94,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DMA_LPB_BUF_SIZEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000007d0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_DOS_ATTACK_FILTER_DROP_CTLr_ROBO */
        /* reg            DOS_ATTACK_FILTER_DROP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c20,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_DOS_ATTACK_FILTER_DROP_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_DOS_ATTACK_FILTER_EVENTr_ROBO */
        /* reg            DOS_ATTACK_FILTER_EVENTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_DOS_ATTACK_FILTER_EVENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_DOS_CTRLr_ROBO */
        /* reg            DOS_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3600,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_DOS_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_DOS_CTRL_BCM53010_A0r_ROBO */
        /* reg            DOS_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3600,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_DOS_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_DOS_CTRL_BCM53101_A0r_ROBO */
        /* reg            DOS_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3600,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_DOS_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_DOS_CTRL_BCM53118_A0r_ROBO */
        /* reg            DOS_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3600,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_DOS_CTRL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_DOS_DIS_LRN_REGr_ROBO */
        /* reg            DOS_DIS_LRN_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3610,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DOS_DIS_LRN_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_DOS_DIS_LRN_REG_BCM53101_A0r_ROBO */
        /* reg            DOS_DIS_LRN_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3610,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DOS_DIS_LRN_REG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_DOS_REG_SPARE0r_ROBO */
        /* reg            DOS_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3620,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DOS_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_DOS_REG_SPARE1r_ROBO */
        /* reg            DOS_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3624,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DOS_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_DPLL_DB_LSBr_ROBO */
        /* reg            DPLL_DB_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9392,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DPLL_DB_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_DPLL_DB_MSBr_ROBO */
        /* reg            DPLL_DB_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9394,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DPLL_DB_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_DPLL_DB_SELr_ROBO */
        /* reg            DPLL_DB_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9396,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DPLL_DB_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_DP_CTRLr_ROBO */
        /* reg            DP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28e0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_DP_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_DSCP2TC_DP_MAP0r_ROBO */
        /* reg            DSCP2TC_DP_MAP0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3040,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_DSCP2TC_DP_MAP0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_DSCP2TC_DP_MAP1r_ROBO */
        /* reg            DSCP2TC_DP_MAP1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3048,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_DSCP2TC_DP_MAP1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_DSCP2TC_DP_MAP2r_ROBO */
        /* reg            DSCP2TC_DP_MAP2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3050,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_DSCP2TC_DP_MAP2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_DSCP2TC_DP_MAP3r_ROBO */
        /* reg            DSCP2TC_DP_MAP3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3058,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_DSCP2TC_DP_MAP3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_DSCP2TC_DP_MAP4r_ROBO */
        /* reg            DSCP2TC_DP_MAP4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3060,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_DSCP2TC_DP_MAP4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_DSCP2TC_DP_MAP5r_ROBO */
        /* reg            DSCP2TC_DP_MAP5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3068,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_DSCP2TC_DP_MAP5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_DSCP2TC_DP_MAP6r_ROBO */
        /* reg            DSCP2TC_DP_MAP6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3070,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_DSCP2TC_DP_MAP6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_DSCP2TC_DP_MAP7r_ROBO */
        /* reg            DSCP2TC_DP_MAP7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3078,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_DSCP2TC_DP_MAP7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_DTAG_GLO_CTLr_ROBO */
        /* reg            DTAG_GLO_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3490,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DTAG_GLO_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_DTAG_TPIDr_ROBO */
        /* reg            DTAG_TPIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3430,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DTAG_TPIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_DTAG_TPID_BCM53020_A0r_ROBO */
        /* reg            DTAG_TPIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3430,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DTAG_TPID_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_DUPSTSr_ROBO */
        /* reg            DUPSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DUPSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_DUPSTS_BCM53101_A0r_ROBO */
        /* reg            DUPSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DUPSTS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_DUPSTS_BCM53115_A0r_ROBO */
        /* reg            DUPSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DUPSTS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_DUPSTS_BCM53125_A0r_ROBO */
        /* reg            DUPSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DUPSTS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_DUPSTS_BCM53262_A0r_ROBO */
        /* reg            DUPSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DUPSTS_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_DUPSTS_BCM53280_A0r_ROBO */
        /* reg            DUPSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DUPSTS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EAP_DIPr_ROBO */
        /* reg            EAP_DIPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x4202,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* *fields     */ soc_EAP_DIPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EAP_GLO_CONr_ROBO */
        /* reg            EAP_GLO_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_EAP_GLO_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EAP_GLO_CON_BCM53101_A0r_ROBO */
        /* reg            EAP_GLO_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_EAP_GLO_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_EAP_GLO_CON_BCM53115_A0r_ROBO */
        /* reg            EAP_GLO_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_EAP_GLO_CON_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EAP_GLO_CON_BCM53128_A0r_ROBO */
        /* reg            EAP_GLO_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_EAP_GLO_CON_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_EAP_MULTI_ADDR_CTRLr_ROBO */
        /* reg            EAP_MULTI_ADDR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4201,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_EAP_MULTI_ADDR_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EAP_MULTI_ADDR_CTRL_BCM53101_A0r_ROBO */
        /* reg            EAP_MULTI_ADDR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4201,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_EAP_MULTI_ADDR_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_EAP_PORT_CTLr_ROBO */
        /* reg            EAP_PORT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4010,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EAP_PORT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_EAV_LNK_STATUSr_ROBO */
        /* reg            EAV_LNK_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90b0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EAV_LNK_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EAV_LNK_STATUS_BCM53101_A0r_ROBO */
        /* reg            EAV_LNK_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90b0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EAV_LNK_STATUS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_EAV_LNK_STATUS_BCM53118_A0r_ROBO */
        /* reg            EAV_LNK_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90e0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EAV_LNK_STATUS_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EAV_LNK_STATUS_BCM53128_A0r_ROBO */
        /* reg            EAV_LNK_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90e0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EAV_LNK_STATUS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_CTL_REG_SPARE0r_ROBO */
        /* reg            EEE_CTL_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92db,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_CTL_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_CTL_REG_SPARE1r_ROBO */
        /* reg            EEE_CTL_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92e0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_CTL_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_EEE_DEBUGr_ROBO */
        /* reg            EEE_DEBUGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92e7,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_DEBUGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_DEBUG_BCM53128_A0r_ROBO */
        /* reg            EEE_DEBUGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92e7,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_EEE_DEBUG_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_EN_CTRLr_ROBO */
        /* reg            EEE_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9200,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_EN_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_EN_CTRL_BCM53128_A0r_ROBO */
        /* reg            EEE_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9200,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_EN_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_GLB_CONG_THr_ROBO */
        /* reg            EEE_GLB_CONG_THr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92c4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_GLB_CONG_THr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_GLB_CONG_TH_BCM53020_A0r_ROBO */
        /* reg            EEE_GLB_CONG_THr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92c4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_GLB_CONG_TH_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_GLB_CONG_TH_BCM53128_A0r_ROBO */
        /* reg            EEE_GLB_CONG_THr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92c4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_GLB_CONG_TH_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_LINK_DLY_TIMERr_ROBO */
        /* reg            EEE_LINK_DLY_TIMERr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92e8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LINK_DLY_TIMERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_LINK_DLY_TIMER_BCM53020_A0r_ROBO */
        /* reg            EEE_LINK_DLY_TIMERr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92e8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LINK_DLY_TIMER_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_LPI_ASSERTr_ROBO */
        /* reg            EEE_LPI_ASSERTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9202,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_LPI_ASSERTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_LPI_DURATIONr_ROBO */
        /* reg            EEE_LPI_DURATIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20bc,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 47,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_LPI_EVENTr_ROBO */
        /* reg            EEE_LPI_EVENTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 46,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_LPI_INDICATEr_ROBO */
        /* reg            EEE_LPI_INDICATEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9204,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_LPI_INDICATEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_LPI_SYMBOL_TX_DISABLEr_ROBO */
        /* reg            EEE_LPI_SYMBOL_TX_DISABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9208,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_LPI_SYMBOL_TX_DISABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_MIN_LP_TIMER_Gr_ROBO */
        /* reg            EEE_MIN_LP_TIMER_Gr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9258,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_MIN_LP_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_MIN_LP_TIMER_G_BCM53128_A0r_ROBO */
        /* reg            EEE_MIN_LP_TIMER_Gr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9258,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_MIN_LP_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_MIN_LP_TIMER_G_IMPr_ROBO */
        /* reg            EEE_MIN_LP_TIMER_G_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9278,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_MIN_LP_TIMER_G_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_MIN_LP_TIMER_G_P7r_ROBO */
        /* reg            EEE_MIN_LP_TIMER_G_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9274,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_MIN_LP_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_MIN_LP_TIMER_Hr_ROBO */
        /* reg            EEE_MIN_LP_TIMER_Hr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x927c,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_MIN_LP_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_MIN_LP_TIMER_H_BCM53128_A0r_ROBO */
        /* reg            EEE_MIN_LP_TIMER_Hr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x927c,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_MIN_LP_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_MIN_LP_TIMER_H_IMPr_ROBO */
        /* reg            EEE_MIN_LP_TIMER_H_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x929c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_MIN_LP_TIMER_H_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_MIN_LP_TIMER_H_P7r_ROBO */
        /* reg            EEE_MIN_LP_TIMER_H_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9298,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_MIN_LP_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_PHY_CTRLr_ROBO */
        /* reg            EEE_PHY_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92d2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EEE_PHY_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_PIPELINE_TIMERr_ROBO */
        /* reg            EEE_PIPELINE_TIMERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x920c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_PIPELINE_TIMERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_RX_IDLE_SYMBOLr_ROBO */
        /* reg            EEE_RX_IDLE_SYMBOLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9206,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_RX_IDLE_SYMBOLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_Gr_ROBO */
        /* reg            EEE_SLEEP_TIMER_Gr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_G_BCM53010_A0r_ROBO */
        /* reg            EEE_SLEEP_TIMER_Gr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_G_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000190, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_G_BCM53128_A0r_ROBO */
        /* reg            EEE_SLEEP_TIMER_Gr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_G_IMPr_ROBO */
        /* reg            EEE_SLEEP_TIMER_G_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9230,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_G_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_G_IMP_BCM53010_A0r_ROBO */
        /* reg            EEE_SLEEP_TIMER_G_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9230,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_G_IMP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000190, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_G_P7r_ROBO */
        /* reg            EEE_SLEEP_TIMER_G_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x922c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_G_P7_BCM53010_A0r_ROBO */
        /* reg            EEE_SLEEP_TIMER_G_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x922c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_G_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000190, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_Hr_ROBO */
        /* reg            EEE_SLEEP_TIMER_Hr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9234,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_H_BCM53010_A0r_ROBO */
        /* reg            EEE_SLEEP_TIMER_Hr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9234,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_H_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_H_BCM53128_A0r_ROBO */
        /* reg            EEE_SLEEP_TIMER_Hr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9234,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_H_IMPr_ROBO */
        /* reg            EEE_SLEEP_TIMER_H_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9254,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_H_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_H_IMP_BCM53010_A0r_ROBO */
        /* reg            EEE_SLEEP_TIMER_H_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9254,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_H_IMP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_H_P7r_ROBO */
        /* reg            EEE_SLEEP_TIMER_H_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9250,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_SLEEP_TIMER_H_P7_BCM53010_A0r_ROBO */
        /* reg            EEE_SLEEP_TIMER_H_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9250,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_SLEEP_TIMER_H_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_STATEr_ROBO */
        /* reg            EEE_STATEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92ec,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_STATEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_TXQ_CONG_THr_ROBO */
        /* reg            EEE_TXQ_CONG_THr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x92c6,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_TXQ_CONG_THr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_TXQ_CONG_TH6r_ROBO */
        /* reg            EEE_TXQ_CONG_TH6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92d3,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_TXQ_CONG_TH6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EEE_TXQ_CONG_TH7r_ROBO */
        /* reg            EEE_TXQ_CONG_TH7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92d5,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_TXQ_CONG_TH6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_TXQ_CONG_TH_BCM53128_A0r_ROBO */
        /* reg            EEE_TXQ_CONG_THr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x92c6,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EEE_TXQ_CONG_TH_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_Gr_ROBO */
        /* reg            EEE_WAKE_TIMER_Gr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x92a0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_WAKE_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_G_BCM53128_A0r_ROBO */
        /* reg            EEE_WAKE_TIMER_Gr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x92a0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_WAKE_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_G_IMPr_ROBO */
        /* reg            EEE_WAKE_TIMER_G_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92b0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_WAKE_TIMER_G_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_G_P7r_ROBO */
        /* reg            EEE_WAKE_TIMER_G_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92ae,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_WAKE_TIMER_Gr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_Hr_ROBO */
        /* reg            EEE_WAKE_TIMER_Hr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x92b2,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_WAKE_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_H_BCM53128_A0r_ROBO */
        /* reg            EEE_WAKE_TIMER_Hr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x92b2,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_WAKE_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_H_IMPr_ROBO */
        /* reg            EEE_WAKE_TIMER_H_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92c2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_WAKE_TIMER_H_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_H_P7r_ROBO */
        /* reg            EEE_WAKE_TIMER_H_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92c0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_WAKE_TIMER_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_EGMIRCTLr_ROBO */
        /* reg            EGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EGMIRCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM53101_A0r_ROBO */
        /* reg            EGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_EGMIRCTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM53115_A0r_ROBO */
        /* reg            EGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_EGMIRCTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM53262_A0r_ROBO */
        /* reg            EGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EGMIRCTL_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM53280_A0r_ROBO */
        /* reg            EGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EGMIRCTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EGMIRDIVr_ROBO */
        /* reg            EGMIRDIVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x330,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EGMIRDIVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EGMIRDIV_BCM53101_A0r_ROBO */
        /* reg            EGMIRDIVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EGMIRDIV_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_EGMIRDIV_BCM53115_A0r_ROBO */
        /* reg            EGMIRDIVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EGMIRDIV_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EGMIRMACr_ROBO */
        /* reg            EGMIRMACr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x332,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGMIRMACr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EGMIRMAC_BCM53115_A0r_ROBO */
        /* reg            EGMIRMACr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGMIRMACr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_EGRESS_NAVB_PKT_TC2PCP_MAPr_ROBO */
        /* reg            EGRESS_NAVB_PKT_TC2PCP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x9110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 17,
        /* *fields     */ soc_EGRESS_NAVB_PKT_TC2PCP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 16,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53101_A0r_ROBO */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 9,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53118_A0r_ROBO */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x9110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 9,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr_ROBO */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9150,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMP_BCM53101_A0r_ROBO */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9150,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_EGRESS_PKT_TC2PCP_MAP_P7r_ROBO */
        /* reg            EGRESS_PKT_TC2PCP_MAP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9148,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EGRESS_RMONr_ROBO */
        /* reg            EGRESS_RMONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x368,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EGRESS_RMONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000f000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_EGRESS_SFLOWr_ROBO */
        /* reg            EGRESS_SFLOWr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x370,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EGRESS_SFLOWr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000f000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_CTLREG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_CTLREG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47b8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_CTLREG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_CTLREG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_CTLREG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47bc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_CTLREG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48b8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48bc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49b8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49bc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ab8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4abc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4bb8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4bbc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4cb8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4cbc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4db8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4dbc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4eb8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ebc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r_ROBO */
        /* reg            EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fb8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r_ROBO */
        /* reg            EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fbc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_EGRESS_VID_RMK_TBL_ACSr_ROBO */
        /* reg            EGRESS_VID_RMK_TBL_ACSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3440,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_EGRESS_VID_RMK_TBL_ACSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EGRESS_VID_RMK_TBL_ACS_BCM53125_A0r_ROBO */
        /* reg            EGRESS_VID_RMK_TBL_ACSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3440,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_EGRESS_VID_RMK_TBL_ACS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_EGRESS_VID_RMK_TBL_DATAr_ROBO */
        /* reg            EGRESS_VID_RMK_TBL_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3444,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_EGRESS_VID_RMK_TBL_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_EGRESS_VID_RMK_TBL_DATA_BCM53125_A0r_ROBO */
        /* reg            EGRESS_VID_RMK_TBL_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3444,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_EGRESS_VID_RMK_TBL_DATA_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_ENG_DET_INT_ENr_ROBO */
        /* reg            ENG_DET_INT_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ENG_DET_INT_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ENG_DET_STSr_ROBO */
        /* reg            ENG_DET_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x192,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ENG_DET_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ENG_DET_STS_BCM53020_A0r_ROBO */
        /* reg            ENG_DET_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x192,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ENG_DET_STS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ENG_DET_STS_CHGr_ROBO */
        /* reg            ENG_DET_STS_CHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x193,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ENG_DET_STS_CHGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ENG_DET_STS_CHG_BCM53020_A0r_ROBO */
        /* reg            ENG_DET_STS_CHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x193,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ENG_DET_STS_CHG_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EN_IMP_CONG_REMAPr_ROBO */
        /* reg            EN_IMP_CONG_REMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_EN_IMP_CONG_REMAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EN_IMP_HIGH_RATEr_ROBO */
        /* reg            EN_IMP_HIGH_RATEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EN_IMP_HIGH_RATEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EN_TOTAL_MC_DROP_IMPr_ROBO */
        /* reg            EN_TOTAL_MC_DROP_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EN_TOTAL_MC_DROP_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_EQZ_CTRLr_ROBO */
        /* reg            EQZ_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_EQZ_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_EXP_PORTr_ROBO */
        /* reg            EXP_PORTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4800,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EXP_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_ANADVr_ROBO */
        /* reg            E_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADV_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_ANEXPr_ROBO */
        /* reg            E_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc00c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_ANLPAr_ROBO */
        /* reg            E_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc00a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_ANNXPr_ROBO */
        /* reg            E_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc00e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_LPNXPr_ROBO */
        /* reg            E_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_MIICTLr_ROBO */
        /* reg            E_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_MIISTSr_ROBO */
        /* reg            E_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_PHYIDHr_ROBO */
        /* reg            E_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000362, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_E_PHYIDLr_ROBO */
        /* reg            E_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_E_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FAST_AGE_CTLr_ROBO */
        /* reg            FAST_AGE_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FAST_AGE_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FAST_AGE_CTRLr_ROBO */
        /* reg            FAST_AGE_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_FAST_AGE_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FAST_AGE_CTRL_BCM53101_A0r_ROBO */
        /* reg            FAST_AGE_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_FAST_AGE_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FAST_AGE_PORTr_ROBO */
        /* reg            FAST_AGE_PORTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x89,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FAST_AGE_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FAST_AGE_PORT_BCM53101_A0r_ROBO */
        /* reg            FAST_AGE_PORTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x89,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FAST_AGE_PORT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FAST_AGE_VIDr_ROBO */
        /* reg            FAST_AGE_VIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FAST_AGE_VIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FAST_AGE_VID_BCM53101_A0r_ROBO */
        /* reg            FAST_AGE_VIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FAST_AGE_VID_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_FAST_AGING_CTLr_ROBO */
        /* reg            FAST_AGING_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40b,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_FAST_AGING_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FAST_AGING_PORTr_ROBO */
        /* reg            FAST_AGING_PORTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x89,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FAST_AGING_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FAST_AGING_VIDr_ROBO */
        /* reg            FAST_AGING_VIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FAST_AGING_VIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_BCST_TH_CTRLr_ROBO */
        /* reg            FCON_BCST_TH_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa96,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_BCST_TH_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000b29f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_DIAG_CTRLr_ROBO */
        /* reg            FCON_DIAG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_DIAG_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_DLF_TH_CTRLr_ROBO */
        /* reg            FCON_DLF_TH_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa94,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_DLF_TH_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000b29f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS2r_ROBO */
        /* reg            FCON_FLOWCON_STATUS2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS3r_ROBO */
        /* reg            FCON_FLOWCON_STATUS3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS4r_ROBO */
        /* reg            FCON_FLOWCON_STATUS4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS5r_ROBO */
        /* reg            FCON_FLOWCON_STATUS5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa22,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS7r_ROBO */
        /* reg            FCON_FLOWCON_STATUS7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa26,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS9r_ROBO */
        /* reg            FCON_FLOWCON_STATUS9r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS9r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS10r_ROBO */
        /* reg            FCON_FLOWCON_STATUS10r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS10r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS11r_ROBO */
        /* reg            FCON_FLOWCON_STATUS11r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS11r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS12r_ROBO */
        /* reg            FCON_FLOWCON_STATUS12r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS12r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWMIXr_ROBO */
        /* reg            FCON_FLOWMIXr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_FCON_FLOWMIXr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003c1c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_GLOB_TH_CTRL_1r_ROBO */
        /* reg            FCON_GLOB_TH_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_GLOB_TH_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00006185, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_GLOB_TH_CTRL_2r_ROBO */
        /* reg            FCON_GLOB_TH_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_GLOB_TH_CTRL_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000b2b2, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_MISC_CTRLr_ROBO */
        /* reg            FCON_MISC_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FCON_MISC_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_MISC_TXFLOW_CTRLr_ROBO */
        /* reg            FCON_MISC_TXFLOW_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa4a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_MISC_TXFLOW_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_PERQ_TXDROP_CTRLr_ROBO */
        /* reg            FCON_PERQ_TXDROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa34,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_PERQ_TXDROP_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q0_100_TH_CTRL_1r_ROBO */
        /* reg            FCON_Q0_100_TH_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa06,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000131c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q0_100_TH_CTRL_2r_ROBO */
        /* reg            FCON_Q0_100_TH_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa08,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00009f9f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q0_TXDSC_CTRL_3r_ROBO */
        /* reg            FCON_Q0_TXDSC_CTRL_3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa64,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_TXDSC_CTRL_3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q1_100_TH_CTRL_1r_ROBO */
        /* reg            FCON_Q1_100_TH_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000131c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q1_100_TH_CTRL_2r_ROBO */
        /* reg            FCON_Q1_100_TH_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00009f9f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3r_ROBO */
        /* reg            FCON_Q1_TXDSC_CTRL_3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa72,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q1_TXDSC_CTRL_3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q2_100_TH_CTRL_1r_ROBO */
        /* reg            FCON_Q2_100_TH_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000131c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q2_100_TH_CTRL_2r_ROBO */
        /* reg            FCON_Q2_100_TH_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa7a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00009f9f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3r_ROBO */
        /* reg            FCON_Q2_TXDSC_CTRL_3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q2_TXDSC_CTRL_3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q3_100_TH_CTRL_1r_ROBO */
        /* reg            FCON_Q3_100_TH_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa86,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000131c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q3_100_TH_CTRL_2r_ROBO */
        /* reg            FCON_Q3_100_TH_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00009f9f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3r_ROBO */
        /* reg            FCON_Q3_TXDSC_CTRL_3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q3_TXDSC_CTRL_3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_RSRV_BUFNUMr_ROBO */
        /* reg            FCON_RSRV_BUFNUMr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa90,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_FCON_RSRV_BUFNUMr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_RXBASE_BUFNUMr_ROBO */
        /* reg            FCON_RXBASE_BUFNUMr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_RXBASE_BUFNUMr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000f14, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_RX_FCON_CTRLr_ROBO */
        /* reg            FCON_RX_FCON_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa92,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_RX_FCON_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000065c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_SPARE0r_ROBO */
        /* reg            FCON_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_SPARE1r_ROBO */
        /* reg            FCON_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000fff6, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_SPARE2r_ROBO */
        /* reg            FCON_SPARE2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_SPARE2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000aaaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_TXQ_FULL_THr_ROBO */
        /* reg            FCON_TXQ_FULL_THr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_TXQ_FULL_THr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_CHIP_INFOr_ROBO */
        /* reg            FC_CHIP_INFOr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CHIP_INFOr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_CHIP_INFO_BCM53101_A0r_ROBO */
        /* reg            FC_CHIP_INFOr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CHIP_INFO_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_CHIP_INFO_BCM5389_A0r_ROBO */
        /* reg            FC_CHIP_INFOr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FC_CHIP_INFO_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_CONG_BUF_ERR_HISr_ROBO */
        /* reg            FC_CONG_BUF_ERR_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaaa,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_BUF_ERR_HISr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_CONG_BUF_ERR_HIS_BCM53101_A0r_ROBO */
        /* reg            FC_CONG_BUF_ERR_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaaa,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_BUF_ERR_HIS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP01r_ROBO */
        /* reg            FC_CONG_PORTMAP01r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa90,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP01r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP8r_ROBO */
        /* reg            FC_CONG_PORTMAP8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa98,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP23r_ROBO */
        /* reg            FC_CONG_PORTMAP23r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa92,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP23r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP45r_ROBO */
        /* reg            FC_CONG_PORTMAP45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa94,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP45r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP67r_ROBO */
        /* reg            FC_CONG_PORTMAP67r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa96,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP67r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP8_BCM53101_A0r_ROBO */
        /* reg            FC_CONG_PORTMAP8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa98,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP8_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP_P7r_ROBO */
        /* reg            FC_CONG_PORTMAP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP_P8r_ROBO */
        /* reg            FC_CONG_PORTMAP_P8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa70,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP_PNr_ROBO */
        /* reg            FC_CONG_PORTMAP_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_CTRL_MODEr_ROBO */
        /* reg            FC_CTRL_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CTRL_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_CTRL_PORTr_ROBO */
        /* reg            FC_CTRL_PORTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CTRL_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_DIAG_CTRLr_ROBO */
        /* reg            FC_DIAG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FC_DIAG_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_DIAG_CTRL_BCM53020_A0r_ROBO */
        /* reg            FC_DIAG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_DIAG_CTRL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_DIAG_CTRL_BCM53101_A0r_ROBO */
        /* reg            FC_DIAG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FC_DIAG_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_FRM_DROP_REGr_ROBO */
        /* reg            FC_FRM_DROP_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_FRM_DROP_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000fe00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_GIGA_INFOr_ROBO */
        /* reg            FC_GIGA_INFOr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_GIGA_INFOr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_FC_GIGA_INFO_BCM53101_A0r_ROBO */
        /* reg            FC_GIGA_INFOr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_GIGA_INFO_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_GIGA_INFO_BCM53125_A0r_ROBO */
        /* reg            FC_GIGA_INFOr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_GIGA_INFO_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000013f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_GIGA_INFO_BCM5389_A0r_ROBO */
        /* reg            FC_GIGA_INFOr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_GIGA_INFO_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_GIGA_PORTMAPr_ROBO */
        /* reg            FC_GIGA_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_GIGA_INFO_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_REG_SPARE0r_ROBO */
        /* reg            FC_IMP0_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd70,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_IMP0_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_REG_SPARE1r_ROBO */
        /* reg            FC_IMP0_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd72,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_IMP0_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_TOTAL_THD_DROP_QNr_ROBO */
        /* reg            FC_IMP0_TOTAL_THD_DROP_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xd60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_DROP_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_TOTAL_THD_HYST_QNr_ROBO */
        /* reg            FC_IMP0_TOTAL_THD_HYST_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xd40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_HYST_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_TOTAL_THD_PAUSE_QNr_ROBO */
        /* reg            FC_IMP0_TOTAL_THD_PAUSE_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xd50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_PAUSE_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_TXQ_THD_DROP_QNr_ROBO */
        /* reg            FC_IMP0_TXQ_THD_DROP_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xd30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_DROP_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_TXQ_THD_HYST_QNr_ROBO */
        /* reg            FC_IMP0_TXQ_THD_HYST_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xd10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_HYST_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_TXQ_THD_PAUSE_QNr_ROBO */
        /* reg            FC_IMP0_TXQ_THD_PAUSE_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xd20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_PAUSE_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_IMP0_TXQ_THD_RSV_QNr_ROBO */
        /* reg            FC_IMP0_TXQ_THD_RSV_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xd00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_RSV_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_FC_IMP_THRESH_ADJUST_Qr_ROBO */
        /* reg            FC_IMP_THRESH_ADJUST_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd80,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP_THRESH_ADJUST_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_LAN_TOTAL_THD_DROP_QNr_ROBO */
        /* reg            FC_LAN_TOTAL_THD_DROP_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xb60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_DROP_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_LAN_TOTAL_THD_HYST_QNr_ROBO */
        /* reg            FC_LAN_TOTAL_THD_HYST_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xb40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_HYST_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_LAN_TOTAL_THD_PAUSE_QNr_ROBO */
        /* reg            FC_LAN_TOTAL_THD_PAUSE_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xb50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_PAUSE_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_LAN_TXQ_THD_DROP_QNr_ROBO */
        /* reg            FC_LAN_TXQ_THD_DROP_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xb30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_DROP_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_LAN_TXQ_THD_HYST_QNr_ROBO */
        /* reg            FC_LAN_TXQ_THD_HYST_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xb10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_HYST_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_LAN_TXQ_THD_PAUSE_QNr_ROBO */
        /* reg            FC_LAN_TXQ_THD_PAUSE_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xb20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_PAUSE_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_LAN_TXQ_THD_RSV_QNr_ROBO */
        /* reg            FC_LAN_TXQ_THD_RSV_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xb00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_RSV_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_LINK_PORTMAPr_ROBO */
        /* reg            FC_LINK_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_LINK_PORTMAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_MCAST_DROP_CTRLr_ROBO */
        /* reg            FC_MCAST_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MCAST_DROP_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_MCAST_DROP_CTRL_BCM53020_A0r_ROBO */
        /* reg            FC_MCAST_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MCAST_DROP_CTRL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_MCAST_DROP_CTRL_BCM53101_A0r_ROBO */
        /* reg            FC_MCAST_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MCAST_DROP_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_MON_TXQr_ROBO */
        /* reg            FC_MON_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MON_TXQr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_MON_TXQ_BCM53020_A0r_ROBO */
        /* reg            FC_MON_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MON_TXQ_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_MON_TXQ_BCM53101_A0r_ROBO */
        /* reg            FC_MON_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MON_TXQ_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_MON_TXQ_BCM5389_A0r_ROBO */
        /* reg            FC_MON_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MON_TXQ_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_OOB_PAUSE_ENr_ROBO */
        /* reg            FC_OOB_PAUSE_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa04,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OOB_PAUSE_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRLr_ROBO */
        /* reg            FC_PAUSE_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001e1f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53020_A0r_ROBO */
        /* reg            FC_PAUSE_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000fd9, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53101_A0r_ROBO */
        /* reg            FC_PAUSE_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001e1f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53118_A0r_ROBO */
        /* reg            FC_PAUSE_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001e1f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53128_A0r_ROBO */
        /* reg            FC_PAUSE_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001e1f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5389_A0r_ROBO */
        /* reg            FC_PAUSE_DROP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000009f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_PAUSE_HISr_ROBO */
        /* reg            FC_PAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PAUSE_HISr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_PAUSE_HIS_BCM53020_A0r_ROBO */
        /* reg            FC_PAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PAUSE_HIS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_PAUSE_HIS_BCM53101_A0r_ROBO */
        /* reg            FC_PAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PAUSE_HIS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PEAK_RXBYTEr_ROBO */
        /* reg            FC_PEAK_RXBYTEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RXBYTEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_FC_PEAK_RXBYTE_BCM53101_A0r_ROBO */
        /* reg            FC_PEAK_RXBYTEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RXBYTE_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_PEAK_RXBYTE_BCM53125_A0r_ROBO */
        /* reg            FC_PEAK_RXBYTEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RXBYTE_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_PEAK_RXBYTE_BCM5389_A0r_ROBO */
        /* reg            FC_PEAK_RXBYTEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RXBYTE_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_PEAK_RX_CNTr_ROBO */
        /* reg            FC_PEAK_RX_CNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa54,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RX_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USEDr_ROBO */
        /* reg            FC_PEAK_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USEDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53020_A0r_ROBO */
        /* reg            FC_PEAK_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa50,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53101_A0r_ROBO */
        /* reg            FC_PEAK_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53118_A0r_ROBO */
        /* reg            FC_PEAK_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53125_A0r_ROBO */
        /* reg            FC_PEAK_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53128_A0r_ROBO */
        /* reg            FC_PEAK_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5389_A0r_ROBO */
        /* reg            FC_PEAK_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQr_ROBO */
        /* reg            FC_PEAK_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_45r_ROBO */
        /* reg            FC_PEAK_TXQ_45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_45_BCM53010_A0r_ROBO */
        /* reg            FC_PEAK_TXQ_45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_45_BCM53101_A0r_ROBO */
        /* reg            FC_PEAK_TXQ_45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_BCM53010_A0r_ROBO */
        /* reg            FC_PEAK_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_BCM53020_A0r_ROBO */
        /* reg            FC_PEAK_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_BCM53101_A0r_ROBO */
        /* reg            FC_PEAK_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_BCM5389_A0r_ROBO */
        /* reg            FC_PEAK_TXQr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_Q45_CONG_PORTMAP_8r_ROBO */
        /* reg            FC_Q45_CONG_PORTMAP_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_Q45_CONG_PORTMAP_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_Q45_CONG_PORTMAP_0123r_ROBO */
        /* reg            FC_Q45_CONG_PORTMAP_0123r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_Q45_CONG_PORTMAP_0123r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_Q45_CONG_PORTMAP_4567r_ROBO */
        /* reg            FC_Q45_CONG_PORTMAP_4567r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad2,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_Q45_CONG_PORTMAP_4567r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_Q45_CONG_PORTMAP_8_BCM53101_A0r_ROBO */
        /* reg            FC_Q45_CONG_PORTMAP_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_Q45_CONG_PORTMAP_8_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_RXBUF_ERR_HISr_ROBO */
        /* reg            FC_RXBUF_ERR_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXBUF_ERR_HISr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_RXBUF_ERR_HIS_BCM53020_A0r_ROBO */
        /* reg            FC_RXBUF_ERR_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa7e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXBUF_ERR_HIS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_RXBUF_ERR_HIS_BCM53101_A0r_ROBO */
        /* reg            FC_RXBUF_ERR_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXBUF_ERR_HIS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_RXPAUSE_HISr_ROBO */
        /* reg            FC_RXPAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXPAUSE_HISr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_RXPAUSE_HIS_BCM53101_A0r_ROBO */
        /* reg            FC_RXPAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXPAUSE_HIS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_RX_HYSTr_ROBO */
        /* reg            FC_RX_HYSTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa54,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_HYSTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_FC_RX_HYST_BCM53101_A0r_ROBO */
        /* reg            FC_RX_HYSTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa54,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_HYST_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_RX_HYST_BCM53125_A0r_ROBO */
        /* reg            FC_RX_HYSTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa54,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_HYST_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_RX_HYST_THDr_ROBO */
        /* reg            FC_RX_HYST_THDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa24,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_HYST_THDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_RX_MAX_PTRr_ROBO */
        /* reg            FC_RX_MAX_PTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FC_RX_MAX_PTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ea, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_RX_MAX_PTR_BCM53020_A0r_ROBO */
        /* reg            FC_RX_MAX_PTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FC_RX_MAX_PTR_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ea, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_FC_RX_MAX_PTR_BCM53101_A0r_ROBO */
        /* reg            FC_RX_MAX_PTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FC_RX_MAX_PTR_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_RX_MAX_PTR_BCM53125_A0r_ROBO */
        /* reg            FC_RX_MAX_PTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FC_RX_MAX_PTR_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ea, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_RX_PAUSE_HISr_ROBO */
        /* reg            FC_RX_PAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_PAUSE_HISr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_RX_RSRVr_ROBO */
        /* reg            FC_RX_RSRVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa52,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RSRVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_FC_RX_RSRV_BCM53101_A0r_ROBO */
        /* reg            FC_RX_RSRVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa52,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RSRV_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_RX_RSRV_BCM53125_A0r_ROBO */
        /* reg            FC_RX_RSRVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa52,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RSRV_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_RX_RSV_THDr_ROBO */
        /* reg            FC_RX_RSV_THDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa22,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RSV_THDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_RX_RUNOFFr_ROBO */
        /* reg            FC_RX_RUNOFFr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa50,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RUNOFFr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_RX_RUNOFF_BCM53020_A0r_ROBO */
        /* reg            FC_RX_RUNOFFr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RUNOFF_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_FC_RX_RUNOFF_BCM53101_A0r_ROBO */
        /* reg            FC_RX_RUNOFFr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa50,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RUNOFF_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_RX_RUNOFF_BCM53125_A0r_ROBO */
        /* reg            FC_RX_RUNOFFr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa50,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RUNOFF_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_SPARE_ONE_REGr_ROBO */
        /* reg            FC_SPARE_ONE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_SPARE_ONE_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_SPARE_REGr_ROBO */
        /* reg            FC_SPARE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_SPARE_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_FC_SPARE_REG_BCM53101_A0r_ROBO */
        /* reg            FC_SPARE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_SPARE_REG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_SPARE_REG_BCM53118_A0r_ROBO */
        /* reg            FC_SPARE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_SPARE_REG_BCM53128_A0r_ROBO */
        /* reg            FC_SPARE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_ANLPA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_SPARE_ZERO_REGr_ROBO */
        /* reg            FC_SPARE_ZERO_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_SPARE_ZERO_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_P7r_ROBO */
        /* reg            FC_TOTAL_CONG_PORTMAP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_TOTAL_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_P8r_ROBO */
        /* reg            FC_TOTAL_CONG_PORTMAP_P8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaaa,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_TOTAL_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_PNr_ROBO */
        /* reg            FC_TOTAL_CONG_PORTMAP_PNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa9a,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_TOTAL_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Qr_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q45r_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xac4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q45_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xac4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMPr_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMP_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WANr_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WAN_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_DROP_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Qr_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q45r_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xabc,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q45_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xabc,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMPr_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMP_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WANr_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WAN_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_HYST_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Qr_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45r_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xac0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xac0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMPr_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMP_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WANr_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WAN_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_PAUSE_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_RSRV_Qr_ROBO */
        /* reg            FC_TOTAL_TH_RSRV_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_RSRV_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_RSRV_Q_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_TH_RSRV_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_RSRV_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_TOTAL_USEDr_ROBO */
        /* reg            FC_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa82,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USEDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TOTAL_USED_BCM53020_A0r_ROBO */
        /* reg            FC_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa52,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USED_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_FC_TOTAL_USED_BCM53101_A0r_ROBO */
        /* reg            FC_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa82,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USED_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_USED_BCM53118_A0r_ROBO */
        /* reg            FC_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa82,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USED_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TOTAL_USED_BCM53125_A0r_ROBO */
        /* reg            FC_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa82,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USED_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_FC_TOTAL_USED_BCM53128_A0r_ROBO */
        /* reg            FC_TOTAL_USEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa82,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USED_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_TXPAUSE_HISr_ROBO */
        /* reg            FC_TXPAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa2,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXPAUSE_HISr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXPAUSE_HIS_BCM53101_A0r_ROBO */
        /* reg            FC_TXPAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa2,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXPAUSE_HIS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TXQ_CONG_PORTMAP_P7r_ROBO */
        /* reg            FC_TXQ_CONG_PORTMAP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_TXQ_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TXQ_CONG_PORTMAP_P8r_ROBO */
        /* reg            FC_TXQ_CONG_PORTMAP_P8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa90,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_TXQ_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TXQ_CONG_PORTMAP_PNr_ROBO */
        /* reg            FC_TXQ_CONG_PORTMAP_PNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_TXQ_CONG_PORTMAP_P7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TXQ_THD_PAUSE_OFFr_ROBO */
        /* reg            FC_TXQ_THD_PAUSE_OFFr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_THD_PAUSE_OFFr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Qr_ROBO */
        /* reg            FC_TXQ_TH_DROP_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q45r_ROBO */
        /* reg            FC_TXQ_TH_DROP_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab8,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q45_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_DROP_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab8,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_DROP_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5389_A0r_ROBO */
        /* reg            FC_TXQ_TH_DROP_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMPr_ROBO */
        /* reg            FC_TXQ_TH_DROP_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMP_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_DROP_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_WANr_ROBO */
        /* reg            FC_TXQ_TH_DROP_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_WAN_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_DROP_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Qr_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45r_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5389_A0r_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMPr_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMP_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WANr_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WAN_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_PAUSE_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Qr_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q45r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q45_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q45r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5389_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Qr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMPr_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_IMP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53118_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53125_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WANr_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53101_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_IMP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53118_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Qr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53128_A0r_ROBO */
        /* reg            FC_TXQ_TH_RSRV_Q_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_TX_QUANTUM_PAUSE_HISr_ROBO */
        /* reg            FC_TX_QUANTUM_PAUSE_HISr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa7a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TX_QUANTUM_PAUSE_HISr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_REG_SPARE0r_ROBO */
        /* reg            FC_WAN_IMP1_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe70,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_WAN_IMP1_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_REG_SPARE1r_ROBO */
        /* reg            FC_WAN_IMP1_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe72,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_WAN_IMP1_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_DROP_QNr_ROBO */
        /* reg            FC_WAN_IMP1_TOTAL_THD_DROP_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_DROP_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_HYST_QNr_ROBO */
        /* reg            FC_WAN_IMP1_TOTAL_THD_HYST_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_HYST_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_PAUSE_QNr_ROBO */
        /* reg            FC_WAN_IMP1_TOTAL_THD_PAUSE_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TOTAL_THD_PAUSE_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_DROP_QNr_ROBO */
        /* reg            FC_WAN_IMP1_TXQ_THD_DROP_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_DROP_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_HYST_QNr_ROBO */
        /* reg            FC_WAN_IMP1_TXQ_THD_HYST_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_HYST_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_PAUSE_QNr_ROBO */
        /* reg            FC_WAN_IMP1_TXQ_THD_PAUSE_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_PAUSE_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_RSV_QNr_ROBO */
        /* reg            FC_WAN_IMP1_TXQ_THD_RSV_QNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_IMP0_TXQ_THD_RSV_QNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FLOW_MON_BUSr_ROBO */
        /* reg            FLOW_MON_BUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FLOW_MON_BUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FM_MEMADRr_ROBO */
        /* reg            FM_MEMADRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FM_MEMADRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FM_MEMDAT0r_ROBO */
        /* reg            FM_MEMDAT0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FM_MEMDAT0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FM_MEMDAT1r_ROBO */
        /* reg            FM_MEMDAT1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x818,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FM_MEMDAT0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FM_MEMDAT2r_ROBO */
        /* reg            FM_MEMDAT2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FM_MEMDAT0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FM_MEMDAT3r_ROBO */
        /* reg            FM_MEMDAT3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x828,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FM_MEMDAT0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_FM_SIZE_CTLr_ROBO */
        /* reg            FM_SIZE_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FM_SIZE_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FORCE_FRAME_DROPr_ROBO */
        /* reg            FORCE_FRAME_DROPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FORCE_FRAME_DROPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_FORCE_FRAME_DROP_BCM53128_A0r_ROBO */
        /* reg            FORCE_FRAME_DROPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FORCE_FRAME_DROP_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000fe00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0)
    { /* SOC_REG_INT_GARLCFGr_ROBO */
        /* reg            GARLCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GARLCFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_GARLCFG_BCM53101_A0r_ROBO */
        /* reg            GARLCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GARLCFG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_GARLCFG_BCM53115_A0r_ROBO */
        /* reg            GARLCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GARLCFG_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_GARLCFG_BCM53118_A0r_ROBO */
        /* reg            GARLCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_GARLCFG_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_GARLCFG_BCM53128_A0r_ROBO */
        /* reg            GARLCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_GARLCFG_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_GARLCFG_BCM53280_B0r_ROBO */
        /* reg            GARLCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GARLCFG_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_GARLCFG_BCM5389_A0r_ROBO */
        /* reg            GARLCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GARLCFG_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GENMEM_ADDRr_ROBO */
        /* reg            GENMEM_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x842,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_GENMEM_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GENMEM_CTLr_ROBO */
        /* reg            GENMEM_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x830,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GENMEM_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GENMEM_DATA0r_ROBO */
        /* reg            GENMEM_DATA0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x848,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GENMEM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GENMEM_DATA1r_ROBO */
        /* reg            GENMEM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GENMEM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_GLB_OVERFLOW_DROP_PKT_CNTr_ROBO */
        /* reg            GLB_OVERFLOW_DROP_PKT_CNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5044,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GLB_OVERFLOW_DROP_PKT_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_GLB_VLAN_ING_FILTER_CTLr_ROBO */
        /* reg            GLB_VLAN_ING_FILTER_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3448,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GLB_VLAN_ING_FILTER_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_GLOBAL_CONGESTION_CTRLr_ROBO */
        /* reg            GLOBAL_CONGESTION_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_GLOBAL_CONGESTION_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTLr_ROBO */
        /* reg            GLOBAL_TRUNK_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GLOBAL_TRUNK_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5389_A0r_ROBO */
        /* reg            GLOBAL_TRUNK_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3201,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GLOBAL_TRUNK_CTL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_GMII_IO_DS_SEL0r_ROBO */
        /* reg            GMII_IO_DS_SEL0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe034,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_GMII_IO_DS_SEL0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_GMII_IO_DS_SEL1r_ROBO */
        /* reg            GMII_IO_DS_SEL1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe038,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_GMII_IO_DS_SEL1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_GMII_IO_SR_CTLr_ROBO */
        /* reg            GMII_IO_SR_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe030,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_GMII_IO_SR_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GMNGCFGr_ROBO */
        /* reg            GMNGCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM53101_A0r_ROBO */
        /* reg            GMNGCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM53115_A0r_ROBO */
        /* reg            GMNGCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFG_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM53125_A0r_ROBO */
        /* reg            GMNGCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GMNGCFG_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM53280_A0r_ROBO */
        /* reg            GMNGCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM5389_A0r_ROBO */
        /* reg            GMNGCFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_GMNGCFG_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_GREEN_MODE_DATAr_ROBO */
        /* reg            GREEN_MODE_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GREEN_MODE_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_GREEN_MODE_DEBUGr_ROBO */
        /* reg            GREEN_MODE_DEBUGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xca,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_GREEN_MODE_DEBUGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_GREEN_MODE_SELECTr_ROBO */
        /* reg            GREEN_MODE_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc9,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_GREEN_MODE_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_GROUP_CTRLr_ROBO */
        /* reg            GROUP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x809,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_GROUP_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0)
    { /* SOC_REG_INT_GRPADDR1r_ROBO */
        /* reg            GRPADDR1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GRPADDR1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0)
    { /* SOC_REG_INT_GRPADDR2r_ROBO */
        /* reg            GRPADDR2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GRPADDR1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_ANADVr_ROBO */
        /* reg            G_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd808,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANADV_BCM53115_A0r_ROBO */
        /* reg            G_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_ANADV_BCM53125_A0r_ROBO */
        /* reg            G_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_ANADV_BCM53280_A0r_ROBO */
        /* reg            G_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd808,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANADV_BCM89500_A0r_ROBO */
        /* reg            G_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1408,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANADV_EXTr_ROBO */
        /* reg            G_ANADV_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8808,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANADV_EXT_BCM53101_A0r_ROBO */
        /* reg            G_ANADV_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8808,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANADV_EXT_P4r_ROBO */
        /* reg            G_ANADV_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8408,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_ANADV_EXT_P5r_ROBO */
        /* reg            G_ANADV_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_ANADV_EXT_P7r_ROBO */
        /* reg            G_ANADV_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8708,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANADV_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_ANADV_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANADV_EXT_PNr_ROBO */
        /* reg            G_ANADV_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANADV_P7r_ROBO */
        /* reg            G_ANADV_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1708,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_ANEXPr_ROBO */
        /* reg            G_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANEXP_BCM53115_A0r_ROBO */
        /* reg            G_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_ANEXP_BCM53125_A0r_ROBO */
        /* reg            G_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_ANEXP_BCM53280_A0r_ROBO */
        /* reg            G_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANEXP_BCM89500_A0r_ROBO */
        /* reg            G_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANEXP_EXTr_ROBO */
        /* reg            G_ANEXP_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANEXP_EXT_BCM53101_A0r_ROBO */
        /* reg            G_ANEXP_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANEXP_EXT_P4r_ROBO */
        /* reg            G_ANEXP_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x840c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_ANEXP_EXT_P5r_ROBO */
        /* reg            G_ANEXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_ANEXP_EXT_P7r_ROBO */
        /* reg            G_ANEXP_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x870c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANEXP_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_ANEXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANEXP_EXT_PNr_ROBO */
        /* reg            G_ANEXP_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANEXP_P7r_ROBO */
        /* reg            G_ANEXP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_ANLPAr_ROBO */
        /* reg            G_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_ANLPA_BCM53010_A0r_ROBO */
        /* reg            G_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANLPA_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANLPA_BCM53115_A0r_ROBO */
        /* reg            G_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_ANLPA_BCM53125_A0r_ROBO */
        /* reg            G_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPA_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_ANLPA_BCM53280_A0r_ROBO */
        /* reg            G_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANLPA_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANLPA_BCM89500_A0r_ROBO */
        /* reg            G_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANLPA_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANLPA_EXTr_ROBO */
        /* reg            G_ANLPA_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_BCM53020_A0r_ROBO */
        /* reg            G_ANLPA_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANLPA_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_BCM53101_A0r_ROBO */
        /* reg            G_ANLPA_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPA_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_P4r_ROBO */
        /* reg            G_ANLPA_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x840a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPA_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_P5r_ROBO */
        /* reg            G_ANLPA_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_P7r_ROBO */
        /* reg            G_ANLPA_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x870a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPA_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_P5_BCM53020_A0r_ROBO */
        /* reg            G_ANLPA_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANLPA_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_ANLPA_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPA_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_PNr_ROBO */
        /* reg            G_ANLPA_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPA_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANLPA_P7r_ROBO */
        /* reg            G_ANLPA_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPA_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_ANLPA_P7_BCM53020_A0r_ROBO */
        /* reg            G_ANLPA_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANLPA_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_ANNXPr_ROBO */
        /* reg            G_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_ANNXP_BCM53010_A0r_ROBO */
        /* reg            G_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002801, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANNXP_BCM53115_A0r_ROBO */
        /* reg            G_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_ANNXP_BCM53125_A0r_ROBO */
        /* reg            G_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_ANNXP_BCM53280_A0r_ROBO */
        /* reg            G_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANNXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANNXP_BCM89500_A0r_ROBO */
        /* reg            G_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANNXP_EXTr_ROBO */
        /* reg            G_ANNXP_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_BCM53020_A0r_ROBO */
        /* reg            G_ANNXP_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002801, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_BCM53101_A0r_ROBO */
        /* reg            G_ANNXP_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_P4r_ROBO */
        /* reg            G_ANNXP_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x840e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_P5r_ROBO */
        /* reg            G_ANNXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_P7r_ROBO */
        /* reg            G_ANNXP_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x870e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_P5_BCM53020_A0r_ROBO */
        /* reg            G_ANNXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002801, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_ANNXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_PNr_ROBO */
        /* reg            G_ANNXP_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_ANNXP_P7r_ROBO */
        /* reg            G_ANNXP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_ANNXP_P7_BCM53020_A0r_ROBO */
        /* reg            G_ANNXP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002801, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_AUX_CTLr_ROBO */
        /* reg            G_AUX_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_CTL_BCM89500_A0r_ROBO */
        /* reg            G_AUX_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1430,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BR_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXTr_ROBO */
        /* reg            G_AUX_CTL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8830,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXT_BCM53101_A0r_ROBO */
        /* reg            G_AUX_CTL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8830,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXT_P4r_ROBO */
        /* reg            G_AUX_CTL_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8430,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXT_P5r_ROBO */
        /* reg            G_AUX_CTL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8530,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXT_P7r_ROBO */
        /* reg            G_AUX_CTL_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8730,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXT_PNr_ROBO */
        /* reg            G_AUX_CTL_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_CTL_P7r_ROBO */
        /* reg            G_AUX_CTL_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1730,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_AUX_STSr_ROBO */
        /* reg            G_AUX_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_STS_BCM89500_A0r_ROBO */
        /* reg            G_AUX_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1432,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_G_AUX_STS_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXTr_ROBO */
        /* reg            G_AUX_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8832,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXT_BCM53101_A0r_ROBO */
        /* reg            G_AUX_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8832,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXT_P4r_ROBO */
        /* reg            G_AUX_STS_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8432,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXT_P5r_ROBO */
        /* reg            G_AUX_STS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8532,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXT_P7r_ROBO */
        /* reg            G_AUX_STS_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8732,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXT_PNr_ROBO */
        /* reg            G_AUX_STS_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_AUX_STS_P7r_ROBO */
        /* reg            G_AUX_STS_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1732,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_B1000T_CTLr_ROBO */
        /* reg            G_B1000T_CTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd812,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_BCM53115_A0r_ROBO */
        /* reg            G_B1000T_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1012,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_BCM53125_A0r_ROBO */
        /* reg            G_B1000T_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1012,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_BCM53280_A0r_ROBO */
        /* reg            G_B1000T_CTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd812,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_BCM89500_A0r_ROBO */
        /* reg            G_B1000T_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1412,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXTr_ROBO */
        /* reg            G_B1000T_CTL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8812,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXT_BCM53101_A0r_ROBO */
        /* reg            G_B1000T_CTL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8812,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXT_P4r_ROBO */
        /* reg            G_B1000T_CTL_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8412,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXT_P5r_ROBO */
        /* reg            G_B1000T_CTL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8512,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXT_P7r_ROBO */
        /* reg            G_B1000T_CTL_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8712,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_B1000T_CTL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8512,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXT_PNr_ROBO */
        /* reg            G_B1000T_CTL_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8012,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_P7r_ROBO */
        /* reg            G_B1000T_CTL_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1712,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_B1000T_STSr_ROBO */
        /* reg            G_B1000T_STSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd814,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_B1000T_STS_BCM53115_A0r_ROBO */
        /* reg            G_B1000T_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1014,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_B1000T_STS_BCM53125_A0r_ROBO */
        /* reg            G_B1000T_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1014,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_B1000T_STS_BCM53280_A0r_ROBO */
        /* reg            G_B1000T_STSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd814,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_STS_BCM89500_A0r_ROBO */
        /* reg            G_B1000T_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1414,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXTr_ROBO */
        /* reg            G_B1000T_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8814,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXT_BCM53101_A0r_ROBO */
        /* reg            G_B1000T_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8814,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXT_P4r_ROBO */
        /* reg            G_B1000T_STS_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8414,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXT_P5r_ROBO */
        /* reg            G_B1000T_STS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8514,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXT_P7r_ROBO */
        /* reg            G_B1000T_STS_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8714,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_B1000T_STS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8514,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXT_PNr_ROBO */
        /* reg            G_B1000T_STS_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8014,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_B1000T_STS_P7r_ROBO */
        /* reg            G_B1000T_STS_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1714,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENTr_ROBO */
        /* reg            G_DSP_COEFFICIENTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDRr_ROBO */
        /* reg            G_DSP_COEFFICIENT_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXTr_ROBO */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x882e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_BCM53101_A0r_ROBO */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x882e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P4r_ROBO */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x842e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P5r_ROBO */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x852e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P7r_ROBO */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x872e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_PNr_ROBO */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x802e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_P7r_ROBO */
        /* reg            G_DSP_COEFFICIENT_ADDR_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x172e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXTr_ROBO */
        /* reg            G_DSP_COEFFICIENT_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x882a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXT_BCM53101_A0r_ROBO */
        /* reg            G_DSP_COEFFICIENT_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x882a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P4r_ROBO */
        /* reg            G_DSP_COEFFICIENT_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x842a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P5r_ROBO */
        /* reg            G_DSP_COEFFICIENT_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x852a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P7r_ROBO */
        /* reg            G_DSP_COEFFICIENT_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x872a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXT_PNr_ROBO */
        /* reg            G_DSP_COEFFICIENT_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x802a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_P7r_ROBO */
        /* reg            G_DSP_COEFFICIENT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x172a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_EXP_ACCESSr_ROBO */
        /* reg            G_EXP_ACCESSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x142e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BR_EXP_ACCESSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_EXP_DATAr_ROBO */
        /* reg            G_EXP_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x142a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BR_EXP_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_EXT_STSr_ROBO */
        /* reg            G_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd81e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_EXT_STS_BCM53115_A0r_ROBO */
        /* reg            G_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x101e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_EXT_STS_BCM53125_A0r_ROBO */
        /* reg            G_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x101e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_EXT_STS_BCM53280_A0r_ROBO */
        /* reg            G_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd81e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_EXT_STS_BCM89500_A0r_ROBO */
        /* reg            G_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x141e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXTr_ROBO */
        /* reg            G_EXT_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x881e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXT_BCM53101_A0r_ROBO */
        /* reg            G_EXT_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x881e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXT_P4r_ROBO */
        /* reg            G_EXT_STS_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x841e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXT_P5r_ROBO */
        /* reg            G_EXT_STS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x851e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXT_P7r_ROBO */
        /* reg            G_EXT_STS_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x871e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_EXT_STS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x851e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXT_PNr_ROBO */
        /* reg            G_EXT_STS_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x801e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_EXT_STS_P7r_ROBO */
        /* reg            G_EXT_STS_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x171e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNTr_ROBO */
        /* reg            G_FALSE_CARR_CNTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd836,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO */
        /* reg            G_FALSE_CARR_CNTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_BCM89500_A0r_ROBO */
        /* reg            G_FALSE_CARR_CNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1426,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BR_FALSE_CARR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXTr_ROBO */
        /* reg            G_FALSE_CARR_CNT_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8826,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXT_BCM53101_A0r_ROBO */
        /* reg            G_FALSE_CARR_CNT_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8826,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P4r_ROBO */
        /* reg            G_FALSE_CARR_CNT_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8426,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P5r_ROBO */
        /* reg            G_FALSE_CARR_CNT_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8526,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P7r_ROBO */
        /* reg            G_FALSE_CARR_CNT_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8726,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXT_PNr_ROBO */
        /* reg            G_FALSE_CARR_CNT_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_P7r_ROBO */
        /* reg            G_FALSE_CARR_CNT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1726,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSKr_ROBO */
        /* reg            G_INTERRUPT_MSKr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_BCM89500_A0r_ROBO */
        /* reg            G_INTERRUPT_MSKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1436,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BR_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXTr_ROBO */
        /* reg            G_INTERRUPT_MSK_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8836,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXT_BCM53101_A0r_ROBO */
        /* reg            G_INTERRUPT_MSK_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8836,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXT_P4r_ROBO */
        /* reg            G_INTERRUPT_MSK_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8436,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXT_P5r_ROBO */
        /* reg            G_INTERRUPT_MSK_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8536,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXT_P7r_ROBO */
        /* reg            G_INTERRUPT_MSK_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8736,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXT_PNr_ROBO */
        /* reg            G_INTERRUPT_MSK_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_P7r_ROBO */
        /* reg            G_INTERRUPT_MSK_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1736,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STSr_ROBO */
        /* reg            G_INTERRUPT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1034,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_BCM89500_A0r_ROBO */
        /* reg            G_INTERRUPT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1434,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_BR_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXTr_ROBO */
        /* reg            G_INTERRUPT_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8834,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXT_BCM53101_A0r_ROBO */
        /* reg            G_INTERRUPT_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8834,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXT_P4r_ROBO */
        /* reg            G_INTERRUPT_STS_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8434,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXT_P5r_ROBO */
        /* reg            G_INTERRUPT_STS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8534,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXT_P7r_ROBO */
        /* reg            G_INTERRUPT_STS_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8734,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXT_PNr_ROBO */
        /* reg            G_INTERRUPT_STS_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8034,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_P7r_ROBO */
        /* reg            G_INTERRUPT_STS_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1734,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_LPNXPr_ROBO */
        /* reg            G_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_LPNXP_BCM53010_A0r_ROBO */
        /* reg            G_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_LPNXP_BCM53115_A0r_ROBO */
        /* reg            G_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_LPNXP_BCM53280_A0r_ROBO */
        /* reg            G_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_LPNXP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_LPNXP_BCM89500_A0r_ROBO */
        /* reg            G_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1410,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXP_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_LPNXP_EXTr_ROBO */
        /* reg            G_LPNXP_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_BCM53020_A0r_ROBO */
        /* reg            G_LPNXP_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_BCM53101_A0r_ROBO */
        /* reg            G_LPNXP_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_P4r_ROBO */
        /* reg            G_LPNXP_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8410,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_P5r_ROBO */
        /* reg            G_LPNXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8510,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_P7r_ROBO */
        /* reg            G_LPNXP_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8710,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_P5_BCM53020_A0r_ROBO */
        /* reg            G_LPNXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8510,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_PNr_ROBO */
        /* reg            G_LPNXP_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_LPNXP_P7r_ROBO */
        /* reg            G_LPNXP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1710,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_LPNXP_P7_BCM53020_A0r_ROBO */
        /* reg            G_LPNXP_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1710,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEEDr_ROBO */
        /* reg            G_MASTER_SLAVE_SEEDr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEEDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_BCM53125_A0r_ROBO */
        /* reg            G_MASTER_SLAVE_SEEDr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEED_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_BCM89500_A0r_ROBO */
        /* reg            G_MASTER_SLAVE_SEEDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x143a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEED_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXTr_ROBO */
        /* reg            G_MASTER_SLAVE_SEED_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEEDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_BCM53101_A0r_ROBO */
        /* reg            G_MASTER_SLAVE_SEED_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEED_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P4r_ROBO */
        /* reg            G_MASTER_SLAVE_SEED_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x843a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEED_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5r_ROBO */
        /* reg            G_MASTER_SLAVE_SEED_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEEDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P7r_ROBO */
        /* reg            G_MASTER_SLAVE_SEED_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x873a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEED_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_MASTER_SLAVE_SEED_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEED_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_PNr_ROBO */
        /* reg            G_MASTER_SLAVE_SEED_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEED_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_P7r_ROBO */
        /* reg            G_MASTER_SLAVE_SEED_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x173a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEED_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_MIICTLr_ROBO */
        /* reg            G_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd800,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MIICTL_BCM53115_A0r_ROBO */
        /* reg            G_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_MIICTL_BCM53125_A0r_ROBO */
        /* reg            G_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_MIICTL_BCM53280_A0r_ROBO */
        /* reg            G_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd800,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIICTL_BCM89500_A0r_ROBO */
        /* reg            G_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1400,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_MIICTL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MIICTL_EXTr_ROBO */
        /* reg            G_MIICTL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8800,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIICTL_EXT_BCM53101_A0r_ROBO */
        /* reg            G_MIICTL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8800,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIICTL_EXT_P4r_ROBO */
        /* reg            G_MIICTL_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8400,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_MIICTL_EXT_P5r_ROBO */
        /* reg            G_MIICTL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8500,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_MIICTL_EXT_P7r_ROBO */
        /* reg            G_MIICTL_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8700,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIICTL_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_MIICTL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8500,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIICTL_EXT_PNr_ROBO */
        /* reg            G_MIICTL_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIICTL_P7r_ROBO */
        /* reg            G_MIICTL_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1700,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_MIISTSr_ROBO */
        /* reg            G_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd802,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MIISTS_BCM53115_A0r_ROBO */
        /* reg            G_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_MIISTS_BCM53125_A0r_ROBO */
        /* reg            G_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_MIISTS_BCM53280_A0r_ROBO */
        /* reg            G_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd802,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIISTS_BCM89500_A0r_ROBO */
        /* reg            G_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1402,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000079c9, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MIISTS_EXTr_ROBO */
        /* reg            G_MIISTS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8802,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIISTS_EXT_BCM53101_A0r_ROBO */
        /* reg            G_MIISTS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8802,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIISTS_EXT_P4r_ROBO */
        /* reg            G_MIISTS_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8402,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_MIISTS_EXT_P5r_ROBO */
        /* reg            G_MIISTS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8502,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_MIISTS_EXT_P7r_ROBO */
        /* reg            G_MIISTS_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8702,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIISTS_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_MIISTS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8502,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIISTS_EXT_PNr_ROBO */
        /* reg            G_MIISTS_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8002,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MIISTS_P7r_ROBO */
        /* reg            G_MIISTS_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1702,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_MISC_SHADOWr_ROBO */
        /* reg            G_MISC_SHADOWr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_BCM89500_A0r_ROBO */
        /* reg            G_MISC_SHADOWr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1438,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BR_MISC_SHADOWr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXTr_ROBO */
        /* reg            G_MISC_SHADOW_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8838,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXT_BCM53101_A0r_ROBO */
        /* reg            G_MISC_SHADOW_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8838,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXT_P4r_ROBO */
        /* reg            G_MISC_SHADOW_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8438,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXT_P5r_ROBO */
        /* reg            G_MISC_SHADOW_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8538,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXT_P7r_ROBO */
        /* reg            G_MISC_SHADOW_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8738,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXT_PNr_ROBO */
        /* reg            G_MISC_SHADOW_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_P7r_ROBO */
        /* reg            G_MISC_SHADOW_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1738,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_G_PCTLr_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x1a1,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53010_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53101_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53115_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53118_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53125_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53128_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53262_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x1a1,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53280_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x1a9,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_G_PCTL_BCM5389_A0r_ROBO */
        /* reg            G_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_PHYIDHr_ROBO */
        /* reg            G_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd804,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_PHYIDH_BCM53010_A0r_ROBO */
        /* reg            G_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000600d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHYIDH_BCM53115_A0r_ROBO */
        /* reg            G_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDH_BCM53125_A0r_ROBO */
        /* reg            G_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000362, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_PHYIDH_BCM53280_A0r_ROBO */
        /* reg            G_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd804,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDH_BCM89500_A0r_ROBO */
        /* reg            G_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1404,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000362, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXTr_ROBO */
        /* reg            G_PHYIDH_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8804,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXT_BCM53101_A0r_ROBO */
        /* reg            G_PHYIDH_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8804,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXT_P4r_ROBO */
        /* reg            G_PHYIDH_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8404,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXT_P5r_ROBO */
        /* reg            G_PHYIDH_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8504,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXT_P7r_ROBO */
        /* reg            G_PHYIDH_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8704,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_PHYIDH_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8504,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXT_PNr_ROBO */
        /* reg            G_PHYIDH_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDH_P7r_ROBO */
        /* reg            G_PHYIDH_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1704,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000362, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_PHYIDLr_ROBO */
        /* reg            G_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd806,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_G_PHYIDL_BCM53010_A0r_ROBO */
        /* reg            G_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008760, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHYIDL_BCM53115_A0r_ROBO */
        /* reg            G_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_G_PHYIDL_BCM53125_A0r_ROBO */
        /* reg            G_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005f20, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_PHYIDL_BCM53128_A0r_ROBO */
        /* reg            G_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005e14, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_G_PHYIDL_BCM53280_A0r_ROBO */
        /* reg            G_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd806,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDL_BCM89500_A0r_ROBO */
        /* reg            G_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1406,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BR_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005d30, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXTr_ROBO */
        /* reg            G_PHYIDL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8806,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXT_BCM53101_A0r_ROBO */
        /* reg            G_PHYIDL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8806,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXT_P4r_ROBO */
        /* reg            G_PHYIDL_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8406,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXT_P5r_ROBO */
        /* reg            G_PHYIDL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8506,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXT_P7r_ROBO */
        /* reg            G_PHYIDL_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8706,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_PHYIDL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8506,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXT_PNr_ROBO */
        /* reg            G_PHYIDL_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHYIDL_P7r_ROBO */
        /* reg            G_PHYIDL_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1706,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BR_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005d30, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTLr_ROBO */
        /* reg            G_PHY_EXT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_BCM53115_A0r_ROBO */
        /* reg            G_PHY_EXT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_BCM89500_A0r_ROBO */
        /* reg            G_PHY_EXT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1420,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_BR_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXTr_ROBO */
        /* reg            G_PHY_EXT_CTL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXT_BCM53101_A0r_ROBO */
        /* reg            G_PHY_EXT_CTL_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXT_P4r_ROBO */
        /* reg            G_PHY_EXT_CTL_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8420,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXT_P5r_ROBO */
        /* reg            G_PHY_EXT_CTL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8520,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXT_P7r_ROBO */
        /* reg            G_PHY_EXT_CTL_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8720,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXT_PNr_ROBO */
        /* reg            G_PHY_EXT_CTL_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_P7r_ROBO */
        /* reg            G_PHY_EXT_CTL_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1720,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STSr_ROBO */
        /* reg            G_PHY_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd822,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_BCM53115_A0r_ROBO */
        /* reg            G_PHY_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_BCM53125_A0r_ROBO */
        /* reg            G_PHY_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_BCM89500_A0r_ROBO */
        /* reg            G_PHY_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1422,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXTr_ROBO */
        /* reg            G_PHY_EXT_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8822,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXT_BCM53101_A0r_ROBO */
        /* reg            G_PHY_EXT_STS_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8822,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXT_P4r_ROBO */
        /* reg            G_PHY_EXT_STS_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8422,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXT_P5r_ROBO */
        /* reg            G_PHY_EXT_STS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8522,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXT_P7r_ROBO */
        /* reg            G_PHY_EXT_STS_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8722,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_PHY_EXT_STS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8522,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXT_PNr_ROBO */
        /* reg            G_PHY_EXT_STS_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_P7r_ROBO */
        /* reg            G_PHY_EXT_STS_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1722,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNTr_ROBO */
        /* reg            G_REC_ERR_CNTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd824,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_BCM53115_A0r_ROBO */
        /* reg            G_REC_ERR_CNTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_BCM89500_A0r_ROBO */
        /* reg            G_REC_ERR_CNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1424,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXTr_ROBO */
        /* reg            G_REC_ERR_CNT_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8824,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXT_BCM53101_A0r_ROBO */
        /* reg            G_REC_ERR_CNT_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8824,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXT_P4r_ROBO */
        /* reg            G_REC_ERR_CNT_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8424,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXT_P5r_ROBO */
        /* reg            G_REC_ERR_CNT_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8524,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXT_P7r_ROBO */
        /* reg            G_REC_ERR_CNT_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8724,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXT_PNr_ROBO */
        /* reg            G_REC_ERR_CNT_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_P7r_ROBO */
        /* reg            G_REC_ERR_CNT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1724,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNTr_ROBO */
        /* reg            G_REC_NOTOK_CNTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd828,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_BCM53115_A0r_ROBO */
        /* reg            G_REC_NOTOK_CNTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1028,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_BCM89500_A0r_ROBO */
        /* reg            G_REC_NOTOK_CNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1428,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXTr_ROBO */
        /* reg            G_REC_NOTOK_CNT_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8828,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXT_BCM53101_A0r_ROBO */
        /* reg            G_REC_NOTOK_CNT_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8828,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P4r_ROBO */
        /* reg            G_REC_NOTOK_CNT_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8428,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P5r_ROBO */
        /* reg            G_REC_NOTOK_CNT_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8528,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P7r_ROBO */
        /* reg            G_REC_NOTOK_CNT_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8728,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXT_PNr_ROBO */
        /* reg            G_REC_NOTOK_CNT_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8028,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_P7r_ROBO */
        /* reg            G_REC_NOTOK_CNT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1728,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_TEST1r_ROBO */
        /* reg            G_TEST1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_TEST2r_ROBO */
        /* reg            G_TEST2r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_TEST1_BCM53125_A0r_ROBO */
        /* reg            G_TEST1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST1_BCM89500_A0r_ROBO */
        /* reg            G_TEST1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x143c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_BR_TEST1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_TEST1_EXTr_ROBO */
        /* reg            G_TEST1_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST1_EXT_BCM53101_A0r_ROBO */
        /* reg            G_TEST1_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST1_EXT_P4r_ROBO */
        /* reg            G_TEST1_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x843c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_TEST1_EXT_P5r_ROBO */
        /* reg            G_TEST1_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_TEST1_EXT_P7r_ROBO */
        /* reg            G_TEST1_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x873c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST1_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_TEST1_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST1_EXT_PNr_ROBO */
        /* reg            G_TEST1_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST1_P7r_ROBO */
        /* reg            G_TEST1_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x173c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_TEST2_BCM53125_A0r_ROBO */
        /* reg            G_TEST2r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_TEST2_EXTr_ROBO */
        /* reg            G_TEST2_EXTr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST2_EXT_BCM53101_A0r_ROBO */
        /* reg            G_TEST2_EXTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST2_EXT_P4r_ROBO */
        /* reg            G_TEST2_EXT_P4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x843e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_TEST2_EXT_P5r_ROBO */
        /* reg            G_TEST2_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_G_TEST2_EXT_P7r_ROBO */
        /* reg            G_TEST2_EXT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x873e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST2_EXT_P5_BCM53125_A0r_ROBO */
        /* reg            G_TEST2_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST2_EXT_PNr_ROBO */
        /* reg            G_TEST2_EXT_PNr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_G_TEST2_P7r_ROBO */
        /* reg            G_TEST2_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x173e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1_EXTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_HEARTBEAT_Nr_ROBO */
        /* reg            HEARTBEAT_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x9402,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_HEARTBEAT_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_HL_PRTC_CTRLr_ROBO */
        /* reg            HL_PRTC_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_HL_PRTC_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_HL_PRTC_CTRL_BCM53101_A0r_ROBO */
        /* reg            HL_PRTC_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 19,
        /* *fields     */ soc_HL_PRTC_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_HL_PRTC_CTRL_BCM53118_A0r_ROBO */
        /* reg            HL_PRTC_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 19,
        /* *fields     */ soc_HL_PRTC_CTRL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_HNDRD_ACTLr_ROBO */
        /* reg            HNDRD_ACTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_HNDRD_ACTL_BCM5389_A0r_ROBO */
        /* reg            HNDRD_ACTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_HNDRD_ASTSr_ROBO */
        /* reg            HNDRD_ASTSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa022,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_HNDRD_ASTS_BCM5389_A0r_ROBO */
        /* reg            HNDRD_ASTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8022,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_HNDRD_FCSCNTr_ROBO */
        /* reg            HNDRD_FCSCNTr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_HNDRD_FCSCNT_BCM5389_A0r_ROBO */
        /* reg            HNDRD_FCSCNTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_HNDRD_RECNTr_ROBO */
        /* reg            HNDRD_RECNTr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_HNDRD_RECNT_BCM5389_A0r_ROBO */
        /* reg            HNDRD_RECNTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_IDDQ_CTRLr_ROBO */
        /* reg            IDDQ_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_IDDQ_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_IDDQ_CTRL_BCM53010_A0r_ROBO */
        /* reg            IDDQ_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IDDQ_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IDDQ_CTRL_BCM53020_A0r_ROBO */
        /* reg            IDDQ_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_IDDQ_CTRL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IEEE8021S_REG_SPARE0r_ROBO */
        /* reg            IEEE8021S_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4360,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IEEE8021S_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IEEE8021S_REG_SPARE1r_ROBO */
        /* reg            IEEE8021S_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4364,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IEEE8021S_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IEEE8021X_REG_SPARE0r_ROBO */
        /* reg            IEEE8021X_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4270,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IEEE8021X_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IEEE8021X_REG_SPARE1r_ROBO */
        /* reg            IEEE8021X_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4274,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IEEE8021X_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IFG_BYTESr_ROBO */
        /* reg            IFG_BYTESr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3700,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IFG_BYTESr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IFG_BYTES_BCM53020_A0r_ROBO */
        /* reg            IFG_BYTESr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47ee,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IFG_BYTESr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_IGMIRCTLr_ROBO */
        /* reg            IGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IGMIRCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM53101_A0r_ROBO */
        /* reg            IGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x212,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IGMIRCTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM53115_A0r_ROBO */
        /* reg            IGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x212,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IGMIRCTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM53262_A0r_ROBO */
        /* reg            IGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IGMIRCTL_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM53280_A0r_ROBO */
        /* reg            IGMIRCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IGMIRCTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_IGMIRDIVr_ROBO */
        /* reg            IGMIRDIVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IGMIRDIVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IGMIRDIV_BCM53101_A0r_ROBO */
        /* reg            IGMIRDIVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IGMIRDIV_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_IGMIRDIV_BCM53115_A0r_ROBO */
        /* reg            IGMIRDIVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IGMIRDIV_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_IGMIRMACr_ROBO */
        /* reg            IGMIRMACr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x322,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IGMIRMACr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_IGMIRMAC_BCM53115_A0r_ROBO */
        /* reg            IGMIRMACr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x216,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IGMIRMACr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP0_PRT_IDr_ROBO */
        /* reg            IMP0_PRT_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP0_PRT_IDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP0_PRT_ID_BCM53101_A0r_ROBO */
        /* reg            IMP0_PRT_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP0_PRT_ID_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REGr_ROBO */
        /* reg            IMP1_EGRESS_RATE_CTRL_CFG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP1_EGRESS_RATE_CTRL_CFG_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REG_BCM53128_A0r_ROBO */
        /* reg            IMP1_EGRESS_RATE_CTRL_CFG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_IMP1_PRT_IDr_ROBO */
        /* reg            IMP1_PRT_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP1_PRT_IDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP1_PRT_ID_BCM53101_A0r_ROBO */
        /* reg            IMP1_PRT_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP1_PRT_ID_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP_CTLr_ROBO */
        /* reg            IMP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_IMP_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_CTL_BCM53101_A0r_ROBO */
        /* reg            IMP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_IMP_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_EGRESS_PKT_TC2CPCP_MAPr_ROBO */
        /* reg            IMP_EGRESS_PKT_TC2CPCP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x91a0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 32,
        /* *fields     */ soc_IMP_EGRESS_PKT_TC2CPCP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x76543210)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO */
        /* reg            IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP1_EGRESS_RATE_CTRL_CFG_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REG_BCM53101_A0r_ROBO */
        /* reg            IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x41c0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REG_BCM53128_A0r_ROBO */
        /* reg            IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_LEVEL1_QOS_WEIGHTr_ROBO */
        /* reg            IMP_LEVEL1_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3b30,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IMP_LEVEL1_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x08040201, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_LEVEL2_QOS_WEIGHTr_ROBO */
        /* reg            IMP_LEVEL2_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3b60,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IMP_LEVEL2_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00040201, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO */
        /* reg            IMP_LOW_QUEUE_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3820,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO */
        /* reg            IMP_LOW_QUEUE_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3850,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_LOW_QUEUE_SHAPER_STSr_ROBO */
        /* reg            IMP_LOW_QUEUE_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3880,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_PCP2TCr_ROBO */
        /* reg            IMP_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3028,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_IMP_PCP2TC_BCM53128_A0r_ROBO */
        /* reg            IMP_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_PCP2TC_BCM89500_A0r_ROBO */
        /* reg            IMP_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x302c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_PCP2TC_DEI1r_ROBO */
        /* reg            IMP_PCP2TC_DEI1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30cc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_IMP_PCTLr_ROBO */
        /* reg            IMP_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_IMP_PCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_PORT_RED_BYTE_DROP_CNTRr_ROBO */
        /* reg            IMP_PORT_RED_BYTE_DROP_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x95e0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_IMP_PORT_RED_BYTE_DROP_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_PORT_RED_PKT_DROP_CNTRr_ROBO */
        /* reg            IMP_PORT_RED_PKT_DROP_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9590,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IMP_PORT_RED_PKT_DROP_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO */
        /* reg            IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4720,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO */
        /* reg            IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4750,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO */
        /* reg            IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47b0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO */
        /* reg            IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47e0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_PORT_SHAPER_STSr_ROBO */
        /* reg            IMP_PORT_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4780,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_QOS_PRI_CTLr_ROBO */
        /* reg            IMP_QOS_PRI_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3b08,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_QOS_PRI_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QOS_PRI_CTL_BCM53020_A0r_ROBO */
        /* reg            IMP_QOS_PRI_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4608,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_IMP_QOS_PRI_CTL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QOS_WEIGHTr_ROBO */
        /* reg            IMP_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4650,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x01010101, 0x01010101)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE0_MAX_PACKET_REFRESHr_ROBO */
        /* reg            IMP_QUEUE0_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48b0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE0_MAX_PACKET_THD_SELr_ROBO */
        /* reg            IMP_QUEUE0_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48e0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE0_MAX_REFRESHr_ROBO */
        /* reg            IMP_QUEUE0_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4820,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE0_MAX_THD_SELr_ROBO */
        /* reg            IMP_QUEUE0_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4850,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE0_SHAPER_STSr_ROBO */
        /* reg            IMP_QUEUE0_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4880,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE1_MAX_PACKET_REFRESHr_ROBO */
        /* reg            IMP_QUEUE1_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49b0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE1_MAX_PACKET_THD_SELr_ROBO */
        /* reg            IMP_QUEUE1_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49e0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE1_MAX_REFRESHr_ROBO */
        /* reg            IMP_QUEUE1_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4920,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE1_MAX_THD_SELr_ROBO */
        /* reg            IMP_QUEUE1_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4950,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE1_SHAPER_STSr_ROBO */
        /* reg            IMP_QUEUE1_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4980,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE2_MAX_PACKET_REFRESHr_ROBO */
        /* reg            IMP_QUEUE2_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ab0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE2_MAX_PACKET_THD_SELr_ROBO */
        /* reg            IMP_QUEUE2_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ae0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE2_MAX_REFRESHr_ROBO */
        /* reg            IMP_QUEUE2_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a20,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE2_MAX_THD_SELr_ROBO */
        /* reg            IMP_QUEUE2_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a50,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE2_SHAPER_STSr_ROBO */
        /* reg            IMP_QUEUE2_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE3_MAX_PACKET_REFRESHr_ROBO */
        /* reg            IMP_QUEUE3_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4bb0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE3_MAX_PACKET_THD_SELr_ROBO */
        /* reg            IMP_QUEUE3_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4be0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE3_MAX_REFRESHr_ROBO */
        /* reg            IMP_QUEUE3_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4b20,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE3_MAX_THD_SELr_ROBO */
        /* reg            IMP_QUEUE3_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4b50,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE3_SHAPER_STSr_ROBO */
        /* reg            IMP_QUEUE3_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4b80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_MAX_PACKET_REFRESHr_ROBO */
        /* reg            IMP_QUEUE4_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4cb0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_MAX_PACKET_THD_SELr_ROBO */
        /* reg            IMP_QUEUE4_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ce0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_MAX_REFRESHr_ROBO */
        /* reg            IMP_QUEUE4_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3920,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_MAX_REFRESH_BCM53010_A0r_ROBO */
        /* reg            IMP_QUEUE4_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3920,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_MAX_REFRESH_BCM53020_A0r_ROBO */
        /* reg            IMP_QUEUE4_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c20,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_MAX_THD_SELr_ROBO */
        /* reg            IMP_QUEUE4_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3950,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_MAX_THD_SEL_BCM53020_A0r_ROBO */
        /* reg            IMP_QUEUE4_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c50,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_SHAPER_STSr_ROBO */
        /* reg            IMP_QUEUE4_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3980,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE4_SHAPER_STS_BCM53020_A0r_ROBO */
        /* reg            IMP_QUEUE4_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE5_MAX_PACKET_REFRESHr_ROBO */
        /* reg            IMP_QUEUE5_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4db0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE5_MAX_PACKET_THD_SELr_ROBO */
        /* reg            IMP_QUEUE5_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4de0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_QUEUE5_MAX_REFRESHr_ROBO */
        /* reg            IMP_QUEUE5_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a20,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE5_MAX_REFRESH_BCM53020_A0r_ROBO */
        /* reg            IMP_QUEUE5_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d20,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_QUEUE5_MAX_THD_SELr_ROBO */
        /* reg            IMP_QUEUE5_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a50,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE5_MAX_THD_SEL_BCM53020_A0r_ROBO */
        /* reg            IMP_QUEUE5_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d50,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_QUEUE5_SHAPER_STSr_ROBO */
        /* reg            IMP_QUEUE5_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE5_SHAPER_STS_BCM53020_A0r_ROBO */
        /* reg            IMP_QUEUE5_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE6_MAX_PACKET_REFRESHr_ROBO */
        /* reg            IMP_QUEUE6_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4eb0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE6_MAX_PACKET_THD_SELr_ROBO */
        /* reg            IMP_QUEUE6_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ee0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE6_MAX_REFRESHr_ROBO */
        /* reg            IMP_QUEUE6_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e20,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE6_MAX_THD_SELr_ROBO */
        /* reg            IMP_QUEUE6_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e50,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE6_SHAPER_STSr_ROBO */
        /* reg            IMP_QUEUE6_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE7_MAX_PACKET_REFRESHr_ROBO */
        /* reg            IMP_QUEUE7_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fb0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE7_MAX_PACKET_THD_SELr_ROBO */
        /* reg            IMP_QUEUE7_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fe0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE7_MAX_REFRESHr_ROBO */
        /* reg            IMP_QUEUE7_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4f20,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE7_MAX_THD_SELr_ROBO */
        /* reg            IMP_QUEUE7_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4f50,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_QUEUE7_SHAPER_STSr_ROBO */
        /* reg            IMP_QUEUE7_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4f80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GPr_ROBO */
        /* reg            IMP_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53101_A0r_ROBO */
        /* reg            IMP_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53118_A0r_ROBO */
        /* reg            IMP_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GP_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53125_A0r_ROBO */
        /* reg            IMP_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RGMII_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53128_A0r_ROBO */
        /* reg            IMP_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IMP_RGMII_CTL_GP_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GP_BCM89500_A0r_ROBO */
        /* reg            IMP_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GP_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_RGMII_TIME_DLY_GPr_ROBO */
        /* reg            IMP_RGMII_TIME_DLY_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP_RGMII_TIME_DLY_GP_BCM53118_A0r_ROBO */
        /* reg            IMP_RGMII_TIME_DLY_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_IMP_SLEEP_STSr_ROBO */
        /* reg            IMP_SLEEP_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_SLEEP_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_IMP_SLEEP_STS_BCM53128_A0r_ROBO */
        /* reg            IMP_SLEEP_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_SLEEP_STS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_SLEEP_TIMERr_ROBO */
        /* reg            IMP_SLEEP_TIMERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_SLEEP_TIMERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_IMP_SOFTWARE_EGRESS_CTRLr_ROBO */
        /* reg            IMP_SOFTWARE_EGRESS_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41d0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IMP_SOFTWARE_EGRESS_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_TC2COS_MAPr_ROBO */
        /* reg            IMP_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3090,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_TC2COS_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_IMP_TC2COS_MAP_BCM53010_A0r_ROBO */
        /* reg            IMP_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3090,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_TC2COS_MAP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IMP_TC2COS_MAP_BCM53020_A0r_ROBO */
        /* reg            IMP_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3090,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_TC2COS_MAP_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_IMP_TC_SEL_TABLEr_ROBO */
        /* reg            IMP_TC_SEL_TABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3060,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_TC_SEL_TABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_INGRESS_RMONr_ROBO */
        /* reg            INGRESS_RMONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_INGRESS_RMONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xf0000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_INGRESS_RMON_BCM53262_A0r_ROBO */
        /* reg            INGRESS_RMONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_INGRESS_RMON_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xf0000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_INGRESS_SFLOWr_ROBO */
        /* reg            INGRESS_SFLOWr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_SFLOWr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_INGRESS_SFLOW_PORTr_ROBO */
        /* reg            INGRESS_SFLOW_PORTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x368,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_SFLOW_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_INRANGEERRCOUNTr_ROBO */
        /* reg            INRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 44,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_INRANGEERRCOUNT_BCM53101_A0r_ROBO */
        /* reg            INRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 44,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_INRANGEERRCOUNT_BCM53125_A0r_ROBO */
        /* reg            INRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 44,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_INRANGEERRPKTSr_ROBO */
        /* reg            INRANGEERRPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5164,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_INTERNAL_CPU_DEBUGr_ROBO */
        /* reg            INTERNAL_CPU_DEBUGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x96,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_INTERNAL_CPU_DEBUGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_INTERNAL_CPU_MII_PORT_CONTROLr_ROBO */
        /* reg            INTERNAL_CPU_MII_PORT_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x97,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_INTERNAL_CPU_MII_PORT_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_INTERNAL_CPU_MMR_ADDRESSr_ROBO */
        /* reg            INTERNAL_CPU_MMR_ADDRESSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INTERNAL_CPU_MMR_ADDRESSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_INTERNAL_CPU_MMR_DATAr_ROBO */
        /* reg            INTERNAL_CPU_MMR_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_INTERNAL_CPU_MMR_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_INTERRUPTr_ROBO */
        /* reg            INTERRUPTr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1034,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_INTERRUPTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_INTERRUPT_EXT_P5r_ROBO */
        /* reg            INTERRUPT_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8534,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_INTERRUPTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_INT_ENr_ROBO */
        /* reg            INT_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INT_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_INT_MASKr_ROBO */
        /* reg            INT_MASKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x939c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_INT_MASKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_INT_STATr_ROBO */
        /* reg            INT_STATr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x939e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_INT_STATr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_INT_STSr_ROBO */
        /* reg            INT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_INT_STS_BCM53128_A0r_ROBO */
        /* reg            INT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INT_STS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x01ff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_INT_TRIGGERr_ROBO */
        /* reg            INT_TRIGGERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_INT_TRIGGERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_INT_TRIGGER_BCM53020_A0r_ROBO */
        /* reg            INT_TRIGGERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_INT_TRIGGER_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_INT_TRIGGER_BCM53128_A0r_ROBO */
        /* reg            INT_TRIGGERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_INT_TRIGGER_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_INT_TRIGGER_BCM89500_A0r_ROBO */
        /* reg            INT_TRIGGERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_INT_TRIGGER_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_IN_CPU_CTRLr_ROBO */
        /* reg            IN_CPU_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IN_CPU_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_IN_CPU_CTRL_BCM53128_A0r_ROBO */
        /* reg            IN_CPU_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IN_CPU_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IO_DS_SEL0r_ROBO */
        /* reg            IO_DS_SEL0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe024,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IO_DS_SEL0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IO_DS_SEL2r_ROBO */
        /* reg            IO_DS_SEL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe02c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IO_DS_SEL2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IO_SR_CTLr_ROBO */
        /* reg            IO_SR_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe020,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IO_SR_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IPG_SHRINK_2G_WAr_ROBO */
        /* reg            IPG_SHRINK_2G_WAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x258,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IPG_SHRINK_2G_WAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IPG_SHRNK_CTRLr_ROBO */
        /* reg            IPG_SHRNK_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IPG_SHRNK_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_IPG_SHRNK_CTRL_BCM53101_A0r_ROBO */
        /* reg            IPG_SHRNK_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IPG_SHRNK_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IRC_ALARM_THDr_ROBO */
        /* reg            IRC_ALARM_THDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4106,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IRC_ALARM_THDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000bff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_IRC_VIRTUAL_ZERO_THDr_ROBO */
        /* reg            IRC_VIRTUAL_ZERO_THDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4104,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IRC_VIRTUAL_ZERO_THDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_ISP_SEL_PORTMAPr_ROBO */
        /* reg            ISP_SEL_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3498,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ISP_SEL_PORTMAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_ISP_SEL_PORTMAP_BCM53101_A0r_ROBO */
        /* reg            ISP_SEL_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3432,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ISP_SEL_PORTMAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ISP_SEL_PORTMAP_BCM53115_A0r_ROBO */
        /* reg            ISP_SEL_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3432,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ISP_SEL_PORTMAP_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_ISP_SEL_PORTMAP_BCM53262_A0r_ROBO */
        /* reg            ISP_SEL_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3498,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ISP_SEL_PORTMAP_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_ISP_SEL_PORTMAP_BCM53280_A0r_ROBO */
        /* reg            ISP_SEL_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ISP_SEL_PORTMAP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_ISP_TPIDr_ROBO */
        /* reg            ISP_TPIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ISP_TPIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ISP_VIDr_ROBO */
        /* reg            ISP_VIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2110,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ISP_VIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_IVM_EVM_HIT_ENTRYr_ROBO */
        /* reg            IVM_EVM_HIT_ENTRYr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IVM_EVM_HIT_ENTRYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_JOIN_ALL_VLAN_ENr_ROBO */
        /* reg            JOIN_ALL_VLAN_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3450,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_JOIN_ALL_VLAN_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_JUMBOPKTr_ROBO */
        /* reg            JUMBOPKTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_JUMBOPKT_BCM53101_A0r_ROBO */
        /* reg            JUMBOPKTr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_JUMBOPKT_BCM53125_A0r_ROBO */
        /* reg            JUMBOPKTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_JUMBO_CTRL_REG_SPARE0r_ROBO */
        /* reg            JUMBO_CTRL_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4010,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_JUMBO_CTRL_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_JUMBO_CTRL_REG_SPARE1r_ROBO */
        /* reg            JUMBO_CTRL_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4014,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_JUMBO_CTRL_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_JUMBO_PORT_MASKr_ROBO */
        /* reg            JUMBO_PORT_MASKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_JUMBO_PORT_MASKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_JUMBO_PORT_MASK_BCM53101_A0r_ROBO */
        /* reg            JUMBO_PORT_MASKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_JUMBO_PORT_MASK_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_JUMBO_PORT_MASK_BCM5389_A0r_ROBO */
        /* reg            JUMBO_PORT_MASKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_JUMBO_PORT_MASK_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_L4PORT_RANGE_CHECKERr_ROBO */
        /* reg            L4PORT_RANGE_CHECKERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x2140,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_L4PORT_RANGE_CHECKERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LCPLL_CTRL_Hr_ROBO */
        /* reg            LCPLL_CTRL_Hr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb18,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_LCPLL_CTRL_Hr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LCPLL_CTRL_Lr_ROBO */
        /* reg            LCPLL_CTRL_Lr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb10,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_LCPLL_CTRL_Lr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LCPLL_STATE_OUTPUTr_ROBO */
        /* reg            LCPLL_STATE_OUTPUTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb20,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_LCPLL_STATE_OUTPUTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LEDA_STr_ROBO */
        /* reg            LEDA_STr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDA_STr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LEDB_STr_ROBO */
        /* reg            LEDB_STr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDB_STr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LEDC_STr_ROBO */
        /* reg            LEDC_STr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDC_STr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LEDD_STr_ROBO */
        /* reg            LEDD_STr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDD_STr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_CONTROLr_ROBO */
        /* reg            LED_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_LED_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LED_CONTROL_BCM53280_A0r_ROBO */
        /* reg            LED_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_LED_CONTROL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LED_EN_MAPr_ROBO */
        /* reg            LED_EN_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_EN_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0006ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53101_A0r_ROBO */
        /* reg            LED_EN_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53115_A0r_ROBO */
        /* reg            LED_EN_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53118_A0r_ROBO */
        /* reg            LED_EN_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53128_A0r_ROBO */
        /* reg            LED_EN_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53262_A0r_ROBO */
        /* reg            LED_EN_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_EN_MAP_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001effff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53280_A0r_ROBO */
        /* reg            LED_EN_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x1effffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53600_A0r_ROBO */
        /* reg            LED_EN_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x1affffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LED_FLSH_CTLr_ROBO */
        /* reg            LED_FLSH_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_FLSH_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTLr_ROBO */
        /* reg            LED_FUNC0_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000602, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTL_BCM53010_A0r_ROBO */
        /* reg            LED_FUNC0_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000220, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTL_BCM53101_A0r_ROBO */
        /* reg            LED_FUNC0_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTL_BCM53115_A0r_ROBO */
        /* reg            LED_FUNC0_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000124, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTL_BCM53128_A0r_ROBO */
        /* reg            LED_FUNC0_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_LED_FUNC0_CTL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000124, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTL_BCM53280_A0r_ROBO */
        /* reg            LED_FUNC0_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000011c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_FUNC0_EXTD_CTLr_ROBO */
        /* reg            LED_FUNC0_EXTD_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_FUNC0_EXTD_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTLr_ROBO */
        /* reg            LED_FUNC1_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC1_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000e02, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTL_BCM53101_A0r_ROBO */
        /* reg            LED_FUNC1_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC1_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTL_BCM53115_A0r_ROBO */
        /* reg            LED_FUNC1_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC1_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000324, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTL_BCM53125_A0r_ROBO */
        /* reg            LED_FUNC1_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC1_CTL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000324, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTL_BCM53128_A0r_ROBO */
        /* reg            LED_FUNC1_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_LED_FUNC1_CTL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000324, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTL_BCM53280_A0r_ROBO */
        /* reg            LED_FUNC1_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC1_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000011e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_FUNC1_EXTD_CTLr_ROBO */
        /* reg            LED_FUNC1_EXTD_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x92,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_FUNC1_EXTD_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LED_FUNC_MAPr_ROBO */
        /* reg            LED_FUNC_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_FUNC_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0006ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM53101_A0r_ROBO */
        /* reg            LED_FUNC_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_FUNC_MAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM53115_A0r_ROBO */
        /* reg            LED_FUNC_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_FUNC_MAP_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM53262_A0r_ROBO */
        /* reg            LED_FUNC_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_FUNC_MAP_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM53280_A0r_ROBO */
        /* reg            LED_FUNC_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_FUNC_MAP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x1e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0r_ROBO */
        /* reg            LED_MODE_MAP_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1r_ROBO */
        /* reg            LED_MODE_MAP_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM53101_A0r_ROBO */
        /* reg            LED_MODE_MAP_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM53115_A0r_ROBO */
        /* reg            LED_MODE_MAP_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM53262_A0r_ROBO */
        /* reg            LED_MODE_MAP_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM53280_A0r_ROBO */
        /* reg            LED_MODE_MAP_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM53101_A0r_ROBO */
        /* reg            LED_MODE_MAP_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM53115_A0r_ROBO */
        /* reg            LED_MODE_MAP_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM53262_A0r_ROBO */
        /* reg            LED_MODE_MAP_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM53280_A0r_ROBO */
        /* reg            LED_MODE_MAP_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_LED_OPTIONSr_ROBO */
        /* reg            LED_OPTIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_OPTIONSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_OPTIONS_BCM53125_A0r_ROBO */
        /* reg            LED_OPTIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_OPTIONS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_LED_OPTIONS_BCM53128_A0r_ROBO */
        /* reg            LED_OPTIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_LED_OPTIONS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_LED_OUTPUT_ENABLEr_ROBO */
        /* reg            LED_OUTPUT_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_OUTPUT_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_OUTPUT_ENABLE_BCM53118_A0r_ROBO */
        /* reg            LED_OUTPUT_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_OUTPUT_ENABLE_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_PORTMAPr_ROBO */
        /* reg            LED_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7203,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_PORTMAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_PORTMAP_BCM53125_A0r_ROBO */
        /* reg            LED_PORTMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7203,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_PORTMAP_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LED_REFLSH_CTLr_ROBO */
        /* reg            LED_REFLSH_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_LED_REFLSH_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_LINK_STS_INT_ENr_ROBO */
        /* reg            LINK_STS_INT_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x324,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LINK_STS_INT_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LNKSTSr_ROBO */
        /* reg            LNKSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LNKSTSCHGr_ROBO */
        /* reg            LNKSTSCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTSCHGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM53101_A0r_ROBO */
        /* reg            LNKSTSCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM53115_A0r_ROBO */
        /* reg            LNKSTSCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM53128_A0r_ROBO */
        /* reg            LNKSTSCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM53262_A0r_ROBO */
        /* reg            LNKSTSCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTSCHG_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM53280_A0r_ROBO */
        /* reg            LNKSTSCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM5389_A0r_ROBO */
        /* reg            LNKSTSCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LNKSTS_BCM53101_A0r_ROBO */
        /* reg            LNKSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_LNKSTS_BCM53115_A0r_ROBO */
        /* reg            LNKSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LNKSTS_BCM53262_A0r_ROBO */
        /* reg            LNKSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTS_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LNKSTS_BCM53280_A0r_ROBO */
        /* reg            LNKSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_LOW_POWER_CTRLr_ROBO */
        /* reg            LOW_POWER_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdf,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_LOW_POWER_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_LOW_POWER_CTRL_BCM53010_A0r_ROBO */
        /* reg            LOW_POWER_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xde,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_LOW_POWER_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_LOW_POWER_CTRL_BCM53125_A0r_ROBO */
        /* reg            LOW_POWER_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdf,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_LOW_POWER_CTRL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_LOW_POWER_CTRL_BCM53128_A0r_ROBO */
        /* reg            LOW_POWER_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xde,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_LOW_POWER_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LOW_POWER_CTRL_BCM89500_A0r_ROBO */
        /* reg            LOW_POWER_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xde,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_LOW_POWER_CTRL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_LOW_POWER_EXP1r_ROBO */
        /* reg            LOW_POWER_EXP1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_LOW_POWER_EXP1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LOW_QUEUE_AVB_SHAPING_MODEr_ROBO */
        /* reg            LOW_QUEUE_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3702,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LOW_QUEUE_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LOW_QUEUE_SHAPER_ENABLEr_ROBO */
        /* reg            LOW_QUEUE_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3710,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LOW_QUEUE_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_LPDET_CFGr_ROBO */
        /* reg            LPDET_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7200,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_LPDET_CFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_LPDET_CFG_BCM53020_A0r_ROBO */
        /* reg            LPDET_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7200,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_LPDET_CFG_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LPDET_CFG_BCM53125_A0r_ROBO */
        /* reg            LPDET_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7200,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_LPDET_CFG_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_LPDET_REG_SPARE0r_ROBO */
        /* reg            LPDET_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7220,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LPDET_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_LPDET_REG_SPARE1r_ROBO */
        /* reg            LPDET_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7224,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LPDET_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LPDET_SAr_ROBO */
        /* reg            LPDET_SAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7211,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LPDET_SAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_LPDET_SA_BCM53128_A0r_ROBO */
        /* reg            LPDET_SAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7211,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LPDET_SA_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_LPI_STS_CHG_INT_ENr_ROBO */
        /* reg            LPI_STS_CHG_INT_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x32a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LPI_STS_CHG_INT_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LPNXPr_ROBO */
        /* reg            LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_LPNXP_BCM53101_A0r_ROBO */
        /* reg            LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_LPNXP_BCM53280_A0r_ROBO */
        /* reg            LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_LPNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LPNXP_BCM5389_A0r_ROBO */
        /* reg            LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_LPNXP_EXT_P5r_ROBO */
        /* reg            LPNXP_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8510,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_LPNXP_EXT_P5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LP_STA_GPr_ROBO */
        /* reg            LP_STA_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LP_STA_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LRN_CNT_CTLr_ROBO */
        /* reg            LRN_CNT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4118,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_LRN_CNT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LSA_MII_PORTr_ROBO */
        /* reg            LSA_MII_PORTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_MII_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_LSA_PORTr_ROBO */
        /* reg            LSA_PORTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_MII_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_LSA_PORT7r_ROBO */
        /* reg            LSA_PORT7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x13a,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_MII_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_LSA_PORT_BCM53101_A0r_ROBO */
        /* reg            LSA_PORTr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_MII_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_LSA_PORT_BCM53118_A0r_ROBO */
        /* reg            LSA_PORTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_MII_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_LSA_PORT_BCM53125_A0r_ROBO */
        /* reg            LSA_PORTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_MII_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_LSA_PORT_BCM53128_A0r_ROBO */
        /* reg            LSA_PORTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_MII_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LSA_PORT_BCM5389_A0r_ROBO */
        /* reg            LSA_PORTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_MII_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_MAC2VLAN_CTLr_ROBO */
        /* reg            MAC2VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34a8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MAC2VLAN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_MAC2VLAN_CTL_BCM53262_A0r_ROBO */
        /* reg            MAC2VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34a8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MAC2VLAN_CTL_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MAC_FM_DROP_CTLr_ROBO */
        /* reg            MAC_FM_DROP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c00,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MAC_FM_DROP_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MAC_LIMIT_REG_SPARE0r_ROBO */
        /* reg            MAC_LIMIT_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4580,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAC_LIMIT_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MAC_LIMIT_REG_SPARE1r_ROBO */
        /* reg            MAC_LIMIT_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4584,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAC_LIMIT_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MAC_TRUNK_CTLr_ROBO */
        /* reg            MAC_TRUNK_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MAC_TRUNK_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MARLA_FWD_ENTRY0r_ROBO */
        /* reg            MARLA_FWD_ENTRY0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MARLA_FWD_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MARLA_FWD_ENTRY1r_ROBO */
        /* reg            MARLA_FWD_ENTRY1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MARLA_FWD_ENTRY0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MARLA_SRCH_RSLTr_ROBO */
        /* reg            MARLA_SRCH_RSLTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x53b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MARLA_SRCH_RSLTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_MAX_ICMPV4_SIZEr_ROBO */
        /* reg            MAX_ICMPV4_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c24,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MAX_ICMPV4_SIZEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_MAX_ICMPV4_SIZE_BCM53280_B0r_ROBO */
        /* reg            MAX_ICMPV4_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c24,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MAX_ICMPV4_SIZE_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MAX_ICMPV4_SIZE_REGr_ROBO */
        /* reg            MAX_ICMPV4_SIZE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3608,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAX_ICMPV4_SIZE_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MAX_ICMPV4_SIZE_REG_BCM53128_A0r_ROBO */
        /* reg            MAX_ICMPV4_SIZE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3608,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAX_ICMPV4_SIZE_REG_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_MAX_ICMPV6_SIZEr_ROBO */
        /* reg            MAX_ICMPV6_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c28,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MAX_ICMPV6_SIZEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_MAX_ICMPV6_SIZE_BCM53280_B0r_ROBO */
        /* reg            MAX_ICMPV6_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c28,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MAX_ICMPV6_SIZE_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MAX_ICMPV6_SIZE_REGr_ROBO */
        /* reg            MAX_ICMPV6_SIZE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAX_ICMPV6_SIZE_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MAX_ICMPV6_SIZE_REG_BCM53128_A0r_ROBO */
        /* reg            MAX_ICMPV6_SIZE_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAX_ICMPV6_SIZE_REG_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MDC_EXTEND_CTRLr_ROBO */
        /* reg            MDC_EXTEND_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x374,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDC_EXTEND_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MDIO_ADDR_Pr_ROBO */
        /* reg            MDIO_ADDR_Pr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_ADDR_Pr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MDIO_ADDR_P8r_ROBO */
        /* reg            MDIO_ADDR_P8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_ADDR_P8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MDIO_ADDR_WANr_ROBO */
        /* reg            MDIO_ADDR_WANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x75,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_ADDR_WANr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MDIO_BASE_ADDRr_ROBO */
        /* reg            MDIO_BASE_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_BASE_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_MDIO_BASE_ADDR_BCM53280_A0r_ROBO */
        /* reg            MDIO_BASE_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MDIO_BASE_ADDR_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_MDIO_BASE_ADDR_BCM53600_A0r_ROBO */
        /* reg            MDIO_BASE_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MDIO_BASE_ADDR_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MDIO_DIRECT_ACCESSr_ROBO */
        /* reg            MDIO_DIRECT_ACCESSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_DIRECT_ACCESSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MDIO_DIRECT_ACCESS_BCM53020_A0r_ROBO */
        /* reg            MDIO_DIRECT_ACCESSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_DIRECT_ACCESS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MDIO_IMP_ADDRr_ROBO */
        /* reg            MDIO_IMP_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_IMP_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MDIO_PORT4_ADDRr_ROBO */
        /* reg            MDIO_PORT4_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_PORT4_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MDIO_PORT7_ADDRr_ROBO */
        /* reg            MDIO_PORT7_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x77,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_PORT7_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MDIO_PORT_ADDRr_ROBO */
        /* reg            MDIO_PORT_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_PORT_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MDIO_WAN_ADDRr_ROBO */
        /* reg            MDIO_WAN_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x75,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_WAN_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_MEMORY_TEST_CTRLr_ROBO */
        /* reg            MEMORY_TEST_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MEMORY_TEST_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEMORY_TEST_CTRL_1r_ROBO */
        /* reg            MEMORY_TEST_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xec,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEMORY_TEST_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_MEMORY_TEST_CTRL_1_BCM53010_A0r_ROBO */
        /* reg            MEMORY_TEST_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEMORY_TEST_CTRL_1_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_MEMORY_TEST_CTRL_BCM53010_A0r_ROBO */
        /* reg            MEMORY_TEST_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEMORY_TEST_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEMORY_TEST_CTRL_BCM53125_A0r_ROBO */
        /* reg            MEMORY_TEST_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEMORY_TEST_CTRL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00800000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MEMORY_TEST_CTRL_BCM53128_A0r_ROBO */
        /* reg            MEMORY_TEST_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MEMORY_TEST_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_ADDRr_ROBO */
        /* reg            MEM_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_ADDR_0r_ROBO */
        /* reg            MEM_ADDR_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_ADDR_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_ADDR_1r_ROBO */
        /* reg            MEM_ADDR_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x812,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_ADDR_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_ADDR_2r_ROBO */
        /* reg            MEM_ADDR_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x814,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_ADDR_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_ADDR_3r_ROBO */
        /* reg            MEM_ADDR_3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x816,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_ADDR_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_ARL_HIGHr_ROBO */
        /* reg            MEM_ARL_HIGHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_ARL_HIGHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_ARL_LOWr_ROBO */
        /* reg            MEM_ARL_LOWr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x803,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MEM_ARL_LOWr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_BFC_ADDRr_ROBO */
        /* reg            MEM_BFC_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x860,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_BFC_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_BFC_ADDR_BCM5389_A0r_ROBO */
        /* reg            MEM_BFC_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x83a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_BFC_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_BFC_DATAr_ROBO */
        /* reg            MEM_BFC_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x862,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BFC_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_BFC_DATA_BCM5389_A0r_ROBO */
        /* reg            MEM_BFC_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x83c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BFC_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_BTM_DATAr_ROBO */
        /* reg            MEM_BTM_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x832,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_BTM_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA0r_ROBO */
        /* reg            MEM_BTM_DATA0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA1r_ROBO */
        /* reg            MEM_BTM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATA1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA1_BCM53020_A0r_ROBO */
        /* reg            MEM_BTM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATA1_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA1_BCM53101_A0r_ROBO */
        /* reg            MEM_BTM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_BTM_DATA1_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA1_BCM53118_A0r_ROBO */
        /* reg            MEM_BTM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_BTM_DATA1_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA1_BCM53128_A0r_ROBO */
        /* reg            MEM_BTM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_BTM_DATA1_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA1_BCM89500_A0r_ROBO */
        /* reg            MEM_BTM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_BTM_DATA1_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_CTRLr_ROBO */
        /* reg            MEM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_CTRL_BCM53101_A0r_ROBO */
        /* reg            MEM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_MEM_CTRL_BCM53280_A0r_ROBO */
        /* reg            MEM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_CTRL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_CTRL_BCM53600_A0r_ROBO */
        /* reg            MEM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_CTRL_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_CTRL_BCM5389_A0r_ROBO */
        /* reg            MEM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_CTRL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_DATA_0r_ROBO */
        /* reg            MEM_DATA_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_DATA_1r_ROBO */
        /* reg            MEM_DATA_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x828,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_DATA_6r_ROBO */
        /* reg            MEM_DATA_6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_DATA_7r_ROBO */
        /* reg            MEM_DATA_7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_DATA_HIGHr_ROBO */
        /* reg            MEM_DATA_HIGHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_DEBUG_DATA_0_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_DATA_LOWr_ROBO */
        /* reg            MEM_DATA_LOWr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x803,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FM_MEMDAT0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_DEBUG_DATA_0_0r_ROBO */
        /* reg            MEM_DEBUG_DATA_0_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FM_MEMDAT0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_DEBUG_DATA_0_1r_ROBO */
        /* reg            MEM_DEBUG_DATA_0_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_DEBUG_DATA_0_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_DEBUG_DATA_1_0r_ROBO */
        /* reg            MEM_DEBUG_DATA_1_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x812,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FM_MEMDAT0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_DEBUG_DATA_1_1r_ROBO */
        /* reg            MEM_DEBUG_DATA_1_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x81a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_DEBUG_DATA_0_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_ECC_ERR_INT_ENr_ROBO */
        /* reg            MEM_ECC_ERR_INT_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x362,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEM_ECC_ERR_INT_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_ECC_ERR_INT_STSr_ROBO */
        /* reg            MEM_ECC_ERR_INT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEM_ECC_ERR_INT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDRr_ROBO */
        /* reg            MEM_FRM_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_FRM_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDR_BCM53020_A0r_ROBO */
        /* reg            MEM_FRM_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDR_BCM53101_A0r_ROBO */
        /* reg            MEM_FRM_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_FRM_ADDR_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDR_BCM53118_A0r_ROBO */
        /* reg            MEM_FRM_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_FRM_ADDR_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDR_BCM53128_A0r_ROBO */
        /* reg            MEM_FRM_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_FRM_ADDR_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDR_BCM5389_A0r_ROBO */
        /* reg            MEM_FRM_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA0r_ROBO */
        /* reg            MEM_FRM_DATA0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x830,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA1r_ROBO */
        /* reg            MEM_FRM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x838,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA2r_ROBO */
        /* reg            MEM_FRM_DATA2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x840,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA3r_ROBO */
        /* reg            MEM_FRM_DATA3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x848,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA0_BCM5389_A0r_ROBO */
        /* reg            MEM_FRM_DATA0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x812,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA1_BCM5389_A0r_ROBO */
        /* reg            MEM_FRM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x81a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA2_BCM5389_A0r_ROBO */
        /* reg            MEM_FRM_DATA2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x822,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA3_BCM5389_A0r_ROBO */
        /* reg            MEM_FRM_DATA3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x82a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_FRM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_INDEXr_ROBO */
        /* reg            MEM_INDEXr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_INDEXr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_KEY_0r_ROBO */
        /* reg            MEM_KEY_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_KEY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_KEY_1r_ROBO */
        /* reg            MEM_KEY_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x888,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_KEY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_KEY_2r_ROBO */
        /* reg            MEM_KEY_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x890,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_KEY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_KEY_3r_ROBO */
        /* reg            MEM_KEY_3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x898,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_KEY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_KEY_4r_ROBO */
        /* reg            MEM_KEY_4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_KEY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_KEY_5r_ROBO */
        /* reg            MEM_KEY_5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_KEY_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_KEY_6r_ROBO */
        /* reg            MEM_KEY_6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8b0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_KEY_6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_KEY_7r_ROBO */
        /* reg            MEM_KEY_7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8b8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_KEY_6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_MARL_LOWr_ROBO */
        /* reg            MEM_MARL_LOWr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x803,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MEM_MARL_LOWr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_MISC_CTRLr_ROBO */
        /* reg            MEM_MISC_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8b0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MEM_MISC_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_PSM_VDD_CTRLr_ROBO */
        /* reg            MEM_PSM_VDD_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8e0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEM_PSM_VDD_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_REG_SPARE0r_ROBO */
        /* reg            MEM_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_REG_SPARE1r_ROBO */
        /* reg            MEM_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8ac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_SRCH_ADDR_0r_ROBO */
        /* reg            MEM_SRCH_ADDR_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_SRCH_ADDR_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_SRCH_CTRLr_ROBO */
        /* reg            MEM_SRCH_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_SRCH_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_SRCH_DATA_0r_ROBO */
        /* reg            MEM_SRCH_DATA_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x720,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_SRCH_DATA_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_SRCH_DATA_1r_ROBO */
        /* reg            MEM_SRCH_DATA_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x728,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_SRCH_DATA_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_SRCH_INDEXr_ROBO */
        /* reg            MEM_SRCH_INDEXr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_INDEXr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_SRCH_KEY_2r_ROBO */
        /* reg            MEM_SRCH_KEY_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x790,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_SRCH_KEY_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MEM_TEST_CTLr_ROBO */
        /* reg            MEM_TEST_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEM_TEST_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_TEST_CTL_BCM53118_A0r_ROBO */
        /* reg            MEM_TEST_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MEM_TEST_CTL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_TEST_CTL_BCM5389_A0r_ROBO */
        /* reg            MEM_TEST_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_TEST_CTL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL0r_ROBO */
        /* reg            MEM_TEST_CTRL0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8b4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_TEST_CTRL0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL1r_ROBO */
        /* reg            MEM_TEST_CTRL1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8b8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_TEST_CTRL1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL2r_ROBO */
        /* reg            MEM_TEST_CTRL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8bc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_TEST_CTRL2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL3r_ROBO */
        /* reg            MEM_TEST_CTRL3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_TEST_CTRL3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL4r_ROBO */
        /* reg            MEM_TEST_CTRL4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_TEST_CTRL4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL5r_ROBO */
        /* reg            MEM_TEST_CTRL5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_TEST_CTRL5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL_0r_ROBO */
        /* reg            MEM_TEST_CTRL_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe200,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MEM_TEST_CTRL_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL_1r_ROBO */
        /* reg            MEM_TEST_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe208,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEM_TEST_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL_2r_ROBO */
        /* reg            MEM_TEST_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe210,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MEM_TEST_CTRL_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL_3r_ROBO */
        /* reg            MEM_TEST_CTRL_3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MEM_TEST_CTRL_3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_MEM_TEST_CTRL_2_BCM53280_B0r_ROBO */
        /* reg            MEM_TEST_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe210,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MEM_TEST_CTRL_2_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MIBDIGA_PAGEr_ROBO */
        /* reg            MIBDIGA_PAGEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MIBKILLOVRr_ROBO */
        /* reg            MIBKILLOVRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MIBKILLOVRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MIBKILLOVR_BCM53280_A0r_ROBO */
        /* reg            MIBKILLOVRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8e0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MIBKILLOVRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MIB_GD_FM_MAX_SIZEr_ROBO */
        /* reg            MIB_GD_FM_MAX_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4005,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MIB_GD_FM_MAX_SIZEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000007d0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM53101_A0r_ROBO */
        /* reg            MIB_GD_FM_MAX_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4005,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MIB_GD_FM_MAX_SIZE_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000007d0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM5389_A0r_ROBO */
        /* reg            MIB_GD_FM_MAX_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4005,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MIB_GD_FM_MAX_SIZE_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MIB_PORT_SELr_ROBO */
        /* reg            MIB_PORT_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MIB_PORT_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTLr_ROBO */
        /* reg            MIB_SNAPSHOT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x350,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MIB_SNAPSHOT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53020_A0r_ROBO */
        /* reg            MIB_SNAPSHOT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIB_SNAPSHOT_CTL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53101_A0r_ROBO */
        /* reg            MIB_SNAPSHOT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MIB_SNAPSHOT_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53115_A0r_ROBO */
        /* reg            MIB_SNAPSHOT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MIB_SNAPSHOT_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53280_A0r_ROBO */
        /* reg            MIB_SNAPSHOT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5002,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MIB_SNAPSHOT_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MIICTLr_ROBO */
        /* reg            MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_MIICTL_BCM53101_A0r_ROBO */
        /* reg            MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MIICTL_BCM53280_A0r_ROBO */
        /* reg            MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MIICTL_BCM5389_A0r_ROBO */
        /* reg            MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_MIICTL_EXT_P5r_ROBO */
        /* reg            MIICTL_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8500,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MIISTSr_ROBO */
        /* reg            MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_MIISTS_BCM53101_A0r_ROBO */
        /* reg            MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MIISTS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007801, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MIISTS_BCM53280_A0r_ROBO */
        /* reg            MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MIISTS_BCM5389_A0r_ROBO */
        /* reg            MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_MIISTS_EXT_P5r_ROBO */
        /* reg            MIISTS_EXT_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8502,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MII_PCTLr_ROBO */
        /* reg            MII_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MII_PCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MII_PCTL_BCM5389_A0r_ROBO */
        /* reg            MII_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MII_PCTL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MINIMUM_TCP_HDR_SZr_ROBO */
        /* reg            MINIMUM_TCP_HDR_SZr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3604,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MINIMUM_TCP_HDR_SZr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MIN_TCP_HEADER_SIZEr_ROBO */
        /* reg            MIN_TCP_HEADER_SIZEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c22,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MIN_TCP_HEADER_SIZEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_MIRCAPCTLr_ROBO */
        /* reg            MIRCAPCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x40000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM53101_A0r_ROBO */
        /* reg            MIRCAPCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM53115_A0r_ROBO */
        /* reg            MIRCAPCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM53262_A0r_ROBO */
        /* reg            MIRCAPCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x40000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM53280_A0r_ROBO */
        /* reg            MIRCAPCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MIRCAPCTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM5389_A0r_ROBO */
        /* reg            MIRCAPCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MIRRORCTLr_ROBO */
        /* reg            MIRRORCTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRRORCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_MLF_DROP_MAPr_ROBO */
        /* reg            MLF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_DROP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM53101_A0r_ROBO */
        /* reg            MLF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_DROP_MAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM53115_A0r_ROBO */
        /* reg            MLF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_DROP_MAP_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM53262_A0r_ROBO */
        /* reg            MLF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_DROP_MAP_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAPr_ROBO */
        /* reg            MLF_IPMC_FWD_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_IPMC_FWD_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53101_A0r_ROBO */
        /* reg            MLF_IPMC_FWD_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_IPMC_FWD_MAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53115_A0r_ROBO */
        /* reg            MLF_IPMC_FWD_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_IPMC_FWD_MAP_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53262_A0r_ROBO */
        /* reg            MLF_IPMC_FWD_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_IPMC_FWD_MAP_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MNGMODE_REG_SPARE0r_ROBO */
        /* reg            MNGMODE_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x270,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MNGMODE_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MNGMODE_REG_SPARE1r_ROBO */
        /* reg            MNGMODE_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x274,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MNGMODE_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MNGPIDr_ROBO */
        /* reg            MNGPIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x302,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MNGPIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MODEL_IDr_ROBO */
        /* reg            MODEL_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_IDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00053115, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM53010_A0r_ROBO */
        /* reg            MODEL_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00053012, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM53101_A0r_ROBO */
        /* reg            MODEL_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00053101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM53118_A0r_ROBO */
        /* reg            MODEL_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00053118, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM53125_A0r_ROBO */
        /* reg            MODEL_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00053125, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM53128_A0r_ROBO */
        /* reg            MODEL_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00053128, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM5389_A0r_ROBO */
        /* reg            MODEL_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000089, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM89500_A0r_ROBO */
        /* reg            MODEL_IDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00089500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MODULE_ID0r_ROBO */
        /* reg            MODULE_ID0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7205,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MODULE_ID0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MODULE_ID1r_ROBO */
        /* reg            MODULE_ID1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x720b,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* *fields     */ soc_MODULE_ID1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MODULE_ID1_BCM53125_A0r_ROBO */
        /* reg            MODULE_ID1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x720b,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* *fields     */ soc_MODULE_ID1_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TOTAL_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TOTAL_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TOTAL_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TXQ0_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TXQ0_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xada,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TXQ0_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TXQ1_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TXQ1_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xadc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TXQ1_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TXQ2_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TXQ2_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xade,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TXQ2_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TXQ3_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TXQ3_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xae0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TXQ3_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TXQ4_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TXQ4_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xae2,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TXQ4_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TXQ5_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TXQ5_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xae4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TXQ5_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TXQ6_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TXQ6_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xae6,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TXQ6_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TXQ7_BUF_USED_COUNTr_ROBO */
        /* reg            MONITOR_TXQ7_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xae8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MONITOR_TXQ7_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MONITOR_TX_PORT_CTRLr_ROBO */
        /* reg            MONITOR_TX_PORT_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MONITOR_TX_PORT_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MPORTVEC0r_ROBO */
        /* reg            MPORTVEC0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MPORTVEC1r_ROBO */
        /* reg            MPORTVEC1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MPORTVEC2r_ROBO */
        /* reg            MPORTVEC2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x438,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MPORTVEC3r_ROBO */
        /* reg            MPORTVEC3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x448,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MPORTVEC4r_ROBO */
        /* reg            MPORTVEC4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x458,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MPORTVEC5r_ROBO */
        /* reg            MPORTVEC5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x468,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MPORTVEC0_BCM53101_A0r_ROBO */
        /* reg            MPORTVEC0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MPORTVEC1_BCM53101_A0r_ROBO */
        /* reg            MPORTVEC1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MPORTVEC2_BCM53101_A0r_ROBO */
        /* reg            MPORTVEC2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x438,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MPORTVEC3_BCM53101_A0r_ROBO */
        /* reg            MPORTVEC3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x448,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MPORTVEC4_BCM53101_A0r_ROBO */
        /* reg            MPORTVEC4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x458,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MPORTVEC5_BCM53101_A0r_ROBO */
        /* reg            MPORTVEC5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x468,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MR_STAr_ROBO */
        /* reg            MR_STAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd07,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MR_STAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MST_AGEr_ROBO */
        /* reg            MST_AGEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4302,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MST_AGEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MST_AGE_BCM53101_A0r_ROBO */
        /* reg            MST_AGEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4302,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MST_AGE_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MST_CONr_ROBO */
        /* reg            MST_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MST_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MST_CON_BCM53101_A0r_ROBO */
        /* reg            MST_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MST_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MST_CON_BCM53115_A0r_ROBO */
        /* reg            MST_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MST_CON_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MST_CON_BCM53118_A0r_ROBO */
        /* reg            MST_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MST_CON_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MST_CON_BCM53128_A0r_ROBO */
        /* reg            MST_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MST_CON_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_MST_CON_BCM53280_A0r_ROBO */
        /* reg            MST_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MST_CON_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_MST_TABr_ROBO */
        /* reg            MST_TABr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MST_TABr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_MST_TAB_BCM53128_A0r_ROBO */
        /* reg            MST_TABr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MST_TAB_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MST_TAB_BCM89500_A0r_ROBO */
        /* reg            MST_TABr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MST_TAB_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MST_TBLr_ROBO */
        /* reg            MST_TBLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MST_TBLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MST_TBL_BCM53118_A0r_ROBO */
        /* reg            MST_TBLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MST_TBL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR0r_ROBO */
        /* reg            MULTIPORT_ADDR0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR1r_ROBO */
        /* reg            MULTIPORT_ADDR1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR2r_ROBO */
        /* reg            MULTIPORT_ADDR2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x430,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR3r_ROBO */
        /* reg            MULTIPORT_ADDR3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x440,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR4r_ROBO */
        /* reg            MULTIPORT_ADDR4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x450,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR5r_ROBO */
        /* reg            MULTIPORT_ADDR5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x460,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MULTI_PORT_CTLr_ROBO */
        /* reg            MULTI_PORT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MULTI_PORT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_MULTI_PORT_CTL_BCM53020_A0r_ROBO */
        /* reg            MULTI_PORT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MULTI_PORT_CTL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_MULTI_PORT_CTL_BCM53101_A0r_ROBO */
        /* reg            MULTI_PORT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MULTI_PORT_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_NEW_CONTROLr_ROBO */
        /* reg            NEW_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_NEW_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM53280_A0r_ROBO */
        /* reg            NEW_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_NEW_CONTROL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM53280_B0r_ROBO */
        /* reg            NEW_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_NEW_CONTROL_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM5389_A0r_ROBO */
        /* reg            NEW_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_NEW_CONTROL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_NEW_CTRLr_ROBO */
        /* reg            NEW_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_NEW_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_NEW_CTRL_BCM53101_A0r_ROBO */
        /* reg            NEW_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_NEW_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_NEW_CTRL_BCM53125_A0r_ROBO */
        /* reg            NEW_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_NEW_CTRL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_NEW_CTRL_BCM53128_A0r_ROBO */
        /* reg            NEW_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_NEW_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_NEW_PRI_MAPr_ROBO */
        /* reg            NEW_PRI_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NEW_PRI_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_DPLL_1r_ROBO */
        /* reg            NSE_DPLL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93ac,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_NSE_DPLL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_DPLL_4r_ROBO */
        /* reg            NSE_DPLL_4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93b8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NSE_DPLL_4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_DPLL_5r_ROBO */
        /* reg            NSE_DPLL_5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93ba,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NSE_DPLL_5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_DPLL_6r_ROBO */
        /* reg            NSE_DPLL_6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93bc,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NSE_DPLL_6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_DPLL_2_Nr_ROBO */
        /* reg            NSE_DPLL_2_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x93ae,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_DPLL_2_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_DPLL_3_Nr_ROBO */
        /* reg            NSE_DPLL_3_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x93b4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_DPLL_3_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_DPLL_7_Nr_ROBO */
        /* reg            NSE_DPLL_7_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x93be,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_DPLL_7_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_4r_ROBO */
        /* reg            NSE_NCO_4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93d6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NSE_NCO_4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_6r_ROBO */
        /* reg            NSE_NCO_6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93de,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_NSE_NCO_6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00004004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_1_Nr_ROBO */
        /* reg            NSE_NCO_1_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x93c6,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_NCO_1_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_2_Nr_ROBO */
        /* reg            NSE_NCO_2_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x93ca,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_NCO_2_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_3_0r_ROBO */
        /* reg            NSE_NCO_3_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93d0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_NCO_3_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_3_1r_ROBO */
        /* reg            NSE_NCO_3_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93d2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NSE_NCO_3_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_3_2r_ROBO */
        /* reg            NSE_NCO_3_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93d4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NSE_NCO_3_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_5_0r_ROBO */
        /* reg            NSE_NCO_5_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93d8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NSE_NCO_5_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_5_1r_ROBO */
        /* reg            NSE_NCO_5_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93da,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_NCO_5_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_5_2r_ROBO */
        /* reg            NSE_NCO_5_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93dc,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_NCO_5_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_7_0r_ROBO */
        /* reg            NSE_NCO_7_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93e0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_NCO_7_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_NSE_NCO_7_1r_ROBO */
        /* reg            NSE_NCO_7_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93e2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_NSE_NCO_7_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_OOB_PAUSE_ENr_ROBO */
        /* reg            OOB_PAUSE_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xae0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OOB_PAUSE_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_CHECKERr_ROBO */
        /* reg            OTHER_CHECKERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2150,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_OTHER_CHECKERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_OTHER_OTPIDr_ROBO */
        /* reg            OTHER_OTPIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93aa,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTHER_OTPIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA0r_ROBO */
        /* reg            OTHER_TABLE_DATA0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x538,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTHER_TABLE_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA1r_ROBO */
        /* reg            OTHER_TABLE_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x540,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTHER_TABLE_DATA1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA2r_ROBO */
        /* reg            OTHER_TABLE_DATA2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x548,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTHER_TABLE_DATA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_TABLE_INDEXr_ROBO */
        /* reg            OTHER_TABLE_INDEXr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTHER_TABLE_INDEXr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_OTP_ADDR_REGr_ROBO */
        /* reg            OTP_ADDR_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTP_ADDR_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_OTP_CTL_REGr_ROBO */
        /* reg            OTP_CTL_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTP_CTL_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_OTP_CTL_REG_BCM53101_A0r_ROBO */
        /* reg            OTP_CTL_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTP_CTL_REG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_OTP_CTL_REG_BCM53118_A0r_ROBO */
        /* reg            OTP_CTL_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_OTP_CTL_REG_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_OTP_CTL_REG_BCM53128_A0r_ROBO */
        /* reg            OTP_CTL_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 17,
        /* *fields     */ soc_OTP_CTL_REG_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_OTP_CTL_REG_BCM89500_A0r_ROBO */
        /* reg            OTP_CTL_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 17,
        /* *fields     */ soc_OTP_CTL_REG_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_OTP_CTL_REG_SPARE0r_ROBO */
        /* reg            OTP_CTL_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe040,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTP_CTL_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_OTP_CTL_REG_SPARE1r_ROBO */
        /* reg            OTP_CTL_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe044,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTP_CTL_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_OTP_RD_DATAr_ROBO */
        /* reg            OTP_RD_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe00c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTP_RD_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_OTP_STS_REGr_ROBO */
        /* reg            OTP_STS_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_OTP_STS_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_OTP_STS_REG_BCM53128_A0r_ROBO */
        /* reg            OTP_STS_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_OTP_STS_REG_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_OTP_WR_DATAr_ROBO */
        /* reg            OTP_WR_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe008,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTP_WR_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_OUTOFRANGEERRPKTSr_ROBO */
        /* reg            OUTOFRANGEERRPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5168,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OUTOFRANGEERRPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_OUTRANGEERRCOUNTr_ROBO */
        /* reg            OUTRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_OUTRANGEERRCOUNT_BCM53101_A0r_ROBO */
        /* reg            OUTRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_OUTRANGEERRCOUNT_BCM53125_A0r_ROBO */
        /* reg            OUTRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_P1588_CTRLr_ROBO */
        /* reg            P1588_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90c0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_P1588_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P4_RGMII_TIME_DLY_GPr_ROBO */
        /* reg            P4_RGMII_TIME_DLY_GPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P5_RGMII_TIME_DLY_GPr_ROBO */
        /* reg            P5_RGMII_TIME_DLY_GPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_CTLr_ROBO */
        /* reg            P7_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_CTL_BCM53010_A0r_ROBO */
        /* reg            P7_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_EGRESS_PKT_TC2CPCP_MAPr_ROBO */
        /* reg            P7_EGRESS_PKT_TC2CPCP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9198,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 32,
        /* *fields     */ soc_IMP_EGRESS_PKT_TC2CPCP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x76543210)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_LEVEL1_QOS_WEIGHTr_ROBO */
        /* reg            P7_LEVEL1_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3b2c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IMP_LEVEL1_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x08040201, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_LEVEL2_QOS_WEIGHTr_ROBO */
        /* reg            P7_LEVEL2_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3b5c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IMP_LEVEL2_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00040201, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_LOW_QUEUE_MAX_REFRESHr_ROBO */
        /* reg            P7_LOW_QUEUE_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x381c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_LOW_QUEUE_MAX_THD_SELr_ROBO */
        /* reg            P7_LOW_QUEUE_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x384c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_LOW_QUEUE_SHAPER_STSr_ROBO */
        /* reg            P7_LOW_QUEUE_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x387c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_PCP2TC_DEI1r_ROBO */
        /* reg            P7_PCP2TC_DEI1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30c8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_PORT_RED_BYTE_DROP_CNTRr_ROBO */
        /* reg            P7_PORT_RED_BYTE_DROP_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x95d8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_IMP_PORT_RED_BYTE_DROP_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_PORT_RED_PKT_DROP_CNTRr_ROBO */
        /* reg            P7_PORT_RED_PKT_DROP_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x958c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IMP_PORT_RED_PKT_DROP_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO */
        /* reg            P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x471c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO */
        /* reg            P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x474c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO */
        /* reg            P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47ac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO */
        /* reg            P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47dc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_PORT_SHAPER_STSr_ROBO */
        /* reg            P7_PORT_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x477c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_QOS_PRI_CTLr_ROBO */
        /* reg            P7_QOS_PRI_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3b07,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_QOS_PRI_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QOS_PRI_CTL_BCM53020_A0r_ROBO */
        /* reg            P7_QOS_PRI_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4607,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_IMP_QOS_PRI_CTL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QOS_WEIGHTr_ROBO */
        /* reg            P7_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4648,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x01010101, 0x01010101)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE0_MAX_PACKET_REFRESHr_ROBO */
        /* reg            P7_QUEUE0_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48ac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE0_MAX_PACKET_THD_SELr_ROBO */
        /* reg            P7_QUEUE0_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48dc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE0_MAX_REFRESHr_ROBO */
        /* reg            P7_QUEUE0_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x481c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE0_MAX_THD_SELr_ROBO */
        /* reg            P7_QUEUE0_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x484c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE0_SHAPER_STSr_ROBO */
        /* reg            P7_QUEUE0_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x487c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE1_MAX_PACKET_REFRESHr_ROBO */
        /* reg            P7_QUEUE1_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49ac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE1_MAX_PACKET_THD_SELr_ROBO */
        /* reg            P7_QUEUE1_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49dc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE1_MAX_REFRESHr_ROBO */
        /* reg            P7_QUEUE1_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x491c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE1_MAX_THD_SELr_ROBO */
        /* reg            P7_QUEUE1_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x494c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE1_SHAPER_STSr_ROBO */
        /* reg            P7_QUEUE1_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x497c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE2_MAX_PACKET_REFRESHr_ROBO */
        /* reg            P7_QUEUE2_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4aac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE2_MAX_PACKET_THD_SELr_ROBO */
        /* reg            P7_QUEUE2_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4adc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE2_MAX_REFRESHr_ROBO */
        /* reg            P7_QUEUE2_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a1c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE2_MAX_THD_SELr_ROBO */
        /* reg            P7_QUEUE2_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a4c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE2_SHAPER_STSr_ROBO */
        /* reg            P7_QUEUE2_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE3_MAX_PACKET_REFRESHr_ROBO */
        /* reg            P7_QUEUE3_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4bac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE3_MAX_PACKET_THD_SELr_ROBO */
        /* reg            P7_QUEUE3_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4bdc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE3_MAX_REFRESHr_ROBO */
        /* reg            P7_QUEUE3_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4b1c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE3_MAX_THD_SELr_ROBO */
        /* reg            P7_QUEUE3_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4b4c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE3_SHAPER_STSr_ROBO */
        /* reg            P7_QUEUE3_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4b7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE4_MAX_PACKET_REFRESHr_ROBO */
        /* reg            P7_QUEUE4_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4cac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE4_MAX_PACKET_THD_SELr_ROBO */
        /* reg            P7_QUEUE4_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4cdc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_QUEUE4_MAX_REFRESHr_ROBO */
        /* reg            P7_QUEUE4_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x391c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE4_MAX_REFRESH_BCM53020_A0r_ROBO */
        /* reg            P7_QUEUE4_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c1c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_QUEUE4_MAX_THD_SELr_ROBO */
        /* reg            P7_QUEUE4_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x394c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE4_MAX_THD_SEL_BCM53020_A0r_ROBO */
        /* reg            P7_QUEUE4_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c4c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_QUEUE4_SHAPER_STSr_ROBO */
        /* reg            P7_QUEUE4_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x397c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE4_SHAPER_STS_BCM53020_A0r_ROBO */
        /* reg            P7_QUEUE4_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE5_MAX_PACKET_REFRESHr_ROBO */
        /* reg            P7_QUEUE5_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4dac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE5_MAX_PACKET_THD_SELr_ROBO */
        /* reg            P7_QUEUE5_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ddc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_QUEUE5_MAX_REFRESHr_ROBO */
        /* reg            P7_QUEUE5_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a1c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE5_MAX_REFRESH_BCM53020_A0r_ROBO */
        /* reg            P7_QUEUE5_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d1c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_QUEUE5_MAX_THD_SELr_ROBO */
        /* reg            P7_QUEUE5_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a4c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE5_MAX_THD_SEL_BCM53020_A0r_ROBO */
        /* reg            P7_QUEUE5_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d4c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_QUEUE5_SHAPER_STSr_ROBO */
        /* reg            P7_QUEUE5_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE5_SHAPER_STS_BCM53020_A0r_ROBO */
        /* reg            P7_QUEUE5_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE6_MAX_PACKET_REFRESHr_ROBO */
        /* reg            P7_QUEUE6_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4eac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE6_MAX_PACKET_THD_SELr_ROBO */
        /* reg            P7_QUEUE6_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4edc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE6_MAX_REFRESHr_ROBO */
        /* reg            P7_QUEUE6_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e1c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE6_MAX_THD_SELr_ROBO */
        /* reg            P7_QUEUE6_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e4c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE6_SHAPER_STSr_ROBO */
        /* reg            P7_QUEUE6_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE7_MAX_PACKET_REFRESHr_ROBO */
        /* reg            P7_QUEUE7_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE7_MAX_PACKET_THD_SELr_ROBO */
        /* reg            P7_QUEUE7_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fdc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE7_MAX_REFRESHr_ROBO */
        /* reg            P7_QUEUE7_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4f1c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE7_MAX_THD_SELr_ROBO */
        /* reg            P7_QUEUE7_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4f4c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_QUEUE7_SHAPER_STSr_ROBO */
        /* reg            P7_QUEUE7_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4f7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_TC2COS_MAPr_ROBO */
        /* reg            P7_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_TC2COS_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_P7_TC2COS_MAP_BCM53010_A0r_ROBO */
        /* reg            P7_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_TC2COS_MAP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_TC2COS_MAP_BCM53020_A0r_ROBO */
        /* reg            P7_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_TC2COS_MAP_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_P7_TC_SEL_TABLEr_ROBO */
        /* reg            P7_TC_SEL_TABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x305e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_TC_SEL_TABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P7_WDRR_PENALTYr_ROBO */
        /* reg            P7_WDRR_PENALTYr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4670,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_P7_WDRR_PENALTYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_P8_PCP2TCr_ROBO */
        /* reg            P8_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3028,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_P8_PCP2TC_BCM53118_A0r_ROBO */
        /* reg            P8_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_P8_WDRR_PENALTYr_ROBO */
        /* reg            P8_WDRR_PENALTYr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4672,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_P7_WDRR_PENALTYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PAGEREGr_ROBO */
        /* reg            PAGEREGr_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xffff,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PAGEREG_BCM53280_A0r_ROBO */
        /* reg            PAGEREGr_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xffff,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PAUSESTSr_ROBO */
        /* reg            PAUSESTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* *fields     */ soc_PAUSESTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM53101_A0r_ROBO */
        /* reg            PAUSESTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PAUSESTS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM53115_A0r_ROBO */
        /* reg            PAUSESTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PAUSESTS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM53125_A0r_ROBO */
        /* reg            PAUSESTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PAUSESTS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00024120, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM53128_A0r_ROBO */
        /* reg            PAUSESTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PAUSESTS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00020100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM53262_A0r_ROBO */
        /* reg            PAUSESTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 8,
        /* *fields     */ soc_PAUSESTS_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM5389_A0r_ROBO */
        /* reg            PAUSESTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PAUSESTS_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PAUSE_CAPr_ROBO */
        /* reg            PAUSE_CAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PAUSE_CAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PAUSE_CAP_BCM53101_A0r_ROBO */
        /* reg            PAUSE_CAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PAUSE_CAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PAUSE_CAP_BCM5389_A0r_ROBO */
        /* reg            PAUSE_CAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PAUSE_CAP_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PAUSE_FM_SAr_ROBO */
        /* reg            PAUSE_FM_SAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x480,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAUSE_FM_SAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_PAUSE_FRM_CTRLr_ROBO */
        /* reg            PAUSE_FRM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PAUSE_FRM_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PAUSE_FRM_CTRL_BCM53101_A0r_ROBO */
        /* reg            PAUSE_FRM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PAUSE_FRM_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PAUSE_QUANTAr_ROBO */
        /* reg            PAUSE_QUANTAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAUSE_QUANTAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PAUSE_ST_ADDRr_ROBO */
        /* reg            PAUSE_ST_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x81,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAUSE_ST_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PAUSE_TIME_DEFAULTr_ROBO */
        /* reg            PAUSE_TIME_DEFAULTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAUSE_TIME_DEFAULTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PAUSE_TIME_MAXr_ROBO */
        /* reg            PAUSE_TIME_MAXr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAUSE_TIME_MAXr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PAUSE_TIME_MINr_ROBO */
        /* reg            PAUSE_TIME_MINr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAUSE_TIME_MINr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PAUSE_TIME_RESET_THDr_ROBO */
        /* reg            PAUSE_TIME_RESET_THDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PAUSE_TIME_RESET_THDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PAUSE_TIME_UPDATE_PERIODr_ROBO */
        /* reg            PAUSE_TIME_UPDATE_PERIODr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAUSE_TIME_UPDATE_PERIODr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PBB_PWRDWN_MON_CTRLr_ROBO */
        /* reg            PBB_PWRDWN_MON_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7320,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PBB_PWRDWN_MON_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PBB_PWRDWN_MON_Nr_ROBO */
        /* reg            PBB_PWRDWN_MON_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x7328,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_PBB_PWRDWN_MON_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PBB_VBUFCNT_Nr_ROBO */
        /* reg            PBB_VBUFCNT_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x7318,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PBB_VBUFCNT_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PBPTRFIFO_0r_ROBO */
        /* reg            PBPTRFIFO_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* *fields     */ soc_PBPTRFIFO_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x02020202, 0x00000202)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PBPTRFIFO_1r_ROBO */
        /* reg            PBPTRFIFO_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x156,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PBPTRFIFO_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_PBPTRFIFO_1_BCM53101_A0r_ROBO */
        /* reg            PBPTRFIFO_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x156,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PBPTRFIFO_1_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PBPTRFIFO_1_BCM53118_A0r_ROBO */
        /* reg            PBPTRFIFO_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x156,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PBPTRFIFO_1_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00020202, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PBPTRFIFO_1_BCM53128_A0r_ROBO */
        /* reg            PBPTRFIFO_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x156,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PBPTRFIFO_1_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00020202, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PBPTRFIFO_1_BCM89500_A0r_ROBO */
        /* reg            PBPTRFIFO_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x156,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PBPTRFIFO_1_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00020200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_PCP_VALUE_CTRLr_ROBO */
        /* reg            PCP_VALUE_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4605,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PCP_VALUE_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_PCP_VALUE_CTRL_BCM53125_A0r_ROBO */
        /* reg            PCP_VALUE_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9003,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PCP_VALUE_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PDA_HOLD_TIME_CFGr_ROBO */
        /* reg            PDA_HOLD_TIME_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7316,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PDA_HOLD_TIME_CFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PDA_SETUP_TIME_CFGr_ROBO */
        /* reg            PDA_SETUP_TIME_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7314,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PDA_SETUP_TIME_CFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PDA_TIMEOUT_CFGr_ROBO */
        /* reg            PDA_TIMEOUT_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7312,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PDA_TIMEOUT_CFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TEMP_MON_RESUr_ROBO */
        /* reg            PEAK_TEMP_MON_RESUr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb04,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TEMP_MON_RESUr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PEAK_TEMP_MON_RESU_BCM53101_A0r_ROBO */
        /* reg            PEAK_TEMP_MON_RESUr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf04,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TEMP_MON_RESUr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TOTAL_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TOTAL_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac2,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TOTAL_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TXQ0_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TXQ0_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaca,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TXQ0_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TXQ1_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TXQ1_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xacc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TXQ1_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TXQ2_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TXQ2_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xace,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TXQ2_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TXQ3_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TXQ3_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TXQ3_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TXQ4_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TXQ4_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad2,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TXQ4_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TXQ5_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TXQ5_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TXQ5_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TXQ6_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TXQ6_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad6,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TXQ6_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PEAK_TXQ7_BUF_USED_COUNTr_ROBO */
        /* reg            PEAK_TXQ7_BUF_USED_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PEAK_TXQ7_BUF_USED_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYIDHr_ROBO */
        /* reg            PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PHYIDH_BCM53101_A0r_ROBO */
        /* reg            PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000362, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PHYIDH_BCM53280_A0r_ROBO */
        /* reg            PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000362, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PHYIDH_BCM5389_A0r_ROBO */
        /* reg            PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDH_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYIDLr_ROBO */
        /* reg            PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bf10, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PHYIDL_BCM53101_A0r_ROBO */
        /* reg            PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005ed0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_PHYIDL_BCM53280_A0r_ROBO */
        /* reg            PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005e90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0)
    { /* SOC_REG_INT_PHYIDL_BCM53280_B0r_ROBO */
        /* reg            PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDL_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005e94, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_PHYIDL_BCM53600_A0r_ROBO */
        /* reg            PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_E_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PHYIDL_BCM5389_A0r_ROBO */
        /* reg            PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDH_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDHr_ROBO */
        /* reg            PHYINFO_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDH_BCM53280_A0r_ROBO */
        /* reg            PHYINFO_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000362, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDLr_ROBO */
        /* reg            PHYINFO_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bf10, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDL_BCM53280_A0r_ROBO */
        /* reg            PHYINFO_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005e90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0)
    { /* SOC_REG_INT_PHYINFO_PHYIDL_BCM53280_B0r_ROBO */
        /* reg            PHYINFO_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDL_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005e94, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDL_BCM53600_A0r_ROBO */
        /* reg            PHYINFO_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_E_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00005f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYSCAN_CTLr_ROBO */
        /* reg            PHYSCAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PHYSCAN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PHYSCAN_CTL_BCM53280_A0r_ROBO */
        /* reg            PHYSCAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PHYSCAN_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PHY_CTRLr_ROBO */
        /* reg            PHY_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PHY_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PHY_CTRL_BCM89500_A0r_ROBO */
        /* reg            PHY_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PHY_CTRL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PHY_INT_STSr_ROBO */
        /* reg            PHY_INT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHY_INT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_PHY_INT_STS_BCM53010_A0r_ROBO */
        /* reg            PHY_INT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PHY_INT_STS_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PHY_INT_STS_BCM53020_A0r_ROBO */
        /* reg            PHY_INT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PHY_INT_STS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_PHY_INT_STS_BCM89500_A0r_ROBO */
        /* reg            PHY_INT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PHY_INT_STS_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_PHY_LED_FUNCr_ROBO */
        /* reg            PHY_LED_FUNCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PHY_LED_FUNCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PHY_PLL_CTRLr_ROBO */
        /* reg            PHY_PLL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x46,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PHY_PLL_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWNr_ROBO */
        /* reg            PHY_PWR_DOWNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PHY_PWR_DOWNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWN_BCM53010_A0r_ROBO */
        /* reg            PHY_PWR_DOWNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PHY_PWR_DOWN_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWN_BCM53020_A0r_ROBO */
        /* reg            PHY_PWR_DOWNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PHY_PWR_DOWN_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWN_BCM53101_A0r_ROBO */
        /* reg            PHY_PWR_DOWNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_PHY_PWR_DOWN_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWN_BCM53118_A0r_ROBO */
        /* reg            PHY_PWR_DOWNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PHY_PWR_DOWN_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWN_BCM53125_A0r_ROBO */
        /* reg            PHY_PWR_DOWNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PHY_PWR_DOWN_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWN_BCM53128_A0r_ROBO */
        /* reg            PHY_PWR_DOWNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_PHY_PWR_DOWN_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWN_BCM89500_A0r_ROBO */
        /* reg            PHY_PWR_DOWNr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_PHY_PWR_DOWN_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PHY_STSr_ROBO */
        /* reg            PHY_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PHY_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PHY_STS_BCM53128_A0r_ROBO */
        /* reg            PHY_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PHY_STS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x07000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PID2TCr_ROBO */
        /* reg            PID2TCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3048,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PID2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS1024TOMAXOCTETSr_ROBO */
        /* reg            PKTS1024TOMAXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x688c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 35,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PKTS1024TOMAXPKTOCTETSr_ROBO */
        /* reg            PKTS1024TOMAXPKTOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2074,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PKTS1024TOMAXPKTOCTETS_BCM53101_A0r_ROBO */
        /* reg            PKTS1024TOMAXPKTOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2074,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PKTS1024TOMAXPKTOCTETS_BCM53125_A0r_ROBO */
        /* reg            PKTS1024TOMAXPKTOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2074,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS128TO255OCTETSr_ROBO */
        /* reg            PKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6880,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 32,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PKTS128TO255OCTETS_BCM53101_A0r_ROBO */
        /* reg            PKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2068,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_PKTS128TO255OCTETS_BCM53115_A0r_ROBO */
        /* reg            PKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2068,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PKTS128TO255OCTETS_BCM53125_A0r_ROBO */
        /* reg            PKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2068,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETSr_ROBO */
        /* reg            PKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6884,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETS_BCM53101_A0r_ROBO */
        /* reg            PKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x206c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETS_BCM53115_A0r_ROBO */
        /* reg            PKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x206c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETS_BCM53125_A0r_ROBO */
        /* reg            PKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x206c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PKTS4096TO8191r_ROBO */
        /* reg            PKTS4096TO8191r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 46,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS512TO1023OCTETSr_ROBO */
        /* reg            PKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6888,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PKTS512TO1023OCTETS_BCM53101_A0r_ROBO */
        /* reg            PKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2070,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_PKTS512TO1023OCTETS_BCM53115_A0r_ROBO */
        /* reg            PKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2070,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PKTS512TO1023OCTETS_BCM53125_A0r_ROBO */
        /* reg            PKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2070,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS64OCTETSr_ROBO */
        /* reg            PKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6878,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PKTS64OCTETS_BCM53101_A0r_ROBO */
        /* reg            PKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2060,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_PKTS64OCTETS_BCM53115_A0r_ROBO */
        /* reg            PKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2060,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PKTS64OCTETS_BCM53125_A0r_ROBO */
        /* reg            PKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2060,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PKTS64OCTETS_BCM5389_A0r_ROBO */
        /* reg            PKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2054,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETSr_ROBO */
        /* reg            PKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x687c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETS_BCM53101_A0r_ROBO */
        /* reg            PKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2064,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETS_BCM53115_A0r_ROBO */
        /* reg            PKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2064,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETS_BCM53125_A0r_ROBO */
        /* reg            PKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2064,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETS_BCM5389_A0r_ROBO */
        /* reg            PKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2058,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PKTS8192TO9728r_ROBO */
        /* reg            PKTS8192TO9728r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20bc,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 47,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_PKT_MARK_CTLr_ROBO */
        /* reg            PKT_MARK_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3001,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PKT_MARK_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PLL_CTRLr_ROBO */
        /* reg            PLL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdc,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PLL_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_PLL_CTRL_0r_ROBO */
        /* reg            PLL_CTRL_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_PLL_CTRL_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00111258, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_PLL_CTRL_1r_ROBO */
        /* reg            PLL_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x15380007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_PLL_CTRL_2r_ROBO */
        /* reg            PLL_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_PLL_CTRL_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_CTRL_BCM53125_A0r_ROBO */
        /* reg            PLL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdc,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PLL_CTRL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_DELOCK_MIBr_ROBO */
        /* reg            PLL_DELOCK_MIBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb6,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_DELOCK_MIBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PLL_FREQ_SELr_ROBO */
        /* reg            PLL_FREQ_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfa,
        /* flags       */ SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PLL_FREQ_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PLL_FREQ_SEL_BCM53020_A0r_ROBO */
        /* reg            PLL_FREQ_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PLL_FREQ_SEL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PLL_FREQ_SEL_BCM53101_A0r_ROBO */
        /* reg            PLL_FREQ_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_PLL_FREQ_SEL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_FREQ_SEL_BCM53125_A0r_ROBO */
        /* reg            PLL_FREQ_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PLL_FREQ_SEL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_MISC_CTRLr_ROBO */
        /* reg            PLL_MISC_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PLL_MISC_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_MOD_CTRL_0r_ROBO */
        /* reg            PLL_MOD_CTRL_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PLL_MOD_CTRL_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_MOD_CTRL_1r_ROBO */
        /* reg            PLL_MOD_CTRL_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PLL_MOD_CTRL_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_MOD_CTRL_2r_ROBO */
        /* reg            PLL_MOD_CTRL_2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PLL_MOD_CTRL_2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_NDIV_FRACr_ROBO */
        /* reg            PLL_NDIV_FRACr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_NDIV_FRACr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_NDIV_INTr_ROBO */
        /* reg            PLL_NDIV_INTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_NDIV_INTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PLL_NDIV_INT_BCM53020_A0r_ROBO */
        /* reg            PLL_NDIV_INTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_NDIV_INT_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_SDMOD_CTRLr_ROBO */
        /* reg            PLL_SDMOD_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_SDMOD_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PLL_SS_CTLr_ROBO */
        /* reg            PLL_SS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x94,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PLL_SS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PLL_STSr_ROBO */
        /* reg            PLL_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PLL_STS_BCM53020_A0r_ROBO */
        /* reg            PLL_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PLL_STS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_PLL_STS_BCM53125_A0r_ROBO */
        /* reg            PLL_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_STS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PLL_STS_BCM53128_A0r_ROBO */
        /* reg            PLL_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_STS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_STS_BCM89500_A0r_ROBO */
        /* reg            PLL_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_STS_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_Ir_ROBO */
        /* reg            PLL_TEST_CTRL_Ir_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TEST_CTRL_Ir_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_IIr_ROBO */
        /* reg            PLL_TEST_CTRL_IIr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd1,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_TEST_CTRL_IIr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x200005c0, 0x00000015)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_II_BCM53020_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_IIr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd1,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_TEST_CTRL_II_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_II_BCM53101_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_IIr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd1,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_TEST_CTRL_II_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x200005c0, 0x00000015)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_II_BCM53118_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_IIr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd1,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_TEST_CTRL_II_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x200005c0, 0x00000015)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_II_BCM53128_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_IIr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd1,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_TEST_CTRL_II_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x200005c0, 0x00000015)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_II_BCM89500_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_IIr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd1,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_TEST_CTRL_II_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x200005c0, 0x00000015)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_I_BCM53020_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_Ir_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TEST_CTRL_I_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_I_BCM53101_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_Ir_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TEST_CTRL_I_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_I_BCM53118_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_Ir_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0,
        /* flags       */ SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TEST_CTRL_I_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_I_BCM53128_A0r_ROBO */
        /* reg            PLL_TEST_CTRL_Ir_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0,
        /* flags       */ SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TEST_CTRL_I_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_EGRESS_PKT_TC2CPCP_MAPr_ROBO */
        /* reg            PN_EGRESS_PKT_TC2CPCP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9160,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 32,
        /* *fields     */ soc_IMP_EGRESS_PKT_TC2CPCP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x76543210)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_LEVEL1_QOS_WEIGHTr_ROBO */
        /* reg            PN_LEVEL1_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3b10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IMP_LEVEL1_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x08040201, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_LEVEL2_QOS_WEIGHTr_ROBO */
        /* reg            PN_LEVEL2_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3b40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IMP_LEVEL2_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00040201, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_LOW_QUEUE_MAX_REFRESHr_ROBO */
        /* reg            PN_LOW_QUEUE_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3800,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_LOW_QUEUE_MAX_THD_SELr_ROBO */
        /* reg            PN_LOW_QUEUE_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3830,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_LOW_QUEUE_SHAPER_STSr_ROBO */
        /* reg            PN_LOW_QUEUE_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3860,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PN_PCP2TCr_ROBO */
        /* reg            PN_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PN_PCP2TC_BCM53101_A0r_ROBO */
        /* reg            PN_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PN_PCP2TC_BCM53118_A0r_ROBO */
        /* reg            PN_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_PN_PCP2TC_BCM53125_A0r_ROBO */
        /* reg            PN_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PN_PCP2TC_BCM53128_A0r_ROBO */
        /* reg            PN_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_PCP2TC_BCM89500_A0r_ROBO */
        /* reg            PN_PCP2TCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_PCP2TC_DEI1r_ROBO */
        /* reg            PN_PCP2TC_DEI1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x30b0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_PCP2TCr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_PORT_RED_BYTE_DROP_CNTRr_ROBO */
        /* reg            PN_PORT_RED_BYTE_DROP_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x95a0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_IMP_PORT_RED_BYTE_DROP_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_PORT_RED_PKT_DROP_CNTRr_ROBO */
        /* reg            PN_PORT_RED_PKT_DROP_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9570,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IMP_PORT_RED_PKT_DROP_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO */
        /* reg            PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4700,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO */
        /* reg            PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4730,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO */
        /* reg            PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4790,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO */
        /* reg            PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x47c0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_PORT_SHAPER_STSr_ROBO */
        /* reg            PN_PORT_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4760,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_QOS_PRI_CTLr_ROBO */
        /* reg            PN_QOS_PRI_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3b00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_QOS_PRI_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QOS_PRI_CTL_BCM53020_A0r_ROBO */
        /* reg            PN_QOS_PRI_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4600,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_IMP_QOS_PRI_CTL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QOS_WEIGHTr_ROBO */
        /* reg            PN_QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4610,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x01010101, 0x01010101)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE0_MAX_PACKET_REFRESHr_ROBO */
        /* reg            PN_QUEUE0_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4890,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE0_MAX_PACKET_THD_SELr_ROBO */
        /* reg            PN_QUEUE0_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x48c0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE0_MAX_REFRESHr_ROBO */
        /* reg            PN_QUEUE0_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4800,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE0_MAX_THD_SELr_ROBO */
        /* reg            PN_QUEUE0_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4830,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE0_SHAPER_STSr_ROBO */
        /* reg            PN_QUEUE0_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4860,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE1_MAX_PACKET_REFRESHr_ROBO */
        /* reg            PN_QUEUE1_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4990,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE1_MAX_PACKET_THD_SELr_ROBO */
        /* reg            PN_QUEUE1_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x49c0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE1_MAX_REFRESHr_ROBO */
        /* reg            PN_QUEUE1_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4900,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE1_MAX_THD_SELr_ROBO */
        /* reg            PN_QUEUE1_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4930,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE1_SHAPER_STSr_ROBO */
        /* reg            PN_QUEUE1_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4960,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE2_MAX_PACKET_REFRESHr_ROBO */
        /* reg            PN_QUEUE2_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4a90,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE2_MAX_PACKET_THD_SELr_ROBO */
        /* reg            PN_QUEUE2_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4ac0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE2_MAX_REFRESHr_ROBO */
        /* reg            PN_QUEUE2_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4a00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE2_MAX_THD_SELr_ROBO */
        /* reg            PN_QUEUE2_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4a30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE2_SHAPER_STSr_ROBO */
        /* reg            PN_QUEUE2_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4a60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE3_MAX_PACKET_REFRESHr_ROBO */
        /* reg            PN_QUEUE3_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4b90,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE3_MAX_PACKET_THD_SELr_ROBO */
        /* reg            PN_QUEUE3_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4bc0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE3_MAX_REFRESHr_ROBO */
        /* reg            PN_QUEUE3_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4b00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE3_MAX_THD_SELr_ROBO */
        /* reg            PN_QUEUE3_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4b30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE3_SHAPER_STSr_ROBO */
        /* reg            PN_QUEUE3_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4b60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE4_MAX_PACKET_REFRESHr_ROBO */
        /* reg            PN_QUEUE4_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4c90,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE4_MAX_PACKET_THD_SELr_ROBO */
        /* reg            PN_QUEUE4_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4cc0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_QUEUE4_MAX_REFRESHr_ROBO */
        /* reg            PN_QUEUE4_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3900,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE4_MAX_REFRESH_BCM53020_A0r_ROBO */
        /* reg            PN_QUEUE4_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4c00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_QUEUE4_MAX_THD_SELr_ROBO */
        /* reg            PN_QUEUE4_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3930,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_PN_QUEUE4_MAX_THD_SEL_BCM53010_A0r_ROBO */
        /* reg            PN_QUEUE4_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3930,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE4_MAX_THD_SEL_BCM53020_A0r_ROBO */
        /* reg            PN_QUEUE4_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4c30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_QUEUE4_SHAPER_STSr_ROBO */
        /* reg            PN_QUEUE4_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3960,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE4_SHAPER_STS_BCM53020_A0r_ROBO */
        /* reg            PN_QUEUE4_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4c60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE5_MAX_PACKET_REFRESHr_ROBO */
        /* reg            PN_QUEUE5_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4d90,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE5_MAX_PACKET_THD_SELr_ROBO */
        /* reg            PN_QUEUE5_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4dc0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_QUEUE5_MAX_REFRESHr_ROBO */
        /* reg            PN_QUEUE5_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3a00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE5_MAX_REFRESH_BCM53020_A0r_ROBO */
        /* reg            PN_QUEUE5_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4d00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_QUEUE5_MAX_THD_SELr_ROBO */
        /* reg            PN_QUEUE5_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3a30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE5_MAX_THD_SEL_BCM53020_A0r_ROBO */
        /* reg            PN_QUEUE5_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4d30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_QUEUE5_SHAPER_STSr_ROBO */
        /* reg            PN_QUEUE5_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3a60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE5_SHAPER_STS_BCM53020_A0r_ROBO */
        /* reg            PN_QUEUE5_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4d60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE6_MAX_PACKET_REFRESHr_ROBO */
        /* reg            PN_QUEUE6_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4e90,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE6_MAX_PACKET_THD_SELr_ROBO */
        /* reg            PN_QUEUE6_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4ec0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE6_MAX_REFRESHr_ROBO */
        /* reg            PN_QUEUE6_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4e00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE6_MAX_THD_SELr_ROBO */
        /* reg            PN_QUEUE6_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4e30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE6_SHAPER_STSr_ROBO */
        /* reg            PN_QUEUE6_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4e60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE7_MAX_PACKET_REFRESHr_ROBO */
        /* reg            PN_QUEUE7_MAX_PACKET_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4f90,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE7_MAX_PACKET_THD_SELr_ROBO */
        /* reg            PN_QUEUE7_MAX_PACKET_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4fc0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE7_MAX_REFRESHr_ROBO */
        /* reg            PN_QUEUE7_MAX_REFRESHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4f00,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE7_MAX_THD_SELr_ROBO */
        /* reg            PN_QUEUE7_MAX_THD_SELr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4f30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_QUEUE7_SHAPER_STSr_ROBO */
        /* reg            PN_QUEUE7_SHAPER_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4f60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IMP_LOW_QUEUE_SHAPER_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_PN_TC2COS_MAPr_ROBO */
        /* reg            PN_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3070,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_TC2COS_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_PN_TC2COS_MAP_BCM53010_A0r_ROBO */
        /* reg            PN_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3070,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_TC2COS_MAP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_TC2COS_MAP_BCM53020_A0r_ROBO */
        /* reg            PN_TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3070,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_IMP_TC2COS_MAP_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PN_WDRR_PENALTYr_ROBO */
        /* reg            PN_WDRR_PENALTYr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4660,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_P7_WDRR_PENALTYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT4_RGMII_CTL_GPr_ROBO */
        /* reg            PORT4_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x64,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GP_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PORT5_RGMII_CTL_GPr_ROBO */
        /* reg            PORT5_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x65,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT5_RGMII_CTL_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53010_A0r_ROBO */
        /* reg            PORT5_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x65,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT5_RGMII_CTL_GP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53101_A0r_ROBO */
        /* reg            PORT5_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x65,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT5_RGMII_CTL_GP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53125_A0r_ROBO */
        /* reg            PORT5_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x65,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RGMII_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM89500_A0r_ROBO */
        /* reg            PORT5_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x65,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GP_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PORT7_RGMII_CTL_GPr_ROBO */
        /* reg            PORT7_RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x67,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RGMII_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PORT7_RGMII_TIME_DLY_GPr_ROBO */
        /* reg            PORT7_RGMII_TIME_DLY_GPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT7_SLEEP_TIMERr_ROBO */
        /* reg            PORT7_SLEEP_TIMERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x312,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT7_SLEEP_TIMERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORTVEC1r_ROBO */
        /* reg            PORTVEC1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORTVEC2r_ROBO */
        /* reg            PORTVEC2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM53262_A0r_ROBO */
        /* reg            PORTVEC1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM53280_A0r_ROBO */
        /* reg            PORTVEC1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM5389_A0r_ROBO */
        /* reg            PORTVEC1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x416,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM53262_A0r_ROBO */
        /* reg            PORTVEC2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM53280_A0r_ROBO */
        /* reg            PORTVEC2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM5389_A0r_ROBO */
        /* reg            PORTVEC2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x426,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_7_SA_LIMIT_CTLr_ROBO */
        /* reg            PORT_7_SA_LIMIT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4520,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_7_SA_LIMIT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_7_SA_LRN_CNTRr_ROBO */
        /* reg            PORT_7_SA_LRN_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4540,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_7_SA_LRN_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_7_SA_OVERLIMIT_CNTRr_ROBO */
        /* reg            PORT_7_SA_OVERLIMIT_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x456c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PORT_7_SA_OVERLIMIT_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_8_SA_LIMIT_CTLr_ROBO */
        /* reg            PORT_8_SA_LIMIT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4522,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_7_SA_LIMIT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_8_SA_LRN_CNTRr_ROBO */
        /* reg            PORT_8_SA_LRN_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4542,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_7_SA_LRN_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_8_SA_OVERLIMIT_CNTRr_ROBO */
        /* reg            PORT_8_SA_OVERLIMIT_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4570,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PORT_7_SA_OVERLIMIT_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PORT_CROSS_CONNECTr_ROBO */
        /* reg            PORT_CROSS_CONNECTr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_CROSS_CONNECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PORT_CROSS_CONNECT_BCM53128_A0r_ROBO */
        /* reg            PORT_CROSS_CONNECTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x490,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_CROSS_CONNECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PORT_EAP_CONr_ROBO */
        /* reg            PORT_EAP_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM53101_A0r_ROBO */
        /* reg            PORT_EAP_CONr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM53118_A0r_ROBO */
        /* reg            PORT_EAP_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM53125_A0r_ROBO */
        /* reg            PORT_EAP_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM53128_A0r_ROBO */
        /* reg            PORT_EAP_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_IMPr_ROBO */
        /* reg            PORT_EAP_CON_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4260,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_P7r_ROBO */
        /* reg            PORT_EAP_CON_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4258,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_EAP_DAr_ROBO */
        /* reg            PORT_EAP_DAr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4020,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_PORT_EAP_DAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_EAP_DA_BCM53262_A0r_ROBO */
        /* reg            PORT_EAP_DAr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4020,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_PORT_EAP_DAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_EGCTLr_ROBO */
        /* reg            PORT_EGCTLr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x3300,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_EGCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_EGCTL_BCM53262_A0r_ROBO */
        /* reg            PORT_EGCTLr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x3300,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_EGCTL_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT_ENABLEr_ROBO */
        /* reg            PORT_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9300,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PORT_ERC_CONr_ROBO */
        /* reg            PORT_ERC_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM53101_A0r_ROBO */
        /* reg            PORT_ERC_CONr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM53118_A0r_ROBO */
        /* reg            PORT_ERC_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM53125_A0r_ROBO */
        /* reg            PORT_ERC_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM53128_A0r_ROBO */
        /* reg            PORT_ERC_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_IMPr_ROBO */
        /* reg            PORT_ERC_CON_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4190,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_IMP_BCM53101_A0r_ROBO */
        /* reg            PORT_ERC_CON_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4190,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_EVT_ECC_ERR_STSr_ROBO */
        /* reg            PORT_EVT_ECC_ERR_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x364,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_EVT_ECC_ERR_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PORT_IRC_CONr_ROBO */
        /* reg            PORT_IRC_CONr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_PORT_IRC_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_IVL_SVL_CTRLr_ROBO */
        /* reg            PORT_IVL_SVL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3452,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_IVL_SVL_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_MAX_LEARNr_ROBO */
        /* reg            PORT_MAX_LEARNr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4120,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_MAX_LEARNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_MAX_LEARN_BCM53262_A0r_ROBO */
        /* reg            PORT_MAX_LEARNr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4120,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_MAX_LEARNr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_MIB_ECC_ERR_STSr_ROBO */
        /* reg            PORT_MIB_ECC_ERR_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x366,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_MIB_ECC_ERR_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_N_SA_LIMIT_CTLr_ROBO */
        /* reg            PORT_N_SA_LIMIT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4512,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_7_SA_LIMIT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_N_SA_LRN_CNTRr_ROBO */
        /* reg            PORT_N_SA_LRN_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4532,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_7_SA_LRN_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_N_SA_OVERLIMIT_CNTRr_ROBO */
        /* reg            PORT_N_SA_OVERLIMIT_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4550,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PORT_7_SA_OVERLIMIT_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_SA_CNTr_ROBO */
        /* reg            PORT_SA_CNTr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4160,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SA_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_SA_CNT_BCM53262_A0r_ROBO */
        /* reg            PORT_SA_CNTr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4160,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SA_CNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_SEC_CONr_ROBO */
        /* reg            PORT_SEC_CONr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4000,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PORT_SEC_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_SEC_CON_BCM53262_A0r_ROBO */
        /* reg            PORT_SEC_CONr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4000,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PORT_SEC_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_SHAPER_AVB_SHAPING_MODEr_ROBO */
        /* reg            PORT_SHAPER_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47e4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SHAPER_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_SHAPER_BLOCKINGr_ROBO */
        /* reg            PORT_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47ea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            PORT_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47e8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_SHAPER_ENABLEr_ROBO */
        /* reg            PORT_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47e6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT_SLEEP_STSr_ROBO */
        /* reg            PORT_SLEEP_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_SLEEP_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PORT_TXQ_ECC_ERR_STSr_ROBO */
        /* reg            PORT_TXQ_ECC_ERR_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x368,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_TXQ_ECC_ERR_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTLr_ROBO */
        /* reg            PORT_VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM53101_A0r_ROBO */
        /* reg            PORT_VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM53118_A0r_ROBO */
        /* reg            PORT_VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM53125_A0r_ROBO */
        /* reg            PORT_VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM53128_A0r_ROBO */
        /* reg            PORT_VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM5389_A0r_ROBO */
        /* reg            PORT_VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_IMPr_ROBO */
        /* reg            PORT_VLAN_CTL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_IMP_BCM53101_A0r_ROBO */
        /* reg            PORT_VLAN_CTL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_IMP_BCM89500_A0r_ROBO */
        /* reg            PORT_VLAN_CTL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_P7r_ROBO */
        /* reg            PORT_VLAN_CTL_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PORT_XOFF_STSr_ROBO */
        /* reg            PORT_XOFF_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x238,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* *fields     */ soc_PORT_XOFF_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_POST_LED_CTRLr_ROBO */
        /* reg            POST_LED_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_POST_LED_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_POST_LED_CTRL_BCM89500_A0r_ROBO */
        /* reg            POST_LED_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_POST_LED_CTRL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000008f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PPPOE_SESSION_PARSE_ENr_ROBO */
        /* reg            PPPOE_SESSION_PARSE_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x380,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PPPOE_SESSION_PARSE_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008864, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PRBS_CTLr_ROBO */
        /* reg            PRBS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd02,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PRBS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PRBS_STAr_ROBO */
        /* reg            PRBS_STAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd03,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PRBS_STAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_PRESERVE_PKT_FORMATr_ROBO */
        /* reg            PRESERVE_PKT_FORMATr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PRESERVE_PKT_FORMATr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_PROBE_BUS_CTLr_ROBO */
        /* reg            PROBE_BUS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x370,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PROBE_BUS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_PROFILE_CTLr_ROBO */
        /* reg            PROFILE_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3404,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PROFILE_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PROTECTED_SELr_ROBO */
        /* reg            PROTECTED_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTECTED_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PROTECTED_SEL_BCM53101_A0r_ROBO */
        /* reg            PROTECTED_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PROTECTED_SEL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_PROTECTED_SEL_BCM53115_A0r_ROBO */
        /* reg            PROTECTED_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PROTECTED_SEL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PROTECTED_SEL_BCM53262_A0r_ROBO */
        /* reg            PROTECTED_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTECTED_SEL_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PROTOCOL2VLAN_CTLr_ROBO */
        /* reg            PROTOCOL2VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34b0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTOCOL2VLAN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PROTOCOL2VLAN_CTL_BCM53262_A0r_ROBO */
        /* reg            PROTOCOL2VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34b0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTOCOL2VLAN_CTL_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PRS_FIFO_DEBUG_CTRLr_ROBO */
        /* reg            PRS_FIFO_DEBUG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x870,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PRS_FIFO_DEBUG_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PRS_FIFO_DEBUG_CTRL_BCM53101_A0r_ROBO */
        /* reg            PRS_FIFO_DEBUG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x870,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PRS_FIFO_DEBUG_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_PRS_FIFO_DEBUG_DATAr_ROBO */
        /* reg            PRS_FIFO_DEBUG_DATAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x871,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_PRS_FIFO_DEBUG_DATAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_PTESTr_ROBO */
        /* reg            PTESTr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_PTESTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PWR_DOWN_MODEr_ROBO */
        /* reg            PWR_DOWN_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PWR_DOWN_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_PWR_DOWN_MODE_BCM53280_A0r_ROBO */
        /* reg            PWR_DOWN_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PWR_DOWN_MODE_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_PWR_DOWN_MODE_BCM53600_A0r_ROBO */
        /* reg            PWR_DOWN_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PWR_DOWN_MODE_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_1P1Q_PRI_MAPr_ROBO */
        /* reg            QOS_1P1Q_PRI_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_QOS_1P1Q_PRI_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_QOS_1P_ENr_ROBO */
        /* reg            QOS_1P_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3018,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_1P_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM53101_A0r_ROBO */
        /* reg            QOS_1P_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_1P_EN_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM53115_A0r_ROBO */
        /* reg            QOS_1P_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_1P_EN_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM53262_A0r_ROBO */
        /* reg            QOS_1P_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3018,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_1P_EN_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_CTLr_ROBO */
        /* reg            QOS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_QOS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x80000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_QOS_CTL_BCM53280_A0r_ROBO */
        /* reg            QOS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_QOS_CTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_CTL_BCM5389_A0r_ROBO */
        /* reg            QOS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3001,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_CTL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP0r_ROBO */
        /* reg            QOS_DIFF_DSCP0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP1r_ROBO */
        /* reg            QOS_DIFF_DSCP1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3040,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 32,
        /* *fields     */ soc_QOS_DIFF_DSCP1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP2r_ROBO */
        /* reg            QOS_DIFF_DSCP2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3048,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 32,
        /* *fields     */ soc_QOS_DIFF_DSCP2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP3r_ROBO */
        /* reg            QOS_DIFF_DSCP3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3042,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP0_BCM53118_A0r_ROBO */
        /* reg            QOS_DIFF_DSCP0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3040,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP1_BCM53115_A0r_ROBO */
        /* reg            QOS_DIFF_DSCP1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3036,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP1_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP1_BCM53118_A0r_ROBO */
        /* reg            QOS_DIFF_DSCP1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3046,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP1_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP2_BCM53115_A0r_ROBO */
        /* reg            QOS_DIFF_DSCP2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x303c,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP2_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP2_BCM53118_A0r_ROBO */
        /* reg            QOS_DIFF_DSCP2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x304c,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP2_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP3_BCM53118_A0r_ROBO */
        /* reg            QOS_DIFF_DSCP3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3052,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_EN_DIFFSERVr_ROBO */
        /* reg            QOS_EN_DIFFSERVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3006,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_EN_DIFFSERVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_QOS_EN_DIFFSERV_BCM53101_A0r_ROBO */
        /* reg            QOS_EN_DIFFSERVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3006,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_EN_DIFFSERV_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAPr_ROBO */
        /* reg            QOS_EN_TRAFFIC_PRI_REMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QOS_EN_TRAFFIC_PRI_REMAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_QOS_GLOBAL_CTRLr_ROBO */
        /* reg            QOS_GLOBAL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_GLOBAL_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_QOS_GLOBAL_CTRL_BCM53101_A0r_ROBO */
        /* reg            QOS_GLOBAL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_GLOBAL_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_QOS_GLOBAL_CTRL_BCM53128_A0r_ROBO */
        /* reg            QOS_GLOBAL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_GLOBAL_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5389_A0r_ROBO */
        /* reg            QOS_GLOBAL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_GLOBAL_CTRL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_QOS_GLOBAL_CTRL_BCM89500_A0r_ROBO */
        /* reg            QOS_GLOBAL_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_GLOBAL_CTRL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_PAUSE_ENr_ROBO */
        /* reg            QOS_PAUSE_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3028,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_PAUSE_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_REASON_CODEr_ROBO */
        /* reg            QOS_REASON_CODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3058,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_QOS_REASON_CODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000006e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_QOS_REASON_CODE_BCM53280_A0r_ROBO */
        /* reg            QOS_REASON_CODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30c0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_REASON_CODE_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xc9324d54, 0x00000036)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QOS_REG_SPARE0r_ROBO */
        /* reg            QOS_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QOS_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QOS_REG_SPARE1r_ROBO */
        /* reg            QOS_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30ac,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QOS_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_RX_CTRL_Pr_ROBO */
        /* reg            QOS_RX_CTRL_Pr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x3050,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC2COS_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_TCI_THr_ROBO */
        /* reg            QOS_TCI_THr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_TCI_THr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_QOS_TOS_DIF_ENr_ROBO */
        /* reg            QOS_TOS_DIF_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_TOS_DIF_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_TOS_DIF_EN_BCM53262_A0r_ROBO */
        /* reg            QOS_TOS_DIF_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_TOS_DIF_EN_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_TRAFFIC_PRI_REMAPr_ROBO */
        /* reg            QOS_TRAFFIC_PRI_REMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_TRAFFIC_PRI_REMAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_QOS_TX_CTRLr_ROBO */
        /* reg            QOS_TX_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3080,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_TX_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_QOS_TX_CTRL_BCM53101_A0r_ROBO */
        /* reg            QOS_TX_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3080,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_TX_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_TX_CTRL_BCM5389_A0r_ROBO */
        /* reg            QOS_TX_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3080,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_TX_CTRL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_QOS_WEIGHTr_ROBO */
        /* reg            QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x3081,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_WEIGHT_BCM53101_A0r_ROBO */
        /* reg            QOS_WEIGHTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x3081,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QOS_WEIGHTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE0_AVB_SHAPING_MODEr_ROBO */
        /* reg            QUEUE0_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48e4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE0_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE0_SHAPER_BLOCKINGr_ROBO */
        /* reg            QUEUE0_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48ea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE0_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE0_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            QUEUE0_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48e8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE0_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE0_SHAPER_ENABLEr_ROBO */
        /* reg            QUEUE0_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48e6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE0_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE1_AVB_SHAPING_MODEr_ROBO */
        /* reg            QUEUE1_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49e4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE1_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE1_SHAPER_BLOCKINGr_ROBO */
        /* reg            QUEUE1_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49ea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE1_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE1_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            QUEUE1_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49e8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE1_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE1_SHAPER_ENABLEr_ROBO */
        /* reg            QUEUE1_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x49e6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE1_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE2_AVB_SHAPING_MODEr_ROBO */
        /* reg            QUEUE2_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ae4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE2_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE2_SHAPER_BLOCKINGr_ROBO */
        /* reg            QUEUE2_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4aea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE2_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE2_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            QUEUE2_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ae8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE2_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE2_SHAPER_ENABLEr_ROBO */
        /* reg            QUEUE2_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ae6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE2_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE3_AVB_SHAPING_MODEr_ROBO */
        /* reg            QUEUE3_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4be4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE3_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE3_SHAPER_BLOCKINGr_ROBO */
        /* reg            QUEUE3_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4bea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE3_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE3_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            QUEUE3_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4be8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE3_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE3_SHAPER_ENABLEr_ROBO */
        /* reg            QUEUE3_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4be6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE3_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_QUEUE4_AVB_SHAPING_MODEr_ROBO */
        /* reg            QUEUE4_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3704,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE4_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE4_AVB_SHAPING_MODE_BCM53020_A0r_ROBO */
        /* reg            QUEUE4_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ce4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE4_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE4_SHAPER_BLOCKINGr_ROBO */
        /* reg            QUEUE4_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4cea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE4_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE4_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            QUEUE4_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ce8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE4_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_QUEUE4_SHAPER_ENABLEr_ROBO */
        /* reg            QUEUE4_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3712,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE4_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE4_SHAPER_ENABLE_BCM53020_A0r_ROBO */
        /* reg            QUEUE4_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ce6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE4_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_QUEUE5_AVB_SHAPING_MODEr_ROBO */
        /* reg            QUEUE5_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3706,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE5_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE5_AVB_SHAPING_MODE_BCM53020_A0r_ROBO */
        /* reg            QUEUE5_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4de4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE5_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE5_SHAPER_BLOCKINGr_ROBO */
        /* reg            QUEUE5_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4dea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE5_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE5_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            QUEUE5_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4de8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE5_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_QUEUE5_SHAPER_ENABLEr_ROBO */
        /* reg            QUEUE5_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3714,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE5_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE5_SHAPER_ENABLE_BCM53020_A0r_ROBO */
        /* reg            QUEUE5_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4de6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE5_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE6_AVB_SHAPING_MODEr_ROBO */
        /* reg            QUEUE6_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ee4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE6_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE6_SHAPER_BLOCKINGr_ROBO */
        /* reg            QUEUE6_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4eea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE6_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE6_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            QUEUE6_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ee8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE6_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE6_SHAPER_ENABLEr_ROBO */
        /* reg            QUEUE6_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4ee6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE6_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE7_AVB_SHAPING_MODEr_ROBO */
        /* reg            QUEUE7_AVB_SHAPING_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fe4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE7_AVB_SHAPING_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE7_SHAPER_BLOCKINGr_ROBO */
        /* reg            QUEUE7_SHAPER_BLOCKINGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE7_SHAPER_BLOCKINGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE7_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* reg            QUEUE7_SHAPER_BUCKET_COUNT_SELECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fe8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE7_SHAPER_BUCKET_COUNT_SELECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_QUEUE7_SHAPER_ENABLEr_ROBO */
        /* reg            QUEUE7_SHAPER_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fe6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QUEUE7_SHAPER_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS0r_ROBO */
        /* reg            QUEUE_CONGESTION_STATUS0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa50,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QUEUE_CONGESTION_STATUS0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS1r_ROBO */
        /* reg            QUEUE_CONGESTION_STATUS1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa52,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QUEUE_CONGESTION_STATUS0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS2r_ROBO */
        /* reg            QUEUE_CONGESTION_STATUS2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa54,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QUEUE_CONGESTION_STATUS0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS3r_ROBO */
        /* reg            QUEUE_CONGESTION_STATUS3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QUEUE_CONGESTION_STATUS0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS4r_ROBO */
        /* reg            QUEUE_CONGESTION_STATUS4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QUEUE_CONGESTION_STATUS0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS5r_ROBO */
        /* reg            QUEUE_CONGESTION_STATUS5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QUEUE_CONGESTION_STATUS0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_QUEUE_REGION_STATUSr_ROBO */
        /* reg            QUEUE_REGION_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QUEUE_REGION_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_RANGE_CHECKERr_ROBO */
        /* reg            RANGE_CHECKERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 10,
        /* offset      */ 0x2150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RANGE_CHECKERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RANGE_CHECKER_CTLr_ROBO */
        /* reg            RANGE_CHECKER_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2108,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RANGE_CHECKER_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_RANGE_CHECKER_FIELD_SELr_ROBO */
        /* reg            RANGE_CHECKER_FIELD_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 10,
        /* offset      */ 0x2140,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RANGE_CHECKER_FIELD_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RATE_INBANDr_ROBO */
        /* reg            RATE_INBANDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2090,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_INBANDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_RATE_INBAND_BCM53115_A0r_ROBO */
        /* reg            RATE_INBANDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa070,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_INBANDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RATE_METER0r_ROBO */
        /* reg            RATE_METER0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa060,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RATE_METER1r_ROBO */
        /* reg            RATE_METER1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RATE_METER1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RATE_METER2r_ROBO */
        /* reg            RATE_METER2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa068,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RATE_METER3r_ROBO */
        /* reg            RATE_METER3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa06c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RATE_METER4r_ROBO */
        /* reg            RATE_METER4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa070,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RATE_METER5r_ROBO */
        /* reg            RATE_METER5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa074,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RATE_METER6r_ROBO */
        /* reg            RATE_METER6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa078,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RATE_METER0_BCM53020_A0r_ROBO */
        /* reg            RATE_METER0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa060,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RATE_METER0_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RATE_METER0_BCM53125_A0r_ROBO */
        /* reg            RATE_METER0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa060,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER0_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RATE_METER1_BCM53020_A0r_ROBO */
        /* reg            RATE_METER1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER1_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RATE_METER1_BCM53125_A0r_ROBO */
        /* reg            RATE_METER1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RATE_METER1_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RATE_METER_GLOBAL_CTLr_ROBO */
        /* reg            RATE_METER_GLOBAL_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RATE_METER_GLOBAL_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RATE_OUTBANDr_ROBO */
        /* reg            RATE_OUTBANDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2094,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_OUTBANDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_RATE_OUTBAND_BCM53115_A0r_ROBO */
        /* reg            RATE_OUTBANDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa074,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_OUTBANDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_CTLr_ROBO */
        /* reg            RCM_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RCM_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA0r_ROBO */
        /* reg            RCM_DATA0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RCM_DATA0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA1r_ROBO */
        /* reg            RCM_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4314,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_RCM_DATA1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA2r_ROBO */
        /* reg            RCM_DATA2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4318,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RCM_DATA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA3r_ROBO */
        /* reg            RCM_DATA3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x431c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RCM_DATA3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA4r_ROBO */
        /* reg            RCM_DATA4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4320,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RCM_DATA3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_PORTr_ROBO */
        /* reg            RCM_PORTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4301,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RCM_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RCY_TIME_CFGr_ROBO */
        /* reg            RCY_TIME_CFGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x731e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RCY_TIME_CFGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RED_AQD_CONTROLr_ROBO */
        /* reg            RED_AQD_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9506,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_RED_AQD_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RED_CONTROLr_ROBO */
        /* reg            RED_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9500,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RED_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RED_DROP_ADD_TO_MIBr_ROBO */
        /* reg            RED_DROP_ADD_TO_MIBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x950a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RED_DROP_ADD_TO_MIBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RED_DROP_CNTR_RSTr_ROBO */
        /* reg            RED_DROP_CNTR_RSTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x956c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RED_DROP_CNTR_RSTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RED_EGRESS_BYPASSr_ROBO */
        /* reg            RED_EGRESS_BYPASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9504,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RED_EGRESS_BYPASSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RED_EXPONENTr_ROBO */
        /* reg            RED_EXPONENTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RED_EXPONENTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RED_PROFILE_DEFAULTr_ROBO */
        /* reg            RED_PROFILE_DEFAULTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9510,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RED_PROFILE_DEFAULTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RED_PROFILE_Nr_ROBO */
        /* reg            RED_PROFILE_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x9520,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RED_PROFILE_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_REGULATOR_CTRLr_ROBO */
        /* reg            REGULATOR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_REGULATOR_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_REGULATOR_UNLOCKr_ROBO */
        /* reg            REGULATOR_UNLOCKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf14,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_REGULATOR_UNLOCKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_REGULATOR_VOLT_SELr_ROBO */
        /* reg            REGULATOR_VOLT_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf12,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_REGULATOR_VOLT_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_RESET_STATUSr_ROBO */
        /* reg            RESET_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x190,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_RESET_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RESET_STATUS_BCM53020_A0r_ROBO */
        /* reg            RESET_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x190,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_RESET_STATUS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RESE_AV_EN_CTRLr_ROBO */
        /* reg            RESE_AV_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_AV_EN_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_RESE_AV_EN_CTRL_BCM53101_A0r_ROBO */
        /* reg            RESE_AV_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_AV_EN_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_AV_EN_CTRL_BCM53118_A0r_ROBO */
        /* reg            RESE_AV_EN_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_AV_EN_CTRL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RESE_C4_BW_CNTLr_ROBO */
        /* reg            RESE_C4_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9060,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_C4_BW_CNTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RESE_C4_BW_CNTL_BCM53101_A0r_ROBO */
        /* reg            RESE_C4_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9060,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_C4_BW_CNTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_C4_BW_CNTL_BCM53118_A0r_ROBO */
        /* reg            RESE_C4_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9060,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_C4_BW_CNTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RESE_C5_BW_CNTLr_ROBO */
        /* reg            RESE_C5_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RESE_C5_BW_CNTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RESE_C5_BW_CNTL_BCM53101_A0r_ROBO */
        /* reg            RESE_C5_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RESE_C5_BW_CNTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_C5_BW_CNTL_BCM53118_A0r_ROBO */
        /* reg            RESE_C5_BW_CNTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RESE_C5_BW_CNTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0)
    { /* SOC_REG_INT_RESE_EGRESS_TM_STAMPr_ROBO */
        /* reg            RESE_EGRESS_TM_STAMPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9090,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_EGRESS_TM_STAMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53101_A0r_ROBO */
        /* reg            RESE_EGRESS_TM_STAMPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9090,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_EGRESS_TM_STAMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53118_A0r_ROBO */
        /* reg            RESE_EGRESS_TM_STAMPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9090,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_EGRESS_TM_STAMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_MAX_AV_PKT_SZr_ROBO */
        /* reg            RESE_MAX_AV_PKT_SZr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_MAX_AV_PKT_SZr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_RESE_MAX_AV_PKT_SZ_BCM53101_A0r_ROBO */
        /* reg            RESE_MAX_AV_PKT_SZr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AVB_MAX_AV_PKT_SZr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_SLOT_ADJr_ROBO */
        /* reg            RESE_SLOT_ADJr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x901c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_RESE_SLOT_ADJr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_RESE_SLOT_ADJ_BCM53101_A0r_ROBO */
        /* reg            RESE_SLOT_ADJr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x901c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_RESE_SLOT_ADJ_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_SLOT_TICK_CNTRr_ROBO */
        /* reg            RESE_SLOT_TICK_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9018,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RESE_SLOT_TICK_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_RESE_SLOT_TICK_CNTR_BCM53101_A0r_ROBO */
        /* reg            RESE_SLOT_TICK_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9018,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RESE_SLOT_TICK_CNTR_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_TM_ADJr_ROBO */
        /* reg            RESE_TM_ADJr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9014,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RESE_TM_ADJr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_RESE_TM_ADJ_BCM53101_A0r_ROBO */
        /* reg            RESE_TM_ADJr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9014,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RESE_TM_ADJ_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_RESE_TM_BASEr_ROBO */
        /* reg            RESE_TM_BASEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9010,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_TM_BASEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RGMII_CTL_GPr_ROBO */
        /* reg            RGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RGMII_CTL_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RGMII_CTL_GP49r_ROBO */
        /* reg            RGMII_CTL_GP49r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_CTL_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RGMII_CTL_GP50r_ROBO */
        /* reg            RGMII_CTL_GP50r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x103,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_CTL_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RGMII_CTRL_GP25r_ROBO */
        /* reg            RGMII_CTRL_GP25r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RGMII_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_RGMII_CTRL_GP26r_ROBO */
        /* reg            RGMII_CTRL_GP26r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x106,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RGMII_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RGMII_CTRL_IMPr_ROBO */
        /* reg            RGMII_CTRL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RGMII_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_CTRL_GP25r_ROBO */
        /* reg            RGMII_TIME_DLY_CTRL_GP25r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x105,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_CTRL_GP26r_ROBO */
        /* reg            RGMII_TIME_DLY_CTRL_GP26r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x107,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_CTRL_IMPr_ROBO */
        /* reg            RGMII_TIME_DLY_CTRL_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x103,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_CTRL_GP25r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_GPr_ROBO */
        /* reg            RGMII_TIME_DLY_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_GP49r_ROBO */
        /* reg            RGMII_TIME_DLY_GP49r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_GP50r_ROBO */
        /* reg            RGMII_TIME_DLY_GP50r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x101,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GP49r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_RMONSTEERr_ROBO */
        /* reg            RMONSTEERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RMONSTEERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM53101_A0r_ROBO */
        /* reg            RMONSTEERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RMONSTEER_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM53115_A0r_ROBO */
        /* reg            RMONSTEERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RMONSTEER_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM53262_A0r_ROBO */
        /* reg            RMONSTEERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RMONSTEER_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM5389_A0r_ROBO */
        /* reg            RMONSTEERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RMONSTEER_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_RM_PINS_DEBUGr_ROBO */
        /* reg            RM_PINS_DEBUGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RM_PINS_DEBUGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RM_PINS_DEBUG_BCM89500_A0r_ROBO */
        /* reg            RM_PINS_DEBUGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RM_PINS_DEBUG_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ROW_VMASK_OVR_CTRLr_ROBO */
        /* reg            ROW_VMASK_OVR_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7308,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ROW_VMASK_OVR_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_RST_MIB_CNT_ENr_ROBO */
        /* reg            RST_MIB_CNT_ENr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x254,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RST_MIB_CNT_ENr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RST_TABLE_MEMr_ROBO */
        /* reg            RST_TABLE_MEMr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_RST_TABLE_MEMr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RST_TABLE_MEM1r_ROBO */
        /* reg            RST_TABLE_MEM1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x303,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RST_TABLE_MEM1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_RST_TABLE_MEM_BCM53280_A0r_ROBO */
        /* reg            RST_TABLE_MEMr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x37e,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 21,
        /* *fields     */ soc_RST_TABLE_MEM_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_RST_TABLE_MEM_BCM53280_B0r_ROBO */
        /* reg            RST_TABLE_MEMr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x37e,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 24,
        /* *fields     */ soc_RST_TABLE_MEM_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_RSV_MCAST_CTRLr_ROBO */
        /* reg            RSV_MCAST_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RSV_MCAST_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_RSV_MCAST_CTRL_BCM53010_A0r_ROBO */
        /* reg            RSV_MCAST_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_RSV_MCAST_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RSV_MCAST_CTRL_BCM53101_A0r_ROBO */
        /* reg            RSV_MCAST_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RSV_MCAST_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORSr_ROBO */
        /* reg            RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6898,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM53101_A0r_ROBO */
        /* reg            RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2080,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 32,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM53115_A0r_ROBO */
        /* reg            RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2080,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 32,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM53125_A0r_ROBO */
        /* reg            RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2080,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 32,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM53280_A0r_ROBO */
        /* reg            RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5134,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXALIGNMENTERRORSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM5389_A0r_ROBO */
        /* reg            RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2074,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXBROADCASTPKTr_ROBO */
        /* reg            RXBROADCASTPKTr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68b4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXBROADCASTPKTSr_ROBO */
        /* reg            RXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5150,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXBROADCASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM53101_A0r_ROBO */
        /* reg            RXBROADCASTPKTr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x209c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM53115_A0r_ROBO */
        /* reg            RXBROADCASTPKTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x209c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM53125_A0r_ROBO */
        /* reg            RXBROADCASTPKTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x209c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM5389_A0r_ROBO */
        /* reg            RXBROADCASTPKTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2090,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXDISCARDr_ROBO */
        /* reg            RXDISCARDr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20c0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 48,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXDISCARD_BCM53101_A0r_ROBO */
        /* reg            RXDISCARDr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20c0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 48,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXDISCARD_BCM53125_A0r_ROBO */
        /* reg            RXDISCARDr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20c0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 48,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXDROPPKTSr_ROBO */
        /* reg            RXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68a8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM53101_A0r_ROBO */
        /* reg            RXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2090,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM53115_A0r_ROBO */
        /* reg            RXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2090,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM53125_A0r_ROBO */
        /* reg            RXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2090,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXEXCESSSIZEDISCr_ROBO */
        /* reg            RXEXCESSSIZEDISCr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68c0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 48,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXEXCESSSIZEDISC_BCM5389_A0r_ROBO */
        /* reg            RXEXCESSSIZEDISCr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x209c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXFCSERRORSr_ROBO */
        /* reg            RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x689c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXFCSERRORS_BCM53101_A0r_ROBO */
        /* reg            RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2084,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXFCSERRORS_BCM53115_A0r_ROBO */
        /* reg            RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2084,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXFCSERRORS_BCM53125_A0r_ROBO */
        /* reg            RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2084,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXFCSERRORS_BCM53280_A0r_ROBO */
        /* reg            RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5138,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXFCSERRORSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXFRAGMENTSr_ROBO */
        /* reg            RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68bc,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 47,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXFRAGMENTS_BCM53101_A0r_ROBO */
        /* reg            RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 41,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXFRAGMENTS_BCM53115_A0r_ROBO */
        /* reg            RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 41,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXFRAGMENTS_BCM53125_A0r_ROBO */
        /* reg            RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 41,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXFRAGMENTS_BCM53280_A0r_ROBO */
        /* reg            RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5154,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXFRAGMENTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXFWDDISCPKTSr_ROBO */
        /* reg            RXFWDDISCPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68c8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 50,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXFWDDISCPKTS_BCM53280_A0r_ROBO */
        /* reg            RXFWDDISCPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5160,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXFWDDISCPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXGOODOCTETSr_ROBO */
        /* reg            RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68a0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM53101_A0r_ROBO */
        /* reg            RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2088,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM53115_A0r_ROBO */
        /* reg            RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2088,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM53125_A0r_ROBO */
        /* reg            RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2088,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM53280_A0r_ROBO */
        /* reg            RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x513c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM5389_A0r_ROBO */
        /* reg            RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x207c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXJABBERPKTSr_ROBO */
        /* reg            RXJABBERPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5130,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXJABBERPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXJABBERSr_ROBO */
        /* reg            RXJABBERSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6894,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXJABBERS_BCM53101_A0r_ROBO */
        /* reg            RXJABBERSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x207c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXJABBERS_BCM53115_A0r_ROBO */
        /* reg            RXJABBERSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x207c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXJABBERS_BCM53125_A0r_ROBO */
        /* reg            RXJABBERSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x207c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTSr_ROBO */
        /* reg            RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68b0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 44,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM53101_A0r_ROBO */
        /* reg            RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2098,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM53115_A0r_ROBO */
        /* reg            RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2098,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM53125_A0r_ROBO */
        /* reg            RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2098,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM53280_A0r_ROBO */
        /* reg            RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x514c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXMULTICASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM5389_A0r_ROBO */
        /* reg            RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x208c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 35,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXOCTETSr_ROBO */
        /* reg            RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6868,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM53101_A0r_ROBO */
        /* reg            RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2050,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM53115_A0r_ROBO */
        /* reg            RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2050,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM53125_A0r_ROBO */
        /* reg            RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2050,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM53280_A0r_ROBO */
        /* reg            RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x511c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM5389_A0r_ROBO */
        /* reg            RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2044,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTSr_ROBO */
        /* reg            RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6890,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM53101_A0r_ROBO */
        /* reg            RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2078,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM53115_A0r_ROBO */
        /* reg            RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2078,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM53125_A0r_ROBO */
        /* reg            RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2078,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM53280_A0r_ROBO */
        /* reg            RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x512c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXOVERSIZEPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM5389_A0r_ROBO */
        /* reg            RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x206c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXPAUSEPKTSr_ROBO */
        /* reg            RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6874,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM53101_A0r_ROBO */
        /* reg            RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x205c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM53115_A0r_ROBO */
        /* reg            RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x205c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM53125_A0r_ROBO */
        /* reg            RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x205c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM53280_A0r_ROBO */
        /* reg            RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5128,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXPAUSEPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM5389_A0r_ROBO */
        /* reg            RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2050,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXPKTS1024TOMAXPKTr_ROBO */
        /* reg            RXPKTS1024TOMAXPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5114,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXPKTS1024TOMAXPKTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXPKTS128TO255OCTETSr_ROBO */
        /* reg            RXPKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5108,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXPKTS128TO255OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXPKTS256TO511OCTETSr_ROBO */
        /* reg            RXPKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x510c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXPKTS256TO511OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXPKTS512TO1023OCTETSr_ROBO */
        /* reg            RXPKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5110,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXPKTS512TO1023OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXPKTS64OCTETSr_ROBO */
        /* reg            RXPKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5100,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXPKTS64OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXPKTS65TO127OCTETSr_ROBO */
        /* reg            RXPKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5104,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXPKTS65TO127OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXQOSOCTETSr_ROBO */
        /* reg            RXQOSOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXSACHANGESr_ROBO */
        /* reg            RXSACHANGESr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68b8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 46,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXSACHANGES_BCM53101_A0r_ROBO */
        /* reg            RXSACHANGESr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXSACHANGES_BCM53115_A0r_ROBO */
        /* reg            RXSACHANGESr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXSACHANGES_BCM53125_A0r_ROBO */
        /* reg            RXSACHANGESr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXSYMBLERRr_ROBO */
        /* reg            RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68c4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 49,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM53101_A0r_ROBO */
        /* reg            RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20ac,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM53115_A0r_ROBO */
        /* reg            RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20ac,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM53125_A0r_ROBO */
        /* reg            RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20ac,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM5389_A0r_ROBO */
        /* reg            RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXSYMBOLERRr_ROBO */
        /* reg            RXSYMBOLERRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x515c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXSYMBOLERRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTSr_ROBO */
        /* reg            RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6870,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM53101_A0r_ROBO */
        /* reg            RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2058,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM53115_A0r_ROBO */
        /* reg            RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2058,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM53125_A0r_ROBO */
        /* reg            RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2058,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM53280_A0r_ROBO */
        /* reg            RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5124,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXUNDERSIZEPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM5389_A0r_ROBO */
        /* reg            RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXUNICASTPKTSr_ROBO */
        /* reg            RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68ac,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM53101_A0r_ROBO */
        /* reg            RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2094,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM53115_A0r_ROBO */
        /* reg            RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2094,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM53125_A0r_ROBO */
        /* reg            RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2094,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM53280_A0r_ROBO */
        /* reg            RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5148,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXUNICASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM5389_A0r_ROBO */
        /* reg            RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2088,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_CF_SPECr_ROBO */
        /* reg            RX_CF_SPECr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9476,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RX_CF_SPECr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_COUNTERr_ROBO */
        /* reg            RX_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93e6,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_CTLr_ROBO */
        /* reg            RX_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93a2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_RX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RX_GLOBAL_CTLr_ROBO */
        /* reg            RX_GLOBAL_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_GLOBAL_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_RX_GLOBAL_CTL_BCM53010_A0r_ROBO */
        /* reg            RX_GLOBAL_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RX_GLOBAL_CTL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_GLOBAL_CTL_BCM53101_A0r_ROBO */
        /* reg            RX_GLOBAL_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_GLOBAL_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_RX_JUMBO_PACKET_COUNTERr_ROBO */
        /* reg            RX_JUMBO_PACKET_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5118,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_JUMBO_PACKET_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_MODE_PORTr_ROBO */
        /* reg            RX_MODE_PORTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9312,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RX_MODE_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_MODE_PORT_IMPr_ROBO */
        /* reg            RX_MODE_PORT_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9320,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RX_MODE_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_MODE_PORT_P7r_ROBO */
        /* reg            RX_MODE_PORT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x931e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RX_MODE_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASSr_ROBO */
        /* reg            RX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RX_PAUSE_PASSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53101_A0r_ROBO */
        /* reg            RX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53115_A0r_ROBO */
        /* reg            RX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53118_A0r_ROBO */
        /* reg            RX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53125_A0r_ROBO */
        /* reg            RX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53262_A0r_ROBO */
        /* reg            RX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_0_LINK_DELAY_LSBr_ROBO */
        /* reg            RX_PORT_0_LINK_DELAY_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9328,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_0_LINK_DELAY_MSBr_ROBO */
        /* reg            RX_PORT_0_LINK_DELAY_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x932a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_0_TS_OFFSET_LSBr_ROBO */
        /* reg            RX_PORT_0_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9348,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_0_TS_OFFSET_MSBr_ROBO */
        /* reg            RX_PORT_0_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x934a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_1_LINK_DELAY_LSBr_ROBO */
        /* reg            RX_PORT_1_LINK_DELAY_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x932c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_1_LINK_DELAY_MSBr_ROBO */
        /* reg            RX_PORT_1_LINK_DELAY_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x932e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_1_TS_OFFSET_LSBr_ROBO */
        /* reg            RX_PORT_1_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x934c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_1_TS_OFFSET_MSBr_ROBO */
        /* reg            RX_PORT_1_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x934e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_2_LINK_DELAY_LSBr_ROBO */
        /* reg            RX_PORT_2_LINK_DELAY_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9330,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_2_LINK_DELAY_MSBr_ROBO */
        /* reg            RX_PORT_2_LINK_DELAY_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9332,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_2_TS_OFFSET_LSBr_ROBO */
        /* reg            RX_PORT_2_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9350,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_2_TS_OFFSET_MSBr_ROBO */
        /* reg            RX_PORT_2_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9352,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_3_LINK_DELAY_LSBr_ROBO */
        /* reg            RX_PORT_3_LINK_DELAY_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9334,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_3_LINK_DELAY_MSBr_ROBO */
        /* reg            RX_PORT_3_LINK_DELAY_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9336,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_3_TS_OFFSET_LSBr_ROBO */
        /* reg            RX_PORT_3_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9354,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_3_TS_OFFSET_MSBr_ROBO */
        /* reg            RX_PORT_3_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9356,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_4_LINK_DELAY_LSBr_ROBO */
        /* reg            RX_PORT_4_LINK_DELAY_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9338,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_4_LINK_DELAY_MSBr_ROBO */
        /* reg            RX_PORT_4_LINK_DELAY_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x933a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_4_TS_OFFSET_LSBr_ROBO */
        /* reg            RX_PORT_4_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9358,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_4_TS_OFFSET_MSBr_ROBO */
        /* reg            RX_PORT_4_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x935a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_5_LINK_DELAY_LSBr_ROBO */
        /* reg            RX_PORT_5_LINK_DELAY_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x933c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_5_LINK_DELAY_MSBr_ROBO */
        /* reg            RX_PORT_5_LINK_DELAY_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x933e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_5_TS_OFFSET_LSBr_ROBO */
        /* reg            RX_PORT_5_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x935c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_5_TS_OFFSET_MSBr_ROBO */
        /* reg            RX_PORT_5_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x935e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_7_LINK_DELAY_LSBr_ROBO */
        /* reg            RX_PORT_7_LINK_DELAY_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9340,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_7_LINK_DELAY_MSBr_ROBO */
        /* reg            RX_PORT_7_LINK_DELAY_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9342,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_7_TS_OFFSET_LSBr_ROBO */
        /* reg            RX_PORT_7_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9360,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_7_TS_OFFSET_MSBr_ROBO */
        /* reg            RX_PORT_7_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9362,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_8_LINK_DELAY_LSBr_ROBO */
        /* reg            RX_PORT_8_LINK_DELAY_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9344,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_8_LINK_DELAY_MSBr_ROBO */
        /* reg            RX_PORT_8_LINK_DELAY_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9346,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_LINK_DELAY_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_8_TS_OFFSET_LSBr_ROBO */
        /* reg            RX_PORT_8_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9364,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_PORT_8_TS_OFFSET_MSBr_ROBO */
        /* reg            RX_PORT_8_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9366,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_TS_CAPr_ROBO */
        /* reg            RX_TS_CAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9324,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RX_TS_CAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_TX_1588_COUNTERr_ROBO */
        /* reg            RX_TX_1588_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93e8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RX_TX_1588_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_TX_CTLr_ROBO */
        /* reg            RX_TX_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93a4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RX_TX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_RX_TX_OPTIONr_ROBO */
        /* reg            RX_TX_OPTIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9326,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_RX_TX_OPTIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_SA_LIMIT_ENABLEr_ROBO */
        /* reg            SA_LIMIT_ENABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4500,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SA_LIMIT_ENABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_SA_LRN_CNTR_RSTr_ROBO */
        /* reg            SA_LRN_CNTR_RSTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4502,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SA_LRN_CNTR_RSTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_SA_OVERLIMIT_CNTR_RSTr_ROBO */
        /* reg            SA_OVERLIMIT_CNTR_RSTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4504,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SA_OVERLIMIT_CNTR_RSTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_SA_OVER_LIMIT_COPY_REDIRECTr_ROBO */
        /* reg            SA_OVER_LIMIT_COPY_REDIRECTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4574,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SA_OVER_LIMIT_COPY_REDIRECTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_SCAN_RSLT_GPr_ROBO */
        /* reg            SCAN_RSLT_GPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x168,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_SCAN_RSLT_GP_BCM53262_A0r_ROBO */
        /* reg            SCAN_RSLT_GPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x168,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_SCAN_RSLT_GP_BCM53280_A0r_ROBO */
        /* reg            SCAN_RSLT_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x151,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_SCAN_RSLT_GP_BCM53600_A0r_ROBO */
        /* reg            SCAN_RSLT_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x169,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_SCAN_RSLT_GP_BCM5389_A0r_ROBO */
        /* reg            SCAN_RSLT_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GP_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_SCAN_RSLT_IMPr_ROBO */
        /* reg            SCAN_RSLT_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0)
    { /* SOC_REG_INT_SCAN_RSLT_IMP_BCM53280_B0r_ROBO */
        /* reg            SCAN_RSLT_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_SCAN_RSLT_IMP_BCM53600_A0r_ROBO */
        /* reg            SCAN_RSLT_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x168,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_SCAN_RSLT_Pr_ROBO */
        /* reg            SCAN_RSLT_Pr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_Pr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0)
    { /* SOC_REG_INT_SCAN_TIMEOUTr_ROBO */
        /* reg            SCAN_TIMEOUTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SCAN_TIMEOUTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_SCHEDULER_REG_SPARE0r_ROBO */
        /* reg            SCHEDULER_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4680,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SCHEDULER_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_SCHEDULER_REG_SPARE1r_ROBO */
        /* reg            SCHEDULER_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4684,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SCHEDULER_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_ANADVr_ROBO */
        /* reg            SD_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_SD_ANADVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_ANEXPr_ROBO */
        /* reg            SD_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_S_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_ANLPAr_ROBO */
        /* reg            SD_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_SD_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_ANNXPr_ROBO */
        /* reg            SD_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SD_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_B1000X_CTL1r_ROBO */
        /* reg            SD_B1000X_CTL1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1520,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_SD_B1000X_CTL1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000194, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_B1000X_CTL2r_ROBO */
        /* reg            SD_B1000X_CTL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1522,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_SD_B1000X_CTL2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_B1000X_CTL3r_ROBO */
        /* reg            SD_B1000X_CTL3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1524,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_SD_B1000X_CTL3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_B1000X_CTL4r_ROBO */
        /* reg            SD_B1000X_CTL4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1526,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_SD_B1000X_CTL4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_B1000X_STS1r_ROBO */
        /* reg            SD_B1000X_STS1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1528,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_SD_B1000X_STS1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_B1000X_STS2r_ROBO */
        /* reg            SD_B1000X_STS2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x152a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_SD_B1000X_STS2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_B1000X_STS3r_ROBO */
        /* reg            SD_B1000X_STS3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x152c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_SD_B1000X_STS3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_BER_CRCERR_RXPKTCNTRr_ROBO */
        /* reg            SD_BER_CRCERR_RXPKTCNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x152e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SD_BER_CRCERR_RXPKTCNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_BLOCK_ADDRr_ROBO */
        /* reg            SD_BLOCK_ADDRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x153e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SD_BLOCK_ADDRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_EXT_STSr_ROBO */
        /* reg            SD_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x151e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_S_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_FORCE_TX_DATA1r_ROBO */
        /* reg            SD_FORCE_TX_DATA1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x153a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SD_FORCE_TX_DATA1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000017c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_FORCE_TX_DATA2r_ROBO */
        /* reg            SD_FORCE_TX_DATA2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x153c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SD_FORCE_TX_DATA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000289, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_LPNXPr_ROBO */
        /* reg            SD_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1510,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SD_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_MIICTLr_ROBO */
        /* reg            SD_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1500,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_SD_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001140, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_MIISTSr_ROBO */
        /* reg            SD_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1502,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_SD_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000149, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_PATGEN_CONTROLr_ROBO */
        /* reg            SD_PATGEN_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1534,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_SD_PATGEN_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_PATGEN_STATUSr_ROBO */
        /* reg            SD_PATGEN_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1536,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SD_PATGEN_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_PHYIDHr_ROBO */
        /* reg            SD_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1504,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_PHYIDLr_ROBO */
        /* reg            SD_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1506,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_S_PHYIDL_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_PRBS_CONTROLr_ROBO */
        /* reg            SD_PRBS_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1530,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_SD_PRBS_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_PRBS_STATUSr_ROBO */
        /* reg            SD_PRBS_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1532,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_SD_PRBS_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SD_TEST_MODEr_ROBO */
        /* reg            SD_TEST_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1538,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SD_TEST_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_SECURITY_BYPASS_CTLr_ROBO */
        /* reg            SECURITY_BYPASS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_SECURITY_BYPASS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_SECURITY_GLOBAL_CTLr_ROBO */
        /* reg            SECURITY_GLOBAL_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_SECURITY_GLOBAL_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SEC_TDIP0r_ROBO */
        /* reg            SEC_TDIP0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SEC_TDIP0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SEC_TDIP1r_ROBO */
        /* reg            SEC_TDIP1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4108,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SEC_TDIP1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_SERDES_CTRLr_ROBO */
        /* reg            SERDES_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x23,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SERDES_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SFT_LRN_CTLr_ROBO */
        /* reg            SFT_LRN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SFT_LRN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_SFT_LRN_CTL_BCM53101_A0r_ROBO */
        /* reg            SFT_LRN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SFT_LRN_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SGMII_CLR_CTLr_ROBO */
        /* reg            SGMII_CLR_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd08,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SGMII_CLR_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SGMII_CTL_GPr_ROBO */
        /* reg            SGMII_CTL_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_SGMII_CTL_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SGMII_STA_GPr_ROBO */
        /* reg            SGMII_STA_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd54,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_SGMII_STA_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SHD_CTLr_ROBO */
        /* reg            SHD_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9398,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_SHD_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SHD_LDr_ROBO */
        /* reg            SHD_LDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x939a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_SHD_LDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_SIP_REGr_ROBO */
        /* reg            SIP_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa200,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_SIP_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPARE_1Cr_ROBO */
        /* reg            SPARE_1Cr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x801c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SPARE_1Cr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_SPDSTSr_ROBO */
        /* reg            SPDSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SPDSTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_SPDSTS_BCM53101_A0r_ROBO */
        /* reg            SPDSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPDSTS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_SPDSTS_BCM53115_A0r_ROBO */
        /* reg            SPDSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPDSTS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPDSTS_BCM53125_A0r_ROBO */
        /* reg            SPDSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPDSTS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0002aaaa, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_SPDSTS_BCM53262_A0r_ROBO */
        /* reg            SPDSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SPDSTS_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_SPDSTS_BCM53280_A0r_ROBO */
        /* reg            SPDSTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* *fields     */ soc_SPDSTS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SPECIAL_MNGTr_ROBO */
        /* reg            SPECIAL_MNGTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_SPECIAL_MNGTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_SPECIAL_MNGT_BCM53280_A0r_ROBO */
        /* reg            SPECIAL_MNGTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SPECIAL_MNGT_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_SPICTLr_ROBO */
        /* reg            SPICTLr_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfffd,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO0r_ROBO */
        /* reg            SPIDIO0r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO1r_ROBO */
        /* reg            SPIDIO1r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO2r_ROBO */
        /* reg            SPIDIO2r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO3r_ROBO */
        /* reg            SPIDIO3r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO4r_ROBO */
        /* reg            SPIDIO4r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff4,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO5r_ROBO */
        /* reg            SPIDIO5r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff5,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO6r_ROBO */
        /* reg            SPIDIO6r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff6,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO7r_ROBO */
        /* reg            SPIDIO7r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff7,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPIDIO0_BCM53280_A0r_ROBO */
        /* reg            SPIDIO0r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPIDIO1_BCM53280_A0r_ROBO */
        /* reg            SPIDIO1r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPIDIO2_BCM53280_A0r_ROBO */
        /* reg            SPIDIO2r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPIDIO3_BCM53280_A0r_ROBO */
        /* reg            SPIDIO3r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPIDIO4_BCM53280_A0r_ROBO */
        /* reg            SPIDIO4r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff4,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPIDIO5_BCM53280_A0r_ROBO */
        /* reg            SPIDIO5r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff5,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPIDIO6_BCM53280_A0r_ROBO */
        /* reg            SPIDIO6r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff6,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPIDIO7_BCM53280_A0r_ROBO */
        /* reg            SPIDIO7r_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfff7,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPISTSr_ROBO */
        /* reg            SPISTSr_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfffe,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPISTS_BCM53125_A0r_ROBO */
        /* reg            SPISTSr_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfffe,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SPISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_SPISTS_BCM53280_A0r_ROBO */
        /* reg            SPISTSr_ROBO */
        /* block index */ soc_robo_block_list[4],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfffe,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREG_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_SPTAGTr_ROBO */
        /* reg            SPTAGTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x304,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPTAGTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPTAGT_BCM53101_A0r_ROBO */
        /* reg            SPTAGTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x206,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SPTAGT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_SPTAGT_BCM53115_A0r_ROBO */
        /* reg            SPTAGTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x206,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SPTAGT_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRLr_ROBO */
        /* reg            SPT_MULTI_ADDR_BPS_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4350,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SPT_MULTI_ADDR_BPS_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRL_BCM53101_A0r_ROBO */
        /* reg            SPT_MULTI_ADDR_BPS_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4350,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SPT_MULTI_ADDR_BPS_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_SRCADRCHGr_ROBO */
        /* reg            SRCADRCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SRCADRCHGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_SRCADRCHG_BCM53101_A0r_ROBO */
        /* reg            SRCADRCHGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SRCADRCHG_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_STAT_GREEN_CNTRr_ROBO */
        /* reg            STAT_GREEN_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_STAT_GREEN_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_STAT_RED_CNTRr_ROBO */
        /* reg            STAT_RED_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa088,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_STAT_RED_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_STAT_YELLOW_CNTRr_ROBO */
        /* reg            STAT_YELLOW_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa084,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_STAT_YELLOW_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_STP_BYPASS_CTLr_ROBO */
        /* reg            STP_BYPASS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_STP_BYPASS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_STRAP_PIN_STATUSr_ROBO */
        /* reg            STRAP_PIN_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_STRAP_PIN_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_STRAP_PIN_STATUS_BCM53020_A0r_ROBO */
        /* reg            STRAP_PIN_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_STRAP_PIN_STATUS_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000003f8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_STRAP_PIN_STATUS_BCM53128_A0r_ROBO */
        /* reg            STRAP_PIN_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 27,
        /* *fields     */ soc_STRAP_PIN_STATUS_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_STRAP_PIN_STATUS_BCM89500_A0r_ROBO */
        /* reg            STRAP_PIN_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_STRAP_PIN_STATUS_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000003f8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_STRAP_STSr_ROBO */
        /* reg            STRAP_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_STRAP_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008833, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_STRAP_STS_BCM53280_A0r_ROBO */
        /* reg            STRAP_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 19,
        /* *fields     */ soc_STRAP_STS_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00010833, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_STRAP_STS_BCM53600_A0r_ROBO */
        /* reg            STRAP_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 24,
        /* *fields     */ soc_STRAP_STS_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x40000804, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_STRAP_VALUEr_ROBO */
        /* reg            STRAP_VALUEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 26,
        /* *fields     */ soc_STRAP_VALUEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_STRAP_VALUE_BCM53101_A0r_ROBO */
        /* reg            STRAP_VALUEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 12,
        /* *fields     */ soc_STRAP_VALUE_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_STRAP_VALUE_BCM53118_A0r_ROBO */
        /* reg            STRAP_VALUEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 24,
        /* *fields     */ soc_STRAP_VALUE_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_STRAP_VALUE_BCM5389_A0r_ROBO */
        /* reg            STRAP_VALUEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_STRAP_VALUE_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_STREG_REG_SPARE0r_ROBO */
        /* reg            STREG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_STREG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_STREG_REG_SPARE1r_ROBO */
        /* reg            STREG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_STREG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_STS_CTLr_ROBO */
        /* reg            STS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1b0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_STS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GMIIPr_ROBO */
        /* reg            STS_OVERRIDE_GMIIPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53010_A0r_ROBO */
        /* reg            STS_OVERRIDE_GMIIPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53101_A0r_ROBO */
        /* reg            STS_OVERRIDE_GMIIPr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53118_A0r_ROBO */
        /* reg            STS_OVERRIDE_GMIIPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53125_A0r_ROBO */
        /* reg            STS_OVERRIDE_GMIIPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53128_A0r_ROBO */
        /* reg            STS_OVERRIDE_GMIIPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GPr_ROBO */
        /* reg            STS_OVERRIDE_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x141,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM53262_A0r_ROBO */
        /* reg            STS_OVERRIDE_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x141,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM53280_A0r_ROBO */
        /* reg            STS_OVERRIDE_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x129,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM5389_A0r_ROBO */
        /* reg            STS_OVERRIDE_GPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMPr_ROBO */
        /* reg            STS_OVERRIDE_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM53010_A0r_ROBO */
        /* reg            STS_OVERRIDE_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMP_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM53101_A0r_ROBO */
        /* reg            STS_OVERRIDE_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM53115_A0r_ROBO */
        /* reg            STS_OVERRIDE_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM53280_A0r_ROBO */
        /* reg            STS_OVERRIDE_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x128,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM53600_A0r_ROBO */
        /* reg            STS_OVERRIDE_IMPr_ROBO */
        /* block index */ soc_robo_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x128,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMP_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_Pr_ROBO */
        /* reg            STS_OVERRIDE_Pr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x128,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_Pr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_P5r_ROBO */
        /* reg            STS_OVERRIDE_P5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_P5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_P7r_ROBO */
        /* reg            STS_OVERRIDE_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_P7_BCM53010_A0r_ROBO */
        /* reg            STS_OVERRIDE_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_P5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_STS_OVERRIDE_P_BCM53280_A0r_ROBO */
        /* reg            STS_OVERRIDE_Pr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_P_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_P_BCM53600_A0r_ROBO */
        /* reg            STS_OVERRIDE_Pr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_P_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_SWITCH_CTRLr_ROBO */
        /* reg            SWITCH_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SWITCH_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_SWITCH_CTRL_BCM53010_A0r_ROBO */
        /* reg            SWITCH_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_SWITCH_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_SWITCH_CTRL_BCM53020_A0r_ROBO */
        /* reg            SWITCH_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SWITCH_CTRL_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_SWITCH_CTRL_BCM89500_A0r_ROBO */
        /* reg            SWITCH_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SWITCH_CTRL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SWMODEr_ROBO */
        /* reg            SWMODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SWMODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000b4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_SWMODE_BCM53010_A0r_ROBO */
        /* reg            SWMODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SWMODE_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_SWMODE_BCM53101_A0r_ROBO */
        /* reg            SWMODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SWMODE_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_SWMODE_BCM53115_A0r_ROBO */
        /* reg            SWMODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SWMODE_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_SWMODE_BCM53125_A0r_ROBO */
        /* reg            SWMODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SWMODE_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_SWMODE_BCM53280_A0r_ROBO */
        /* reg            SWMODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SWMODE_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_SWMODE_BCM53600_A0r_ROBO */
        /* reg            SWMODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SWMODE_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000036, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_SW_FLOW_CONr_ROBO */
        /* reg            SW_FLOW_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_SW_FLOW_CONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_SW_FLOW_CON_BCM53262_A0r_ROBO */
        /* reg            SW_FLOW_CONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_SW_FLOW_CON_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x03ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_SW_XOFF_PORT_CTLr_ROBO */
        /* reg            SW_XOFF_PORT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SW_XOFF_PORT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x03ff5555)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_ANADVr_ROBO */
        /* reg            S_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb908,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_S_ANADVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_ANADV_BCM53600_A0r_ROBO */
        /* reg            S_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb08,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_S_ANADVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_ANEXPr_ROBO */
        /* reg            S_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb90c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_S_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_ANEXP_BCM53600_A0r_ROBO */
        /* reg            S_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb0c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_S_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_ANLPA1r_ROBO */
        /* reg            S_ANLPA1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb90a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_S_ANLPA1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_ANLPA2r_ROBO */
        /* reg            S_ANLPA2r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb910,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_ANLPA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_ANLPA1_BCM53600_A0r_ROBO */
        /* reg            S_ANLPA1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb0a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_S_ANLPA1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_ANLPA2_BCM53600_A0r_ROBO */
        /* reg            S_ANLPA2r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_ANLPA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_ANNXPr_ROBO */
        /* reg            S_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb90e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_ANLPA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_ANNXP_BCM53600_A0r_ROBO */
        /* reg            S_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_ANLPA2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_S_EEE_LPI_DURATIONr_ROBO */
        /* reg            S_EEE_LPI_DURATIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71bc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_EEE_LPI_DURATION_BCM53128_A0r_ROBO */
        /* reg            S_EEE_LPI_DURATIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71bc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_S_EEE_LPI_EVENTr_ROBO */
        /* reg            S_EEE_LPI_EVENTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_EEE_LPI_EVENT_BCM53128_A0r_ROBO */
        /* reg            S_EEE_LPI_EVENTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_EXT_STSr_ROBO */
        /* reg            S_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb91e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_S_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_EXT_STS_BCM53600_A0r_ROBO */
        /* reg            S_EXT_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb1e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_S_EXT_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_INRANGEERRCOUNTr_ROBO */
        /* reg            S_INRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_INRANGEERRCOUNT_BCM53101_A0r_ROBO */
        /* reg            S_INRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_INRANGEERRPKTSr_ROBO */
        /* reg            S_INRANGEERRPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5364,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_JUMBOPKTr_ROBO */
        /* reg            S_JUMBOPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_JUMBOPKT_BCM53101_A0r_ROBO */
        /* reg            S_JUMBOPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_MIICTLr_ROBO */
        /* reg            S_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb900,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_S_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001140, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_MIICTL_BCM53600_A0r_ROBO */
        /* reg            S_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_S_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001140, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_MIISTSr_ROBO */
        /* reg            S_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb902,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_S_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000149, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_MIISTS_BCM53600_A0r_ROBO */
        /* reg            S_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb02,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_S_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000149, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_OUTOFRANGEERRPKTSr_ROBO */
        /* reg            S_OUTOFRANGEERRPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5368,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_OUTOFRANGEERRPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_OUTRANGEERRCOUNTr_ROBO */
        /* reg            S_OUTRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_OUTRANGEERRCOUNT_BCM53101_A0r_ROBO */
        /* reg            S_OUTRANGEERRCOUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_PHYIDHr_ROBO */
        /* reg            S_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb904,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_PHYIDH_BCM53600_A0r_ROBO */
        /* reg            S_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb04,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDH_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_S_PHYIDLr_ROBO */
        /* reg            S_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb906,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_S_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bdf0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_PHYIDL_BCM53600_A0r_ROBO */
        /* reg            S_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xbb06,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_S_PHYIDL_BCM53600_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_PKTS1024TOMAXOCTETSr_ROBO */
        /* reg            S_PKTS1024TOMAXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_PKTS1024TOMAXPKTOCTETSr_ROBO */
        /* reg            S_PKTS1024TOMAXPKTOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7174,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_PKTS1024TOMAXPKTOCTETS_BCM53101_A0r_ROBO */
        /* reg            S_PKTS1024TOMAXPKTOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7174,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_PKTS128TO255OCTETSr_ROBO */
        /* reg            S_PKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8580,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53101_A0r_ROBO */
        /* reg            S_PKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7168,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53115_A0r_ROBO */
        /* reg            S_PKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7168,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_PKTS256TO511OCTETSr_ROBO */
        /* reg            S_PKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8584,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_PKTS256TO511OCTETS_BCM53101_A0r_ROBO */
        /* reg            S_PKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x716c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_PKTS256TO511OCTETS_BCM53115_A0r_ROBO */
        /* reg            S_PKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x716c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_PKTS512TO1023OCTETSr_ROBO */
        /* reg            S_PKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8588,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM53101_A0r_ROBO */
        /* reg            S_PKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM53115_A0r_ROBO */
        /* reg            S_PKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_PKTS64OCTETSr_ROBO */
        /* reg            S_PKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8578,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_PKTS64OCTETS_BCM53101_A0r_ROBO */
        /* reg            S_PKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7160,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_PKTS64OCTETS_BCM53115_A0r_ROBO */
        /* reg            S_PKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7160,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_PKTS65TO127OCTETSr_ROBO */
        /* reg            S_PKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x857c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53101_A0r_ROBO */
        /* reg            S_PKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7164,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53115_A0r_ROBO */
        /* reg            S_PKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7164,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORSr_ROBO */
        /* reg            S_RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8598,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53020_A0r_ROBO */
        /* reg            S_RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53101_A0r_ROBO */
        /* reg            S_RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53115_A0r_ROBO */
        /* reg            S_RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53280_A0r_ROBO */
        /* reg            S_RXALIGNMENTERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5334,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXALIGNMENTERRORSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXBROADCASTPKTr_ROBO */
        /* reg            S_RXBROADCASTPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85b4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXBROADCASTPKTSr_ROBO */
        /* reg            S_RXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5350,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXBROADCASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXBROADCASTPKT_BCM53101_A0r_ROBO */
        /* reg            S_RXBROADCASTPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x719c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXBROADCASTPKT_BCM53115_A0r_ROBO */
        /* reg            S_RXBROADCASTPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x719c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXDISCARDr_ROBO */
        /* reg            S_RXDISCARDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71c0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXDISCARD_BCM53101_A0r_ROBO */
        /* reg            S_RXDISCARDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71c0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXDROPPKTSr_ROBO */
        /* reg            S_RXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_RXDROPPKTS_BCM53020_A0r_ROBO */
        /* reg            S_RXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7190,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXDROPPKTS_BCM53101_A0r_ROBO */
        /* reg            S_RXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7190,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXDROPPKTS_BCM53115_A0r_ROBO */
        /* reg            S_RXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7190,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXEXCESSSIZEDISCr_ROBO */
        /* reg            S_RXEXCESSSIZEDISCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85c0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXFCSERRORSr_ROBO */
        /* reg            S_RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x859c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_RXFCSERRORS_BCM53020_A0r_ROBO */
        /* reg            S_RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7184,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXFCSERRORS_BCM53101_A0r_ROBO */
        /* reg            S_RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7184,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXFCSERRORS_BCM53115_A0r_ROBO */
        /* reg            S_RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7184,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXFCSERRORS_BCM53280_A0r_ROBO */
        /* reg            S_RXFCSERRORSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5338,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXFCSERRORSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXFRAGMENTSr_ROBO */
        /* reg            S_RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85bc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXFRAGMENTS_BCM53101_A0r_ROBO */
        /* reg            S_RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXFRAGMENTS_BCM53115_A0r_ROBO */
        /* reg            S_RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXFRAGMENTS_BCM53280_A0r_ROBO */
        /* reg            S_RXFRAGMENTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5354,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXFRAGMENTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXFWDDISCPKTSr_ROBO */
        /* reg            S_RXFWDDISCPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85c8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXFWDDISCPKTS_BCM53280_A0r_ROBO */
        /* reg            S_RXFWDDISCPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5360,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXFWDDISCPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXGOODOCTETSr_ROBO */
        /* reg            S_RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85a0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXGOODOCTETS_BCM53101_A0r_ROBO */
        /* reg            S_RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7188,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXGOODOCTETS_BCM53115_A0r_ROBO */
        /* reg            S_RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7188,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXGOODOCTETS_BCM53280_A0r_ROBO */
        /* reg            S_RXGOODOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x533c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXJABBERPKTSr_ROBO */
        /* reg            S_RXJABBERPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5330,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXJABBERPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXJABBERSr_ROBO */
        /* reg            S_RXJABBERSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8594,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXJABBERS_BCM53101_A0r_ROBO */
        /* reg            S_RXJABBERSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x717c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXJABBERS_BCM53115_A0r_ROBO */
        /* reg            S_RXJABBERSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x717c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_RXJUMBOPKTr_ROBO */
        /* reg            S_RXJUMBOPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXMULTICASTPKTSr_ROBO */
        /* reg            S_RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85b0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXMULTICASTPKTS_BCM53101_A0r_ROBO */
        /* reg            S_RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7198,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXMULTICASTPKTS_BCM53115_A0r_ROBO */
        /* reg            S_RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7198,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXMULTICASTPKTS_BCM53280_A0r_ROBO */
        /* reg            S_RXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x534c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXMULTICASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXOCTETSr_ROBO */
        /* reg            S_RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8568,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXOCTETS_BCM53101_A0r_ROBO */
        /* reg            S_RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7150,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXOCTETS_BCM53115_A0r_ROBO */
        /* reg            S_RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7150,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXOCTETS_BCM53280_A0r_ROBO */
        /* reg            S_RXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x531c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTSr_ROBO */
        /* reg            S_RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8590,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53020_A0r_ROBO */
        /* reg            S_RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7178,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53101_A0r_ROBO */
        /* reg            S_RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7178,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53115_A0r_ROBO */
        /* reg            S_RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7178,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53280_A0r_ROBO */
        /* reg            S_RXOVERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x532c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXOVERSIZEPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXPAUSEPKTSr_ROBO */
        /* reg            S_RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8574,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXPAUSEPKTS_BCM53101_A0r_ROBO */
        /* reg            S_RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x715c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXPAUSEPKTS_BCM53115_A0r_ROBO */
        /* reg            S_RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x715c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXPAUSEPKTS_BCM53280_A0r_ROBO */
        /* reg            S_RXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5328,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXPAUSEPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXPKTS1024TOMAXPKTr_ROBO */
        /* reg            S_RXPKTS1024TOMAXPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5314,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXPKTS1024TOMAXPKTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXPKTS128TO255OCTETSr_ROBO */
        /* reg            S_RXPKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5308,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXPKTS128TO255OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXPKTS256TO511OCTETSr_ROBO */
        /* reg            S_RXPKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x530c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXPKTS256TO511OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXPKTS512TO1023OCTETSr_ROBO */
        /* reg            S_RXPKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5310,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXPKTS512TO1023OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXPKTS64OCTETSr_ROBO */
        /* reg            S_RXPKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5300,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXPKTS64OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXPKTS65TO127OCTETSr_ROBO */
        /* reg            S_RXPKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5304,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXPKTS65TO127OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXSACHANGESr_ROBO */
        /* reg            S_RXSACHANGESr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85b8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXSACHANGES_BCM53101_A0r_ROBO */
        /* reg            S_RXSACHANGESr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXSACHANGES_BCM53115_A0r_ROBO */
        /* reg            S_RXSACHANGESr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXSYMBLERRr_ROBO */
        /* reg            S_RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85c4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_RXSYMBLERR_BCM53020_A0r_ROBO */
        /* reg            S_RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71ac,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXSYMBLERR_BCM53101_A0r_ROBO */
        /* reg            S_RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71ac,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXSYMBLERR_BCM53115_A0r_ROBO */
        /* reg            S_RXSYMBLERRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71ac,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXSYMBOLERRr_ROBO */
        /* reg            S_RXSYMBOLERRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x535c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXSYMBOLERRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTSr_ROBO */
        /* reg            S_RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8570,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53020_A0r_ROBO */
        /* reg            S_RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7158,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53101_A0r_ROBO */
        /* reg            S_RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7158,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53115_A0r_ROBO */
        /* reg            S_RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7158,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53280_A0r_ROBO */
        /* reg            S_RXUNDERSIZEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5324,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXUNDERSIZEPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXUNICASTPKTSr_ROBO */
        /* reg            S_RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85ac,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_RXUNICASTPKTS_BCM53101_A0r_ROBO */
        /* reg            S_RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7194,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXUNICASTPKTS_BCM53115_A0r_ROBO */
        /* reg            S_RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7194,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RXUNICASTPKTS_BCM53280_A0r_ROBO */
        /* reg            S_RXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5348,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXUNICASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_RX_JUMBO_PACKET_COUNTERr_ROBO */
        /* reg            S_RX_JUMBO_PACKET_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5318,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RX_JUMBO_PACKET_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXBROADCASTPKTSr_ROBO */
        /* reg            S_TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8510,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXBROADCASTPKTS_BCM53101_A0r_ROBO */
        /* reg            S_TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7110,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXBROADCASTPKTS_BCM53115_A0r_ROBO */
        /* reg            S_TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7110,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXBROADCASTPKTS_BCM53280_A0r_ROBO */
        /* reg            S_TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x542c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXBROADCASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONSr_ROBO */
        /* reg            S_TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x851c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONS_BCM53020_A0r_ROBO */
        /* reg            S_TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONS_BCM53101_A0r_ROBO */
        /* reg            S_TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONS_BCM53115_A0r_ROBO */
        /* reg            S_TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONS_BCM53280_A0r_ROBO */
        /* reg            S_TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5438,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXCOLLISIONSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMITr_ROBO */
        /* reg            S_TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8528,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53020_A0r_ROBO */
        /* reg            S_TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7128,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53101_A0r_ROBO */
        /* reg            S_TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7128,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53115_A0r_ROBO */
        /* reg            S_TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7128,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53280_A0r_ROBO */
        /* reg            S_TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5444,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXDEFERREDTRANSMITr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXDROPPKTSr_ROBO */
        /* reg            S_TXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8508,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXDROPPKTS_BCM53020_A0r_ROBO */
        /* reg            S_TXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXDROPPKTS_BCM53101_A0r_ROBO */
        /* reg            S_TXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXDROPPKTS_BCM53115_A0r_ROBO */
        /* reg            S_TXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISIONr_ROBO */
        /* reg            S_TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8530,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53020_A0r_ROBO */
        /* reg            S_TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7130,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53101_A0r_ROBO */
        /* reg            S_TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7130,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53115_A0r_ROBO */
        /* reg            S_TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7130,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53280_A0r_ROBO */
        /* reg            S_TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x544c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXEXCESSIVECOLLISIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXFRAMEINDISCr_ROBO */
        /* reg            S_TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8534,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXFRAMEINDISC_BCM53020_A0r_ROBO */
        /* reg            S_TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7134,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXFRAMEINDISC_BCM53101_A0r_ROBO */
        /* reg            S_TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7134,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXFRAMEINDISC_BCM53115_A0r_ROBO */
        /* reg            S_TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7134,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISIONr_ROBO */
        /* reg            S_TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x852c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISION_BCM53020_A0r_ROBO */
        /* reg            S_TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x712c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISION_BCM53101_A0r_ROBO */
        /* reg            S_TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x712c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISION_BCM53115_A0r_ROBO */
        /* reg            S_TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x712c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISION_BCM53280_A0r_ROBO */
        /* reg            S_TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5448,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXLATECOLLISIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXMULTICASTPKTSr_ROBO */
        /* reg            S_TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8514,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXMULTICASTPKTS_BCM53101_A0r_ROBO */
        /* reg            S_TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7114,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXMULTICASTPKTS_BCM53115_A0r_ROBO */
        /* reg            S_TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7114,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXMULTICASTPKTS_BCM53280_A0r_ROBO */
        /* reg            S_TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5430,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXMULTICASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISIONr_ROBO */
        /* reg            S_TXMULTIPLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8524,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISIONSr_ROBO */
        /* reg            S_TXMULTIPLECOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5440,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXMULTIPLECOLLISIONSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 16,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53020_A0r_ROBO */
        /* reg            S_TXMULTIPLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7124,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53101_A0r_ROBO */
        /* reg            S_TXMULTIPLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7124,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53115_A0r_ROBO */
        /* reg            S_TXMULTIPLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7124,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXOCTETSr_ROBO */
        /* reg            S_TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8500,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXOCTETS_BCM53101_A0r_ROBO */
        /* reg            S_TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7100,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_S_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXOCTETS_BCM53115_A0r_ROBO */
        /* reg            S_TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7100,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXOCTETS_BCM53280_A0r_ROBO */
        /* reg            S_TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x541c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXPAUSEPKTSr_ROBO */
        /* reg            S_TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXPAUSEPKTS_BCM53101_A0r_ROBO */
        /* reg            S_TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7138,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXPAUSEPKTS_BCM53115_A0r_ROBO */
        /* reg            S_TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7138,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXPAUSEPKTS_BCM53280_A0r_ROBO */
        /* reg            S_TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5428,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXPAUSEPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXPKTS1024TOMAXPKTr_ROBO */
        /* reg            S_TXPKTS1024TOMAXPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5414,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXPKTS1024TOMAXPKTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXPKTS1024TOMAXPKTOCTETSr_ROBO */
        /* reg            S_TXPKTS1024TOMAXPKTOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71e4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXPKTS128TO255OCTETSr_ROBO */
        /* reg            S_TXPKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5408,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXPKTS128TO255OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXPKTS128TO255OCTETS_BCM53020_A0r_ROBO */
        /* reg            S_TXPKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71d8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXPKTS256TO511OCTETSr_ROBO */
        /* reg            S_TXPKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x540c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXPKTS256TO511OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXPKTS256TO511OCTETS_BCM53020_A0r_ROBO */
        /* reg            S_TXPKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71dc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXPKTS512TO1023OCTETSr_ROBO */
        /* reg            S_TXPKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5410,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXPKTS512TO1023OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXPKTS512TO1023OCTETS_BCM53020_A0r_ROBO */
        /* reg            S_TXPKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71e0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXPKTS64OCTETSr_ROBO */
        /* reg            S_TXPKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5400,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXPKTS64OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXPKTS64OCTETS_BCM53020_A0r_ROBO */
        /* reg            S_TXPKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71d0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXPKTS65TO127OCTETSr_ROBO */
        /* reg            S_TXPKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5404,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXPKTS65TO127OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXPKTS65TO127OCTETS_BCM53020_A0r_ROBO */
        /* reg            S_TXPKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71d4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXPORTCONGESTIONDROPr_ROBO */
        /* reg            S_TXPORTCONGESTIONDROPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5450,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXPORTCONGESTIONDROPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS0OCTETSr_ROBO */
        /* reg            S_TXQOS0OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS0PKTSr_ROBO */
        /* reg            S_TXQOS0PKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8538,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS1OCTETSr_ROBO */
        /* reg            S_TXQOS1OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8548,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS1PKTSr_ROBO */
        /* reg            S_TXQOS1PKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8544,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS2OCTETSr_ROBO */
        /* reg            S_TXQOS2OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8554,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS2PKTSr_ROBO */
        /* reg            S_TXQOS2PKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8550,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS3OCTETSr_ROBO */
        /* reg            S_TXQOS3OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8560,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS3PKTSr_ROBO */
        /* reg            S_TXQOS3PKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x855c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXQPKTQ0r_ROBO */
        /* reg            S_TXQPKTQ0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXQPKTQ1r_ROBO */
        /* reg            S_TXQPKTQ1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x713c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXQPKTQ2r_ROBO */
        /* reg            S_TXQPKTQ2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7140,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXQPKTQ3r_ROBO */
        /* reg            S_TXQPKTQ3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7144,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXQPKTQ4r_ROBO */
        /* reg            S_TXQPKTQ4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7148,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXQPKTQ5r_ROBO */
        /* reg            S_TXQPKTQ5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x714c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXQPKTQ6r_ROBO */
        /* reg            S_TXQPKTQ6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71c8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXQPKTQ7r_ROBO */
        /* reg            S_TXQPKTQ7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71cc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXQPKTQ0_BCM53101_A0r_ROBO */
        /* reg            S_TXQPKTQ0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXQPKTQ1_BCM53101_A0r_ROBO */
        /* reg            S_TXQPKTQ1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x713c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXQPKTQ2_BCM53101_A0r_ROBO */
        /* reg            S_TXQPKTQ2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7140,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXQPKTQ3_BCM53101_A0r_ROBO */
        /* reg            S_TXQPKTQ3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7144,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXQPKTQ4_BCM53101_A0r_ROBO */
        /* reg            S_TXQPKTQ4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7148,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXQPKTQ5_BCM53101_A0r_ROBO */
        /* reg            S_TXQPKTQ5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x714c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ0OCTETSr_ROBO */
        /* reg            S_TXQQ0OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5458,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ0OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ0PACKETr_ROBO */
        /* reg            S_TXQQ0PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5454,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ0PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ1OCTETSr_ROBO */
        /* reg            S_TXQQ1OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5464,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ1OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ1PACKETr_ROBO */
        /* reg            S_TXQQ1PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5460,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ1PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ2OCTETSr_ROBO */
        /* reg            S_TXQQ2OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5470,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ2OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ2PACKETr_ROBO */
        /* reg            S_TXQQ2PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x546c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ2PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ3OCTETSr_ROBO */
        /* reg            S_TXQQ3OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x547c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ3OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ3PACKETr_ROBO */
        /* reg            S_TXQQ3PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5478,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ3PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ4OCTETSr_ROBO */
        /* reg            S_TXQQ4OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5488,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ4OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ4PACKETr_ROBO */
        /* reg            S_TXQQ4PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5484,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ4PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ5OCTETSr_ROBO */
        /* reg            S_TXQQ5OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5494,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ5OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ5PACKETr_ROBO */
        /* reg            S_TXQQ5PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5490,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ5PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ6OCTETSr_ROBO */
        /* reg            S_TXQQ6OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x54a0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ6OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ6PACKETr_ROBO */
        /* reg            S_TXQQ6PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x549c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ6PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ7OCTETSr_ROBO */
        /* reg            S_TXQQ7OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x54ac,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ7OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQ7PACKETr_ROBO */
        /* reg            S_TXQQ7PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x54a8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQ7PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQSEL0CONGESTIONDROPr_ROBO */
        /* reg            S_TXQQSEL0CONGESTIONDROPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x54b4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQSEL0CONGESTIONDROPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXQQSEL1CONGESTIONDROPr_ROBO */
        /* reg            S_TXQQSEL1CONGESTIONDROPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x54b8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXQQSEL1CONGESTIONDROPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 46,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISIONr_ROBO */
        /* reg            S_TXSINGLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8520,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISIONSr_ROBO */
        /* reg            S_TXSINGLECOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x543c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXSINGLECOLLISIONSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISION_BCM53020_A0r_ROBO */
        /* reg            S_TXSINGLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7120,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISION_BCM53101_A0r_ROBO */
        /* reg            S_TXSINGLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7120,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISION_BCM53115_A0r_ROBO */
        /* reg            S_TXSINGLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7120,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXUNICASTPKTSr_ROBO */
        /* reg            S_TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8518,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_S_TXUNICASTPKTS_BCM53101_A0r_ROBO */
        /* reg            S_TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7118,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXUNICASTPKTS_BCM53115_A0r_ROBO */
        /* reg            S_TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7118,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TXUNICASTPKTS_BCM53280_A0r_ROBO */
        /* reg            S_TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5434,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TXUNICASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_S_TX_JUMBO_PACKET_COUNTERr_ROBO */
        /* reg            S_TX_JUMBO_PACKET_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5418,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_S_TX_JUMBO_PACKET_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TBI_CTLr_ROBO */
        /* reg            TBI_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TBI_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000330, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TC2COLORr_ROBO */
        /* reg            TC2COLORr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa07c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_TC2COLORr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    { /* SOC_REG_INT_TC2COS_MAPr_ROBO */
        /* reg            TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3062,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC2COS_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TC2COS_MAP_BCM53280_A0r_ROBO */
        /* reg            TC2COS_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_TC2COS_MAP_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x646d2240, 0x0000ff6b)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TC2RED_PROFILE_TABLEr_ROBO */
        /* reg            TC2RED_PROFILE_TABLEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9502,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TC2RED_PROFILE_TABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TCAM_BIST_CONTROLr_ROBO */
        /* reg            TCAM_BIST_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TCAM_BIST_CONTROLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_TCAM_BIST_CONTROL_BCM53125_A0r_ROBO */
        /* reg            TCAM_BIST_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TCAM_BIST_CONTROL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TCAM_BIST_CONTROL_BCM89500_A0r_ROBO */
        /* reg            TCAM_BIST_CONTROLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TCAM_BIST_CONTROL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TCAM_BIST_STATUSr_ROBO */
        /* reg            TCAM_BIST_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TCAM_BIST_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_TCAM_BIST_STATUS_BCM53125_A0r_ROBO */
        /* reg            TCAM_BIST_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TCAM_BIST_STATUS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TCAM_BIST_STATUS_BCM89500_A0r_ROBO */
        /* reg            TCAM_BIST_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TCAM_BIST_STATUS_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TCAM_CHKSUM_STSr_ROBO */
        /* reg            TCAM_CHKSUM_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 9,
        /* *fields     */ soc_TCAM_CHKSUM_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_TCAM_CHKSUM_STS_BCM53125_A0r_ROBO */
        /* reg            TCAM_CHKSUM_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xea,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TCAM_CHKSUM_STS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TCAM_CHKSUM_STS_BCM89500_A0r_ROBO */
        /* reg            TCAM_CHKSUM_STSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xea,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TCAM_CHKSUM_STS_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TCAM_CTLr_ROBO */
        /* reg            TCAM_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_TCAM_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_TCAM_CTRLr_ROBO */
        /* reg            TCAM_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TCAM_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TCAM_TEST_COMPARE_STATUSr_ROBO */
        /* reg            TCAM_TEST_COMPARE_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TCAM_TEST_COMPARE_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_TCAM_TEST_COMPARE_STATUS_BCM53125_A0r_ROBO */
        /* reg            TCAM_TEST_COMPARE_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TCAM_TEST_COMPARE_STATUS_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TCAM_TEST_COMPARE_STATUS_BCM89500_A0r_ROBO */
        /* reg            TCAM_TEST_COMPARE_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TCAM_TEST_COMPARE_STATUS_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_TCP_UDP_ACTION_REGr_ROBO */
        /* reg            TCP_UDP_ACTION_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0xa280,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_TCP_UDP_ACTION_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_TCP_UDP_HIT_REGr_ROBO */
        /* reg            TCP_UDP_HIT_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa208,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TCP_UDP_HIT_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_TCP_UDP_KEY_REGr_ROBO */
        /* reg            TCP_UDP_KEY_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0xa210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TCP_UDP_KEY_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_TCP_UDP_WILDCARD_ACTION_REGr_ROBO */
        /* reg            TCP_UDP_WILDCARD_ACTION_REGr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa204,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_TCP_UDP_ACTION_REGr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TC_DP2DSCP_MAP0r_ROBO */
        /* reg            TC_DP2DSCP_MAP0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3080,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC_DP2DSCP_MAP0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TC_DP2DSCP_MAP1r_ROBO */
        /* reg            TC_DP2DSCP_MAP1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3088,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC_DP2DSCP_MAP1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TC_DP2DSCP_MAP2r_ROBO */
        /* reg            TC_DP2DSCP_MAP2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3090,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC_DP2DSCP_MAP2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TC_DP2DSCP_MAP3r_ROBO */
        /* reg            TC_DP2DSCP_MAP3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3098,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC_DP2DSCP_MAP3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TC_DP2DSCP_MAP4r_ROBO */
        /* reg            TC_DP2DSCP_MAP4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC_DP2DSCP_MAP4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TC_DP2DSCP_MAP5r_ROBO */
        /* reg            TC_DP2DSCP_MAP5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC_DP2DSCP_MAP5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TC_DP2DSCP_MAP6r_ROBO */
        /* reg            TC_DP2DSCP_MAP6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30b0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC_DP2DSCP_MAP6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TC_DP2DSCP_MAP7r_ROBO */
        /* reg            TC_DP2DSCP_MAP7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30b8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TC_DP2DSCP_MAP7r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TC_GROUP_CTRLr_ROBO */
        /* reg            TC_GROUP_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_TC_GROUP_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TC_SEL_TABLEr_ROBO */
        /* reg            TC_SEL_TABLEr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3050,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_IMP_TC_SEL_TABLEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TEMP_MON_CALr_ROBO */
        /* reg            TEMP_MON_CALr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb06,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TEMP_MON_CALr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000015a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TEMP_MON_CAL_BCM53101_A0r_ROBO */
        /* reg            TEMP_MON_CALr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf06,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TEMP_MON_CALr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000015a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TEMP_MON_CTLr_ROBO */
        /* reg            TEMP_MON_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TEMP_MON_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TEMP_MON_CTL_BCM53101_A0r_ROBO */
        /* reg            TEMP_MON_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf00,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TEMP_MON_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TEMP_MON_RESUr_ROBO */
        /* reg            TEMP_MON_RESUr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb02,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TEMP_MON_RESUr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TEMP_MON_RESU_BCM53101_A0r_ROBO */
        /* reg            TEMP_MON_RESUr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf02,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TEMP_MON_RESUr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TEMP_MON_SPEC_CTLr_ROBO */
        /* reg            TEMP_MON_SPEC_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb08,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TEMP_MON_SPEC_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TEMP_MON_SPEC_CTL_BCM53101_A0r_ROBO */
        /* reg            TEMP_MON_SPEC_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf08,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TEMP_MON_SPEC_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TH_PCTLr_ROBO */
        /* reg            TH_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x188,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TH_PCTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TH_PCTL_BCM53280_A0r_ROBO */
        /* reg            TH_PCTLr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x190,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TH_PCTL_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TIMECODE_SELr_ROBO */
        /* reg            TIMECODE_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x947c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TIMECODE_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TIME_CODE_Nr_ROBO */
        /* reg            TIME_CODE_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x9388,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TIME_CODE_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TIME_STAMP_3r_ROBO */
        /* reg            TIME_STAMP_3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x947e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TIME_STAMP_3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TIME_STAMP_INFO_Nr_ROBO */
        /* reg            TIME_STAMP_INFO_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x940e,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TIME_STAMP_INFO_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TIME_STAMP_Nr_ROBO */
        /* reg            TIME_STAMP_Nr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x9408,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TIME_STAMP_Nr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TM_STAMP_RPT_CTRLr_ROBO */
        /* reg            TM_STAMP_RPT_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9002,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TM_STAMP_RPT_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_TM_STAMP_RPT_CTRL_BCM53101_A0r_ROBO */
        /* reg            TM_STAMP_RPT_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9002,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TM_STAMP_RPT_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TM_STAMP_STATUSr_ROBO */
        /* reg            TM_STAMP_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90af,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TM_STAMP_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TM_STAMP_STATUS_BCM53020_A0r_ROBO */
        /* reg            TM_STAMP_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90af,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TM_STAMP_STATUS_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_TM_STAMP_STATUS_BCM53101_A0r_ROBO */
        /* reg            TM_STAMP_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90af,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TM_STAMP_STATUS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    { /* SOC_REG_INT_TM_STAMP_STATUS_BCM53118_A0r_ROBO */
        /* reg            TM_STAMP_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90d0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TM_STAMP_STATUS_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TOTAL_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TOTAL_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000a00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TOTAL_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TOTAL_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000c00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q1r_ROBO */
        /* reg            TOTAL_DLF_DROP_THRESH_Q1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DLF_DROP_THRESH_Q1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000a9a9, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q2r_ROBO */
        /* reg            TOTAL_DLF_DROP_THRESH_Q2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DLF_DROP_THRESH_Q2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000b0b0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q3r_ROBO */
        /* reg            TOTAL_DLF_DROP_THRESH_Q3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DLF_DROP_THRESH_Q3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000b8b8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DROP_THRESH_Q1r_ROBO */
        /* reg            TOTAL_DROP_THRESH_Q1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DROP_THRESH_Q1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000b400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DROP_THRESH_Q2r_ROBO */
        /* reg            TOTAL_DROP_THRESH_Q2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DROP_THRESH_Q2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000b600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DROP_THRESH_Q3r_ROBO */
        /* reg            TOTAL_DROP_THRESH_Q3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaca,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DROP_THRESH_Q3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000b800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TOTAL_HYST_COUNTr_ROBO */
        /* reg            TOTAL_HYST_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa04,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TOTAL_HYST_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_HYST_THRESH_Q1r_ROBO */
        /* reg            TOTAL_HYST_THRESH_Q1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_HYST_THRESH_Q1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000618c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_HYST_THRESH_Q2r_ROBO */
        /* reg            TOTAL_HYST_THRESH_Q2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_HYST_THRESH_Q2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000938c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_HYST_THRESH_Q3r_ROBO */
        /* reg            TOTAL_HYST_THRESH_Q3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_HYST_THRESH_Q3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000619b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TOTAL_LIMIT_THRESHOLDr_ROBO */
        /* reg            TOTAL_LIMIT_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_LIMIT_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TOTAL_LIMIT_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TOTAL_LIMIT_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_LIMIT_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_MC_DROP_IMP_THRESHr_ROBO */
        /* reg            TOTAL_MC_DROP_IMP_THRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_MC_DROP_IMP_THRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_PAUSE_IMP_THRESHr_ROBO */
        /* reg            TOTAL_PAUSE_IMP_THRESHr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_PAUSE_IMP_THRESHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000bcaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TOTAL_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TOTAL_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TOTAL_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TOTAL_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001401, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TOTAL_REGION_STATUSr_ROBO */
        /* reg            TOTAL_REGION_STATUSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa16,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_REGION_STATUSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TOTAL_SA_LIMIT_CTLr_ROBO */
        /* reg            TOTAL_SA_LIMIT_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4510,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_SA_LIMIT_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TOTAL_SA_LRN_CNTRr_ROBO */
        /* reg            TOTAL_SA_LRN_CNTRr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4530,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_SA_LRN_CNTRr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TRREG_CTRLr_ROBO */
        /* reg            TRREG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRREG_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TRREG_CTRL1r_ROBO */
        /* reg            TRREG_CTRL1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9104,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_TRREG_CTRL1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TRREG_CTRL2r_ROBO */
        /* reg            TRREG_CTRL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9108,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TRREG_CTRL2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_TRREG_CTRL_BCM53010_A0r_ROBO */
        /* reg            TRREG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TRREG_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TRREG_CTRL_BCM53101_A0r_ROBO */
        /* reg            TRREG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRREG_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_TRREG_CTRL_BCM53118_A0r_ROBO */
        /* reg            TRREG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TRREG_CTRL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_TRREG_CTRL_BCM53125_A0r_ROBO */
        /* reg            TRREG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRREG_CTRL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_TRREG_CTRL_BCM53128_A0r_ROBO */
        /* reg            TRREG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRREG_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_89500_A0)
    { /* SOC_REG_INT_TRREG_CTRL_BCM89500_A0r_ROBO */
        /* reg            TRREG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRREG_CTRL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TRREG_REG_SPARE0r_ROBO */
        /* reg            TRREG_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x91b0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TRREG_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TRREG_REG_SPARE1r_ROBO */
        /* reg            TRREG_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x91b4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TRREG_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_00_CTLr_ROBO */
        /* reg            TRUNK_GRP_00_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_01_CTLr_ROBO */
        /* reg            TRUNK_GRP_01_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3118,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_02_CTLr_ROBO */
        /* reg            TRUNK_GRP_02_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3120,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_03_CTLr_ROBO */
        /* reg            TRUNK_GRP_03_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3128,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_04_CTLr_ROBO */
        /* reg            TRUNK_GRP_04_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3130,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_05_CTLr_ROBO */
        /* reg            TRUNK_GRP_05_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3138,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_06_CTLr_ROBO */
        /* reg            TRUNK_GRP_06_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3140,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_07_CTLr_ROBO */
        /* reg            TRUNK_GRP_07_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3148,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_08_CTLr_ROBO */
        /* reg            TRUNK_GRP_08_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3150,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_09_CTLr_ROBO */
        /* reg            TRUNK_GRP_09_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3158,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_10_CTLr_ROBO */
        /* reg            TRUNK_GRP_10_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3160,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_11_CTLr_ROBO */
        /* reg            TRUNK_GRP_11_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3168,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_12_CTLr_ROBO */
        /* reg            TRUNK_GRP_12_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3170,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUNK_GRP_13_CTLr_ROBO */
        /* reg            TRUNK_GRP_13_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3178,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_00_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTLr_ROBO */
        /* reg            TRUNK_GRP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 14,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 4,
        /* *fields     */ soc_TRUNK_GRP_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM53101_A0r_ROBO */
        /* reg            TRUNK_GRP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x3210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM53115_A0r_ROBO */
        /* reg            TRUNK_GRP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x3210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM5389_A0r_ROBO */
        /* reg            TRUNK_GRP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3290,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TRUNK_REG_SPARE0r_ROBO */
        /* reg            TRUNK_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3220,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TRUNK_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TRUNK_REG_SPARE1r_ROBO */
        /* reg            TRUNK_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3224,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TRUNK_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUST_C1P_CTLr_ROBO */
        /* reg            TRUST_C1P_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3018,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUST_C1P_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUST_CVIDr_ROBO */
        /* reg            TRUST_CVIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUST_CVIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_TRUST_CVLANr_ROBO */
        /* reg            TRUST_CVLANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34b8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRUST_CVLANr_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_TRUST_CVLAN_BCM53262_A0r_ROBO */
        /* reg            TRUST_CVLANr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34b8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRUST_CVLAN_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUST_DSCP_CTLr_ROBO */
        /* reg            TRUST_DSCP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUST_DSCP_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TRUST_S1P_CTLr_ROBO */
        /* reg            TRUST_S1P_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUST_S1P_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TS_READ_START_ENDr_ROBO */
        /* reg            TS_READ_START_ENDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9400,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_TS_READ_START_ENDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXBROADCASTPKTSr_ROBO */
        /* reg            TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6810,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXBROADCASTPKTS_BCM53101_A0r_ROBO */
        /* reg            TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2010,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXBROADCASTPKTS_BCM53115_A0r_ROBO */
        /* reg            TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2010,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXBROADCASTPKTS_BCM53125_A0r_ROBO */
        /* reg            TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2010,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXBROADCASTPKTS_BCM53280_A0r_ROBO */
        /* reg            TXBROADCASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x522c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXBROADCASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXCOLLISIONSr_ROBO */
        /* reg            TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x681c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXCOLLISIONS_BCM53101_A0r_ROBO */
        /* reg            TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x201c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXCOLLISIONS_BCM53115_A0r_ROBO */
        /* reg            TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x201c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXCOLLISIONS_BCM53125_A0r_ROBO */
        /* reg            TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x201c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXCOLLISIONS_BCM53280_A0r_ROBO */
        /* reg            TXCOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5238,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXCOLLISIONSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXDEFERREDTRANSMITr_ROBO */
        /* reg            TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6828,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53101_A0r_ROBO */
        /* reg            TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2028,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53115_A0r_ROBO */
        /* reg            TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2028,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53125_A0r_ROBO */
        /* reg            TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2028,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53280_A0r_ROBO */
        /* reg            TXDEFERREDTRANSMITr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5244,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXDEFERREDTRANSMITr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXDROPPKTSr_ROBO */
        /* reg            TXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6808,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXDROPPKTS_BCM53101_A0r_ROBO */
        /* reg            TXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXDROPPKTS_BCM53115_A0r_ROBO */
        /* reg            TXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXDROPPKTS_BCM53125_A0r_ROBO */
        /* reg            TXDROPPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISIONr_ROBO */
        /* reg            TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6830,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53101_A0r_ROBO */
        /* reg            TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2030,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53115_A0r_ROBO */
        /* reg            TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2030,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53125_A0r_ROBO */
        /* reg            TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2030,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53280_A0r_ROBO */
        /* reg            TXEXCESSIVECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x524c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXEXCESSIVECOLLISIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXFRAMEINDISCr_ROBO */
        /* reg            TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6834,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXFRAMEINDISC_BCM53101_A0r_ROBO */
        /* reg            TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2034,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TXFRAMEINDISC_BCM53115_A0r_ROBO */
        /* reg            TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2034,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXFRAMEINDISC_BCM53125_A0r_ROBO */
        /* reg            TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2034,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXFRAMEINDISC_BCM5389_A0r_ROBO */
        /* reg            TXFRAMEINDISCr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2034,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXLATECOLLISIONr_ROBO */
        /* reg            TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x682c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXLATECOLLISION_BCM53101_A0r_ROBO */
        /* reg            TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x202c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXLATECOLLISION_BCM53115_A0r_ROBO */
        /* reg            TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x202c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXLATECOLLISION_BCM53125_A0r_ROBO */
        /* reg            TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x202c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXLATECOLLISION_BCM53280_A0r_ROBO */
        /* reg            TXLATECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5248,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXLATECOLLISIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXMULTICASTPKTSr_ROBO */
        /* reg            TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6814,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXMULTICASTPKTS_BCM53101_A0r_ROBO */
        /* reg            TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2014,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXMULTICASTPKTS_BCM53115_A0r_ROBO */
        /* reg            TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2014,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXMULTICASTPKTS_BCM53125_A0r_ROBO */
        /* reg            TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2014,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXMULTICASTPKTS_BCM53280_A0r_ROBO */
        /* reg            TXMULTICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5230,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXMULTICASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXMULTIPLECOLLISIONr_ROBO */
        /* reg            TXMULTIPLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6824,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXMULTIPLECOLLISIONSr_ROBO */
        /* reg            TXMULTIPLECOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5240,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXMULTIPLECOLLISIONSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 16,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXMULTIPLECOLLISION_BCM53101_A0r_ROBO */
        /* reg            TXMULTIPLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2024,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXMULTIPLECOLLISION_BCM53115_A0r_ROBO */
        /* reg            TXMULTIPLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2024,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXMULTIPLECOLLISION_BCM53125_A0r_ROBO */
        /* reg            TXMULTIPLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2024,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXOCTETSr_ROBO */
        /* reg            TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6800,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXOCTETS_BCM53101_A0r_ROBO */
        /* reg            TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2000,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXOCTETS_BCM53115_A0r_ROBO */
        /* reg            TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2000,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXOCTETS_BCM53125_A0r_ROBO */
        /* reg            TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2000,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXOCTETS_BCM53280_A0r_ROBO */
        /* reg            TXOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x521c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_TXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXPAUSEPKTSr_ROBO */
        /* reg            TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x680c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXPAUSEPKTS_BCM53101_A0r_ROBO */
        /* reg            TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2038,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXPAUSEPKTS_BCM53115_A0r_ROBO */
        /* reg            TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2038,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXPAUSEPKTS_BCM53125_A0r_ROBO */
        /* reg            TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2038,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXPAUSEPKTS_BCM53280_A0r_ROBO */
        /* reg            TXPAUSEPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5228,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPAUSEPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXPKTS1024TOMAXPKTr_ROBO */
        /* reg            TXPKTS1024TOMAXPKTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5214,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPKTS1024TOMAXPKTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TXPKTS1024TOMAXPKTOCTETSr_ROBO */
        /* reg            TXPKTS1024TOMAXPKTOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20e4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 57,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXPKTS128TO255OCTETSr_ROBO */
        /* reg            TXPKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5208,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPKTS128TO255OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TXPKTS128TO255OCTETS_BCM53020_A0r_ROBO */
        /* reg            TXPKTS128TO255OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20d8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 54,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXPKTS256TO511OCTETSr_ROBO */
        /* reg            TXPKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x520c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPKTS256TO511OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TXPKTS256TO511OCTETS_BCM53020_A0r_ROBO */
        /* reg            TXPKTS256TO511OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20dc,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 55,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXPKTS512TO1023OCTETSr_ROBO */
        /* reg            TXPKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5210,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPKTS512TO1023OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TXPKTS512TO1023OCTETS_BCM53020_A0r_ROBO */
        /* reg            TXPKTS512TO1023OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20e0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 56,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXPKTS64OCTETSr_ROBO */
        /* reg            TXPKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5200,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPKTS64OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TXPKTS64OCTETS_BCM53020_A0r_ROBO */
        /* reg            TXPKTS64OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20d0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 52,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXPKTS65TO127OCTETSr_ROBO */
        /* reg            TXPKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5204,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPKTS65TO127OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TXPKTS65TO127OCTETS_BCM53020_A0r_ROBO */
        /* reg            TXPKTS65TO127OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20d4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 53,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXPORTCONGESTIONDROPr_ROBO */
        /* reg            TXPORTCONGESTIONDROPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5250,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPORTCONGESTIONDROPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS0OCTETSr_ROBO */
        /* reg            TXQOS0OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x683c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS0PKTSr_ROBO */
        /* reg            TXQOS0PKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6838,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS1OCTETSr_ROBO */
        /* reg            TXQOS1OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6848,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS1PKTSr_ROBO */
        /* reg            TXQOS1PKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6844,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS2OCTETSr_ROBO */
        /* reg            TXQOS2OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6854,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS2PKTSr_ROBO */
        /* reg            TXQOS2PKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6850,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS3OCTETSr_ROBO */
        /* reg            TXQOS3OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6860,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS3PKTSr_ROBO */
        /* reg            TXQOS3PKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x685c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXQOSOCTETSr_ROBO */
        /* reg            TXQOSOCTETSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x203c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXQPKTQ0r_ROBO */
        /* reg            TXQPKTQ0r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x200c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TXQPKTQ1r_ROBO */
        /* reg            TXQPKTQ1r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x203c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TXQPKTQ2r_ROBO */
        /* reg            TXQPKTQ2r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2040,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 16,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TXQPKTQ3r_ROBO */
        /* reg            TXQPKTQ3r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2044,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TXQPKTQ4r_ROBO */
        /* reg            TXQPKTQ4r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2048,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TXQPKTQ5r_ROBO */
        /* reg            TXQPKTQ5r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TXQPKTQ6r_ROBO */
        /* reg            TXQPKTQ6r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20c8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 50,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_TXQPKTQ7r_ROBO */
        /* reg            TXQPKTQ7r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20cc,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EEE_LPI_DURATIONr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 51,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXQPKTQ0_BCM53101_A0r_ROBO */
        /* reg            TXQPKTQ0r_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x200c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXQPKTQ0_BCM53125_A0r_ROBO */
        /* reg            TXQPKTQ0r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x200c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXQPKTQ1_BCM53101_A0r_ROBO */
        /* reg            TXQPKTQ1r_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x203c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXQPKTQ1_BCM53125_A0r_ROBO */
        /* reg            TXQPKTQ1r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x203c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXQPKTQ2_BCM53101_A0r_ROBO */
        /* reg            TXQPKTQ2r_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2040,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 16,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXQPKTQ2_BCM53125_A0r_ROBO */
        /* reg            TXQPKTQ2r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2040,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 16,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXQPKTQ3_BCM53101_A0r_ROBO */
        /* reg            TXQPKTQ3r_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2044,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXQPKTQ3_BCM53125_A0r_ROBO */
        /* reg            TXQPKTQ3r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2044,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXQPKTQ4_BCM53101_A0r_ROBO */
        /* reg            TXQPKTQ4r_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2048,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXQPKTQ4_BCM53125_A0r_ROBO */
        /* reg            TXQPKTQ4r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2048,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXQPKTQ5_BCM53101_A0r_ROBO */
        /* reg            TXQPKTQ5r_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXQPKTQ5_BCM53125_A0r_ROBO */
        /* reg            TXQPKTQ5r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ0OCTETSr_ROBO */
        /* reg            TXQQ0OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5258,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ0OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ0PACKETr_ROBO */
        /* reg            TXQQ0PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5254,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ0PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ1OCTETSr_ROBO */
        /* reg            TXQQ1OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5264,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ1OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ1PACKETr_ROBO */
        /* reg            TXQQ1PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5260,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ1PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ2OCTETSr_ROBO */
        /* reg            TXQQ2OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5270,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ2OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ2PACKETr_ROBO */
        /* reg            TXQQ2PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x526c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ2PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ3OCTETSr_ROBO */
        /* reg            TXQQ3OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x527c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ3OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ3PACKETr_ROBO */
        /* reg            TXQQ3PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5278,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ3PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ4OCTETSr_ROBO */
        /* reg            TXQQ4OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5288,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ4OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ4PACKETr_ROBO */
        /* reg            TXQQ4PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5284,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ4PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ5OCTETSr_ROBO */
        /* reg            TXQQ5OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5294,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ5OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ5PACKETr_ROBO */
        /* reg            TXQQ5PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5290,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ5PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ6OCTETSr_ROBO */
        /* reg            TXQQ6OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x52a0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ6OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ6PACKETr_ROBO */
        /* reg            TXQQ6PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x529c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ6PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ7OCTETSr_ROBO */
        /* reg            TXQQ7OCTETSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x52ac,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ7OCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQ7PACKETr_ROBO */
        /* reg            TXQQ7PACKETr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x52a8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQ7PACKETr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQSEL0CONGESTIONDROPr_ROBO */
        /* reg            TXQQSEL0CONGESTIONDROPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x52b4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQSEL0CONGESTIONDROPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQQSEL1CONGESTIONDROPr_ROBO */
        /* reg            TXQQSEL1CONGESTIONDROPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x52b8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQQSEL1CONGESTIONDROPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 46,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_BACKPRESSURE_GE0_CTLr_ROBO */
        /* reg            TXQ_BACKPRESSURE_GE0_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30d1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_BACKPRESSURE_GE0_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_BACKPRESSURE_GE1_CTLr_ROBO */
        /* reg            TXQ_BACKPRESSURE_GE1_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30d2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_BACKPRESSURE_GE1_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_BACKPRESSURE_GE2_CTLr_ROBO */
        /* reg            TXQ_BACKPRESSURE_GE2_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30d3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_BACKPRESSURE_GE2_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_BACKPRESSURE_GE3_CTLr_ROBO */
        /* reg            TXQ_BACKPRESSURE_GE3_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30d4,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_BACKPRESSURE_GE3_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_BACKPRESSURE_IMP_CTLr_ROBO */
        /* reg            TXQ_BACKPRESSURE_IMP_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30d0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_BACKPRESSURE_IMP_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_DROP_CNT_COS_SELECT_0r_ROBO */
        /* reg            TXQ_DROP_CNT_COS_SELECT_0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5004,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_DROP_CNT_COS_SELECT_0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_DROP_CNT_COS_SELECT_1r_ROBO */
        /* reg            TXQ_DROP_CNT_COS_SELECT_1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5005,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_DROP_CNT_COS_SELECT_1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXQ_FLUSH_MODEr_ROBO */
        /* reg            TXQ_FLUSH_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x31,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_FLUSH_MODEr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXQ_FLUSH_MODE_BCM5389_A0r_ROBO */
        /* reg            TXQ_FLUSH_MODEr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x31,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_FLUSH_MODE_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_HYST_A_COUNTr_ROBO */
        /* reg            TXQ_HYST_A_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa05,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_HYST_A_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_HYST_B_COUNTr_ROBO */
        /* reg            TXQ_HYST_B_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa06,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_HYST_B_COUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_HYST_B_COUNT_BCM53280_B0r_ROBO */
        /* reg            TXQ_HYST_B_COUNTr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa06,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_HYST_B_COUNT_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q0_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q0_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q0_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000068, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q0_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q0_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q0_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q0_OVERS_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q0_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q0_OVERS_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q0_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q0_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q0_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q0_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q0_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q0_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q0_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q0_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q0_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000bc8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q1_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q1_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q1_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q1_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q1_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q1_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q1_OVERS_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q1_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa19,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q1_OVERS_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q1_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q1_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa19,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q1_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q1_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q1_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa22,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q1_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000f8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q1_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q1_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa22,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q1_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000bd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q2_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q2_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa34,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q2_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q2_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q2_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa34,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q2_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000098, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q2_OVERS_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q2_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q2_OVERS_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q2_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q2_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q2_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q2_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q2_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa24,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q2_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q2_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q2_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa24,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q2_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000bd8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q3_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q3_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q3_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q3_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q3_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q3_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q3_OVERS_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q3_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1b,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q3_OVERS_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q3_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q3_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1b,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q3_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q3_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q3_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q3_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q3_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q3_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q3_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000be0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q4_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q4_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q4_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q4_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q4_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q4_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q4_OVERS_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q4_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q4_OVERS_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q4_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q4_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q4_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q4_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q4_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q4_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000110, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q4_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q4_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q4_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000be8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q5_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q5_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q5_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q5_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q5_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q5_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000b0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q5_OVERS_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q5_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q5_OVERS_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q5_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q5_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q5_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q5_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q5_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q5_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000118, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q5_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q5_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q5_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000bf0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q6_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q6_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q6_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000098, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q6_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q6_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q6_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000b8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q6_OVERS_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q6_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1e,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q6_OVERS_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q6_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q6_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1e,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q6_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q6_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q6_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q6_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000120, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q6_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q6_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q6_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000bf8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q7_CONGESTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q7_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q7_CONGESTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q7_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q7_CONGESTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q7_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q7_OVERS_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q7_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q7_OVERS_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q7_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q7_OVERS_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXQ_Q7_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0)
    { /* SOC_REG_INT_TXQ_Q7_PROTECTION_ON_THRESHOLDr_ROBO */
        /* reg            TXQ_Q7_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q7_PROTECTION_ON_THRESHOLDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000128, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_Q7_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO */
        /* reg            TXQ_Q7_PROTECTION_ON_THRESHOLDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TXQ_Q7_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000c00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXQ_WEIGHT_QUOTA_SZr_ROBO */
        /* reg            TXQ_WEIGHT_QUOTA_SZr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3002,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_WEIGHT_QUOTA_SZr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x01010101, 0x01010101)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXSINGLECOLLISIONr_ROBO */
        /* reg            TXSINGLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6820,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXSINGLECOLLISIONSr_ROBO */
        /* reg            TXSINGLECOLLISIONSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x523c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXSINGLECOLLISIONSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXSINGLECOLLISION_BCM53101_A0r_ROBO */
        /* reg            TXSINGLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2020,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXSINGLECOLLISION_BCM53115_A0r_ROBO */
        /* reg            TXSINGLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2020,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXSINGLECOLLISION_BCM53125_A0r_ROBO */
        /* reg            TXSINGLECOLLISIONr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2020,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXUNICASTPKTSr_ROBO */
        /* reg            TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[6],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6818,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TOMAXOCTETSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TXUNICASTPKTS_BCM53101_A0r_ROBO */
        /* reg            TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[7],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2018,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXUNICASTPKTS_BCM53115_A0r_ROBO */
        /* reg            TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2018,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TXUNICASTPKTS_BCM53125_A0r_ROBO */
        /* reg            TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2018,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_INRANGEERRCOUNT_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TXUNICASTPKTS_BCM53280_A0r_ROBO */
        /* reg            TXUNICASTPKTSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5234,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXUNICASTPKTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_COUNTERr_ROBO */
        /* reg            TX_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93e4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_CTLr_ROBO */
        /* reg            TX_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93a0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_TX_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_TX_EQZ_COEFr_ROBO */
        /* reg            TX_EQZ_COEFr_ROBO */
        /* block index */ soc_robo_block_list[1],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TX_EQZ_COEFr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_TX_JUMBO_PACKET_COUNTERr_ROBO */
        /* reg            TX_JUMBO_PACKET_COUNTERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5218,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_JUMBO_PACKET_COUNTERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_MODE_PORTr_ROBO */
        /* reg            TX_MODE_PORTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9302,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_TX_MODE_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_MODE_PORT_IMPr_ROBO */
        /* reg            TX_MODE_PORT_IMPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9310,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_TX_MODE_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_MODE_PORT_P7r_ROBO */
        /* reg            TX_MODE_PORT_P7r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x930e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_TX_MODE_PORTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASSr_ROBO */
        /* reg            TX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TX_PAUSE_PASSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASS_BCM53101_A0r_ROBO */
        /* reg            TX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TX_PAUSE_PASS_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASS_BCM53115_A0r_ROBO */
        /* reg            TX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TX_PAUSE_PASS_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASS_BCM53262_A0r_ROBO */
        /* reg            TX_PAUSE_PASSr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TX_PAUSE_PASS_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_0_TS_OFFSET_LSBr_ROBO */
        /* reg            TX_PORT_0_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9368,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_0_TS_OFFSET_MSBr_ROBO */
        /* reg            TX_PORT_0_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x936a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_1_TS_OFFSET_LSBr_ROBO */
        /* reg            TX_PORT_1_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x936c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_1_TS_OFFSET_MSBr_ROBO */
        /* reg            TX_PORT_1_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x936e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_2_TS_OFFSET_LSBr_ROBO */
        /* reg            TX_PORT_2_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9370,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_2_TS_OFFSET_MSBr_ROBO */
        /* reg            TX_PORT_2_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9372,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_3_TS_OFFSET_LSBr_ROBO */
        /* reg            TX_PORT_3_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9374,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_3_TS_OFFSET_MSBr_ROBO */
        /* reg            TX_PORT_3_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9376,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_4_TS_OFFSET_LSBr_ROBO */
        /* reg            TX_PORT_4_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9378,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_4_TS_OFFSET_MSBr_ROBO */
        /* reg            TX_PORT_4_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x937a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_5_TS_OFFSET_LSBr_ROBO */
        /* reg            TX_PORT_5_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x937c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_5_TS_OFFSET_MSBr_ROBO */
        /* reg            TX_PORT_5_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x937e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_7_TS_OFFSET_LSBr_ROBO */
        /* reg            TX_PORT_7_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9380,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_7_TS_OFFSET_MSBr_ROBO */
        /* reg            TX_PORT_7_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9382,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_8_TS_OFFSET_LSBr_ROBO */
        /* reg            TX_PORT_8_TS_OFFSET_LSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9384,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_LSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_PORT_8_TS_OFFSET_MSBr_ROBO */
        /* reg            TX_PORT_8_TS_OFFSET_MSBr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9386,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TX_PORT_0_TS_OFFSET_MSBr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_TX_TS_CAPr_ROBO */
        /* reg            TX_TS_CAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9322,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TX_TS_CAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_0_A_0_8r_ROBO */
        /* reg            UDF_0_A_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_0_A_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_0_B_0_8r_ROBO */
        /* reg            UDF_0_B_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa140,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_0_B_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_0_C_0_8r_ROBO */
        /* reg            UDF_0_C_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa170,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_0_C_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_0_D_0_11r_ROBO */
        /* reg            UDF_0_D_0_11r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 12,
        /* offset      */ 0xa1a0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_0_D_0_11r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_1_A_0_8r_ROBO */
        /* reg            UDF_1_A_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa120,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_1_A_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_1_B_0_8r_ROBO */
        /* reg            UDF_1_B_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_1_B_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_1_C_0_8r_ROBO */
        /* reg            UDF_1_C_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_1_C_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_2_A_0_8r_ROBO */
        /* reg            UDF_2_A_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa130,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_2_A_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_2_B_0_8r_ROBO */
        /* reg            UDF_2_B_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa160,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_2_B_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_UDF_2_C_0_8r_ROBO */
        /* reg            UDF_2_C_0_8r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa190,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_1_C_0_8r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_ULF_DROP_MAPr_ROBO */
        /* reg            ULF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ULF_DROP_MAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM53020_A0r_ROBO */
        /* reg            ULF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ULF_DROP_MAP_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM53101_A0r_ROBO */
        /* reg            ULF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ULF_DROP_MAP_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM53115_A0r_ROBO */
        /* reg            ULF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ULF_DROP_MAP_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM53262_A0r_ROBO */
        /* reg            ULF_DROP_MAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ULF_DROP_MAP_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VID_RANGE_CHECKERr_ROBO */
        /* reg            VID_RANGE_CHECKERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x2130,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VID_RANGE_CHECKERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_VID_RANGE_CHECKER_BCM53280_A0r_ROBO */
        /* reg            VID_RANGE_CHECKERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x2130,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VID_RANGE_CHECKER_BCM53280_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_VLAN2VLAN_CTLr_ROBO */
        /* reg            VLAN2VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34a0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN2VLAN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN2VLAN_CTL_BCM53262_A0r_ROBO */
        /* reg            VLAN2VLAN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34a0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN2VLAN_CTL_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_VLAN_BYPASS_CTLr_ROBO */
        /* reg            VLAN_BYPASS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_BYPASS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL0r_ROBO */
        /* reg            VLAN_CTRL0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_CTRL0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000062, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL1r_ROBO */
        /* reg            VLAN_CTRL1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL2r_ROBO */
        /* reg            VLAN_CTRL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_VLAN_CTRL3r_ROBO */
        /* reg            VLAN_CTRL3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL4r_ROBO */
        /* reg            VLAN_CTRL4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL5r_ROBO */
        /* reg            VLAN_CTRL5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3404,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_VLAN_CTRL6r_ROBO */
        /* reg            VLAN_CTRL6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL6r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_CTRL0_BCM53101_A0r_ROBO */
        /* reg            VLAN_CTRL0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL0_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000063, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL0_BCM53115_A0r_ROBO */
        /* reg            VLAN_CTRL0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL0_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000063, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL0_BCM5389_A0r_ROBO */
        /* reg            VLAN_CTRL0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_CTRL0_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000062, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_CTRL1_BCM53101_A0r_ROBO */
        /* reg            VLAN_CTRL1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL1_BCM53115_A0r_ROBO */
        /* reg            VLAN_CTRL1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL1_BCM5389_A0r_ROBO */
        /* reg            VLAN_CTRL1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM53101_A0r_ROBO */
        /* reg            VLAN_CTRL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL2_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM53115_A0r_ROBO */
        /* reg            VLAN_CTRL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL2_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM5389_A0r_ROBO */
        /* reg            VLAN_CTRL2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL2_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM53101_A0r_ROBO */
        /* reg            VLAN_CTRL3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL3_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM53115_A0r_ROBO */
        /* reg            VLAN_CTRL3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL3_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM53262_A0r_ROBO */
        /* reg            VLAN_CTRL3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL3_BCM53262_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM5389_A0r_ROBO */
        /* reg            VLAN_CTRL3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_VLAN_CTRL3_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM53101_A0r_ROBO */
        /* reg            VLAN_CTRL4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3405,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL4_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM53115_A0r_ROBO */
        /* reg            VLAN_CTRL4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3405,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL4_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM53125_A0r_ROBO */
        /* reg            VLAN_CTRL4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3405,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL4_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM5389_A0r_ROBO */
        /* reg            VLAN_CTRL4r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3404,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_CTRL4_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM53010_A0r_ROBO */
        /* reg            VLAN_CTRL5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM53101_A0r_ROBO */
        /* reg            VLAN_CTRL5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL5_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM53115_A0r_ROBO */
        /* reg            VLAN_CTRL5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL5_BCM53115_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM53118_A0r_ROBO */
        /* reg            VLAN_CTRL5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM5389_A0r_ROBO */
        /* reg            VLAN_CTRL5r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3405,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM53020_A0r_ROBO */
        /* reg            VLAN_CTRL6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL6_BCM53020_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM53101_A0r_ROBO */
        /* reg            VLAN_CTRL6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL6_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM53118_A0r_ROBO */
        /* reg            VLAN_CTRL6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL6_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM53128_A0r_ROBO */
        /* reg            VLAN_CTRL6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL6_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM5389_A0r_ROBO */
        /* reg            VLAN_CTRL6r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL6_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_VLAN_GLOBAL_CTLr_ROBO */
        /* reg            VLAN_GLOBAL_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_GLOBAL_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_ITPIDr_ROBO */
        /* reg            VLAN_ITPIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93a6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_VLAN_ITPIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTLr_ROBO */
        /* reg            VLAN_MULTI_PORT_ADDR_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_VLAN_MULTI_PORT_ADDR_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTL_BCM53101_A0r_ROBO */
        /* reg            VLAN_MULTI_PORT_ADDR_CTLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_VLAN_MULTI_PORT_ADDR_CTL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_VLAN_OTPIDr_ROBO */
        /* reg            VLAN_OTPIDr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x93a8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_VLAN_OTPIDr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_VLAN_REG_SPARE0r_ROBO */
        /* reg            VLAN_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3120,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_VLAN_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_VLAN_REG_SPARE1r_ROBO */
        /* reg            VLAN_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3124,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_VLAN_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_REMAPr_ROBO */
        /* reg            VLAN_REMAPr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3480,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_REMAPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    { /* SOC_REG_INT_VREG_UNLOCKr_ROBO */
        /* reg            VREG_UNLOCKr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3ce,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_VREG_UNLOCKr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_WAN_PORT_SELr_ROBO */
        /* reg            WAN_PORT_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_WAN_PORT_SELr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    { /* SOC_REG_INT_WAN_PORT_SEL_BCM53101_A0r_ROBO */
        /* reg            WAN_PORT_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_WAN_PORT_SEL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_WAN_PORT_SEL_BCM53118_A0r_ROBO */
        /* reg            WAN_PORT_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_WAN_PORT_SEL_BCM53118_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_WAN_PORT_SEL_BCM53128_A0r_ROBO */
        /* reg            WAN_PORT_SELr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_WAN_PORT_SEL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    { /* SOC_REG_INT_WAN_SLEEP_TIMERr_ROBO */
        /* reg            WAN_SLEEP_TIMERr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x314,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WAN_SLEEP_TIMERr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRLr_ROBO */
        /* reg            WATCH_DOG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_WATCH_DOG_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRL_BCM53010_A0r_ROBO */
        /* reg            WATCH_DOG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_WATCH_DOG_CTRL_BCM53010_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53101_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRL_BCM53101_A0r_ROBO */
        /* reg            WATCH_DOG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_WATCH_DOG_CTRL_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53125_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRL_BCM53125_A0r_ROBO */
        /* reg            WATCH_DOG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_WATCH_DOG_CTRL_BCM53125_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53128_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRL_BCM53128_A0r_ROBO */
        /* reg            WATCH_DOG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_WATCH_DOG_CTRL_BCM53128_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRL_BCM5389_A0r_ROBO */
        /* reg            WATCH_DOG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_WATCH_DOG_CTRL_BCM5389_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRL_BCM89500_A0r_ROBO */
        /* reg            WATCH_DOG_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_WATCH_DOG_CTRL_BCM89500_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT1r_ROBO */
        /* reg            WATCH_DOG_RPT1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT2r_ROBO */
        /* reg            WATCH_DOG_RPT2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT3r_ROBO */
        /* reg            WATCH_DOG_RPT3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT1_BCM53101_A0r_ROBO */
        /* reg            WATCH_DOG_RPT1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT1_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT2_BCM53101_A0r_ROBO */
        /* reg            WATCH_DOG_RPT2r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT2_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT3_BCM53101_A0r_ROBO */
        /* reg            WATCH_DOG_RPT3r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT3_BCM53101_A0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_WRED_REG_SPARE0r_ROBO */
        /* reg            WRED_REG_SPARE0r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9514,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_WRED_REG_SPARE0r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53020_A0)
    { /* SOC_REG_INT_WRED_REG_SPARE1r_ROBO */
        /* reg            WRED_REG_SPARE1r_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9518,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_WRED_REG_SPARE1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_ANADVr_ROBO */
        /* reg            X1K_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb808,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_X1K_ANADVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_ANADV_BCM5389_A0r_ROBO */
        /* reg            X1K_ANADVr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_X1K_ANADVr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_ANEXPr_ROBO */
        /* reg            X1K_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb80c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_ANEXP_BCM5389_A0r_ROBO */
        /* reg            X1K_ANEXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_ANEXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_ANLPAr_ROBO */
        /* reg            X1K_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb80a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_X1K_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_ANLPA_BCM5389_A0r_ROBO */
        /* reg            X1K_ANLPAr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_X1K_ANLPAr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_ANNXPr_ROBO */
        /* reg            X1K_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb80e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_ANNXP_BCM5389_A0r_ROBO */
        /* reg            X1K_ANNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_BER_CRC_RXCNTr_ROBO */
        /* reg            X1K_BER_CRC_RXCNTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb82e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_X1K_BER_CRC_RXCNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_BER_CRC_RXCNT_BCM5389_A0r_ROBO */
        /* reg            X1K_BER_CRC_RXCNTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_X1K_BER_CRC_RXCNTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_BRCMTSTr_ROBO */
        /* reg            X1K_BRCMTSTr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb83e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_X1K_BRCMTSTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_BRCMTST_BCM5389_A0r_ROBO */
        /* reg            X1K_BRCMTSTr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_X1K_BRCMTSTr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_CTL1r_ROBO */
        /* reg            X1K_CTL1r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_CTL1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_CTL2r_ROBO */
        /* reg            X1K_CTL2r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb822,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_X1K_CTL2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_CTL3r_ROBO */
        /* reg            X1K_CTL3r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb824,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_X1K_CTL3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_CTL4r_ROBO */
        /* reg            X1K_CTL4r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb826,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_CTL4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_CTL1_BCM5389_A0r_ROBO */
        /* reg            X1K_CTL1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_CTL1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_CTL2_BCM5389_A0r_ROBO */
        /* reg            X1K_CTL2r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_X1K_CTL2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_CTL3_BCM5389_A0r_ROBO */
        /* reg            X1K_CTL3r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_X1K_CTL3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_CTL4_BCM5389_A0r_ROBO */
        /* reg            X1K_CTL4r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_CTL4r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_EXT_MIISTSr_ROBO */
        /* reg            X1K_EXT_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb81e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_EXT_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_EXT_MIISTS_BCM5389_A0r_ROBO */
        /* reg            X1K_EXT_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x101e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_EXT_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_FORCE_TXD1r_ROBO */
        /* reg            X1K_FORCE_TXD1r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb83a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_FORCE_TXD1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000017c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_FORCE_TXD2r_ROBO */
        /* reg            X1K_FORCE_TXD2r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb83c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_FORCE_TXD2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000289, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_FORCE_TXD1_BCM5389_A0r_ROBO */
        /* reg            X1K_FORCE_TXD1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_FORCE_TXD1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x0000017c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_FORCE_TXD2_BCM5389_A0r_ROBO */
        /* reg            X1K_FORCE_TXD2r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_FORCE_TXD2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000289, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_LPNXPr_ROBO */
        /* reg            X1K_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_LPNXP_BCM5389_A0r_ROBO */
        /* reg            X1K_LPNXPr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_ANNXPr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_MIICTLr_ROBO */
        /* reg            X1K_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb800,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_X1K_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_MIICTL_BCM5389_A0r_ROBO */
        /* reg            X1K_MIICTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_X1K_MIICTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_MIISTSr_ROBO */
        /* reg            X1K_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb802,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000149, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_MIISTS_BCM5389_A0r_ROBO */
        /* reg            X1K_MIISTSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_MIISTSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000149, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_PATT_GEN_CTLr_ROBO */
        /* reg            X1K_PATT_GEN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb834,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_X1K_PATT_GEN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PATT_GEN_CTL_BCM5389_A0r_ROBO */
        /* reg            X1K_PATT_GEN_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1034,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_X1K_PATT_GEN_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_PATT_GEN_STSr_ROBO */
        /* reg            X1K_PATT_GEN_STSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb836,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_PATT_GEN_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PATT_GEN_STS_BCM5389_A0r_ROBO */
        /* reg            X1K_PATT_GEN_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1036,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_PATT_GEN_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_PHYIDHr_ROBO */
        /* reg            X1K_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb804,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_PHYIDHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PHYIDH_BCM5389_A0r_ROBO */
        /* reg            X1K_PHYIDHr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_PHYIDHr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_PHYIDLr_ROBO */
        /* reg            X1K_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb806,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00006000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PHYIDL_BCM5389_A0r_ROBO */
        /* reg            X1K_PHYIDLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_PHYIDLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00006000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_PRBS_CTLr_ROBO */
        /* reg            X1K_PRBS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb830,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_PRBS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PRBS_CTL_BCM5389_A0r_ROBO */
        /* reg            X1K_PRBS_CTLr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_PRBS_CTLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_PRBS_STSr_ROBO */
        /* reg            X1K_PRBS_STSr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb832,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_PRBS_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PRBS_STS_BCM5389_A0r_ROBO */
        /* reg            X1K_PRBS_STSr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1032,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_PRBS_STSr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_STS1r_ROBO */
        /* reg            X1K_STS1r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb828,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_X1K_STS1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_STS2r_ROBO */
        /* reg            X1K_STS2r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb82a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_STS2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_STS3r_ROBO */
        /* reg            X1K_STS3r_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb82c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_STS3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_STS1_BCM5389_A0r_ROBO */
        /* reg            X1K_STS1r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1028,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_X1K_STS1r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_STS2_BCM5389_A0r_ROBO */
        /* reg            X1K_STS2r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_STS2r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_STS3_BCM5389_A0r_ROBO */
        /* reg            X1K_STS3r_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_STS3r_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_X1K_TST_MODr_ROBO */
        /* reg            X1K_TST_MODr_ROBO */
        /* block index */ soc_robo_block_list[5],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb838,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_TST_MODr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_TST_MOD_BCM5389_A0r_ROBO */
        /* reg            X1K_TST_MODr_ROBO */
        /* block index */ soc_robo_block_list[3],
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_TST_MODr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_XOFF_PORT_HISTORYr_ROBO */
        /* reg            XOFF_PORT_HISTORYr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaea,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_XOFF_PORT_HISTORYr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    { /* SOC_REG_INT_XOFF_TRIG_PORT_CTRLr_ROBO */
        /* reg            XOFF_TRIG_PORT_CTRLr_ROBO */
        /* block index */ soc_robo_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa08,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_XOFF_TRIG_PORT_CTRLr_ROBO_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

    { 0 } /* Extra empty entry for compiler */

}; /* soc_robo_reg_list array */


/*
 * The arrays soc_reg_name, soc_reg_alias and soc_reg_desc are indexed
 * by soc_reg_t like the chip specific register arrays.
 */
#if !defined(SOC_NO_NAMES)
char *soc_robo_reg_name[] = {
    "ACTLSTS",
    "ACT_POL_DATA",
    "ACT_POL_DATA0",
    "ACT_POL_DATA1",
    "ACT_POL_DATA2",
    "AEGSTS",
    "AGEOUT_CTL",
    "AMODE2",
    "AMPHY",
    "ANADV",
    "ANADV_EXT_P5",
    "ANEXP",
    "ANEXP_EXT_P5",
    "ANLPA",
    "ANLPAR",
    "ANLPA_EXT_P5",
    "ANNXP",
    "ANNXP_EXT_P5",
    "ARLACCS_REG_SPARE0",
    "ARLACCS_REG_SPARE1",
    "ARLA_ENTRY_0",
    "ARLA_ENTRY_1",
    "ARLA_FWD_ENTRY0",
    "ARLA_FWD_ENTRY1",
    "ARLA_FWD_ENTRY2",
    "ARLA_FWD_ENTRY3",
    "ARLA_MAC",
    "ARLA_MACVID_ENTRY0",
    "ARLA_MACVID_ENTRY1",
    "ARLA_MACVID_ENTRY2",
    "ARLA_MACVID_ENTRY3",
    "ARLA_RWCTL",
    "ARLA_SRCH_ADR",
    "ARLA_SRCH_CTL",
    "ARLA_SRCH_RSLT",
    "ARLA_SRCH_RSLT_1",
    "ARLA_SRCH_RSLT_0_MACVID",
    "ARLA_SRCH_RSLT_1_MACVID",
    "ARLA_SRCH_RSLT_MACVID",
    "ARLA_SRCH_RSLT_VID",
    "ARLA_VID",
    "ARLA_VID_ENTRY_0",
    "ARLA_VID_ENTRY_1",
    "ARLA_VTBL_ADDR",
    "ARLA_VTBL_ENTRY",
    "ARLA_VTBL_RWCTRL",
    "ARLCTL_REG_SPARE0",
    "ARLCTL_REG_SPARE1",
    "ARL_BIN_FULL_CNTR",
    "ARL_BIN_FULL_FWD",
    "ASTSSUM",
    "AUX_CONTROL_STATUS",
    "AUX_CONTROL_STATUS_EXT_P5",
    "AUX_MODE",
    "AUX_MODE2",
    "AUX_MODE2_EXT_P5",
    "AUX_MODE_EXT_P5",
    "AUX_MULTI_PHY",
    "AUX_MULTI_PHY_EXT_P5",
    "AUX_STATUS_SUMMARY",
    "AUX_STATUS_SUMMARY_EXT_P5",
    "AVB_AV_EN_CTRL",
    "AVB_C4_BW_CNTL",
    "AVB_C5_BW_CNTL",
    "AVB_EGRESS_TM_STAMP",
    "AVB_EGRESS_TS_PORTMAP",
    "AVB_EGRESS_TS_TM_STAMP",
    "AVB_LNK_STATUS",
    "AVB_MAX_AV_PKT_SZ",
    "AVB_REG_SPARE0",
    "AVB_REG_SPARE1",
    "AVB_SLOT_ADJ",
    "AVB_SLOT_TICK_CNTR",
    "AVB_TIME_STAMP_EN",
    "AVB_TM_ADJ",
    "AVB_TM_BASE",
    "B100X_AUX_CONTROL",
    "B100X_AUX_CONTROL_EXT_P5",
    "B100X_AUX_STATUS",
    "B100X_AUX_STATUS_EXT_P5",
    "B100X_DISCONNECT_COUNTER",
    "B100X_DISCONNECT_COUNTER_EXT_P5",
    "B100X_FALSE_CARRIER_SENSE_COUNTER",
    "B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5",
    "B100X_RX_ERROR_COUNTER",
    "B100X_RX_ERROR_COUNTER_EXT_P5",
    "B10T_AUX_STATUS",
    "B10T_AUX_STATUS_EXT_P5",
    "BCAST_FWD_MAP",
    "BCM8021Q_REG_SPARE0",
    "BCM8021Q_REG_SPARE1",
    "BC_SUPPRESS_REG_SPARE0",
    "BC_SUPPRESS_REG_SPARE1",
    "BC_SUP_PKTDROP_CNT_IMP",
    "BC_SUP_PKTDROP_CNT_P",
    "BC_SUP_PKTDROP_CNT_P7",
    "BC_SUP_RATECTRL_1_IMP",
    "BC_SUP_RATECTRL_1_P",
    "BC_SUP_RATECTRL_1_P7",
    "BC_SUP_RATECTRL_IMP",
    "BC_SUP_RATECTRL_P",
    "BC_SUP_RATECTRL_P7",
    "BG_SEL",
    "BIST_STS",
    "BIST_STS0",
    "BIST_STS1",
    "BONDING_PAD",
    "BONDING_PAD_STATUS",
    "BPDU_MCADDR",
    "BPM_CTRL",
    "BPM_PDA_OVR_CTRL",
    "BPM_PSM_OVR_CTRL",
    "BPM_PSM_THD_CFG",
    "BPM_PSM_TIME_CFG",
    "BPM_REG_SPARE0",
    "BPM_REG_SPARE1",
    "BPM_STS",
    "BRCMTST",
    "BRCM_HDR_CTRL",
    "BRCM_HDR_CTRL2",
    "BROADCOM_TEST",
    "BROADCOM_TEST_EXT_P5",
    "BR_AUX_CTL",
    "BR_EXP_ACCESS",
    "BR_EXP_DATA",
    "BR_EXT_STS",
    "BR_FALSE_CARR_CNT",
    "BR_INTERRUPT_MSK",
    "BR_INTERRUPT_STS",
    "BR_LDS_ABILITY",
    "BR_LDS_ADVERTISED_ABILITY",
    "BR_LDS_ADVERTISED_CONTROL",
    "BR_LDS_EXP",
    "BR_LDS_LP_ABI_BP",
    "BR_LDS_LP_ABI_NP",
    "BR_LDS_LP_NP_MSG",
    "BR_LRE_CTL",
    "BR_LRE_STS",
    "BR_MISC_SHADOW",
    "BR_PHYIDH",
    "BR_PHYIDL",
    "BR_PHY_EXT_CTL",
    "BR_PHY_EXT_STS",
    "BR_REC_ERR_CNT",
    "BR_REC_NOTOK_CNT",
    "BR_TEST1",
    "BUFCON_MEMADR",
    "BUFCON_MEMDAT0",
    "BUFCON_MEMDAT1",
    "C4_WEIGHT",
    "CFP_ACC",
    "CFP_CTL_REG",
    "CFP_DATA",
    "CFP_EN_CTRL",
    "CFP_GLOBAL_CTL",
    "CFP_MASK",
    "CFP_RC",
    "CFP_REG_SPARE0",
    "CFP_REG_SPARE1",
    "CFP_UDF_0_A",
    "CFP_UDF_0_B08",
    "CFP_UDF_0_C",
    "CFP_UDF_1_A",
    "CFP_UDF_1_C",
    "CFP_UDF_2_A",
    "CFP_UDF_2_B",
    "CFP_UDF_2_C",
    "CFP_UDF_3_D",
    "CFP_UDF_A",
    "CFP_UDF_B",
    "CFP_UDF_C",
    "CFP_UDF_D",
    "CHIP_REVID",
    "CHIP_RST_CTL",
    "CLASS_PCP",
    "CLKSET",
    "CNTR_DBG",
    "COMM_IRC_CON",
    "COS_VALUE_CTRL",
    "CPU2COS_MAP",
    "CPU_ADDRESS",
    "CPU_DATA1_SHARE",
    "CPU_DATA_SHARE",
    "CPU_DATA_SHARE_1",
    "CPU_MEM_RD_EN",
    "CPU_OTP_ADDR",
    "CPU_OTP_CTL",
    "CPU_OTP_RD_DATA",
    "CPU_OTP_STATUS",
    "CPU_OTP_WR_DATA",
    "CPU_RAM_ROM_SEL",
    "CPU_READ_DATA",
    "CPU_RESOURCE_ARBITER",
    "CRC16_GP",
    "CTLREG_1_REG_SPARE0",
    "CTLREG_1_REG_SPARE1",
    "CTLREG_REG_SPARE",
    "CTRL_REG",
    "DEBUG_CONGESTION",
    "DEBUG_REG",
    "DEBUG_STS",
    "DEFAULT_1Q_TAG",
    "DEFAULT_1Q_TAG_IMP",
    "DEFAULT_1Q_TAG_P7",
    "DEF_PORT_QOS_CFG",
    "DF_TIMER",
    "DIAGNOSIS",
    "DIRECT_CTRL_PIN",
    "DIRECT_INPUT_CTRL_VALUE",
    "DIS_LEARN",
    "DMA_CTRL",
    "DMA_LPB_BUF_ADDR",
    "DMA_LPB_BUF_SIZE",
    "DOS_ATTACK_FILTER_DROP_CTL",
    "DOS_ATTACK_FILTER_EVENT",
    "DOS_CTRL",
    "DOS_DIS_LRN_REG",
    "DOS_REG_SPARE0",
    "DOS_REG_SPARE1",
    "DPLL_DB_LSB",
    "DPLL_DB_MSB",
    "DPLL_DB_SEL",
    "DP_CTRL",
    "DSCP2TC_DP_MAP0",
    "DSCP2TC_DP_MAP1",
    "DSCP2TC_DP_MAP2",
    "DSCP2TC_DP_MAP3",
    "DSCP2TC_DP_MAP4",
    "DSCP2TC_DP_MAP5",
    "DSCP2TC_DP_MAP6",
    "DSCP2TC_DP_MAP7",
    "DTAG_GLO_CTL",
    "DTAG_TPID",
    "DUPSTS",
    "EAP_DIP",
    "EAP_GLO_CON",
    "EAP_MULTI_ADDR_CTRL",
    "EAP_PORT_CTL",
    "EAV_LNK_STATUS",
    "EEE_CTL_REG_SPARE0",
    "EEE_CTL_REG_SPARE1",
    "EEE_DEBUG",
    "EEE_EN_CTRL",
    "EEE_GLB_CONG_TH",
    "EEE_LINK_DLY_TIMER",
    "EEE_LPI_ASSERT",
    "EEE_LPI_DURATION",
    "EEE_LPI_EVENT",
    "EEE_LPI_INDICATE",
    "EEE_LPI_SYMBOL_TX_DISABLE",
    "EEE_MIN_LP_TIMER_G",
    "EEE_MIN_LP_TIMER_G_IMP",
    "EEE_MIN_LP_TIMER_G_P7",
    "EEE_MIN_LP_TIMER_H",
    "EEE_MIN_LP_TIMER_H_IMP",
    "EEE_MIN_LP_TIMER_H_P7",
    "EEE_PHY_CTRL",
    "EEE_PIPELINE_TIMER",
    "EEE_RX_IDLE_SYMBOL",
    "EEE_SLEEP_TIMER_G",
    "EEE_SLEEP_TIMER_G_IMP",
    "EEE_SLEEP_TIMER_G_P7",
    "EEE_SLEEP_TIMER_H",
    "EEE_SLEEP_TIMER_H_IMP",
    "EEE_SLEEP_TIMER_H_P7",
    "EEE_STATE",
    "EEE_TXQ_CONG_TH",
    "EEE_TXQ_CONG_TH6",
    "EEE_TXQ_CONG_TH7",
    "EEE_WAKE_TIMER_G",
    "EEE_WAKE_TIMER_G_IMP",
    "EEE_WAKE_TIMER_G_P7",
    "EEE_WAKE_TIMER_H",
    "EEE_WAKE_TIMER_H_IMP",
    "EEE_WAKE_TIMER_H_P7",
    "EGMIRCTL",
    "EGMIRDIV",
    "EGMIRMAC",
    "EGRESS_NAVB_PKT_TC2PCP_MAP",
    "EGRESS_NAVB_PKT_TC2PCP_MAP_IMP",
    "EGRESS_NRESE_PKT_TC2PCP_MAP",
    "EGRESS_NRESE_PKT_TC2PCP_MAP_IMP",
    "EGRESS_PKT_TC2PCP_MAP",
    "EGRESS_PKT_TC2PCP_MAP_IMP",
    "EGRESS_PKT_TC2PCP_MAP_P7",
    "EGRESS_RMON",
    "EGRESS_SFLOW",
    "EGRESS_SHAPER_CTLREG_REG_SPARE0",
    "EGRESS_SHAPER_CTLREG_REG_SPARE1",
    "EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0",
    "EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1",
    "EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0",
    "EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1",
    "EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0",
    "EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1",
    "EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0",
    "EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1",
    "EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0",
    "EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1",
    "EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0",
    "EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1",
    "EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0",
    "EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1",
    "EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0",
    "EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1",
    "EGRESS_VID_RMK_TBL_ACS",
    "EGRESS_VID_RMK_TBL_DATA",
    "ENG_DET_INT_EN",
    "ENG_DET_STS",
    "ENG_DET_STS_CHG",
    "EN_IMP_CONG_REMAP",
    "EN_IMP_HIGH_RATE",
    "EN_TOTAL_MC_DROP_IMP",
    "EQZ_CTRL",
    "EXP_PORT",
    "E_ANADV",
    "E_ANEXP",
    "E_ANLPA",
    "E_ANNXP",
    "E_LPNXP",
    "E_MIICTL",
    "E_MIISTS",
    "E_PHYIDH",
    "E_PHYIDL",
    "FAST_AGE_CTL",
    "FAST_AGE_CTRL",
    "FAST_AGE_PORT",
    "FAST_AGE_VID",
    "FAST_AGING_CTL",
    "FAST_AGING_PORT",
    "FAST_AGING_VID",
    "FCON_BCST_TH_CTRL",
    "FCON_DIAG_CTRL",
    "FCON_DLF_TH_CTRL",
    "FCON_FLOWCON_STATUS2",
    "FCON_FLOWCON_STATUS3",
    "FCON_FLOWCON_STATUS4",
    "FCON_FLOWCON_STATUS5",
    "FCON_FLOWCON_STATUS7",
    "FCON_FLOWCON_STATUS9",
    "FCON_FLOWCON_STATUS10",
    "FCON_FLOWCON_STATUS11",
    "FCON_FLOWCON_STATUS12",
    "FCON_FLOWMIX",
    "FCON_GLOB_TH_CTRL_1",
    "FCON_GLOB_TH_CTRL_2",
    "FCON_MISC_CTRL",
    "FCON_MISC_TXFLOW_CTRL",
    "FCON_PERQ_TXDROP_CTRL",
    "FCON_Q0_100_TH_CTRL_1",
    "FCON_Q0_100_TH_CTRL_2",
    "FCON_Q0_TXDSC_CTRL_3",
    "FCON_Q1_100_TH_CTRL_1",
    "FCON_Q1_100_TH_CTRL_2",
    "FCON_Q1_TXDSC_CTRL_3",
    "FCON_Q2_100_TH_CTRL_1",
    "FCON_Q2_100_TH_CTRL_2",
    "FCON_Q2_TXDSC_CTRL_3",
    "FCON_Q3_100_TH_CTRL_1",
    "FCON_Q3_100_TH_CTRL_2",
    "FCON_Q3_TXDSC_CTRL_3",
    "FCON_RSRV_BUFNUM",
    "FCON_RXBASE_BUFNUM",
    "FCON_RX_FCON_CTRL",
    "FCON_SPARE0",
    "FCON_SPARE1",
    "FCON_SPARE2",
    "FCON_TXQ_FULL_TH",
    "FC_CHIP_INFO",
    "FC_CONG_BUF_ERR_HIS",
    "FC_CONG_PORTMAP01",
    "FC_CONG_PORTMAP8",
    "FC_CONG_PORTMAP23",
    "FC_CONG_PORTMAP45",
    "FC_CONG_PORTMAP67",
    "FC_CONG_PORTMAP_P7",
    "FC_CONG_PORTMAP_P8",
    "FC_CONG_PORTMAP_PN",
    "FC_CTRL_MODE",
    "FC_CTRL_PORT",
    "FC_DIAG_CTRL",
    "FC_FRM_DROP_REG",
    "FC_GIGA_INFO",
    "FC_GIGA_PORTMAP",
    "FC_IMP0_REG_SPARE0",
    "FC_IMP0_REG_SPARE1",
    "FC_IMP0_TOTAL_THD_DROP_QN",
    "FC_IMP0_TOTAL_THD_HYST_QN",
    "FC_IMP0_TOTAL_THD_PAUSE_QN",
    "FC_IMP0_TXQ_THD_DROP_QN",
    "FC_IMP0_TXQ_THD_HYST_QN",
    "FC_IMP0_TXQ_THD_PAUSE_QN",
    "FC_IMP0_TXQ_THD_RSV_QN",
    "FC_IMP_THRESH_ADJUST_Q",
    "FC_LAN_TOTAL_THD_DROP_QN",
    "FC_LAN_TOTAL_THD_HYST_QN",
    "FC_LAN_TOTAL_THD_PAUSE_QN",
    "FC_LAN_TXQ_THD_DROP_QN",
    "FC_LAN_TXQ_THD_HYST_QN",
    "FC_LAN_TXQ_THD_PAUSE_QN",
    "FC_LAN_TXQ_THD_RSV_QN",
    "FC_LINK_PORTMAP",
    "FC_MCAST_DROP_CTRL",
    "FC_MON_TXQ",
    "FC_OOB_PAUSE_EN",
    "FC_PAUSE_DROP_CTRL",
    "FC_PAUSE_HIS",
    "FC_PEAK_RXBYTE",
    "FC_PEAK_RX_CNT",
    "FC_PEAK_TOTAL_USED",
    "FC_PEAK_TXQ",
    "FC_PEAK_TXQ_45",
    "FC_Q45_CONG_PORTMAP_8",
    "FC_Q45_CONG_PORTMAP_0123",
    "FC_Q45_CONG_PORTMAP_4567",
    "FC_RXBUF_ERR_HIS",
    "FC_RXPAUSE_HIS",
    "FC_RX_HYST",
    "FC_RX_HYST_THD",
    "FC_RX_MAX_PTR",
    "FC_RX_PAUSE_HIS",
    "FC_RX_RSRV",
    "FC_RX_RSV_THD",
    "FC_RX_RUNOFF",
    "FC_SPARE_ONE_REG",
    "FC_SPARE_REG",
    "FC_SPARE_ZERO_REG",
    "FC_TOTAL_CONG_PORTMAP_P7",
    "FC_TOTAL_CONG_PORTMAP_P8",
    "FC_TOTAL_CONG_PORTMAP_PN",
    "FC_TOTAL_TH_DROP_Q",
    "FC_TOTAL_TH_DROP_Q45",
    "FC_TOTAL_TH_DROP_Q_IMP",
    "FC_TOTAL_TH_DROP_Q_WAN",
    "FC_TOTAL_TH_HYST_Q",
    "FC_TOTAL_TH_HYST_Q45",
    "FC_TOTAL_TH_HYST_Q_IMP",
    "FC_TOTAL_TH_HYST_Q_WAN",
    "FC_TOTAL_TH_PAUSE_Q",
    "FC_TOTAL_TH_PAUSE_Q45",
    "FC_TOTAL_TH_PAUSE_Q_IMP",
    "FC_TOTAL_TH_PAUSE_Q_WAN",
    "FC_TOTAL_TH_RSRV_Q",
    "FC_TOTAL_USED",
    "FC_TXPAUSE_HIS",
    "FC_TXQ_CONG_PORTMAP_P7",
    "FC_TXQ_CONG_PORTMAP_P8",
    "FC_TXQ_CONG_PORTMAP_PN",
    "FC_TXQ_THD_PAUSE_OFF",
    "FC_TXQ_TH_DROP_Q",
    "FC_TXQ_TH_DROP_Q45",
    "FC_TXQ_TH_DROP_Q_IMP",
    "FC_TXQ_TH_DROP_Q_WAN",
    "FC_TXQ_TH_PAUSE_Q",
    "FC_TXQ_TH_PAUSE_Q45",
    "FC_TXQ_TH_PAUSE_Q_IMP",
    "FC_TXQ_TH_PAUSE_Q_WAN",
    "FC_TXQ_TH_RSRV_Q",
    "FC_TXQ_TH_RSRV_Q45",
    "FC_TXQ_TH_RSRV_Q_IMP",
    "FC_TXQ_TH_RSRV_Q_WAN",
    "FC_TX_QUANTUM_PAUSE_HIS",
    "FC_WAN_IMP1_REG_SPARE0",
    "FC_WAN_IMP1_REG_SPARE1",
    "FC_WAN_IMP1_TOTAL_THD_DROP_QN",
    "FC_WAN_IMP1_TOTAL_THD_HYST_QN",
    "FC_WAN_IMP1_TOTAL_THD_PAUSE_QN",
    "FC_WAN_IMP1_TXQ_THD_DROP_QN",
    "FC_WAN_IMP1_TXQ_THD_HYST_QN",
    "FC_WAN_IMP1_TXQ_THD_PAUSE_QN",
    "FC_WAN_IMP1_TXQ_THD_RSV_QN",
    "FLOW_MON_BUS",
    "FM_MEMADR",
    "FM_MEMDAT0",
    "FM_MEMDAT1",
    "FM_MEMDAT2",
    "FM_MEMDAT3",
    "FM_SIZE_CTL",
    "FORCE_FRAME_DROP",
    "GARLCFG",
    "GENMEM_ADDR",
    "GENMEM_CTL",
    "GENMEM_DATA0",
    "GENMEM_DATA1",
    "GLB_OVERFLOW_DROP_PKT_CNT",
    "GLB_VLAN_ING_FILTER_CTL",
    "GLOBAL_CONGESTION_CTRL",
    "GLOBAL_TRUNK_CTL",
    "GMII_IO_DS_SEL0",
    "GMII_IO_DS_SEL1",
    "GMII_IO_SR_CTL",
    "GMNGCFG",
    "GREEN_MODE_DATA",
    "GREEN_MODE_DEBUG",
    "GREEN_MODE_SELECT",
    "GROUP_CTRL",
    "GRPADDR1",
    "GRPADDR2",
    "G_ANADV",
    "G_ANADV_EXT",
    "G_ANADV_EXT_P4",
    "G_ANADV_EXT_P5",
    "G_ANADV_EXT_P7",
    "G_ANADV_EXT_PN",
    "G_ANADV_P7",
    "G_ANEXP",
    "G_ANEXP_EXT",
    "G_ANEXP_EXT_P4",
    "G_ANEXP_EXT_P5",
    "G_ANEXP_EXT_P7",
    "G_ANEXP_EXT_PN",
    "G_ANEXP_P7",
    "G_ANLPA",
    "G_ANLPA_EXT",
    "G_ANLPA_EXT_P4",
    "G_ANLPA_EXT_P5",
    "G_ANLPA_EXT_P7",
    "G_ANLPA_EXT_PN",
    "G_ANLPA_P7",
    "G_ANNXP",
    "G_ANNXP_EXT",
    "G_ANNXP_EXT_P4",
    "G_ANNXP_EXT_P5",
    "G_ANNXP_EXT_P7",
    "G_ANNXP_EXT_PN",
    "G_ANNXP_P7",
    "G_AUX_CTL",
    "G_AUX_CTL_EXT",
    "G_AUX_CTL_EXT_P4",
    "G_AUX_CTL_EXT_P5",
    "G_AUX_CTL_EXT_P7",
    "G_AUX_CTL_EXT_PN",
    "G_AUX_CTL_P7",
    "G_AUX_STS",
    "G_AUX_STS_EXT",
    "G_AUX_STS_EXT_P4",
    "G_AUX_STS_EXT_P5",
    "G_AUX_STS_EXT_P7",
    "G_AUX_STS_EXT_PN",
    "G_AUX_STS_P7",
    "G_B1000T_CTL",
    "G_B1000T_CTL_EXT",
    "G_B1000T_CTL_EXT_P4",
    "G_B1000T_CTL_EXT_P5",
    "G_B1000T_CTL_EXT_P7",
    "G_B1000T_CTL_EXT_PN",
    "G_B1000T_CTL_P7",
    "G_B1000T_STS",
    "G_B1000T_STS_EXT",
    "G_B1000T_STS_EXT_P4",
    "G_B1000T_STS_EXT_P5",
    "G_B1000T_STS_EXT_P7",
    "G_B1000T_STS_EXT_PN",
    "G_B1000T_STS_P7",
    "G_DSP_COEFFICIENT",
    "G_DSP_COEFFICIENT_ADDR",
    "G_DSP_COEFFICIENT_ADDR_EXT",
    "G_DSP_COEFFICIENT_ADDR_EXT_P4",
    "G_DSP_COEFFICIENT_ADDR_EXT_P5",
    "G_DSP_COEFFICIENT_ADDR_EXT_P7",
    "G_DSP_COEFFICIENT_ADDR_EXT_PN",
    "G_DSP_COEFFICIENT_ADDR_P7",
    "G_DSP_COEFFICIENT_EXT",
    "G_DSP_COEFFICIENT_EXT_P4",
    "G_DSP_COEFFICIENT_EXT_P5",
    "G_DSP_COEFFICIENT_EXT_P7",
    "G_DSP_COEFFICIENT_EXT_PN",
    "G_DSP_COEFFICIENT_P7",
    "G_EXP_ACCESS",
    "G_EXP_DATA",
    "G_EXT_STS",
    "G_EXT_STS_EXT",
    "G_EXT_STS_EXT_P4",
    "G_EXT_STS_EXT_P5",
    "G_EXT_STS_EXT_P7",
    "G_EXT_STS_EXT_PN",
    "G_EXT_STS_P7",
    "G_FALSE_CARR_CNT",
    "G_FALSE_CARR_CNT_EXT",
    "G_FALSE_CARR_CNT_EXT_P4",
    "G_FALSE_CARR_CNT_EXT_P5",
    "G_FALSE_CARR_CNT_EXT_P7",
    "G_FALSE_CARR_CNT_EXT_PN",
    "G_FALSE_CARR_CNT_P7",
    "G_INTERRUPT_MSK",
    "G_INTERRUPT_MSK_EXT",
    "G_INTERRUPT_MSK_EXT_P4",
    "G_INTERRUPT_MSK_EXT_P5",
    "G_INTERRUPT_MSK_EXT_P7",
    "G_INTERRUPT_MSK_EXT_PN",
    "G_INTERRUPT_MSK_P7",
    "G_INTERRUPT_STS",
    "G_INTERRUPT_STS_EXT",
    "G_INTERRUPT_STS_EXT_P4",
    "G_INTERRUPT_STS_EXT_P5",
    "G_INTERRUPT_STS_EXT_P7",
    "G_INTERRUPT_STS_EXT_PN",
    "G_INTERRUPT_STS_P7",
    "G_LPNXP",
    "G_LPNXP_EXT",
    "G_LPNXP_EXT_P4",
    "G_LPNXP_EXT_P5",
    "G_LPNXP_EXT_P7",
    "G_LPNXP_EXT_PN",
    "G_LPNXP_P7",
    "G_MASTER_SLAVE_SEED",
    "G_MASTER_SLAVE_SEED_EXT",
    "G_MASTER_SLAVE_SEED_EXT_P4",
    "G_MASTER_SLAVE_SEED_EXT_P5",
    "G_MASTER_SLAVE_SEED_EXT_P7",
    "G_MASTER_SLAVE_SEED_EXT_PN",
    "G_MASTER_SLAVE_SEED_P7",
    "G_MIICTL",
    "G_MIICTL_EXT",
    "G_MIICTL_EXT_P4",
    "G_MIICTL_EXT_P5",
    "G_MIICTL_EXT_P7",
    "G_MIICTL_EXT_PN",
    "G_MIICTL_P7",
    "G_MIISTS",
    "G_MIISTS_EXT",
    "G_MIISTS_EXT_P4",
    "G_MIISTS_EXT_P5",
    "G_MIISTS_EXT_P7",
    "G_MIISTS_EXT_PN",
    "G_MIISTS_P7",
    "G_MISC_SHADOW",
    "G_MISC_SHADOW_EXT",
    "G_MISC_SHADOW_EXT_P4",
    "G_MISC_SHADOW_EXT_P5",
    "G_MISC_SHADOW_EXT_P7",
    "G_MISC_SHADOW_EXT_PN",
    "G_MISC_SHADOW_P7",
    "G_PCTL",
    "G_PHYIDH",
    "G_PHYIDH_EXT",
    "G_PHYIDH_EXT_P4",
    "G_PHYIDH_EXT_P5",
    "G_PHYIDH_EXT_P7",
    "G_PHYIDH_EXT_PN",
    "G_PHYIDH_P7",
    "G_PHYIDL",
    "G_PHYIDL_EXT",
    "G_PHYIDL_EXT_P4",
    "G_PHYIDL_EXT_P5",
    "G_PHYIDL_EXT_P7",
    "G_PHYIDL_EXT_PN",
    "G_PHYIDL_P7",
    "G_PHY_EXT_CTL",
    "G_PHY_EXT_CTL_EXT",
    "G_PHY_EXT_CTL_EXT_P4",
    "G_PHY_EXT_CTL_EXT_P5",
    "G_PHY_EXT_CTL_EXT_P7",
    "G_PHY_EXT_CTL_EXT_PN",
    "G_PHY_EXT_CTL_P7",
    "G_PHY_EXT_STS",
    "G_PHY_EXT_STS_EXT",
    "G_PHY_EXT_STS_EXT_P4",
    "G_PHY_EXT_STS_EXT_P5",
    "G_PHY_EXT_STS_EXT_P7",
    "G_PHY_EXT_STS_EXT_PN",
    "G_PHY_EXT_STS_P7",
    "G_REC_ERR_CNT",
    "G_REC_ERR_CNT_EXT",
    "G_REC_ERR_CNT_EXT_P4",
    "G_REC_ERR_CNT_EXT_P5",
    "G_REC_ERR_CNT_EXT_P7",
    "G_REC_ERR_CNT_EXT_PN",
    "G_REC_ERR_CNT_P7",
    "G_REC_NOTOK_CNT",
    "G_REC_NOTOK_CNT_EXT",
    "G_REC_NOTOK_CNT_EXT_P4",
    "G_REC_NOTOK_CNT_EXT_P5",
    "G_REC_NOTOK_CNT_EXT_P7",
    "G_REC_NOTOK_CNT_EXT_PN",
    "G_REC_NOTOK_CNT_P7",
    "G_TEST1",
    "G_TEST2",
    "G_TEST1_EXT",
    "G_TEST1_EXT_P4",
    "G_TEST1_EXT_P5",
    "G_TEST1_EXT_P7",
    "G_TEST1_EXT_PN",
    "G_TEST1_P7",
    "G_TEST2_EXT",
    "G_TEST2_EXT_P4",
    "G_TEST2_EXT_P5",
    "G_TEST2_EXT_P7",
    "G_TEST2_EXT_PN",
    "G_TEST2_P7",
    "HEARTBEAT_N",
    "HL_PRTC_CTRL",
    "HNDRD_ACTL",
    "HNDRD_ASTS",
    "HNDRD_FCSCNT",
    "HNDRD_RECNT",
    "IDDQ_CTRL",
    "IEEE8021S_REG_SPARE0",
    "IEEE8021S_REG_SPARE1",
    "IEEE8021X_REG_SPARE0",
    "IEEE8021X_REG_SPARE1",
    "IFG_BYTES",
    "IGMIRCTL",
    "IGMIRDIV",
    "IGMIRMAC",
    "IMP0_PRT_ID",
    "IMP1_EGRESS_RATE_CTRL_CFG_REG",
    "IMP1_PRT_ID",
    "IMP_CTL",
    "IMP_EGRESS_PKT_TC2CPCP_MAP",
    "IMP_EGRESS_PKT_TC2PCP_MAP",
    "IMP_EGRESS_RATE_CTRL_CFG_REG",
    "IMP_LEVEL1_QOS_WEIGHT",
    "IMP_LEVEL2_QOS_WEIGHT",
    "IMP_LOW_QUEUE_MAX_REFRESH",
    "IMP_LOW_QUEUE_MAX_THD_SEL",
    "IMP_LOW_QUEUE_SHAPER_STS",
    "IMP_PCP2TC",
    "IMP_PCP2TC_DEI0",
    "IMP_PCP2TC_DEI1",
    "IMP_PCTL",
    "IMP_PORT_RED_BYTE_DROP_CNTR",
    "IMP_PORT_RED_PKT_DROP_CNTR",
    "IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESH",
    "IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL",
    "IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESH",
    "IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL",
    "IMP_PORT_SHAPER_STS",
    "IMP_QOS_PRI_CTL",
    "IMP_QOS_WEIGHT",
    "IMP_QUEUE0_MAX_PACKET_REFRESH",
    "IMP_QUEUE0_MAX_PACKET_THD_SEL",
    "IMP_QUEUE0_MAX_REFRESH",
    "IMP_QUEUE0_MAX_THD_SEL",
    "IMP_QUEUE0_SHAPER_STS",
    "IMP_QUEUE1_MAX_PACKET_REFRESH",
    "IMP_QUEUE1_MAX_PACKET_THD_SEL",
    "IMP_QUEUE1_MAX_REFRESH",
    "IMP_QUEUE1_MAX_THD_SEL",
    "IMP_QUEUE1_SHAPER_STS",
    "IMP_QUEUE2_MAX_PACKET_REFRESH",
    "IMP_QUEUE2_MAX_PACKET_THD_SEL",
    "IMP_QUEUE2_MAX_REFRESH",
    "IMP_QUEUE2_MAX_THD_SEL",
    "IMP_QUEUE2_SHAPER_STS",
    "IMP_QUEUE3_MAX_PACKET_REFRESH",
    "IMP_QUEUE3_MAX_PACKET_THD_SEL",
    "IMP_QUEUE3_MAX_REFRESH",
    "IMP_QUEUE3_MAX_THD_SEL",
    "IMP_QUEUE3_SHAPER_STS",
    "IMP_QUEUE4_MAX_PACKET_REFRESH",
    "IMP_QUEUE4_MAX_PACKET_THD_SEL",
    "IMP_QUEUE4_MAX_REFRESH",
    "IMP_QUEUE4_MAX_THD_SEL",
    "IMP_QUEUE4_SHAPER_STS",
    "IMP_QUEUE5_MAX_PACKET_REFRESH",
    "IMP_QUEUE5_MAX_PACKET_THD_SEL",
    "IMP_QUEUE5_MAX_REFRESH",
    "IMP_QUEUE5_MAX_THD_SEL",
    "IMP_QUEUE5_SHAPER_STS",
    "IMP_QUEUE6_MAX_PACKET_REFRESH",
    "IMP_QUEUE6_MAX_PACKET_THD_SEL",
    "IMP_QUEUE6_MAX_REFRESH",
    "IMP_QUEUE6_MAX_THD_SEL",
    "IMP_QUEUE6_SHAPER_STS",
    "IMP_QUEUE7_MAX_PACKET_REFRESH",
    "IMP_QUEUE7_MAX_PACKET_THD_SEL",
    "IMP_QUEUE7_MAX_REFRESH",
    "IMP_QUEUE7_MAX_THD_SEL",
    "IMP_QUEUE7_SHAPER_STS",
    "IMP_RGMII_CTL_GP",
    "IMP_RGMII_TIME_DLY_GP",
    "IMP_SLEEP_STS",
    "IMP_SLEEP_TIMER",
    "IMP_SOFTWARE_EGRESS_CTRL",
    "IMP_TC2COS_MAP",
    "IMP_TC_SEL_TABLE",
    "INGRESS_RMON",
    "INGRESS_SFLOW",
    "INGRESS_SFLOW_PORT",
    "INRANGEERRCOUNT",
    "INRANGEERRPKTS",
    "INTERNAL_CPU_DEBUG",
    "INTERNAL_CPU_MII_PORT_CONTROL",
    "INTERNAL_CPU_MMR_ADDRESS",
    "INTERNAL_CPU_MMR_DATA",
    "INTERRUPT",
    "INTERRUPT_EXT_P5",
    "INT_EN",
    "INT_MASK",
    "INT_STAT",
    "INT_STS",
    "INT_TRIGGER",
    "IN_CPU_CTRL",
    "IO_DS_SEL0",
    "IO_DS_SEL2",
    "IO_SR_CTL",
    "IPG_SHRINK_2G_WA",
    "IPG_SHRNK_CTRL",
    "IRC_ALARM_THD",
    "IRC_VIRTUAL_ZERO_THD",
    "ISP_SEL_PORTMAP",
    "ISP_TPID",
    "ISP_VID",
    "IVM_EVM_HIT_ENTRY",
    "JOIN_ALL_VLAN_EN",
    "JUMBOPKT",
    "JUMBO_CTRL_REG_SPARE0",
    "JUMBO_CTRL_REG_SPARE1",
    "JUMBO_PORT_MASK",
    "L4PORT_RANGE_CHECKER",
    "LCPLL_CTRL_H",
    "LCPLL_CTRL_L",
    "LCPLL_STATE_OUTPUT",
    "LEDA_ST",
    "LEDB_ST",
    "LEDC_ST",
    "LEDD_ST",
    "LED_CONTROL",
    "LED_EN_MAP",
    "LED_FLSH_CTL",
    "LED_FUNC0_CTL",
    "LED_FUNC0_EXTD_CTL",
    "LED_FUNC1_CTL",
    "LED_FUNC1_EXTD_CTL",
    "LED_FUNC_MAP",
    "LED_MODE_MAP_0",
    "LED_MODE_MAP_1",
    "LED_OPTIONS",
    "LED_OUTPUT_ENABLE",
    "LED_PORTMAP",
    "LED_REFLSH_CTL",
    "LINK_STS_INT_EN",
    "LNKSTS",
    "LNKSTSCHG",
    "LOW_POWER_CTRL",
    "LOW_POWER_EXP1",
    "LOW_QUEUE_AVB_SHAPING_MODE",
    "LOW_QUEUE_SHAPER_ENABLE",
    "LPDET_CFG",
    "LPDET_REG_SPARE0",
    "LPDET_REG_SPARE1",
    "LPDET_SA",
    "LPI_STS_CHG_INT_EN",
    "LPNXP",
    "LPNXP_EXT_P5",
    "LP_STA_GP",
    "LRN_CNT_CTL",
    "LSA_MII_PORT",
    "LSA_PORT",
    "LSA_PORT7",
    "MAC2VLAN_CTL",
    "MAC_FM_DROP_CTL",
    "MAC_LIMIT_REG_SPARE0",
    "MAC_LIMIT_REG_SPARE1",
    "MAC_TRUNK_CTL",
    "MARLA_FWD_ENTRY0",
    "MARLA_FWD_ENTRY1",
    "MARLA_SRCH_RSLT",
    "MAX_ICMPV4_SIZE",
    "MAX_ICMPV4_SIZE_REG",
    "MAX_ICMPV6_SIZE",
    "MAX_ICMPV6_SIZE_REG",
    "MDC_EXTEND_CTRL",
    "MDIO_ADDR_P",
    "MDIO_ADDR_P8",
    "MDIO_ADDR_WAN",
    "MDIO_BASE_ADDR",
    "MDIO_DIRECT_ACCESS",
    "MDIO_IMP_ADDR",
    "MDIO_PORT4_ADDR",
    "MDIO_PORT7_ADDR",
    "MDIO_PORT_ADDR",
    "MDIO_WAN_ADDR",
    "MEMORY_TEST_CTRL",
    "MEMORY_TEST_CTRL_1",
    "MEM_ADDR",
    "MEM_ADDR_0",
    "MEM_ADDR_1",
    "MEM_ADDR_2",
    "MEM_ADDR_3",
    "MEM_ARL_HIGH",
    "MEM_ARL_LOW",
    "MEM_BFC_ADDR",
    "MEM_BFC_DATA",
    "MEM_BTM_DATA",
    "MEM_BTM_DATA0",
    "MEM_BTM_DATA1",
    "MEM_CTRL",
    "MEM_DATA_0",
    "MEM_DATA_1",
    "MEM_DATA_2",
    "MEM_DATA_3",
    "MEM_DATA_4",
    "MEM_DATA_5",
    "MEM_DATA_6",
    "MEM_DATA_7",
    "MEM_DATA_HIGH",
    "MEM_DATA_LOW",
    "MEM_DEBUG_DATA_0_0",
    "MEM_DEBUG_DATA_0_1",
    "MEM_DEBUG_DATA_1_0",
    "MEM_DEBUG_DATA_1_1",
    "MEM_ECC_ERR_INT_EN",
    "MEM_ECC_ERR_INT_STS",
    "MEM_FRM_ADDR",
    "MEM_FRM_DATA0",
    "MEM_FRM_DATA1",
    "MEM_FRM_DATA2",
    "MEM_FRM_DATA3",
    "MEM_INDEX",
    "MEM_KEY_0",
    "MEM_KEY_1",
    "MEM_KEY_2",
    "MEM_KEY_3",
    "MEM_KEY_4",
    "MEM_KEY_5",
    "MEM_KEY_6",
    "MEM_KEY_7",
    "MEM_MARL_HIGH",
    "MEM_MARL_LOW",
    "MEM_MISC_CTRL",
    "MEM_PSM_VDD_CTRL",
    "MEM_REG_SPARE0",
    "MEM_REG_SPARE1",
    "MEM_SRCH_ADDR_0",
    "MEM_SRCH_CTRL",
    "MEM_SRCH_DATA_0",
    "MEM_SRCH_DATA_1",
    "MEM_SRCH_INDEX",
    "MEM_SRCH_KEY_2",
    "MEM_TEST_CTL",
    "MEM_TEST_CTRL0",
    "MEM_TEST_CTRL1",
    "MEM_TEST_CTRL2",
    "MEM_TEST_CTRL3",
    "MEM_TEST_CTRL4",
    "MEM_TEST_CTRL5",
    "MEM_TEST_CTRL_0",
    "MEM_TEST_CTRL_1",
    "MEM_TEST_CTRL_2",
    "MEM_TEST_CTRL_3",
    "MIBDIGA_PAGE",
    "MIBKILLOVR",
    "MIB_GD_FM_MAX_SIZE",
    "MIB_PORT_SEL",
    "MIB_SNAPSHOT_CTL",
    "MIICTL",
    "MIICTL_EXT_P5",
    "MIISTS",
    "MIISTS_EXT_P5",
    "MII_PCTL",
    "MINIMUM_TCP_HDR_SZ",
    "MIN_TCP_HEADER_SIZE",
    "MIRCAPCTL",
    "MIRRORCTL",
    "MLF_DROP_MAP",
    "MLF_IPMC_FWD_MAP",
    "MNGMODE_REG_SPARE0",
    "MNGMODE_REG_SPARE1",
    "MNGPID",
    "MODEL_ID",
    "MODULE_ID0",
    "MODULE_ID1",
    "MONITOR_TOTAL_BUF_USED_COUNT",
    "MONITOR_TXQ0_BUF_USED_COUNT",
    "MONITOR_TXQ1_BUF_USED_COUNT",
    "MONITOR_TXQ2_BUF_USED_COUNT",
    "MONITOR_TXQ3_BUF_USED_COUNT",
    "MONITOR_TXQ4_BUF_USED_COUNT",
    "MONITOR_TXQ5_BUF_USED_COUNT",
    "MONITOR_TXQ6_BUF_USED_COUNT",
    "MONITOR_TXQ7_BUF_USED_COUNT",
    "MONITOR_TX_PORT_CTRL",
    "MPORTVEC0",
    "MPORTVEC1",
    "MPORTVEC2",
    "MPORTVEC3",
    "MPORTVEC4",
    "MPORTVEC5",
    "MR_STA",
    "MST_AGE",
    "MST_CON",
    "MST_TAB",
    "MST_TBL",
    "MULTIPORT_ADDR0",
    "MULTIPORT_ADDR1",
    "MULTIPORT_ADDR2",
    "MULTIPORT_ADDR3",
    "MULTIPORT_ADDR4",
    "MULTIPORT_ADDR5",
    "MULTI_PORT_CTL",
    "NEW_CONTROL",
    "NEW_CTRL",
    "NEW_PRI_MAP",
    "NSE_DPLL_1",
    "NSE_DPLL_4",
    "NSE_DPLL_5",
    "NSE_DPLL_6",
    "NSE_DPLL_2_N",
    "NSE_DPLL_3_N",
    "NSE_DPLL_7_N",
    "NSE_NCO_4",
    "NSE_NCO_6",
    "NSE_NCO_1_N",
    "NSE_NCO_2_N",
    "NSE_NCO_3_0",
    "NSE_NCO_3_1",
    "NSE_NCO_3_2",
    "NSE_NCO_5_0",
    "NSE_NCO_5_1",
    "NSE_NCO_5_2",
    "NSE_NCO_7_0",
    "NSE_NCO_7_1",
    "OOB_PAUSE_EN",
    "OTHER_CHECKER",
    "OTHER_OTPID",
    "OTHER_TABLE_DATA0",
    "OTHER_TABLE_DATA1",
    "OTHER_TABLE_DATA2",
    "OTHER_TABLE_INDEX",
    "OTP_ADDR_REG",
    "OTP_CTL_REG",
    "OTP_CTL_REG_SPARE0",
    "OTP_CTL_REG_SPARE1",
    "OTP_RD_DATA",
    "OTP_STS_REG",
    "OTP_WR_DATA",
    "OUTOFRANGEERRPKTS",
    "OUTRANGEERRCOUNT",
    "P1588_CTRL",
    "P4_RGMII_TIME_DLY_GP",
    "P5_RGMII_TIME_DLY_GP",
    "P7_CTL",
    "P7_EGRESS_PKT_TC2CPCP_MAP",
    "P7_EGRESS_PKT_TC2PCP_MAP",
    "P7_LEVEL1_QOS_WEIGHT",
    "P7_LEVEL2_QOS_WEIGHT",
    "P7_LOW_QUEUE_MAX_REFRESH",
    "P7_LOW_QUEUE_MAX_THD_SEL",
    "P7_LOW_QUEUE_SHAPER_STS",
    "P7_PCP2TC",
    "P7_PCP2TC_DEI0",
    "P7_PCP2TC_DEI1",
    "P7_PORT_RED_BYTE_DROP_CNTR",
    "P7_PORT_RED_PKT_DROP_CNTR",
    "P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESH",
    "P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL",
    "P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESH",
    "P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL",
    "P7_PORT_SHAPER_STS",
    "P7_QOS_PRI_CTL",
    "P7_QOS_WEIGHT",
    "P7_QUEUE0_MAX_PACKET_REFRESH",
    "P7_QUEUE0_MAX_PACKET_THD_SEL",
    "P7_QUEUE0_MAX_REFRESH",
    "P7_QUEUE0_MAX_THD_SEL",
    "P7_QUEUE0_SHAPER_STS",
    "P7_QUEUE1_MAX_PACKET_REFRESH",
    "P7_QUEUE1_MAX_PACKET_THD_SEL",
    "P7_QUEUE1_MAX_REFRESH",
    "P7_QUEUE1_MAX_THD_SEL",
    "P7_QUEUE1_SHAPER_STS",
    "P7_QUEUE2_MAX_PACKET_REFRESH",
    "P7_QUEUE2_MAX_PACKET_THD_SEL",
    "P7_QUEUE2_MAX_REFRESH",
    "P7_QUEUE2_MAX_THD_SEL",
    "P7_QUEUE2_SHAPER_STS",
    "P7_QUEUE3_MAX_PACKET_REFRESH",
    "P7_QUEUE3_MAX_PACKET_THD_SEL",
    "P7_QUEUE3_MAX_REFRESH",
    "P7_QUEUE3_MAX_THD_SEL",
    "P7_QUEUE3_SHAPER_STS",
    "P7_QUEUE4_MAX_PACKET_REFRESH",
    "P7_QUEUE4_MAX_PACKET_THD_SEL",
    "P7_QUEUE4_MAX_REFRESH",
    "P7_QUEUE4_MAX_THD_SEL",
    "P7_QUEUE4_SHAPER_STS",
    "P7_QUEUE5_MAX_PACKET_REFRESH",
    "P7_QUEUE5_MAX_PACKET_THD_SEL",
    "P7_QUEUE5_MAX_REFRESH",
    "P7_QUEUE5_MAX_THD_SEL",
    "P7_QUEUE5_SHAPER_STS",
    "P7_QUEUE6_MAX_PACKET_REFRESH",
    "P7_QUEUE6_MAX_PACKET_THD_SEL",
    "P7_QUEUE6_MAX_REFRESH",
    "P7_QUEUE6_MAX_THD_SEL",
    "P7_QUEUE6_SHAPER_STS",
    "P7_QUEUE7_MAX_PACKET_REFRESH",
    "P7_QUEUE7_MAX_PACKET_THD_SEL",
    "P7_QUEUE7_MAX_REFRESH",
    "P7_QUEUE7_MAX_THD_SEL",
    "P7_QUEUE7_SHAPER_STS",
    "P7_TC2COS_MAP",
    "P7_TC_SEL_TABLE",
    "P7_WDRR_PENALTY",
    "P8_PCP2TC",
    "P8_WDRR_PENALTY",
    "PAGEREG",
    "PAUSESTS",
    "PAUSE_CAP",
    "PAUSE_FM_SA",
    "PAUSE_FRM_CTRL",
    "PAUSE_QUANTA",
    "PAUSE_ST_ADDR",
    "PAUSE_TIME_DEFAULT",
    "PAUSE_TIME_MAX",
    "PAUSE_TIME_MIN",
    "PAUSE_TIME_RESET_THD",
    "PAUSE_TIME_UPDATE_PERIOD",
    "PBB_PWRDWN_MON_CTRL",
    "PBB_PWRDWN_MON_N",
    "PBB_VBUFCNT_N",
    "PBPTRFIFO_0",
    "PBPTRFIFO_1",
    "PCP_VALUE_CTRL",
    "PDA_HOLD_TIME_CFG",
    "PDA_SETUP_TIME_CFG",
    "PDA_TIMEOUT_CFG",
    "PEAK_TEMP_MON_RESU",
    "PEAK_TOTAL_BUF_USED_COUNT",
    "PEAK_TXQ0_BUF_USED_COUNT",
    "PEAK_TXQ1_BUF_USED_COUNT",
    "PEAK_TXQ2_BUF_USED_COUNT",
    "PEAK_TXQ3_BUF_USED_COUNT",
    "PEAK_TXQ4_BUF_USED_COUNT",
    "PEAK_TXQ5_BUF_USED_COUNT",
    "PEAK_TXQ6_BUF_USED_COUNT",
    "PEAK_TXQ7_BUF_USED_COUNT",
    "PHYIDH",
    "PHYIDL",
    "PHYINFO_PHYIDH",
    "PHYINFO_PHYIDL",
    "PHYSCAN_CTL",
    "PHY_CTRL",
    "PHY_INT_STS",
    "PHY_LED_FUNC",
    "PHY_PLL_CTRL",
    "PHY_PWR_DOWN",
    "PHY_STS",
    "PID2TC",
    "PKTS1024TO1522OCTETS",
    "PKTS1024TOMAXOCTETS",
    "PKTS1024TOMAXPKTOCTETS",
    "PKTS128TO255OCTETS",
    "PKTS1523TO2047",
    "PKTS2048TO4095",
    "PKTS256TO511OCTETS",
    "PKTS4096TO8191",
    "PKTS512TO1023OCTETS",
    "PKTS64OCTETS",
    "PKTS65TO127OCTETS",
    "PKTS8192TO9728",
    "PKT_MARK_CTL",
    "PLL_CTRL",
    "PLL_CTRL_0",
    "PLL_CTRL_1",
    "PLL_CTRL_2",
    "PLL_DELOCK_MIB",
    "PLL_FREQ_SEL",
    "PLL_MISC_CTRL",
    "PLL_MOD_CTRL_0",
    "PLL_MOD_CTRL_1",
    "PLL_MOD_CTRL_2",
    "PLL_NDIV_FRAC",
    "PLL_NDIV_INT",
    "PLL_SDMOD_CTRL",
    "PLL_SS_CTL",
    "PLL_STS",
    "PLL_TEST_CTRL_I",
    "PLL_TEST_CTRL_II",
    "PN_EGRESS_PKT_TC2CPCP_MAP",
    "PN_EGRESS_PKT_TC2PCP_MAP",
    "PN_LEVEL1_QOS_WEIGHT",
    "PN_LEVEL2_QOS_WEIGHT",
    "PN_LOW_QUEUE_MAX_REFRESH",
    "PN_LOW_QUEUE_MAX_THD_SEL",
    "PN_LOW_QUEUE_SHAPER_STS",
    "PN_PCP2TC",
    "PN_PCP2TC_DEI0",
    "PN_PCP2TC_DEI1",
    "PN_PORT_RED_BYTE_DROP_CNTR",
    "PN_PORT_RED_PKT_DROP_CNTR",
    "PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESH",
    "PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL",
    "PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESH",
    "PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL",
    "PN_PORT_SHAPER_STS",
    "PN_QOS_PRI_CTL",
    "PN_QOS_WEIGHT",
    "PN_QUEUE0_MAX_PACKET_REFRESH",
    "PN_QUEUE0_MAX_PACKET_THD_SEL",
    "PN_QUEUE0_MAX_REFRESH",
    "PN_QUEUE0_MAX_THD_SEL",
    "PN_QUEUE0_SHAPER_STS",
    "PN_QUEUE1_MAX_PACKET_REFRESH",
    "PN_QUEUE1_MAX_PACKET_THD_SEL",
    "PN_QUEUE1_MAX_REFRESH",
    "PN_QUEUE1_MAX_THD_SEL",
    "PN_QUEUE1_SHAPER_STS",
    "PN_QUEUE2_MAX_PACKET_REFRESH",
    "PN_QUEUE2_MAX_PACKET_THD_SEL",
    "PN_QUEUE2_MAX_REFRESH",
    "PN_QUEUE2_MAX_THD_SEL",
    "PN_QUEUE2_SHAPER_STS",
    "PN_QUEUE3_MAX_PACKET_REFRESH",
    "PN_QUEUE3_MAX_PACKET_THD_SEL",
    "PN_QUEUE3_MAX_REFRESH",
    "PN_QUEUE3_MAX_THD_SEL",
    "PN_QUEUE3_SHAPER_STS",
    "PN_QUEUE4_MAX_PACKET_REFRESH",
    "PN_QUEUE4_MAX_PACKET_THD_SEL",
    "PN_QUEUE4_MAX_REFRESH",
    "PN_QUEUE4_MAX_THD_SEL",
    "PN_QUEUE4_SHAPER_STS",
    "PN_QUEUE5_MAX_PACKET_REFRESH",
    "PN_QUEUE5_MAX_PACKET_THD_SEL",
    "PN_QUEUE5_MAX_REFRESH",
    "PN_QUEUE5_MAX_THD_SEL",
    "PN_QUEUE5_SHAPER_STS",
    "PN_QUEUE6_MAX_PACKET_REFRESH",
    "PN_QUEUE6_MAX_PACKET_THD_SEL",
    "PN_QUEUE6_MAX_REFRESH",
    "PN_QUEUE6_MAX_THD_SEL",
    "PN_QUEUE6_SHAPER_STS",
    "PN_QUEUE7_MAX_PACKET_REFRESH",
    "PN_QUEUE7_MAX_PACKET_THD_SEL",
    "PN_QUEUE7_MAX_REFRESH",
    "PN_QUEUE7_MAX_THD_SEL",
    "PN_QUEUE7_SHAPER_STS",
    "PN_TC2COS_MAP",
    "PN_WDRR_PENALTY",
    "PORT4_RGMII_CTL_GP",
    "PORT5_RGMII_CTL_GP",
    "PORT7_RGMII_CTL_GP",
    "PORT7_RGMII_TIME_DLY_GP",
    "PORT7_SLEEP_TIMER",
    "PORTVEC1",
    "PORTVEC2",
    "PORT_7_SA_LIMIT_CTL",
    "PORT_7_SA_LRN_CNTR",
    "PORT_7_SA_OVERLIMIT_CNTR",
    "PORT_8_SA_LIMIT_CTL",
    "PORT_8_SA_LRN_CNTR",
    "PORT_8_SA_OVERLIMIT_CNTR",
    "PORT_CROSS_CONNECT",
    "PORT_EAP_CON",
    "PORT_EAP_CON_IMP",
    "PORT_EAP_CON_P7",
    "PORT_EAP_DA",
    "PORT_EGCTL",
    "PORT_ENABLE",
    "PORT_ERC_CON",
    "PORT_ERC_CON_IMP",
    "PORT_EVT_ECC_ERR_STS",
    "PORT_IRC_CON",
    "PORT_IVL_SVL_CTRL",
    "PORT_MAX_LEARN",
    "PORT_MIB_ECC_ERR_STS",
    "PORT_N_SA_LIMIT_CTL",
    "PORT_N_SA_LRN_CNTR",
    "PORT_N_SA_OVERLIMIT_CNTR",
    "PORT_SA_CNT",
    "PORT_SEC_CON",
    "PORT_SHAPER_AVB_SHAPING_MODE",
    "PORT_SHAPER_BLOCKING",
    "PORT_SHAPER_BUCKET_COUNT_SELECT",
    "PORT_SHAPER_ENABLE",
    "PORT_SLEEP_STS",
    "PORT_TXQ_ECC_ERR_STS",
    "PORT_VLAN_CTL",
    "PORT_VLAN_CTL_IMP",
    "PORT_VLAN_CTL_P7",
    "PORT_XOFF_STS",
    "POST_LED_CTRL",
    "PPPOE_SESSION_PARSE_EN",
    "PRBS_CTL",
    "PRBS_STA",
    "PRESERVE_PKT_FORMAT",
    "PROBE_BUS_CTL",
    "PROFILE_CTL",
    "PROTECTED_SEL",
    "PROTOCOL2VLAN_CTL",
    "PRS_FIFO_DEBUG_CTRL",
    "PRS_FIFO_DEBUG_DATA",
    "PTEST",
    "PWR_DOWN_MODE",
    "QOS_1P1Q_PRI_MAP",
    "QOS_1P_EN",
    "QOS_CTL",
    "QOS_DIFF_DSCP0",
    "QOS_DIFF_DSCP1",
    "QOS_DIFF_DSCP2",
    "QOS_DIFF_DSCP3",
    "QOS_EN_DIFFSERV",
    "QOS_EN_TRAFFIC_PRI_REMAP",
    "QOS_GLOBAL_CTRL",
    "QOS_PAUSE_EN",
    "QOS_REASON_CODE",
    "QOS_REG_SPARE0",
    "QOS_REG_SPARE1",
    "QOS_RX_CTRL_P",
    "QOS_TCI_TH",
    "QOS_TOS_DIF_EN",
    "QOS_TRAFFIC_PRI_REMAP",
    "QOS_TX_CTRL",
    "QOS_WEIGHT",
    "QUEUE0_AVB_SHAPING_MODE",
    "QUEUE0_SHAPER_BLOCKING",
    "QUEUE0_SHAPER_BUCKET_COUNT_SELECT",
    "QUEUE0_SHAPER_ENABLE",
    "QUEUE1_AVB_SHAPING_MODE",
    "QUEUE1_SHAPER_BLOCKING",
    "QUEUE1_SHAPER_BUCKET_COUNT_SELECT",
    "QUEUE1_SHAPER_ENABLE",
    "QUEUE2_AVB_SHAPING_MODE",
    "QUEUE2_SHAPER_BLOCKING",
    "QUEUE2_SHAPER_BUCKET_COUNT_SELECT",
    "QUEUE2_SHAPER_ENABLE",
    "QUEUE3_AVB_SHAPING_MODE",
    "QUEUE3_SHAPER_BLOCKING",
    "QUEUE3_SHAPER_BUCKET_COUNT_SELECT",
    "QUEUE3_SHAPER_ENABLE",
    "QUEUE4_AVB_SHAPING_MODE",
    "QUEUE4_SHAPER_BLOCKING",
    "QUEUE4_SHAPER_BUCKET_COUNT_SELECT",
    "QUEUE4_SHAPER_ENABLE",
    "QUEUE5_AVB_SHAPING_MODE",
    "QUEUE5_SHAPER_BLOCKING",
    "QUEUE5_SHAPER_BUCKET_COUNT_SELECT",
    "QUEUE5_SHAPER_ENABLE",
    "QUEUE6_AVB_SHAPING_MODE",
    "QUEUE6_SHAPER_BLOCKING",
    "QUEUE6_SHAPER_BUCKET_COUNT_SELECT",
    "QUEUE6_SHAPER_ENABLE",
    "QUEUE7_AVB_SHAPING_MODE",
    "QUEUE7_SHAPER_BLOCKING",
    "QUEUE7_SHAPER_BUCKET_COUNT_SELECT",
    "QUEUE7_SHAPER_ENABLE",
    "QUEUE_CONGESTION_STATUS0",
    "QUEUE_CONGESTION_STATUS1",
    "QUEUE_CONGESTION_STATUS2",
    "QUEUE_CONGESTION_STATUS3",
    "QUEUE_CONGESTION_STATUS4",
    "QUEUE_CONGESTION_STATUS5",
    "QUEUE_REGION_STATUS",
    "RANGE_CHECKER",
    "RANGE_CHECKER_CTL",
    "RANGE_CHECKER_FIELD_SEL",
    "RATE_INBAND",
    "RATE_METER0",
    "RATE_METER1",
    "RATE_METER2",
    "RATE_METER3",
    "RATE_METER4",
    "RATE_METER5",
    "RATE_METER6",
    "RATE_METER_GLOBAL_CTL",
    "RATE_OUTBAND",
    "RCM_CTL",
    "RCM_DATA0",
    "RCM_DATA1",
    "RCM_DATA2",
    "RCM_DATA3",
    "RCM_DATA4",
    "RCM_PORT",
    "RCY_TIME_CFG",
    "RED_AQD_CONTROL",
    "RED_CONTROL",
    "RED_DROP_ADD_TO_MIB",
    "RED_DROP_CNTR_RST",
    "RED_EGRESS_BYPASS",
    "RED_EXPONENT",
    "RED_PROFILE_DEFAULT",
    "RED_PROFILE_N",
    "REGULATOR_CTRL",
    "REGULATOR_UNLOCK",
    "REGULATOR_VOLT_SEL",
    "RESET_STATUS",
    "RESE_AV_EN_CTRL",
    "RESE_C4_BW_CNTL",
    "RESE_C5_BW_CNTL",
    "RESE_EGRESS_TM_STAMP",
    "RESE_MAX_AV_PKT_SZ",
    "RESE_SLOT_ADJ",
    "RESE_SLOT_TICK_CNTR",
    "RESE_TM_ADJ",
    "RESE_TM_BASE",
    "RGMII_CTL_GP",
    "RGMII_CTL_GP49",
    "RGMII_CTL_GP50",
    "RGMII_CTRL_GP25",
    "RGMII_CTRL_GP26",
    "RGMII_CTRL_IMP",
    "RGMII_TIME_DLY_CTRL_GP25",
    "RGMII_TIME_DLY_CTRL_GP26",
    "RGMII_TIME_DLY_CTRL_IMP",
    "RGMII_TIME_DLY_GP",
    "RGMII_TIME_DLY_GP49",
    "RGMII_TIME_DLY_GP50",
    "RMONSTEER",
    "RM_PINS_DEBUG",
    "ROW_VMASK_OVR_CTRL",
    "RST_MIB_CNT_EN",
    "RST_TABLE_MEM",
    "RST_TABLE_MEM1",
    "RSV_MCAST_CTRL",
    "RXALIGNMENTERRORS",
    "RXBROADCASTPKT",
    "RXBROADCASTPKTS",
    "RXDISCARD",
    "RXDROPPKTS",
    "RXEXCESSSIZEDISC",
    "RXFCSERRORS",
    "RXFRAGMENTS",
    "RXFWDDISCPKTS",
    "RXGOODOCTETS",
    "RXJABBERPKTS",
    "RXJABBERS",
    "RXJUMBOPKT",
    "RXMULTICASTPKTS",
    "RXOCTETS",
    "RXOVERSIZEPKTS",
    "RXPAUSEPKTS",
    "RXPKTS1024TOMAXPKT",
    "RXPKTS1024TOMAXPKTOCTETS",
    "RXPKTS128TO255OCTETS",
    "RXPKTS256TO511OCTETS",
    "RXPKTS512TO1023OCTETS",
    "RXPKTS64OCTETS",
    "RXPKTS65TO127OCTETS",
    "RXQOSOCTETS",
    "RXQOSPKTS",
    "RXSACHANGES",
    "RXSYMBLERR",
    "RXSYMBOLERR",
    "RXUNDERSIZEPKTS",
    "RXUNICASTPKTS",
    "RX_CF_SPEC",
    "RX_COUNTER",
    "RX_CTL",
    "RX_GLOBAL_CTL",
    "RX_JUMBO_PACKET_COUNTER",
    "RX_MODE_PORT",
    "RX_MODE_PORT_IMP",
    "RX_MODE_PORT_P7",
    "RX_PAUSE_PASS",
    "RX_PORT_0_LINK_DELAY_LSB",
    "RX_PORT_0_LINK_DELAY_MSB",
    "RX_PORT_0_TS_OFFSET_LSB",
    "RX_PORT_0_TS_OFFSET_MSB",
    "RX_PORT_1_LINK_DELAY_LSB",
    "RX_PORT_1_LINK_DELAY_MSB",
    "RX_PORT_1_TS_OFFSET_LSB",
    "RX_PORT_1_TS_OFFSET_MSB",
    "RX_PORT_2_LINK_DELAY_LSB",
    "RX_PORT_2_LINK_DELAY_MSB",
    "RX_PORT_2_TS_OFFSET_LSB",
    "RX_PORT_2_TS_OFFSET_MSB",
    "RX_PORT_3_LINK_DELAY_LSB",
    "RX_PORT_3_LINK_DELAY_MSB",
    "RX_PORT_3_TS_OFFSET_LSB",
    "RX_PORT_3_TS_OFFSET_MSB",
    "RX_PORT_4_LINK_DELAY_LSB",
    "RX_PORT_4_LINK_DELAY_MSB",
    "RX_PORT_4_TS_OFFSET_LSB",
    "RX_PORT_4_TS_OFFSET_MSB",
    "RX_PORT_5_LINK_DELAY_LSB",
    "RX_PORT_5_LINK_DELAY_MSB",
    "RX_PORT_5_TS_OFFSET_LSB",
    "RX_PORT_5_TS_OFFSET_MSB",
    "RX_PORT_7_LINK_DELAY_LSB",
    "RX_PORT_7_LINK_DELAY_MSB",
    "RX_PORT_7_TS_OFFSET_LSB",
    "RX_PORT_7_TS_OFFSET_MSB",
    "RX_PORT_8_LINK_DELAY_LSB",
    "RX_PORT_8_LINK_DELAY_MSB",
    "RX_PORT_8_TS_OFFSET_LSB",
    "RX_PORT_8_TS_OFFSET_MSB",
    "RX_TS_CAP",
    "RX_TX_1588_COUNTER",
    "RX_TX_CTL",
    "RX_TX_OPTION",
    "SA_LIMIT_ENABLE",
    "SA_LRN_CNTR_RST",
    "SA_OVERLIMIT_CNTR_RST",
    "SA_OVER_LIMIT_COPY_REDIRECT",
    "SCAN_RSLT_GP",
    "SCAN_RSLT_IMP",
    "SCAN_RSLT_P",
    "SCAN_TIMEOUT",
    "SCHEDULER_REG_SPARE0",
    "SCHEDULER_REG_SPARE1",
    "SD_ANADV",
    "SD_ANEXP",
    "SD_ANLPA",
    "SD_ANNXP",
    "SD_B1000X_CTL1",
    "SD_B1000X_CTL2",
    "SD_B1000X_CTL3",
    "SD_B1000X_CTL4",
    "SD_B1000X_STS1",
    "SD_B1000X_STS2",
    "SD_B1000X_STS3",
    "SD_BER_CRCERR_RXPKTCNTR",
    "SD_BLOCK_ADDR",
    "SD_EXT_STS",
    "SD_FORCE_TX_DATA1",
    "SD_FORCE_TX_DATA2",
    "SD_LPNXP",
    "SD_MIICTL",
    "SD_MIISTS",
    "SD_PATGEN_CONTROL",
    "SD_PATGEN_STATUS",
    "SD_PHYIDH",
    "SD_PHYIDL",
    "SD_PRBS_CONTROL",
    "SD_PRBS_STATUS",
    "SD_TEST_MODE",
    "SECURITY_BYPASS_CTL",
    "SECURITY_GLOBAL_CTL",
    "SEC_TDIP0",
    "SEC_TDIP1",
    "SERDES_CTRL",
    "SFT_LRN_CTL",
    "SGMII_CLR_CTL",
    "SGMII_CTL_GP",
    "SGMII_STA_GP",
    "SHD_CTL",
    "SHD_LD",
    "SIP_REG",
    "SPARE_1C",
    "SPARE_REG_0",
    "SPDSTS",
    "SPECIAL_MNGT",
    "SPICTL",
    "SPIDIO0",
    "SPIDIO1",
    "SPIDIO2",
    "SPIDIO3",
    "SPIDIO4",
    "SPIDIO5",
    "SPIDIO6",
    "SPIDIO7",
    "SPISTS",
    "SPTAGT",
    "SPT_MULTI_ADDR_BPS_CTRL",
    "SRCADRCHG",
    "STAT_GREEN_CNTR",
    "STAT_RED_CNTR",
    "STAT_YELLOW_CNTR",
    "STP_BYPASS_CTL",
    "STRAP_PIN_STATUS",
    "STRAP_STS",
    "STRAP_VALUE",
    "STREG_REG_SPARE0",
    "STREG_REG_SPARE1",
    "STS_CTL",
    "STS_OVERRIDE_GMIIP",
    "STS_OVERRIDE_GP",
    "STS_OVERRIDE_IMP",
    "STS_OVERRIDE_P",
    "STS_OVERRIDE_P5",
    "STS_OVERRIDE_P7",
    "SWITCH_CTRL",
    "SWMODE",
    "SW_FLOW_CON",
    "SW_XOFF_PORT_CTL",
    "S_ANADV",
    "S_ANEXP",
    "S_ANLPA1",
    "S_ANLPA2",
    "S_ANNXP",
    "S_EEE_LPI_DURATION",
    "S_EEE_LPI_EVENT",
    "S_EXT_STS",
    "S_INRANGEERRCOUNT",
    "S_INRANGEERRPKTS",
    "S_JUMBOPKT",
    "S_MIICTL",
    "S_MIISTS",
    "S_OUTOFRANGEERRPKTS",
    "S_OUTRANGEERRCOUNT",
    "S_PHYIDH",
    "S_PHYIDL",
    "S_PKTS1024TOMAXOCTETS",
    "S_PKTS1024TOMAXPKTOCTETS",
    "S_PKTS128TO255OCTETS",
    "S_PKTS256TO511OCTETS",
    "S_PKTS512TO1023OCTETS",
    "S_PKTS64OCTETS",
    "S_PKTS65TO127OCTETS",
    "S_RXALIGNMENTERRORS",
    "S_RXBROADCASTPKT",
    "S_RXBROADCASTPKTS",
    "S_RXDISCARD",
    "S_RXDROPPKTS",
    "S_RXEXCESSSIZEDISC",
    "S_RXFCSERRORS",
    "S_RXFRAGMENTS",
    "S_RXFWDDISCPKTS",
    "S_RXGOODOCTETS",
    "S_RXJABBERPKTS",
    "S_RXJABBERS",
    "S_RXJUMBOPKT",
    "S_RXMULTICASTPKTS",
    "S_RXOCTETS",
    "S_RXOVERSIZEPKTS",
    "S_RXPAUSEPKTS",
    "S_RXPKTS1024TOMAXPKT",
    "S_RXPKTS1024TOMAXPKTOCTETS",
    "S_RXPKTS128TO255OCTETS",
    "S_RXPKTS256TO511OCTETS",
    "S_RXPKTS512TO1023OCTETS",
    "S_RXPKTS64OCTETS",
    "S_RXPKTS65TO127OCTETS",
    "S_RXSACHANGES",
    "S_RXSYMBLERR",
    "S_RXSYMBOLERR",
    "S_RXUNDERSIZEPKTS",
    "S_RXUNICASTPKTS",
    "S_RX_JUMBO_PACKET_COUNTER",
    "S_TXBROADCASTPKTS",
    "S_TXCOLLISIONS",
    "S_TXDEFERREDTRANSMIT",
    "S_TXDROPPKTS",
    "S_TXEXCESSIVECOLLISION",
    "S_TXFRAMEINDISC",
    "S_TXLATECOLLISION",
    "S_TXMULTICASTPKTS",
    "S_TXMULTIPLECOLLISION",
    "S_TXMULTIPLECOLLISIONS",
    "S_TXOCTETS",
    "S_TXPAUSEPKTS",
    "S_TXPKTS1024TOMAXPKT",
    "S_TXPKTS1024TOMAXPKTOCTETS",
    "S_TXPKTS128TO255OCTETS",
    "S_TXPKTS256TO511OCTETS",
    "S_TXPKTS512TO1023OCTETS",
    "S_TXPKTS64OCTETS",
    "S_TXPKTS65TO127OCTETS",
    "S_TXPORTCONGESTIONDROP",
    "S_TXQOS0OCTETS",
    "S_TXQOS0PKTS",
    "S_TXQOS1OCTETS",
    "S_TXQOS1PKTS",
    "S_TXQOS2OCTETS",
    "S_TXQOS2PKTS",
    "S_TXQOS3OCTETS",
    "S_TXQOS3PKTS",
    "S_TXQPKTQ0",
    "S_TXQPKTQ1",
    "S_TXQPKTQ2",
    "S_TXQPKTQ3",
    "S_TXQPKTQ4",
    "S_TXQPKTQ5",
    "S_TXQPKTQ6",
    "S_TXQPKTQ7",
    "S_TXQQ0OCTETS",
    "S_TXQQ0PACKET",
    "S_TXQQ1OCTETS",
    "S_TXQQ1PACKET",
    "S_TXQQ2OCTETS",
    "S_TXQQ2PACKET",
    "S_TXQQ3OCTETS",
    "S_TXQQ3PACKET",
    "S_TXQQ4OCTETS",
    "S_TXQQ4PACKET",
    "S_TXQQ5OCTETS",
    "S_TXQQ5PACKET",
    "S_TXQQ6OCTETS",
    "S_TXQQ6PACKET",
    "S_TXQQ7OCTETS",
    "S_TXQQ7PACKET",
    "S_TXQQSEL0CONGESTIONDROP",
    "S_TXQQSEL1CONGESTIONDROP",
    "S_TXSINGLECOLLISION",
    "S_TXSINGLECOLLISIONS",
    "S_TXUNICASTPKTS",
    "S_TX_JUMBO_PACKET_COUNTER",
    "TBI_CTL",
    "TC2COLOR",
    "TC2COS_MAP",
    "TC2RED_PROFILE_TABLE",
    "TCAM_BIST_CONTROL",
    "TCAM_BIST_STATUS",
    "TCAM_CHKSUM_STS",
    "TCAM_CTL",
    "TCAM_CTRL",
    "TCAM_TEST_COMPARE_STATUS",
    "TCP_UDP_ACTION_REG",
    "TCP_UDP_HIT_REG",
    "TCP_UDP_KEY_REG",
    "TCP_UDP_WILDCARD_ACTION_REG",
    "TC_DP2DSCP_MAP0",
    "TC_DP2DSCP_MAP1",
    "TC_DP2DSCP_MAP2",
    "TC_DP2DSCP_MAP3",
    "TC_DP2DSCP_MAP4",
    "TC_DP2DSCP_MAP5",
    "TC_DP2DSCP_MAP6",
    "TC_DP2DSCP_MAP7",
    "TC_GROUP_CTRL",
    "TC_SEL_TABLE",
    "TEMP_MON_CAL",
    "TEMP_MON_CTL",
    "TEMP_MON_RESU",
    "TEMP_MON_SPEC_CTL",
    "TH_PCTL",
    "TIMECODE_SEL",
    "TIME_CODE_N",
    "TIME_STAMP_3",
    "TIME_STAMP_INFO_N",
    "TIME_STAMP_N",
    "TM_STAMP_RPT_CTRL",
    "TM_STAMP_STATUS",
    "TOTAL_CONGESTION_ON_THRESHOLD",
    "TOTAL_DLF_DROP_THRESH_Q1",
    "TOTAL_DLF_DROP_THRESH_Q2",
    "TOTAL_DLF_DROP_THRESH_Q3",
    "TOTAL_DROP_THRESH_Q1",
    "TOTAL_DROP_THRESH_Q2",
    "TOTAL_DROP_THRESH_Q3",
    "TOTAL_HYST_COUNT",
    "TOTAL_HYST_THRESH_Q1",
    "TOTAL_HYST_THRESH_Q2",
    "TOTAL_HYST_THRESH_Q3",
    "TOTAL_LIMIT_THRESHOLD",
    "TOTAL_MC_DROP_IMP_THRESH",
    "TOTAL_PAUSE_IMP_THRESH",
    "TOTAL_PROTECTION_ON_THRESHOLD",
    "TOTAL_REGION_STATUS",
    "TOTAL_SA_LIMIT_CTL",
    "TOTAL_SA_LRN_CNTR",
    "TRREG_CTRL",
    "TRREG_CTRL0",
    "TRREG_CTRL1",
    "TRREG_CTRL2",
    "TRREG_REG_SPARE0",
    "TRREG_REG_SPARE1",
    "TRUNK_GRP_00_CTL",
    "TRUNK_GRP_01_CTL",
    "TRUNK_GRP_02_CTL",
    "TRUNK_GRP_03_CTL",
    "TRUNK_GRP_04_CTL",
    "TRUNK_GRP_05_CTL",
    "TRUNK_GRP_06_CTL",
    "TRUNK_GRP_07_CTL",
    "TRUNK_GRP_08_CTL",
    "TRUNK_GRP_09_CTL",
    "TRUNK_GRP_10_CTL",
    "TRUNK_GRP_11_CTL",
    "TRUNK_GRP_12_CTL",
    "TRUNK_GRP_13_CTL",
    "TRUNK_GRP_CTL",
    "TRUNK_REG_SPARE0",
    "TRUNK_REG_SPARE1",
    "TRUST_C1P_CTL",
    "TRUST_CVID",
    "TRUST_CVLAN",
    "TRUST_DSCP_CTL",
    "TRUST_S1P_CTL",
    "TS_READ_START_END",
    "TXBROADCASTPKTS",
    "TXCOLLISIONS",
    "TXDEFERREDTRANSMIT",
    "TXDROPPKTS",
    "TXEXCESSIVECOLLISION",
    "TXFRAMEINDISC",
    "TXLATECOLLISION",
    "TXMULTICASTPKTS",
    "TXMULTIPLECOLLISION",
    "TXMULTIPLECOLLISIONS",
    "TXOCTETS",
    "TXPAUSEPKTS",
    "TXPKTS1024TOMAXPKT",
    "TXPKTS1024TOMAXPKTOCTETS",
    "TXPKTS128TO255OCTETS",
    "TXPKTS256TO511OCTETS",
    "TXPKTS512TO1023OCTETS",
    "TXPKTS64OCTETS",
    "TXPKTS65TO127OCTETS",
    "TXPORTCONGESTIONDROP",
    "TXQOS0OCTETS",
    "TXQOS0PKTS",
    "TXQOS1OCTETS",
    "TXQOS1PKTS",
    "TXQOS2OCTETS",
    "TXQOS2PKTS",
    "TXQOS3OCTETS",
    "TXQOS3PKTS",
    "TXQOSOCTETS",
    "TXQOSPKTS",
    "TXQPKTQ0",
    "TXQPKTQ1",
    "TXQPKTQ2",
    "TXQPKTQ3",
    "TXQPKTQ4",
    "TXQPKTQ5",
    "TXQPKTQ6",
    "TXQPKTQ7",
    "TXQQ0OCTETS",
    "TXQQ0PACKET",
    "TXQQ1OCTETS",
    "TXQQ1PACKET",
    "TXQQ2OCTETS",
    "TXQQ2PACKET",
    "TXQQ3OCTETS",
    "TXQQ3PACKET",
    "TXQQ4OCTETS",
    "TXQQ4PACKET",
    "TXQQ5OCTETS",
    "TXQQ5PACKET",
    "TXQQ6OCTETS",
    "TXQQ6PACKET",
    "TXQQ7OCTETS",
    "TXQQ7PACKET",
    "TXQQSEL0CONGESTIONDROP",
    "TXQQSEL1CONGESTIONDROP",
    "TXQ_BACKPRESSURE_GE0_CTL",
    "TXQ_BACKPRESSURE_GE1_CTL",
    "TXQ_BACKPRESSURE_GE2_CTL",
    "TXQ_BACKPRESSURE_GE3_CTL",
    "TXQ_BACKPRESSURE_IMP_CTL",
    "TXQ_DROP_CNT_COS_SELECT_0",
    "TXQ_DROP_CNT_COS_SELECT_1",
    "TXQ_FLUSH_MODE",
    "TXQ_HYST_A_COUNT",
    "TXQ_HYST_B_COUNT",
    "TXQ_Q0_CONGESTION_ON_THRESHOLD",
    "TXQ_Q0_OVERS_ON_THRESHOLD",
    "TXQ_Q0_PROTECTION_ON_THRESHOLD",
    "TXQ_Q1_CONGESTION_ON_THRESHOLD",
    "TXQ_Q1_OVERS_ON_THRESHOLD",
    "TXQ_Q1_PROTECTION_ON_THRESHOLD",
    "TXQ_Q2_CONGESTION_ON_THRESHOLD",
    "TXQ_Q2_OVERS_ON_THRESHOLD",
    "TXQ_Q2_PROTECTION_ON_THRESHOLD",
    "TXQ_Q3_CONGESTION_ON_THRESHOLD",
    "TXQ_Q3_OVERS_ON_THRESHOLD",
    "TXQ_Q3_PROTECTION_ON_THRESHOLD",
    "TXQ_Q4_CONGESTION_ON_THRESHOLD",
    "TXQ_Q4_OVERS_ON_THRESHOLD",
    "TXQ_Q4_PROTECTION_ON_THRESHOLD",
    "TXQ_Q5_CONGESTION_ON_THRESHOLD",
    "TXQ_Q5_OVERS_ON_THRESHOLD",
    "TXQ_Q5_PROTECTION_ON_THRESHOLD",
    "TXQ_Q6_CONGESTION_ON_THRESHOLD",
    "TXQ_Q6_OVERS_ON_THRESHOLD",
    "TXQ_Q6_PROTECTION_ON_THRESHOLD",
    "TXQ_Q7_CONGESTION_ON_THRESHOLD",
    "TXQ_Q7_OVERS_ON_THRESHOLD",
    "TXQ_Q7_PROTECTION_ON_THRESHOLD",
    "TXQ_WEIGHT_QUOTA_SZ",
    "TXSINGLECOLLISION",
    "TXSINGLECOLLISIONS",
    "TXUNICASTPKTS",
    "TX_COUNTER",
    "TX_CTL",
    "TX_EQZ_COEF",
    "TX_JUMBO_PACKET_COUNTER",
    "TX_MODE_PORT",
    "TX_MODE_PORT_IMP",
    "TX_MODE_PORT_P7",
    "TX_PAUSE_PASS",
    "TX_PORT_0_TS_OFFSET_LSB",
    "TX_PORT_0_TS_OFFSET_MSB",
    "TX_PORT_1_TS_OFFSET_LSB",
    "TX_PORT_1_TS_OFFSET_MSB",
    "TX_PORT_2_TS_OFFSET_LSB",
    "TX_PORT_2_TS_OFFSET_MSB",
    "TX_PORT_3_TS_OFFSET_LSB",
    "TX_PORT_3_TS_OFFSET_MSB",
    "TX_PORT_4_TS_OFFSET_LSB",
    "TX_PORT_4_TS_OFFSET_MSB",
    "TX_PORT_5_TS_OFFSET_LSB",
    "TX_PORT_5_TS_OFFSET_MSB",
    "TX_PORT_7_TS_OFFSET_LSB",
    "TX_PORT_7_TS_OFFSET_MSB",
    "TX_PORT_8_TS_OFFSET_LSB",
    "TX_PORT_8_TS_OFFSET_MSB",
    "TX_TS_CAP",
    "UDF_0_A_0_8",
    "UDF_0_B_0_8",
    "UDF_0_C_0_8",
    "UDF_0_D_0_11",
    "UDF_1_A_0_8",
    "UDF_1_B_0_8",
    "UDF_1_C_0_8",
    "UDF_2_A_0_8",
    "UDF_2_B_0_8",
    "UDF_2_C_0_8",
    "ULF_DROP_MAP",
    "VID_RANGE_CHECKER",
    "VLAN2VLAN_CTL",
    "VLAN_BYPASS_CTL",
    "VLAN_CTRL0",
    "VLAN_CTRL1",
    "VLAN_CTRL2",
    "VLAN_CTRL3",
    "VLAN_CTRL4",
    "VLAN_CTRL5",
    "VLAN_CTRL6",
    "VLAN_GLOBAL_CTL",
    "VLAN_ITPID",
    "VLAN_MULTI_PORT_ADDR_CTL",
    "VLAN_OTPID",
    "VLAN_REG_SPARE0",
    "VLAN_REG_SPARE1",
    "VLAN_REMAP",
    "VREG_UNLOCK",
    "WAN_PORT_SEL",
    "WAN_SLEEP_TIMER",
    "WATCH_DOG_CTRL",
    "WATCH_DOG_RPT1",
    "WATCH_DOG_RPT2",
    "WATCH_DOG_RPT3",
    "WRED_REG_SPARE0",
    "WRED_REG_SPARE1",
    "X1K_ANADV",
    "X1K_ANEXP",
    "X1K_ANLPA",
    "X1K_ANNXP",
    "X1K_BER_CRC_RXCNT",
    "X1K_BRCMTST",
    "X1K_CTL1",
    "X1K_CTL2",
    "X1K_CTL3",
    "X1K_CTL4",
    "X1K_EXT_MIISTS",
    "X1K_FORCE_TXD1",
    "X1K_FORCE_TXD2",
    "X1K_LPNXP",
    "X1K_MIICTL",
    "X1K_MIISTS",
    "X1K_PATT_GEN_CTL",
    "X1K_PATT_GEN_STS",
    "X1K_PHYIDH",
    "X1K_PHYIDL",
    "X1K_PRBS_CTL",
    "X1K_PRBS_STS",
    "X1K_STS1",
    "X1K_STS2",
    "X1K_STS3",
    "X1K_TST_MOD",
    "XOFF_PORT_HISTORY",
    "XOFF_TRIG_PORT_CTRL",
    "" /* Extra null entry for compiler */
}; /* soc_robo_reg_name array */
#endif /* !defined(SOC_NO_NAMES) */

#if !defined(SOC_NO_ALIAS)
char *soc_robo_reg_alias[] = {
    /* ACTLSTS                   */ "",
    /* ACT_POL_DATA              */ "",
    /* ACT_POL_DATA0             */ "",
    /* ACT_POL_DATA1             */ "",
    /* ACT_POL_DATA2             */ "",
    /* AEGSTS                    */ "",
    /* AGEOUT_CTL                */ "",
    /* AMODE2                    */ "",
    /* AMPHY                     */ "",
    /* ANADV                     */ "",
    /* ANADV_EXT_P5              */ "",
    /* ANEXP                     */ "",
    /* ANEXP_EXT_P5              */ "",
    /* ANLPA                     */ "",
    /* ANLPAR                    */ "",
    /* ANLPA_EXT_P5              */ "",
    /* ANNXP                     */ "",
    /* ANNXP_EXT_P5              */ "",
    /* ARLACCS_REG_SPARE0        */ "",
    /* ARLACCS_REG_SPARE1        */ "",
    /* ARLA_ENTRY_0              */ "",
    /* ARLA_ENTRY_1              */ "",
    /* ARLA_FWD_ENTRY0           */ "",
    /* ARLA_FWD_ENTRY1           */ "",
    /* ARLA_FWD_ENTRY2           */ "",
    /* ARLA_FWD_ENTRY3           */ "",
    /* ARLA_MAC                  */ "",
    /* ARLA_MACVID_ENTRY0        */ "",
    /* ARLA_MACVID_ENTRY1        */ "",
    /* ARLA_MACVID_ENTRY2        */ "",
    /* ARLA_MACVID_ENTRY3        */ "",
    /* ARLA_RWCTL                */ "",
    /* ARLA_SRCH_ADR             */ "",
    /* ARLA_SRCH_CTL             */ "",
    /* ARLA_SRCH_RSLT            */ "",
    /* ARLA_SRCH_RSLT_1          */ "",
    /* ARLA_SRCH_RSLT_0_MACVID   */ "",
    /* ARLA_SRCH_RSLT_1_MACVID   */ "",
    /* ARLA_SRCH_RSLT_MACVID     */ "",
    /* ARLA_SRCH_RSLT_VID        */ "",
    /* ARLA_VID                  */ "",
    /* ARLA_VID_ENTRY_0          */ "",
    /* ARLA_VID_ENTRY_1          */ "",
    /* ARLA_VTBL_ADDR            */ "",
    /* ARLA_VTBL_ENTRY           */ "",
    /* ARLA_VTBL_RWCTRL          */ "",
    /* ARLCTL_REG_SPARE0         */ "",
    /* ARLCTL_REG_SPARE1         */ "",
    /* ARL_BIN_FULL_CNTR         */ "",
    /* ARL_BIN_FULL_FWD          */ "",
    /* ASTSSUM                   */ "",
    /* AUX_CONTROL_STATUS        */ "",
    /* AUX_CONTROL_STATUS_EXT_P5 */ "",
    /* AUX_MODE                  */ "",
    /* AUX_MODE2                 */ "",
    /* AUX_MODE2_EXT_P5          */ "",
    /* AUX_MODE_EXT_P5           */ "",
    /* AUX_MULTI_PHY             */ "",
    /* AUX_MULTI_PHY_EXT_P5      */ "",
    /* AUX_STATUS_SUMMARY        */ "",
    /* AUX_STATUS_SUMMARY_EXT_P5 */ "",
    /* AVB_AV_EN_CTRL            */ "",
    /* AVB_C4_BW_CNTL            */ "",
    /* AVB_C5_BW_CNTL            */ "",
    /* AVB_EGRESS_TM_STAMP       */ "",
    /* AVB_EGRESS_TS_PORTMAP     */ "",
    /* AVB_EGRESS_TS_TM_STAMP    */ "",
    /* AVB_LNK_STATUS            */ "",
    /* AVB_MAX_AV_PKT_SZ         */ "",
    /* AVB_REG_SPARE0            */ "",
    /* AVB_REG_SPARE1            */ "",
    /* AVB_SLOT_ADJ              */ "",
    /* AVB_SLOT_TICK_CNTR        */ "",
    /* AVB_TIME_STAMP_EN         */ "",
    /* AVB_TM_ADJ                */ "",
    /* AVB_TM_BASE               */ "",
    /* B100X_AUX_CONTROL         */ "",
    /* B100X_AUX_CONTROL_EXT_P5  */ "",
    /* B100X_AUX_STATUS          */ "",
    /* B100X_AUX_STATUS_EXT_P5   */ "",
    /* B100X_DISCONNECT_COUNTER  */ "",
    /* B100X_DISCONNECT_COUNTER_EXT_P5 */ "",
    /* B100X_FALSE_CARRIER_SENSE_COUNTER */ "",
    /* B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5 */ "",
    /* B100X_RX_ERROR_COUNTER    */ "",
    /* B100X_RX_ERROR_COUNTER_EXT_P5 */ "",
    /* B10T_AUX_STATUS           */ "",
    /* B10T_AUX_STATUS_EXT_P5    */ "",
    /* BCAST_FWD_MAP             */ "",
    /* BCM8021Q_REG_SPARE0       */ "",
    /* BCM8021Q_REG_SPARE1       */ "",
    /* BC_SUPPRESS_REG_SPARE0    */ "",
    /* BC_SUPPRESS_REG_SPARE1    */ "",
    /* BC_SUP_PKTDROP_CNT_IMP    */ "",
    /* BC_SUP_PKTDROP_CNT_P      */ "",
    /* BC_SUP_PKTDROP_CNT_P7     */ "",
    /* BC_SUP_RATECTRL_1_IMP     */ "",
    /* BC_SUP_RATECTRL_1_P       */ "",
    /* BC_SUP_RATECTRL_1_P7      */ "",
    /* BC_SUP_RATECTRL_IMP       */ "",
    /* BC_SUP_RATECTRL_P         */ "",
    /* BC_SUP_RATECTRL_P7        */ "",
    /* BG_SEL                    */ "",
    /* BIST_STS                  */ "",
    /* BIST_STS0                 */ "",
    /* BIST_STS1                 */ "",
    /* BONDING_PAD               */ "",
    /* BONDING_PAD_STATUS        */ "",
    /* BPDU_MCADDR               */ "",
    /* BPM_CTRL                  */ "",
    /* BPM_PDA_OVR_CTRL          */ "",
    /* BPM_PSM_OVR_CTRL          */ "",
    /* BPM_PSM_THD_CFG           */ "",
    /* BPM_PSM_TIME_CFG          */ "",
    /* BPM_REG_SPARE0            */ "",
    /* BPM_REG_SPARE1            */ "",
    /* BPM_STS                   */ "",
    /* BRCMTST                   */ "",
    /* BRCM_HDR_CTRL             */ "",
    /* BRCM_HDR_CTRL2            */ "",
    /* BROADCOM_TEST             */ "",
    /* BROADCOM_TEST_EXT_P5      */ "",
    /* BR_AUX_CTL                */ "",
    /* BR_EXP_ACCESS             */ "",
    /* BR_EXP_DATA               */ "",
    /* BR_EXT_STS                */ "",
    /* BR_FALSE_CARR_CNT         */ "",
    /* BR_INTERRUPT_MSK          */ "",
    /* BR_INTERRUPT_STS          */ "",
    /* BR_LDS_ABILITY            */ "",
    /* BR_LDS_ADVERTISED_ABILITY */ "",
    /* BR_LDS_ADVERTISED_CONTROL */ "",
    /* BR_LDS_EXP                */ "",
    /* BR_LDS_LP_ABI_BP          */ "",
    /* BR_LDS_LP_ABI_NP          */ "",
    /* BR_LDS_LP_NP_MSG          */ "",
    /* BR_LRE_CTL                */ "",
    /* BR_LRE_STS                */ "",
    /* BR_MISC_SHADOW            */ "",
    /* BR_PHYIDH                 */ "",
    /* BR_PHYIDL                 */ "",
    /* BR_PHY_EXT_CTL            */ "",
    /* BR_PHY_EXT_STS            */ "",
    /* BR_REC_ERR_CNT            */ "",
    /* BR_REC_NOTOK_CNT          */ "",
    /* BR_TEST1                  */ "",
    /* BUFCON_MEMADR             */ "",
    /* BUFCON_MEMDAT0            */ "",
    /* BUFCON_MEMDAT1            */ "",
    /* C4_WEIGHT                 */ "",
    /* CFP_ACC                   */ "",
    /* CFP_CTL_REG               */ "",
    /* CFP_DATA                  */ "",
    /* CFP_EN_CTRL               */ "",
    /* CFP_GLOBAL_CTL            */ "",
    /* CFP_MASK                  */ "",
    /* CFP_RC                    */ "",
    /* CFP_REG_SPARE0            */ "",
    /* CFP_REG_SPARE1            */ "",
    /* CFP_UDF_0_A               */ "",
    /* CFP_UDF_0_B08             */ "",
    /* CFP_UDF_0_C               */ "",
    /* CFP_UDF_1_A               */ "",
    /* CFP_UDF_1_C               */ "",
    /* CFP_UDF_2_A               */ "",
    /* CFP_UDF_2_B               */ "",
    /* CFP_UDF_2_C               */ "",
    /* CFP_UDF_3_D               */ "",
    /* CFP_UDF_A                 */ "",
    /* CFP_UDF_B                 */ "",
    /* CFP_UDF_C                 */ "",
    /* CFP_UDF_D                 */ "",
    /* CHIP_REVID                */ "",
    /* CHIP_RST_CTL              */ "",
    /* CLASS_PCP                 */ "",
    /* CLKSET                    */ "",
    /* CNTR_DBG                  */ "",
    /* COMM_IRC_CON              */ "",
    /* COS_VALUE_CTRL            */ "",
    /* CPU2COS_MAP               */ "",
    /* CPU_ADDRESS               */ "",
    /* CPU_DATA1_SHARE           */ "",
    /* CPU_DATA_SHARE            */ "",
    /* CPU_DATA_SHARE_1          */ "",
    /* CPU_MEM_RD_EN             */ "",
    /* CPU_OTP_ADDR              */ "",
    /* CPU_OTP_CTL               */ "",
    /* CPU_OTP_RD_DATA           */ "",
    /* CPU_OTP_STATUS            */ "",
    /* CPU_OTP_WR_DATA           */ "",
    /* CPU_RAM_ROM_SEL           */ "",
    /* CPU_READ_DATA             */ "",
    /* CPU_RESOURCE_ARBITER      */ "",
    /* CRC16_GP                  */ "",
    /* CTLREG_1_REG_SPARE0       */ "",
    /* CTLREG_1_REG_SPARE1       */ "",
    /* CTLREG_REG_SPARE          */ "",
    /* CTRL_REG                  */ "",
    /* DEBUG_CONGESTION          */ "",
    /* DEBUG_REG                 */ "",
    /* DEBUG_STS                 */ "",
    /* DEFAULT_1Q_TAG            */ "",
    /* DEFAULT_1Q_TAG_IMP        */ "",
    /* DEFAULT_1Q_TAG_P7         */ "",
    /* DEF_PORT_QOS_CFG          */ "",
    /* DF_TIMER                  */ "",
    /* DIAGNOSIS                 */ "",
    /* DIRECT_CTRL_PIN           */ "",
    /* DIRECT_INPUT_CTRL_VALUE   */ "",
    /* DIS_LEARN                 */ "",
    /* DMA_CTRL                  */ "",
    /* DMA_LPB_BUF_ADDR          */ "",
    /* DMA_LPB_BUF_SIZE          */ "",
    /* DOS_ATTACK_FILTER_DROP_CTL */ "",
    /* DOS_ATTACK_FILTER_EVENT   */ "",
    /* DOS_CTRL                  */ "",
    /* DOS_DIS_LRN_REG           */ "",
    /* DOS_REG_SPARE0            */ "",
    /* DOS_REG_SPARE1            */ "",
    /* DPLL_DB_LSB               */ "",
    /* DPLL_DB_MSB               */ "",
    /* DPLL_DB_SEL               */ "",
    /* DP_CTRL                   */ "",
    /* DSCP2TC_DP_MAP0           */ "",
    /* DSCP2TC_DP_MAP1           */ "",
    /* DSCP2TC_DP_MAP2           */ "",
    /* DSCP2TC_DP_MAP3           */ "",
    /* DSCP2TC_DP_MAP4           */ "",
    /* DSCP2TC_DP_MAP5           */ "",
    /* DSCP2TC_DP_MAP6           */ "",
    /* DSCP2TC_DP_MAP7           */ "",
    /* DTAG_GLO_CTL              */ "",
    /* DTAG_TPID                 */ "",
    /* DUPSTS                    */ "",
    /* EAP_DIP                   */ "",
    /* EAP_GLO_CON               */ "",
    /* EAP_MULTI_ADDR_CTRL       */ "",
    /* EAP_PORT_CTL              */ "",
    /* EAV_LNK_STATUS            */ "",
    /* EEE_CTL_REG_SPARE0        */ "",
    /* EEE_CTL_REG_SPARE1        */ "",
    /* EEE_DEBUG                 */ "",
    /* EEE_EN_CTRL               */ "",
    /* EEE_GLB_CONG_TH           */ "",
    /* EEE_LINK_DLY_TIMER        */ "",
    /* EEE_LPI_ASSERT            */ "",
    /* EEE_LPI_DURATION          */ "",
    /* EEE_LPI_EVENT             */ "",
    /* EEE_LPI_INDICATE          */ "",
    /* EEE_LPI_SYMBOL_TX_DISABLE */ "",
    /* EEE_MIN_LP_TIMER_G        */ "",
    /* EEE_MIN_LP_TIMER_G_IMP    */ "",
    /* EEE_MIN_LP_TIMER_G_P7     */ "",
    /* EEE_MIN_LP_TIMER_H        */ "",
    /* EEE_MIN_LP_TIMER_H_IMP    */ "",
    /* EEE_MIN_LP_TIMER_H_P7     */ "",
    /* EEE_PHY_CTRL              */ "",
    /* EEE_PIPELINE_TIMER        */ "",
    /* EEE_RX_IDLE_SYMBOL        */ "",
    /* EEE_SLEEP_TIMER_G         */ "",
    /* EEE_SLEEP_TIMER_G_IMP     */ "",
    /* EEE_SLEEP_TIMER_G_P7      */ "",
    /* EEE_SLEEP_TIMER_H         */ "",
    /* EEE_SLEEP_TIMER_H_IMP     */ "",
    /* EEE_SLEEP_TIMER_H_P7      */ "",
    /* EEE_STATE                 */ "",
    /* EEE_TXQ_CONG_TH           */ "",
    /* EEE_TXQ_CONG_TH6          */ "",
    /* EEE_TXQ_CONG_TH7          */ "",
    /* EEE_WAKE_TIMER_G          */ "",
    /* EEE_WAKE_TIMER_G_IMP      */ "",
    /* EEE_WAKE_TIMER_G_P7       */ "",
    /* EEE_WAKE_TIMER_H          */ "",
    /* EEE_WAKE_TIMER_H_IMP      */ "",
    /* EEE_WAKE_TIMER_H_P7       */ "",
    /* EGMIRCTL                  */ "",
    /* EGMIRDIV                  */ "",
    /* EGMIRMAC                  */ "",
    /* EGRESS_NAVB_PKT_TC2PCP_MAP */ "",
    /* EGRESS_NAVB_PKT_TC2PCP_MAP_IMP */ "",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP */ "",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP_IMP */ "",
    /* EGRESS_PKT_TC2PCP_MAP     */ "",
    /* EGRESS_PKT_TC2PCP_MAP_IMP */ "",
    /* EGRESS_PKT_TC2PCP_MAP_P7  */ "",
    /* EGRESS_RMON               */ "",
    /* EGRESS_SFLOW              */ "",
    /* EGRESS_SHAPER_CTLREG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_CTLREG_REG_SPARE1 */ "",
    /* EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1 */ "",
    /* EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1 */ "",
    /* EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1 */ "",
    /* EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1 */ "",
    /* EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1 */ "",
    /* EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1 */ "",
    /* EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1 */ "",
    /* EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0 */ "",
    /* EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1 */ "",
    /* EGRESS_VID_RMK_TBL_ACS    */ "",
    /* EGRESS_VID_RMK_TBL_DATA   */ "",
    /* ENG_DET_INT_EN            */ "",
    /* ENG_DET_STS               */ "",
    /* ENG_DET_STS_CHG           */ "",
    /* EN_IMP_CONG_REMAP         */ "",
    /* EN_IMP_HIGH_RATE          */ "",
    /* EN_TOTAL_MC_DROP_IMP      */ "",
    /* EQZ_CTRL                  */ "",
    /* EXP_PORT                  */ "",
    /* E_ANADV                   */ "",
    /* E_ANEXP                   */ "",
    /* E_ANLPA                   */ "",
    /* E_ANNXP                   */ "",
    /* E_LPNXP                   */ "",
    /* E_MIICTL                  */ "",
    /* E_MIISTS                  */ "",
    /* E_PHYIDH                  */ "",
    /* E_PHYIDL                  */ "",
    /* FAST_AGE_CTL              */ "",
    /* FAST_AGE_CTRL             */ "",
    /* FAST_AGE_PORT             */ "",
    /* FAST_AGE_VID              */ "",
    /* FAST_AGING_CTL            */ "",
    /* FAST_AGING_PORT           */ "",
    /* FAST_AGING_VID            */ "",
    /* FCON_BCST_TH_CTRL         */ "",
    /* FCON_DIAG_CTRL            */ "",
    /* FCON_DLF_TH_CTRL          */ "",
    /* FCON_FLOWCON_STATUS2      */ "",
    /* FCON_FLOWCON_STATUS3      */ "",
    /* FCON_FLOWCON_STATUS4      */ "",
    /* FCON_FLOWCON_STATUS5      */ "",
    /* FCON_FLOWCON_STATUS7      */ "",
    /* FCON_FLOWCON_STATUS9      */ "",
    /* FCON_FLOWCON_STATUS10     */ "",
    /* FCON_FLOWCON_STATUS11     */ "",
    /* FCON_FLOWCON_STATUS12     */ "",
    /* FCON_FLOWMIX              */ "",
    /* FCON_GLOB_TH_CTRL_1       */ "",
    /* FCON_GLOB_TH_CTRL_2       */ "",
    /* FCON_MISC_CTRL            */ "",
    /* FCON_MISC_TXFLOW_CTRL     */ "",
    /* FCON_PERQ_TXDROP_CTRL     */ "",
    /* FCON_Q0_100_TH_CTRL_1     */ "",
    /* FCON_Q0_100_TH_CTRL_2     */ "",
    /* FCON_Q0_TXDSC_CTRL_3      */ "",
    /* FCON_Q1_100_TH_CTRL_1     */ "",
    /* FCON_Q1_100_TH_CTRL_2     */ "",
    /* FCON_Q1_TXDSC_CTRL_3      */ "",
    /* FCON_Q2_100_TH_CTRL_1     */ "",
    /* FCON_Q2_100_TH_CTRL_2     */ "",
    /* FCON_Q2_TXDSC_CTRL_3      */ "",
    /* FCON_Q3_100_TH_CTRL_1     */ "",
    /* FCON_Q3_100_TH_CTRL_2     */ "",
    /* FCON_Q3_TXDSC_CTRL_3      */ "",
    /* FCON_RSRV_BUFNUM          */ "",
    /* FCON_RXBASE_BUFNUM        */ "",
    /* FCON_RX_FCON_CTRL         */ "",
    /* FCON_SPARE0               */ "",
    /* FCON_SPARE1               */ "",
    /* FCON_SPARE2               */ "",
    /* FCON_TXQ_FULL_TH          */ "",
    /* FC_CHIP_INFO              */ "",
    /* FC_CONG_BUF_ERR_HIS       */ "",
    /* FC_CONG_PORTMAP01         */ "",
    /* FC_CONG_PORTMAP8          */ "",
    /* FC_CONG_PORTMAP23         */ "",
    /* FC_CONG_PORTMAP45         */ "",
    /* FC_CONG_PORTMAP67         */ "",
    /* FC_CONG_PORTMAP_P7        */ "",
    /* FC_CONG_PORTMAP_P8        */ "",
    /* FC_CONG_PORTMAP_PN        */ "",
    /* FC_CTRL_MODE              */ "",
    /* FC_CTRL_PORT              */ "",
    /* FC_DIAG_CTRL              */ "",
    /* FC_FRM_DROP_REG           */ "",
    /* FC_GIGA_INFO              */ "",
    /* FC_GIGA_PORTMAP           */ "",
    /* FC_IMP0_REG_SPARE0        */ "",
    /* FC_IMP0_REG_SPARE1        */ "",
    /* FC_IMP0_TOTAL_THD_DROP_QN */ "",
    /* FC_IMP0_TOTAL_THD_HYST_QN */ "",
    /* FC_IMP0_TOTAL_THD_PAUSE_QN */ "",
    /* FC_IMP0_TXQ_THD_DROP_QN   */ "",
    /* FC_IMP0_TXQ_THD_HYST_QN   */ "",
    /* FC_IMP0_TXQ_THD_PAUSE_QN  */ "",
    /* FC_IMP0_TXQ_THD_RSV_QN    */ "",
    /* FC_IMP_THRESH_ADJUST_Q    */ "",
    /* FC_LAN_TOTAL_THD_DROP_QN  */ "",
    /* FC_LAN_TOTAL_THD_HYST_QN  */ "",
    /* FC_LAN_TOTAL_THD_PAUSE_QN */ "",
    /* FC_LAN_TXQ_THD_DROP_QN    */ "",
    /* FC_LAN_TXQ_THD_HYST_QN    */ "",
    /* FC_LAN_TXQ_THD_PAUSE_QN   */ "",
    /* FC_LAN_TXQ_THD_RSV_QN     */ "",
    /* FC_LINK_PORTMAP           */ "",
    /* FC_MCAST_DROP_CTRL        */ "",
    /* FC_MON_TXQ                */ "",
    /* FC_OOB_PAUSE_EN           */ "",
    /* FC_PAUSE_DROP_CTRL        */ "",
    /* FC_PAUSE_HIS              */ "",
    /* FC_PEAK_RXBYTE            */ "",
    /* FC_PEAK_RX_CNT            */ "",
    /* FC_PEAK_TOTAL_USED        */ "",
    /* FC_PEAK_TXQ               */ "",
    /* FC_PEAK_TXQ_45            */ "",
    /* FC_Q45_CONG_PORTMAP_8     */ "",
    /* FC_Q45_CONG_PORTMAP_0123  */ "",
    /* FC_Q45_CONG_PORTMAP_4567  */ "",
    /* FC_RXBUF_ERR_HIS          */ "",
    /* FC_RXPAUSE_HIS            */ "",
    /* FC_RX_HYST                */ "",
    /* FC_RX_HYST_THD            */ "",
    /* FC_RX_MAX_PTR             */ "",
    /* FC_RX_PAUSE_HIS           */ "",
    /* FC_RX_RSRV                */ "",
    /* FC_RX_RSV_THD             */ "",
    /* FC_RX_RUNOFF              */ "",
    /* FC_SPARE_ONE_REG          */ "",
    /* FC_SPARE_REG              */ "",
    /* FC_SPARE_ZERO_REG         */ "",
    /* FC_TOTAL_CONG_PORTMAP_P7  */ "",
    /* FC_TOTAL_CONG_PORTMAP_P8  */ "",
    /* FC_TOTAL_CONG_PORTMAP_PN  */ "",
    /* FC_TOTAL_TH_DROP_Q        */ "",
    /* FC_TOTAL_TH_DROP_Q45      */ "",
    /* FC_TOTAL_TH_DROP_Q_IMP    */ "",
    /* FC_TOTAL_TH_DROP_Q_WAN    */ "",
    /* FC_TOTAL_TH_HYST_Q        */ "",
    /* FC_TOTAL_TH_HYST_Q45      */ "",
    /* FC_TOTAL_TH_HYST_Q_IMP    */ "",
    /* FC_TOTAL_TH_HYST_Q_WAN    */ "",
    /* FC_TOTAL_TH_PAUSE_Q       */ "",
    /* FC_TOTAL_TH_PAUSE_Q45     */ "",
    /* FC_TOTAL_TH_PAUSE_Q_IMP   */ "",
    /* FC_TOTAL_TH_PAUSE_Q_WAN   */ "",
    /* FC_TOTAL_TH_RSRV_Q        */ "",
    /* FC_TOTAL_USED             */ "",
    /* FC_TXPAUSE_HIS            */ "",
    /* FC_TXQ_CONG_PORTMAP_P7    */ "",
    /* FC_TXQ_CONG_PORTMAP_P8    */ "",
    /* FC_TXQ_CONG_PORTMAP_PN    */ "",
    /* FC_TXQ_THD_PAUSE_OFF      */ "",
    /* FC_TXQ_TH_DROP_Q          */ "",
    /* FC_TXQ_TH_DROP_Q45        */ "",
    /* FC_TXQ_TH_DROP_Q_IMP      */ "",
    /* FC_TXQ_TH_DROP_Q_WAN      */ "",
    /* FC_TXQ_TH_PAUSE_Q         */ "",
    /* FC_TXQ_TH_PAUSE_Q45       */ "",
    /* FC_TXQ_TH_PAUSE_Q_IMP     */ "",
    /* FC_TXQ_TH_PAUSE_Q_WAN     */ "",
    /* FC_TXQ_TH_RSRV_Q          */ "",
    /* FC_TXQ_TH_RSRV_Q45        */ "",
    /* FC_TXQ_TH_RSRV_Q_IMP      */ "",
    /* FC_TXQ_TH_RSRV_Q_WAN      */ "",
    /* FC_TX_QUANTUM_PAUSE_HIS   */ "",
    /* FC_WAN_IMP1_REG_SPARE0    */ "",
    /* FC_WAN_IMP1_REG_SPARE1    */ "",
    /* FC_WAN_IMP1_TOTAL_THD_DROP_QN */ "",
    /* FC_WAN_IMP1_TOTAL_THD_HYST_QN */ "",
    /* FC_WAN_IMP1_TOTAL_THD_PAUSE_QN */ "",
    /* FC_WAN_IMP1_TXQ_THD_DROP_QN */ "",
    /* FC_WAN_IMP1_TXQ_THD_HYST_QN */ "",
    /* FC_WAN_IMP1_TXQ_THD_PAUSE_QN */ "",
    /* FC_WAN_IMP1_TXQ_THD_RSV_QN */ "",
    /* FLOW_MON_BUS              */ "",
    /* FM_MEMADR                 */ "",
    /* FM_MEMDAT0                */ "",
    /* FM_MEMDAT1                */ "",
    /* FM_MEMDAT2                */ "",
    /* FM_MEMDAT3                */ "",
    /* FM_SIZE_CTL               */ "",
    /* FORCE_FRAME_DROP          */ "",
    /* GARLCFG                   */ "",
    /* GENMEM_ADDR               */ "",
    /* GENMEM_CTL                */ "",
    /* GENMEM_DATA0              */ "",
    /* GENMEM_DATA1              */ "",
    /* GLB_OVERFLOW_DROP_PKT_CNT */ "",
    /* GLB_VLAN_ING_FILTER_CTL   */ "",
    /* GLOBAL_CONGESTION_CTRL    */ "",
    /* GLOBAL_TRUNK_CTL          */ "",
    /* GMII_IO_DS_SEL0           */ "",
    /* GMII_IO_DS_SEL1           */ "",
    /* GMII_IO_SR_CTL            */ "",
    /* GMNGCFG                   */ "",
    /* GREEN_MODE_DATA           */ "",
    /* GREEN_MODE_DEBUG          */ "",
    /* GREEN_MODE_SELECT         */ "",
    /* GROUP_CTRL                */ "",
    /* GRPADDR1                  */ "",
    /* GRPADDR2                  */ "",
    /* G_ANADV                   */ "",
    /* G_ANADV_EXT               */ "",
    /* G_ANADV_EXT_P4            */ "",
    /* G_ANADV_EXT_P5            */ "",
    /* G_ANADV_EXT_P7            */ "",
    /* G_ANADV_EXT_PN            */ "",
    /* G_ANADV_P7                */ "",
    /* G_ANEXP                   */ "",
    /* G_ANEXP_EXT               */ "",
    /* G_ANEXP_EXT_P4            */ "",
    /* G_ANEXP_EXT_P5            */ "",
    /* G_ANEXP_EXT_P7            */ "",
    /* G_ANEXP_EXT_PN            */ "",
    /* G_ANEXP_P7                */ "",
    /* G_ANLPA                   */ "",
    /* G_ANLPA_EXT               */ "",
    /* G_ANLPA_EXT_P4            */ "",
    /* G_ANLPA_EXT_P5            */ "",
    /* G_ANLPA_EXT_P7            */ "",
    /* G_ANLPA_EXT_PN            */ "",
    /* G_ANLPA_P7                */ "",
    /* G_ANNXP                   */ "",
    /* G_ANNXP_EXT               */ "",
    /* G_ANNXP_EXT_P4            */ "",
    /* G_ANNXP_EXT_P5            */ "",
    /* G_ANNXP_EXT_P7            */ "",
    /* G_ANNXP_EXT_PN            */ "",
    /* G_ANNXP_P7                */ "",
    /* G_AUX_CTL                 */ "",
    /* G_AUX_CTL_EXT             */ "",
    /* G_AUX_CTL_EXT_P4          */ "",
    /* G_AUX_CTL_EXT_P5          */ "",
    /* G_AUX_CTL_EXT_P7          */ "",
    /* G_AUX_CTL_EXT_PN          */ "",
    /* G_AUX_CTL_P7              */ "",
    /* G_AUX_STS                 */ "",
    /* G_AUX_STS_EXT             */ "",
    /* G_AUX_STS_EXT_P4          */ "",
    /* G_AUX_STS_EXT_P5          */ "",
    /* G_AUX_STS_EXT_P7          */ "",
    /* G_AUX_STS_EXT_PN          */ "",
    /* G_AUX_STS_P7              */ "",
    /* G_B1000T_CTL              */ "",
    /* G_B1000T_CTL_EXT          */ "",
    /* G_B1000T_CTL_EXT_P4       */ "",
    /* G_B1000T_CTL_EXT_P5       */ "",
    /* G_B1000T_CTL_EXT_P7       */ "",
    /* G_B1000T_CTL_EXT_PN       */ "",
    /* G_B1000T_CTL_P7           */ "",
    /* G_B1000T_STS              */ "",
    /* G_B1000T_STS_EXT          */ "",
    /* G_B1000T_STS_EXT_P4       */ "",
    /* G_B1000T_STS_EXT_P5       */ "",
    /* G_B1000T_STS_EXT_P7       */ "",
    /* G_B1000T_STS_EXT_PN       */ "",
    /* G_B1000T_STS_P7           */ "",
    /* G_DSP_COEFFICIENT         */ "",
    /* G_DSP_COEFFICIENT_ADDR    */ "",
    /* G_DSP_COEFFICIENT_ADDR_EXT */ "",
    /* G_DSP_COEFFICIENT_ADDR_EXT_P4 */ "",
    /* G_DSP_COEFFICIENT_ADDR_EXT_P5 */ "",
    /* G_DSP_COEFFICIENT_ADDR_EXT_P7 */ "",
    /* G_DSP_COEFFICIENT_ADDR_EXT_PN */ "",
    /* G_DSP_COEFFICIENT_ADDR_P7 */ "",
    /* G_DSP_COEFFICIENT_EXT     */ "",
    /* G_DSP_COEFFICIENT_EXT_P4  */ "",
    /* G_DSP_COEFFICIENT_EXT_P5  */ "",
    /* G_DSP_COEFFICIENT_EXT_P7  */ "",
    /* G_DSP_COEFFICIENT_EXT_PN  */ "",
    /* G_DSP_COEFFICIENT_P7      */ "",
    /* G_EXP_ACCESS              */ "",
    /* G_EXP_DATA                */ "",
    /* G_EXT_STS                 */ "",
    /* G_EXT_STS_EXT             */ "",
    /* G_EXT_STS_EXT_P4          */ "",
    /* G_EXT_STS_EXT_P5          */ "",
    /* G_EXT_STS_EXT_P7          */ "",
    /* G_EXT_STS_EXT_PN          */ "",
    /* G_EXT_STS_P7              */ "",
    /* G_FALSE_CARR_CNT          */ "",
    /* G_FALSE_CARR_CNT_EXT      */ "",
    /* G_FALSE_CARR_CNT_EXT_P4   */ "",
    /* G_FALSE_CARR_CNT_EXT_P5   */ "",
    /* G_FALSE_CARR_CNT_EXT_P7   */ "",
    /* G_FALSE_CARR_CNT_EXT_PN   */ "",
    /* G_FALSE_CARR_CNT_P7       */ "",
    /* G_INTERRUPT_MSK           */ "",
    /* G_INTERRUPT_MSK_EXT       */ "",
    /* G_INTERRUPT_MSK_EXT_P4    */ "",
    /* G_INTERRUPT_MSK_EXT_P5    */ "",
    /* G_INTERRUPT_MSK_EXT_P7    */ "",
    /* G_INTERRUPT_MSK_EXT_PN    */ "",
    /* G_INTERRUPT_MSK_P7        */ "",
    /* G_INTERRUPT_STS           */ "",
    /* G_INTERRUPT_STS_EXT       */ "",
    /* G_INTERRUPT_STS_EXT_P4    */ "",
    /* G_INTERRUPT_STS_EXT_P5    */ "",
    /* G_INTERRUPT_STS_EXT_P7    */ "",
    /* G_INTERRUPT_STS_EXT_PN    */ "",
    /* G_INTERRUPT_STS_P7        */ "",
    /* G_LPNXP                   */ "",
    /* G_LPNXP_EXT               */ "",
    /* G_LPNXP_EXT_P4            */ "",
    /* G_LPNXP_EXT_P5            */ "",
    /* G_LPNXP_EXT_P7            */ "",
    /* G_LPNXP_EXT_PN            */ "",
    /* G_LPNXP_P7                */ "",
    /* G_MASTER_SLAVE_SEED       */ "",
    /* G_MASTER_SLAVE_SEED_EXT   */ "",
    /* G_MASTER_SLAVE_SEED_EXT_P4 */ "",
    /* G_MASTER_SLAVE_SEED_EXT_P5 */ "",
    /* G_MASTER_SLAVE_SEED_EXT_P7 */ "",
    /* G_MASTER_SLAVE_SEED_EXT_PN */ "",
    /* G_MASTER_SLAVE_SEED_P7    */ "",
    /* G_MIICTL                  */ "",
    /* G_MIICTL_EXT              */ "",
    /* G_MIICTL_EXT_P4           */ "",
    /* G_MIICTL_EXT_P5           */ "",
    /* G_MIICTL_EXT_P7           */ "",
    /* G_MIICTL_EXT_PN           */ "",
    /* G_MIICTL_P7               */ "",
    /* G_MIISTS                  */ "",
    /* G_MIISTS_EXT              */ "",
    /* G_MIISTS_EXT_P4           */ "",
    /* G_MIISTS_EXT_P5           */ "",
    /* G_MIISTS_EXT_P7           */ "",
    /* G_MIISTS_EXT_PN           */ "",
    /* G_MIISTS_P7               */ "",
    /* G_MISC_SHADOW             */ "",
    /* G_MISC_SHADOW_EXT         */ "",
    /* G_MISC_SHADOW_EXT_P4      */ "",
    /* G_MISC_SHADOW_EXT_P5      */ "",
    /* G_MISC_SHADOW_EXT_P7      */ "",
    /* G_MISC_SHADOW_EXT_PN      */ "",
    /* G_MISC_SHADOW_P7          */ "",
    /* G_PCTL                    */ "",
    /* G_PHYIDH                  */ "",
    /* G_PHYIDH_EXT              */ "",
    /* G_PHYIDH_EXT_P4           */ "",
    /* G_PHYIDH_EXT_P5           */ "",
    /* G_PHYIDH_EXT_P7           */ "",
    /* G_PHYIDH_EXT_PN           */ "",
    /* G_PHYIDH_P7               */ "",
    /* G_PHYIDL                  */ "",
    /* G_PHYIDL_EXT              */ "",
    /* G_PHYIDL_EXT_P4           */ "",
    /* G_PHYIDL_EXT_P5           */ "",
    /* G_PHYIDL_EXT_P7           */ "",
    /* G_PHYIDL_EXT_PN           */ "",
    /* G_PHYIDL_P7               */ "",
    /* G_PHY_EXT_CTL             */ "",
    /* G_PHY_EXT_CTL_EXT         */ "",
    /* G_PHY_EXT_CTL_EXT_P4      */ "",
    /* G_PHY_EXT_CTL_EXT_P5      */ "",
    /* G_PHY_EXT_CTL_EXT_P7      */ "",
    /* G_PHY_EXT_CTL_EXT_PN      */ "",
    /* G_PHY_EXT_CTL_P7          */ "",
    /* G_PHY_EXT_STS             */ "",
    /* G_PHY_EXT_STS_EXT         */ "",
    /* G_PHY_EXT_STS_EXT_P4      */ "",
    /* G_PHY_EXT_STS_EXT_P5      */ "",
    /* G_PHY_EXT_STS_EXT_P7      */ "",
    /* G_PHY_EXT_STS_EXT_PN      */ "",
    /* G_PHY_EXT_STS_P7          */ "",
    /* G_REC_ERR_CNT             */ "",
    /* G_REC_ERR_CNT_EXT         */ "",
    /* G_REC_ERR_CNT_EXT_P4      */ "",
    /* G_REC_ERR_CNT_EXT_P5      */ "",
    /* G_REC_ERR_CNT_EXT_P7      */ "",
    /* G_REC_ERR_CNT_EXT_PN      */ "",
    /* G_REC_ERR_CNT_P7          */ "",
    /* G_REC_NOTOK_CNT           */ "",
    /* G_REC_NOTOK_CNT_EXT       */ "",
    /* G_REC_NOTOK_CNT_EXT_P4    */ "",
    /* G_REC_NOTOK_CNT_EXT_P5    */ "",
    /* G_REC_NOTOK_CNT_EXT_P7    */ "",
    /* G_REC_NOTOK_CNT_EXT_PN    */ "",
    /* G_REC_NOTOK_CNT_P7        */ "",
    /* G_TEST1                   */ "",
    /* G_TEST2                   */ "",
    /* G_TEST1_EXT               */ "",
    /* G_TEST1_EXT_P4            */ "",
    /* G_TEST1_EXT_P5            */ "",
    /* G_TEST1_EXT_P7            */ "",
    /* G_TEST1_EXT_PN            */ "",
    /* G_TEST1_P7                */ "",
    /* G_TEST2_EXT               */ "",
    /* G_TEST2_EXT_P4            */ "",
    /* G_TEST2_EXT_P5            */ "",
    /* G_TEST2_EXT_P7            */ "",
    /* G_TEST2_EXT_PN            */ "",
    /* G_TEST2_P7                */ "",
    /* HEARTBEAT_N               */ "",
    /* HL_PRTC_CTRL              */ "",
    /* HNDRD_ACTL                */ "",
    /* HNDRD_ASTS                */ "",
    /* HNDRD_FCSCNT              */ "",
    /* HNDRD_RECNT               */ "",
    /* IDDQ_CTRL                 */ "",
    /* IEEE8021S_REG_SPARE0      */ "",
    /* IEEE8021S_REG_SPARE1      */ "",
    /* IEEE8021X_REG_SPARE0      */ "",
    /* IEEE8021X_REG_SPARE1      */ "",
    /* IFG_BYTES                 */ "",
    /* IGMIRCTL                  */ "",
    /* IGMIRDIV                  */ "",
    /* IGMIRMAC                  */ "",
    /* IMP0_PRT_ID               */ "",
    /* IMP1_EGRESS_RATE_CTRL_CFG_REG */ "",
    /* IMP1_PRT_ID               */ "",
    /* IMP_CTL                   */ "",
    /* IMP_EGRESS_PKT_TC2CPCP_MAP */ "",
    /* IMP_EGRESS_PKT_TC2PCP_MAP */ "",
    /* IMP_EGRESS_RATE_CTRL_CFG_REG */ "",
    /* IMP_LEVEL1_QOS_WEIGHT     */ "",
    /* IMP_LEVEL2_QOS_WEIGHT     */ "",
    /* IMP_LOW_QUEUE_MAX_REFRESH */ "",
    /* IMP_LOW_QUEUE_MAX_THD_SEL */ "",
    /* IMP_LOW_QUEUE_SHAPER_STS  */ "",
    /* IMP_PCP2TC                */ "",
    /* IMP_PCP2TC_DEI0           */ "",
    /* IMP_PCP2TC_DEI1           */ "",
    /* IMP_PCTL                  */ "",
    /* IMP_PORT_RED_BYTE_DROP_CNTR */ "",
    /* IMP_PORT_RED_PKT_DROP_CNTR */ "",
    /* IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESH */ "",
    /* IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL */ "",
    /* IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESH */ "",
    /* IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL */ "",
    /* IMP_PORT_SHAPER_STS       */ "",
    /* IMP_QOS_PRI_CTL           */ "",
    /* IMP_QOS_WEIGHT            */ "",
    /* IMP_QUEUE0_MAX_PACKET_REFRESH */ "",
    /* IMP_QUEUE0_MAX_PACKET_THD_SEL */ "",
    /* IMP_QUEUE0_MAX_REFRESH    */ "",
    /* IMP_QUEUE0_MAX_THD_SEL    */ "",
    /* IMP_QUEUE0_SHAPER_STS     */ "",
    /* IMP_QUEUE1_MAX_PACKET_REFRESH */ "",
    /* IMP_QUEUE1_MAX_PACKET_THD_SEL */ "",
    /* IMP_QUEUE1_MAX_REFRESH    */ "",
    /* IMP_QUEUE1_MAX_THD_SEL    */ "",
    /* IMP_QUEUE1_SHAPER_STS     */ "",
    /* IMP_QUEUE2_MAX_PACKET_REFRESH */ "",
    /* IMP_QUEUE2_MAX_PACKET_THD_SEL */ "",
    /* IMP_QUEUE2_MAX_REFRESH    */ "",
    /* IMP_QUEUE2_MAX_THD_SEL    */ "",
    /* IMP_QUEUE2_SHAPER_STS     */ "",
    /* IMP_QUEUE3_MAX_PACKET_REFRESH */ "",
    /* IMP_QUEUE3_MAX_PACKET_THD_SEL */ "",
    /* IMP_QUEUE3_MAX_REFRESH    */ "",
    /* IMP_QUEUE3_MAX_THD_SEL    */ "",
    /* IMP_QUEUE3_SHAPER_STS     */ "",
    /* IMP_QUEUE4_MAX_PACKET_REFRESH */ "",
    /* IMP_QUEUE4_MAX_PACKET_THD_SEL */ "",
    /* IMP_QUEUE4_MAX_REFRESH    */ "",
    /* IMP_QUEUE4_MAX_THD_SEL    */ "",
    /* IMP_QUEUE4_SHAPER_STS     */ "",
    /* IMP_QUEUE5_MAX_PACKET_REFRESH */ "",
    /* IMP_QUEUE5_MAX_PACKET_THD_SEL */ "",
    /* IMP_QUEUE5_MAX_REFRESH    */ "",
    /* IMP_QUEUE5_MAX_THD_SEL    */ "",
    /* IMP_QUEUE5_SHAPER_STS     */ "",
    /* IMP_QUEUE6_MAX_PACKET_REFRESH */ "",
    /* IMP_QUEUE6_MAX_PACKET_THD_SEL */ "",
    /* IMP_QUEUE6_MAX_REFRESH    */ "",
    /* IMP_QUEUE6_MAX_THD_SEL    */ "",
    /* IMP_QUEUE6_SHAPER_STS     */ "",
    /* IMP_QUEUE7_MAX_PACKET_REFRESH */ "",
    /* IMP_QUEUE7_MAX_PACKET_THD_SEL */ "",
    /* IMP_QUEUE7_MAX_REFRESH    */ "",
    /* IMP_QUEUE7_MAX_THD_SEL    */ "",
    /* IMP_QUEUE7_SHAPER_STS     */ "",
    /* IMP_RGMII_CTL_GP          */ "",
    /* IMP_RGMII_TIME_DLY_GP     */ "",
    /* IMP_SLEEP_STS             */ "",
    /* IMP_SLEEP_TIMER           */ "",
    /* IMP_SOFTWARE_EGRESS_CTRL  */ "",
    /* IMP_TC2COS_MAP            */ "",
    /* IMP_TC_SEL_TABLE          */ "",
    /* INGRESS_RMON              */ "",
    /* INGRESS_SFLOW             */ "",
    /* INGRESS_SFLOW_PORT        */ "",
    /* INRANGEERRCOUNT           */ "",
    /* INRANGEERRPKTS            */ "",
    /* INTERNAL_CPU_DEBUG        */ "",
    /* INTERNAL_CPU_MII_PORT_CONTROL */ "",
    /* INTERNAL_CPU_MMR_ADDRESS  */ "",
    /* INTERNAL_CPU_MMR_DATA     */ "",
    /* INTERRUPT                 */ "",
    /* INTERRUPT_EXT_P5          */ "",
    /* INT_EN                    */ "",
    /* INT_MASK                  */ "",
    /* INT_STAT                  */ "",
    /* INT_STS                   */ "",
    /* INT_TRIGGER               */ "",
    /* IN_CPU_CTRL               */ "",
    /* IO_DS_SEL0                */ "",
    /* IO_DS_SEL2                */ "",
    /* IO_SR_CTL                 */ "",
    /* IPG_SHRINK_2G_WA          */ "",
    /* IPG_SHRNK_CTRL            */ "",
    /* IRC_ALARM_THD             */ "",
    /* IRC_VIRTUAL_ZERO_THD      */ "",
    /* ISP_SEL_PORTMAP           */ "",
    /* ISP_TPID                  */ "",
    /* ISP_VID                   */ "",
    /* IVM_EVM_HIT_ENTRY         */ "",
    /* JOIN_ALL_VLAN_EN          */ "",
    /* JUMBOPKT                  */ "",
    /* JUMBO_CTRL_REG_SPARE0     */ "",
    /* JUMBO_CTRL_REG_SPARE1     */ "",
    /* JUMBO_PORT_MASK           */ "",
    /* L4PORT_RANGE_CHECKER      */ "",
    /* LCPLL_CTRL_H              */ "",
    /* LCPLL_CTRL_L              */ "",
    /* LCPLL_STATE_OUTPUT        */ "",
    /* LEDA_ST                   */ "",
    /* LEDB_ST                   */ "",
    /* LEDC_ST                   */ "",
    /* LEDD_ST                   */ "",
    /* LED_CONTROL               */ "",
    /* LED_EN_MAP                */ "",
    /* LED_FLSH_CTL              */ "",
    /* LED_FUNC0_CTL             */ "",
    /* LED_FUNC0_EXTD_CTL        */ "",
    /* LED_FUNC1_CTL             */ "",
    /* LED_FUNC1_EXTD_CTL        */ "",
    /* LED_FUNC_MAP              */ "",
    /* LED_MODE_MAP_0            */ "",
    /* LED_MODE_MAP_1            */ "",
    /* LED_OPTIONS               */ "",
    /* LED_OUTPUT_ENABLE         */ "",
    /* LED_PORTMAP               */ "",
    /* LED_REFLSH_CTL            */ "",
    /* LINK_STS_INT_EN           */ "",
    /* LNKSTS                    */ "",
    /* LNKSTSCHG                 */ "",
    /* LOW_POWER_CTRL            */ "",
    /* LOW_POWER_EXP1            */ "",
    /* LOW_QUEUE_AVB_SHAPING_MODE */ "",
    /* LOW_QUEUE_SHAPER_ENABLE   */ "",
    /* LPDET_CFG                 */ "",
    /* LPDET_REG_SPARE0          */ "",
    /* LPDET_REG_SPARE1          */ "",
    /* LPDET_SA                  */ "",
    /* LPI_STS_CHG_INT_EN        */ "",
    /* LPNXP                     */ "",
    /* LPNXP_EXT_P5              */ "",
    /* LP_STA_GP                 */ "",
    /* LRN_CNT_CTL               */ "",
    /* LSA_MII_PORT              */ "",
    /* LSA_PORT                  */ "",
    /* LSA_PORT7                 */ "",
    /* MAC2VLAN_CTL              */ "",
    /* MAC_FM_DROP_CTL           */ "",
    /* MAC_LIMIT_REG_SPARE0      */ "",
    /* MAC_LIMIT_REG_SPARE1      */ "",
    /* MAC_TRUNK_CTL             */ "",
    /* MARLA_FWD_ENTRY0          */ "",
    /* MARLA_FWD_ENTRY1          */ "",
    /* MARLA_SRCH_RSLT           */ "",
    /* MAX_ICMPV4_SIZE           */ "",
    /* MAX_ICMPV4_SIZE_REG       */ "",
    /* MAX_ICMPV6_SIZE           */ "",
    /* MAX_ICMPV6_SIZE_REG       */ "",
    /* MDC_EXTEND_CTRL           */ "",
    /* MDIO_ADDR_P               */ "",
    /* MDIO_ADDR_P8              */ "",
    /* MDIO_ADDR_WAN             */ "",
    /* MDIO_BASE_ADDR            */ "",
    /* MDIO_DIRECT_ACCESS        */ "",
    /* MDIO_IMP_ADDR             */ "",
    /* MDIO_PORT4_ADDR           */ "",
    /* MDIO_PORT7_ADDR           */ "",
    /* MDIO_PORT_ADDR            */ "",
    /* MDIO_WAN_ADDR             */ "",
    /* MEMORY_TEST_CTRL          */ "",
    /* MEMORY_TEST_CTRL_1        */ "",
    /* MEM_ADDR                  */ "",
    /* MEM_ADDR_0                */ "",
    /* MEM_ADDR_1                */ "",
    /* MEM_ADDR_2                */ "",
    /* MEM_ADDR_3                */ "",
    /* MEM_ARL_HIGH              */ "",
    /* MEM_ARL_LOW               */ "",
    /* MEM_BFC_ADDR              */ "",
    /* MEM_BFC_DATA              */ "",
    /* MEM_BTM_DATA              */ "",
    /* MEM_BTM_DATA0             */ "",
    /* MEM_BTM_DATA1             */ "",
    /* MEM_CTRL                  */ "",
    /* MEM_DATA_0                */ "",
    /* MEM_DATA_1                */ "",
    /* MEM_DATA_2                */ "",
    /* MEM_DATA_3                */ "",
    /* MEM_DATA_4                */ "",
    /* MEM_DATA_5                */ "",
    /* MEM_DATA_6                */ "",
    /* MEM_DATA_7                */ "",
    /* MEM_DATA_HIGH             */ "",
    /* MEM_DATA_LOW              */ "",
    /* MEM_DEBUG_DATA_0_0        */ "",
    /* MEM_DEBUG_DATA_0_1        */ "",
    /* MEM_DEBUG_DATA_1_0        */ "",
    /* MEM_DEBUG_DATA_1_1        */ "",
    /* MEM_ECC_ERR_INT_EN        */ "",
    /* MEM_ECC_ERR_INT_STS       */ "",
    /* MEM_FRM_ADDR              */ "",
    /* MEM_FRM_DATA0             */ "",
    /* MEM_FRM_DATA1             */ "",
    /* MEM_FRM_DATA2             */ "",
    /* MEM_FRM_DATA3             */ "",
    /* MEM_INDEX                 */ "",
    /* MEM_KEY_0                 */ "",
    /* MEM_KEY_1                 */ "",
    /* MEM_KEY_2                 */ "",
    /* MEM_KEY_3                 */ "",
    /* MEM_KEY_4                 */ "",
    /* MEM_KEY_5                 */ "",
    /* MEM_KEY_6                 */ "",
    /* MEM_KEY_7                 */ "",
    /* MEM_MARL_HIGH             */ "",
    /* MEM_MARL_LOW              */ "",
    /* MEM_MISC_CTRL             */ "",
    /* MEM_PSM_VDD_CTRL          */ "",
    /* MEM_REG_SPARE0            */ "",
    /* MEM_REG_SPARE1            */ "",
    /* MEM_SRCH_ADDR_0           */ "",
    /* MEM_SRCH_CTRL             */ "",
    /* MEM_SRCH_DATA_0           */ "",
    /* MEM_SRCH_DATA_1           */ "",
    /* MEM_SRCH_INDEX            */ "",
    /* MEM_SRCH_KEY_2            */ "",
    /* MEM_TEST_CTL              */ "",
    /* MEM_TEST_CTRL0            */ "",
    /* MEM_TEST_CTRL1            */ "",
    /* MEM_TEST_CTRL2            */ "",
    /* MEM_TEST_CTRL3            */ "",
    /* MEM_TEST_CTRL4            */ "",
    /* MEM_TEST_CTRL5            */ "",
    /* MEM_TEST_CTRL_0           */ "",
    /* MEM_TEST_CTRL_1           */ "",
    /* MEM_TEST_CTRL_2           */ "",
    /* MEM_TEST_CTRL_3           */ "",
    /* MIBDIGA_PAGE              */ "",
    /* MIBKILLOVR                */ "",
    /* MIB_GD_FM_MAX_SIZE        */ "",
    /* MIB_PORT_SEL              */ "",
    /* MIB_SNAPSHOT_CTL          */ "",
    /* MIICTL                    */ "",
    /* MIICTL_EXT_P5             */ "",
    /* MIISTS                    */ "",
    /* MIISTS_EXT_P5             */ "",
    /* MII_PCTL                  */ "",
    /* MINIMUM_TCP_HDR_SZ        */ "",
    /* MIN_TCP_HEADER_SIZE       */ "",
    /* MIRCAPCTL                 */ "",
    /* MIRRORCTL                 */ "",
    /* MLF_DROP_MAP              */ "",
    /* MLF_IPMC_FWD_MAP          */ "",
    /* MNGMODE_REG_SPARE0        */ "",
    /* MNGMODE_REG_SPARE1        */ "",
    /* MNGPID                    */ "",
    /* MODEL_ID                  */ "",
    /* MODULE_ID0                */ "",
    /* MODULE_ID1                */ "",
    /* MONITOR_TOTAL_BUF_USED_COUNT */ "",
    /* MONITOR_TXQ0_BUF_USED_COUNT */ "",
    /* MONITOR_TXQ1_BUF_USED_COUNT */ "",
    /* MONITOR_TXQ2_BUF_USED_COUNT */ "",
    /* MONITOR_TXQ3_BUF_USED_COUNT */ "",
    /* MONITOR_TXQ4_BUF_USED_COUNT */ "",
    /* MONITOR_TXQ5_BUF_USED_COUNT */ "",
    /* MONITOR_TXQ6_BUF_USED_COUNT */ "",
    /* MONITOR_TXQ7_BUF_USED_COUNT */ "",
    /* MONITOR_TX_PORT_CTRL      */ "",
    /* MPORTVEC0                 */ "",
    /* MPORTVEC1                 */ "",
    /* MPORTVEC2                 */ "",
    /* MPORTVEC3                 */ "",
    /* MPORTVEC4                 */ "",
    /* MPORTVEC5                 */ "",
    /* MR_STA                    */ "",
    /* MST_AGE                   */ "",
    /* MST_CON                   */ "",
    /* MST_TAB                   */ "",
    /* MST_TBL                   */ "",
    /* MULTIPORT_ADDR0           */ "",
    /* MULTIPORT_ADDR1           */ "",
    /* MULTIPORT_ADDR2           */ "",
    /* MULTIPORT_ADDR3           */ "",
    /* MULTIPORT_ADDR4           */ "",
    /* MULTIPORT_ADDR5           */ "",
    /* MULTI_PORT_CTL            */ "",
    /* NEW_CONTROL               */ "",
    /* NEW_CTRL                  */ "",
    /* NEW_PRI_MAP               */ "",
    /* NSE_DPLL_1                */ "",
    /* NSE_DPLL_4                */ "",
    /* NSE_DPLL_5                */ "",
    /* NSE_DPLL_6                */ "",
    /* NSE_DPLL_2_N              */ "",
    /* NSE_DPLL_3_N              */ "",
    /* NSE_DPLL_7_N              */ "",
    /* NSE_NCO_4                 */ "",
    /* NSE_NCO_6                 */ "",
    /* NSE_NCO_1_N               */ "",
    /* NSE_NCO_2_N               */ "",
    /* NSE_NCO_3_0               */ "",
    /* NSE_NCO_3_1               */ "",
    /* NSE_NCO_3_2               */ "",
    /* NSE_NCO_5_0               */ "",
    /* NSE_NCO_5_1               */ "",
    /* NSE_NCO_5_2               */ "",
    /* NSE_NCO_7_0               */ "",
    /* NSE_NCO_7_1               */ "",
    /* OOB_PAUSE_EN              */ "",
    /* OTHER_CHECKER             */ "",
    /* OTHER_OTPID               */ "",
    /* OTHER_TABLE_DATA0         */ "",
    /* OTHER_TABLE_DATA1         */ "",
    /* OTHER_TABLE_DATA2         */ "",
    /* OTHER_TABLE_INDEX         */ "",
    /* OTP_ADDR_REG              */ "",
    /* OTP_CTL_REG               */ "",
    /* OTP_CTL_REG_SPARE0        */ "",
    /* OTP_CTL_REG_SPARE1        */ "",
    /* OTP_RD_DATA               */ "",
    /* OTP_STS_REG               */ "",
    /* OTP_WR_DATA               */ "",
    /* OUTOFRANGEERRPKTS         */ "",
    /* OUTRANGEERRCOUNT          */ "",
    /* P1588_CTRL                */ "",
    /* P4_RGMII_TIME_DLY_GP      */ "",
    /* P5_RGMII_TIME_DLY_GP      */ "",
    /* P7_CTL                    */ "",
    /* P7_EGRESS_PKT_TC2CPCP_MAP */ "",
    /* P7_EGRESS_PKT_TC2PCP_MAP  */ "",
    /* P7_LEVEL1_QOS_WEIGHT      */ "",
    /* P7_LEVEL2_QOS_WEIGHT      */ "",
    /* P7_LOW_QUEUE_MAX_REFRESH  */ "",
    /* P7_LOW_QUEUE_MAX_THD_SEL  */ "",
    /* P7_LOW_QUEUE_SHAPER_STS   */ "",
    /* P7_PCP2TC                 */ "",
    /* P7_PCP2TC_DEI0            */ "",
    /* P7_PCP2TC_DEI1            */ "",
    /* P7_PORT_RED_BYTE_DROP_CNTR */ "",
    /* P7_PORT_RED_PKT_DROP_CNTR */ "",
    /* P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESH */ "",
    /* P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL */ "",
    /* P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESH */ "",
    /* P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL */ "",
    /* P7_PORT_SHAPER_STS        */ "",
    /* P7_QOS_PRI_CTL            */ "",
    /* P7_QOS_WEIGHT             */ "",
    /* P7_QUEUE0_MAX_PACKET_REFRESH */ "",
    /* P7_QUEUE0_MAX_PACKET_THD_SEL */ "",
    /* P7_QUEUE0_MAX_REFRESH     */ "",
    /* P7_QUEUE0_MAX_THD_SEL     */ "",
    /* P7_QUEUE0_SHAPER_STS      */ "",
    /* P7_QUEUE1_MAX_PACKET_REFRESH */ "",
    /* P7_QUEUE1_MAX_PACKET_THD_SEL */ "",
    /* P7_QUEUE1_MAX_REFRESH     */ "",
    /* P7_QUEUE1_MAX_THD_SEL     */ "",
    /* P7_QUEUE1_SHAPER_STS      */ "",
    /* P7_QUEUE2_MAX_PACKET_REFRESH */ "",
    /* P7_QUEUE2_MAX_PACKET_THD_SEL */ "",
    /* P7_QUEUE2_MAX_REFRESH     */ "",
    /* P7_QUEUE2_MAX_THD_SEL     */ "",
    /* P7_QUEUE2_SHAPER_STS      */ "",
    /* P7_QUEUE3_MAX_PACKET_REFRESH */ "",
    /* P7_QUEUE3_MAX_PACKET_THD_SEL */ "",
    /* P7_QUEUE3_MAX_REFRESH     */ "",
    /* P7_QUEUE3_MAX_THD_SEL     */ "",
    /* P7_QUEUE3_SHAPER_STS      */ "",
    /* P7_QUEUE4_MAX_PACKET_REFRESH */ "",
    /* P7_QUEUE4_MAX_PACKET_THD_SEL */ "",
    /* P7_QUEUE4_MAX_REFRESH     */ "",
    /* P7_QUEUE4_MAX_THD_SEL     */ "",
    /* P7_QUEUE4_SHAPER_STS      */ "",
    /* P7_QUEUE5_MAX_PACKET_REFRESH */ "",
    /* P7_QUEUE5_MAX_PACKET_THD_SEL */ "",
    /* P7_QUEUE5_MAX_REFRESH     */ "",
    /* P7_QUEUE5_MAX_THD_SEL     */ "",
    /* P7_QUEUE5_SHAPER_STS      */ "",
    /* P7_QUEUE6_MAX_PACKET_REFRESH */ "",
    /* P7_QUEUE6_MAX_PACKET_THD_SEL */ "",
    /* P7_QUEUE6_MAX_REFRESH     */ "",
    /* P7_QUEUE6_MAX_THD_SEL     */ "",
    /* P7_QUEUE6_SHAPER_STS      */ "",
    /* P7_QUEUE7_MAX_PACKET_REFRESH */ "",
    /* P7_QUEUE7_MAX_PACKET_THD_SEL */ "",
    /* P7_QUEUE7_MAX_REFRESH     */ "",
    /* P7_QUEUE7_MAX_THD_SEL     */ "",
    /* P7_QUEUE7_SHAPER_STS      */ "",
    /* P7_TC2COS_MAP             */ "",
    /* P7_TC_SEL_TABLE           */ "",
    /* P7_WDRR_PENALTY           */ "",
    /* P8_PCP2TC                 */ "",
    /* P8_WDRR_PENALTY           */ "",
    /* PAGEREG                   */ "",
    /* PAUSESTS                  */ "",
    /* PAUSE_CAP                 */ "",
    /* PAUSE_FM_SA               */ "",
    /* PAUSE_FRM_CTRL            */ "",
    /* PAUSE_QUANTA              */ "",
    /* PAUSE_ST_ADDR             */ "",
    /* PAUSE_TIME_DEFAULT        */ "",
    /* PAUSE_TIME_MAX            */ "",
    /* PAUSE_TIME_MIN            */ "",
    /* PAUSE_TIME_RESET_THD      */ "",
    /* PAUSE_TIME_UPDATE_PERIOD  */ "",
    /* PBB_PWRDWN_MON_CTRL       */ "",
    /* PBB_PWRDWN_MON_N          */ "",
    /* PBB_VBUFCNT_N             */ "",
    /* PBPTRFIFO_0               */ "",
    /* PBPTRFIFO_1               */ "",
    /* PCP_VALUE_CTRL            */ "",
    /* PDA_HOLD_TIME_CFG         */ "",
    /* PDA_SETUP_TIME_CFG        */ "",
    /* PDA_TIMEOUT_CFG           */ "",
    /* PEAK_TEMP_MON_RESU        */ "",
    /* PEAK_TOTAL_BUF_USED_COUNT */ "",
    /* PEAK_TXQ0_BUF_USED_COUNT  */ "",
    /* PEAK_TXQ1_BUF_USED_COUNT  */ "",
    /* PEAK_TXQ2_BUF_USED_COUNT  */ "",
    /* PEAK_TXQ3_BUF_USED_COUNT  */ "",
    /* PEAK_TXQ4_BUF_USED_COUNT  */ "",
    /* PEAK_TXQ5_BUF_USED_COUNT  */ "",
    /* PEAK_TXQ6_BUF_USED_COUNT  */ "",
    /* PEAK_TXQ7_BUF_USED_COUNT  */ "",
    /* PHYIDH                    */ "",
    /* PHYIDL                    */ "",
    /* PHYINFO_PHYIDH            */ "",
    /* PHYINFO_PHYIDL            */ "",
    /* PHYSCAN_CTL               */ "",
    /* PHY_CTRL                  */ "",
    /* PHY_INT_STS               */ "",
    /* PHY_LED_FUNC              */ "",
    /* PHY_PLL_CTRL              */ "",
    /* PHY_PWR_DOWN              */ "",
    /* PHY_STS                   */ "",
    /* PID2TC                    */ "",
    /* PKTS1024TO1522OCTETS      */ "",
    /* PKTS1024TOMAXOCTETS       */ "",
    /* PKTS1024TOMAXPKTOCTETS    */ "",
    /* PKTS128TO255OCTETS        */ "",
    /* PKTS1523TO2047            */ "",
    /* PKTS2048TO4095            */ "",
    /* PKTS256TO511OCTETS        */ "",
    /* PKTS4096TO8191            */ "",
    /* PKTS512TO1023OCTETS       */ "",
    /* PKTS64OCTETS              */ "",
    /* PKTS65TO127OCTETS         */ "",
    /* PKTS8192TO9728            */ "",
    /* PKT_MARK_CTL              */ "",
    /* PLL_CTRL                  */ "",
    /* PLL_CTRL_0                */ "",
    /* PLL_CTRL_1                */ "",
    /* PLL_CTRL_2                */ "",
    /* PLL_DELOCK_MIB            */ "",
    /* PLL_FREQ_SEL              */ "",
    /* PLL_MISC_CTRL             */ "",
    /* PLL_MOD_CTRL_0            */ "",
    /* PLL_MOD_CTRL_1            */ "",
    /* PLL_MOD_CTRL_2            */ "",
    /* PLL_NDIV_FRAC             */ "",
    /* PLL_NDIV_INT              */ "",
    /* PLL_SDMOD_CTRL            */ "",
    /* PLL_SS_CTL                */ "",
    /* PLL_STS                   */ "",
    /* PLL_TEST_CTRL_I           */ "",
    /* PLL_TEST_CTRL_II          */ "",
    /* PN_EGRESS_PKT_TC2CPCP_MAP */ "",
    /* PN_EGRESS_PKT_TC2PCP_MAP  */ "",
    /* PN_LEVEL1_QOS_WEIGHT      */ "",
    /* PN_LEVEL2_QOS_WEIGHT      */ "",
    /* PN_LOW_QUEUE_MAX_REFRESH  */ "",
    /* PN_LOW_QUEUE_MAX_THD_SEL  */ "",
    /* PN_LOW_QUEUE_SHAPER_STS   */ "",
    /* PN_PCP2TC                 */ "",
    /* PN_PCP2TC_DEI0            */ "",
    /* PN_PCP2TC_DEI1            */ "",
    /* PN_PORT_RED_BYTE_DROP_CNTR */ "",
    /* PN_PORT_RED_PKT_DROP_CNTR */ "",
    /* PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESH */ "",
    /* PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL */ "",
    /* PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESH */ "",
    /* PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL */ "",
    /* PN_PORT_SHAPER_STS        */ "",
    /* PN_QOS_PRI_CTL            */ "",
    /* PN_QOS_WEIGHT             */ "",
    /* PN_QUEUE0_MAX_PACKET_REFRESH */ "",
    /* PN_QUEUE0_MAX_PACKET_THD_SEL */ "",
    /* PN_QUEUE0_MAX_REFRESH     */ "",
    /* PN_QUEUE0_MAX_THD_SEL     */ "",
    /* PN_QUEUE0_SHAPER_STS      */ "",
    /* PN_QUEUE1_MAX_PACKET_REFRESH */ "",
    /* PN_QUEUE1_MAX_PACKET_THD_SEL */ "",
    /* PN_QUEUE1_MAX_REFRESH     */ "",
    /* PN_QUEUE1_MAX_THD_SEL     */ "",
    /* PN_QUEUE1_SHAPER_STS      */ "",
    /* PN_QUEUE2_MAX_PACKET_REFRESH */ "",
    /* PN_QUEUE2_MAX_PACKET_THD_SEL */ "",
    /* PN_QUEUE2_MAX_REFRESH     */ "",
    /* PN_QUEUE2_MAX_THD_SEL     */ "",
    /* PN_QUEUE2_SHAPER_STS      */ "",
    /* PN_QUEUE3_MAX_PACKET_REFRESH */ "",
    /* PN_QUEUE3_MAX_PACKET_THD_SEL */ "",
    /* PN_QUEUE3_MAX_REFRESH     */ "",
    /* PN_QUEUE3_MAX_THD_SEL     */ "",
    /* PN_QUEUE3_SHAPER_STS      */ "",
    /* PN_QUEUE4_MAX_PACKET_REFRESH */ "",
    /* PN_QUEUE4_MAX_PACKET_THD_SEL */ "",
    /* PN_QUEUE4_MAX_REFRESH     */ "",
    /* PN_QUEUE4_MAX_THD_SEL     */ "",
    /* PN_QUEUE4_SHAPER_STS      */ "",
    /* PN_QUEUE5_MAX_PACKET_REFRESH */ "",
    /* PN_QUEUE5_MAX_PACKET_THD_SEL */ "",
    /* PN_QUEUE5_MAX_REFRESH     */ "",
    /* PN_QUEUE5_MAX_THD_SEL     */ "",
    /* PN_QUEUE5_SHAPER_STS      */ "",
    /* PN_QUEUE6_MAX_PACKET_REFRESH */ "",
    /* PN_QUEUE6_MAX_PACKET_THD_SEL */ "",
    /* PN_QUEUE6_MAX_REFRESH     */ "",
    /* PN_QUEUE6_MAX_THD_SEL     */ "",
    /* PN_QUEUE6_SHAPER_STS      */ "",
    /* PN_QUEUE7_MAX_PACKET_REFRESH */ "",
    /* PN_QUEUE7_MAX_PACKET_THD_SEL */ "",
    /* PN_QUEUE7_MAX_REFRESH     */ "",
    /* PN_QUEUE7_MAX_THD_SEL     */ "",
    /* PN_QUEUE7_SHAPER_STS      */ "",
    /* PN_TC2COS_MAP             */ "",
    /* PN_WDRR_PENALTY           */ "",
    /* PORT4_RGMII_CTL_GP        */ "",
    /* PORT5_RGMII_CTL_GP        */ "",
    /* PORT7_RGMII_CTL_GP        */ "",
    /* PORT7_RGMII_TIME_DLY_GP   */ "",
    /* PORT7_SLEEP_TIMER         */ "",
    /* PORTVEC1                  */ "",
    /* PORTVEC2                  */ "",
    /* PORT_7_SA_LIMIT_CTL       */ "",
    /* PORT_7_SA_LRN_CNTR        */ "",
    /* PORT_7_SA_OVERLIMIT_CNTR  */ "",
    /* PORT_8_SA_LIMIT_CTL       */ "",
    /* PORT_8_SA_LRN_CNTR        */ "",
    /* PORT_8_SA_OVERLIMIT_CNTR  */ "",
    /* PORT_CROSS_CONNECT        */ "",
    /* PORT_EAP_CON              */ "",
    /* PORT_EAP_CON_IMP          */ "",
    /* PORT_EAP_CON_P7           */ "",
    /* PORT_EAP_DA               */ "",
    /* PORT_EGCTL                */ "",
    /* PORT_ENABLE               */ "",
    /* PORT_ERC_CON              */ "",
    /* PORT_ERC_CON_IMP          */ "",
    /* PORT_EVT_ECC_ERR_STS      */ "",
    /* PORT_IRC_CON              */ "",
    /* PORT_IVL_SVL_CTRL         */ "",
    /* PORT_MAX_LEARN            */ "",
    /* PORT_MIB_ECC_ERR_STS      */ "",
    /* PORT_N_SA_LIMIT_CTL       */ "",
    /* PORT_N_SA_LRN_CNTR        */ "",
    /* PORT_N_SA_OVERLIMIT_CNTR  */ "",
    /* PORT_SA_CNT               */ "",
    /* PORT_SEC_CON              */ "",
    /* PORT_SHAPER_AVB_SHAPING_MODE */ "",
    /* PORT_SHAPER_BLOCKING      */ "",
    /* PORT_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* PORT_SHAPER_ENABLE        */ "",
    /* PORT_SLEEP_STS            */ "",
    /* PORT_TXQ_ECC_ERR_STS      */ "",
    /* PORT_VLAN_CTL             */ "",
    /* PORT_VLAN_CTL_IMP         */ "",
    /* PORT_VLAN_CTL_P7          */ "",
    /* PORT_XOFF_STS             */ "",
    /* POST_LED_CTRL             */ "",
    /* PPPOE_SESSION_PARSE_EN    */ "",
    /* PRBS_CTL                  */ "",
    /* PRBS_STA                  */ "",
    /* PRESERVE_PKT_FORMAT       */ "",
    /* PROBE_BUS_CTL             */ "",
    /* PROFILE_CTL               */ "",
    /* PROTECTED_SEL             */ "",
    /* PROTOCOL2VLAN_CTL         */ "",
    /* PRS_FIFO_DEBUG_CTRL       */ "",
    /* PRS_FIFO_DEBUG_DATA       */ "",
    /* PTEST                     */ "",
    /* PWR_DOWN_MODE             */ "",
    /* QOS_1P1Q_PRI_MAP          */ "",
    /* QOS_1P_EN                 */ "",
    /* QOS_CTL                   */ "",
    /* QOS_DIFF_DSCP0            */ "",
    /* QOS_DIFF_DSCP1            */ "",
    /* QOS_DIFF_DSCP2            */ "",
    /* QOS_DIFF_DSCP3            */ "",
    /* QOS_EN_DIFFSERV           */ "",
    /* QOS_EN_TRAFFIC_PRI_REMAP  */ "",
    /* QOS_GLOBAL_CTRL           */ "",
    /* QOS_PAUSE_EN              */ "",
    /* QOS_REASON_CODE           */ "",
    /* QOS_REG_SPARE0            */ "",
    /* QOS_REG_SPARE1            */ "",
    /* QOS_RX_CTRL_P             */ "",
    /* QOS_TCI_TH                */ "",
    /* QOS_TOS_DIF_EN            */ "",
    /* QOS_TRAFFIC_PRI_REMAP     */ "",
    /* QOS_TX_CTRL               */ "",
    /* QOS_WEIGHT                */ "",
    /* QUEUE0_AVB_SHAPING_MODE   */ "",
    /* QUEUE0_SHAPER_BLOCKING    */ "",
    /* QUEUE0_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* QUEUE0_SHAPER_ENABLE      */ "",
    /* QUEUE1_AVB_SHAPING_MODE   */ "",
    /* QUEUE1_SHAPER_BLOCKING    */ "",
    /* QUEUE1_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* QUEUE1_SHAPER_ENABLE      */ "",
    /* QUEUE2_AVB_SHAPING_MODE   */ "",
    /* QUEUE2_SHAPER_BLOCKING    */ "",
    /* QUEUE2_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* QUEUE2_SHAPER_ENABLE      */ "",
    /* QUEUE3_AVB_SHAPING_MODE   */ "",
    /* QUEUE3_SHAPER_BLOCKING    */ "",
    /* QUEUE3_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* QUEUE3_SHAPER_ENABLE      */ "",
    /* QUEUE4_AVB_SHAPING_MODE   */ "",
    /* QUEUE4_SHAPER_BLOCKING    */ "",
    /* QUEUE4_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* QUEUE4_SHAPER_ENABLE      */ "",
    /* QUEUE5_AVB_SHAPING_MODE   */ "",
    /* QUEUE5_SHAPER_BLOCKING    */ "",
    /* QUEUE5_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* QUEUE5_SHAPER_ENABLE      */ "",
    /* QUEUE6_AVB_SHAPING_MODE   */ "",
    /* QUEUE6_SHAPER_BLOCKING    */ "",
    /* QUEUE6_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* QUEUE6_SHAPER_ENABLE      */ "",
    /* QUEUE7_AVB_SHAPING_MODE   */ "",
    /* QUEUE7_SHAPER_BLOCKING    */ "",
    /* QUEUE7_SHAPER_BUCKET_COUNT_SELECT */ "",
    /* QUEUE7_SHAPER_ENABLE      */ "",
    /* QUEUE_CONGESTION_STATUS0  */ "",
    /* QUEUE_CONGESTION_STATUS1  */ "",
    /* QUEUE_CONGESTION_STATUS2  */ "",
    /* QUEUE_CONGESTION_STATUS3  */ "",
    /* QUEUE_CONGESTION_STATUS4  */ "",
    /* QUEUE_CONGESTION_STATUS5  */ "",
    /* QUEUE_REGION_STATUS       */ "",
    /* RANGE_CHECKER             */ "",
    /* RANGE_CHECKER_CTL         */ "",
    /* RANGE_CHECKER_FIELD_SEL   */ "",
    /* RATE_INBAND               */ "",
    /* RATE_METER0               */ "",
    /* RATE_METER1               */ "",
    /* RATE_METER2               */ "",
    /* RATE_METER3               */ "",
    /* RATE_METER4               */ "",
    /* RATE_METER5               */ "",
    /* RATE_METER6               */ "",
    /* RATE_METER_GLOBAL_CTL     */ "",
    /* RATE_OUTBAND              */ "",
    /* RCM_CTL                   */ "",
    /* RCM_DATA0                 */ "",
    /* RCM_DATA1                 */ "",
    /* RCM_DATA2                 */ "",
    /* RCM_DATA3                 */ "",
    /* RCM_DATA4                 */ "",
    /* RCM_PORT                  */ "",
    /* RCY_TIME_CFG              */ "",
    /* RED_AQD_CONTROL           */ "",
    /* RED_CONTROL               */ "",
    /* RED_DROP_ADD_TO_MIB       */ "",
    /* RED_DROP_CNTR_RST         */ "",
    /* RED_EGRESS_BYPASS         */ "",
    /* RED_EXPONENT              */ "",
    /* RED_PROFILE_DEFAULT       */ "",
    /* RED_PROFILE_N             */ "",
    /* REGULATOR_CTRL            */ "",
    /* REGULATOR_UNLOCK          */ "",
    /* REGULATOR_VOLT_SEL        */ "",
    /* RESET_STATUS              */ "",
    /* RESE_AV_EN_CTRL           */ "",
    /* RESE_C4_BW_CNTL           */ "",
    /* RESE_C5_BW_CNTL           */ "",
    /* RESE_EGRESS_TM_STAMP      */ "",
    /* RESE_MAX_AV_PKT_SZ        */ "",
    /* RESE_SLOT_ADJ             */ "",
    /* RESE_SLOT_TICK_CNTR       */ "",
    /* RESE_TM_ADJ               */ "",
    /* RESE_TM_BASE              */ "",
    /* RGMII_CTL_GP              */ "",
    /* RGMII_CTL_GP49            */ "",
    /* RGMII_CTL_GP50            */ "",
    /* RGMII_CTRL_GP25           */ "",
    /* RGMII_CTRL_GP26           */ "",
    /* RGMII_CTRL_IMP            */ "",
    /* RGMII_TIME_DLY_CTRL_GP25  */ "",
    /* RGMII_TIME_DLY_CTRL_GP26  */ "",
    /* RGMII_TIME_DLY_CTRL_IMP   */ "",
    /* RGMII_TIME_DLY_GP         */ "",
    /* RGMII_TIME_DLY_GP49       */ "",
    /* RGMII_TIME_DLY_GP50       */ "",
    /* RMONSTEER                 */ "",
    /* RM_PINS_DEBUG             */ "",
    /* ROW_VMASK_OVR_CTRL        */ "",
    /* RST_MIB_CNT_EN            */ "",
    /* RST_TABLE_MEM             */ "",
    /* RST_TABLE_MEM1            */ "",
    /* RSV_MCAST_CTRL            */ "",
    /* RXALIGNMENTERRORS         */ "",
    /* RXBROADCASTPKT            */ "",
    /* RXBROADCASTPKTS           */ "",
    /* RXDISCARD                 */ "",
    /* RXDROPPKTS                */ "",
    /* RXEXCESSSIZEDISC          */ "",
    /* RXFCSERRORS               */ "",
    /* RXFRAGMENTS               */ "",
    /* RXFWDDISCPKTS             */ "",
    /* RXGOODOCTETS              */ "",
    /* RXJABBERPKTS              */ "",
    /* RXJABBERS                 */ "",
    /* RXJUMBOPKT                */ "",
    /* RXMULTICASTPKTS           */ "",
    /* RXOCTETS                  */ "",
    /* RXOVERSIZEPKTS            */ "",
    /* RXPAUSEPKTS               */ "",
    /* RXPKTS1024TOMAXPKT        */ "",
    /* RXPKTS1024TOMAXPKTOCTETS  */ "",
    /* RXPKTS128TO255OCTETS      */ "",
    /* RXPKTS256TO511OCTETS      */ "",
    /* RXPKTS512TO1023OCTETS     */ "",
    /* RXPKTS64OCTETS            */ "",
    /* RXPKTS65TO127OCTETS       */ "",
    /* RXQOSOCTETS               */ "",
    /* RXQOSPKTS                 */ "",
    /* RXSACHANGES               */ "",
    /* RXSYMBLERR                */ "",
    /* RXSYMBOLERR               */ "",
    /* RXUNDERSIZEPKTS           */ "",
    /* RXUNICASTPKTS             */ "",
    /* RX_CF_SPEC                */ "",
    /* RX_COUNTER                */ "",
    /* RX_CTL                    */ "",
    /* RX_GLOBAL_CTL             */ "",
    /* RX_JUMBO_PACKET_COUNTER   */ "",
    /* RX_MODE_PORT              */ "",
    /* RX_MODE_PORT_IMP          */ "",
    /* RX_MODE_PORT_P7           */ "",
    /* RX_PAUSE_PASS             */ "",
    /* RX_PORT_0_LINK_DELAY_LSB  */ "",
    /* RX_PORT_0_LINK_DELAY_MSB  */ "",
    /* RX_PORT_0_TS_OFFSET_LSB   */ "",
    /* RX_PORT_0_TS_OFFSET_MSB   */ "",
    /* RX_PORT_1_LINK_DELAY_LSB  */ "",
    /* RX_PORT_1_LINK_DELAY_MSB  */ "",
    /* RX_PORT_1_TS_OFFSET_LSB   */ "",
    /* RX_PORT_1_TS_OFFSET_MSB   */ "",
    /* RX_PORT_2_LINK_DELAY_LSB  */ "",
    /* RX_PORT_2_LINK_DELAY_MSB  */ "",
    /* RX_PORT_2_TS_OFFSET_LSB   */ "",
    /* RX_PORT_2_TS_OFFSET_MSB   */ "",
    /* RX_PORT_3_LINK_DELAY_LSB  */ "",
    /* RX_PORT_3_LINK_DELAY_MSB  */ "",
    /* RX_PORT_3_TS_OFFSET_LSB   */ "",
    /* RX_PORT_3_TS_OFFSET_MSB   */ "",
    /* RX_PORT_4_LINK_DELAY_LSB  */ "",
    /* RX_PORT_4_LINK_DELAY_MSB  */ "",
    /* RX_PORT_4_TS_OFFSET_LSB   */ "",
    /* RX_PORT_4_TS_OFFSET_MSB   */ "",
    /* RX_PORT_5_LINK_DELAY_LSB  */ "",
    /* RX_PORT_5_LINK_DELAY_MSB  */ "",
    /* RX_PORT_5_TS_OFFSET_LSB   */ "",
    /* RX_PORT_5_TS_OFFSET_MSB   */ "",
    /* RX_PORT_7_LINK_DELAY_LSB  */ "",
    /* RX_PORT_7_LINK_DELAY_MSB  */ "",
    /* RX_PORT_7_TS_OFFSET_LSB   */ "",
    /* RX_PORT_7_TS_OFFSET_MSB   */ "",
    /* RX_PORT_8_LINK_DELAY_LSB  */ "",
    /* RX_PORT_8_LINK_DELAY_MSB  */ "",
    /* RX_PORT_8_TS_OFFSET_LSB   */ "",
    /* RX_PORT_8_TS_OFFSET_MSB   */ "",
    /* RX_TS_CAP                 */ "",
    /* RX_TX_1588_COUNTER        */ "",
    /* RX_TX_CTL                 */ "",
    /* RX_TX_OPTION              */ "",
    /* SA_LIMIT_ENABLE           */ "",
    /* SA_LRN_CNTR_RST           */ "",
    /* SA_OVERLIMIT_CNTR_RST     */ "",
    /* SA_OVER_LIMIT_COPY_REDIRECT */ "",
    /* SCAN_RSLT_GP              */ "",
    /* SCAN_RSLT_IMP             */ "",
    /* SCAN_RSLT_P               */ "",
    /* SCAN_TIMEOUT              */ "",
    /* SCHEDULER_REG_SPARE0      */ "",
    /* SCHEDULER_REG_SPARE1      */ "",
    /* SD_ANADV                  */ "",
    /* SD_ANEXP                  */ "",
    /* SD_ANLPA                  */ "",
    /* SD_ANNXP                  */ "",
    /* SD_B1000X_CTL1            */ "",
    /* SD_B1000X_CTL2            */ "",
    /* SD_B1000X_CTL3            */ "",
    /* SD_B1000X_CTL4            */ "",
    /* SD_B1000X_STS1            */ "",
    /* SD_B1000X_STS2            */ "",
    /* SD_B1000X_STS3            */ "",
    /* SD_BER_CRCERR_RXPKTCNTR   */ "",
    /* SD_BLOCK_ADDR             */ "",
    /* SD_EXT_STS                */ "",
    /* SD_FORCE_TX_DATA1         */ "",
    /* SD_FORCE_TX_DATA2         */ "",
    /* SD_LPNXP                  */ "",
    /* SD_MIICTL                 */ "",
    /* SD_MIISTS                 */ "",
    /* SD_PATGEN_CONTROL         */ "",
    /* SD_PATGEN_STATUS          */ "",
    /* SD_PHYIDH                 */ "",
    /* SD_PHYIDL                 */ "",
    /* SD_PRBS_CONTROL           */ "",
    /* SD_PRBS_STATUS            */ "",
    /* SD_TEST_MODE              */ "",
    /* SECURITY_BYPASS_CTL       */ "",
    /* SECURITY_GLOBAL_CTL       */ "",
    /* SEC_TDIP0                 */ "",
    /* SEC_TDIP1                 */ "",
    /* SERDES_CTRL               */ "",
    /* SFT_LRN_CTL               */ "",
    /* SGMII_CLR_CTL             */ "",
    /* SGMII_CTL_GP              */ "",
    /* SGMII_STA_GP              */ "",
    /* SHD_CTL                   */ "",
    /* SHD_LD                    */ "",
    /* SIP_REG                   */ "",
    /* SPARE_1C                  */ "",
    /* SPARE_REG_0               */ "",
    /* SPDSTS                    */ "",
    /* SPECIAL_MNGT              */ "",
    /* SPICTL                    */ "",
    /* SPIDIO0                   */ "",
    /* SPIDIO1                   */ "",
    /* SPIDIO2                   */ "",
    /* SPIDIO3                   */ "",
    /* SPIDIO4                   */ "",
    /* SPIDIO5                   */ "",
    /* SPIDIO6                   */ "",
    /* SPIDIO7                   */ "",
    /* SPISTS                    */ "",
    /* SPTAGT                    */ "",
    /* SPT_MULTI_ADDR_BPS_CTRL   */ "",
    /* SRCADRCHG                 */ "",
    /* STAT_GREEN_CNTR           */ "",
    /* STAT_RED_CNTR             */ "",
    /* STAT_YELLOW_CNTR          */ "",
    /* STP_BYPASS_CTL            */ "",
    /* STRAP_PIN_STATUS          */ "",
    /* STRAP_STS                 */ "",
    /* STRAP_VALUE               */ "",
    /* STREG_REG_SPARE0          */ "",
    /* STREG_REG_SPARE1          */ "",
    /* STS_CTL                   */ "",
    /* STS_OVERRIDE_GMIIP        */ "",
    /* STS_OVERRIDE_GP           */ "",
    /* STS_OVERRIDE_IMP          */ "",
    /* STS_OVERRIDE_P            */ "",
    /* STS_OVERRIDE_P5           */ "",
    /* STS_OVERRIDE_P7           */ "",
    /* SWITCH_CTRL               */ "",
    /* SWMODE                    */ "",
    /* SW_FLOW_CON               */ "",
    /* SW_XOFF_PORT_CTL          */ "",
    /* S_ANADV                   */ "",
    /* S_ANEXP                   */ "",
    /* S_ANLPA1                  */ "",
    /* S_ANLPA2                  */ "",
    /* S_ANNXP                   */ "",
    /* S_EEE_LPI_DURATION        */ "",
    /* S_EEE_LPI_EVENT           */ "",
    /* S_EXT_STS                 */ "",
    /* S_INRANGEERRCOUNT         */ "",
    /* S_INRANGEERRPKTS          */ "",
    /* S_JUMBOPKT                */ "",
    /* S_MIICTL                  */ "",
    /* S_MIISTS                  */ "",
    /* S_OUTOFRANGEERRPKTS       */ "",
    /* S_OUTRANGEERRCOUNT        */ "",
    /* S_PHYIDH                  */ "",
    /* S_PHYIDL                  */ "",
    /* S_PKTS1024TOMAXOCTETS     */ "",
    /* S_PKTS1024TOMAXPKTOCTETS  */ "",
    /* S_PKTS128TO255OCTETS      */ "",
    /* S_PKTS256TO511OCTETS      */ "",
    /* S_PKTS512TO1023OCTETS     */ "",
    /* S_PKTS64OCTETS            */ "",
    /* S_PKTS65TO127OCTETS       */ "",
    /* S_RXALIGNMENTERRORS       */ "",
    /* S_RXBROADCASTPKT          */ "",
    /* S_RXBROADCASTPKTS         */ "",
    /* S_RXDISCARD               */ "",
    /* S_RXDROPPKTS              */ "",
    /* S_RXEXCESSSIZEDISC        */ "",
    /* S_RXFCSERRORS             */ "",
    /* S_RXFRAGMENTS             */ "",
    /* S_RXFWDDISCPKTS           */ "",
    /* S_RXGOODOCTETS            */ "",
    /* S_RXJABBERPKTS            */ "",
    /* S_RXJABBERS               */ "",
    /* S_RXJUMBOPKT              */ "",
    /* S_RXMULTICASTPKTS         */ "",
    /* S_RXOCTETS                */ "",
    /* S_RXOVERSIZEPKTS          */ "",
    /* S_RXPAUSEPKTS             */ "",
    /* S_RXPKTS1024TOMAXPKT      */ "",
    /* S_RXPKTS1024TOMAXPKTOCTETS */ "",
    /* S_RXPKTS128TO255OCTETS    */ "",
    /* S_RXPKTS256TO511OCTETS    */ "",
    /* S_RXPKTS512TO1023OCTETS   */ "",
    /* S_RXPKTS64OCTETS          */ "",
    /* S_RXPKTS65TO127OCTETS     */ "",
    /* S_RXSACHANGES             */ "",
    /* S_RXSYMBLERR              */ "",
    /* S_RXSYMBOLERR             */ "",
    /* S_RXUNDERSIZEPKTS         */ "",
    /* S_RXUNICASTPKTS           */ "",
    /* S_RX_JUMBO_PACKET_COUNTER */ "",
    /* S_TXBROADCASTPKTS         */ "",
    /* S_TXCOLLISIONS            */ "",
    /* S_TXDEFERREDTRANSMIT      */ "",
    /* S_TXDROPPKTS              */ "",
    /* S_TXEXCESSIVECOLLISION    */ "",
    /* S_TXFRAMEINDISC           */ "",
    /* S_TXLATECOLLISION         */ "",
    /* S_TXMULTICASTPKTS         */ "",
    /* S_TXMULTIPLECOLLISION     */ "",
    /* S_TXMULTIPLECOLLISIONS    */ "",
    /* S_TXOCTETS                */ "",
    /* S_TXPAUSEPKTS             */ "",
    /* S_TXPKTS1024TOMAXPKT      */ "",
    /* S_TXPKTS1024TOMAXPKTOCTETS */ "",
    /* S_TXPKTS128TO255OCTETS    */ "",
    /* S_TXPKTS256TO511OCTETS    */ "",
    /* S_TXPKTS512TO1023OCTETS   */ "",
    /* S_TXPKTS64OCTETS          */ "",
    /* S_TXPKTS65TO127OCTETS     */ "",
    /* S_TXPORTCONGESTIONDROP    */ "",
    /* S_TXQOS0OCTETS            */ "",
    /* S_TXQOS0PKTS              */ "",
    /* S_TXQOS1OCTETS            */ "",
    /* S_TXQOS1PKTS              */ "",
    /* S_TXQOS2OCTETS            */ "",
    /* S_TXQOS2PKTS              */ "",
    /* S_TXQOS3OCTETS            */ "",
    /* S_TXQOS3PKTS              */ "",
    /* S_TXQPKTQ0                */ "",
    /* S_TXQPKTQ1                */ "",
    /* S_TXQPKTQ2                */ "",
    /* S_TXQPKTQ3                */ "",
    /* S_TXQPKTQ4                */ "",
    /* S_TXQPKTQ5                */ "",
    /* S_TXQPKTQ6                */ "",
    /* S_TXQPKTQ7                */ "",
    /* S_TXQQ0OCTETS             */ "",
    /* S_TXQQ0PACKET             */ "",
    /* S_TXQQ1OCTETS             */ "",
    /* S_TXQQ1PACKET             */ "",
    /* S_TXQQ2OCTETS             */ "",
    /* S_TXQQ2PACKET             */ "",
    /* S_TXQQ3OCTETS             */ "",
    /* S_TXQQ3PACKET             */ "",
    /* S_TXQQ4OCTETS             */ "",
    /* S_TXQQ4PACKET             */ "",
    /* S_TXQQ5OCTETS             */ "",
    /* S_TXQQ5PACKET             */ "",
    /* S_TXQQ6OCTETS             */ "",
    /* S_TXQQ6PACKET             */ "",
    /* S_TXQQ7OCTETS             */ "",
    /* S_TXQQ7PACKET             */ "",
    /* S_TXQQSEL0CONGESTIONDROP  */ "",
    /* S_TXQQSEL1CONGESTIONDROP  */ "",
    /* S_TXSINGLECOLLISION       */ "",
    /* S_TXSINGLECOLLISIONS      */ "",
    /* S_TXUNICASTPKTS           */ "",
    /* S_TX_JUMBO_PACKET_COUNTER */ "",
    /* TBI_CTL                   */ "",
    /* TC2COLOR                  */ "",
    /* TC2COS_MAP                */ "",
    /* TC2RED_PROFILE_TABLE      */ "",
    /* TCAM_BIST_CONTROL         */ "",
    /* TCAM_BIST_STATUS          */ "",
    /* TCAM_CHKSUM_STS           */ "",
    /* TCAM_CTL                  */ "",
    /* TCAM_CTRL                 */ "",
    /* TCAM_TEST_COMPARE_STATUS  */ "",
    /* TCP_UDP_ACTION_REG        */ "",
    /* TCP_UDP_HIT_REG           */ "",
    /* TCP_UDP_KEY_REG           */ "",
    /* TCP_UDP_WILDCARD_ACTION_REG */ "",
    /* TC_DP2DSCP_MAP0           */ "",
    /* TC_DP2DSCP_MAP1           */ "",
    /* TC_DP2DSCP_MAP2           */ "",
    /* TC_DP2DSCP_MAP3           */ "",
    /* TC_DP2DSCP_MAP4           */ "",
    /* TC_DP2DSCP_MAP5           */ "",
    /* TC_DP2DSCP_MAP6           */ "",
    /* TC_DP2DSCP_MAP7           */ "",
    /* TC_GROUP_CTRL             */ "",
    /* TC_SEL_TABLE              */ "",
    /* TEMP_MON_CAL              */ "",
    /* TEMP_MON_CTL              */ "",
    /* TEMP_MON_RESU             */ "",
    /* TEMP_MON_SPEC_CTL         */ "",
    /* TH_PCTL                   */ "",
    /* TIMECODE_SEL              */ "",
    /* TIME_CODE_N               */ "",
    /* TIME_STAMP_3              */ "",
    /* TIME_STAMP_INFO_N         */ "",
    /* TIME_STAMP_N              */ "",
    /* TM_STAMP_RPT_CTRL         */ "",
    /* TM_STAMP_STATUS           */ "",
    /* TOTAL_CONGESTION_ON_THRESHOLD */ "",
    /* TOTAL_DLF_DROP_THRESH_Q1  */ "",
    /* TOTAL_DLF_DROP_THRESH_Q2  */ "",
    /* TOTAL_DLF_DROP_THRESH_Q3  */ "",
    /* TOTAL_DROP_THRESH_Q1      */ "",
    /* TOTAL_DROP_THRESH_Q2      */ "",
    /* TOTAL_DROP_THRESH_Q3      */ "",
    /* TOTAL_HYST_COUNT          */ "",
    /* TOTAL_HYST_THRESH_Q1      */ "",
    /* TOTAL_HYST_THRESH_Q2      */ "",
    /* TOTAL_HYST_THRESH_Q3      */ "",
    /* TOTAL_LIMIT_THRESHOLD     */ "",
    /* TOTAL_MC_DROP_IMP_THRESH  */ "",
    /* TOTAL_PAUSE_IMP_THRESH    */ "",
    /* TOTAL_PROTECTION_ON_THRESHOLD */ "",
    /* TOTAL_REGION_STATUS       */ "",
    /* TOTAL_SA_LIMIT_CTL        */ "",
    /* TOTAL_SA_LRN_CNTR         */ "",
    /* TRREG_CTRL                */ "",
    /* TRREG_CTRL0               */ "",
    /* TRREG_CTRL1               */ "",
    /* TRREG_CTRL2               */ "",
    /* TRREG_REG_SPARE0          */ "",
    /* TRREG_REG_SPARE1          */ "",
    /* TRUNK_GRP_00_CTL          */ "",
    /* TRUNK_GRP_01_CTL          */ "",
    /* TRUNK_GRP_02_CTL          */ "",
    /* TRUNK_GRP_03_CTL          */ "",
    /* TRUNK_GRP_04_CTL          */ "",
    /* TRUNK_GRP_05_CTL          */ "",
    /* TRUNK_GRP_06_CTL          */ "",
    /* TRUNK_GRP_07_CTL          */ "",
    /* TRUNK_GRP_08_CTL          */ "",
    /* TRUNK_GRP_09_CTL          */ "",
    /* TRUNK_GRP_10_CTL          */ "",
    /* TRUNK_GRP_11_CTL          */ "",
    /* TRUNK_GRP_12_CTL          */ "",
    /* TRUNK_GRP_13_CTL          */ "",
    /* TRUNK_GRP_CTL             */ "",
    /* TRUNK_REG_SPARE0          */ "",
    /* TRUNK_REG_SPARE1          */ "",
    /* TRUST_C1P_CTL             */ "",
    /* TRUST_CVID                */ "",
    /* TRUST_CVLAN               */ "",
    /* TRUST_DSCP_CTL            */ "",
    /* TRUST_S1P_CTL             */ "",
    /* TS_READ_START_END         */ "",
    /* TXBROADCASTPKTS           */ "",
    /* TXCOLLISIONS              */ "",
    /* TXDEFERREDTRANSMIT        */ "",
    /* TXDROPPKTS                */ "",
    /* TXEXCESSIVECOLLISION      */ "",
    /* TXFRAMEINDISC             */ "",
    /* TXLATECOLLISION           */ "",
    /* TXMULTICASTPKTS           */ "",
    /* TXMULTIPLECOLLISION       */ "",
    /* TXMULTIPLECOLLISIONS      */ "",
    /* TXOCTETS                  */ "",
    /* TXPAUSEPKTS               */ "",
    /* TXPKTS1024TOMAXPKT        */ "",
    /* TXPKTS1024TOMAXPKTOCTETS  */ "",
    /* TXPKTS128TO255OCTETS      */ "",
    /* TXPKTS256TO511OCTETS      */ "",
    /* TXPKTS512TO1023OCTETS     */ "",
    /* TXPKTS64OCTETS            */ "",
    /* TXPKTS65TO127OCTETS       */ "",
    /* TXPORTCONGESTIONDROP      */ "",
    /* TXQOS0OCTETS              */ "",
    /* TXQOS0PKTS                */ "",
    /* TXQOS1OCTETS              */ "",
    /* TXQOS1PKTS                */ "",
    /* TXQOS2OCTETS              */ "",
    /* TXQOS2PKTS                */ "",
    /* TXQOS3OCTETS              */ "",
    /* TXQOS3PKTS                */ "",
    /* TXQOSOCTETS               */ "",
    /* TXQOSPKTS                 */ "",
    /* TXQPKTQ0                  */ "",
    /* TXQPKTQ1                  */ "",
    /* TXQPKTQ2                  */ "",
    /* TXQPKTQ3                  */ "",
    /* TXQPKTQ4                  */ "",
    /* TXQPKTQ5                  */ "",
    /* TXQPKTQ6                  */ "",
    /* TXQPKTQ7                  */ "",
    /* TXQQ0OCTETS               */ "",
    /* TXQQ0PACKET               */ "",
    /* TXQQ1OCTETS               */ "",
    /* TXQQ1PACKET               */ "",
    /* TXQQ2OCTETS               */ "",
    /* TXQQ2PACKET               */ "",
    /* TXQQ3OCTETS               */ "",
    /* TXQQ3PACKET               */ "",
    /* TXQQ4OCTETS               */ "",
    /* TXQQ4PACKET               */ "",
    /* TXQQ5OCTETS               */ "",
    /* TXQQ5PACKET               */ "",
    /* TXQQ6OCTETS               */ "",
    /* TXQQ6PACKET               */ "",
    /* TXQQ7OCTETS               */ "",
    /* TXQQ7PACKET               */ "",
    /* TXQQSEL0CONGESTIONDROP    */ "",
    /* TXQQSEL1CONGESTIONDROP    */ "",
    /* TXQ_BACKPRESSURE_GE0_CTL  */ "",
    /* TXQ_BACKPRESSURE_GE1_CTL  */ "",
    /* TXQ_BACKPRESSURE_GE2_CTL  */ "",
    /* TXQ_BACKPRESSURE_GE3_CTL  */ "",
    /* TXQ_BACKPRESSURE_IMP_CTL  */ "",
    /* TXQ_DROP_CNT_COS_SELECT_0 */ "",
    /* TXQ_DROP_CNT_COS_SELECT_1 */ "",
    /* TXQ_FLUSH_MODE            */ "",
    /* TXQ_HYST_A_COUNT          */ "",
    /* TXQ_HYST_B_COUNT          */ "",
    /* TXQ_Q0_CONGESTION_ON_THRESHOLD */ "",
    /* TXQ_Q0_OVERS_ON_THRESHOLD */ "",
    /* TXQ_Q0_PROTECTION_ON_THRESHOLD */ "",
    /* TXQ_Q1_CONGESTION_ON_THRESHOLD */ "",
    /* TXQ_Q1_OVERS_ON_THRESHOLD */ "",
    /* TXQ_Q1_PROTECTION_ON_THRESHOLD */ "",
    /* TXQ_Q2_CONGESTION_ON_THRESHOLD */ "",
    /* TXQ_Q2_OVERS_ON_THRESHOLD */ "",
    /* TXQ_Q2_PROTECTION_ON_THRESHOLD */ "",
    /* TXQ_Q3_CONGESTION_ON_THRESHOLD */ "",
    /* TXQ_Q3_OVERS_ON_THRESHOLD */ "",
    /* TXQ_Q3_PROTECTION_ON_THRESHOLD */ "",
    /* TXQ_Q4_CONGESTION_ON_THRESHOLD */ "",
    /* TXQ_Q4_OVERS_ON_THRESHOLD */ "",
    /* TXQ_Q4_PROTECTION_ON_THRESHOLD */ "",
    /* TXQ_Q5_CONGESTION_ON_THRESHOLD */ "",
    /* TXQ_Q5_OVERS_ON_THRESHOLD */ "",
    /* TXQ_Q5_PROTECTION_ON_THRESHOLD */ "",
    /* TXQ_Q6_CONGESTION_ON_THRESHOLD */ "",
    /* TXQ_Q6_OVERS_ON_THRESHOLD */ "",
    /* TXQ_Q6_PROTECTION_ON_THRESHOLD */ "",
    /* TXQ_Q7_CONGESTION_ON_THRESHOLD */ "",
    /* TXQ_Q7_OVERS_ON_THRESHOLD */ "",
    /* TXQ_Q7_PROTECTION_ON_THRESHOLD */ "",
    /* TXQ_WEIGHT_QUOTA_SZ       */ "",
    /* TXSINGLECOLLISION         */ "",
    /* TXSINGLECOLLISIONS        */ "",
    /* TXUNICASTPKTS             */ "",
    /* TX_COUNTER                */ "",
    /* TX_CTL                    */ "",
    /* TX_EQZ_COEF               */ "",
    /* TX_JUMBO_PACKET_COUNTER   */ "",
    /* TX_MODE_PORT              */ "",
    /* TX_MODE_PORT_IMP          */ "",
    /* TX_MODE_PORT_P7           */ "",
    /* TX_PAUSE_PASS             */ "",
    /* TX_PORT_0_TS_OFFSET_LSB   */ "",
    /* TX_PORT_0_TS_OFFSET_MSB   */ "",
    /* TX_PORT_1_TS_OFFSET_LSB   */ "",
    /* TX_PORT_1_TS_OFFSET_MSB   */ "",
    /* TX_PORT_2_TS_OFFSET_LSB   */ "",
    /* TX_PORT_2_TS_OFFSET_MSB   */ "",
    /* TX_PORT_3_TS_OFFSET_LSB   */ "",
    /* TX_PORT_3_TS_OFFSET_MSB   */ "",
    /* TX_PORT_4_TS_OFFSET_LSB   */ "",
    /* TX_PORT_4_TS_OFFSET_MSB   */ "",
    /* TX_PORT_5_TS_OFFSET_LSB   */ "",
    /* TX_PORT_5_TS_OFFSET_MSB   */ "",
    /* TX_PORT_7_TS_OFFSET_LSB   */ "",
    /* TX_PORT_7_TS_OFFSET_MSB   */ "",
    /* TX_PORT_8_TS_OFFSET_LSB   */ "",
    /* TX_PORT_8_TS_OFFSET_MSB   */ "",
    /* TX_TS_CAP                 */ "",
    /* UDF_0_A_0_8               */ "",
    /* UDF_0_B_0_8               */ "",
    /* UDF_0_C_0_8               */ "",
    /* UDF_0_D_0_11              */ "",
    /* UDF_1_A_0_8               */ "",
    /* UDF_1_B_0_8               */ "",
    /* UDF_1_C_0_8               */ "",
    /* UDF_2_A_0_8               */ "",
    /* UDF_2_B_0_8               */ "",
    /* UDF_2_C_0_8               */ "",
    /* ULF_DROP_MAP              */ "",
    /* VID_RANGE_CHECKER         */ "",
    /* VLAN2VLAN_CTL             */ "",
    /* VLAN_BYPASS_CTL           */ "",
    /* VLAN_CTRL0                */ "",
    /* VLAN_CTRL1                */ "",
    /* VLAN_CTRL2                */ "",
    /* VLAN_CTRL3                */ "",
    /* VLAN_CTRL4                */ "",
    /* VLAN_CTRL5                */ "",
    /* VLAN_CTRL6                */ "",
    /* VLAN_GLOBAL_CTL           */ "",
    /* VLAN_ITPID                */ "",
    /* VLAN_MULTI_PORT_ADDR_CTL  */ "",
    /* VLAN_OTPID                */ "",
    /* VLAN_REG_SPARE0           */ "",
    /* VLAN_REG_SPARE1           */ "",
    /* VLAN_REMAP                */ "",
    /* VREG_UNLOCK               */ "",
    /* WAN_PORT_SEL              */ "",
    /* WAN_SLEEP_TIMER           */ "",
    /* WATCH_DOG_CTRL            */ "",
    /* WATCH_DOG_RPT1            */ "",
    /* WATCH_DOG_RPT2            */ "",
    /* WATCH_DOG_RPT3            */ "",
    /* WRED_REG_SPARE0           */ "",
    /* WRED_REG_SPARE1           */ "",
    /* X1K_ANADV                 */ "",
    /* X1K_ANEXP                 */ "",
    /* X1K_ANLPA                 */ "",
    /* X1K_ANNXP                 */ "",
    /* X1K_BER_CRC_RXCNT         */ "",
    /* X1K_BRCMTST               */ "",
    /* X1K_CTL1                  */ "",
    /* X1K_CTL2                  */ "",
    /* X1K_CTL3                  */ "",
    /* X1K_CTL4                  */ "",
    /* X1K_EXT_MIISTS            */ "",
    /* X1K_FORCE_TXD1            */ "",
    /* X1K_FORCE_TXD2            */ "",
    /* X1K_LPNXP                 */ "",
    /* X1K_MIICTL                */ "",
    /* X1K_MIISTS                */ "",
    /* X1K_PATT_GEN_CTL          */ "",
    /* X1K_PATT_GEN_STS          */ "",
    /* X1K_PHYIDH                */ "",
    /* X1K_PHYIDL                */ "",
    /* X1K_PRBS_CTL              */ "",
    /* X1K_PRBS_STS              */ "",
    /* X1K_STS1                  */ "",
    /* X1K_STS2                  */ "",
    /* X1K_STS3                  */ "",
    /* X1K_TST_MOD               */ "",
    /* XOFF_PORT_HISTORY         */ "",
    /* XOFF_TRIG_PORT_CTRL       */ "",
    "" /* Extra null entry for compiler */
}; /* soc_robo_reg_alias array */
#endif /* !defined(SOC_NO_ALIAS) */

#if !defined(SOC_NO_DESC)
char *soc_robo_reg_desc[] = {
    /* ACTLSTS                   */ "Auxiliary Control/Status Register",
    /* ACT_POL_DATA              */ "CFP Action/Policy Data Registers",
    /* ACT_POL_DATA0             */ "CFP Action/Policy Data 0 Registers",
    /* ACT_POL_DATA1             */ "CFP Action/Policy Data 1 Registers",
    /* ACT_POL_DATA2             */ "CFP Action/Policy Data 2 Registers",
    /* AEGSTS                    */ "10BASE-T Auxiliary Error And General Status Register",
    /* AGEOUT_CTL                */ "Ageout Control Registers",
    /* AMODE2                    */ "Auxiliary Mode 2 Register",
    /* AMPHY                     */ "Auxiliary Multiple PHY Register",
    /* ANADV                     */ "Auto-Negotiation Advertisement Register",
    /* ANADV_EXT_P5              */ "Auto-Negotiation Advertisement Register",
    /* ANEXP                     */ "Auto-Negotiation Expansion Register",
    /* ANEXP_EXT_P5              */ "Auto-Negotiation Expansion Register",
    /* ANLPA                     */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* ANLPAR                    */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* ANLPA_EXT_P5              */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* ANNXP                     */ "Auto-Negotiation Next Page Register",
    /* ANNXP_EXT_P5              */ "Auto-Negotiation Next Page Register",
    /* ARLACCS_REG_SPARE0        */ "Spare 0 Register (Not2Release)",
    /* ARLACCS_REG_SPARE1        */ "Spare 1 Register (Not2Release)",
    /* ARLA_ENTRY_0              */ "ARL Entry0 Register",
    /* ARLA_ENTRY_1              */ "ARL Entry1 Register",
    /* ARLA_FWD_ENTRY0           */ "ARL FWD Entry 0 Register",
    /* ARLA_FWD_ENTRY1           */ "ARL FWD Entry 1 Register",
    /* ARLA_FWD_ENTRY2           */ "ARL FWD Entry 2 Register",
    /* ARLA_FWD_ENTRY3           */ "ARL FWD Entry 3 Register",
    /* ARLA_MAC                  */ "MAC Address Index Register",
    /* ARLA_MACVID_ENTRY0        */ "ARL MAC/VID Entry 0 Register",
    /* ARLA_MACVID_ENTRY1        */ "ARL MAC/VID Entry 1 Register",
    /* ARLA_MACVID_ENTRY2        */ "ARL MAC/VID Entry 2 Register",
    /* ARLA_MACVID_ENTRY3        */ "ARL MAC/VID Entry 3 Register",
    /* ARLA_RWCTL                */ "ARL Read/Write Control Register",
    /* ARLA_SRCH_ADR             */ "ARL Search Address Register",
    /* ARLA_SRCH_CTL             */ "ARL Search Control Register",
    /* ARLA_SRCH_RSLT            */ "ARL Search Result MAC Register",
    /* ARLA_SRCH_RSLT_1          */ "ARL Search Result 1 Register",
    /* ARLA_SRCH_RSLT_0_MACVID   */ "ARL Search MAC/VID Result 0 Register",
    /* ARLA_SRCH_RSLT_1_MACVID   */ "ARL Search MAC/VID Result 1 Register",
    /* ARLA_SRCH_RSLT_MACVID     */ "ARL Search MAC/VID Result Register",
    /* ARLA_SRCH_RSLT_VID        */ "ARL Search Result VID Register",
    /* ARLA_VID                  */ "VID Table Index Register",
    /* ARLA_VID_ENTRY_0          */ "VID Entry0 Register",
    /* ARLA_VID_ENTRY_1          */ "VID Entry Register",
    /* ARLA_VTBL_ADDR            */ "VTBL Address Index Register",
    /* ARLA_VTBL_ENTRY           */ "VTBL Entry Register",
    /* ARLA_VTBL_RWCTRL          */ "VTBL Read/Write/Clear Control Register",
    /* ARLCTL_REG_SPARE0         */ "Spare 0 Register (Not2Release)",
    /* ARLCTL_REG_SPARE1         */ "Spare 1 Register (Not2Release)",
    /* ARL_BIN_FULL_CNTR         */ "ARL Bin Full Counter Register",
    /* ARL_BIN_FULL_FWD          */ "ARL Biin Full Forward Enable Register",
    /* ASTSSUM                   */ "Auxiliary Status Summary Register",
    /* AUX_CONTROL_STATUS        */ "AUXILIARY CONTROL/STATUS REGISTER",
    /* AUX_CONTROL_STATUS_EXT_P5 */ "AUXILIARY CONTROL/STATUS REGISTER",
    /* AUX_MODE                  */ "AUXILIARY MODE REGISTER",
    /* AUX_MODE2                 */ "AUXILIARY MODE 2 REGISTER",
    /* AUX_MODE2_EXT_P5          */ "AUXILIARY MODE 2 REGISTER",
    /* AUX_MODE_EXT_P5           */ "AUXILIARY MODE REGISTER",
    /* AUX_MULTI_PHY             */ "AUXILIARY MULTIPLE PHY REGISTER",
    /* AUX_MULTI_PHY_EXT_P5      */ "AUXILIARY MULTIPLE PHY REGISTER",
    /* AUX_STATUS_SUMMARY        */ "AUXILIARY STATUS SUMMARY REGISTER",
    /* AUX_STATUS_SUMMARY_EXT_P5 */ "AUXILIARY STATUS SUMMARY REGISTER",
    /* AVB_AV_EN_CTRL            */ "AVB AV Enable Control Register(Not2Release)",
    /* AVB_C4_BW_CNTL            */ "AVB Class 4 Bandwidth Control Register",
    /* AVB_C5_BW_CNTL            */ "AVB Class 5 Bandwidth Control Register",
    /* AVB_EGRESS_TM_STAMP       */ "AVB Egress Time Stamp Register",
    /* AVB_EGRESS_TS_PORTMAP     */ "AVB Egress Time Sync. Packet - Portmap Register(Not2Release)",
    /* AVB_EGRESS_TS_TM_STAMP    */ "AVB Egress Time Sync. Packet - Time Stamp Register(Not2Release)",
    /* AVB_LNK_STATUS            */ "AVB Port AVB Link Status Register(Not2Release)",
    /* AVB_MAX_AV_PKT_SZ         */ "AVB MAX AV Packet Size Register(Not2Release)",
    /* AVB_REG_SPARE0            */ "Spare 0 Register (Not2Release)",
    /* AVB_REG_SPARE1            */ "Spare 1 Register (Not2Release)",
    /* AVB_SLOT_ADJ              */ "AVB Slot Adjustment Register",
    /* AVB_SLOT_TICK_CNTR        */ "AVB Slot Number and Tick Counter Register",
    /* AVB_TIME_STAMP_EN         */ "AVB Time Stamp Enable Register (Not2Release)",
    /* AVB_TM_ADJ                */ "AVB Time Base Adjustment Register(Not2Release)",
    /* AVB_TM_BASE               */ "AVB Time Base Register(Not2Release)",
    /* B100X_AUX_CONTROL         */ "100BASE-X AUXILIARY CONTROL REGISTER",
    /* B100X_AUX_CONTROL_EXT_P5  */ "100BASE-X AUXILIARY CONTROL REGISTER",
    /* B100X_AUX_STATUS          */ "100BASE-X AUXILIARY STATUS REGISTER",
    /* B100X_AUX_STATUS_EXT_P5   */ "100BASE-X AUXILIARY STATUS REGISTER",
    /* B100X_DISCONNECT_COUNTER  */ "100BASE-X DISCONNECT COUNTER",
    /* B100X_DISCONNECT_COUNTER_EXT_P5 */ "100BASE-X DISCONNECT COUNTER",
    /* B100X_FALSE_CARRIER_SENSE_COUNTER */ "100BASE-X FALSE CARRIER SENSE COUNTER",
    /* B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5 */ "100BASE-X FALSE CARRIER SENSE COUNTER",
    /* B100X_RX_ERROR_COUNTER    */ "100BASE-X RECEIVE ERROR COUNTER REGISTER",
    /* B100X_RX_ERROR_COUNTER_EXT_P5 */ "100BASE-X RECEIVE ERROR COUNTER REGISTER",
    /* B10T_AUX_STATUS           */ "10BASE-T AUXILIARY ERROR AND GENERAL STATUS REGISTER",
    /* B10T_AUX_STATUS_EXT_P5    */ "10BASE-T AUXILIARY ERROR AND GENERAL STATUS REGISTER",
    /* BCAST_FWD_MAP             */ "Broadcast Packet Forwarding Map Register",
    /* BCM8021Q_REG_SPARE0       */ "Spare 0 Register (Not2Release)",
    /* BCM8021Q_REG_SPARE1       */ "Spare 1 Register (Not2Release)",
    /* BC_SUPPRESS_REG_SPARE0    */ "Spare 0 Register (Not2Release)",
    /* BC_SUPPRESS_REG_SPARE1    */ "Spare 1 Register (Not2Release)",
    /* BC_SUP_PKTDROP_CNT_IMP    */ "Port 8 Suppressed Packet Drop Counter Register",
    /* BC_SUP_PKTDROP_CNT_P      */ "Port N Suppressed Packet Drop Counter Register",
    /* BC_SUP_PKTDROP_CNT_P7     */ "Port 7 Suppressed Packet Drop Counter Register (polar feature)",
    /* BC_SUP_RATECTRL_1_IMP     */ "Port 8 Receive Rate Control 1 Register",
    /* BC_SUP_RATECTRL_1_P       */ "Port N Receive Rate Control 1 Registers",
    /* BC_SUP_RATECTRL_1_P7      */ "Port 7 Receive Rate Control 1 Register",
    /* BC_SUP_RATECTRL_IMP       */ "Port 8 Recive Rate Control Registers",
    /* BC_SUP_RATECTRL_P         */ "Port N Recive Rate Control Registers",
    /* BC_SUP_RATECTRL_P7        */ "Port 7 Recive Rate Control Registers (polar feature)",
    /* BG_SEL                    */ "Regulator Output Voltage Trim Control Register",
    /* BIST_STS                  */ "BIST Status Register",
    /* BIST_STS0                 */ "BIST Status 0 Register",
    /* BIST_STS1                 */ "BIST Status 1 Register",
    /* BONDING_PAD               */ "Bonding_Pad Register, used as CHIP ID",
    /* BONDING_PAD_STATUS        */ "Bonding PAD status Registrer(Engineering Use Only)",
    /* BPDU_MCADDR               */ "BPDU Multicast Address Register",
    /* BPM_CTRL                  */ "BPM Power Switching Control Register",
    /* BPM_PDA_OVR_CTRL          */ "BPM PDA Switching SW Override Control Register",
    /* BPM_PSM_OVR_CTRL          */ "BPM Power Switching SW Override Register",
    /* BPM_PSM_THD_CFG           */ "PSM_VDD Switching Threshold Configuration Register",
    /* BPM_PSM_TIME_CFG          */ "PSM_VDD Timing Parameter Configuration Register",
    /* BPM_REG_SPARE0            */ "Spare 0 Register (Not2Release)",
    /* BPM_REG_SPARE1            */ "Spare 1 Register (Not2Release)",
    /* BPM_STS                   */ "BPM Status Register",
    /* BRCMTST                   */ "Broadcom Test Register",
    /* BRCM_HDR_CTRL             */ "BRCM Header Control Register",
    /* BRCM_HDR_CTRL2            */ "BRCM Header Control 2 Register",
    /* BROADCOM_TEST             */ "BROADCOM TEST",
    /* BROADCOM_TEST_EXT_P5      */ "BROADCOM TEST",
    /* BR_AUX_CTL                */ "Auxiliary Control Register",
    /* BR_EXP_ACCESS             */ "Expansion Access Register",
    /* BR_EXP_DATA               */ "Expansion Read/Write Register",
    /* BR_EXT_STS                */ "Extended Status Register",
    /* BR_FALSE_CARR_CNT         */ "False Carrier Sense Counter",
    /* BR_INTERRUPT_MSK          */ "Interrupt Mask Register",
    /* BR_INTERRUPT_STS          */ "Interrupt Status Register",
    /* BR_LDS_ABILITY            */ "LDS Ability Next Page Register",
    /* BR_LDS_ADVERTISED_ABILITY */ "LDS Advertised Ability Register",
    /* BR_LDS_ADVERTISED_CONTROL */ "LDS Advertised Control Register",
    /* BR_LDS_EXP                */ "LDS Expansion Register",
    /* BR_LDS_LP_ABI_BP          */ "LDS Link Partner Ability Base Page Register",
    /* BR_LDS_LP_ABI_NP          */ "LDS Link Partner Ability Next Page Register",
    /* BR_LDS_LP_NP_MSG          */ "LDS Link Partner Next Page Message Register",
    /* BR_LRE_CTL                */ "LRE Control Register",
    /* BR_LRE_STS                */ "LRE Status Register",
    /* BR_MISC_SHADOW            */ "Miscellaneous Shadow Registers",
    /* BR_PHYIDH                 */ "PHY ID High Register",
    /* BR_PHYIDL                 */ "PHY ID LOW Register",
    /* BR_PHY_EXT_CTL            */ "PHY Extended Control Register",
    /* BR_PHY_EXT_STS            */ "PHY Extended Status Register",
    /* BR_REC_ERR_CNT            */ "Receive Error Counter",
    /* BR_REC_NOTOK_CNT          */ "Local/Remote Receiver NOT_OK Counters",
    /* BR_TEST1                  */ "Test Register 1",
    /* BUFCON_MEMADR             */ "BUFCON Memory Read Control Register",
    /* BUFCON_MEMDAT0            */ "BUFCON Memory Read Data 0 Register",
    /* BUFCON_MEMDAT1            */ "BUFCON Memory Read Data 1 Register",
    /* C4_WEIGHT                 */ "Class4 Service Weight Register",
    /* CFP_ACC                   */ "CFP Access Registers",
    /* CFP_CTL_REG               */ "CFP Control Registers",
    /* CFP_DATA                  */ "CFP TCAM Data X Registers",
    /* CFP_EN_CTRL               */ "CFP Enable Control Register",
    /* CFP_GLOBAL_CTL            */ "Global CFP Control Registers",
    /* CFP_MASK                  */ "CFP TCAM Mask X Registers",
    /* CFP_RC                    */ "CFP Rate Meter Configuration Registers",
    /* CFP_REG_SPARE0            */ "Spare 0 Register (Not2Release)",
    /* CFP_REG_SPARE1            */ "Spare 1 Register (Not2Release)",
    /* CFP_UDF_0_A               */ "CFP User define A control  Registers",
    /* CFP_UDF_0_B08             */ "CFP User define B control  Registers",
    /* CFP_UDF_0_C               */ "CFP User define C control  Registers",
    /* CFP_UDF_1_A               */ "CFP User define A control  Registers",
    /* CFP_UDF_1_C               */ "CFP User define C control  Registers",
    /* CFP_UDF_2_A               */ "CFP User define A control  Registers",
    /* CFP_UDF_2_B               */ "CFP User define B control  Registers",
    /* CFP_UDF_2_C               */ "CFP User define C control  Registers",
    /* CFP_UDF_3_D               */ "CFP User define D control  Registers",
    /* CFP_UDF_A                 */ "CFP User define A control  Registers",
    /* CFP_UDF_B                 */ "CFP User define B control  Registers",
    /* CFP_UDF_C                 */ "CFP User define C control  Registers",
    /* CFP_UDF_D                 */ "CFP User define D control  Registers",
    /* CHIP_REVID                */ "Chip Revision ID Register",
    /* CHIP_RST_CTL              */ "FULL Chip Reset Control Register",
    /* CLASS_PCP                 */ "ResE Time Stamp Report Control Register",
    /* CLKSET                    */ "Clock Period Setting Registers",
    /* CNTR_DBG                  */ "Control and Debug Registers",
    /* COMM_IRC_CON              */ "Common Ingress rate Control Configuration Registers",
    /* COS_VALUE_CTRL            */ "AVB COS Value Control Register(Not2Release)",
    /* CPU2COS_MAP               */ "CPU to COS Mapping Register",
    /* CPU_ADDRESS               */ "CPU Memory Address Register",
    /* CPU_DATA1_SHARE           */ "CPU Data1 Share Register(Not2Release)",
    /* CPU_DATA_SHARE            */ "CPU Data Share Register(Not2Release)",
    /* CPU_DATA_SHARE_1          */ "CPU Data Share 1 Register (polar feature)",
    /* CPU_MEM_RD_EN             */ "CPU Debug Control Register",
    /* CPU_OTP_ADDR              */ "CPU OTP Address Register(Not2Release)",
    /* CPU_OTP_CTL               */ "CPU OTP Control Register(Not2Release)",
    /* CPU_OTP_RD_DATA           */ "CPU OTP Read Data Register(Not2Release)",
    /* CPU_OTP_STATUS            */ "CPU OTP Status Register(Not2Release)",
    /* CPU_OTP_WR_DATA           */ "CPU OTP Wrire Data Register(Not2Release)",
    /* CPU_RAM_ROM_SEL           */ "CPU Memory Read Control Register",
    /* CPU_READ_DATA             */ "CPU Memory Data Register",
    /* CPU_RESOURCE_ARBITER      */ "CPU Resource Arbitor Register(Not2Release)",
    /* CRC16_GP                  */ "Giga Port SGMII CRC16 Register",
    /* CTLREG_1_REG_SPARE0       */ "Spare 0 Register (Not2Release)",
    /* CTLREG_1_REG_SPARE1       */ "Spare 1 Register (Not2Release)",
    /* CTLREG_REG_SPARE          */ "Spare Register (Not2Release)",
    /* CTRL_REG                  */ "Control Register",
    /* DEBUG_CONGESTION          */ "Debug Register(Not2Release)",
    /* DEBUG_REG                 */ "Debug Control Register",
    /* DEBUG_STS                 */ "Debug Status Register",
    /* DEFAULT_1Q_TAG            */ "802.1Q Default Port Tag Registers",
    /* DEFAULT_1Q_TAG_IMP        */ "802.1Q Default Port 8 Tag Registers",
    /* DEFAULT_1Q_TAG_P7         */ "Port 7 802.1Q Default Tag Registers (polar feature)",
    /* DEF_PORT_QOS_CFG          */ "Port n Default Port QOS Configuration Register",
    /* DF_TIMER                  */ "Discovery Frame Timer Registers",
    /* DIAGNOSIS                 */ "Diagnosis Registers",
    /* DIRECT_CTRL_PIN           */ "Direct input control value register",
    /* DIRECT_INPUT_CTRL_VALUE   */ "Direct input control value register",
    /* DIS_LEARN                 */ "Disable Learning Registrer",
    /* DMA_CTRL                  */ "DMA Control Register(Not2Release)",
    /* DMA_LPB_BUF_ADDR          */ "DMA Loopback Buffer Address(Not2Release)",
    /* DMA_LPB_BUF_SIZE          */ "DMA loopback Buffer Size(Not2Release)",
    /* DOS_ATTACK_FILTER_DROP_CTL */ "DOS Attack Filter Drop Control Register",
    /* DOS_ATTACK_FILTER_EVENT   */ "DOS Attack Filter Event Register",
    /* DOS_CTRL                  */ "DoS Control RegisterRegister",
    /* DOS_DIS_LRN_REG           */ "DoS Disable Learn Register",
    /* DOS_REG_SPARE0            */ "Spare 0 Register (Not2Release)",
    /* DOS_REG_SPARE1            */ "Spare 1 Register (Not2Release)",
    /* DPLL_DB_LSB               */ "DPLL Debug LSB Registers (Not2Release)",
    /* DPLL_DB_MSB               */ "DPLL Debug MSB Registers (Not2Release)",
    /* DPLL_DB_SEL               */ "DPLL Debug Select Registers (Not2Release)",
    /* DP_CTRL                   */ "DP Control Register",
    /* DSCP2TC_DP_MAP0           */ "DSCP to TC_DP Mapping Register 0",
    /* DSCP2TC_DP_MAP1           */ "DSCP to TC_DP Mapping Register 1",
    /* DSCP2TC_DP_MAP2           */ "DSCP to TC_DP Mapping Register 2",
    /* DSCP2TC_DP_MAP3           */ "DSCP to TC_DP Mapping Register 3",
    /* DSCP2TC_DP_MAP4           */ "DSCP to TC_DP Mapping Register 4",
    /* DSCP2TC_DP_MAP5           */ "DSCP to TC_DP Mapping Register 5",
    /* DSCP2TC_DP_MAP6           */ "DSCP to TC_DP Mapping Register 6",
    /* DSCP2TC_DP_MAP7           */ "DSCP to TC_DP Mapping Register 7",
    /* DTAG_GLO_CTL              */ "Global Double Tagging Control Registers",
    /* DTAG_TPID                 */ "Double Tagging TPID Registers",
    /* DUPSTS                    */ "Duplex status SummaryRegister",
    /* EAP_DIP                   */ "EAP Destination IP Registers",
    /* EAP_GLO_CON               */ "EAP Global Configuration Registers",
    /* EAP_MULTI_ADDR_CTRL       */ "EAP Multiport Address Control Register",
    /* EAP_PORT_CTL              */ "EAP Port Control Registers",
    /* EAV_LNK_STATUS            */ "ResE Port EAV Link Status Register",
    /* EEE_CTL_REG_SPARE0        */ "Spare 0 Register (Not2Release)",
    /* EEE_CTL_REG_SPARE1        */ "Spare 1 Register (Not2Release)",
    /* EEE_DEBUG                 */ "EEE Debug Registers(Not2Release)",
    /* EEE_EN_CTRL               */ "EEE Enable Control Registers",
    /* EEE_GLB_CONG_TH           */ "EEE Global Congestion Threshold Registers",
    /* EEE_LINK_DLY_TIMER        */ "EEE Link Delay Timer Registers(Not2Release)",
    /* EEE_LPI_ASSERT            */ "EEE Low Power Assert Status Registers",
    /* EEE_LPI_DURATION          */ "EEE Low-Power Idle Duration Registers",
    /* EEE_LPI_EVENT             */ "EEE Low-Power Idle Event Registers",
    /* EEE_LPI_INDICATE          */ "EEE Low Power Indicate Status Registers",
    /* EEE_LPI_SYMBOL_TX_DISABLE */ "EEE LPI Symbol Transmit Disable Registers(Not2Release)(polar feature)",
    /* EEE_MIN_LP_TIMER_G        */ "EEE Port Minimum Low-Power Duration Timer - 1G Registers",
    /* EEE_MIN_LP_TIMER_G_IMP    */ "EEE Port 8(IMP) Minimum Low-Power Duration Timer Registers",
    /* EEE_MIN_LP_TIMER_G_P7     */ "EEE Port 7 Minimum Low-Power Duration Timer Registers (polar feature)",
    /* EEE_MIN_LP_TIMER_H        */ "EEE Port Minimum Low-Power Duration Timer - 100M Registers",
    /* EEE_MIN_LP_TIMER_H_IMP    */ "EEE Port 8(IMP) Minimum Low-Power Duration Timer - 100M Registers",
    /* EEE_MIN_LP_TIMER_H_P7     */ "EEE Port 7 Minimum Low-Power Duration Timer - 100M Registers (polar feature)",
    /* EEE_PHY_CTRL              */ "EEE PHY Control Registers(Not2Release)",
    /* EEE_PIPELINE_TIMER        */ "EEE Pipeline Delay Timer Registers",
    /* EEE_RX_IDLE_SYMBOL        */ "EEE Receiving Idle Symbols Status Registers",
    /* EEE_SLEEP_TIMER_G         */ "EEE Port N Sleep Delay Timer - 1G Registers",
    /* EEE_SLEEP_TIMER_G_IMP     */ "EEE Port 8(IMP) Sleep Delay Timer Registers",
    /* EEE_SLEEP_TIMER_G_P7      */ "EEE Port 7 Sleep Delay Timer Registers (polar feature)",
    /* EEE_SLEEP_TIMER_H         */ "EEE Port N Sleep Delay Timer - 100M Registers",
    /* EEE_SLEEP_TIMER_H_IMP     */ "EEE Port 8(IMP) Sleep Delay Timer Registers",
    /* EEE_SLEEP_TIMER_H_P7      */ "EEE Port 7 Sleep Delay Timer Registers (polar feature)",
    /* EEE_STATE                 */ "EEE Control Policy State Registers(Not2Release)",
    /* EEE_TXQ_CONG_TH           */ "EEE TXQ_N Congestion Threshold Registers",
    /* EEE_TXQ_CONG_TH6          */ "EEE TXQ 6 Congestion Threshold Registers",
    /* EEE_TXQ_CONG_TH7          */ "EEE TXQ 7 Congestion Threshold Registers",
    /* EEE_WAKE_TIMER_G          */ "EEE Port N Wake Transition Timer - 1G Registers",
    /* EEE_WAKE_TIMER_G_IMP      */ "EEE Port 8(IMP) Wake Transition Timer - 1G Registers",
    /* EEE_WAKE_TIMER_G_P7       */ "EEE Port 7 Wake Transition Timer - 1G Registers (polar feature)",
    /* EEE_WAKE_TIMER_H          */ "EEE Port N Wake Transition Timer - 100M Registers",
    /* EEE_WAKE_TIMER_H_IMP      */ "EEE Port 8(IMP) Wake Transition Timer - 100M Registers",
    /* EEE_WAKE_TIMER_H_P7       */ "EEE Port 7 Wake Transition Timer - 100M Registers (polar feature)",
    /* EGMIRCTL                  */ "Egress Mirror Control Register",
    /* EGMIRDIV                  */ "Egress Mirror Divider Register",
    /* EGMIRMAC                  */ "Egress Mirror MAC Address Register",
    /* EGRESS_NAVB_PKT_TC2PCP_MAP */ "Egress Non-AVB Packet TC to PCP mapping Register",
    /* EGRESS_NAVB_PKT_TC2PCP_MAP_IMP */ "Egress Non-AVB Packet TC to PCP mapping Register for port8",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP */ "Egress Non-ResE Packet TC to PCP mapping Register",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP_IMP */ "Egress Non-ResE Packet TC to PCP mapping Register for port8",
    /* EGRESS_PKT_TC2PCP_MAP     */ "Port N, Egress Packet TC to PCP mapping Register",
    /* EGRESS_PKT_TC2PCP_MAP_IMP */ "Port8, Egress Packet TC to PCP mapping Register",
    /* EGRESS_PKT_TC2PCP_MAP_P7  */ "Port7, Egress Packet TC to PCP mapping Register (polar feature)",
    /* EGRESS_RMON               */ "Extend Egress RMON Register",
    /* EGRESS_SFLOW              */ "Egress SFLOW Control Register",
    /* EGRESS_SHAPER_CTLREG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_CTLREG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0 */ "Spare 0 Register (Not2Release)",
    /* EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1 */ "Spare 1 Register (Not2Release)",
    /* EGRESS_VID_RMK_TBL_ACS    */ "Egress VID Remarking Table Access Register",
    /* EGRESS_VID_RMK_TBL_DATA   */ "Egress VID Remarking Table Data Register",
    /* ENG_DET_INT_EN            */ "Energy Detection Interrupt Enable Register",
    /* ENG_DET_STS               */ "PHY Energy Detect Status Register (polar feature)",
    /* ENG_DET_STS_CHG           */ "PHY Energy Detect Status Change Register (polar feature)",
    /* EN_IMP_CONG_REMAP         */ "LAN_to_IMP Unicast Control Register",
    /* EN_IMP_HIGH_RATE          */ "IMP_to_LAN Control1 Register",
    /* EN_TOTAL_MC_DROP_IMP      */ "LAN_to_IMP Multicast Control1 Register",
    /* EQZ_CTRL                  */ "Equalizer Control",
    /* EXP_PORT                  */ "Expansion Port Control Register",
    /* E_ANADV                   */ "Auto-Negotiation Advertisement Register",
    /* E_ANEXP                   */ "Auto-Negotiation Expansion Register",
    /* E_ANLPA                   */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* E_ANNXP                   */ "Auto-Negotiation Next Page Register",
    /* E_LPNXP                   */ "Link Partner next Page Register",
    /* E_MIICTL                  */ "EXT MII Control Register",
    /* E_MIISTS                  */ "EXT MII Status Register",
    /* E_PHYIDH                  */ "EXT PHY ID High Register",
    /* E_PHYIDL                  */ "EXT PHY ID Low Register",
    /* FAST_AGE_CTL              */ "Fast Ageing Control Registrer",
    /* FAST_AGE_CTRL             */ "Fast Ageing Control Registrer",
    /* FAST_AGE_PORT             */ "Fast Ageing Port Control Registrer",
    /* FAST_AGE_VID              */ "Fast Ageing VID Control Registrer",
    /* FAST_AGING_CTL            */ "Fast Aging Control Registers",
    /* FAST_AGING_PORT           */ "Fast Ageing Port Control Registrer",
    /* FAST_AGING_VID            */ "Fast Ageing VID Control Registrer",
    /* FCON_BCST_TH_CTRL         */ "Bcst Threshold Drop Register",
    /* FCON_DIAG_CTRL            */ "Flowcon Diagnosis Control Register",
    /* FCON_DLF_TH_CTRL          */ "DLF Threshold Drop Register",
    /* FCON_FLOWCON_STATUS2      */ "Flow Control Status Register 2",
    /* FCON_FLOWCON_STATUS3      */ "Flow Control Status Register 3",
    /* FCON_FLOWCON_STATUS4      */ "Flow Control Status Register 4",
    /* FCON_FLOWCON_STATUS5      */ "Flow Control Status Register 5",
    /* FCON_FLOWCON_STATUS7      */ "Flow Control Status Register 7",
    /* FCON_FLOWCON_STATUS9      */ "Flow Control Status Register 9",
    /* FCON_FLOWCON_STATUS10     */ "Flow Control Status Register 10",
    /* FCON_FLOWCON_STATUS11     */ "Flow Control Status Register 11",
    /* FCON_FLOWCON_STATUS12     */ "Flow Control Status Register 12",
    /* FCON_FLOWMIX              */ "Global Option Control Register",
    /* FCON_GLOB_TH_CTRL_1       */ "Total-Q0 Hyst/Pause Threshold Control Register",
    /* FCON_GLOB_TH_CTRL_2       */ "Total-Q0 UC/MC Drop Threshold Control Register",
    /* FCON_MISC_CTRL            */ "CPU/MII Threshold Control Register",
    /* FCON_MISC_TXFLOW_CTRL     */ "Miscellaneous Tx Flow Control Register",
    /* FCON_PERQ_TXDROP_CTRL     */ "Pre-Queue Tx-Drop Control Register",
    /* FCON_Q0_100_TH_CTRL_1     */ "TXQ-Q0 Hyst/Pause Threshold Control Register",
    /* FCON_Q0_100_TH_CTRL_2     */ "TXQ-Q0 UC/MC Drop Threshold Control Register",
    /* FCON_Q0_TXDSC_CTRL_3      */ "Queue 0 TxDsc Control 3 Register",
    /* FCON_Q1_100_TH_CTRL_1     */ "TXQ-Q1 Hyst/Pause Threshold Control Register",
    /* FCON_Q1_100_TH_CTRL_2     */ "TXQ-Q1 UC/MC Drop Threshold Control Register",
    /* FCON_Q1_TXDSC_CTRL_3      */ "Queue 1 TxDsc Control 3 Register",
    /* FCON_Q2_100_TH_CTRL_1     */ "TXQ-Q2 Hyst/Pause Threshold Control Register",
    /* FCON_Q2_100_TH_CTRL_2     */ "TXQ-Q2 UC/MC Drop Threshold Control Register",
    /* FCON_Q2_TXDSC_CTRL_3      */ "Queue 2 TxDsc Control 3 Register",
    /* FCON_Q3_100_TH_CTRL_1     */ "TXQ-Q3 Hyst/Pause Threshold Control Register",
    /* FCON_Q3_100_TH_CTRL_2     */ "TXQ-Q3 UC/BC Drop Threshold Control Register",
    /* FCON_Q3_TXDSC_CTRL_3      */ "Queue 3 TxDsc Control 3 Register",
    /* FCON_RSRV_BUFNUM          */ "Reserved Buffer Number Register",
    /* FCON_RXBASE_BUFNUM        */ "RxBase Buffer Number Register",
    /* FCON_RX_FCON_CTRL         */ "Received Base Flow Control Register",
    /* FCON_SPARE0               */ "Flowcon Space Register 0",
    /* FCON_SPARE1               */ "Flowcon Space Register 1",
    /* FCON_SPARE2               */ "Flowcon Space Register 2",
    /* FCON_TXQ_FULL_TH          */ "Transmit Queue Threshold Control Register",
    /* FC_CHIP_INFO              */ "Chip Info For FC Register",
    /* FC_CONG_BUF_ERR_HIS       */ "Congested Bus Error Register",
    /* FC_CONG_PORTMAP01         */ "Congested PortMap Port01 Register",
    /* FC_CONG_PORTMAP8          */ "Congested PortMap Port8 Register",
    /* FC_CONG_PORTMAP23         */ "Congested PortMap Port23 Register",
    /* FC_CONG_PORTMAP45         */ "Congested PortMap Port45 Register",
    /* FC_CONG_PORTMAP67         */ "Congested PortMap Port67 Register",
    /* FC_CONG_PORTMAP_P7        */ "Port 7 Congested PortMap Register",
    /* FC_CONG_PORTMAP_P8        */ "Port 8 Congested PortMap Register",
    /* FC_CONG_PORTMAP_PN        */ "Port N Congested PortMap Register",
    /* FC_CTRL_MODE              */ "Flow Control Mode Selection Register",
    /* FC_CTRL_PORT              */ "Flow Control Port Selection Register",
    /* FC_DIAG_CTRL              */ "Flowcon Diagnosis Control Register",
    /* FC_FRM_DROP_REG           */ "Force Frame Drop Register(Not2Release)",
    /* FC_GIGA_INFO              */ "Giga Speed Info For FC Register",
    /* FC_GIGA_PORTMAP           */ "Giga Speed Information Register",
    /* FC_IMP0_REG_SPARE0        */ "Spare 0 Register (Not2Release)",
    /* FC_IMP0_REG_SPARE1        */ "Spare 1 Register (Not2Release)",
    /* FC_IMP0_TOTAL_THD_DROP_QN */ "IMP0 Port Queue N Total DROP Threshold Register",
    /* FC_IMP0_TOTAL_THD_HYST_QN */ "IMP0 Port Queue N Total Hysteresis Threshold Register",
    /* FC_IMP0_TOTAL_THD_PAUSE_QN */ "IMP0 Port Queue N Total Pause Threshold Register",
    /* FC_IMP0_TXQ_THD_DROP_QN   */ "IMP0 Port Queue N DROP Threshold Register",
    /* FC_IMP0_TXQ_THD_HYST_QN   */ "IMP0 Port Queue N Hysteresis Threshold Register",
    /* FC_IMP0_TXQ_THD_PAUSE_QN  */ "IMP0 Port Queue N Pause Threshold Register",
    /* FC_IMP0_TXQ_THD_RSV_QN    */ "IMP0 Port Queue N Reserved Threshold Register",
    /* FC_IMP_THRESH_ADJUST_Q    */ "IMP Threshold Adjustment for Queue N Register",
    /* FC_LAN_TOTAL_THD_DROP_QN  */ "LAN Port Queue N Total DROP Threshold Register",
    /* FC_LAN_TOTAL_THD_HYST_QN  */ "LAN Port Queue N Total Hysteresis Threshold Register",
    /* FC_LAN_TOTAL_THD_PAUSE_QN */ "LAN Port Queue N Total Pause Threshold Register",
    /* FC_LAN_TXQ_THD_DROP_QN    */ "LAN Port Queue N DROP Threshold Register",
    /* FC_LAN_TXQ_THD_HYST_QN    */ "LAN Port Queue N Hysteresis Threshold Register",
    /* FC_LAN_TXQ_THD_PAUSE_QN   */ "LAN Port Queue N Pause Threshold Register",
    /* FC_LAN_TXQ_THD_RSV_QN     */ "LAN Port Queue N Reserved Threshold Register",
    /* FC_LINK_PORTMAP           */ "PHY Link Information Register",
    /* FC_MCAST_DROP_CTRL        */ "Multicast Drop Control Register",
    /* FC_MON_TXQ                */ "Monitored TxQ N (0~5) Register",
    /* FC_OOB_PAUSE_EN           */ "OOB Pause Signal Enable Register (Release2Customer)",
    /* FC_PAUSE_DROP_CTRL        */ "Pause/Drop Control Register",
    /* FC_PAUSE_HIS              */ "Pause History Register",
    /* FC_PEAK_RXBYTE            */ "Peak Rx Buffer Count Register",
    /* FC_PEAK_RX_CNT            */ "Peak RX Counter Register",
    /* FC_PEAK_TOTAL_USED        */ "Peak Total Used Count Register",
    /* FC_PEAK_TXQ               */ "Peak TxQ N (0~3) Counter Register",
    /* FC_PEAK_TXQ_45            */ "Peak TxQ N (4~5) Counter Register",
    /* FC_Q45_CONG_PORTMAP_8     */ "Q45 Congested PortMap Port 8 Register",
    /* FC_Q45_CONG_PORTMAP_0123  */ "Q45 Congested PortMap Port 0,1,2,3 Register",
    /* FC_Q45_CONG_PORTMAP_4567  */ "Q45 Congested PortMap Port 4,5,6,7 Register",
    /* FC_RXBUF_ERR_HIS          */ "Rx Buffer Error History Register",
    /* FC_RXPAUSE_HIS            */ "RX Pause History Register",
    /* FC_RX_HYST                */ "Rx-Base Hysteresis Register",
    /* FC_RX_HYST_THD            */ "RX-Based Hysteresis Register",
    /* FC_RX_MAX_PTR             */ "Rx-Base Max-Buffer Remap Register",
    /* FC_RX_PAUSE_HIS           */ "RX Based Pause History Register",
    /* FC_RX_RSRV                */ "Rx-Base Reserved Register",
    /* FC_RX_RSV_THD             */ "RX-Based Reserved Register",
    /* FC_RX_RUNOFF              */ "Rx-Base Run-Off Register",
    /* FC_SPARE_ONE_REG          */ "Flow Control Spare One Register",
    /* FC_SPARE_REG              */ "Spare Registers",
    /* FC_SPARE_ZERO_REG         */ "Flow Control Spare Zero Register",
    /* FC_TOTAL_CONG_PORTMAP_P7  */ "Port 7 Total Congested PortMap Register",
    /* FC_TOTAL_CONG_PORTMAP_P8  */ "Port 8 Total Congested PortMap Register",
    /* FC_TOTAL_CONG_PORTMAP_PN  */ "Port N Total Congested PortMap Register",
    /* FC_TOTAL_TH_DROP_Q        */ "Total Drop Threshold For Queue N Register",
    /* FC_TOTAL_TH_DROP_Q45      */ "Total Drop Threshold For Queue N(4~5) Register",
    /* FC_TOTAL_TH_DROP_Q_IMP    */ "Total Drop Threshold For Queue N Register for IMP",
    /* FC_TOTAL_TH_DROP_Q_WAN    */ "Total Drop Threshold For Queue N Register for WAN",
    /* FC_TOTAL_TH_HYST_Q        */ "Total Hysteresis Threshold For Queue N Register",
    /* FC_TOTAL_TH_HYST_Q45      */ "Total Hysteresis Threshold For Queue N(4~5) Register",
    /* FC_TOTAL_TH_HYST_Q_IMP    */ "Total Hysteresis Threshold For Queue N Register for IMP",
    /* FC_TOTAL_TH_HYST_Q_WAN    */ "Total Hysteresis Threshold For Queue N Register for WAN",
    /* FC_TOTAL_TH_PAUSE_Q       */ "Total Pause Threshold For Queue N Register",
    /* FC_TOTAL_TH_PAUSE_Q45     */ "Total Pause Threshold For Queue N(4~5) Register",
    /* FC_TOTAL_TH_PAUSE_Q_IMP   */ "Total Pause Threshold For Queue N Register for IMP",
    /* FC_TOTAL_TH_PAUSE_Q_WAN   */ "Total Pause Threshold For Queue N Register for WAN",
    /* FC_TOTAL_TH_RSRV_Q        */ "Total Reserved Threshold For Queue N Register",
    /* FC_TOTAL_USED             */ "Total Used Count Register",
    /* FC_TXPAUSE_HIS            */ "TX Pause History Register",
    /* FC_TXQ_CONG_PORTMAP_P7    */ "Port 7 TXQ Congested PortMap Register",
    /* FC_TXQ_CONG_PORTMAP_P8    */ "Port 8 TXQ Congested PortMap Register",
    /* FC_TXQ_CONG_PORTMAP_PN    */ "Port N TXQ Congested PortMap Register",
    /* FC_TXQ_THD_PAUSE_OFF      */ "TXQ Pause Off Threshold Register",
    /* FC_TXQ_TH_DROP_Q          */ "Priority Queue N(0~3) Drop Register",
    /* FC_TXQ_TH_DROP_Q45        */ "Priority Queue N(4~5)) Drop Register",
    /* FC_TXQ_TH_DROP_Q_IMP      */ "Priority Queue N(0~3) Drop Register for IMP",
    /* FC_TXQ_TH_DROP_Q_WAN      */ "Priority Queue N(0~3) Drop Register for WAN",
    /* FC_TXQ_TH_PAUSE_Q         */ "Priority Queue N(0~3) Pause Register",
    /* FC_TXQ_TH_PAUSE_Q45       */ "Priority Queue N(4~5)) Pause Register",
    /* FC_TXQ_TH_PAUSE_Q_IMP     */ "Priority Queue N(0~3) Pause Register for IMP",
    /* FC_TXQ_TH_PAUSE_Q_WAN     */ "Priority Queue N(0~3) Pause Register for WAN",
    /* FC_TXQ_TH_RSRV_Q          */ "Priority Queue N(0~3) Hysteresis Register",
    /* FC_TXQ_TH_RSRV_Q45        */ "Priority Queue N(4~5)) Hysteresis Register",
    /* FC_TXQ_TH_RSRV_Q_IMP      */ "Priority Queue N(0~3) Hysteresis Register for IMP",
    /* FC_TXQ_TH_RSRV_Q_WAN      */ "Priority Queue N(0~3) Hysteresis Register for WAN",
    /* FC_TX_QUANTUM_PAUSE_HIS   */ "TX Quantum Pause History Register",
    /* FC_WAN_IMP1_REG_SPARE0    */ "Spare 0 Register (Not2Release)",
    /* FC_WAN_IMP1_REG_SPARE1    */ "Spare 1 Register (Not2Release)",
    /* FC_WAN_IMP1_TOTAL_THD_DROP_QN */ "WAN/IMP1 Port Queue N Total DROP Threshold Register",
    /* FC_WAN_IMP1_TOTAL_THD_HYST_QN */ "WAN/IMP1 Port Queue N Total Hysteresis Threshold Register",
    /* FC_WAN_IMP1_TOTAL_THD_PAUSE_QN */ "WAN/IMP1 Port Queue N Total Pause Threshold Register",
    /* FC_WAN_IMP1_TXQ_THD_DROP_QN */ "WAN/IMP1 Port Queue N DROP Threshold Register",
    /* FC_WAN_IMP1_TXQ_THD_HYST_QN */ "WAN/IMP1 Port Queue N Hysteresis Threshold Register",
    /* FC_WAN_IMP1_TXQ_THD_PAUSE_QN */ "WAN/IMP1 Port Queue N Pause Threshold Register",
    /* FC_WAN_IMP1_TXQ_THD_RSV_QN */ "WAN/IMP1 Port Queue N Reserved Threshold Register",
    /* FLOW_MON_BUS              */ "MON Flowcon Reg Bus Register",
    /* FM_MEMADR                 */ "FM Memory Read/Write Control Register",
    /* FM_MEMDAT0                */ "FM Memory Read/Write Data 0 Register",
    /* FM_MEMDAT1                */ "FM Memory Read/Write Data 1 Register",
    /* FM_MEMDAT2                */ "FM Memory Read/Write Data 2 Register",
    /* FM_MEMDAT3                */ "FM Memory Read/Write Data 3 Register",
    /* FM_SIZE_CTL               */ "Frame Size Control Register(Not2Release)",
    /* FORCE_FRAME_DROP          */ "Force Frame Drop Register",
    /* GARLCFG                   */ "Global ARL Configuration Register",
    /* GENMEM_ADDR               */ "Descriptor Memory Access Registers",
    /* GENMEM_CTL                */ "Descriptor Memory Read/Write Control Register",
    /* GENMEM_DATA0              */ "Global descriptor Data 0 Registers",
    /* GENMEM_DATA1              */ "Global descriptor Data 1 Registers",
    /* GLB_OVERFLOW_DROP_PKT_CNT */ "Global Overflow Drop Packet Counter Register",
    /* GLB_VLAN_ING_FILTER_CTL   */ "Global VLAN Ingress Filter Control Register",
    /* GLOBAL_CONGESTION_CTRL    */ "Congestion Control Register(Not2Release)",
    /* GLOBAL_TRUNK_CTL          */ "Global Trunk Control Register",
    /* GMII_IO_DS_SEL0           */ "GMII I/O Pad Drive Strength Select 0 Register (Engineering use only) (polar feature)",
    /* GMII_IO_DS_SEL1           */ "GMII I/O Pad Drive Strength Select 1 Register (Engineering use only) (polar feature)",
    /* GMII_IO_SR_CTL            */ "GMII I/O Pad Slew Rate Control Register (Engineering use only) (polar feature)",
    /* GMNGCFG                   */ "Global Management Configuration Register",
    /* GREEN_MODE_DATA           */ "Green Mode Data Register(Not2Release)",
    /* GREEN_MODE_DEBUG          */ "Green Mode Debug Register(Not2Release)",
    /* GREEN_MODE_SELECT         */ "Green mode Select Register(Not2Release)",
    /* GROUP_CTRL                */ "Group Control Register",
    /* GRPADDR1                  */ "Multiport Address 1 Register",
    /* GRPADDR2                  */ "Multiport Address 2 Register",
    /* G_ANADV                   */ "Auto-Negotiation Advertisement Register",
    /* G_ANADV_EXT               */ "External Auto-Negotiation Advertisement Register",
    /* G_ANADV_EXT_P4            */ "External Auto-Negotiation Advertisement Register",
    /* G_ANADV_EXT_P5            */ "External Auto-Negotiation Advertisement Register",
    /* G_ANADV_EXT_P7            */ "External Auto-Negotiation Advertisement Register",
    /* G_ANADV_EXT_PN            */ "External Auto-Negotiation Advertisement Register",
    /* G_ANADV_P7                */ "Auto-Negotiation Advertisement Register",
    /* G_ANEXP                   */ "Auto-Negotiation Expansion Register",
    /* G_ANEXP_EXT               */ "External Auto-Negotiation Expansion Register",
    /* G_ANEXP_EXT_P4            */ "External Auto-Negotiation Expansion Register",
    /* G_ANEXP_EXT_P5            */ "External Auto-Negotiation Expansion Register",
    /* G_ANEXP_EXT_P7            */ "External Auto-Negotiation Expansion Register",
    /* G_ANEXP_EXT_PN            */ "External Auto-Negotiation Expansion Register",
    /* G_ANEXP_P7                */ "Auto-Negotiation Expansion Register",
    /* G_ANLPA                   */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANLPA_EXT               */ "External Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANLPA_EXT_P4            */ "External Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANLPA_EXT_P5            */ "External Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANLPA_EXT_P7            */ "External Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANLPA_EXT_PN            */ "External Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANLPA_P7                */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANNXP                   */ "Auto-Negotiation Next Page Transmit Register",
    /* G_ANNXP_EXT               */ "External Auto-Negotiation Next Page Transmit Register",
    /* G_ANNXP_EXT_P4            */ "External Auto-Negotiation Next Page Transmit Register",
    /* G_ANNXP_EXT_P5            */ "External Auto-Negotiation Next Page Transmit Register",
    /* G_ANNXP_EXT_P7            */ "External Auto-Negotiation Next Page Transmit Register",
    /* G_ANNXP_EXT_PN            */ "External Auto-Negotiation Next Page Transmit Register",
    /* G_ANNXP_P7                */ "Auto-Negotiation Next Page Transmit Register",
    /* G_AUX_CTL                 */ "Auxiliary Control Register",
    /* G_AUX_CTL_EXT             */ "External Auxiliary Control Register",
    /* G_AUX_CTL_EXT_P4          */ "External Auxiliary Control Register",
    /* G_AUX_CTL_EXT_P5          */ "External Auxiliary Control Register",
    /* G_AUX_CTL_EXT_P7          */ "External Auxiliary Control Register",
    /* G_AUX_CTL_EXT_PN          */ "External Auxiliary Control Register",
    /* G_AUX_CTL_P7              */ "Auxiliary Control Register",
    /* G_AUX_STS                 */ "Auxiliary Status Register",
    /* G_AUX_STS_EXT             */ "External Auxiliary Status Register",
    /* G_AUX_STS_EXT_P4          */ "External Auxiliary Status Register",
    /* G_AUX_STS_EXT_P5          */ "External Auxiliary Status Register",
    /* G_AUX_STS_EXT_P7          */ "External Auxiliary Status Register",
    /* G_AUX_STS_EXT_PN          */ "External Auxiliary Status Register",
    /* G_AUX_STS_P7              */ "Auxiliary Status Register",
    /* G_B1000T_CTL              */ "1000Base-T Control Register",
    /* G_B1000T_CTL_EXT          */ "External 1000Base-T Control Register",
    /* G_B1000T_CTL_EXT_P4       */ "External 1000Base-T Control Register",
    /* G_B1000T_CTL_EXT_P5       */ "External 1000Base-T Control Register",
    /* G_B1000T_CTL_EXT_P7       */ "External 1000Base-T Control Register",
    /* G_B1000T_CTL_EXT_PN       */ "External 1000Base-T Control Register",
    /* G_B1000T_CTL_P7           */ "1000Base-T Control Register",
    /* G_B1000T_STS              */ "1000Base-T Status Register",
    /* G_B1000T_STS_EXT          */ "External 1000Base-T Status Register",
    /* G_B1000T_STS_EXT_P4       */ "External 1000Base-T Status Register",
    /* G_B1000T_STS_EXT_P5       */ "External 1000Base-T Status Register",
    /* G_B1000T_STS_EXT_P7       */ "External 1000Base-T Status Register",
    /* G_B1000T_STS_EXT_PN       */ "External 1000Base-T Status Register",
    /* G_B1000T_STS_P7           */ "1000Base-T Status Register",
    /* G_DSP_COEFFICIENT         */ "DSP Coefficient Read/Write Port Register",
    /* G_DSP_COEFFICIENT_ADDR    */ "DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_ADDR_EXT */ "External DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_ADDR_EXT_P4 */ "External DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_ADDR_EXT_P5 */ "External DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_ADDR_EXT_P7 */ "External DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_ADDR_EXT_PN */ "External DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_ADDR_P7 */ "DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_EXT     */ "External DSP Coefficient Read/Write Port Register",
    /* G_DSP_COEFFICIENT_EXT_P4  */ "External DSP Coefficient Read/Write Port Register",
    /* G_DSP_COEFFICIENT_EXT_P5  */ "External DSP Coefficient Read/Write Port Register",
    /* G_DSP_COEFFICIENT_EXT_P7  */ "External DSP Coefficient Read/Write Port Register",
    /* G_DSP_COEFFICIENT_EXT_PN  */ "External DSP Coefficient Read/Write Port Register",
    /* G_DSP_COEFFICIENT_P7      */ "DSP Coefficient Read/Write Port Register",
    /* G_EXP_ACCESS              */ "Expansion Access Register",
    /* G_EXP_DATA                */ "Expansion Read/Write Register",
    /* G_EXT_STS                 */ "Extended Status Register",
    /* G_EXT_STS_EXT             */ "External Extended Status Register",
    /* G_EXT_STS_EXT_P4          */ "External Extended Status Register",
    /* G_EXT_STS_EXT_P5          */ "External Extended Status Register",
    /* G_EXT_STS_EXT_P7          */ "External Extended Status Register",
    /* G_EXT_STS_EXT_PN          */ "External Extended Status Register",
    /* G_EXT_STS_P7              */ "Extended Status Register",
    /* G_FALSE_CARR_CNT          */ "False Carrier Sense Counter",
    /* G_FALSE_CARR_CNT_EXT      */ "External False Carrier Sense Counter",
    /* G_FALSE_CARR_CNT_EXT_P4   */ "External False Carrier Sense Counter",
    /* G_FALSE_CARR_CNT_EXT_P5   */ "External False Carrier Sense Counter",
    /* G_FALSE_CARR_CNT_EXT_P7   */ "External False Carrier Sense Counter",
    /* G_FALSE_CARR_CNT_EXT_PN   */ "External False Carrier Sense Counter",
    /* G_FALSE_CARR_CNT_P7       */ "False Carrier Sense Counter",
    /* G_INTERRUPT_MSK           */ "Interrupt Mask Register",
    /* G_INTERRUPT_MSK_EXT       */ "External Interrupt Mask Register",
    /* G_INTERRUPT_MSK_EXT_P4    */ "External Interrupt Mask Register",
    /* G_INTERRUPT_MSK_EXT_P5    */ "External Interrupt Mask Register",
    /* G_INTERRUPT_MSK_EXT_P7    */ "External Interrupt Mask Register",
    /* G_INTERRUPT_MSK_EXT_PN    */ "External Interrupt Mask Register",
    /* G_INTERRUPT_MSK_P7        */ "Interrupt Mask Register",
    /* G_INTERRUPT_STS           */ "Interrupt Status Register",
    /* G_INTERRUPT_STS_EXT       */ "External Interrupt Status Register",
    /* G_INTERRUPT_STS_EXT_P4    */ "External Interrupt Status Register",
    /* G_INTERRUPT_STS_EXT_P5    */ "External Interrupt Status Register",
    /* G_INTERRUPT_STS_EXT_P7    */ "External Interrupt Status Register",
    /* G_INTERRUPT_STS_EXT_PN    */ "External Interrupt Status Register",
    /* G_INTERRUPT_STS_P7        */ "Interrupt Status Register",
    /* G_LPNXP                   */ "Link Partner next Page Ability Register",
    /* G_LPNXP_EXT               */ "External Link Partner next Page Ability Register",
    /* G_LPNXP_EXT_P4            */ "External Link Partner next Page Ability Register",
    /* G_LPNXP_EXT_P5            */ "External Link Partner next Page Ability Register",
    /* G_LPNXP_EXT_P7            */ "External Link Partner next Page Ability Register",
    /* G_LPNXP_EXT_PN            */ "External Link Partner next Page Ability Register",
    /* G_LPNXP_P7                */ "Link Partner next Page Ability Register",
    /* G_MASTER_SLAVE_SEED       */ "Master/Slave Seed Register",
    /* G_MASTER_SLAVE_SEED_EXT   */ "External Master/Slave Seed Register",
    /* G_MASTER_SLAVE_SEED_EXT_P4 */ "External Master/Slave Seed Register",
    /* G_MASTER_SLAVE_SEED_EXT_P5 */ "External Master/Slave Seed Register",
    /* G_MASTER_SLAVE_SEED_EXT_P7 */ "External Master/Slave Seed Register",
    /* G_MASTER_SLAVE_SEED_EXT_PN */ "External Master/Slave Seed Register",
    /* G_MASTER_SLAVE_SEED_P7    */ "Master/Slave Seed Register",
    /* G_MIICTL                  */ "MII Control Register",
    /* G_MIICTL_EXT              */ "External MII Control Register",
    /* G_MIICTL_EXT_P4           */ "External MII Control Register",
    /* G_MIICTL_EXT_P5           */ "External MII Control Register",
    /* G_MIICTL_EXT_P7           */ "External MII Control Register",
    /* G_MIICTL_EXT_PN           */ "External MII Control Register",
    /* G_MIICTL_P7               */ "MII Control Register",
    /* G_MIISTS                  */ "MII Status Register",
    /* G_MIISTS_EXT              */ "External MII Status Register",
    /* G_MIISTS_EXT_P4           */ "External MII Status Register",
    /* G_MIISTS_EXT_P5           */ "External MII Status Register",
    /* G_MIISTS_EXT_P7           */ "External MII Status Register",
    /* G_MIISTS_EXT_PN           */ "External MII Status Register",
    /* G_MIISTS_P7               */ "MII Status Register",
    /* G_MISC_SHADOW             */ "Miscellaneous Shadow Registers",
    /* G_MISC_SHADOW_EXT         */ "External Miscellaneous Shadow Registers",
    /* G_MISC_SHADOW_EXT_P4      */ "External Miscellaneous Shadow Registers",
    /* G_MISC_SHADOW_EXT_P5      */ "External Miscellaneous Shadow Registers",
    /* G_MISC_SHADOW_EXT_P7      */ "External Miscellaneous Shadow Registers",
    /* G_MISC_SHADOW_EXT_PN      */ "External Miscellaneous Shadow Registers",
    /* G_MISC_SHADOW_P7          */ "Miscellaneous Shadow Registers",
    /* G_PCTL                    */ "10/100/1000 Port Control Register",
    /* G_PHYIDH                  */ "PHY ID High Register",
    /* G_PHYIDH_EXT              */ "External PHY ID High Register",
    /* G_PHYIDH_EXT_P4           */ "External PHY ID High Register",
    /* G_PHYIDH_EXT_P5           */ "External PHY ID High Register",
    /* G_PHYIDH_EXT_P7           */ "External PHY ID High Register",
    /* G_PHYIDH_EXT_PN           */ "External PHY ID High Register",
    /* G_PHYIDH_P7               */ "PHY ID High Register",
    /* G_PHYIDL                  */ "PHY ID LOW Register",
    /* G_PHYIDL_EXT              */ "External PHY ID LOW Register",
    /* G_PHYIDL_EXT_P4           */ "External PHY ID LOW Register",
    /* G_PHYIDL_EXT_P5           */ "External PHY ID LOW Register",
    /* G_PHYIDL_EXT_P7           */ "External PHY ID LOW Register",
    /* G_PHYIDL_EXT_PN           */ "External PHY ID LOW Register",
    /* G_PHYIDL_P7               */ "PHY ID LOW Register",
    /* G_PHY_EXT_CTL             */ "PHY Extended Control Register",
    /* G_PHY_EXT_CTL_EXT         */ "External PHY Extended Control Register",
    /* G_PHY_EXT_CTL_EXT_P4      */ "External PHY Extended Control Register",
    /* G_PHY_EXT_CTL_EXT_P5      */ "External PHY Extended Control Register",
    /* G_PHY_EXT_CTL_EXT_P7      */ "External PHY Extended Control Register",
    /* G_PHY_EXT_CTL_EXT_PN      */ "External PHY Extended Control Register",
    /* G_PHY_EXT_CTL_P7          */ "PHY Extended Control Register",
    /* G_PHY_EXT_STS             */ "PHY Extended Status Register",
    /* G_PHY_EXT_STS_EXT         */ "External PHY Extended Status Register",
    /* G_PHY_EXT_STS_EXT_P4      */ "External PHY Extended Status Register",
    /* G_PHY_EXT_STS_EXT_P5      */ "External PHY Extended Status Register",
    /* G_PHY_EXT_STS_EXT_P7      */ "External PHY Extended Status Register",
    /* G_PHY_EXT_STS_EXT_PN      */ "External PHY Extended Status Register",
    /* G_PHY_EXT_STS_P7          */ "PHY Extended Status Register",
    /* G_REC_ERR_CNT             */ "Receive Error Counter",
    /* G_REC_ERR_CNT_EXT         */ "External Receive Error Counter",
    /* G_REC_ERR_CNT_EXT_P4      */ "External Receive Error Counter",
    /* G_REC_ERR_CNT_EXT_P5      */ "External Receive Error Counter",
    /* G_REC_ERR_CNT_EXT_P7      */ "External Receive Error Counter",
    /* G_REC_ERR_CNT_EXT_PN      */ "External Receive Error Counter",
    /* G_REC_ERR_CNT_P7          */ "Receive Error Counter",
    /* G_REC_NOTOK_CNT           */ "Local/Remote Receiver NOT_OK Counters",
    /* G_REC_NOTOK_CNT_EXT       */ "External Local/Remote Receiver NOT_OK Counters",
    /* G_REC_NOTOK_CNT_EXT_P4    */ "External Local/Remote Receiver NOT_OK Counters",
    /* G_REC_NOTOK_CNT_EXT_P5    */ "External Local/Remote Receiver NOT_OK Counters",
    /* G_REC_NOTOK_CNT_EXT_P7    */ "External Local/Remote Receiver NOT_OK Counters",
    /* G_REC_NOTOK_CNT_EXT_PN    */ "External Local/Remote Receiver NOT_OK Counters",
    /* G_REC_NOTOK_CNT_P7        */ "Local/Remote Receiver NOT_OK Counters",
    /* G_TEST1                   */ "Test Register 1",
    /* G_TEST2                   */ "Test Register 2",
    /* G_TEST1_EXT               */ "External Test Register 1",
    /* G_TEST1_EXT_P4            */ "External Test Register 1",
    /* G_TEST1_EXT_P5            */ "External Test Register 1",
    /* G_TEST1_EXT_P7            */ "External Test Register 1",
    /* G_TEST1_EXT_PN            */ "External Test Register 1",
    /* G_TEST1_P7                */ "Test Register 1",
    /* G_TEST2_EXT               */ "External Test Register 2",
    /* G_TEST2_EXT_P4            */ "External Test Register 2",
    /* G_TEST2_EXT_P5            */ "External Test Register 2",
    /* G_TEST2_EXT_P7            */ "External Test Register 2",
    /* G_TEST2_EXT_PN            */ "External Test Register 2",
    /* G_TEST2_P7                */ "Test Register 2",
    /* HEARTBEAT_N               */ "Heartbeat Register N",
    /* HL_PRTC_CTRL              */ "High Level Protocol Control Register",
    /* HNDRD_ACTL                */ "100Base-X Auxiliary Control Register",
    /* HNDRD_ASTS                */ "100Base-X Auxiliary Status Register",
    /* HNDRD_FCSCNT              */ "100Base-X False Carrier Sense Counter Register",
    /* HNDRD_RECNT               */ "100Base-X Receive Error Counter Register",
    /* IDDQ_CTRL                 */ "Low Power Expansion II Register (polar feature)",
    /* IEEE8021S_REG_SPARE0      */ "Spare 0 Register (Not2Release)",
    /* IEEE8021S_REG_SPARE1      */ "Spare 1 Register (Not2Release)",
    /* IEEE8021X_REG_SPARE0      */ "Spare 0 Register (Not2Release)",
    /* IEEE8021X_REG_SPARE1      */ "Spare 1 Register (Not2Release)",
    /* IFG_BYTES                 */ "IFG Correction Control Register (polar feature)",
    /* IGMIRCTL                  */ "Ingress Mirror Control Register",
    /* IGMIRDIV                  */ "Ingress Mirror Divider Register",
    /* IGMIRMAC                  */ "Ingress Mirror Mac Address Register",
    /* IMP0_PRT_ID               */ "IMP/IMP0 Port ID Register",
    /* IMP1_EGRESS_RATE_CTRL_CFG_REG */ "IMP1 Egress Rate Control Configuration Registers",
    /* IMP1_PRT_ID               */ "IMP1 Port ID Register",
    /* IMP_CTL                   */ "IMP Port Control Register",
    /* IMP_EGRESS_PKT_TC2CPCP_MAP */ "Port 8, Egress TC to CPCP mapping Register",
    /* IMP_EGRESS_PKT_TC2PCP_MAP */ "Port 8, Egress TC to PCP mapping Register",
    /* IMP_EGRESS_RATE_CTRL_CFG_REG */ "IMP0 Egress Rate Control Configuration Registers",
    /* IMP_LEVEL1_QOS_WEIGHT     */ "Port 8, First Level QOS Weight Register (polar feature)",
    /* IMP_LEVEL2_QOS_WEIGHT     */ "Port 8, Second Level QOS Weight Register (polar feature)",
    /* IMP_LOW_QUEUE_MAX_REFRESH */ "Port 8, Low Queue (Q0-Q3) Shaping Rate Configure Register (polar feature)",
    /* IMP_LOW_QUEUE_MAX_THD_SEL */ "Port 8, Low Queue (Q0-Q3) Burst Size Configure Register (polar feature)",
    /* IMP_LOW_QUEUE_SHAPER_STS  */ "Port 8, Low Queue (Q0-Q3) Shaper Status Register (polar feature)",
    /* IMP_PCP2TC                */ "Port 8 PCP to TC Map Register",
    /* IMP_PCP2TC_DEI0           */ "Port 8 (IMP) PCP to TC Map for DEI 0 Register",
    /* IMP_PCP2TC_DEI1           */ "Port 8 (IMP) PCP to TC Map for DEI 1 Register",
    /* IMP_PCTL                  */ "IMP Port Control Register",
    /* IMP_PORT_RED_BYTE_DROP_CNTR */ "PORT 8 RED Byte Drop Counter Register",
    /* IMP_PORT_RED_PKT_DROP_CNTR */ "PORT 8 RED Packet Drop Counter Register",
    /* IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESH */ "Port 8, Byte-Based, Port Shaper Shaping Rate Configure Register",
    /* IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL */ "Port 8, Byte-Based, Port Shaper Burst Size Configure Register",
    /* IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESH */ "Port 8, Packet-Based, Port Shaper Shaping Rate Configure Register",
    /* IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL */ "Port 8, Packet-Based, Port Shaper Burst Size Configure Register",
    /* IMP_PORT_SHAPER_STS       */ "Port 8, PORT Shaper Status Register",
    /* IMP_QOS_PRI_CTL           */ "Port 8, QOS Priority Control Register (polar feature)",
    /* IMP_QOS_WEIGHT            */ "Port 8, QOS Weight Register",
    /* IMP_QUEUE0_MAX_PACKET_REFRESH */ "Port 8, Packet-based Queue 0 Shaping Rate Configure Register",
    /* IMP_QUEUE0_MAX_PACKET_THD_SEL */ "Port 8, Packet-based Queue 0 Burst Size Configure Register",
    /* IMP_QUEUE0_MAX_REFRESH    */ "Port 8, Byte-based Queue 0 Shaping Rate Configure Register",
    /* IMP_QUEUE0_MAX_THD_SEL    */ "Port 8, Byte-based Queue 0 Burst Size Configure Register",
    /* IMP_QUEUE0_SHAPER_STS     */ "Port 8, Queue 0 Shaper Status Register",
    /* IMP_QUEUE1_MAX_PACKET_REFRESH */ "Port 8, Packet-based Queue 1 Shaping Rate Configure Register",
    /* IMP_QUEUE1_MAX_PACKET_THD_SEL */ "Port 8, Packet-based Queue 1 Burst Size Configure Register",
    /* IMP_QUEUE1_MAX_REFRESH    */ "Port 8, Byte-based Queue 1 Shaping Rate Configure Register",
    /* IMP_QUEUE1_MAX_THD_SEL    */ "Port 8, Byte-based Queue 1 Burst Size Configure Register",
    /* IMP_QUEUE1_SHAPER_STS     */ "Port 8, Queue 1 Shaper Status Register",
    /* IMP_QUEUE2_MAX_PACKET_REFRESH */ "Port 8, Packet-based Queue 2 Shaping Rate Configure Register",
    /* IMP_QUEUE2_MAX_PACKET_THD_SEL */ "Port 8, Packet-based Queue 2 Burst Size Configure Register",
    /* IMP_QUEUE2_MAX_REFRESH    */ "Port 8, Byte-based Queue 2 Shaping Rate Configure Register",
    /* IMP_QUEUE2_MAX_THD_SEL    */ "Port 8, Byte-based Queue 2 Burst Size Configure Register",
    /* IMP_QUEUE2_SHAPER_STS     */ "Port 8, Queue 2 Shaper Status Register",
    /* IMP_QUEUE3_MAX_PACKET_REFRESH */ "Port 8, Packet-based Queue 3 Shaping Rate Configure Register",
    /* IMP_QUEUE3_MAX_PACKET_THD_SEL */ "Port 8, Packet-based Queue 3 Burst Size Configure Register",
    /* IMP_QUEUE3_MAX_REFRESH    */ "Port 8, Byte-based Queue 3 Shaping Rate Configure Register",
    /* IMP_QUEUE3_MAX_THD_SEL    */ "Port 8, Byte-based Queue 3 Burst Size Configure Register",
    /* IMP_QUEUE3_SHAPER_STS     */ "Port 8, Queue 3 Shaper Status Register",
    /* IMP_QUEUE4_MAX_PACKET_REFRESH */ "Port 8, Packet-based Queue 4 Shaping Rate Configure Register",
    /* IMP_QUEUE4_MAX_PACKET_THD_SEL */ "Port 8, Packet-based Queue 4 Burst Size Configure Register",
    /* IMP_QUEUE4_MAX_REFRESH    */ "Port 8, Queue 4 Shaping Rate Configure Register (polar feature)",
    /* IMP_QUEUE4_MAX_THD_SEL    */ "Port 8, Queue 4 Burst Size Configure Register (polar feature)",
    /* IMP_QUEUE4_SHAPER_STS     */ "Port 8, Queue 4 Shaper Status Register (polar feature)",
    /* IMP_QUEUE5_MAX_PACKET_REFRESH */ "Port 8, Packet-based Queue 5 Shaping Rate Configure Register",
    /* IMP_QUEUE5_MAX_PACKET_THD_SEL */ "Port 8, Packet-based Queue 5 Burst Size Configure Register",
    /* IMP_QUEUE5_MAX_REFRESH    */ "Port 8, Queue 5 Shaping Rate Configure Register (polar feature)",
    /* IMP_QUEUE5_MAX_THD_SEL    */ "Port 8, Queue 5 Burst Size Configure Register (polar feature)",
    /* IMP_QUEUE5_SHAPER_STS     */ "Port 8, Queue 5 Shaper Status Register (polar feature)",
    /* IMP_QUEUE6_MAX_PACKET_REFRESH */ "Port 8, Packet-based Queue 6 Shaping Rate Configure Register",
    /* IMP_QUEUE6_MAX_PACKET_THD_SEL */ "Port 8, Packet-based Queue 6 Burst Size Configure Register",
    /* IMP_QUEUE6_MAX_REFRESH    */ "Port 8, Byte-based Queue 6 Shaping Rate Configure Register",
    /* IMP_QUEUE6_MAX_THD_SEL    */ "Port 8, Byte-based Queue 6 Burst Size Configure Register",
    /* IMP_QUEUE6_SHAPER_STS     */ "Port 8, Queue 6 Shaper Status Register",
    /* IMP_QUEUE7_MAX_PACKET_REFRESH */ "Port 8, Packet-based Queue 7 Shaping Rate Configure Register",
    /* IMP_QUEUE7_MAX_PACKET_THD_SEL */ "Port 8, Packet-based Queue 7 Burst Size Configure Register",
    /* IMP_QUEUE7_MAX_REFRESH    */ "Port 8, Byte-based Queue 7 Shaping Rate Configure Register",
    /* IMP_QUEUE7_MAX_THD_SEL    */ "Port 8, Byte-based Queue 7 Burst Size Configure Register",
    /* IMP_QUEUE7_SHAPER_STS     */ "Port 8, Queue 7 Shaper Status Register",
    /* IMP_RGMII_CTL_GP          */ "IMP RGMII Control register",
    /* IMP_RGMII_TIME_DLY_GP     */ "IMP Port RGMII TIMING DELAY register",
    /* IMP_SLEEP_STS             */ "IMP Sleep Status Register",
    /* IMP_SLEEP_TIMER           */ "IMP Port(port 8) Sleep Timer Register",
    /* IMP_SOFTWARE_EGRESS_CTRL  */ "IMP Software Egress Control Register",
    /* IMP_TC2COS_MAP            */ "Port 8 TC to COS Mapping Register (polar feature)",
    /* IMP_TC_SEL_TABLE          */ "Port 8 TC Select Table Register (polar feature)",
    /* INGRESS_RMON              */ "Extend Ingress RMON Register",
    /* INGRESS_SFLOW             */ "Ingress SFLOW Control Register",
    /* INGRESS_SFLOW_PORT        */ "Ingress SFLOW Port Register",
    /* INRANGEERRCOUNT           */ "InRangeErrCount Counter",
    /* INRANGEERRPKTS            */ "InRange Errors Packet Counter",
    /* INTERNAL_CPU_DEBUG        */ "Internal CPU Debug Register(Not2Release)",
    /* INTERNAL_CPU_MII_PORT_CONTROL */ "Internal CPU MII Port Control Register(Not2Release)",
    /* INTERNAL_CPU_MMR_ADDRESS  */ "Internal CPU MMR Address Register(Not2Release)",
    /* INTERNAL_CPU_MMR_DATA     */ "Internal CPU MMR Data Register(Not2Release)",
    /* INTERRUPT                 */ "INTERRUPT REGISTER",
    /* INTERRUPT_EXT_P5          */ "INTERRUPT REGISTER",
    /* INT_EN                    */ "Interrupt Enable Register",
    /* INT_MASK                  */ "Interrupt Mask Registers",
    /* INT_STAT                  */ "Interrupt Status Registers",
    /* INT_STS                   */ "Interrupt Status Register",
    /* INT_TRIGGER               */ "Interrupt Trigger Register",
    /* IN_CPU_CTRL               */ "Internal CPU Control Register(Not2Release)",
    /* IO_DS_SEL0                */ "I/O Pad Drive Strength Select 0 Register (Engineering use only) (polar feature)",
    /* IO_DS_SEL2                */ "I/O Pad Drive Strength Select 2 Register (Engineering use only) (polar feature)",
    /* IO_SR_CTL                 */ "I/O Pad Slew Rate Control Register (Engineering use only) (polar feature)",
    /* IPG_SHRINK_2G_WA          */ "IPG Shrink 2G Workaround Register (Not2Release)",
    /* IPG_SHRNK_CTRL            */ "IPG Shrink Control Register",
    /* IRC_ALARM_THD             */ "Ingress Rate Control Alarm Threshold Register (Not2Release)",
    /* IRC_VIRTUAL_ZERO_THD      */ "Ingress Rate Control Virtual Zero Threshold Register (Not2Release)",
    /* ISP_SEL_PORTMAP           */ "ISP Port Selection Portmap Registers",
    /* ISP_TPID                  */ "ISP TPID Control Registers",
    /* ISP_VID                   */ "Global CFP Control 1 Registers",
    /* IVM_EVM_HIT_ENTRY         */ "IVM/EVM Hit Entry Register",
    /* JOIN_ALL_VLAN_EN          */ "Join All VLAN Enable Register",
    /* JUMBOPKT                  */ "Jumbo Packet Counter",
    /* JUMBO_CTRL_REG_SPARE0     */ "Spare 0 Register (Not2Release)",
    /* JUMBO_CTRL_REG_SPARE1     */ "Spare 1 Register (Not2Release)",
    /* JUMBO_PORT_MASK           */ "Jumbo Frame Port Mask Registers",
    /* L4PORT_RANGE_CHECKER      */ "L4 Port Range Checker Register",
    /* LCPLL_CTRL_H              */ "LCPLL Control-H Registers(Not2Release)",
    /* LCPLL_CTRL_L              */ "LCPLL Control-L Registers(Not2Release)",
    /* LCPLL_STATE_OUTPUT        */ "LCPLL State Output Registers(Not2Release)",
    /* LEDA_ST                   */ "LED A Status register",
    /* LEDB_ST                   */ "LED B Status register",
    /* LEDC_ST                   */ "LED C Status register",
    /* LEDD_ST                   */ "LED D Status register",
    /* LED_CONTROL               */ "LED ReFlash control register",
    /* LED_EN_MAP                */ "LED Enable Map register",
    /* LED_FLSH_CTL              */ "LED Flash control register",
    /* LED_FUNC0_CTL             */ "LED Function 0 control register",
    /* LED_FUNC0_EXTD_CTL        */ "LED Function 0 Extended Control Register",
    /* LED_FUNC1_CTL             */ "LED Function 1 control register",
    /* LED_FUNC1_EXTD_CTL        */ "LED Function 1 Extended Control Register",
    /* LED_FUNC_MAP              */ "LED Function Map register",
    /* LED_MODE_MAP_0            */ "LED Mode map 0 register",
    /* LED_MODE_MAP_1            */ "LED Mode map 1 register",
    /* LED_OPTIONS               */ "LED Output Enable Register",
    /* LED_OUTPUT_ENABLE         */ "LED Output Enable Register",
    /* LED_PORTMAP               */ "LED Waming Portmap Registers",
    /* LED_REFLSH_CTL            */ "LED Configuration Register",
    /* LINK_STS_INT_EN           */ "Link Status Interrupt Enable Register",
    /* LNKSTS                    */ "LinkStatus Summary Register",
    /* LNKSTSCHG                 */ "Link Status Change Register",
    /* LOW_POWER_CTRL            */ "LOW Power Control Register(Engineering Use Only)",
    /* LOW_POWER_EXP1            */ "Low Power Expansion I Register",
    /* LOW_QUEUE_AVB_SHAPING_MODE */ "Low Queue (Q0-Q3) AVB Shaping Mode Control Register (polar feature)",
    /* LOW_QUEUE_SHAPER_ENABLE   */ "Low Queue (Q0-Q3) Shaper Enable Control Register (polar feature)",
    /* LPDET_CFG                 */ "Loop Detection Configuration Registers",
    /* LPDET_REG_SPARE0          */ "Spare 0 Register (Not2Release)",
    /* LPDET_REG_SPARE1          */ "Spare 1 Register (Not2Release)",
    /* LPDET_SA                  */ "Loop Detect Frame SA Registers",
    /* LPI_STS_CHG_INT_EN        */ "LPI Status Change Interrupt Enable Register",
    /* LPNXP                     */ "Link Partner next Page Register",
    /* LPNXP_EXT_P5              */ "Link Partner next Page Register",
    /* LP_STA_GP                 */ "Giga Port Link Partners Link Status Register",
    /* LRN_CNT_CTL               */ "Learning Counter Control Register",
    /* LSA_MII_PORT              */ "Last Source Address MII Port",
    /* LSA_PORT                  */ "Last Source Address Port X",
    /* LSA_PORT7                 */ "Port 7 Last Source Address (polar feature)",
    /* MAC2VLAN_CTL              */ "MAC2VLAN Control Registers",
    /* MAC_FM_DROP_CTL           */ "Global MAC Framing Filter Control Register",
    /* MAC_LIMIT_REG_SPARE0      */ "Spare 0 Register (Not2Release)",
    /* MAC_LIMIT_REG_SPARE1      */ "Spare 1 Register (Not2Release)",
    /* MAC_TRUNK_CTL             */ "MAC Trunk Control Register",
    /* MARLA_FWD_ENTRY0          */ "ARL FWD Entry 0 Register",
    /* MARLA_FWD_ENTRY1          */ "ARL FWD Entry 1 Register",
    /* MARLA_SRCH_RSLT           */ "ARL Search Result Register",
    /* MAX_ICMPV4_SIZE           */ "Maximum ICMPv4 Size Register",
    /* MAX_ICMPV4_SIZE_REG       */ "Maximum ICMPv4 Size Register",
    /* MAX_ICMPV6_SIZE           */ "Maximum ICMPv6 Size Register",
    /* MAX_ICMPV6_SIZE_REG       */ "Maximum ICMPv6 Size Register",
    /* MDC_EXTEND_CTRL           */ "MDC Extend Clock Control Register (Not2Release)",
    /* MDIO_ADDR_P               */ "MDIO Port X Address Registrer",
    /* MDIO_ADDR_P8              */ "MDIO Port 8 Address Registrer",
    /* MDIO_ADDR_WAN             */ "MDIO WAN Port Address Registrer",
    /* MDIO_BASE_ADDR            */ "SERDES MDIO Base Address Registrer",
    /* MDIO_DIRECT_ACCESS        */ "MDIO Direct Access Enable Register(Not2Release)",
    /* MDIO_IMP_ADDR             */ "MDIO Port IMP Address Registrer",
    /* MDIO_PORT4_ADDR           */ "MDIO Port 4 Address Register (polar feature)",
    /* MDIO_PORT7_ADDR           */ "MDIO Port7 Address Register",
    /* MDIO_PORT_ADDR            */ "MDIO Port N Address Register (Not2Release - only for Polar silicon DVT use)(polar feature)",
    /* MDIO_WAN_ADDR             */ "MDIO WAN Port Address Registrer",
    /* MEMORY_TEST_CTRL          */ "Memory Test Control Register(Engineering Use Only)",
    /* MEMORY_TEST_CTRL_1        */ "Memory Test Control 1 Register",
    /* MEM_ADDR                  */ "Memory Debug Address Register",
    /* MEM_ADDR_0                */ "Memory Address0/Offset Register",
    /* MEM_ADDR_1                */ "Memory Address1/Offset Register",
    /* MEM_ADDR_2                */ "Memory Address2/Offset Register",
    /* MEM_ADDR_3                */ "Memory Address3/Offset Register",
    /* MEM_ARL_HIGH              */ "Memory Data High-Part Debug Register",
    /* MEM_ARL_LOW               */ "Memory Data Low-Part Debug Register",
    /* MEM_BFC_ADDR              */ "Buffer Control Memory Address Register",
    /* MEM_BFC_DATA              */ "Buffer Control Memory Data Register",
    /* MEM_BTM_DATA              */ "Buffer Tag Memory Register",
    /* MEM_BTM_DATA0             */ "Buffer Tag Memory Register 0",
    /* MEM_BTM_DATA1             */ "Buffer Tag Memory Register 1",
    /* MEM_CTRL                  */ "Memory Debug Control Register",
    /* MEM_DATA_0                */ "Memory Data 0 Register",
    /* MEM_DATA_1                */ "Memory Data 1 Register",
    /* MEM_DATA_2                */ "Memory Data 2 Register",
    /* MEM_DATA_3                */ "Memory Data 3 Register",
    /* MEM_DATA_4                */ "Memory Data 4 Register",
    /* MEM_DATA_5                */ "Memory Data 5 Register",
    /* MEM_DATA_6                */ "Memory Data 6 Register",
    /* MEM_DATA_7                */ "Memory Data 7 Register",
    /* MEM_DATA_HIGH             */ "Memory Data High-Part Debug Register",
    /* MEM_DATA_LOW              */ "Memory Data Low-Part Debug Register",
    /* MEM_DEBUG_DATA_0_0        */ "Memory Debug Data 0_0 Register",
    /* MEM_DEBUG_DATA_0_1        */ "Memory Debug Data 0_1 Register",
    /* MEM_DEBUG_DATA_1_0        */ "Memory Debug Data 1_0 Register",
    /* MEM_DEBUG_DATA_1_1        */ "Memory Debug Data 1_1 Register",
    /* MEM_ECC_ERR_INT_EN        */ "Memory ECC Double-Error-Detection Interrupt Enable (Npt2Release)",
    /* MEM_ECC_ERR_INT_STS       */ "Memory ECC Double-Error-Detection Interrupt Status (Not2Release)",
    /* MEM_FRM_ADDR              */ "Frame Memory Address Register",
    /* MEM_FRM_DATA0             */ "Frame Memory Data 1st Register",
    /* MEM_FRM_DATA1             */ "Frame Memory Data 2st Register",
    /* MEM_FRM_DATA2             */ "Frame Memory Data 3st Register",
    /* MEM_FRM_DATA3             */ "Frame Memory Data 4th Register",
    /* MEM_INDEX                 */ "Memory/Table Index Register",
    /* MEM_KEY_0                 */ "Memory Key 0 Register",
    /* MEM_KEY_1                 */ "Memory Key 1 Register",
    /* MEM_KEY_2                 */ "Memory Key 2 Register",
    /* MEM_KEY_3                 */ "Memory Key 3 Register",
    /* MEM_KEY_4                 */ "Memory Key 4 Register",
    /* MEM_KEY_5                 */ "Memory Key 5 Register",
    /* MEM_KEY_6                 */ "Memory Key 6 Register",
    /* MEM_KEY_7                 */ "Memory Key 6 Register",
    /* MEM_MARL_HIGH             */ "Memory Data High-Part Debug Register",
    /* MEM_MARL_LOW              */ "Memory Data Low-Part Debug Register",
    /* MEM_MISC_CTRL             */ "Memory Misc Control Register",
    /* MEM_PSM_VDD_CTRL          */ "Memory PSM_VDD Pin Control register",
    /* MEM_REG_SPARE0            */ "Spare 0 Register (Not2Release)",
    /* MEM_REG_SPARE1            */ "Spare 1 Register (Not2Release)",
    /* MEM_SRCH_ADDR_0           */ "Memory Addres/Offset Index Register",
    /* MEM_SRCH_CTRL             */ "Memory Control Register",
    /* MEM_SRCH_DATA_0           */ "Memory Data 0 Register",
    /* MEM_SRCH_DATA_1           */ "Memory Data 1 Register",
    /* MEM_SRCH_INDEX            */ "Memory/Table Index Register",
    /* MEM_SRCH_KEY_2            */ "Memory Key 2 Register",
    /* MEM_TEST_CTL              */ "Memory Test Control Registrer",
    /* MEM_TEST_CTRL0            */ "Memory Test Control 0 Register",
    /* MEM_TEST_CTRL1            */ "Memory Test Control 1 Register",
    /* MEM_TEST_CTRL2            */ "Memory Test Control 2 Register",
    /* MEM_TEST_CTRL3            */ "Memory Test Control 3 Register",
    /* MEM_TEST_CTRL4            */ "Memory Test Control 4 Register",
    /* MEM_TEST_CTRL5            */ "Memory Test Control 5 Register",
    /* MEM_TEST_CTRL_0           */ "Memory Test Control Register 0(Not2Release)",
    /* MEM_TEST_CTRL_1           */ "Memory Test Control Register 1(Not2Release)",
    /* MEM_TEST_CTRL_2           */ "Memory Test Control Register 2(Not2Release)",
    /* MEM_TEST_CTRL_3           */ "Memory Test Control Register 3(Not2Release)",
    /* MIBDIGA_PAGE              */ "MIBDIGA Registers",
    /* MIBKILLOVR                */ "MIB Kill Control Register",
    /* MIB_GD_FM_MAX_SIZE        */ "Jumbo MIB Good Frame Max Size Registers",
    /* MIB_PORT_SEL              */ "MIB Port Select Register",
    /* MIB_SNAPSHOT_CTL          */ "MIB Snapshot Control Register",
    /* MIICTL                    */ "MII Control Register",
    /* MIICTL_EXT_P5             */ "MII Control Register",
    /* MIISTS                    */ "MII Status Register",
    /* MIISTS_EXT_P5             */ "MII Status Register",
    /* MII_PCTL                  */ "IMP Port Control Register",
    /* MINIMUM_TCP_HDR_SZ        */ "Minimum TCP Header Size Register",
    /* MIN_TCP_HEADER_SIZE       */ "Minimum TCP Header Size Register",
    /* MIRCAPCTL                 */ "Mirror Capture Control Register",
    /* MIRRORCTL                 */ "Mirror Control Register",
    /* MLF_DROP_MAP              */ "Multicast LookupFail Forward Map Register",
    /* MLF_IPMC_FWD_MAP          */ "IPMC Lookup Failed Forwarding Map Register",
    /* MNGMODE_REG_SPARE0        */ "Spare 0 Register (Not2Release)",
    /* MNGMODE_REG_SPARE1        */ "Spare 1 Register (Not2Release)",
    /* MNGPID                    */ "Management Port ID Register",
    /* MODEL_ID                  */ "Model ID Register",
    /* MODULE_ID0                */ "Module ID 0 Registers",
    /* MODULE_ID1                */ "Module ID 1 Registers",
    /* MONITOR_TOTAL_BUF_USED_COUNT */ "Monitor Total Buffer Used Count Register(Not2Release)",
    /* MONITOR_TXQ0_BUF_USED_COUNT */ "Monitor TXQ-Q0 Buffer Used Count Register(Not2Release)",
    /* MONITOR_TXQ1_BUF_USED_COUNT */ "Monitor TXQ-Q1 Buffer Used Count Register(Not2Release)",
    /* MONITOR_TXQ2_BUF_USED_COUNT */ "Monitor TXQ-Q2 Buffer Used Count Register(Not2Release)",
    /* MONITOR_TXQ3_BUF_USED_COUNT */ "Monitor TXQ-Q3 Buffer Used Count Register(Not2Release)",
    /* MONITOR_TXQ4_BUF_USED_COUNT */ "Monitor TXQ-Q4 Buffer Used Count Register(Not2Release)",
    /* MONITOR_TXQ5_BUF_USED_COUNT */ "Monitor TXQ-Q5 Buffer Used Count Register(Not2Release)",
    /* MONITOR_TXQ6_BUF_USED_COUNT */ "Monitor TXQ-Q6 Buffer Used Count Register(Not2Release)",
    /* MONITOR_TXQ7_BUF_USED_COUNT */ "Monitor TXQ-Q7 Buffer Used Count Register(Not2Release)",
    /* MONITOR_TX_PORT_CTRL      */ "Monitor TX Port Control Register(Not2Release)",
    /* MPORTVEC0                 */ "Multiport Vector 0 Register",
    /* MPORTVEC1                 */ "Multiport Vector 1 Register",
    /* MPORTVEC2                 */ "Multiport Vector 2 Register",
    /* MPORTVEC3                 */ "Multiport Vector 3 Register",
    /* MPORTVEC4                 */ "Multiport Vector 4 Register",
    /* MPORTVEC5                 */ "Multiport Vector 5 Register",
    /* MR_STA                    */ "MR Status Register",
    /* MST_AGE                   */ "MST Ageing Control Register",
    /* MST_CON                   */ "MST Control Registers",
    /* MST_TAB                   */ "MST Table N Enable Registers",
    /* MST_TBL                   */ "MST Table N Enable Registers",
    /* MULTIPORT_ADDR0           */ "Multiport Address 0 Register (Default for TS)",
    /* MULTIPORT_ADDR1           */ "Multiport Address 1 Register",
    /* MULTIPORT_ADDR2           */ "Multiport Address 2 Register",
    /* MULTIPORT_ADDR3           */ "Multiport Address 3 Register",
    /* MULTIPORT_ADDR4           */ "Multiport Address 4 Register",
    /* MULTIPORT_ADDR5           */ "Multiport Address 5 Register",
    /* MULTI_PORT_CTL            */ "Multiport Control Register",
    /* NEW_CONTROL               */ "NEW Control Register",
    /* NEW_CTRL                  */ "New Control Register",
    /* NEW_PRI_MAP               */ "New Priority Map Register",
    /* NSE_DPLL_1                */ "NSE DPLL Register 1",
    /* NSE_DPLL_4                */ "NSE DPLL Register 4",
    /* NSE_DPLL_5                */ "NSE DPLL Register 5",
    /* NSE_DPLL_6                */ "NSE DPLL Register 6",
    /* NSE_DPLL_2_N              */ "NSE DPLL Register 2_ N",
    /* NSE_DPLL_3_N              */ "NSE DPLL Register 3_ N",
    /* NSE_DPLL_7_N              */ "NSE DPLL Register7_ N",
    /* NSE_NCO_4                 */ "NSE NCO Register 4",
    /* NSE_NCO_6                 */ "NSE NCO Register 6",
    /* NSE_NCO_1_N               */ "NSE NCO Register 1_ N",
    /* NSE_NCO_2_N               */ "NSE NCO Register 2_ N",
    /* NSE_NCO_3_0               */ "NSE NCO Register 3_ 0",
    /* NSE_NCO_3_1               */ "NSE NCO Register 3_ 1",
    /* NSE_NCO_3_2               */ "NSE NCO Register 3_ 2",
    /* NSE_NCO_5_0               */ "NSE NCO Register 5_0",
    /* NSE_NCO_5_1               */ "NSE NCO Register 5_1",
    /* NSE_NCO_5_2               */ "NSE NCO Register 5_2",
    /* NSE_NCO_7_0               */ "NSE NCO Register 7_0",
    /* NSE_NCO_7_1               */ "NSE NCO Register 7_1",
    /* OOB_PAUSE_EN              */ "OOB Pause Signal Enable Register (polar feature)",
    /* OTHER_CHECKER             */ "Other Checker Register",
    /* OTHER_OTPID               */ "VLAN 2tags Other OTPID Registers",
    /* OTHER_TABLE_DATA0         */ "Other Table Data 0 Register",
    /* OTHER_TABLE_DATA1         */ "Other Table Data 1 Register",
    /* OTHER_TABLE_DATA2         */ "Other Table Data 2 Register",
    /* OTHER_TABLE_INDEX         */ "Other Table Index Register",
    /* OTP_ADDR_REG              */ "CPU OTP Address Registers",
    /* OTP_CTL_REG               */ "CPU OTP Control Registers",
    /* OTP_CTL_REG_SPARE0        */ "Spare 0 Register (Not2Release)",
    /* OTP_CTL_REG_SPARE1        */ "Spare 1 Register (Not2Release)",
    /* OTP_RD_DATA               */ "CPU OTP Read Data Registers",
    /* OTP_STS_REG               */ "CPU OTP Status Registers",
    /* OTP_WR_DATA               */ "CPU OTP Write Data Registers",
    /* OUTOFRANGEERRPKTS         */ "OutofRange Errors Packet Counter",
    /* OUTRANGEERRCOUNT          */ "OutRangeErrCount Counter",
    /* P1588_CTRL                */ "P1588 Control Register (polar feature)",
    /* P4_RGMII_TIME_DLY_GP      */ "Port 4 RGMII TIMING DELAY register(Not2Release)(polar feature)",
    /* P5_RGMII_TIME_DLY_GP      */ "Port 5 RGMII TIMING DELAY register",
    /* P7_CTL                    */ "Port 7 Control Register (polar feature)",
    /* P7_EGRESS_PKT_TC2CPCP_MAP */ "Port 7, Egress TC to CPCP mapping Register",
    /* P7_EGRESS_PKT_TC2PCP_MAP  */ "Port 7, Egress TC to PCP mapping Register",
    /* P7_LEVEL1_QOS_WEIGHT      */ "Port 7, First Level QOS Weight Register (polar feature)",
    /* P7_LEVEL2_QOS_WEIGHT      */ "Port 7, Second Level QOS Weight Register (polar feature)",
    /* P7_LOW_QUEUE_MAX_REFRESH  */ "Port 7, Low Queue (Q0-Q3) Shaping Rate Configure Register (polar feature)",
    /* P7_LOW_QUEUE_MAX_THD_SEL  */ "Port 7, Low Queue (Q0-Q3) Burst Size Configure Register (polar feature)",
    /* P7_LOW_QUEUE_SHAPER_STS   */ "Port 7, Low Queue (Q0-Q3) Shaper Status Register (polar feature)",
    /* P7_PCP2TC                 */ "Port 7 PCP to TC Map Register (polar feature)",
    /* P7_PCP2TC_DEI0            */ "Port 7 PCP to TC Map for DEI 0 Register",
    /* P7_PCP2TC_DEI1            */ "Port 7 PCP to TC Map for DEI 1 Register",
    /* P7_PORT_RED_BYTE_DROP_CNTR */ "PORT 7 RED Byte Drop Counter Register",
    /* P7_PORT_RED_PKT_DROP_CNTR */ "PORT 7 RED Packet Drop Counter Register",
    /* P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESH */ "Port 7, Byte-Based, Port Shaper Shaping Rate Configure Register",
    /* P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL */ "Port 7, Byte-Based, Port Shaper Burst Size Configure Register",
    /* P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESH */ "Port 7, Packet-Based, Port Shaper Shaping Rate Configure Register",
    /* P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL */ "Port 7, Packet-Based, Port Shaper Burst Size Configure Register",
    /* P7_PORT_SHAPER_STS        */ "Port 7, PORT Shaper Status Register",
    /* P7_QOS_PRI_CTL            */ "Port 7, QOS Priority Control Register (polar feature)",
    /* P7_QOS_WEIGHT             */ "Port 7, QOS Weight Register",
    /* P7_QUEUE0_MAX_PACKET_REFRESH */ "Port 7, Packet-based Queue 0 Shaping Rate Configure Register",
    /* P7_QUEUE0_MAX_PACKET_THD_SEL */ "Port 7, Packet-based Queue 0 Burst Size Configure Register",
    /* P7_QUEUE0_MAX_REFRESH     */ "Port 7, Byte-based Queue 0 Shaping Rate Configure Register",
    /* P7_QUEUE0_MAX_THD_SEL     */ "Port 7, Byte-based Queue 0 Burst Size Configure Register",
    /* P7_QUEUE0_SHAPER_STS      */ "Port 7, Queue 0 Shaper Status Register",
    /* P7_QUEUE1_MAX_PACKET_REFRESH */ "Port 7, Packet-based Queue 1 Shaping Rate Configure Register",
    /* P7_QUEUE1_MAX_PACKET_THD_SEL */ "Port 7, Packet-based Queue 1 Burst Size Configure Register",
    /* P7_QUEUE1_MAX_REFRESH     */ "Port 7, Byte-based Queue 1 Shaping Rate Configure Register",
    /* P7_QUEUE1_MAX_THD_SEL     */ "Port 7, Byte-based Queue 1 Burst Size Configure Register",
    /* P7_QUEUE1_SHAPER_STS      */ "Port 7, Queue 1 Shaper Status Register",
    /* P7_QUEUE2_MAX_PACKET_REFRESH */ "Port 7, Packet-based Queue 2 Shaping Rate Configure Register",
    /* P7_QUEUE2_MAX_PACKET_THD_SEL */ "Port 7, Packet-based Queue 2 Burst Size Configure Register",
    /* P7_QUEUE2_MAX_REFRESH     */ "Port 7, Byte-based Queue 2 Shaping Rate Configure Register",
    /* P7_QUEUE2_MAX_THD_SEL     */ "Port 7, Byte-based Queue 2 Burst Size Configure Register",
    /* P7_QUEUE2_SHAPER_STS      */ "Port 7, Queue 2 Shaper Status Register",
    /* P7_QUEUE3_MAX_PACKET_REFRESH */ "Port 7, Packet-based Queue 3 Shaping Rate Configure Register",
    /* P7_QUEUE3_MAX_PACKET_THD_SEL */ "Port 7, Packet-based Queue 3 Burst Size Configure Register",
    /* P7_QUEUE3_MAX_REFRESH     */ "Port 7, Byte-based Queue 3 Shaping Rate Configure Register",
    /* P7_QUEUE3_MAX_THD_SEL     */ "Port 7, Byte-based Queue 3 Burst Size Configure Register",
    /* P7_QUEUE3_SHAPER_STS      */ "Port 7, Queue 3 Shaper Status Register",
    /* P7_QUEUE4_MAX_PACKET_REFRESH */ "Port 7, Packet-based Queue 4 Shaping Rate Configure Register",
    /* P7_QUEUE4_MAX_PACKET_THD_SEL */ "Port 7, Packet-based Queue 4 Burst Size Configure Register",
    /* P7_QUEUE4_MAX_REFRESH     */ "Port 7, Queue 4 Shaping Rate Configure Register (polar feature)",
    /* P7_QUEUE4_MAX_THD_SEL     */ "Port 7, Queue 4 Burst Size Configure Register (polar feature)",
    /* P7_QUEUE4_SHAPER_STS      */ "Port 7, Queue 4 Shaper Status Register (polar feature)",
    /* P7_QUEUE5_MAX_PACKET_REFRESH */ "Port 7, Packet-based Queue 5 Shaping Rate Configure Register",
    /* P7_QUEUE5_MAX_PACKET_THD_SEL */ "Port 7, Packet-based Queue 5 Burst Size Configure Register",
    /* P7_QUEUE5_MAX_REFRESH     */ "Port 7, Queue 5 Shaping Rate Configure Register (polar feature)",
    /* P7_QUEUE5_MAX_THD_SEL     */ "Port 7, Queue 5 Burst Size Configure Register (polar feature)",
    /* P7_QUEUE5_SHAPER_STS      */ "Port 7, Queue 5 Shaper Status Register (polar feature)",
    /* P7_QUEUE6_MAX_PACKET_REFRESH */ "Port 7, Packet-based Queue 6 Shaping Rate Configure Register",
    /* P7_QUEUE6_MAX_PACKET_THD_SEL */ "Port 7, Packet-based Queue 6 Burst Size Configure Register",
    /* P7_QUEUE6_MAX_REFRESH     */ "Port 7, Byte-based Queue 6 Shaping Rate Configure Register",
    /* P7_QUEUE6_MAX_THD_SEL     */ "Port 7, Byte-based Queue 6 Burst Size Configure Register",
    /* P7_QUEUE6_SHAPER_STS      */ "Port 7, Queue 6 Shaper Status Register",
    /* P7_QUEUE7_MAX_PACKET_REFRESH */ "Port 7, Packet-based Queue 7 Shaping Rate Configure Register",
    /* P7_QUEUE7_MAX_PACKET_THD_SEL */ "Port 7, Packet-based Queue 7 Burst Size Configure Register",
    /* P7_QUEUE7_MAX_REFRESH     */ "Port 7, Byte-based Queue 7 Shaping Rate Configure Register",
    /* P7_QUEUE7_MAX_THD_SEL     */ "Port 7, Byte-based Queue 7 Burst Size Configure Register",
    /* P7_QUEUE7_SHAPER_STS      */ "Port 7, Queue 7 Shaper Status Register",
    /* P7_TC2COS_MAP             */ "Port 7 TC to COS Mapping Register (polar feature)",
    /* P7_TC_SEL_TABLE           */ "Port 7 TC Select Table Register (polar feature)",
    /* P7_WDRR_PENALTY           */ "Port 7, WDRR Weight-Scaling Penalty Register (Not2Release)",
    /* P8_PCP2TC                 */ "Port 8 PCP to TC Map Register",
    /* P8_WDRR_PENALTY           */ "Port 8, WDRR Weight-Scaling Penalty Register (Not2Release)",
    /* PAGEREG                   */ "PAGE Control Registers",
    /* PAUSESTS                  */ "Pause Status Summary Register",
    /* PAUSE_CAP                 */ "PAUSE Capability Register",
    /* PAUSE_FM_SA               */ "Pause Frame Source Address Register",
    /* PAUSE_FRM_CTRL            */ "Pause Frame Detection Control Registrer",
    /* PAUSE_QUANTA              */ "PAUSE Quanta register",
    /* PAUSE_ST_ADDR             */ "PAUSE Frame DA Address",
    /* PAUSE_TIME_DEFAULT        */ "Default Quantum Pause Time Register",
    /* PAUSE_TIME_MAX            */ "MAX Quantum Pause Time Register",
    /* PAUSE_TIME_MIN            */ "MIN Quantum Pause Time Register",
    /* PAUSE_TIME_RESET_THD      */ "Quantum Pause Threshold Register",
    /* PAUSE_TIME_UPDATE_PERIOD  */ "Quantum Pause Update Period Register",
    /* PBB_PWRDWN_MON_CTRL       */ "PBB Powerdown Monitor Control Register",
    /* PBB_PWRDWN_MON_N          */ "PBB Powerdown Time Monitor N Register",
    /* PBB_VBUFCNT_N             */ "Packet Buffer Block N Valid Buffer Count Register",
    /* PBPTRFIFO_0               */ "PBPTRFIFO Status Register 0",
    /* PBPTRFIFO_1               */ "PBPTRFIFO Status Register 1",
    /* PCP_VALUE_CTRL            */ "AVB PCP Value Control Register(Not2Release)",
    /* PDA_HOLD_TIME_CFG         */ "BPM PDA Switching Hold Time Register",
    /* PDA_SETUP_TIME_CFG        */ "BPM PDA Switching Setup Time Register",
    /* PDA_TIMEOUT_CFG           */ "BPM PDA Switching Timeout Counter Register",
    /* PEAK_TEMP_MON_RESU        */ "Peak Temperature Monitor Result Registers(Not2Release)",
    /* PEAK_TOTAL_BUF_USED_COUNT */ "Peak Total Buffer Used Count Register(Not2Release)",
    /* PEAK_TXQ0_BUF_USED_COUNT  */ "Peak TXQ-Q0 Buffer Used Count Register(Not2Release)",
    /* PEAK_TXQ1_BUF_USED_COUNT  */ "Peak TXQ-Q1 Buffer Used Count Register(Not2Release)",
    /* PEAK_TXQ2_BUF_USED_COUNT  */ "Peak TXQ-Q2 Buffer Used Count Register(Not2Release)",
    /* PEAK_TXQ3_BUF_USED_COUNT  */ "Peak TXQ-Q3 Buffer Used Count Register(Not2Release)",
    /* PEAK_TXQ4_BUF_USED_COUNT  */ "Peak TXQ-Q4 Buffer Used Count Register(Not2Release)",
    /* PEAK_TXQ5_BUF_USED_COUNT  */ "Peak TXQ-Q5 Buffer Used Count Register(Not2Release)",
    /* PEAK_TXQ6_BUF_USED_COUNT  */ "Peak TXQ-Q6 Buffer Used Count Register(Not2Release)",
    /* PEAK_TXQ7_BUF_USED_COUNT  */ "Peak TXQ-Q7 Buffer Used Count Register(Not2Release)",
    /* PHYIDH                    */ "PHY ID High Register",
    /* PHYIDL                    */ "PHY ID LOW Register",
    /* PHYINFO_PHYIDH            */ "PHY ID High Register",
    /* PHYINFO_PHYIDL            */ "PHY ID LOW Register",
    /* PHYSCAN_CTL               */ "PHY Scan Control Register",
    /* PHY_CTRL                  */ "PHY Control Registrer",
    /* PHY_INT_STS               */ "PHY Interrupt Status Register(Not2Release)",
    /* PHY_LED_FUNC              */ "PHY LED Control register",
    /* PHY_PLL_CTRL              */ "PHY PLL Control Register (Not2Release) (polar feature)",
    /* PHY_PWR_DOWN              */ "PHY Power Down Mode Registrer",
    /* PHY_STS                   */ "PHY Status Registrer",
    /* PID2TC                    */ "Port ID to TC Map Register (polar feature)",
    /* PKTS1024TO1522OCTETS      */ "Rx 1024 to 1522 Bytes Octets Counter",
    /* PKTS1024TOMAXOCTETS       */ "Rx 1024 to Max Bytes Octets Counter",
    /* PKTS1024TOMAXPKTOCTETS    */ "Rx 1024 to MaxPkt Bytes Octets Counter",
    /* PKTS128TO255OCTETS        */ "Rx 128 to 255 Bytes Octets Counter",
    /* PKTS1523TO2047            */ "Packet Length 1523 to 2047 Counter",
    /* PKTS2048TO4095            */ "Packet Length 2048 to 4095 Counter",
    /* PKTS256TO511OCTETS        */ "Rx 256 to 511 Bytes Octets Counter",
    /* PKTS4096TO8191            */ "Packet Length 4096 to 8191 Counter",
    /* PKTS512TO1023OCTETS       */ "Rx 512 to 1023 Bytes Octets Counter",
    /* PKTS64OCTETS              */ "Rx 64 Bytes Octets Counter",
    /* PKTS65TO127OCTETS         */ "Rx 65 to 127 Bytes Octets Counter",
    /* PKTS8192TO9728            */ "Packet Length 8192 to 9728 Counter",
    /* PKT_MARK_CTL              */ "Packet Marking Control Register",
    /* PLL_CTRL                  */ "PLL Control Register(Engineering Use Only)",
    /* PLL_CTRL_0                */ "PLL Control 0 Registrer(Not2Release)",
    /* PLL_CTRL_1                */ "PLL Control 1 Registrer(Not2Release)",
    /* PLL_CTRL_2                */ "PLL Control 2 Registrer(Not2Release)",
    /* PLL_DELOCK_MIB            */ "PLL Delock MIB Counter Register(Not2Release)(polar feature)",
    /* PLL_FREQ_SEL              */ "Bonding PAD status Registrer(Engineering Use Only)",
    /* PLL_MISC_CTRL             */ "PLL MISC Control Register(Not2Release)(polar feature)",
    /* PLL_MOD_CTRL_0            */ "PLL Modulator Control Register(Not2Release)(polar feature)",
    /* PLL_MOD_CTRL_1            */ "PLL Modulator Control for Up/Down-Spread Register(Not2Release)(polar feature)",
    /* PLL_MOD_CTRL_2            */ "PLL Modulator Control for Center-Spread Register(Not2Release)(polar feature)",
    /* PLL_NDIV_FRAC             */ "PLL Feedback Divider Fractional Control Register(Not2Release)(polar feature)",
    /* PLL_NDIV_INT              */ "PLL Feedback Divider Integer Control Register(Not2Release)(polar feature)",
    /* PLL_SDMOD_CTRL            */ "PLL SDMOD Control Register(Not2Release)(polar feature)",
    /* PLL_SS_CTL                */ "PLL Spread spectrum control Register (Not2Release)",
    /* PLL_STS                   */ "PLL Status Register(Engineering Use Only)",
    /* PLL_TEST_CTRL_I           */ "PLL Test Control Register I Registrer",
    /* PLL_TEST_CTRL_II          */ "PLL Test Control Register II Registrer",
    /* PN_EGRESS_PKT_TC2CPCP_MAP */ "Port N, Egress TC to CPCP mapping Register",
    /* PN_EGRESS_PKT_TC2PCP_MAP  */ "Port N, Egress TC to PCP mapping Register",
    /* PN_LEVEL1_QOS_WEIGHT      */ "Port N, First Level QOS Weight Register (polar feature)",
    /* PN_LEVEL2_QOS_WEIGHT      */ "Port N, Second Level QOS Weight Register (polar feature)",
    /* PN_LOW_QUEUE_MAX_REFRESH  */ "Port N, Low Queue (Q0-Q3) Shaping Rate Configure Register (polar feature)",
    /* PN_LOW_QUEUE_MAX_THD_SEL  */ "Port N, Low Queue (Q0-Q3) Burst Size Configure Register (polar feature)",
    /* PN_LOW_QUEUE_SHAPER_STS   */ "Port N, Low Queue (Q0-Q3) Shaper Status Register (polar feature)",
    /* PN_PCP2TC                 */ "Port N(0~4) PCP to TC Map Register",
    /* PN_PCP2TC_DEI0            */ "Port N PCP to TC Map for DEI 0 Register",
    /* PN_PCP2TC_DEI1            */ "Port N PCP to TC Map for DEI 1 Register",
    /* PN_PORT_RED_BYTE_DROP_CNTR */ "PORT N RED Byte Drop Counter Register",
    /* PN_PORT_RED_PKT_DROP_CNTR */ "PORT N RED Packet Drop Counter Register",
    /* PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESH */ "Port N, Byte-Based, Port Shaper Shaping Rate Configure Register",
    /* PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL */ "Port N, Byte-Based, Port Shaper Burst Size Configure Register",
    /* PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESH */ "Port N, Packet-Based, Port Shaper Shaping Rate Configure Register",
    /* PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL */ "Port N, Packet-Based, Port Shaper Burst Size Configure Register",
    /* PN_PORT_SHAPER_STS        */ "Port N, PORT Shaper Status Register",
    /* PN_QOS_PRI_CTL            */ "Port N, QOS Priority Control Register (polar feature)",
    /* PN_QOS_WEIGHT             */ "Port N, QOS Weight Register",
    /* PN_QUEUE0_MAX_PACKET_REFRESH */ "Port N, Packet-based Queue 0 Shaping Rate Configure Register",
    /* PN_QUEUE0_MAX_PACKET_THD_SEL */ "Port N, Packet-based Queue 0 Burst Size Configure Register",
    /* PN_QUEUE0_MAX_REFRESH     */ "Port N, Byte-based Queue 0 Shaping Rate Configure Register",
    /* PN_QUEUE0_MAX_THD_SEL     */ "Port N, Byte-based Queue 0 Burst Size Configure Register",
    /* PN_QUEUE0_SHAPER_STS      */ "Port N, Queue 0 Shaper Status Register",
    /* PN_QUEUE1_MAX_PACKET_REFRESH */ "Port N, Packet-based Queue 1 Shaping Rate Configure Register",
    /* PN_QUEUE1_MAX_PACKET_THD_SEL */ "Port N, Packet-based Queue 1 Burst Size Configure Register",
    /* PN_QUEUE1_MAX_REFRESH     */ "Port N, Byte-based Queue 1 Shaping Rate Configure Register",
    /* PN_QUEUE1_MAX_THD_SEL     */ "Port N, Byte-based Queue 1 Burst Size Configure Register",
    /* PN_QUEUE1_SHAPER_STS      */ "Port N, Queue 1 Shaper Status Register",
    /* PN_QUEUE2_MAX_PACKET_REFRESH */ "Port N, Packet-based Queue 2 Shaping Rate Configure Register",
    /* PN_QUEUE2_MAX_PACKET_THD_SEL */ "Port N, Packet-based Queue 2 Burst Size Configure Register",
    /* PN_QUEUE2_MAX_REFRESH     */ "Port N, Byte-based Queue 2 Shaping Rate Configure Register",
    /* PN_QUEUE2_MAX_THD_SEL     */ "Port N, Byte-based Queue 2 Burst Size Configure Register",
    /* PN_QUEUE2_SHAPER_STS      */ "Port N, Queue 2 Shaper Status Register",
    /* PN_QUEUE3_MAX_PACKET_REFRESH */ "Port N, Packet-based Queue 3 Shaping Rate Configure Register",
    /* PN_QUEUE3_MAX_PACKET_THD_SEL */ "Port N, Packet-based Queue 3 Burst Size Configure Register",
    /* PN_QUEUE3_MAX_REFRESH     */ "Port N, Byte-based Queue 3 Shaping Rate Configure Register",
    /* PN_QUEUE3_MAX_THD_SEL     */ "Port N, Byte-based Queue 3 Burst Size Configure Register",
    /* PN_QUEUE3_SHAPER_STS      */ "Port N, Queue 3 Shaper Status Register",
    /* PN_QUEUE4_MAX_PACKET_REFRESH */ "Port N, Packet-based Queue 4 Shaping Rate Configure Register",
    /* PN_QUEUE4_MAX_PACKET_THD_SEL */ "Port N, Packet-based Queue 4 Burst Size Configure Register",
    /* PN_QUEUE4_MAX_REFRESH     */ "Port N, Queue 4 Shaping Rate Configure Register (polar feature)",
    /* PN_QUEUE4_MAX_THD_SEL     */ "Port N, Queue 4 Burst Size Configure Register (polar feature)",
    /* PN_QUEUE4_SHAPER_STS      */ "Port N, Queue 4 Shaper Status Register (polar feature)",
    /* PN_QUEUE5_MAX_PACKET_REFRESH */ "Port N, Packet-based Queue 5 Shaping Rate Configure Register",
    /* PN_QUEUE5_MAX_PACKET_THD_SEL */ "Port N, Packet-based Queue 5 Burst Size Configure Register",
    /* PN_QUEUE5_MAX_REFRESH     */ "Port N, Queue 5 Shaping Rate Configure Register (polar feature)",
    /* PN_QUEUE5_MAX_THD_SEL     */ "Port N, Queue 5 Burst Size Configure Register (polar feature)",
    /* PN_QUEUE5_SHAPER_STS      */ "Port N, Queue 5 Shaper Status Register (polar feature)",
    /* PN_QUEUE6_MAX_PACKET_REFRESH */ "Port N, Packet-based Queue 6 Shaping Rate Configure Register",
    /* PN_QUEUE6_MAX_PACKET_THD_SEL */ "Port N, Packet-based Queue 6 Burst Size Configure Register",
    /* PN_QUEUE6_MAX_REFRESH     */ "Port N, Byte-based Queue 6 Shaping Rate Configure Register",
    /* PN_QUEUE6_MAX_THD_SEL     */ "Port N, Byte-based Queue 6 Burst Size Configure Register",
    /* PN_QUEUE6_SHAPER_STS      */ "Port N, Queue 6 Shaper Status Register",
    /* PN_QUEUE7_MAX_PACKET_REFRESH */ "Port N, Packet-based Queue 7 Shaping Rate Configure Register",
    /* PN_QUEUE7_MAX_PACKET_THD_SEL */ "Port N, Packet-based Queue 7 Burst Size Configure Register",
    /* PN_QUEUE7_MAX_REFRESH     */ "Port N, Byte-based Queue 7 Shaping Rate Configure Register",
    /* PN_QUEUE7_MAX_THD_SEL     */ "Port N, Byte-based Queue 7 Burst Size Configure Register",
    /* PN_QUEUE7_SHAPER_STS      */ "Port N, Queue 7 Shaper Status Register",
    /* PN_TC2COS_MAP             */ "Port N TC to COS Mapping Register (polar feature)",
    /* PN_WDRR_PENALTY           */ "Port N, WDRR Weight-Scaling Penalty Register (Not2Release)",
    /* PORT4_RGMII_CTL_GP        */ "Port 4 RGMII Control register (polar feature)",
    /* PORT5_RGMII_CTL_GP        */ "Port 5 RGMII Control register",
    /* PORT7_RGMII_CTL_GP        */ "Port 7 RGMII Control register(Not2Release)",
    /* PORT7_RGMII_TIME_DLY_GP   */ "PORT7 RGMII TIMING DELAY register(Not2Release)",
    /* PORT7_SLEEP_TIMER         */ "Port 7 Sleep Timer Register",
    /* PORTVEC1                  */ "Multiport Vector 1 Register",
    /* PORTVEC2                  */ "Multiport Vector 2 Register",
    /* PORT_7_SA_LIMIT_CTL       */ "Port 7 SA Limit Control Register",
    /* PORT_7_SA_LRN_CNTR        */ "Port 7 SA Learned Counter Register",
    /* PORT_7_SA_OVERLIMIT_CNTR  */ "Port 7 SA Over Limit Counter Register",
    /* PORT_8_SA_LIMIT_CTL       */ "Port 8 SA Limit Control Register",
    /* PORT_8_SA_LRN_CNTR        */ "Port 8 SA Learned Counter Register",
    /* PORT_8_SA_OVERLIMIT_CNTR  */ "Port 8 SA Over Limit Counter Register",
    /* PORT_CROSS_CONNECT        */ "Port Cross Connect Destination Register",
    /* PORT_EAP_CON              */ "Port EAP Configuration Registers",
    /* PORT_EAP_CON_IMP          */ "IMP EAP Configuration Registers",
    /* PORT_EAP_CON_P7           */ "Port 7 EAP Configuration Registers (polar feature)",
    /* PORT_EAP_DA               */ "PortX Unicast EAP DA Registers",
    /* PORT_EGCTL                */ "PORT 50 ~24 VLAN Register",
    /* PORT_ENABLE               */ "Port Enable Control Registers",
    /* PORT_ERC_CON              */ "Port Egress Rate Control Configuration Registers",
    /* PORT_ERC_CON_IMP          */ "Port 8 Egress Rate Control Configuration Registers",
    /* PORT_EVT_ECC_ERR_STS      */ "Per Port EVT Table ECC Double-Error-Detection Error Status (Not2Release)",
    /* PORT_IRC_CON              */ "Port N Recive Rate Control Registers",
    /* PORT_IVL_SVL_CTRL         */ "Port IVL or SVL Control Register",
    /* PORT_MAX_LEARN            */ "PortX Dynamic Learning Threshold Registers",
    /* PORT_MIB_ECC_ERR_STS      */ "Per Port MIB Counter ECC Double-Error-Detection Error Status (Not2Release)",
    /* PORT_N_SA_LIMIT_CTL       */ "Port N SA Limit Control Register",
    /* PORT_N_SA_LRN_CNTR        */ "Port N SA Learned Counter Register",
    /* PORT_N_SA_OVERLIMIT_CNTR  */ "Port N SA Over Limit Counter Register",
    /* PORT_SA_CNT               */ "PortX Current SA Learning Registers",
    /* PORT_SEC_CON              */ "PortX Security Configuration Registers",
    /* PORT_SHAPER_AVB_SHAPING_MODE */ "Port Shaper AVB Shaping Mode Control Register",
    /* PORT_SHAPER_BLOCKING      */ "Port Shaper Blocking Control Register",
    /* PORT_SHAPER_BUCKET_COUNT_SELECT */ "Port Shaper Bucket Count Select Register",
    /* PORT_SHAPER_ENABLE        */ "Port Shaper Enable Register",
    /* PORT_SLEEP_STS            */ "Port Sleep Status Register",
    /* PORT_TXQ_ECC_ERR_STS      */ "Per Port TXQ ECC Double-Error-Detection Error Status (Not2Release)",
    /* PORT_VLAN_CTL             */ "PORT X VLAN Control Register",
    /* PORT_VLAN_CTL_IMP         */ "PORT 8 VLAN Control Register",
    /* PORT_VLAN_CTL_P7          */ "PORT 7 VLAN Control Register (polar feature)",
    /* PORT_XOFF_STS             */ "Port XOFF Status Summary Register",
    /* POST_LED_CTRL             */ "Post LED Control Register",
    /* PPPOE_SESSION_PARSE_EN    */ "PPPoE Session Packet Parsing Enable Register",
    /* PRBS_CTL                  */ "PRBS Control Register",
    /* PRBS_STA                  */ "PRBS Status Register",
    /* PRESERVE_PKT_FORMAT       */ "Preserve Ingress Packet formatControl Register",
    /* PROBE_BUS_CTL             */ "Probe Bus Control Registers(Not2Release)",
    /* PROFILE_CTL               */ "Profile Control Registers",
    /* PROTECTED_SEL             */ "Protected Port Select Register",
    /* PROTOCOL2VLAN_CTL         */ "PROTOCOL2VLAN Control Registers",
    /* PRS_FIFO_DEBUG_CTRL       */ "PRS_FIFO Debug Control Register",
    /* PRS_FIFO_DEBUG_DATA       */ "PRS_FIFO Debug Data Register",
    /* PTEST                     */ "PTEST",
    /* PWR_DOWN_MODE             */ "Power Down Mode Register",
    /* QOS_1P1Q_PRI_MAP          */ "1P/1Q Priority Map Register",
    /* QOS_1P_EN                 */ "QoS 802.1P Enable Register",
    /* QOS_CTL                   */ "QoS Control Register",
    /* QOS_DIFF_DSCP0            */ "DiffServ Priority Map 0 Register",
    /* QOS_DIFF_DSCP1            */ "DiffServ DSCP Priority Register 1",
    /* QOS_DIFF_DSCP2            */ "DiffServ DSCP Priority Register 2",
    /* QOS_DIFF_DSCP3            */ "DiffServ Priority Map 3 Register",
    /* QOS_EN_DIFFSERV           */ "QOS DiffServ Enable Register",
    /* QOS_EN_TRAFFIC_PRI_REMAP  */ "Enable Traffic Priority Remap Control Register",
    /* QOS_GLOBAL_CTRL           */ "QOS Global Control Register",
    /* QOS_PAUSE_EN              */ "QoS Pause Enable Register",
    /* QOS_REASON_CODE           */ "QoS Reason Code Register",
    /* QOS_REG_SPARE0            */ "Spare 0 Register (Not2Release)",
    /* QOS_REG_SPARE1            */ "Spare 1 Register (Not2Release)",
    /* QOS_RX_CTRL_P             */ "QOS RX Port Control N Register",
    /* QOS_TCI_TH                */ "Priority Threshold Register",
    /* QOS_TOS_DIF_EN            */ "QoS TOS/DiffServ Enable Register",
    /* QOS_TRAFFIC_PRI_REMAP     */ "Traffic Priority Remap Registerr",
    /* QOS_TX_CTRL               */ "QOS TX Control Register",
    /* QOS_WEIGHT                */ "Queue N Weight Register",
    /* QUEUE0_AVB_SHAPING_MODE   */ "Queue 0 AVB Shaping Mode Control Register",
    /* QUEUE0_SHAPER_BLOCKING    */ "Queue 0 Shaper Blocking Control Register",
    /* QUEUE0_SHAPER_BUCKET_COUNT_SELECT */ "Queue 0 Bucket Count Select Register",
    /* QUEUE0_SHAPER_ENABLE      */ "Queue 0 Shaper Enable Register",
    /* QUEUE1_AVB_SHAPING_MODE   */ "Queue 1 AVB Shaping Mode Control Register",
    /* QUEUE1_SHAPER_BLOCKING    */ "Queue 1 Shaper Blocking Control Register",
    /* QUEUE1_SHAPER_BUCKET_COUNT_SELECT */ "Queue 1 Bucket Count Select Register",
    /* QUEUE1_SHAPER_ENABLE      */ "Queue 1 Shaper Enable Register",
    /* QUEUE2_AVB_SHAPING_MODE   */ "Queue 2 AVB Shaping Mode Control Register",
    /* QUEUE2_SHAPER_BLOCKING    */ "Queue 2 Shaper Blocking Control Register",
    /* QUEUE2_SHAPER_BUCKET_COUNT_SELECT */ "Queue 2 Bucket Count Select Register",
    /* QUEUE2_SHAPER_ENABLE      */ "Queue 2 Shaper Enable Register",
    /* QUEUE3_AVB_SHAPING_MODE   */ "Queue 3 AVB Shaping Mode Control Register",
    /* QUEUE3_SHAPER_BLOCKING    */ "Queue 3 Shaper Blocking Control Register",
    /* QUEUE3_SHAPER_BUCKET_COUNT_SELECT */ "Queue 3 Bucket Count Select Register",
    /* QUEUE3_SHAPER_ENABLE      */ "Queue 3 Shaper Enable Register",
    /* QUEUE4_AVB_SHAPING_MODE   */ "Queue 4 AVB Shaping Mode Control Register (polar feature)",
    /* QUEUE4_SHAPER_BLOCKING    */ "Queue 4 Shaper Blocking Control Register",
    /* QUEUE4_SHAPER_BUCKET_COUNT_SELECT */ "Queue 4 Bucket Count Select Register",
    /* QUEUE4_SHAPER_ENABLE      */ "Queue 4 Shaper Enable Control Register (polar feature)",
    /* QUEUE5_AVB_SHAPING_MODE   */ "Queue 5 AVB Shaping Mode Control Register (polar feature)",
    /* QUEUE5_SHAPER_BLOCKING    */ "Queue 5 Shaper Blocking Control Register",
    /* QUEUE5_SHAPER_BUCKET_COUNT_SELECT */ "Queue 5 Bucket Count Select Register",
    /* QUEUE5_SHAPER_ENABLE      */ "Queue 5 Shaper Enable Control Register (polar feature)",
    /* QUEUE6_AVB_SHAPING_MODE   */ "Queue 6 AVB Shaping Mode Control Register",
    /* QUEUE6_SHAPER_BLOCKING    */ "Queue 6 Shaper Blocking Control Register",
    /* QUEUE6_SHAPER_BUCKET_COUNT_SELECT */ "Queue 6 Bucket Count Select Register",
    /* QUEUE6_SHAPER_ENABLE      */ "Queue 6 Shaper Enable Register",
    /* QUEUE7_AVB_SHAPING_MODE   */ "Queue 7 AVB Shaping Mode Control Register",
    /* QUEUE7_SHAPER_BLOCKING    */ "Queue 7 Shaper Blocking Control Register",
    /* QUEUE7_SHAPER_BUCKET_COUNT_SELECT */ "Queue 7 Bucket Count Select Register",
    /* QUEUE7_SHAPER_ENABLE      */ "Queue 7 Shaper Enable Register",
    /* QUEUE_CONGESTION_STATUS0  */ "Queue Congestion Status Register  0",
    /* QUEUE_CONGESTION_STATUS1  */ "Queue Congestion Status Register 1",
    /* QUEUE_CONGESTION_STATUS2  */ "Queue Congestion Status Register 2",
    /* QUEUE_CONGESTION_STATUS3  */ "Queue Congestion Status Register 3",
    /* QUEUE_CONGESTION_STATUS4  */ "Queue Congestion Status Register 4",
    /* QUEUE_CONGESTION_STATUS5  */ "Queue Congestion Status Register 5",
    /* QUEUE_REGION_STATUS       */ "Queue Region Status Register",
    /* RANGE_CHECKER             */ "Range Checker Register",
    /* RANGE_CHECKER_CTL         */ "Range Checker Control Registers",
    /* RANGE_CHECKER_FIELD_SEL   */ "Range Checker Field Selector Register",
    /* RATE_INBAND               */ "CFP REAT In-Band Statistic Registers",
    /* RATE_METER0               */ "CFP RATE METER DATA 0 Registers",
    /* RATE_METER1               */ "CFP RATE METER DATA 1 Registers",
    /* RATE_METER2               */ "CFP RATE METER DATA 2 Registers",
    /* RATE_METER3               */ "CFP RATE METER DATA 3 Registers",
    /* RATE_METER4               */ "CFP RATE METER DATA 4 Registers",
    /* RATE_METER5               */ "CFP RATE METER DATA 5 Registers",
    /* RATE_METER6               */ "CFP RATE METER DATA 6 Registers",
    /* RATE_METER_GLOBAL_CTL     */ "CFP RATE METER Global Control Registers",
    /* RATE_OUTBAND              */ "CFP REAT OUT-Band Statistic Registers",
    /* RCM_CTL                   */ "Rate Control Memory Read/Write Registers",
    /* RCM_DATA0                 */ "Rate Control Memory Data REGISTER 0",
    /* RCM_DATA1                 */ "Rate Control Memory Data REGISTER 1",
    /* RCM_DATA2                 */ "Rate Control Memory Data REGISTER 2",
    /* RCM_DATA3                 */ "Rate Control Memory Data REGISTER 3",
    /* RCM_DATA4                 */ "Rate Control Memory Data REGISTER 4",
    /* RCM_PORT                  */ "Rate Control Memory PORT Registers",
    /* RCY_TIME_CFG              */ "Recycling Check Pulse Period Counter Register",
    /* RED_AQD_CONTROL           */ "RED AQD Control Register",
    /* RED_CONTROL               */ "RED Control Register",
    /* RED_DROP_ADD_TO_MIB       */ "RED Drop Add to MIB Register",
    /* RED_DROP_CNTR_RST         */ "RED Drop Counter Reset Register",
    /* RED_EGRESS_BYPASS         */ "RED Egress Bypass Register",
    /* RED_EXPONENT              */ "RED AQD Weighted Factor Register",
    /* RED_PROFILE_DEFAULT       */ "Default RED profile Register",
    /* RED_PROFILE_N             */ "RED profile N Register",
    /* REGULATOR_CTRL            */ "Regulator Controllers Control Registers(Not2Release)",
    /* REGULATOR_UNLOCK          */ "Regulator Unlock Registers(Not2Release)",
    /* REGULATOR_VOLT_SEL        */ "Regulator Controllers Voltage Select Registers(Not2Release)",
    /* RESET_STATUS              */ "Reset Status Register (polar feature)",
    /* RESE_AV_EN_CTRL           */ "ResE AV Enable Control Register",
    /* RESE_C4_BW_CNTL           */ "ResE Class 4 Bandwidth Control Register",
    /* RESE_C5_BW_CNTL           */ "ResE Class 5 Bandwidth Control Register",
    /* RESE_EGRESS_TM_STAMP      */ "ResE Egress Time Stamp Register",
    /* RESE_MAX_AV_PKT_SZ        */ "ResE MAX AV Packet Size Register",
    /* RESE_SLOT_ADJ             */ "ResE Slot Adjustment Register",
    /* RESE_SLOT_TICK_CNTR       */ "ResE Slot Number and Tick Counter Register",
    /* RESE_TM_ADJ               */ "ResE Time Base Adjustment Register",
    /* RESE_TM_BASE              */ "ResE Time Base Register",
    /* RGMII_CTL_GP              */ "Port RGMII Control register",
    /* RGMII_CTL_GP49            */ "Port 49 RGMII Control register",
    /* RGMII_CTL_GP50            */ "Port 50 RGMII Control register",
    /* RGMII_CTRL_GP25           */ "GigaPort0 RGMII Control Register",
    /* RGMII_CTRL_GP26           */ "GigaPort1 RGMII Control Register",
    /* RGMII_CTRL_IMP            */ "IMP Port RGMII Control Register",
    /* RGMII_TIME_DLY_CTRL_GP25  */ "GigaPort0 RGMII Timing Delay Control Register(Not2Release)",
    /* RGMII_TIME_DLY_CTRL_GP26  */ "GigaPort1 RGMII Timing Delay Control Register(Not2Release)",
    /* RGMII_TIME_DLY_CTRL_IMP   */ "IMP Port RGMII Timing Delay Control Register(Not2Release)",
    /* RGMII_TIME_DLY_GP         */ "Giga Port RGMII TIMING DELAY register",
    /* RGMII_TIME_DLY_GP49       */ "GigaPort 0 RGMII Timing Delay Register",
    /* RGMII_TIME_DLY_GP50       */ "GigaPort 1 RGMII Timing Delay Register",
    /* RMONSTEER                 */ "RMON MIB Steering Register",
    /* RM_PINS_DEBUG             */ "Removed Pins Debug Register(Not2Release)",
    /* ROW_VMASK_OVR_CTRL        */ "BUFCON Row Status Valid Mask SW Override Control Register",
    /* RST_MIB_CNT_EN            */ "Reset MIB Counter Enable Register",
    /* RST_TABLE_MEM             */ "Table Memory Reset Control Register",
    /* RST_TABLE_MEM1            */ "Reset Table Memory 1 Register",
    /* RSV_MCAST_CTRL            */ "Reserved Multicast Register",
    /* RXALIGNMENTERRORS         */ "Rx Alignment Error Counter",
    /* RXBROADCASTPKT            */ "Rx Broadcast Packet Counter",
    /* RXBROADCASTPKTS           */ "Rx Broadcast Packet Counter",
    /* RXDISCARD                 */ "Rx Discard Counter",
    /* RXDROPPKTS                */ "Rx Drop Packet Counter",
    /* RXEXCESSSIZEDISC          */ "Rx Excess Size Disc Counter",
    /* RXFCSERRORS               */ "Rx FCS Error Counter",
    /* RXFRAGMENTS               */ "Rx Fragment Counter",
    /* RXFWDDISCPKTS             */ "Rx Forward Discard Packet Counter",
    /* RXGOODOCTETS              */ "Rx Good Packet Octet Counter",
    /* RXJABBERPKTS              */ "Rx Jabber Packet Counter",
    /* RXJABBERS                 */ "Rx Jabber Packet Counter",
    /* RXJUMBOPKT                */ "Jumbo Packet Counter",
    /* RXMULTICASTPKTS           */ "Rx Multicast Packet Counter",
    /* RXOCTETS                  */ "Rx Packet Octets Counter",
    /* RXOVERSIZEPKTS            */ "Rx Over Size Packet Counter",
    /* RXPAUSEPKTS               */ "Rx Pause Packet Counter",
    /* RXPKTS1024TOMAXPKT        */ "Rx 1024 Bytes Octets to Standard Maximum Size Counter",
    /* RXPKTS1024TOMAXPKTOCTETS  */ "Rx 1024 to MaxPkt Bytes Octets Counter",
    /* RXPKTS128TO255OCTETS      */ "Rx 128 to 255 Bytes Octets Counter",
    /* RXPKTS256TO511OCTETS      */ "Rx 256 to 511 Bytes Octets Counter",
    /* RXPKTS512TO1023OCTETS     */ "Rx 512 to 1023 Bytes Octets Counter",
    /* RXPKTS64OCTETS            */ "Rx 64 Bytes Octets Counter",
    /* RXPKTS65TO127OCTETS       */ "Rx 65 to 127 Bytes Octets Counter",
    /* RXQOSOCTETS               */ "Rx QoS Packet Octet Counter",
    /* RXQOSPKTS                 */ "Rx QoS Packet Counter",
    /* RXSACHANGES               */ "Rx SA Change Counter",
    /* RXSYMBLERR                */ "Rx Symbol Error Counter",
    /* RXSYMBOLERR               */ "Rx Symbol Error Counter",
    /* RXUNDERSIZEPKTS           */ "Rx Under Size Packet Octets Counter",
    /* RXUNICASTPKTS             */ "Rx Unicast Packet Counter",
    /* RX_CF_SPEC                */ "Enable RX CF update Registers",
    /* RX_COUNTER                */ "RX Counter Register",
    /* RX_CTL                    */ "Receive Control Registers",
    /* RX_GLOBAL_CTL             */ "RX Global Control register",
    /* RX_JUMBO_PACKET_COUNTER   */ "Rx Jumbo Packet Counter",
    /* RX_MODE_PORT              */ "Port N RX Event Message Mode1 Selection Registers",
    /* RX_MODE_PORT_IMP          */ "Port 8 RX Event Message Mode1 Selection Registers",
    /* RX_MODE_PORT_P7           */ "Port 7 RX Event Message Mode1 Selection Registers",
    /* RX_PAUSE_PASS             */ "Pause pass Through for RX Registrer",
    /* RX_PORT_0_LINK_DELAY_LSB  */ "Port 0 RX PORT Link delay LSB Registers",
    /* RX_PORT_0_LINK_DELAY_MSB  */ "Port 0 RX PORT Link delay MSB Registers",
    /* RX_PORT_0_TS_OFFSET_LSB   */ "Port 0 RX Timestamp Offset LSB Registers",
    /* RX_PORT_0_TS_OFFSET_MSB   */ "Port 0 RX Timestamp Offset MSB Registers",
    /* RX_PORT_1_LINK_DELAY_LSB  */ "Port 1 RX PORT Link delay LSB Registers",
    /* RX_PORT_1_LINK_DELAY_MSB  */ "Port 1 RX PORT Link delay MSB Registers",
    /* RX_PORT_1_TS_OFFSET_LSB   */ "Port 1 RX Timestamp Offset LSB Registers",
    /* RX_PORT_1_TS_OFFSET_MSB   */ "Port 1 RX Timestamp Offset MSB Registers",
    /* RX_PORT_2_LINK_DELAY_LSB  */ "Port 2 RX PORT Link delay LSB Registers",
    /* RX_PORT_2_LINK_DELAY_MSB  */ "Port 2 RX PORT Link delay MSB Registers",
    /* RX_PORT_2_TS_OFFSET_LSB   */ "Port 2 RX Timestamp Offset LSB Registers",
    /* RX_PORT_2_TS_OFFSET_MSB   */ "Port 2 RX Timestamp Offset MSB Registers",
    /* RX_PORT_3_LINK_DELAY_LSB  */ "Port 3 RX PORT Link delay LSB Registers",
    /* RX_PORT_3_LINK_DELAY_MSB  */ "Port 3 RX PORT Link delay MSB Registers",
    /* RX_PORT_3_TS_OFFSET_LSB   */ "Port 3 RX Timestamp Offset LSB Registers",
    /* RX_PORT_3_TS_OFFSET_MSB   */ "Port 3 RX Timestamp Offset MSB Registers",
    /* RX_PORT_4_LINK_DELAY_LSB  */ "Port 4 RX PORT Link delay LSB Registers",
    /* RX_PORT_4_LINK_DELAY_MSB  */ "Port 4 RX PORT Link delay MSB Registers",
    /* RX_PORT_4_TS_OFFSET_LSB   */ "Port 4 RX Timestamp Offset LSB Registers",
    /* RX_PORT_4_TS_OFFSET_MSB   */ "Port 4 RX Timestamp Offset MSB Registers",
    /* RX_PORT_5_LINK_DELAY_LSB  */ "Port 5 RX PORT Link delay LSB Registers",
    /* RX_PORT_5_LINK_DELAY_MSB  */ "Port 5 RX PORT Link delay MSB Registers",
    /* RX_PORT_5_TS_OFFSET_LSB   */ "Port 5 RX Timestamp Offset LSB Registers",
    /* RX_PORT_5_TS_OFFSET_MSB   */ "Port 5 RX Timestamp Offset MSB Registers",
    /* RX_PORT_7_LINK_DELAY_LSB  */ "Port 7 RX PORT Link delay LSB Registers",
    /* RX_PORT_7_LINK_DELAY_MSB  */ "Port 7 RX PORT Link delay MSB Registers",
    /* RX_PORT_7_TS_OFFSET_LSB   */ "Port 7 RX Timestamp Offset LSB Registers",
    /* RX_PORT_7_TS_OFFSET_MSB   */ "Port 7 RX Timestamp Offset MSB Registers",
    /* RX_PORT_8_LINK_DELAY_LSB  */ "Port 8 RX PORT Link delay LSB Registers",
    /* RX_PORT_8_LINK_DELAY_MSB  */ "Port 8 RX PORT Link delay MSB Registers",
    /* RX_PORT_8_TS_OFFSET_LSB   */ "Port 8 RX Timestamp Offset LSB Registers",
    /* RX_PORT_8_TS_OFFSET_MSB   */ "Port 8 RX Timestamp Offset MSB Registers",
    /* RX_TS_CAP                 */ "RX SOP Timestamp Capture Enable Registers",
    /* RX_TX_1588_COUNTER        */ "RX TX 1588 Counter Register",
    /* RX_TX_CTL                 */ "Receive and Transmit Control Registers",
    /* RX_TX_OPTION              */ "RX and TX Option Registers (Not2Release)",
    /* SA_LIMIT_ENABLE           */ "SA Limit Enable Register",
    /* SA_LRN_CNTR_RST           */ "SA Learned Counters Reset Register",
    /* SA_OVERLIMIT_CNTR_RST     */ "SA Over Limit Counters Reset Register",
    /* SA_OVER_LIMIT_COPY_REDIRECT */ "SA Over Limit Actions Config Register",
    /* SCAN_RSLT_GP              */ "Giga Port N Scan Result Register",
    /* SCAN_RSLT_IMP             */ "IMP Port Scan Result Register",
    /* SCAN_RSLT_P               */ "FE Port Scan Result Register",
    /* SCAN_TIMEOUT              */ "Scan Timeout Register",
    /* SCHEDULER_REG_SPARE0      */ "Spare 0 Register (Not2Release)",
    /* SCHEDULER_REG_SPARE1      */ "Spare 1 Register (Not2Release)",
    /* SD_ANADV                  */ "Auto-Negotiation Advertisement Register",
    /* SD_ANEXP                  */ "Auto-Negotiation Expansion Register",
    /* SD_ANLPA                  */ "Auto-Negotiation Link Partner Ability Register",
    /* SD_ANNXP                  */ "Auto-Negotiation Next Page Transmit Register",
    /* SD_B1000X_CTL1            */ "PHY 1000 Base X Control 1 Register",
    /* SD_B1000X_CTL2            */ "PHY 1000 Base X Control 2 Register",
    /* SD_B1000X_CTL3            */ "PHY 1000 Base X Control 3 Register",
    /* SD_B1000X_CTL4            */ "PHY 1000 Base X Control 4 Register",
    /* SD_B1000X_STS1            */ "PHY 1000 Base X Status 1 Register",
    /* SD_B1000X_STS2            */ "PHY 1000 Base X Status 2 Register",
    /* SD_B1000X_STS3            */ "PHY 1000 Base X Status 3 Register",
    /* SD_BER_CRCERR_RXPKTCNTR   */ "BER and CRC Error RX Packet Counter Register",
    /* SD_BLOCK_ADDR             */ "Block Address Register",
    /* SD_EXT_STS                */ "Extended Status Register",
    /* SD_FORCE_TX_DATA1         */ "Force TX Data 1 Register",
    /* SD_FORCE_TX_DATA2         */ "Force TX Data 2 Register",
    /* SD_LPNXP                  */ "Link Partner next Page Ability Register",
    /* SD_MIICTL                 */ "MII Control Register",
    /* SD_MIISTS                 */ "MII Status Register",
    /* SD_PATGEN_CONTROL         */ "Pattern Generation Control Register",
    /* SD_PATGEN_STATUS          */ "Pattern Generation Status Register",
    /* SD_PHYIDH                 */ "PHY ID High Register",
    /* SD_PHYIDL                 */ "PHY ID LOW Register",
    /* SD_PRBS_CONTROL           */ "PRBS Control Register",
    /* SD_PRBS_STATUS            */ "PRBS Status Register",
    /* SD_TEST_MODE              */ "Test Mode Registers",
    /* SECURITY_BYPASS_CTL       */ "Security Bypass Control Registers",
    /* SECURITY_GLOBAL_CTL       */ "Security Global Control Registers",
    /* SEC_TDIP0                 */ "Security Trust Destination IP Register 0",
    /* SEC_TDIP1                 */ "Security Trust Destination IP Register 1",
    /* SERDES_CTRL               */ "SERDES Control Register",
    /* SFT_LRN_CTL               */ "Software Learning Control",
    /* SGMII_CLR_CTL             */ "SGMII clear control Register",
    /* SGMII_CTL_GP              */ "Giga Port SGMII Control Register",
    /* SGMII_STA_GP              */ "Giga Port SGMII Status Register",
    /* SHD_CTL                   */ "Shadow Register Control Registers",
    /* SHD_LD                    */ "Shadow Register Load Registers",
    /* SIP_REG                   */ "SIP Registers",
    /* SPARE_1C                  */ "Spare 1C Register",
    /* SPARE_REG_0               */ "Spare Register 0",
    /* SPDSTS                    */ "Port Speed Summary Register",
    /* SPECIAL_MNGT              */ "Special Management Control Register",
    /* SPICTL                    */ "SPI Control Registers",
    /* SPIDIO0                   */ "SPI Data I/O Registers 0",
    /* SPIDIO1                   */ "SPI Data I/O Registers 1",
    /* SPIDIO2                   */ "SPI Data I/O Registers 2",
    /* SPIDIO3                   */ "SPI Data I/O Registers 3",
    /* SPIDIO4                   */ "SPI Data I/O Registers 4",
    /* SPIDIO5                   */ "SPI Data I/O Registers 5",
    /* SPIDIO6                   */ "SPI Data I/O Registers 6",
    /* SPIDIO7                   */ "SPI Data I/O Registers 7",
    /* SPISTS                    */ "SPI Control Registers",
    /* SPTAGT                    */ "Aging Time Control Register",
    /* SPT_MULTI_ADDR_BPS_CTRL   */ "STP Multiport Address Bypass Control Register",
    /* SRCADRCHG                 */ "Source Address Change Register",
    /* STAT_GREEN_CNTR           */ "Policer Green color statistic counter",
    /* STAT_RED_CNTR             */ "Policer RED color statistic counter",
    /* STAT_YELLOW_CNTR          */ "Policer Yellow color statistic counter",
    /* STP_BYPASS_CTL            */ "STP Bypass Control Register",
    /* STRAP_PIN_STATUS          */ "Strap Pin Status Register",
    /* STRAP_STS                 */ "Strap Status Register",
    /* STRAP_VALUE               */ "Strap Value Register",
    /* STREG_REG_SPARE0          */ "Spare 0 Register (Not2Release)",
    /* STREG_REG_SPARE1          */ "Spare 1 Register (Not2Release)",
    /* STS_CTL                   */ "Status Control Register",
    /* STS_OVERRIDE_GMIIP        */ "Port N GMII Port States Override Register",
    /* STS_OVERRIDE_GP           */ "Giga Port States Override Register",
    /* STS_OVERRIDE_IMP          */ "MII Port States Override Register",
    /* STS_OVERRIDE_P            */ "MII Port N States Override Register",
    /* STS_OVERRIDE_P5           */ "Port 5 GMII Port States Override Register",
    /* STS_OVERRIDE_P7           */ "Port 7 GMII Port States Override Register (polar feature)",
    /* SWITCH_CTRL               */ "Switch Control Register",
    /* SWMODE                    */ "Switch Mode Register",
    /* SW_FLOW_CON               */ "Sortware Flow Control Register",
    /* SW_XOFF_PORT_CTL          */ "Software XOFF Port Control Register\n NOTE: To enable the software override function is defined in the EN_SW_FLOW_CON(Page 00h, Addr 03h).",
    /* S_ANADV                   */ "Auto-Negotiation Advertisement Register",
    /* S_ANEXP                   */ "Auto-Negotiation Expansion Register",
    /* S_ANLPA1                  */ "Auto-Negotiation Link Partner (LP) Ability 1 Register",
    /* S_ANLPA2                  */ "Link Partner next Page Register",
    /* S_ANNXP                   */ "Auto-Negotiation Next Page Register",
    /* S_EEE_LPI_DURATION        */ "EEE Low-Power Idle Duration Registers",
    /* S_EEE_LPI_EVENT           */ "EEE Low-Power Idle Event Registers",
    /* S_EXT_STS                 */ "Extended Status Register",
    /* S_INRANGEERRCOUNT         */ "InRangeErrCount Counter",
    /* S_INRANGEERRPKTS          */ "Snapshot InRange Errors Packet Counter",
    /* S_JUMBOPKT                */ "Jumbo Packet Counter",
    /* S_MIICTL                  */ "MII Control Register",
    /* S_MIISTS                  */ "MII Status Register",
    /* S_OUTOFRANGEERRPKTS       */ "Snapshot OutofRange Errors Packet Counter",
    /* S_OUTRANGEERRCOUNT        */ "OutRangeErrCount Counter",
    /* S_PHYIDH                  */ "PHY ID High Register",
    /* S_PHYIDL                  */ "PHY ID Low Register",
    /* S_PKTS1024TOMAXOCTETS     */ "Rx 1024 to Max Bytes Octets Counter",
    /* S_PKTS1024TOMAXPKTOCTETS  */ "Rx 1024 to MaxPkt Bytes Octets Counter",
    /* S_PKTS128TO255OCTETS      */ "Rx 128 to 255 Bytes Octets Counter",
    /* S_PKTS256TO511OCTETS      */ "Rx 256 to 511 Bytes Octets Counter",
    /* S_PKTS512TO1023OCTETS     */ "Rx 512 to 1023 Bytes Octets Counter",
    /* S_PKTS64OCTETS            */ "Rx 64 Bytes Octets Counter",
    /* S_PKTS65TO127OCTETS       */ "Rx 65 to 127 Bytes Octets Counter",
    /* S_RXALIGNMENTERRORS       */ "Rx Alignment Error Counter",
    /* S_RXBROADCASTPKT          */ "Rx Broadcast Packet Counter",
    /* S_RXBROADCASTPKTS         */ "Snapshot Rx Broadcast Packet Counter",
    /* S_RXDISCARD               */ "Rx Discard Counter",
    /* S_RXDROPPKTS              */ "Rx Drop Packet Counter",
    /* S_RXEXCESSSIZEDISC        */ "Rx Excess Size Disc Counter",
    /* S_RXFCSERRORS             */ "Rx FCS Error Counter",
    /* S_RXFRAGMENTS             */ "Rx Fragment Counter",
    /* S_RXFWDDISCPKTS           */ "Rx Forward Discard Packet Counter",
    /* S_RXGOODOCTETS            */ "Rx Good Packet Octet Counter",
    /* S_RXJABBERPKTS            */ "Snapshot Rx Jabber Packet Counter",
    /* S_RXJABBERS               */ "Rx Jabber Packet Counter",
    /* S_RXJUMBOPKT              */ "Jumbo Packet Counter",
    /* S_RXMULTICASTPKTS         */ "Rx Multicast Packet Counter",
    /* S_RXOCTETS                */ "Rx Packet Octets Counter",
    /* S_RXOVERSIZEPKTS          */ "Rx Over Size Packet Counter",
    /* S_RXPAUSEPKTS             */ "Rx Pause Packet Counter",
    /* S_RXPKTS1024TOMAXPKT      */ "Snapshot Rx 1024 Bytes Octets to Standard Maximum Size Counter",
    /* S_RXPKTS1024TOMAXPKTOCTETS */ "Rx 1024 to MaxPkt Bytes Octets Counter",
    /* S_RXPKTS128TO255OCTETS    */ "Snapshot Rx 128 to 255 Bytes Octets Counter",
    /* S_RXPKTS256TO511OCTETS    */ "Snapshot Rx 256 to 511 Bytes Octets Counter",
    /* S_RXPKTS512TO1023OCTETS   */ "Snapshot Rx 512 to 1023 Bytes Octets Counter",
    /* S_RXPKTS64OCTETS          */ "Snapshot Rx 64 Bytes Octets Counter",
    /* S_RXPKTS65TO127OCTETS     */ "Snapshot Rx 65 to 127 Bytes Octets Counter",
    /* S_RXSACHANGES             */ "Rx SA Change Counter",
    /* S_RXSYMBLERR              */ "Rx Symbol Error Counter",
    /* S_RXSYMBOLERR             */ "Snapshot Rx Symbol Error Counter",
    /* S_RXUNDERSIZEPKTS         */ "Rx Under Size Packet Octets Counter",
    /* S_RXUNICASTPKTS           */ "Rx Unicast Packet Counter",
    /* S_RX_JUMBO_PACKET_COUNTER */ "Snapshot Rx Jumbo Packet Counter",
    /* S_TXBROADCASTPKTS         */ "Tx Broadcast Packet Counter",
    /* S_TXCOLLISIONS            */ "Tx Collision Counter",
    /* S_TXDEFERREDTRANSMIT      */ "Tx Deferred Transmit Counter",
    /* S_TXDROPPKTS              */ "TX Drop Packet Counter",
    /* S_TXEXCESSIVECOLLISION    */ "Tx Excessive Collision Counter",
    /* S_TXFRAMEINDISC           */ "Tx Fram IN Disc Counter",
    /* S_TXLATECOLLISION         */ "Tx Late Collision Counter",
    /* S_TXMULTICASTPKTS         */ "Tx Multicast Packet Counter",
    /* S_TXMULTIPLECOLLISION     */ "Tx Multiple collsion Counter",
    /* S_TXMULTIPLECOLLISIONS    */ "Snapshot MultipleCollisions Counter",
    /* S_TXOCTETS                */ "Tx Octets",
    /* S_TXPAUSEPKTS             */ "Tx Pause Packet Counter",
    /* S_TXPKTS1024TOMAXPKT      */ "Snapshot Tx 1024 Bytes Octets to Standard Maximum Size Counter",
    /* S_TXPKTS1024TOMAXPKTOCTETS */ "Tx 1024 to MaxPkt Bytes Octets Counter",
    /* S_TXPKTS128TO255OCTETS    */ "Snapshot Tx 128 to 255 Bytes Octets Counter",
    /* S_TXPKTS256TO511OCTETS    */ "Snapshot Tx 256 to 511 Bytes Octets Counter",
    /* S_TXPKTS512TO1023OCTETS   */ "Snapshot Tx 512 to 1023 Bytes Octets Counter",
    /* S_TXPKTS64OCTETS          */ "Snapshot Tx 64 Bytes Octets Counter",
    /* S_TXPKTS65TO127OCTETS     */ "Snapshot Tx 65 to 127 Bytes Octets Counter",
    /* S_TXPORTCONGESTIONDROP    */ "Snapshot Port Congestion Drop Packet Counter",
    /* S_TXQOS0OCTETS            */ "Tx QoS#0 Packet Octets Counter",
    /* S_TXQOS0PKTS              */ "Tx QoS#0 Packet Counter",
    /* S_TXQOS1OCTETS            */ "Tx QoS#1 Packet Octets Counter",
    /* S_TXQOS1PKTS              */ "Tx QoS#1 Packet Counter",
    /* S_TXQOS2OCTETS            */ "Tx QoS#2 Packet Octets Counter",
    /* S_TXQOS2PKTS              */ "Tx QoS#2 Packet Counter",
    /* S_TXQOS3OCTETS            */ "Tx QoS#3 Packet Octets Counter",
    /* S_TXQOS3PKTS              */ "Tx QoS#3 Packet Counter",
    /* S_TXQPKTQ0                */ "Tx Q0 Packet Counter",
    /* S_TXQPKTQ1                */ "Tx Q1 Packet Counter",
    /* S_TXQPKTQ2                */ "Tx Q2 Packet Counter",
    /* S_TXQPKTQ3                */ "Tx Q3 Packet Counter",
    /* S_TXQPKTQ4                */ "Tx Q4 Packet Counter",
    /* S_TXQPKTQ5                */ "Tx Q5 Packet Counter",
    /* S_TXQPKTQ6                */ "Tx Q6 Packet Counter",
    /* S_TXQPKTQ7                */ "Tx Q7 Packet Counter",
    /* S_TXQQ0OCTETS             */ "Snapshot TXQ-Q0 Octets Counter",
    /* S_TXQQ0PACKET             */ "Snapshot TXQ-Q0 Packet Counter",
    /* S_TXQQ1OCTETS             */ "Snapshot TXQ-Q1 Octets Counter",
    /* S_TXQQ1PACKET             */ "Snapshot TXQ-Q1 Packet Counter",
    /* S_TXQQ2OCTETS             */ "Snapshot TXQ-Q2 Octets Counter",
    /* S_TXQQ2PACKET             */ "Snapshot TXQ-Q2 Packet Counter",
    /* S_TXQQ3OCTETS             */ "Snapshot TXQ-Q3 Octets Counter",
    /* S_TXQQ3PACKET             */ "Snapshot TXQ-Q3 Packet Counter",
    /* S_TXQQ4OCTETS             */ "Snapshot TXQ-Q4 Octets Counter",
    /* S_TXQQ4PACKET             */ "Snapshot TXQ-Q4 Packet Counter",
    /* S_TXQQ5OCTETS             */ "Snapshot TXQ-Q5 Octets Counter",
    /* S_TXQQ5PACKET             */ "Snapshot TXQ-Q5 Packet Counter",
    /* S_TXQQ6OCTETS             */ "Snapshot TXQ-Q6 Octets Counter",
    /* S_TXQQ6PACKET             */ "Snapshot TXQ-Q6 Packet Counter",
    /* S_TXQQ7OCTETS             */ "Snapshot TXQ-Q7 Octets Counter",
    /* S_TXQQ7PACKET             */ "Snapshot TXQ-Q7 Packet Counter",
    /* S_TXQQSEL0CONGESTIONDROP  */ "Snapshot TXQ_Q Select 0 Congestion Drop Packet Counter",
    /* S_TXQQSEL1CONGESTIONDROP  */ "Snapshot TXQ_Q Select 1 Congestion Drop Packet Counter",
    /* S_TXSINGLECOLLISION       */ "Tx Single Collision Counter",
    /* S_TXSINGLECOLLISIONS      */ "Snapshot SingleCollisions Counter",
    /* S_TXUNICASTPKTS           */ "Tx Unicast Packet Counter",
    /* S_TX_JUMBO_PACKET_COUNTER */ "Snapshot Tx Jumbo Packet Counter",
    /* TBI_CTL                   */ "TBI Control Register",
    /* TC2COLOR                  */ "TC to COLOR Mapping Registers",
    /* TC2COS_MAP                */ "TC to COS Mapping Register",
    /* TC2RED_PROFILE_TABLE      */ "RED Table Configuration Register",
    /* TCAM_BIST_CONTROL         */ "TCAM BIST Control Registers",
    /* TCAM_BIST_STATUS          */ "TCAM BIST Status Registers",
    /* TCAM_CHKSUM_STS           */ "TCAM Checksum Status Register",
    /* TCAM_CTL                  */ "TCAM Control Register(Not2Release)",
    /* TCAM_CTRL                 */ "TCAM Control Register",
    /* TCAM_TEST_COMPARE_STATUS  */ "TCAM Test Compare Status Registers",
    /* TCP_UDP_ACTION_REG        */ "TCP UDP ACTION N Registers",
    /* TCP_UDP_HIT_REG           */ "TCP UDP HIT Register",
    /* TCP_UDP_KEY_REG           */ "TCP UDP KEY N Registers",
    /* TCP_UDP_WILDCARD_ACTION_REG */ "TCP UDP WILDCARD ACTION Register",
    /* TC_DP2DSCP_MAP0           */ "TC_DP to DSCP Mapping Register 0",
    /* TC_DP2DSCP_MAP1           */ "TC_DP to DSCP Mapping Register 1",
    /* TC_DP2DSCP_MAP2           */ "TC_DP to DSCP Mapping Register 2",
    /* TC_DP2DSCP_MAP3           */ "TC_DP to DSCP Mapping Register 3",
    /* TC_DP2DSCP_MAP4           */ "TC_DP to DSCP Mapping Register 4",
    /* TC_DP2DSCP_MAP5           */ "TC_DP to DSCP Mapping Register 5",
    /* TC_DP2DSCP_MAP6           */ "TC_DP to DSCP Mapping Register 6",
    /* TC_DP2DSCP_MAP7           */ "TC_DP to DSCP Mapping Register 7",
    /* TC_GROUP_CTRL             */ "TC Group Control Register",
    /* TC_SEL_TABLE              */ "Port N TC Select Table Register (polar feature)",
    /* TEMP_MON_CAL              */ "Temperature Monitor Calibration Registers(Not2Release)",
    /* TEMP_MON_CTL              */ "Temperature Monitor Control Registers(Not2Release)",
    /* TEMP_MON_RESU             */ "Temperature Monitor Result Registers(Not2Release)",
    /* TEMP_MON_SPEC_CTL         */ "Temperature Monitor Special Control Registers(Not2Release)",
    /* TH_PCTL                   */ "10/100 Port Control Register",
    /* TIMECODE_SEL              */ "TX RX Time Code Select Registers",
    /* TIME_CODE_N               */ "Original Time Code N Registers",
    /* TIME_STAMP_3              */ "Time Stamp Register 3",
    /* TIME_STAMP_INFO_N         */ "Time Stamp Register Info N",
    /* TIME_STAMP_N              */ "Time Stamp Register N",
    /* TM_STAMP_RPT_CTRL         */ "ResE Time Stamp Report Control Register",
    /* TM_STAMP_STATUS           */ "ResE Egress Time Stamp Status Register",
    /* TOTAL_CONGESTION_ON_THRESHOLD */ "Total Congestion ON Threshold Register",
    /* TOTAL_DLF_DROP_THRESH_Q1  */ "Total-Q1 BC/DLF Drop Threshold Control Register",
    /* TOTAL_DLF_DROP_THRESH_Q2  */ "Total-Q2 BC/DLF Drop Threshold Control Register",
    /* TOTAL_DLF_DROP_THRESH_Q3  */ "Total-Q3 BC/DLF Drop Threshold Control Register",
    /* TOTAL_DROP_THRESH_Q1      */ "Total-Q1 UC/MC Drop Threshold Control Register",
    /* TOTAL_DROP_THRESH_Q2      */ "Total-Q2 UC/MC Drop Threshold Control Register",
    /* TOTAL_DROP_THRESH_Q3      */ "Total-Q3 UC/MC Drop Threshold Control Register",
    /* TOTAL_HYST_COUNT          */ "Total Hyst Count Register",
    /* TOTAL_HYST_THRESH_Q1      */ "Total-Q1 Hyst/Pause Threshold Control Register",
    /* TOTAL_HYST_THRESH_Q2      */ "Total-Q2 Hyst/Pause Threshold Control Register",
    /* TOTAL_HYST_THRESH_Q3      */ "Total-Q3 Hyst/Pause Threshold Control Register",
    /* TOTAL_LIMIT_THRESHOLD     */ "Total Limit Threshold Register(Not2Release)",
    /* TOTAL_MC_DROP_IMP_THRESH  */ "LAN_to_IMP Multicast Control2 Register",
    /* TOTAL_PAUSE_IMP_THRESH    */ "IMP_to_LAN Control2 Register",
    /* TOTAL_PROTECTION_ON_THRESHOLD */ "Total Protection ON Threshold Register",
    /* TOTAL_REGION_STATUS       */ "Total Region Status Register",
    /* TOTAL_SA_LIMIT_CTL        */ "Total SA Limit Control Register",
    /* TOTAL_SA_LRN_CNTR         */ "Total SA Learned Counter Register",
    /* TRREG_CTRL                */ "Traffic Remarking Control Register",
    /* TRREG_CTRL0               */ "Traffic Remarking Control 0 Register",
    /* TRREG_CTRL1               */ "Traffic Remarking Control 1 Register",
    /* TRREG_CTRL2               */ "Traffic Remarking Control 2 Register",
    /* TRREG_REG_SPARE0          */ "Spare 0 Register (Not2Release)",
    /* TRREG_REG_SPARE1          */ "Spare 1 Register (Not2Release)",
    /* TRUNK_GRP_00_CTL          */ "Trunk Group 0 Port Register",
    /* TRUNK_GRP_01_CTL          */ "Trunk Group 1 Port Register",
    /* TRUNK_GRP_02_CTL          */ "Trunk Group 2 Port Register",
    /* TRUNK_GRP_03_CTL          */ "Trunk Group 3 Port Register",
    /* TRUNK_GRP_04_CTL          */ "Trunk Group 4 Port Register",
    /* TRUNK_GRP_05_CTL          */ "Trunk Group 5 Port Register",
    /* TRUNK_GRP_06_CTL          */ "Trunk Group 6 Port Register",
    /* TRUNK_GRP_07_CTL          */ "Trunk Group 7 Port Register",
    /* TRUNK_GRP_08_CTL          */ "Trunk Group 8 Port Register",
    /* TRUNK_GRP_09_CTL          */ "Trunk Group 9 Port Register",
    /* TRUNK_GRP_10_CTL          */ "Trunk Group 10 Port Register",
    /* TRUNK_GRP_11_CTL          */ "Trunk Group 11 Port Register",
    /* TRUNK_GRP_12_CTL          */ "Trunk Group 12 Port Register",
    /* TRUNK_GRP_13_CTL          */ "Trunk Group 13 Port Register",
    /* TRUNK_GRP_CTL             */ "Trunk Group X Control Register",
    /* TRUNK_REG_SPARE0          */ "Spare 0 Register (Not2Release)",
    /* TRUNK_REG_SPARE1          */ "Spare 1 Register (Not2Release)",
    /* TRUST_C1P_CTL             */ "Trust C1P Control Register",
    /* TRUST_CVID                */ "Trust CVID Registers",
    /* TRUST_CVLAN               */ "VLAN2VLAN Control Registers",
    /* TRUST_DSCP_CTL            */ "Trust DSCP Control Register",
    /* TRUST_S1P_CTL             */ "Trust S1P Control Register",
    /* TS_READ_START_END         */ "Timestamp READ START and END Register",
    /* TXBROADCASTPKTS           */ "Tx Broadcast Packet Counter",
    /* TXCOLLISIONS              */ "Tx Collision Counter",
    /* TXDEFERREDTRANSMIT        */ "Tx Deferred Transmit Counter",
    /* TXDROPPKTS                */ "TX Drop Packet Counter",
    /* TXEXCESSIVECOLLISION      */ "Tx Excessive Collision Counter",
    /* TXFRAMEINDISC             */ "Tx Fram IN Disc Counter",
    /* TXLATECOLLISION           */ "Tx Late Collision Counter",
    /* TXMULTICASTPKTS           */ "Tx Multicast Packet Counter",
    /* TXMULTIPLECOLLISION       */ "Tx Multiple collsion Counter",
    /* TXMULTIPLECOLLISIONS      */ "Tx MultipleCollisions Counter",
    /* TXOCTETS                  */ "Tx Octets",
    /* TXPAUSEPKTS               */ "Tx Pause Packet Counter",
    /* TXPKTS1024TOMAXPKT        */ "Tx 1024 Bytes Octets to Standard Maximum Size Counter",
    /* TXPKTS1024TOMAXPKTOCTETS  */ "Tx 1024 to MaxPkt Bytes Octets Counter",
    /* TXPKTS128TO255OCTETS      */ "Tx 128 to 255 Bytes Octets Counter",
    /* TXPKTS256TO511OCTETS      */ "Tx 256 to 511 Bytes Octets Counter",
    /* TXPKTS512TO1023OCTETS     */ "Tx 512 to 1023 Bytes Octets Counter",
    /* TXPKTS64OCTETS            */ "Tx 64 Bytes Octets Counter",
    /* TXPKTS65TO127OCTETS       */ "Tx 65 to 127 Bytes Octets Counter",
    /* TXPORTCONGESTIONDROP      */ "Tx Port Congestion Drop Packet Counter",
    /* TXQOS0OCTETS              */ "Tx QoS#0 Packet Octets Counter",
    /* TXQOS0PKTS                */ "Tx QoS#0 Packet Counter",
    /* TXQOS1OCTETS              */ "Tx QoS#1 Packet Octets Counter",
    /* TXQOS1PKTS                */ "Tx QoS#1 Packet Counter",
    /* TXQOS2OCTETS              */ "Tx QoS#2 Packet Octets Counter",
    /* TXQOS2PKTS                */ "Tx QoS#2 Packet Counter",
    /* TXQOS3OCTETS              */ "Tx QoS#3 Packet Octets Counter",
    /* TXQOS3PKTS                */ "Tx QoS#3 Packet Counter",
    /* TXQOSOCTETS               */ "Tx QoS Packet Octets Counter",
    /* TXQOSPKTS                 */ "Tx QoS Packet Counter",
    /* TXQPKTQ0                  */ "Tx Q0 Packet Counter",
    /* TXQPKTQ1                  */ "Tx Q1 Packet Counter",
    /* TXQPKTQ2                  */ "Tx Q2 Packet Counter",
    /* TXQPKTQ3                  */ "Tx Q3 Packet Counter",
    /* TXQPKTQ4                  */ "Tx Q4 Packet Counter",
    /* TXQPKTQ5                  */ "Tx Q5 Packet Counter",
    /* TXQPKTQ6                  */ "Tx Q6 Packet Counter",
    /* TXQPKTQ7                  */ "Tx Q7 Packet Counter",
    /* TXQQ0OCTETS               */ "TXQ-Q0 Octets Counter",
    /* TXQQ0PACKET               */ "TXQ-Q0 Packet Counter",
    /* TXQQ1OCTETS               */ "TXQ-Q1 Octets Counter",
    /* TXQQ1PACKET               */ "TXQ-Q1 Packet Counter",
    /* TXQQ2OCTETS               */ "TXQ-Q2 Octets Counter",
    /* TXQQ2PACKET               */ "TXQ-Q2 Packet Counter",
    /* TXQQ3OCTETS               */ "TXQ-Q3 Octets Counter",
    /* TXQQ3PACKET               */ "TXQ-Q3 Packet Counter",
    /* TXQQ4OCTETS               */ "TXQ-Q4 Octets Counter",
    /* TXQQ4PACKET               */ "TXQ-Q4 Packet Counter",
    /* TXQQ5OCTETS               */ "TXQ-Q5 Octets Counter",
    /* TXQQ5PACKET               */ "TXQ-Q5 Packet Counter",
    /* TXQQ6OCTETS               */ "TXQ-Q6 Octets Counter",
    /* TXQQ6PACKET               */ "TXQ-Q6 Packet Counter",
    /* TXQQ7OCTETS               */ "TXQ-Q7 Octets Counter",
    /* TXQQ7PACKET               */ "TXQ-Q7 Packet Counter",
    /* TXQQSEL0CONGESTIONDROP    */ "TXQ_Q Select 0 Congestion Drop Packet Counter Register",
    /* TXQQSEL1CONGESTIONDROP    */ "TXQ_Q Select 1 Congestion Drop Packet Counter",
    /* TXQ_BACKPRESSURE_GE0_CTL  */ "TXQ Backpressure GE0 Port Control Register",
    /* TXQ_BACKPRESSURE_GE1_CTL  */ "TXQ Backpressure GE1 Port Control Register",
    /* TXQ_BACKPRESSURE_GE2_CTL  */ "TXQ Backpressure GE2 Port Control Register",
    /* TXQ_BACKPRESSURE_GE3_CTL  */ "TXQ Backpressure GE3 Port Control Register",
    /* TXQ_BACKPRESSURE_IMP_CTL  */ "TXQ Backpressure IMP Port Control Register",
    /* TXQ_DROP_CNT_COS_SELECT_0 */ "TXQ DROP Count CoS Select 0 Register",
    /* TXQ_DROP_CNT_COS_SELECT_1 */ "TXQ DROP Count CoS Select 1 Register",
    /* TXQ_FLUSH_MODE            */ "TxQ Flush Mode Control Registrer",
    /* TXQ_HYST_A_COUNT          */ "TXQ Hyst A Count Register",
    /* TXQ_HYST_B_COUNT          */ "TXQ Hyst B Count Register",
    /* TXQ_Q0_CONGESTION_ON_THRESHOLD */ "TXQ-Q0 Congestion ON Threshold Register",
    /* TXQ_Q0_OVERS_ON_THRESHOLD */ "TXQ-Q0 OverSubscription ON Threshold Register",
    /* TXQ_Q0_PROTECTION_ON_THRESHOLD */ "TXQ-Q0 Protection ON Threshold Register",
    /* TXQ_Q1_CONGESTION_ON_THRESHOLD */ "TXQ-Q1 Congestion ON Threshold Register",
    /* TXQ_Q1_OVERS_ON_THRESHOLD */ "TXQ-Q1 OverSubscription ON Threshold Register",
    /* TXQ_Q1_PROTECTION_ON_THRESHOLD */ "TXQ-Q1 Protection ON Threshold Register",
    /* TXQ_Q2_CONGESTION_ON_THRESHOLD */ "TXQ-Q2 Congestion ON Threshold Register",
    /* TXQ_Q2_OVERS_ON_THRESHOLD */ "TXQ-Q2 OverSubscription ON Threshold Register",
    /* TXQ_Q2_PROTECTION_ON_THRESHOLD */ "TXQ-Q2 Protection ON Threshold Register",
    /* TXQ_Q3_CONGESTION_ON_THRESHOLD */ "TXQ-Q3 Congestion ON Threshold Register",
    /* TXQ_Q3_OVERS_ON_THRESHOLD */ "TXQ-Q3 OverSubscription ON Threshold Register",
    /* TXQ_Q3_PROTECTION_ON_THRESHOLD */ "TXQ-Q3 Protection ON Threshold Register",
    /* TXQ_Q4_CONGESTION_ON_THRESHOLD */ "TXQ-Q4 Congestion ON Threshold Register",
    /* TXQ_Q4_OVERS_ON_THRESHOLD */ "TXQ-Q4 OverSubscription ON Threshold Register",
    /* TXQ_Q4_PROTECTION_ON_THRESHOLD */ "TXQ-Q4 Protection ON Threshold Register",
    /* TXQ_Q5_CONGESTION_ON_THRESHOLD */ "TXQ-Q5 Congestion ON Threshold Register",
    /* TXQ_Q5_OVERS_ON_THRESHOLD */ "TXQ-Q5 OverSubscription ON Threshold Register",
    /* TXQ_Q5_PROTECTION_ON_THRESHOLD */ "TXQ-Q5 Protection ON Threshold Register",
    /* TXQ_Q6_CONGESTION_ON_THRESHOLD */ "TXQ-Q6 Congestion ON Threshold Register",
    /* TXQ_Q6_OVERS_ON_THRESHOLD */ "TXQ-Q6 OverSubscription ON Threshold Register",
    /* TXQ_Q6_PROTECTION_ON_THRESHOLD */ "TXQ-Q6 Protection ON Threshold Register",
    /* TXQ_Q7_CONGESTION_ON_THRESHOLD */ "TXQ-Q7 Congestion ON Threshold Register",
    /* TXQ_Q7_OVERS_ON_THRESHOLD */ "TXQ-Q7 OverSubscription ON Threshold Register",
    /* TXQ_Q7_PROTECTION_ON_THRESHOLD */ "TXQ-Q7 Protection ON Threshold Register",
    /* TXQ_WEIGHT_QUOTA_SZ       */ "TXQ Weight Quota Size Register",
    /* TXSINGLECOLLISION         */ "Tx Single Collision Counter",
    /* TXSINGLECOLLISIONS        */ "Tx SingleCollisions Counter",
    /* TXUNICASTPKTS             */ "Tx Unicast Packet Counter",
    /* TX_COUNTER                */ "TX Counter Register",
    /* TX_CTL                    */ "Transmit Control Registers",
    /* TX_EQZ_COEF               */ "TX Equalizer Coefficient",
    /* TX_JUMBO_PACKET_COUNTER   */ "Tx Jumbo Packet Counter",
    /* TX_MODE_PORT              */ "Port N TX Event Message Mode1 Selection Registers",
    /* TX_MODE_PORT_IMP          */ "Port 8 TX Event Message Mode1 Selection Registers",
    /* TX_MODE_PORT_P7           */ "Port 7 TX Event Message Mode1 Selection Registers",
    /* TX_PAUSE_PASS             */ "Pause pass Through for TX Registrer",
    /* TX_PORT_0_TS_OFFSET_LSB   */ "Port 0 TX Timestamp Offset LSB Registers",
    /* TX_PORT_0_TS_OFFSET_MSB   */ "Port 0 TX Timestamp Offset MSB Registers",
    /* TX_PORT_1_TS_OFFSET_LSB   */ "Port 1 TX Timestamp Offset LSB Registers",
    /* TX_PORT_1_TS_OFFSET_MSB   */ "Port 1 TX Timestamp Offset MSB Registers",
    /* TX_PORT_2_TS_OFFSET_LSB   */ "Port 2 TX Timestamp Offset LSB Registers",
    /* TX_PORT_2_TS_OFFSET_MSB   */ "Port 2 TX Timestamp Offset MSB Registers",
    /* TX_PORT_3_TS_OFFSET_LSB   */ "Port 3 TX Timestamp Offset LSB Registers",
    /* TX_PORT_3_TS_OFFSET_MSB   */ "Port 3 TX Timestamp Offset MSB Registers",
    /* TX_PORT_4_TS_OFFSET_LSB   */ "Port 4 TX Timestamp Offset LSB Registers",
    /* TX_PORT_4_TS_OFFSET_MSB   */ "Port 4 TX Timestamp Offset MSB Registers",
    /* TX_PORT_5_TS_OFFSET_LSB   */ "Port 5 TX Timestamp Offset LSB Registers",
    /* TX_PORT_5_TS_OFFSET_MSB   */ "Port 5 TX Timestamp Offset MSB Registers",
    /* TX_PORT_7_TS_OFFSET_LSB   */ "Port 7 TX Timestamp Offset LSB Registers",
    /* TX_PORT_7_TS_OFFSET_MSB   */ "Port 7 TX Timestamp Offset MSB Registers",
    /* TX_PORT_8_TS_OFFSET_LSB   */ "Port 8 TX Timestamp Offset LSB Registers",
    /* TX_PORT_8_TS_OFFSET_MSB   */ "Port 8 TX Timestamp Offset MSB Registers",
    /* TX_TS_CAP                 */ "TX SOP Timestamp Capture Enable Registers",
    /* UDF_0_A_0_8               */ "UDF_0_A_N(0~8) for IPv4 Registers",
    /* UDF_0_B_0_8               */ "UDF_0_B_N(0~8) for IPv6 Registers",
    /* UDF_0_C_0_8               */ "UDF_0_C_N(0~8) for none-IP Registers",
    /* UDF_0_D_0_11              */ "UDF_0_D_N(0~11) for IPv6 Chain Rule Registers",
    /* UDF_1_A_0_8               */ "UDF_1_A_N(0~8) for IPv4 Registers",
    /* UDF_1_B_0_8               */ "UDF_1_B_N(0~8) for IPv6 Registers",
    /* UDF_1_C_0_8               */ "UDF_1_C_N(0~8) for none-IP Registers",
    /* UDF_2_A_0_8               */ "UDF_2_A_N(0~8) for IPv4 Registers",
    /* UDF_2_B_0_8               */ "UDF_2_B_N(0~8) for IPv6 Registers",
    /* UDF_2_C_0_8               */ "UDF_2_C_N(0~8) for none-IP Registers",
    /* ULF_DROP_MAP              */ "Unicast Lookup Fail Forward Map Register",
    /* VID_RANGE_CHECKER         */ "VID Range Checker Register",
    /* VLAN2VLAN_CTL             */ "VLAN2VLAN Control Registers",
    /* VLAN_BYPASS_CTL           */ "VLAN Bypass Control Registers",
    /* VLAN_CTRL0                */ "802.1Q VLAN Control 0 Registers",
    /* VLAN_CTRL1                */ "802.1Q VLAN Control 1 Registers",
    /* VLAN_CTRL2                */ "802.1Q VLAN Control 2 Registers",
    /* VLAN_CTRL3                */ "802.1Q VLAN Control 3 Registers",
    /* VLAN_CTRL4                */ "802.1Q VLAN Control 4 Registers",
    /* VLAN_CTRL5                */ "802.1Q VLAN Control 5 Registers",
    /* VLAN_CTRL6                */ "802.1Q VLAN Control 6 Registers",
    /* VLAN_GLOBAL_CTL           */ "VLAN Global Control Registers",
    /* VLAN_ITPID                */ "VLAN 1tags ITPID Registers",
    /* VLAN_MULTI_PORT_ADDR_CTL  */ "VLAN Multiport Address Control Register",
    /* VLAN_OTPID                */ "VLAN 2tags OTPID Registers",
    /* VLAN_REG_SPARE0           */ "Spare 0 Register (Not2Release)",
    /* VLAN_REG_SPARE1           */ "Spare 1 Register (Not2Release)",
    /* VLAN_REMAP                */ "Priority Remap Registers(Internal use only ,NOT for standard release)",
    /* VREG_UNLOCK               */ "Regulator output voltage trim control unlock Register(Not2Release)",
    /* WAN_PORT_SEL              */ "WAN Port select Register",
    /* WAN_SLEEP_TIMER           */ "WAN Port Sleep Timer Register",
    /* WATCH_DOG_CTRL            */ "Watch Dog Control Registrer",
    /* WATCH_DOG_RPT1            */ "Watch Dog Report 1 Registrer",
    /* WATCH_DOG_RPT2            */ "Watch Dog Report 2 Registrer",
    /* WATCH_DOG_RPT3            */ "Watch Dog Report 3 Registrer",
    /* WRED_REG_SPARE0           */ "Spare 0 Register (Not2Release)",
    /* WRED_REG_SPARE1           */ "Spare 1 Register (Not2Release)",
    /* X1K_ANADV                 */ "1000-X Auto-Negotiation Advertisement Register",
    /* X1K_ANEXP                 */ "Auto-Negotiation Expansion Register",
    /* X1K_ANLPA                 */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* X1K_ANNXP                 */ "1000-X Auto-Negotiation Next Page Transmit Register",
    /* X1K_BER_CRC_RXCNT         */ "BER / CRC Error / Receive Packet Counter Register",
    /* X1K_BRCMTST               */ "Indirect Addressing Register",
    /* X1K_CTL1                  */ "1000-X Control Register 1",
    /* X1K_CTL2                  */ "1000-X Control Register 2",
    /* X1K_CTL3                  */ "1000-X Control Register 3",
    /* X1K_CTL4                  */ "1000-X Control Register 4",
    /* X1K_EXT_MIISTS            */ "1000-X IEEE Extended Status Register",
    /* X1K_FORCE_TXD1            */ "Force Transmit Data Register 1",
    /* X1K_FORCE_TXD2            */ "Force Transmit Data Register 2",
    /* X1K_LPNXP                 */ "1000-X Auto-Negotiation Link Partner Ability Register",
    /* X1K_MIICTL                */ "1000-X MII Control Register",
    /* X1K_MIISTS                */ "1000-X MII Status Register",
    /* X1K_PATT_GEN_CTL          */ "Pattern Generator Control Register",
    /* X1K_PATT_GEN_STS          */ "Pattern Generator Status Register",
    /* X1K_PHYIDH                */ "PHY ID High Register",
    /* X1K_PHYIDL                */ "PHY ID LOW Register",
    /* X1K_PRBS_CTL              */ "PRBS Control Register",
    /* X1K_PRBS_STS              */ "PRBS Status Register",
    /* X1K_STS1                  */ "1000-X Status Register 1",
    /* X1K_STS2                  */ "1000-X Status Register 2",
    /* X1K_STS3                  */ "1000-X Status Register 3",
    /* X1K_TST_MOD               */ "Test Mode Register",
    /* XOFF_PORT_HISTORY         */ "XOFF Port History Register(Not2Release)",
    /* XOFF_TRIG_PORT_CTRL       */ "XOFF Trigger Port Control Register",
    "" /* Extra null entry for compiler */
}; /* soc_robo_reg_desc array */
#endif /* !defined(SOC_NO_DESC) */
