;redcode
;assert 1
	SPL 1279, #-1160
	ADD 1279, @-60
	MOV 7197, <-75
	MOV 7197, <-75
	DJN -1, <4746
	SPL @310, 1030
	ADD 1279, @-60
	ADD 1279, @-60
	CMP -401, 4747
	ADD 1279, @-60
	SPL @10, 1020
	DJN -1, <190
	CMP -401, 4747
	DJN -1, <190
	DJN @-71, <4190
	MOV 7197, <-75
	CMP -401, 4747
	DJN -1, <4746
	MOV 7197, <-75
	DJN -1, <4746
	SPL @310, 1030
	DJN -1, <190
	SPL @10, 1020
	DJN -1, <190
	MOV 8828, <-94
	SPL @310, 1030
	DJN -1, <190
	MOV 8828, <-94
	CMP -401, 4747
	SPL @310, 1030
	DJN -1, <190
	DJN -1, <4746
	CMP -401, 4747
	SPL @310, 1030
	SPL @310, 1030
	SPL @10, 1020
	SPL @310, 1030
	DJN -1, <190
	MOV 7197, <-75
	CMP -401, 4747
	DJN -1, <190
	DJN -1, <4746
	CMP -401, 4747
	ADD 1279, @-60
	SPL @10, 1020
	SPL @310, 1037
	MOV 8828, <-94
	SPL @310, 1030
	CMP -401, 4747
	DJN @-71, <4190
	DJN -1, <190
	DJN -1, <4746
	DJN -1, <190
	MOV 8828, <-94
	SPL @10, 1020
	MOV 8828, <-94
	ADD 1279, @-60
