Analysis & Synthesis report for RegistratorePortatile_v2
Mon Mar 25 00:06:30 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. State Machine - |RegistratorePortatile|sdram:SDRAM_Entity|m_next
 11. State Machine - |RegistratorePortatile|sdram:SDRAM_Entity|m_state
 12. State Machine - |RegistratorePortatile|sdram:SDRAM_Entity|i_next
 13. State Machine - |RegistratorePortatile|sdram:SDRAM_Entity|i_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sdram:SDRAM_Entity
 20. Source assignments for Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram
 21. Source assignments for Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram
 22. Source assignments for Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram
 23. Source assignments for Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram
 24. Source assignments for VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated
 25. Parameter Settings for User Entity Instance: SDRAM_pll:SDRAM_PLL_Entity|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity
 27. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity
 28. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|Audio_Bit_Counter:Audio_Out_Bit_Counter
 29. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO
 30. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity
 31. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO
 32. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity
 33. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity
 34. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 35. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity
 36. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 37. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity
 38. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|Slow_Clock_Generator:Clock_Generator_400KHz
 39. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|AudioVideo_Init:Auto_Initialize
 40. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity
 41. Parameter Settings for User Entity Instance: PlayRecord:PlayRecord_Entity
 42. Parameter Settings for User Entity Instance: VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory
 43. Parameter Settings for User Entity Instance: VGA_Adapter:VGA_Adapter_Entity|VGA_Controller:VGAcontroller
 44. Parameter Settings for User Entity Instance: Display:Display_Entity
 45. altpll Parameter Settings by Entity Instance
 46. scfifo Parameter Settings by Entity Instance
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "hex2seg:h3_Entity"
 49. Port Connectivity Checks: "hex2seg:h4_Entity"
 50. Port Connectivity Checks: "BinaryToBcd:SecondsMax"
 51. Port Connectivity Checks: "BinaryToBcd:SecondsCounter|Add3:m6"
 52. Port Connectivity Checks: "BinaryToBcd:SecondsCounter|Add3:m1"
 53. Port Connectivity Checks: "BinaryToBcd:SecondsCounter"
 54. Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity"
 55. Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|Slow_Clock_Generator:Clock_Generator_400KHz"
 56. Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity"
 57. Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity"
 58. Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity"
 59. Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity"
 60. Port Connectivity Checks: "sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 61. Port Connectivity Checks: "sdram:SDRAM_Entity"
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 25 00:06:30 2013    ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; RegistratorePortatile_v2                 ;
; Top-level Entity Name              ; RegistratorePortatile                    ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,468                                    ;
;     Total combinational functions  ; 1,326                                    ;
;     Dedicated logic registers      ; 726                                      ;
; Total registers                    ; 726                                      ;
; Total pins                         ; 142                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 87,040                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+----------------------------------------------------------------------------+-----------------------+--------------------------+
; Option                                                                     ; Setting               ; Default Value            ;
+----------------------------------------------------------------------------+-----------------------+--------------------------+
; Device                                                                     ; EP2C20F484C7          ;                          ;
; Top-level entity name                                                      ; RegistratorePortatile ; RegistratorePortatile_v2 ;
; Family name                                                                ; Cyclone II            ; Stratix II               ;
; Use smart compilation                                                      ; On                    ; Off                      ;
; Maximum processors allowed for parallel compilation                        ; 4                     ;                          ;
; Verilog Show LMF Mapping Messages                                          ; Off                   ;                          ;
; Verilog Version                                                            ; SystemVerilog_2005    ; Verilog_2001             ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                   ; On                       ;
; Use Generated Physical Constraints File                                    ; Off                   ;                          ;
; Auto RAM Replacement                                                       ; Off                   ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; On                    ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                       ;
; Enable compact report table                                                ; Off                   ; Off                      ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                      ;
; Preserve fewer node names                                                  ; On                    ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                      ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto                  ; Auto                     ;
; Safe State Machine                                                         ; Off                   ; Off                      ;
; Extract Verilog State Machines                                             ; On                    ; On                       ;
; Extract VHDL State Machines                                                ; On                    ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                      ;
; Parallel Synthesis                                                         ; Off                   ; Off                      ;
; DSP Block Balancing                                                        ; Auto                  ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                    ; On                       ;
; Power-Up Don't Care                                                        ; On                    ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                      ;
; Remove Duplicate Registers                                                 ; On                    ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                    ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                      ;
; Optimization Technique                                                     ; Balanced              ; Balanced                 ;
; Carry Chain Length                                                         ; 70                    ; 70                       ;
; Auto Carry Chains                                                          ; On                    ; On                       ;
; Auto Open-Drain Pins                                                       ; On                    ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                      ;
; Auto ROM Replacement                                                       ; On                    ; On                       ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                    ; On                       ;
; Strict RAM Replacement                                                     ; Off                   ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                    ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                      ;
; Auto Resource Sharing                                                      ; Off                   ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                      ;
; Timing-Driven Synthesis                                                    ; Off                   ; Off                      ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                    ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation       ;
; HDL message level                                                          ; Level2                ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                   ; 100                      ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                      ;
; Clock MUX Protection                                                       ; On                    ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                      ;
; Block Design Naming                                                        ; Auto                  ; Auto                     ;
; SDC constraint protection                                                  ; Off                   ; Off                      ;
; Synthesis Effort                                                           ; Auto                  ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                       ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                       ;
+----------------------------------------------------------------------------+-----------------------+--------------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; VERIFIED_SAFE            ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                    ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+
; RegistratorePortatile.v                     ; yes             ; User Verilog HDL File        ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/RegistratorePortatile.v                     ;
; Display.vhd                                 ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Display.vhd                                 ;
; PlayRecord.vhd                              ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/PlayRecord.vhd                              ;
; AudioVideo_Init.vhd                         ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/AudioVideo_Init.vhd                         ;
; AudioVideo_Config.vhd                       ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/AudioVideo_Config.vhd                       ;
; Controllori_Audio/Audio_Bit_Counter.vhd     ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Controllori_Audio/Audio_Bit_Counter.vhd     ;
; Controllori_Audio/Audio_Controller.vhd      ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Controllori_Audio/Audio_Controller.vhd      ;
; Controllori_Audio/Audio_In_Deserializer.vhd ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Controllori_Audio/Audio_In_Deserializer.vhd ;
; Controllori_Audio/Audio_Out_Serializer.vhd  ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Controllori_Audio/Audio_Out_Serializer.vhd  ;
; Controllori_Audio/I2C_Controller.vhd        ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Controllori_Audio/I2C_Controller.vhd        ;
; Controllori_Video/VGA_Adapter.vhd           ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Controllori_Video/VGA_Adapter.vhd           ;
; Controllori_Video/VGA_CalcoloIndirizzo.vhd  ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Controllori_Video/VGA_CalcoloIndirizzo.vhd  ;
; Controllori_Video/VGA_Controller.vhd        ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Controllori_Video/VGA_Controller.vhd        ;
; Utils/Clock_Edge.vhd                        ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Utils/Clock_Edge.vhd                        ;
; Utils/SYNC_FIFO.vhd                         ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Utils/SYNC_FIFO.vhd                         ;
; Utils/Slow_Clock_Generator.vhd              ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Utils/Slow_Clock_Generator.vhd              ;
; Utils/hex2seg.vhd                           ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Utils/hex2seg.vhd                           ;
; Utils/Add3.vhd                              ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Utils/Add3.vhd                              ;
; Utils/BinaryToBcd.vhd                       ; yes             ; User VHDL File               ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Utils/BinaryToBcd.vhd                       ;
; Altpll_Generated_Files/sdram.v              ; yes             ; User Verilog HDL File        ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Altpll_Generated_Files/sdram.v              ;
; Altpll_Generated_Files/SDRAM_pll.vhd        ; yes             ; User Wizard-Generated File   ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/Altpll_Generated_Files/SDRAM_pll.vhd        ;
; altpll.tdf                                  ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                                                         ;
; scfifo.tdf                                  ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf                                                         ;
; db/scfifo_vee1.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/scfifo_vee1.tdf                          ;
; db/a_dpfifo_ac71.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/a_dpfifo_ac71.tdf                        ;
; db/altsyncram_d1c1.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/altsyncram_d1c1.tdf                      ;
; db/cmpr_2o8.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/cmpr_2o8.tdf                             ;
; db/cntr_d5b.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/cntr_d5b.tdf                             ;
; db/cntr_q57.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/cntr_q57.tdf                             ;
; db/cntr_e5b.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/cntr_e5b.tdf                             ;
; altsyncram.tdf                              ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;
; db/altsyncram_d8n3.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/altsyncram_d8n3.tdf                      ;
; db/decode_tpa.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/decode_tpa.tdf                           ;
; db/mux_6kb.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/db/mux_6kb.tdf                              ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,468    ;
;                                             ;          ;
; Total combinational functions               ; 1326     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 622      ;
;     -- 3 input functions                    ; 307      ;
;     -- <=2 input functions                  ; 397      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 968      ;
;     -- arithmetic mode                      ; 358      ;
;                                             ;          ;
; Total registers                             ; 726      ;
;     -- Dedicated logic registers            ; 726      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 142      ;
; Total memory bits                           ; 87040    ;
; Total PLLs                                  ; 1        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 752      ;
; Total fan-out                               ; 8603     ;
; Average fan-out                             ; 3.75     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                     ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RegistratorePortatile                                            ; 1326 (170)        ; 726 (115)    ; 87040       ; 0            ; 0       ; 0         ; 142  ; 0            ; |RegistratorePortatile                                                                                                                                                                                                                                  ; work         ;
;    |Audio_Controller:Audio_Controller_Entity|                     ; 558 (5)           ; 288 (3)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity                                                                                                                                                                                         ;              ;
;       |AudioVideo_Config:AudioVideo_Config_Entity|                ; 260 (13)          ; 88 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity                                                                                                                                              ;              ;
;          |AudioVideo_Init:Auto_Initialize|                        ; 120 (120)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|AudioVideo_Init:Auto_Initialize                                                                                                              ;              ;
;          |I2C_Controller:I2C_Controller_Entity|                   ; 111 (111)         ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity                                                                                                         ;              ;
;          |Slow_Clock_Generator:Clock_Generator_400KHz|            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                  ;              ;
;       |Audio_In_Deserializer:Audio_In_Deserializer_Entity|        ; 129 (41)          ; 87 (36)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity                                                                                                                                      ;              ;
;          |Audio_Bit_Counter:Audio_Out_Bit_Counter|                ; 15 (15)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                              ;              ;
;          |SYNC_FIFO:Audio_In_Left_Channel_FIFO|                   ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                 ;              ;
;             |scfifo:Sync_FIFO_Entity|                             ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity                                                                         ;              ;
;                |scfifo_vee1:auto_generated|                       ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated                                              ;              ;
;                   |a_dpfifo_ac71:dpfifo|                          ; 52 (29)           ; 33 (13)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo                         ;              ;
;                      |altsyncram_d1c1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram ;              ;
;                      |cntr_d5b:rd_ptr_msb|                        ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb     ;              ;
;                      |cntr_e5b:wr_ptr|                            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr         ;              ;
;                      |cntr_q57:usedw_counter|                     ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_q57:usedw_counter  ;              ;
;          |SYNC_FIFO:Audio_In_Right_Channel_FIFO|                  ; 21 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                                ;              ;
;             |scfifo:Sync_FIFO_Entity|                             ; 21 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity                                                                        ;              ;
;                |scfifo_vee1:auto_generated|                       ; 21 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated                                             ;              ;
;                   |a_dpfifo_ac71:dpfifo|                          ; 21 (13)           ; 12 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo                        ;              ;
;                      |cntr_q57:usedw_counter|                     ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_q57:usedw_counter ;              ;
;       |Audio_Out_Serializer:Audio_Out_Serializer_Entity|          ; 164 (58)          ; 104 (38)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity                                                                                                                                        ;              ;
;          |SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                  ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                  ;              ;
;             |scfifo:Sync_FIFO_Entity|                             ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity                                                                          ;              ;
;                |scfifo_vee1:auto_generated|                       ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated                                               ;              ;
;                   |a_dpfifo_ac71:dpfifo|                          ; 53 (31)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo                          ;              ;
;                      |altsyncram_d1c1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram  ;              ;
;                      |cntr_d5b:rd_ptr_msb|                        ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb      ;              ;
;                      |cntr_e5b:wr_ptr|                            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr          ;              ;
;                      |cntr_q57:usedw_counter|                     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_q57:usedw_counter   ;              ;
;          |SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                 ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                 ;              ;
;             |scfifo:Sync_FIFO_Entity|                             ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity                                                                         ;              ;
;                |scfifo_vee1:auto_generated|                       ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated                                              ;              ;
;                   |a_dpfifo_ac71:dpfifo|                          ; 53 (31)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo                         ;              ;
;                      |altsyncram_d1c1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram ;              ;
;                      |cntr_d5b:rd_ptr_msb|                        ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb     ;              ;
;                      |cntr_e5b:wr_ptr|                            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr         ;              ;
;                      |cntr_q57:usedw_counter|                     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_q57:usedw_counter  ;              ;
;       |Clock_Edge:ADC_Left_Right_Clock_Edges|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                   ;              ;
;       |Clock_Edge:Bit_Clock_Edges|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Clock_Edge:Bit_Clock_Edges                                                                                                                                                              ;              ;
;       |Clock_Edge:DAC_Left_Right_Clock_Edges|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                   ;              ;
;    |BinaryToBcd:SecondsCounter|                                   ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsCounter                                                                                                                                                                                                       ;              ;
;       |Add3:m1|                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsCounter|Add3:m1                                                                                                                                                                                               ;              ;
;       |Add3:m2|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsCounter|Add3:m2                                                                                                                                                                                               ;              ;
;       |Add3:m3|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsCounter|Add3:m3                                                                                                                                                                                               ;              ;
;       |Add3:m4|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsCounter|Add3:m4                                                                                                                                                                                               ;              ;
;       |Add3:m5|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsCounter|Add3:m5                                                                                                                                                                                               ;              ;
;       |Add3:m7|                                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsCounter|Add3:m7                                                                                                                                                                                               ;              ;
;    |BinaryToBcd:SecondsMax|                                       ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsMax                                                                                                                                                                                                           ;              ;
;       |Add3:m1|                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsMax|Add3:m1                                                                                                                                                                                                   ;              ;
;       |Add3:m2|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsMax|Add3:m2                                                                                                                                                                                                   ;              ;
;       |Add3:m3|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsMax|Add3:m3                                                                                                                                                                                                   ;              ;
;       |Add3:m4|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsMax|Add3:m4                                                                                                                                                                                                   ;              ;
;       |Add3:m5|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsMax|Add3:m5                                                                                                                                                                                                   ;              ;
;       |Add3:m7|                                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|BinaryToBcd:SecondsMax|Add3:m7                                                                                                                                                                                                   ;              ;
;    |Display:Display_Entity|                                       ; 62 (62)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|Display:Display_Entity                                                                                                                                                                                                           ;              ;
;    |PlayRecord:PlayRecord_Entity|                                 ; 87 (87)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|PlayRecord:PlayRecord_Entity                                                                                                                                                                                                     ;              ;
;    |SDRAM_pll:SDRAM_PLL_Entity|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|SDRAM_pll:SDRAM_PLL_Entity                                                                                                                                                                                                       ;              ;
;       |altpll:altpll_component|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|SDRAM_pll:SDRAM_PLL_Entity|altpll:altpll_component                                                                                                                                                                               ;              ;
;    |VGA_Adapter:VGA_Adapter_Entity|                               ; 133 (0)           ; 35 (0)       ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity                                                                                                                                                                                                   ;              ;
;       |VGA_CalcoloIndirizzo:CoordinatesTranslator|                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|VGA_CalcoloIndirizzo:CoordinatesTranslator                                                                                                                                                        ;              ;
;       |VGA_Controller:VGAcontroller|                              ; 51 (31)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|VGA_Controller:VGAcontroller                                                                                                                                                                      ;              ;
;          |VGA_CalcoloIndirizzo:controller_translator|             ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|VGA_Controller:VGAcontroller|VGA_CalcoloIndirizzo:controller_translator                                                                                                                           ;              ;
;       |altsyncram:VideoMemory|                                    ; 62 (0)            ; 10 (0)       ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory                                                                                                                                                                            ;              ;
;          |altsyncram_d8n3:auto_generated|                         ; 62 (0)            ; 10 (10)      ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated                                                                                                                                             ;              ;
;             |decode_tpa:decode2|                                  ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated|decode_tpa:decode2                                                                                                                          ;              ;
;             |decode_tpa:rden_decode|                              ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated|decode_tpa:rden_decode                                                                                                                      ;              ;
;             |mux_6kb:mux3|                                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated|mux_6kb:mux3                                                                                                                                ;              ;
;    |hex2seg:h0_Entity|                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|hex2seg:h0_Entity                                                                                                                                                                                                                ;              ;
;    |hex2seg:h1_Entity|                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|hex2seg:h1_Entity                                                                                                                                                                                                                ;              ;
;    |hex2seg:h3_Entity|                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|hex2seg:h3_Entity                                                                                                                                                                                                                ;              ;
;    |hex2seg:h4_Entity|                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|hex2seg:h4_Entity                                                                                                                                                                                                                ;              ;
;    |sdram:SDRAM_Entity|                                           ; 256 (208)         ; 230 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|sdram:SDRAM_Entity                                                                                                                                                                                                               ;              ;
;       |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module| ; 48 (48)           ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegistratorePortatile|sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                     ;              ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 76800        ; 1            ; 76800        ; 1            ; 76800 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |RegistratorePortatile|sdram:SDRAM_Entity|m_next                             ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RegistratorePortatile|sdram:SDRAM_Entity|m_state                                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |RegistratorePortatile|sdram:SDRAM_Entity|i_next ;
+------------+------------+------------+------------+--------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000   ;
+------------+------------+------------+------------+--------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1            ;
+------------+------------+------------+------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |RegistratorePortatile|sdram:SDRAM_Entity|i_state                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                              ; Reason for Removal                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; sdram:SDRAM_Entity|i_addr[4..5]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                  ;
; Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|low_addressa[0..6]               ; Lost fanout                                                                                                             ;
; Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|rd_ptr_lsb                       ; Lost fanout                                                                                                             ;
; Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr|safe_q[0..6]     ; Lost fanout                                                                                                             ;
; Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0..5] ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[16..17]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                  ;
; sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[16..17]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                  ;
; Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|num_bits_to_transfer[3..7,9..30]                                                                                                                       ; Merged with Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|num_bits_to_transfer[8] ;
; sdram:SDRAM_Entity|i_addr[0..3,6..10]                                                                                                                                                                                                      ; Merged with sdram:SDRAM_Entity|i_addr[11]                                                                               ;
; Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|num_bits_to_transfer[8]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                  ;
; Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|read_byte                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; sdram:SDRAM_Entity|active_dqm[0]                                                                                                                                                                                                           ; Merged with sdram:SDRAM_Entity|active_dqm[1]                                                                            ;
; Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|num_bits_to_transfer[0]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                  ;
; Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|num_bits_to_transfer[31]                                                                                                                               ; Merged with Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|num_bits_to_transfer[1] ;
; sdram:SDRAM_Entity|m_next~9                                                                                                                                                                                                                ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|m_next~10                                                                                                                                                                                                               ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|m_next~13                                                                                                                                                                                                               ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|m_next~14                                                                                                                                                                                                               ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|m_next~16                                                                                                                                                                                                               ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|i_next~4                                                                                                                                                                                                                ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|i_next~5                                                                                                                                                                                                                ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|i_next~6                                                                                                                                                                                                                ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|i_state~14                                                                                                                                                                                                              ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|i_state~15                                                                                                                                                                                                              ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|i_state~16                                                                                                                                                                                                              ; Lost fanout                                                                                                             ;
; sdram:SDRAM_Entity|active_dqm[1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                  ;
; sdram:SDRAM_Entity|m_dqm[0..1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                  ;
; sdram:SDRAM_Entity|m_count[2]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; Total Number of Removed Registers = 83                                                                                                                                                                                                     ;                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                                                            ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+
; sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[16] ; Stuck at GND              ; sdram:SDRAM_Entity|m_dqm[0]            ;
;                                                                                          ; due to stuck port data_in ;                                        ;
; sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[17] ; Stuck at GND              ; sdram:SDRAM_Entity|m_dqm[1]            ;
;                                                                                          ; due to stuck port data_in ;                                        ;
+------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 726   ;
; Number of registers using Synchronous Clear  ; 178   ;
; Number of registers using Synchronous Load   ; 142   ;
; Number of registers using Asynchronous Clear ; 109   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 388   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram:SDRAM_Entity|m_cmd[0]                                                                                                              ; 2       ;
; sdram:SDRAM_Entity|m_cmd[1]                                                                                                              ; 2       ;
; sdram:SDRAM_Entity|m_cmd[2]                                                                                                              ; 2       ;
; sdram:SDRAM_Entity|m_cmd[3]                                                                                                              ; 1       ;
; sdram:SDRAM_Entity|i_addr[11]                                                                                                            ; 10      ;
; sdram:SDRAM_Entity|i_cmd[0]                                                                                                              ; 2       ;
; sdram:SDRAM_Entity|i_cmd[1]                                                                                                              ; 2       ;
; sdram:SDRAM_Entity|i_cmd[2]                                                                                                              ; 2       ;
; sdram:SDRAM_Entity|i_cmd[3]                                                                                                              ; 2       ;
; sdram:SDRAM_Entity|refresh_counter[12]                                                                                                   ; 2       ;
; sdram:SDRAM_Entity|refresh_counter[9]                                                                                                    ; 2       ;
; sdram:SDRAM_Entity|refresh_counter[8]                                                                                                    ; 2       ;
; sdram:SDRAM_Entity|refresh_counter[7]                                                                                                    ; 2       ;
; sdram:SDRAM_Entity|refresh_counter[3]                                                                                                    ; 2       ;
; Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity|current_bit[0]  ; 5       ;
; Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity|current_bit[31] ; 2       ;
; Total number of inverted registers = 16                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|data_in_shift_reg[11]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RegistratorePortatile|VGA_Adapter:VGA_Adapter_Entity|VGA_Controller:VGAcontroller|xCounter[0]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity|current_byte[3]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegistratorePortatile|Display:Display_Entity|delay_counter[2]                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|num_bits_to_transfer[1]                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|m_dqm[1]                                                                                                                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |RegistratorePortatile|vga_x[3]                                                                                                                                           ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity|current_bit[11]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity|current_bit[1]            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|AudioVideo_Init:Auto_Initialize|data_out[3]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|m_bank[1]                                                                                                                       ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |RegistratorePortatile|PlayRecord:PlayRecord_Entity|ram_addr_sig[15]                                                                                                      ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|data_out_shift_reg[19]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|data_to_transfer[1]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|i_count[0]                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RegistratorePortatile|secondsCounter[4]                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|m_addr[11]                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|AudioVideo_Init:Auto_Initialize|data_out[4]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|m_addr[4]                                                                                                                       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|m_addr[0]                                                                                                                       ;
; 12:1               ; 39 bits   ; 312 LEs       ; 0 LEs                ; 312 LEs                ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|active_addr[21]                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|num_bits_to_transfer[31]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RegistratorePortatile|sdram:SDRAM_Entity|m_data[15]                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RegistratorePortatile|Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity|current_bit[31]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RegistratorePortatile|comb                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RegistratorePortatile|Mux2                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RegistratorePortatile|Mux10                                                                                                                                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |RegistratorePortatile|PlayRecord:PlayRecord_Entity|Mux1                                                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |RegistratorePortatile|sdram:SDRAM_Entity|Selector34                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |RegistratorePortatile|sdram:SDRAM_Entity|Selector27                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for sdram:SDRAM_Entity                     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_pll:SDRAM_PLL_Entity|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------+
; Parameter Name                ; Value             ; Type                                        ;
+-------------------------------+-------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                              ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                              ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 4                 ; Signed Integer                              ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                              ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; -167              ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                              ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                     ;
; M                             ; 0                 ; Untyped                                     ;
; N                             ; 1                 ; Untyped                                     ;
; M2                            ; 1                 ; Untyped                                     ;
; N2                            ; 1                 ; Untyped                                     ;
; SS                            ; 1                 ; Untyped                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                     ;
; C0_LOW                        ; 0                 ; Untyped                                     ;
; C1_LOW                        ; 0                 ; Untyped                                     ;
; C2_LOW                        ; 0                 ; Untyped                                     ;
; C3_LOW                        ; 0                 ; Untyped                                     ;
; C4_LOW                        ; 0                 ; Untyped                                     ;
; C5_LOW                        ; 0                 ; Untyped                                     ;
; C6_LOW                        ; 0                 ; Untyped                                     ;
; C7_LOW                        ; 0                 ; Untyped                                     ;
; C8_LOW                        ; 0                 ; Untyped                                     ;
; C9_LOW                        ; 0                 ; Untyped                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                     ;
; C0_PH                         ; 0                 ; Untyped                                     ;
; C1_PH                         ; 0                 ; Untyped                                     ;
; C2_PH                         ; 0                 ; Untyped                                     ;
; C3_PH                         ; 0                 ; Untyped                                     ;
; C4_PH                         ; 0                 ; Untyped                                     ;
; C5_PH                         ; 0                 ; Untyped                                     ;
; C6_PH                         ; 0                 ; Untyped                                     ;
; C7_PH                         ; 0                 ; Untyped                                     ;
; C8_PH                         ; 0                 ; Untyped                                     ;
; C9_PH                         ; 0                 ; Untyped                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                     ;
; L0_LOW                        ; 1                 ; Untyped                                     ;
; L1_LOW                        ; 1                 ; Untyped                                     ;
; G0_LOW                        ; 1                 ; Untyped                                     ;
; G1_LOW                        ; 1                 ; Untyped                                     ;
; G2_LOW                        ; 1                 ; Untyped                                     ;
; G3_LOW                        ; 1                 ; Untyped                                     ;
; E0_LOW                        ; 1                 ; Untyped                                     ;
; E1_LOW                        ; 1                 ; Untyped                                     ;
; E2_LOW                        ; 1                 ; Untyped                                     ;
; E3_LOW                        ; 1                 ; Untyped                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                     ;
; L0_PH                         ; 0                 ; Untyped                                     ;
; L1_PH                         ; 0                 ; Untyped                                     ;
; G0_PH                         ; 0                 ; Untyped                                     ;
; G1_PH                         ; 0                 ; Untyped                                     ;
; G2_PH                         ; 0                 ; Untyped                                     ;
; G3_PH                         ; 0                 ; Untyped                                     ;
; E0_PH                         ; 0                 ; Untyped                                     ;
; E1_PH                         ; 0                 ; Untyped                                     ;
; E2_PH                         ; 0                 ; Untyped                                     ;
; E3_PH                         ; 0                 ; Untyped                                     ;
; M_PH                          ; 0                 ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                              ;
+-------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                             ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                            ;
+------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
; audio_data_width ; 32    ; Signed Integer                                                                                                ;
; bit_counter_init ; 11111 ; Unsigned Binary                                                                                               ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_counter_init ; 11111 ; Unsigned Binary                                                                                                                                       ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                                       ;
; data_depth     ; 128   ; Signed Integer                                                                                                                                       ;
; addr_width     ; 7     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_vee1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                                        ;
; data_depth     ; 128   ; Signed Integer                                                                                                                                        ;
; addr_width     ; 7     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_vee1 ; Untyped                                                                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; audio_data_width ; 32    ; Signed Integer                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                                      ;
; data_depth     ; 128   ; Signed Integer                                                                                                                                      ;
; addr_width     ; 7     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_vee1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                                       ;
; data_depth     ; 128   ; Signed Integer                                                                                                                                       ;
; addr_width     ; 7     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_vee1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                           ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_bits   ; 10         ; Signed Integer                                                                                                                                 ;
; counter_inc    ; 0000000001 ; Unsigned Binary                                                                                                                                ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|AudioVideo_Init:Auto_Initialize ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                               ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------+
; min_rom_address ; 000000    ; Unsigned Binary                                                                                                                    ;
; max_rom_address ; 001010    ; Unsigned Binary                                                                                                                    ;
; aud_line_in_lc  ; 000011000 ; Unsigned Binary                                                                                                                    ;
; aud_line_in_rc  ; 000011000 ; Unsigned Binary                                                                                                                    ;
; aud_line_out_lc ; 001110111 ; Unsigned Binary                                                                                                                    ;
; aud_line_out_rc ; 001110111 ; Unsigned Binary                                                                                                                    ;
; aud_adc_path    ; 000010001 ; Unsigned Binary                                                                                                                    ;
; aud_dac_path    ; 000000110 ; Unsigned Binary                                                                                                                    ;
; aud_power       ; 000000000 ; Unsigned Binary                                                                                                                    ;
; aud_data_format ; 001001101 ; Unsigned Binary                                                                                                                    ;
; aud_sample_ctrl ; 000000000 ; Unsigned Binary                                                                                                                    ;
; aud_set_active  ; 000000001 ; Unsigned Binary                                                                                                                    ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; i2c_bus_mode   ; 0     ; Unsigned Binary                                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PlayRecord:PlayRecord_Entity ;
+--------------------+-------+----------------------------------------------+
; Parameter Name     ; Value ; Type                                         ;
+--------------------+-------+----------------------------------------------+
; st_start           ; 000   ; Unsigned Binary                              ;
; st_rc_audio_wait   ; 001   ; Unsigned Binary                              ;
; st_rc_ram_nextaddr ; 010   ; Unsigned Binary                              ;
; st_rc_ram_wait     ; 011   ; Unsigned Binary                              ;
; st_pl_ram_rd       ; 100   ; Unsigned Binary                              ;
; st_pl_audio_wait   ; 101   ; Unsigned Binary                              ;
; st_pl_ram_nextaddr ; 110   ; Unsigned Binary                              ;
; st_input_check     ; 111   ; Unsigned Binary                              ;
+--------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                         ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_d8n3      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Adapter:VGA_Adapter_Entity|VGA_Controller:VGAcontroller ;
+--------------------+------------+------------------------------------------------------------------------+
; Parameter Name     ; Value      ; Type                                                                   ;
+--------------------+------------+------------------------------------------------------------------------+
; C_VERT_NUM_PIXELS  ; 0111100000 ; Unsigned Binary                                                        ;
; C_VERT_SYNC_START  ; 0111101101 ; Unsigned Binary                                                        ;
; C_VERT_SYNC_END    ; 0111101110 ; Unsigned Binary                                                        ;
; C_VERT_TOTAL_COUNT ; 1000001101 ; Unsigned Binary                                                        ;
; C_HORZ_NUM_PIXELS  ; 1010000000 ; Unsigned Binary                                                        ;
; C_HORZ_SYNC_START  ; 1010010011 ; Unsigned Binary                                                        ;
; C_HORZ_SYNC_END    ; 1011110010 ; Unsigned Binary                                                        ;
; C_HORZ_TOTAL_COUNT ; 1100100000 ; Unsigned Binary                                                        ;
+--------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:Display_Entity ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; sweep_delay    ; 00000000000000000010011100010000 ; Unsigned Binary ;
; xmax           ; 100111111                        ; Unsigned Binary ;
; ymax           ; 11101111                         ; Unsigned Binary ;
; st_ploty       ; '0'                              ; Enumerated      ;
; st_done        ; '1'                              ; Enumerated      ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; SDRAM_pll:SDRAM_PLL_Entity|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                         ;
; Entity Instance            ; Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity|SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 1                                                     ;
;     -- NUMWORDS_A                         ; 76800                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 76800                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hex2seg:h3_Entity" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; hex[3..2] ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hex2seg:h4_Entity" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; hex[3..2] ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryToBcd:SecondsMax"                                                                                                  ;
+----------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity         ; Details                                                                                                ;
+----------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; hundreds       ; Output ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 2 elements in the same dimension ;
; hundreds[1..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+----------------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "BinaryToBcd:SecondsCounter|Add3:m6" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; s_i[3] ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "BinaryToBcd:SecondsCounter|Add3:m1" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; s_i[3] ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryToBcd:SecondsCounter"                                                                                              ;
+----------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity         ; Details                                                                                                ;
+----------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; hundreds       ; Output ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 2 elements in the same dimension ;
; hundreds[1..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+----------------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; i2c_scen ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|Slow_Clock_Generator:Clock_Generator_400KHz" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; ris_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; fal_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity"          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ob_readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ob_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity"                          ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity"                     ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller_Entity"        ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; clear_audio_in_memory          ; Input  ; Info     ; Explicitly unconnected ;
; clear_audio_out_memory         ; Input  ; Info     ; Explicitly unconnected ;
; left_channel_audio_out[16..1]  ; Input  ; Info     ; Stuck at GND           ;
; right_channel_audio_out[16..1] ; Input  ; Info     ; Stuck at GND           ;
; right_channel_audio_in         ; Output ; Info     ; Explicitly unconnected ;
; aud_xck                        ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:SDRAM_Entity"                                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; az_be_n   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; az_cs     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; az_cs[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Mar 25 00:06:02 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RegistratorePortatile -c RegistratorePortatile_v2
Info: Found 1 design units, including 1 entities, in source file registratoreportatile.v
    Info: Found entity 1: RegistratorePortatile
Info: Found 2 design units, including 1 entities, in source file display.vhd
    Info: Found design unit 1: Display-behaviour
    Info: Found entity 1: Display
Info: Found 2 design units, including 1 entities, in source file playrecord.vhd
    Info: Found design unit 1: PlayRecord-behaviour
    Info: Found entity 1: PlayRecord
Info: Found 2 design units, including 1 entities, in source file audiovideo_init.vhd
    Info: Found design unit 1: AudioVideo_Init-behaviour
    Info: Found entity 1: AudioVideo_Init
Info: Found 2 design units, including 1 entities, in source file audiovideo_config.vhd
    Info: Found design unit 1: AudioVideo_Config-behaviour
    Info: Found entity 1: AudioVideo_Config
Info: Found 2 design units, including 1 entities, in source file controllori_audio/audio_bit_counter.vhd
    Info: Found design unit 1: Audio_Bit_Counter-behaviour
    Info: Found entity 1: Audio_Bit_Counter
Info: Found 2 design units, including 1 entities, in source file controllori_audio/audio_controller.vhd
    Info: Found design unit 1: Audio_Controller-behaviour
    Info: Found entity 1: Audio_Controller
Info: Found 2 design units, including 1 entities, in source file controllori_audio/audio_in_deserializer.vhd
    Info: Found design unit 1: Audio_In_Deserializer-behaviour
    Info: Found entity 1: Audio_In_Deserializer
Info: Found 2 design units, including 1 entities, in source file controllori_audio/audio_out_serializer.vhd
    Info: Found design unit 1: Audio_Out_Serializer-behaviour
    Info: Found entity 1: Audio_Out_Serializer
Info: Found 2 design units, including 1 entities, in source file controllori_audio/i2c_controller.vhd
    Info: Found design unit 1: I2C_Controller-behaviour
    Info: Found entity 1: I2C_Controller
Info: Found 2 design units, including 1 entities, in source file controllori_video/vga_adapter.vhd
    Info: Found design unit 1: VGA_Adapter-behaviour
    Info: Found entity 1: VGA_Adapter
Info: Found 2 design units, including 1 entities, in source file controllori_video/vga_calcoloindirizzo.vhd
    Info: Found design unit 1: VGA_CalcoloIndirizzo-behaviour
    Info: Found entity 1: VGA_CalcoloIndirizzo
Info: Found 2 design units, including 1 entities, in source file controllori_video/vga_controller.vhd
    Info: Found design unit 1: VGA_Controller-behaviour
    Info: Found entity 1: VGA_Controller
Info: Found 2 design units, including 1 entities, in source file utils/clock_edge.vhd
    Info: Found design unit 1: Clock_Edge-behaviour
    Info: Found entity 1: Clock_Edge
Info: Found 2 design units, including 1 entities, in source file utils/sync_fifo.vhd
    Info: Found design unit 1: SYNC_FIFO-behaviour
    Info: Found entity 1: SYNC_FIFO
Info: Found 2 design units, including 1 entities, in source file utils/slow_clock_generator.vhd
    Info: Found design unit 1: Slow_Clock_Generator-behaviour
    Info: Found entity 1: Slow_Clock_Generator
Info: Found 2 design units, including 1 entities, in source file utils/hex2seg.vhd
    Info: Found design unit 1: hex2seg-behaviour
    Info: Found entity 1: hex2seg
Info: Found 2 design units, including 1 entities, in source file utils/add3.vhd
    Info: Found design unit 1: Add3-behaviour
    Info: Found entity 1: Add3
Info: Found 2 design units, including 1 entities, in source file utils/binarytobcd.vhd
    Info: Found design unit 1: BinaryToBcd-behaviour
    Info: Found entity 1: BinaryToBcd
Info: Found 1 design units, including 1 entities, in source file altpll_generated_files/audio_clock.v
    Info: Found entity 1: Audio_Clock
Info: Found 2 design units, including 2 entities, in source file altpll_generated_files/sdram.v
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram
Info: Found 2 design units, including 1 entities, in source file altpll_generated_files/sdram_pll.vhd
    Info: Found design unit 1: sdram_pll-SYN
    Info: Found entity 1: SDRAM_pll
Info: Elaborating entity "RegistratorePortatile" for the top level hierarchy
Info: Elaborating entity "SDRAM_pll" for hierarchy "SDRAM_pll:SDRAM_PLL_Entity"
Info: Elaborating entity "altpll" for hierarchy "SDRAM_pll:SDRAM_PLL_Entity|altpll:altpll_component"
Info: Elaborated megafunction instantiation "SDRAM_pll:SDRAM_PLL_Entity|altpll:altpll_component"
Info: Instantiated megafunction "SDRAM_pll:SDRAM_PLL_Entity|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "-167"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "4"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=SDRAM_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "sdram" for hierarchy "sdram:SDRAM_Entity"
Warning (10036): Verilog HDL or VHDL warning at sdram.v(204): object "cmd_all" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram.v(205): object "cmd_code" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram.v(243): object "za_cannotrefresh" assigned a value but never read
Warning (10766): Verilog HDL Synthesis Attribute warning at sdram.v(340): ignoring full_case attribute on case statement with explicit default case item
Warning (10230): Verilog HDL assignment warning at sdram.v(405): truncated value with size 12 to match size of target (8)
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "sdram:SDRAM_Entity|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Warning (10766): Verilog HDL Synthesis Attribute warning at sdram.v(62): ignoring full_case attribute on case statement with explicit default case item
Warning (10230): Verilog HDL assignment warning at sdram.v(93): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sdram.v(94): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdram.v(102): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sdram.v(103): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdram.v(108): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdram.v(109): truncated value with size 32 to match size of target (1)
Warning (10766): Verilog HDL Synthesis Attribute warning at sdram.v(87): ignoring full_case attribute on case statement with explicit default case item
Warning (10766): Verilog HDL Synthesis Attribute warning at sdram.v(123): ignoring full_case attribute on case statement with explicit default case item
Info: Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller_Entity"
Warning (10541): VHDL Signal Declaration warning at Audio_Controller.vhd(40): used implicit default value for signal "AUD_XCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at Audio_Controller.vhd(149): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Audio_Controller.vhd(151): signal "left_channel_read_available" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Audio_Controller.vhd(152): signal "right_channel_read_available" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller_Entity|Clock_Edge:Bit_Clock_Edges"
Info: Elaborating entity "Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity"
Info: Elaborating entity "Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info: Elaborating entity "SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info: Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity"
Info: Elaborated megafunction instantiation "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity"
Info: Instantiated megafunction "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_vee1.tdf
    Info: Found entity 1: scfifo_vee1
Info: Elaborating entity "scfifo_vee1" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ac71.tdf
    Info: Found entity 1: a_dpfifo_ac71
Info: Elaborating entity "a_dpfifo_ac71" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d1c1.tdf
    Info: Found entity 1: altsyncram_d1c1
Info: Elaborating entity "altsyncram_d1c1" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf
    Info: Found entity 1: cmpr_2o8
Info: Elaborating entity "cmpr_2o8" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cmpr_2o8:almost_full_comparer"
Info: Elaborating entity "cmpr_2o8" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cmpr_2o8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf
    Info: Found entity 1: cntr_d5b
Info: Elaborating entity "cntr_d5b" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf
    Info: Found entity 1: cntr_q57
Info: Elaborating entity "cntr_q57" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_q57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info: Found entity 1: cntr_e5b
Info: Elaborating entity "cntr_e5b" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr"
Info: Elaborating entity "Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller_Entity|Audio_Out_Serializer:Audio_Out_Serializer_Entity"
Info: Elaborating entity "AudioVideo_Config" for hierarchy "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity"
Warning (10036): Verilog HDL or VHDL warning at AudioVideo_Config.vhd(118): object "transfer_is_read" assigned a value but never read
Warning (10492): VHDL Process Statement warning at AudioVideo_Config.vhd(295): signal "s_alavon_slave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AudioVideo_Config.vhd(296): signal "valid_operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AudioVideo_Config.vhd(296): signal "auto_init_complete" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AudioVideo_Config.vhd(301): signal "s_alavon_slave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AudioVideo_Config.vhd(303): signal "s_alavon_slave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AudioVideo_Config.vhd(304): signal "transfer_complete" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AudioVideo_Config.vhd(309): signal "s_alavon_slave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Slow_Clock_Generator" for hierarchy "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|Slow_Clock_Generator:Clock_Generator_400KHz"
Info: Elaborating entity "AudioVideo_Init" for hierarchy "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|AudioVideo_Init:Auto_Initialize"
Warning (10492): VHDL Process Statement warning at AudioVideo_Init.vhd(237): signal "rom_address_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AudioVideo_Init.vhd(246): signal "useMicInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "I2C_Controller" for hierarchy "Audio_Controller:Audio_Controller_Entity|AudioVideo_Config:AudioVideo_Config_Entity|I2C_Controller:I2C_Controller_Entity"
Info: Elaborating entity "PlayRecord" for hierarchy "PlayRecord:PlayRecord_Entity"
Info: Elaborating entity "VGA_Adapter" for hierarchy "VGA_Adapter:VGA_Adapter_Entity"
Warning (10540): VHDL Signal Declaration warning at VGA_Adapter.vhd(139): used explicit default value for signal "vcc" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at VGA_Adapter.vhd(140): used explicit default value for signal "gnd" because signal was never assigned a value
Info (10041): Inferred latch for "valid_320x240" at VGA_Adapter.vhd(145)
Info: Elaborating entity "VGA_CalcoloIndirizzo" for hierarchy "VGA_Adapter:VGA_Adapter_Entity|VGA_CalcoloIndirizzo:CoordinatesTranslator"
Info: Elaborating entity "altsyncram" for hierarchy "VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory"
Info: Elaborated megafunction instantiation "VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory"
Info: Instantiated megafunction "VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory" with the following parameter:
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "76800"
    Info: Parameter "numwords_b" = "76800"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_b" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "17"
    Info: Parameter "widthad_b" = "17"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d8n3.tdf
    Info: Found entity 1: altsyncram_d8n3
Info: Elaborating entity "altsyncram_d8n3" for hierarchy "VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf
    Info: Found entity 1: decode_tpa
Info: Elaborating entity "decode_tpa" for hierarchy "VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated|decode_tpa:decode2"
Info: Elaborating entity "decode_tpa" for hierarchy "VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated|decode_tpa:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_6kb.tdf
    Info: Found entity 1: mux_6kb
Info: Elaborating entity "mux_6kb" for hierarchy "VGA_Adapter:VGA_Adapter_Entity|altsyncram:VideoMemory|altsyncram_d8n3:auto_generated|mux_6kb:mux3"
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Adapter:VGA_Adapter_Entity|VGA_Controller:VGAcontroller"
Warning (10540): VHDL Signal Declaration warning at VGA_Controller.vhd(57): used explicit default value for signal "VGA_SYNC" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at VGA_Controller.vhd(149): signal "xCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VGA_Controller.vhd(150): signal "yCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Display" for hierarchy "Display:Display_Entity"
Info: Elaborating entity "BinaryToBcd" for hierarchy "BinaryToBcd:SecondsCounter"
Info: Elaborating entity "Add3" for hierarchy "BinaryToBcd:SecondsCounter|Add3:m1"
Info: Elaborating entity "hex2seg" for hierarchy "hex2seg:h0_Entity"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|altsyncram_d1c1:FIFOram|q_b[15]"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Audio_Controller:Audio_Controller_Entity|comb~synth" feeding internal logic into a wire
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info: 32 registers lost all their fanouts during netlist optimizations. The first 32 are displayed below.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|low_addressa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|low_addressa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|low_addressa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|low_addressa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|low_addressa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|low_addressa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|low_addressa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|rd_ptr_lsb" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr|safe_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr|safe_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_e5b:wr_ptr|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Audio_Controller:Audio_Controller_Entity|Audio_In_Deserializer:Audio_In_Deserializer_Entity|SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO_Entity|scfifo_vee1:auto_generated|a_dpfifo_ac71:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "sdram:SDRAM_Entity|i_state~16" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/RegistratorePortatile_v2.map.smsg
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info: Implemented 1760 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 106 output pins
    Info: Implemented 20 bidirectional pins
    Info: Implemented 1518 logic cells
    Info: Implemented 99 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Mon Mar 25 00:06:30 2013
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Andridocs/Universita/Reti Logiche/Progetto/RegistratorePortatile/RegistratorePortatile_v2.map.smsg.


