// =============================================================================
// Project: RISC-V 6-Stage Pipelined Processor
// Module: alu_control
// Description: ALU Control unit. Decodes alu_op and funct fields into ALU control signals.
// =============================================================================

`timescale 1ns / 1ps

module alu_control (
    input  [1:0] alu_op,
    input  [2:0] funct3,
    input        funct7_5,
    input        lui,
    output reg [3:0] alu_ctrl
);
    wire is_rtype = (alu_op == 2'b10);

    always @(*) begin
        case (alu_op)
            2'b00: alu_ctrl = lui ? 4'b1010 : 4'b0000; // LW/SW/AUIPC -> ADD; LUI -> PASS_B
            2'b01: alu_ctrl = 4'b0001;                 // Branch -> SUB
            
            2'b10, 2'b11: begin // R-type and I-type ALU
                case (funct3)
                    3'b000: alu_ctrl = (is_rtype & funct7_5) ? 4'b0001 : 4'b0000; // ADD/SUB/ADDI
                    3'b001: alu_ctrl = 4'b0101; // SLL/SLLI
                    3'b010: alu_ctrl = 4'b1000; // SLT/SLTI
                    3'b011: alu_ctrl = 4'b1001; // SLTU/SLTIU
                    3'b100: alu_ctrl = 4'b0100; // XOR/XORI
                    3'b101: alu_ctrl = funct7_5 ? 4'b0111 : 4'b0110; // SRA/SRAI or SRL/SRLI
                    3'b110: alu_ctrl = 4'b0011; // OR/ORI
                    3'b111: alu_ctrl = 4'b0010; // AND/ANDI
                    default: alu_ctrl = 4'b0000;
                endcase
            end
            default: alu_ctrl = 4'b0000;
        endcase
    end
endmodule
