read -sv run_verilog_mid/adder_32b_9_88_9acfe62bd6e32af66750cd2b53f2584c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_9acfe62bd6e32af66750cd2b53f2584c_yosys.v
