Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct 15 10:23:25 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 124 register/latch pins with no clock driven by root clock pin: processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 756 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.901        0.000                      0                 4899        0.058        0.000                      0                 4899        3.000        0.000                       0                  1973  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                         ------------       ----------      --------------
clk_fpga_0                                    {0.000 5.000}      10.000          100.000         
processer/processor_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_processor_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         
  clkfbout_processor_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                          3.647        0.000                      0                 2435        0.058        0.000                      0                 2435        4.020        0.000                       0                  1238  
processer/processor_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_processor_clk_wiz_0_0                    1.901        0.000                      0                 2183        0.088        0.000                      0                 2183        3.750        0.000                       0                   731  
  clkfbout_processor_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                      clk_out1_processor_clk_wiz_0_0        2.498        0.000                      0                  771        0.222        0.000                      0                  771  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_fpga_0                      clk_out1_processor_clk_wiz_0_0        3.759        0.000                      0                  281        0.420        0.000                      0                  281  
**async_default**               clk_out1_processor_clk_wiz_0_0  clk_out1_processor_clk_wiz_0_0        7.688        0.000                      0                    3        0.653        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 2.469ns (38.705%)  route 3.910ns (61.295%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.652     2.946    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y96         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.868     4.332    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.150     4.482 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.835     5.317    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.372     5.689 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.088     6.777    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.328     7.105 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.876 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           1.119     8.995    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y102        LUT3 (Prop_lut3_I0_O)        0.330     9.325 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.325    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y102        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.700    12.879    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y102        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)        0.118    12.972    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.966ns (18.517%)  route 4.251ns (81.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.652     2.946    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X37Y96         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          1.636     5.001    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.299     5.300 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          1.395     6.695    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/f_mux_return76_in
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.322     7.141    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X38Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.898     8.163    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.562    12.742    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.934    processer/processor_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 2.680ns (43.207%)  route 3.523ns (56.793%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.652     2.946    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y96         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.868     4.332    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.150     4.482 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.835     5.317    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.372     5.689 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.088     6.777    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.328     7.105 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.085 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.731     8.817    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y102        LUT3 (Prop_lut3_I0_O)        0.332     9.149 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.149    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X30Y102        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.700    12.879    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y102        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)        0.118    12.972    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.581ns (41.704%)  route 3.608ns (58.296%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.652     2.946    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y96         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.868     4.332    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.150     4.482 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.835     5.317    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.372     5.689 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.088     6.777    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.328     7.105 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.817     8.807    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X30Y102        LUT3 (Prop_lut3_I0_O)        0.328     9.135 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.135    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X30Y102        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.700    12.879    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y102        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)        0.118    12.972    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 2.565ns (41.484%)  route 3.618ns (58.516%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.652     2.946    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y96         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.868     4.332    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.150     4.482 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.835     5.317    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.372     5.689 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.088     6.777    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.328     7.105 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.971 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.827     8.798    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y101        LUT3 (Prop_lut3_I0_O)        0.331     9.129 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.129    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.700    12.879    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDRE (Setup_fdre_C_D)        0.118    12.972    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.561ns (42.079%)  route 3.525ns (57.921%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.652     2.946    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y96         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.868     4.332    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.150     4.482 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.835     5.317    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.372     5.689 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.088     6.777    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.328     7.105 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.973 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.734     8.707    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X30Y101        LUT3 (Prop_lut3_I0_O)        0.325     9.032 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.032    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X30Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.700    12.879    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDRE (Setup_fdre_C_D)        0.118    12.972    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.633ns (43.681%)  route 3.395ns (56.319%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.652     2.946    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y96         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.868     4.332    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.150     4.482 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.835     5.317    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.372     5.689 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.088     6.777    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.328     7.105 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.064 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.603     8.668    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y102        LUT3 (Prop_lut3_I0_O)        0.306     8.974 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.974    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y102        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.700    12.879    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y102        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)        0.081    12.935    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.608ns (30.590%)  route 3.649ns (69.410%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.332     6.697    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           0.745     7.566    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X43Y98         LUT5 (Prop_lut5_I2_O)        0.150     7.716 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.572     8.287    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.480    12.659    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y98         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.407    12.327    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.608ns (30.590%)  route 3.649ns (69.410%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.332     6.697    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           0.745     7.566    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X43Y98         LUT5 (Prop_lut5_I2_O)        0.150     7.716 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.572     8.287    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.480    12.659    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y98         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.407    12.327    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.608ns (30.590%)  route 3.649ns (69.410%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.332     6.697    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           0.745     7.566    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X43Y98         LUT5 (Prop_lut5_I2_O)        0.150     7.716 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.572     8.287    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.480    12.659    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y98         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.407    12.327    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  4.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.659     0.995    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.145     1.281    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.326 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     1.326    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X29Y99         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.845     1.211    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.559     0.895    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y97         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.201     1.237    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.845     1.211    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.947    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.130    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.557     0.893    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.166     1.199    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y91         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.824     1.190    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_6/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.158%)  route 0.210ns (52.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.639     0.975    processer/processor_i/axi_gpio_6/U0/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  processer/processor_i/axi_gpio_6/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  processer/processor_i/axi_gpio_6/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.210     1.326    processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.046     1.372 r  processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.372    processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.825     1.191    processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.107     1.263    processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.577     0.913    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.155    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y97         SRL16E                                       r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.845     1.211    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.038    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.557     0.893    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.110     1.144    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X32Y90         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.824     1.190    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.026    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.543     0.879    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y70         FDRE                                         r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.086    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X50Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.131 r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.131    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X50Y70         FDRE                                         r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.809     1.175    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y70         FDRE                                         r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.121     1.013    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.577     0.913    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.059     1.100    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y99         SRL16E                                       r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.845     1.211    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     0.981    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.558     0.894    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.112     1.147    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X32Y94         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.825     1.191    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.027    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.554     0.890    processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.086    processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X41Y88         FDRE                                         r  processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.822     1.188    processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.890    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.075     0.965    processer/processor_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y72    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y70    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y72    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y71    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X47Y70    processer/processor_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y70    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y70    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y70    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y70    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y70    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  processer/processor_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/processor_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/processor_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_processor_clk_wiz_0_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.823ns (20.355%)  route 3.220ns (79.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.812     8.863    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.473    11.476    ConvAccel/controller/Clk
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][0]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.074    11.401    
    SLICE_X35Y68         FDRE (Setup_fdre_C_R)       -0.637    10.764    ConvAccel/controller/filterSet_reg[6][0]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.823ns (20.355%)  route 3.220ns (79.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.812     8.863    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.473    11.476    ConvAccel/controller/Clk
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][10]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.074    11.401    
    SLICE_X35Y68         FDRE (Setup_fdre_C_R)       -0.637    10.764    ConvAccel/controller/filterSet_reg[6][10]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.823ns (20.355%)  route 3.220ns (79.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.812     8.863    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.473    11.476    ConvAccel/controller/Clk
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][1]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.074    11.401    
    SLICE_X35Y68         FDRE (Setup_fdre_C_R)       -0.637    10.764    ConvAccel/controller/filterSet_reg[6][1]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.823ns (20.355%)  route 3.220ns (79.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.812     8.863    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.473    11.476    ConvAccel/controller/Clk
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][6]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.074    11.401    
    SLICE_X35Y68         FDRE (Setup_fdre_C_R)       -0.637    10.764    ConvAccel/controller/filterSet_reg[6][6]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.823ns (20.909%)  route 3.113ns (79.091%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     8.756    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][3]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.074    11.400    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.668    ConvAccel/controller/filterSet_reg[6][3]
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.823ns (20.909%)  route 3.113ns (79.091%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     8.756    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][4]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.074    11.400    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.668    ConvAccel/controller/filterSet_reg[6][4]
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.823ns (20.909%)  route 3.113ns (79.091%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     8.756    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][7]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.074    11.400    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.668    ConvAccel/controller/filterSet_reg[6][7]
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.823ns (20.909%)  route 3.113ns (79.091%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     8.756    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][8]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.074    11.400    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.668    ConvAccel/controller/filterSet_reg[6][8]
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.823ns (20.909%)  route 3.113ns (79.091%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         1.266     6.541    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124     6.665 r  ConvAccel/controller/filterSet[0][15]_i_4/O
                         net (fo=2, routed)           0.412     7.078    ConvAccel/controller/filterSet[0][15]_i_4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.932    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     8.051 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     8.756    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][9]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.074    11.400    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.668    ConvAccel/controller/filterSet_reg[6][9]
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.580ns (12.378%)  route 4.106ns (87.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.684     4.820    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y76         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.276 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         4.106     9.381    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.505 r  ConvAccel/controller/dataSet[5][0]_i_1/O
                         net (fo=1, routed)           0.000     9.505    ConvAccel/controller/dataSet[5][0]_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  ConvAccel/controller/dataSet_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X45Y72         FDRE                                         r  ConvAccel/controller/dataSet_reg[5][0]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.074    11.395    
    SLICE_X45Y72         FDRE (Setup_fdre_C_D)        0.031    11.426    ConvAccel/controller/dataSet_reg[5][0]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  1.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_128_191_15_15/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.637%)  route 0.234ns (62.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.553     0.555    ConvAccel/outputBuffer/Clk
    SLICE_X48Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  ConvAccel/outputBuffer/wbin_reg[2]/Q
                         net (fo=126, routed)         0.234     0.929    ConvAccel/outputBuffer/mem_reg_128_191_15_15/A2
    SLICE_X46Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_15_15/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/outputBuffer/mem_reg_128_191_15_15/WCLK
    SLICE_X46Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_15_15/DP/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X46Y84         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     0.842    ConvAccel/outputBuffer/mem_reg_128_191_15_15/DP
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_128_191_15_15/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.637%)  route 0.234ns (62.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.553     0.555    ConvAccel/outputBuffer/Clk
    SLICE_X48Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  ConvAccel/outputBuffer/wbin_reg[2]/Q
                         net (fo=126, routed)         0.234     0.929    ConvAccel/outputBuffer/mem_reg_128_191_15_15/A2
    SLICE_X46Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_15_15/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/outputBuffer/mem_reg_128_191_15_15/WCLK
    SLICE_X46Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_15_15/SP/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X46Y84         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     0.842    ConvAccel/outputBuffer/mem_reg_128_191_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.701%)  route 0.189ns (57.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.552     0.554    ConvAccel/outputBuffer/Clk
    SLICE_X44Y82         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  ConvAccel/outputBuffer/wbin_reg[4]/Q
                         net (fo=124, routed)         0.189     0.884    ConvAccel/outputBuffer/mem_reg_0_63_6_8/ADDRD4
    SLICE_X42Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/outputBuffer/mem_reg_0_63_6_8/WCLK
    SLICE_X42Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.234     0.585    
    SLICE_X42Y81         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.785    ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.701%)  route 0.189ns (57.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.552     0.554    ConvAccel/outputBuffer/Clk
    SLICE_X44Y82         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  ConvAccel/outputBuffer/wbin_reg[4]/Q
                         net (fo=124, routed)         0.189     0.884    ConvAccel/outputBuffer/mem_reg_0_63_6_8/ADDRD4
    SLICE_X42Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/outputBuffer/mem_reg_0_63_6_8/WCLK
    SLICE_X42Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.234     0.585    
    SLICE_X42Y81         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.785    ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.701%)  route 0.189ns (57.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.552     0.554    ConvAccel/outputBuffer/Clk
    SLICE_X44Y82         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  ConvAccel/outputBuffer/wbin_reg[4]/Q
                         net (fo=124, routed)         0.189     0.884    ConvAccel/outputBuffer/mem_reg_0_63_6_8/ADDRD4
    SLICE_X42Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/outputBuffer/mem_reg_0_63_6_8/WCLK
    SLICE_X42Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.234     0.585    
    SLICE_X42Y81         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.785    ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.701%)  route 0.189ns (57.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.552     0.554    ConvAccel/outputBuffer/Clk
    SLICE_X44Y82         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  ConvAccel/outputBuffer/wbin_reg[4]/Q
                         net (fo=124, routed)         0.189     0.884    ConvAccel/outputBuffer/mem_reg_0_63_6_8/ADDRD4
    SLICE_X42Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/outputBuffer/mem_reg_0_63_6_8/WCLK
    SLICE_X42Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.234     0.585    
    SLICE_X42Y81         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.785    ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.072%)  route 0.152ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[5]/Q
                         net (fo=121, routed)         0.152     0.849    ConvAccel/outputBuffer/mem_reg_0_63_15_15/A5
    SLICE_X46Y83         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.819     0.821    ConvAccel/outputBuffer/mem_reg_0_63_15_15/WCLK
    SLICE_X46Y83         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
                         clock pessimism             -0.252     0.569    
    SLICE_X46Y83         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.739    ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.072%)  route 0.152ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[5]/Q
                         net (fo=121, routed)         0.152     0.849    ConvAccel/outputBuffer/mem_reg_0_63_15_15/A5
    SLICE_X46Y83         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.819     0.821    ConvAccel/outputBuffer/mem_reg_0_63_15_15/WCLK
    SLICE_X46Y83         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/CLK
                         clock pessimism             -0.252     0.569    
    SLICE_X46Y83         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.739    ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.546     0.548    ConvAccel/controller/Clk
    SLICE_X39Y76         FDRE                                         r  ConvAccel/controller/dataSet_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  ConvAccel/controller/dataSet_reg[0][9]/Q
                         net (fo=2, routed)           0.065     0.754    ConvAccel/controller/dataSet_reg_n_0_[0][9]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.799 r  ConvAccel/controller/MULTIPLIER_INPUT[9]_i_1/O
                         net (fo=1, routed)           0.000     0.799    ConvAccel/controller/dataSet[9]
    SLICE_X38Y76         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.811     0.813    ConvAccel/controller/Clk
    SLICE_X38Y76         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X38Y76         FDCE (Hold_fdce_C_D)         0.121     0.682    ConvAccel/controller/MULTIPLIER_INPUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ConvAccel/controller/filterSet_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.549     0.551    ConvAccel/controller/Clk
    SLICE_X39Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  ConvAccel/controller/filterSet_reg[5][0]/Q
                         net (fo=1, routed)           0.087     0.779    ConvAccel/controller/filterSet_reg[5]_5[0]
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.824 r  ConvAccel/controller/MULTIPLICAND_INPUT[32]_i_1/O
                         net (fo=1, routed)           0.000     0.824    ConvAccel/controller/p_0_out[32]
    SLICE_X38Y70         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.815     0.817    ConvAccel/controller/Clk
    SLICE_X38Y70         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[32]/C
                         clock pessimism             -0.253     0.564    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.120     0.684    ConvAccel/controller/MULTIPLICAND_INPUT_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_processor_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    rgray_reg[7]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    rgray_reg[7]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    processer/processor_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y31      ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y28      ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y30      ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y81     ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y83     ConvAccel/controller/CTRL_RST_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y82     ConvAccel/controller/FINALADD_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y84     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y84     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y84     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y84     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y79     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y79     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y79     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y79     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y81     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y81     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y84     ConvAccel/outputBuffer/mem_reg_128_191_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y84     ConvAccel/outputBuffer/mem_reg_128_191_15_15/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84     ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84     ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_processor_clk_wiz_0_0
  To Clock:  clkfbout_processor_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_processor_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    processer/processor_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.730ns (8.694%)  route 7.667ns (91.306%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.652     2.946    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.894     6.296    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.420 r  ConvAccel/outputBuffer/rgray[7]_i_3__0/O
                         net (fo=10, routed)          2.053     8.473    ConvAccel/outputBuffer/rgray[7]_i_3__0_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I1_O)        0.150     8.623 r  ConvAccel/outputBuffer/rgray[6]_i_1__0/O
                         net (fo=2, routed)           2.719    11.343    ConvAccel/outputBuffer/rgraynext[6]
    SLICE_X45Y84         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.022    12.025    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.121    12.146 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.514    12.660    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.255    12.915 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          1.475    14.390    ConvAccel/outputBuffer/outBuffClk
    SLICE_X45Y84         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[6]/C
                         clock pessimism              0.000    14.390    
                         clock uncertainty           -0.266    14.124    
    SLICE_X45Y84         FDCE (Setup_fdce_C_D)       -0.283    13.841    ConvAccel/outputBuffer/rgray_reg[6]
  -------------------------------------------------------------------
                         required time                         13.841    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.842ns (15.225%)  route 4.688ns (84.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.021     6.385    processer/Rst_tri_o[0]
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.299     6.684 r  processer/filterSet[8][15]_i_3/O
                         net (fo=2, routed)           0.806     7.490    ConvAccel/controller/filterSet_reg[8][0]_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  ConvAccel/controller/filterSet[8][15]_i_2/O
                         net (fo=16, routed)          0.861     8.475    ConvAccel/controller/filterSet[8][15]_i_2_n_0
    SLICE_X36Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X36Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[8][6]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.266    11.209    
    SLICE_X36Y68         FDRE (Setup_fdre_C_CE)      -0.169    11.040    ConvAccel/controller/filterSet_reg[8][6]
  -------------------------------------------------------------------
                         required time                         11.040    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.118ns (22.086%)  route 3.944ns (77.914%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.649     2.943    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.393     4.854    processer/cStart_tri_o[0]
    SLICE_X47Y78         LUT2 (Prop_lut2_I0_O)        0.154     5.008 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          1.009     6.017    ConvAccel/controller/RDst19_out
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.327     6.344 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.074    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.812     8.005    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.473    11.476    ConvAccel/controller/Clk
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][0]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.266    11.210    
    SLICE_X35Y68         FDRE (Setup_fdre_C_R)       -0.637    10.573    ConvAccel/controller/filterSet_reg[6][0]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.118ns (22.086%)  route 3.944ns (77.914%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.649     2.943    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.393     4.854    processer/cStart_tri_o[0]
    SLICE_X47Y78         LUT2 (Prop_lut2_I0_O)        0.154     5.008 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          1.009     6.017    ConvAccel/controller/RDst19_out
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.327     6.344 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.074    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.812     8.005    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.473    11.476    ConvAccel/controller/Clk
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][10]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.266    11.210    
    SLICE_X35Y68         FDRE (Setup_fdre_C_R)       -0.637    10.573    ConvAccel/controller/filterSet_reg[6][10]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.118ns (22.086%)  route 3.944ns (77.914%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.649     2.943    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.393     4.854    processer/cStart_tri_o[0]
    SLICE_X47Y78         LUT2 (Prop_lut2_I0_O)        0.154     5.008 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          1.009     6.017    ConvAccel/controller/RDst19_out
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.327     6.344 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.074    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.812     8.005    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.473    11.476    ConvAccel/controller/Clk
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][1]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.266    11.210    
    SLICE_X35Y68         FDRE (Setup_fdre_C_R)       -0.637    10.573    ConvAccel/controller/filterSet_reg[6][1]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.118ns (22.086%)  route 3.944ns (77.914%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.649     2.943    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.393     4.854    processer/cStart_tri_o[0]
    SLICE_X47Y78         LUT2 (Prop_lut2_I0_O)        0.154     5.008 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          1.009     6.017    ConvAccel/controller/RDst19_out
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.327     6.344 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.074    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.812     8.005    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.473    11.476    ConvAccel/controller/Clk
    SLICE_X35Y68         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][6]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.266    11.210    
    SLICE_X35Y68         FDRE (Setup_fdre_C_R)       -0.637    10.573    ConvAccel/controller/filterSet_reg[6][6]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.118ns (22.564%)  route 3.837ns (77.436%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.649     2.943    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.393     4.854    processer/cStart_tri_o[0]
    SLICE_X47Y78         LUT2 (Prop_lut2_I0_O)        0.154     5.008 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          1.009     6.017    ConvAccel/controller/RDst19_out
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.327     6.344 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.074    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     7.898    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][3]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.266    11.209    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.477    ConvAccel/controller/filterSet_reg[6][3]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.118ns (22.564%)  route 3.837ns (77.436%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.649     2.943    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.393     4.854    processer/cStart_tri_o[0]
    SLICE_X47Y78         LUT2 (Prop_lut2_I0_O)        0.154     5.008 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          1.009     6.017    ConvAccel/controller/RDst19_out
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.327     6.344 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.074    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     7.898    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][4]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.266    11.209    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.477    ConvAccel/controller/filterSet_reg[6][4]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.118ns (22.564%)  route 3.837ns (77.436%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.649     2.943    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.393     4.854    processer/cStart_tri_o[0]
    SLICE_X47Y78         LUT2 (Prop_lut2_I0_O)        0.154     5.008 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          1.009     6.017    ConvAccel/controller/RDst19_out
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.327     6.344 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.074    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     7.898    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][7]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.266    11.209    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.477    ConvAccel/controller/filterSet_reg[6][7]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.118ns (22.564%)  route 3.837ns (77.436%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.649     2.943    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.393     4.854    processer/cStart_tri_o[0]
    SLICE_X47Y78         LUT2 (Prop_lut2_I0_O)        0.154     5.008 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          1.009     6.017    ConvAccel/controller/RDst19_out
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.327     6.344 r  ConvAccel/controller/filterSet[0][15]_i_3/O
                         net (fo=8, routed)           0.730     7.074    ConvAccel/controller/filterSet[0][15]_i_3_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.705     7.898    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/controller/Clk
    SLICE_X34Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][8]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.266    11.209    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.732    10.477    ConvAccel/controller/filterSet_reg[6][8]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  2.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/CTRL_RST_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.209ns (41.018%)  route 0.301ns (58.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.555     0.891    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.301     1.355    ConvAccel/controller/newline_tri_o[0]
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.400 r  ConvAccel/controller/CTRL_RST_i_1/O
                         net (fo=1, routed)           0.000     1.400    ConvAccel/controller/CTRL_RST_i_1_n_0
    SLICE_X45Y83         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.819     0.821    ConvAccel/controller/Clk
    SLICE_X45Y83         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.266     1.087    
    SLICE_X45Y83         FDCE (Hold_fdce_C_D)         0.091     1.178    ConvAccel/controller/CTRL_RST_reg
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.438%)  route 0.308ns (59.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.555     0.891    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.308     1.362    ConvAccel/controller/newline_tri_o[0]
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.407 r  ConvAccel/controller/datapointer[25]_i_1/O
                         net (fo=1, routed)           0.000     1.407    ConvAccel/controller/datapointer[25]_i_1_n_0
    SLICE_X49Y83         FDCE                                         r  ConvAccel/controller/datapointer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.819     0.821    ConvAccel/controller/Clk
    SLICE_X49Y83         FDCE                                         r  ConvAccel/controller/datapointer_reg[25]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.266     1.087    
    SLICE_X49Y83         FDCE (Hold_fdce_C_D)         0.091     1.178    ConvAccel/controller/datapointer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/RDst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.591%)  route 0.362ns (63.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.555     0.891    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.362     1.417    ConvAccel/controller/cStart_tri_o[0]
    SLICE_X45Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.462 r  ConvAccel/controller/RDst_i_1/O
                         net (fo=1, routed)           0.000     1.462    ConvAccel/controller/RDst_i_1_n_0
    SLICE_X45Y81         FDCE                                         r  ConvAccel/controller/RDst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/controller/Clk
    SLICE_X45Y81         FDCE                                         r  ConvAccel/controller/RDst_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.266     1.085    
    SLICE_X45Y81         FDCE (Hold_fdce_C_D)         0.092     1.177    ConvAccel/controller/RDst_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.186ns (8.871%)  route 1.911ns (91.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.557     0.893    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.911     2.944    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.045     2.989 r  ConvAccel/outputBuffer/rgray[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.989    ConvAccel/outputBuffer/rgraynext[2]
    SLICE_X44Y86         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.821     2.339    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y86         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[2]/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.266     2.605    
    SLICE_X44Y86         FDCE (Hold_fdce_C_D)         0.092     2.697    ConvAccel/outputBuffer/rgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.254%)  route 0.384ns (64.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.555     0.891    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.384     1.438    ConvAccel/controller/newline_tri_o[0]
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.483 r  ConvAccel/controller/datapointer[26]_i_1/O
                         net (fo=1, routed)           0.000     1.483    ConvAccel/controller/datapointer[26]_i_1_n_0
    SLICE_X49Y83         FDCE                                         r  ConvAccel/controller/datapointer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.819     0.821    ConvAccel/controller/Clk
    SLICE_X49Y83         FDCE                                         r  ConvAccel/controller/datapointer_reg[26]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.266     1.087    
    SLICE_X49Y83         FDCE (Hold_fdce_C_D)         0.092     1.179    ConvAccel/controller/datapointer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.161%)  route 0.385ns (64.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.555     0.891    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.385     1.440    ConvAccel/controller/newline_tri_o[0]
    SLICE_X49Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.485 r  ConvAccel/controller/datapointer[19]_i_1/O
                         net (fo=1, routed)           0.000     1.485    ConvAccel/controller/datapointer[19]_i_1_n_0
    SLICE_X49Y84         FDCE                                         r  ConvAccel/controller/datapointer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/controller/Clk
    SLICE_X49Y84         FDCE                                         r  ConvAccel/controller/datapointer_reg[19]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X49Y84         FDCE (Hold_fdce_C_D)         0.092     1.180    ConvAccel/controller/datapointer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.187ns (8.618%)  route 1.983ns (91.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.557     0.893    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.983     3.016    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X44Y83         LUT4 (Prop_lut4_I2_O)        0.046     3.062 r  ConvAccel/outputBuffer/rgray[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.062    ConvAccel/outputBuffer/rgraynext[0]
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.819     2.337    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[0]/C
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.266     2.603    
    SLICE_X44Y83         FDCE (Hold_fdce_C_D)         0.107     2.710    ConvAccel/outputBuffer/rgray_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.186ns (8.510%)  route 2.000ns (91.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.557     0.893    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.000     3.033    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X42Y86         LUT6 (Prop_lut6_I2_O)        0.045     3.078 r  ConvAccel/outputBuffer/rbin[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.078    ConvAccel/outputBuffer/rbinnext[3]
    SLICE_X42Y86         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.821     2.339    ConvAccel/outputBuffer/outBuffClk
    SLICE_X42Y86         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[3]/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.266     2.605    
    SLICE_X42Y86         FDCE (Hold_fdce_C_D)         0.120     2.725    ConvAccel/outputBuffer/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.186ns (8.576%)  route 1.983ns (91.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.557     0.893    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.983     3.016    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X44Y83         LUT4 (Prop_lut4_I2_O)        0.045     3.061 r  ConvAccel/outputBuffer/rbin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.061    ConvAccel/outputBuffer/rbinnext[1]
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.819     2.337    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[1]/C
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.266     2.603    
    SLICE_X44Y83         FDCE (Hold_fdce_C_D)         0.091     2.694    ConvAccel/outputBuffer/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.819%)  route 0.448ns (68.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.555     0.891    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.448     1.502    ConvAccel/controller/newline_tri_o[0]
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.547 r  ConvAccel/controller/datapointer[27]_i_1/O
                         net (fo=1, routed)           0.000     1.547    ConvAccel/controller/datapointer[27]_i_1_n_0
    SLICE_X49Y83         FDCE                                         r  ConvAccel/controller/datapointer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.819     0.821    ConvAccel/controller/Clk
    SLICE_X49Y83         FDCE                                         r  ConvAccel/controller/datapointer_reg[27]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.266     1.087    
    SLICE_X49Y83         FDCE (Hold_fdce_C_D)         0.092     1.179    ConvAccel/controller/datapointer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.419ns (10.684%)  route 3.503ns (89.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.503     6.867    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X44Y78         FDCE                                         f  ConvAccel/controller/MULTIPLIER_INPUT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X44Y78         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[11]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.266    11.206    
    SLICE_X44Y78         FDCE (Recov_fdce_C_CLR)     -0.580    10.626    ConvAccel/controller/MULTIPLIER_INPUT_reg[11]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.419ns (10.684%)  route 3.503ns (89.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.503     6.867    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X44Y78         FDCE                                         f  ConvAccel/controller/MULTIPLIER_INPUT_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X44Y78         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[27]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.266    11.206    
    SLICE_X44Y78         FDCE (Recov_fdce_C_CLR)     -0.580    10.626    ConvAccel/controller/MULTIPLIER_INPUT_reg[27]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[43]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.419ns (10.684%)  route 3.503ns (89.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.503     6.867    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X44Y78         FDCE                                         f  ConvAccel/controller/MULTIPLIER_INPUT_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X44Y78         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[43]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.266    11.206    
    SLICE_X44Y78         FDCE (Recov_fdce_C_CLR)     -0.580    10.626    ConvAccel/controller/MULTIPLIER_INPUT_reg[43]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterpointer_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.419ns (10.792%)  route 3.464ns (89.208%))
  Logic Levels:           0  
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.464     6.828    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y76         FDCE                                         f  ConvAccel/controller/filterpointer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X40Y76         FDCE                                         r  ConvAccel/controller/filterpointer_reg[12]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/controller/filterpointer_reg[12]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterpointer_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.419ns (10.792%)  route 3.464ns (89.208%))
  Logic Levels:           0  
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.464     6.828    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y76         FDCE                                         f  ConvAccel/controller/filterpointer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X40Y76         FDCE                                         r  ConvAccel/controller/filterpointer_reg[13]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/controller/filterpointer_reg[13]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterpointer_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.419ns (10.792%)  route 3.464ns (89.208%))
  Logic Levels:           0  
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.464     6.828    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y76         FDCE                                         f  ConvAccel/controller/filterpointer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X40Y76         FDCE                                         r  ConvAccel/controller/filterpointer_reg[14]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/controller/filterpointer_reg[14]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterpointer_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.419ns (10.792%)  route 3.464ns (89.208%))
  Logic Levels:           0  
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.464     6.828    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y76         FDCE                                         f  ConvAccel/controller/filterpointer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X40Y76         FDCE                                         r  ConvAccel/controller/filterpointer_reg[15]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/controller/filterpointer_reg[15]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.419ns (10.922%)  route 3.417ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.417     6.781    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X43Y84         FDCE                                         f  ConvAccel/outputBuffer/wbin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.476    11.479    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[7]/C
                         clock pessimism              0.000    11.479    
                         clock uncertainty           -0.266    11.213    
    SLICE_X43Y84         FDCE (Recov_fdce_C_CLR)     -0.580    10.633    ConvAccel/outputBuffer/wbin_reg[7]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.419ns (10.922%)  route 3.417ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.417     6.781    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X43Y84         FDCE                                         f  ConvAccel/outputBuffer/wbin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.476    11.479    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[8]/C
                         clock pessimism              0.000    11.479    
                         clock uncertainty           -0.266    11.213    
    SLICE_X43Y84         FDCE (Recov_fdce_C_CLR)     -0.580    10.633    ConvAccel/outputBuffer/wbin_reg[8]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.419ns (11.358%)  route 3.270ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.651     2.945    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         3.270     6.634    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X43Y85         FDCE                                         f  ConvAccel/outputBuffer/wbin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.477    11.480    ConvAccel/outputBuffer/Clk
    SLICE_X43Y85         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[6]/C
                         clock pessimism              0.000    11.480    
                         clock uncertainty           -0.266    11.214    
    SLICE_X43Y85         FDCE (Recov_fdce_C_CLR)     -0.580    10.634    ConvAccel/outputBuffer/wbin_reg[6]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  4.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.439%)  route 0.338ns (72.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.338     1.358    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X47Y80         FDCE                                         f  ConvAccel/controller/datapointer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.816     0.818    ConvAccel/controller/Clk
    SLICE_X47Y80         FDCE                                         r  ConvAccel/controller/datapointer_reg[13]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.266     1.084    
    SLICE_X47Y80         FDCE (Remov_fdce_C_CLR)     -0.146     0.938    ConvAccel/controller/datapointer_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.439%)  route 0.338ns (72.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.338     1.358    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X47Y80         FDCE                                         f  ConvAccel/controller/datapointer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.816     0.818    ConvAccel/controller/Clk
    SLICE_X47Y80         FDCE                                         r  ConvAccel/controller/datapointer_reg[14]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.266     1.084    
    SLICE_X47Y80         FDCE (Remov_fdce_C_CLR)     -0.146     0.938    ConvAccel/controller/datapointer_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.439%)  route 0.338ns (72.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.338     1.358    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X47Y80         FDCE                                         f  ConvAccel/controller/datapointer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.816     0.818    ConvAccel/controller/Clk
    SLICE_X47Y80         FDCE                                         r  ConvAccel/controller/datapointer_reg[15]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.266     1.084    
    SLICE_X47Y80         FDCE (Remov_fdce_C_CLR)     -0.146     0.938    ConvAccel/controller/datapointer_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.128ns (6.227%)  route 1.928ns (93.773%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.928     2.947    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X44Y83         FDCE                                         f  ConvAccel/outputBuffer/rbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.819     2.337    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[1]/C
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.266     2.603    
    SLICE_X44Y83         FDCE (Remov_fdce_C_CLR)     -0.146     2.457    ConvAccel/outputBuffer/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.128ns (6.227%)  route 1.928ns (93.773%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.928     2.947    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X44Y83         FDCE                                         f  ConvAccel/outputBuffer/rbin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.819     2.337    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[5]/C
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.266     2.603    
    SLICE_X44Y83         FDCE (Remov_fdce_C_CLR)     -0.146     2.457    ConvAccel/outputBuffer/rbin_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.128ns (6.227%)  route 1.928ns (93.773%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.928     2.947    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X44Y83         FDCE                                         f  ConvAccel/outputBuffer/rbin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.819     2.337    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[6]/C
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.266     2.603    
    SLICE_X44Y83         FDCE (Remov_fdce_C_CLR)     -0.146     2.457    ConvAccel/outputBuffer/rbin_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.128ns (6.227%)  route 1.928ns (93.773%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.928     2.947    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X44Y83         FDCE                                         f  ConvAccel/outputBuffer/rgray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.819     2.337    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[0]/C
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.266     2.603    
    SLICE_X44Y83         FDCE (Remov_fdce_C_CLR)     -0.146     2.457    ConvAccel/outputBuffer/rgray_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.128ns (6.227%)  route 1.928ns (93.773%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.928     2.947    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X44Y83         FDCE                                         f  ConvAccel/outputBuffer/rgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.819     2.337    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[4]/C
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.266     2.603    
    SLICE_X44Y83         FDCE (Remov_fdce_C_CLR)     -0.146     2.457    ConvAccel/outputBuffer/rgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.128ns (6.227%)  route 1.928ns (93.773%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.928     2.947    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X44Y83         FDCE                                         f  ConvAccel/outputBuffer/rgray_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.819     2.337    ConvAccel/outputBuffer/outBuffClk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[5]/C
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.266     2.603    
    SLICE_X44Y83         FDCE (Remov_fdce_C_CLR)     -0.146     2.457    ConvAccel/outputBuffer/rgray_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.128ns (6.170%)  route 1.947ns (93.830%))
  Logic Levels:           0  
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.556     0.892    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.947     2.966    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X45Y84         FDCE                                         f  ConvAccel/outputBuffer/rbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.820     2.338    ConvAccel/outputBuffer/outBuffClk
    SLICE_X45Y84         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[2]/C
                         clock pessimism              0.000     2.338    
                         clock uncertainty            0.266     2.604    
    SLICE_X45Y84         FDCE (Remov_fdce_C_CLR)     -0.146     2.458    ConvAccel/outputBuffer/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_processor_clk_wiz_0_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.681%)  route 1.195ns (67.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.646     1.649    ConvAccel/controller/Clk
    SLICE_X45Y83         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.456     2.105 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.414     2.519    ConvAccel/controller/CTRL_RST
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     2.643 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.780     3.424    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X43Y82         FDCE                                         f  ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.474    11.477    ConvAccel/matrixAccel/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism              0.114    11.591    
                         clock uncertainty           -0.074    11.517    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405    11.112    ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.740%)  route 1.043ns (64.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.646     1.649    ConvAccel/controller/Clk
    SLICE_X45Y83         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.456     2.105 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.414     2.519    ConvAccel/controller/CTRL_RST
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     2.643 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.629     3.272    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X40Y81         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/matrixAccel/Clk
    SLICE_X40Y81         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism              0.114    11.589    
                         clock uncertainty           -0.074    11.515    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.110    ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         11.110    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.740%)  route 1.043ns (64.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.646     1.649    ConvAccel/controller/Clk
    SLICE_X45Y83         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.456     2.105 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.414     2.519    ConvAccel/controller/CTRL_RST
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     2.643 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.629     3.272    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X40Y81         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.472    11.475    ConvAccel/matrixAccel/Clk
    SLICE_X40Y81         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism              0.114    11.589    
                         clock uncertainty           -0.074    11.515    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.110    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.110    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                  7.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.482%)  route 0.405ns (68.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.553     0.555    ConvAccel/controller/Clk
    SLICE_X45Y83         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     0.696 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.147     0.843    ConvAccel/controller/CTRL_RST
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.888 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.258     1.146    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X40Y81         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/matrixAccel/Clk
    SLICE_X40Y81         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.482%)  route 0.405ns (68.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.553     0.555    ConvAccel/controller/Clk
    SLICE_X45Y83         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     0.696 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.147     0.843    ConvAccel/controller/CTRL_RST
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.888 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.258     1.146    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X40Y81         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/matrixAccel/Clk
    SLICE_X40Y81         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.679%)  route 0.441ns (70.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.553     0.555    ConvAccel/controller/Clk
    SLICE_X45Y83         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     0.696 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.147     0.843    ConvAccel/controller/CTRL_RST
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.888 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.293     1.181    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X43Y82         FDCE                                         f  ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1239, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.818     0.820    ConvAccel/matrixAccel/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism             -0.234     0.586    
    SLICE_X43Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.688    





