/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [20:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_16z;
  wire [23:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~celloutsig_1_11z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_5z = ~celloutsig_1_4z[5];
  assign celloutsig_0_4z = ~(in_data[38] ^ celloutsig_0_2z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z ^ in_data[4]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[10] ^ celloutsig_0_0z[1]);
  assign celloutsig_1_0z = ! in_data[126:100];
  assign celloutsig_1_11z = ! { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_14z = in_data[113:109] < celloutsig_1_4z[4:0];
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_12z } < celloutsig_0_5z[11:3];
  assign celloutsig_0_21z = { celloutsig_0_5z[19:9], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_17z } < { in_data[48:46], celloutsig_0_10z };
  assign celloutsig_1_18z = { in_data[139:125], celloutsig_1_8z, 1'h0, celloutsig_1_11z, 1'h0, celloutsig_1_11z, 1'h0 } % { 1'h1, celloutsig_1_4z[8:4], 1'h1, celloutsig_1_2z, celloutsig_1_2z, 1'h0, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_16z = celloutsig_0_10z[16:12] % { 1'h1, celloutsig_0_10z[12:10], celloutsig_0_13z };
  assign celloutsig_1_16z = - { celloutsig_1_4z[12:3], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_12z = - in_data[7:2];
  assign celloutsig_0_25z = - { celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_1_4z = - { in_data[189:173], celloutsig_1_0z, 1'h1 };
  assign celloutsig_1_10z = - { celloutsig_1_8z[1:0], celloutsig_1_3z, 1'h0, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_5z[6:3] !== { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[57:49] !== in_data[41:33];
  assign celloutsig_0_22z = { in_data[95:92], celloutsig_0_17z } !== { celloutsig_0_10z[11:8], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z } !== in_data[54:52];
  assign celloutsig_0_17z = & in_data[86:77];
  assign celloutsig_1_3z = & in_data[146:137];
  assign celloutsig_0_0z = in_data[70:58] >>> in_data[88:76];
  assign celloutsig_0_3z = { celloutsig_0_0z[8], celloutsig_0_2z, celloutsig_0_1z } >>> { celloutsig_0_0z[1:0], celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[20:4], celloutsig_0_2z } >>> { celloutsig_0_0z[5:1], celloutsig_0_0z };
  assign celloutsig_1_8z = in_data[137:134] >>> { in_data[157:156], 1'h1, celloutsig_1_2z };
  assign celloutsig_0_24z = celloutsig_0_10z[15:9] ^ celloutsig_0_10z[8:2];
  assign celloutsig_1_6z = ~((in_data[103] & celloutsig_1_2z) | celloutsig_1_5z);
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 21'h000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = { in_data[61:42], celloutsig_0_1z };
  assign { out_data[151:128], out_data[96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
