 Info: Initializing timer in CLOCK_SYN_MODE
Information: The stitching and editing of coupling caps is turned OFF for design 'pulpissimo6.dlib:pulpissimo_placment_6.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 206991, routed nets = 1003, across physical hierarchy nets = 0, parasitics cached nets = 1074, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : clock qor
        -type summary
Design : pulpissimo
Version: O-2018.06-SP1
Date   : Mon Sep 29 05:49:22 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner fast ====
===========================================

================================================== Summary Table for Corner fast ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_fast
soc_clk                                 M,D     28794     14      699   5282.64   5906.05      0.88      0.07         0         1
 sys_clk_core                             G     10588     10      228   1784.35   1832.12      0.56      0.07         0         0
pref_clk                                M,D      1956     15       85    451.87    574.62      0.92      0.11         0         3
 per_per_clk                              G      1936     10       64    367.24    422.39      0.55      0.45         0         3
tck                                     M,D       727      6       22    203.57    209.41      0.34      0.03         0         1
 inverted_tck                             G         2      2        0      0.00      2.54      0.10      0.00         0         0
ref_clk                                 M,D         4      1        1      2.54      2.54      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                      31481     15      807   5940.62   6692.63      0.92      0.45         0         5


===========================================
==== Summary Reporting for Corner slow ====
===========================================

================================================== Summary Table for Corner slow ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_slow
soc_clk                                 M,D     28794     14      699   5282.64   5906.05      0.91      0.08         0        17
 sys_clk_core                             G     10588     10      228   1784.35   1832.12      0.58      0.08         0         4
pref_clk                                M,D      1956     15       85    451.87    574.62      0.95      0.12         0         6
 per_per_clk                              G      1936     10       64    367.24    422.39      0.58      0.47         0         6
tck                                     M,D       727      6       22    203.57    209.41      0.36      0.03         0         1
 inverted_tck                             G         2      2        0      0.00      2.54      0.11      0.00         0         0
ref_clk                                 M,D         4      1        1      2.54      2.54      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                      31481     15      807   5940.62   6692.63      0.95      0.47         0        24


1
