vhdl-sources += clock.vhd

ifeq ($(hwdep),xilinx)
vhdl-sources += clock_output_xilinx.vhd
else
vhdl-sources += clock_output_generic.vhd
endif
