// Seed: 3329086077
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wire id_3,
    input wire id_4,
    input tri id_5,
    input wire id_6,
    input wand id_7
);
  always @(id_4) cover (id_6);
  assign module_1.id_9 = 0;
  wire  id_9;
  logic id_10;
  parameter id_11 = 1;
  logic id_12;
  ;
  wire id_13 = id_12;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    output wire id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wor id_10,
    input supply0 id_11,
    input tri0 id_12,
    output supply0 id_13,
    output logic id_14,
    output wor id_15,
    input uwire id_16,
    input wor id_17,
    output tri0 id_18
);
  always @(posedge id_3 or id_12) id_14 = id_17;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_18,
      id_5,
      id_1,
      id_3,
      id_4,
      id_11
  );
endmodule
