GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\ALU.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\CLK_Div.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\Cpu5_5.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\INTERRUPT.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\MUX4.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\OR2.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\PC.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\RAM.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\REGFILE.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\UC.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\matrice.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\stack.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\top.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\gowin_prom\gowin_prom.v'
Analyzing Verilog file 'C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\MUXdeux.v'
Compiling module 'top'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\top.v":1)
Compiling module 'CLK_Div'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\CLK_Div.v":1)
Compiling module 'CPU5_5'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\Cpu5_5.v":1)
Compiling module 'ALU'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\ALU.v":1)
Compiling module 'PC'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\PC.v":1)
Compiling module 'REGFILE'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\REGFILE.v":1)
Compiling module 'UC'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\UC.v":1)
Extracting RAM for identifier 'UCrom'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\UC.v":19)
Compiling module 'stack'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\stack.v":1)
Compiling module 'INTERRUPT'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\INTERRUPT.v":1)
Compiling module 'MUX4'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\MUX4.v":1)
Compiling module 'MUXdeux'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\MUXdeux.v":1)
Compiling module 'RAM'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\RAM.v":1)
Extracting RAM for identifier 'data'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\RAM.v":8)
Compiling module 'Gowin_pROM'("C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\gowin_prom\gowin_prom.v":10)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\impl\gwsynthesis\CPU5_5.vg" completed
[100%] Generate report file "C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\impl\gwsynthesis\CPU5_5_syn.rpt.html" completed
GowinSynthesis finish
