#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 14:17:00 2024
# Process ID: 22532
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38860 D:\NEW\TYUT\FPGA\Code\1_Learning\PL\3_GoldDivision\RGB\uart_ram_tft\uart_ram_tft.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 777.531 ; gain = 183.375
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_ram_TFT_send_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/RAM_DISPLAY.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/CrazyBird.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_ram_TFT_send_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PLL_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PLL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/sim/RAM_DISPLAY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_DISPLAY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/disp_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/ram_to_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_to_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ram_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_receive_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_to_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_to_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sim_1/new/uart_ram_TFT_send_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ram_TFT_send_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c80a87f6753431487e4ad23d9ee0973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_ram_TFT_send_tb_behav xil_defaultlib.uart_ram_TFT_send_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'baud_rate' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_receive_1
Compiling module xil_defaultlib.uart_to_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_DISPLAY
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.my_PLL_clk_wiz
Compiling module xil_defaultlib.my_PLL
Compiling module xil_defaultlib.ram_to_display
Compiling module xil_defaultlib.disp_driver
Compiling module xil_defaultlib.uart_ram_TFT
Compiling module xil_defaultlib.uart_ram_TFT_send_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_ram_TFT_send_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_ram_TFT_send_tb_behav -key {Behavioral:sim_1:Functional:uart_ram_TFT_send_tb} -tclbatch {uart_ram_TFT_send_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source uart_ram_TFT_send_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module uart_ram_TFT_send_tb.uart_ram_TFT_sim_send.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_ram_TFT_send_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 815.988 ; gain = 7.617
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/RAM}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/ram_to_display}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/disp_driver}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_ram_TFT_send_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/RAM_DISPLAY.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/CrazyBird.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_ram_TFT_send_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c80a87f6753431487e4ad23d9ee0973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_ram_TFT_send_tb_behav xil_defaultlib.uart_ram_TFT_send_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'baud_rate' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module uart_ram_TFT_send_tb.uart_ram_TFT_sim_send.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 849.473 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 857.281 ; gain = 7.809
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 857.281 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 14:20:55 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
[Sat Mar 30 14:20:55 2024] Launched impl_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/runme.log
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 870.770 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1736.441 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1736.441 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1872.262 ; gain = 1001.492
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305B4A1ABCD
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2933.664 ; gain = 905.363
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_ram_TFT_send_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/RAM_DISPLAY.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/CrazyBird.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_ram_TFT_send_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c80a87f6753431487e4ad23d9ee0973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_ram_TFT_send_tb_behav xil_defaultlib.uart_ram_TFT_send_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'baud_rate' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_ram_TFT_send_tb_behav -key {Behavioral:sim_1:Functional:uart_ram_TFT_send_tb} -tclbatch {uart_ram_TFT_send_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source uart_ram_TFT_send_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module uart_ram_TFT_send_tb.uart_ram_TFT_sim_send.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_ram_TFT_send_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2972.062 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/RAM}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/ram_to_display}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/disp_driver}} 
run all
run: Time (s): cpu = 00:00:55 ; elapsed = 00:03:39 . Memory (MB): peak = 2981.582 ; gain = 6.262
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_ram_TFT_send_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/RAM_DISPLAY.mif'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/CrazyBird.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_ram_TFT_send_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PLL_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PLL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/sim/RAM_DISPLAY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_DISPLAY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/disp_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/ram_to_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_to_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ram_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_receive_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_to_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_to_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sim_1/new/uart_ram_TFT_send_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ram_TFT_send_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c80a87f6753431487e4ad23d9ee0973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_ram_TFT_send_tb_behav xil_defaultlib.uart_ram_TFT_send_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'baud_rate' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_receive_1
Compiling module xil_defaultlib.uart_to_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_DISPLAY
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.my_PLL_clk_wiz
Compiling module xil_defaultlib.my_PLL
Compiling module xil_defaultlib.ram_to_display
Compiling module xil_defaultlib.disp_driver
Compiling module xil_defaultlib.uart_ram_TFT
Compiling module xil_defaultlib.uart_ram_TFT_send_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_ram_TFT_send_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module uart_ram_TFT_send_tb.uart_ram_TFT_sim_send.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2981.582 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2981.582 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 14:41:22 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
[Sat Mar 30 14:41:22 2024] Launched impl_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3000:arm' GDB server: 

open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305B4A1ABCD
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
