
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 10.94

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_scalar_fp.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _233_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    44    0.56    2.05    1.19    5.19 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  2.05    0.00    5.19 ^ stage_is_scalar_fp.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.19   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_is_scalar_fp.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.52    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -5.19   data arrival time
-----------------------------------------------------------------------------
                                  4.67   slack (MET)


Startpoint: stage_is_scalar.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_scalar.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_is_scalar.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.08    0.38    0.38 v stage_is_scalar.internal_data[1]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         is_scalar_op_exe (net)
                  0.08    0.00    0.38 v _361_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.08    0.46 ^ _361_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _165_ (net)
                  0.09    0.00    0.46 ^ _362_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.06    0.06    0.52 v _362_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _022_ (net)
                  0.06    0.00    0.52 v stage_is_scalar.internal_data[1]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_is_scalar.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _233_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    44    0.56    2.05    1.19    5.19 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  2.05    0.00    5.19 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.19   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.75   19.25   library recovery time
                                 19.25   data required time
-----------------------------------------------------------------------------
                                 19.25   data required time
                                 -5.19   data arrival time
-----------------------------------------------------------------------------
                                 14.06   slack (MET)


Startpoint: instruction_id[14] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     4    0.20    0.00    0.00    4.00 ^ instruction_id[14] (in)
                                         instruction_id[14] (net)
                  0.00    0.00    4.00 ^ _223_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     9    0.13    0.49    0.31    4.31 v _223_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _050_ (net)
                  0.49    0.00    4.31 v _224_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.33    4.64 v _224_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _051_ (net)
                  0.11    0.00    4.64 v _225_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     5    0.07    0.43    0.28    4.92 ^ _225_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _052_ (net)
                  0.43    0.00    4.92 ^ _232_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     2    0.01    0.20    0.14    5.06 v _232_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         int_rf_wr_en_id (net)
                  0.20    0.00    5.06 v int_rf_wr_en_id (out)
                                  5.06   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.06   data arrival time
-----------------------------------------------------------------------------
                                 10.94   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _233_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    44    0.56    2.05    1.19    5.19 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  2.05    0.00    5.19 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.19   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.75   19.25   library recovery time
                                 19.25   data required time
-----------------------------------------------------------------------------
                                 19.25   data required time
                                 -5.19   data arrival time
-----------------------------------------------------------------------------
                                 14.06   slack (MET)


Startpoint: instruction_id[14] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     4    0.20    0.00    0.00    4.00 ^ instruction_id[14] (in)
                                         instruction_id[14] (net)
                  0.00    0.00    4.00 ^ _223_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     9    0.13    0.49    0.31    4.31 v _223_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _050_ (net)
                  0.49    0.00    4.31 v _224_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.33    4.64 v _224_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _051_ (net)
                  0.11    0.00    4.64 v _225_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     5    0.07    0.43    0.28    4.92 ^ _225_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _052_ (net)
                  0.43    0.00    4.92 ^ _232_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     2    0.01    0.20    0.14    5.06 v _232_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         int_rf_wr_en_id (net)
                  0.20    0.00    5.06 v int_rf_wr_en_id (out)
                                  5.06   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.06   data arrival time
-----------------------------------------------------------------------------
                                 10.94   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.06e-03   1.63e-05   2.52e-08   2.07e-03  69.6%
Combinational          6.14e-04   2.91e-04   4.59e-08   9.05e-04  30.4%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-03   3.07e-04   2.04e-07   2.98e-03 100.0%
                          89.7%      10.3%       0.0%
