$comment
	File created using the following command:
		vcd file output_ports.msim.vcd -direction
$end
$date
	Wed Mar 31 07:09:31 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module output_ports_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ reset $end
$var reg 1 % writen $end
$var wire 1 & port_out_00 [7] $end
$var wire 1 ' port_out_00 [6] $end
$var wire 1 ( port_out_00 [5] $end
$var wire 1 ) port_out_00 [4] $end
$var wire 1 * port_out_00 [3] $end
$var wire 1 + port_out_00 [2] $end
$var wire 1 , port_out_00 [1] $end
$var wire 1 - port_out_00 [0] $end
$var wire 1 . port_out_01 [7] $end
$var wire 1 / port_out_01 [6] $end
$var wire 1 0 port_out_01 [5] $end
$var wire 1 1 port_out_01 [4] $end
$var wire 1 2 port_out_01 [3] $end
$var wire 1 3 port_out_01 [2] $end
$var wire 1 4 port_out_01 [1] $end
$var wire 1 5 port_out_01 [0] $end
$var wire 1 6 port_out_02 [7] $end
$var wire 1 7 port_out_02 [6] $end
$var wire 1 8 port_out_02 [5] $end
$var wire 1 9 port_out_02 [4] $end
$var wire 1 : port_out_02 [3] $end
$var wire 1 ; port_out_02 [2] $end
$var wire 1 < port_out_02 [1] $end
$var wire 1 = port_out_02 [0] $end
$var wire 1 > sampler $end
$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var tri1 1 B devclrn $end
$var tri1 1 C devpor $end
$var tri1 1 D devoe $end
$var wire 1 E port_out_00[0]~output_o $end
$var wire 1 F port_out_00[1]~output_o $end
$var wire 1 G port_out_00[2]~output_o $end
$var wire 1 H port_out_00[3]~output_o $end
$var wire 1 I port_out_00[4]~output_o $end
$var wire 1 J port_out_00[5]~output_o $end
$var wire 1 K port_out_00[6]~output_o $end
$var wire 1 L port_out_00[7]~output_o $end
$var wire 1 M port_out_01[0]~output_o $end
$var wire 1 N port_out_01[1]~output_o $end
$var wire 1 O port_out_01[2]~output_o $end
$var wire 1 P port_out_01[3]~output_o $end
$var wire 1 Q port_out_01[4]~output_o $end
$var wire 1 R port_out_01[5]~output_o $end
$var wire 1 S port_out_01[6]~output_o $end
$var wire 1 T port_out_01[7]~output_o $end
$var wire 1 U port_out_02[0]~output_o $end
$var wire 1 V port_out_02[1]~output_o $end
$var wire 1 W port_out_02[2]~output_o $end
$var wire 1 X port_out_02[3]~output_o $end
$var wire 1 Y port_out_02[4]~output_o $end
$var wire 1 Z port_out_02[5]~output_o $end
$var wire 1 [ port_out_02[6]~output_o $end
$var wire 1 \ port_out_02[7]~output_o $end
$var wire 1 ] clock~input_o $end
$var wire 1 ^ clock~inputclkctrl_outclk $end
$var wire 1 _ data_in[0]~input_o $end
$var wire 1 ` reset~input_o $end
$var wire 1 a reset~inputclkctrl_outclk $end
$var wire 1 b address[0]~input_o $end
$var wire 1 c address[6]~input_o $end
$var wire 1 d writen~input_o $end
$var wire 1 e address[7]~input_o $end
$var wire 1 f address[2]~input_o $end
$var wire 1 g address[4]~input_o $end
$var wire 1 h address[5]~input_o $end
$var wire 1 i address[3]~input_o $end
$var wire 1 j U3~0_combout $end
$var wire 1 k U3~1_combout $end
$var wire 1 l address[1]~input_o $end
$var wire 1 m U3~2_combout $end
$var wire 1 n port_out_00[0]~reg0_q $end
$var wire 1 o data_in[1]~input_o $end
$var wire 1 p port_out_00[1]~reg0_q $end
$var wire 1 q data_in[2]~input_o $end
$var wire 1 r port_out_00[2]~reg0_q $end
$var wire 1 s data_in[3]~input_o $end
$var wire 1 t port_out_00[3]~reg0_q $end
$var wire 1 u data_in[4]~input_o $end
$var wire 1 v port_out_00[4]~reg0_q $end
$var wire 1 w data_in[5]~input_o $end
$var wire 1 x port_out_00[5]~reg0feeder_combout $end
$var wire 1 y port_out_00[5]~reg0_q $end
$var wire 1 z data_in[6]~input_o $end
$var wire 1 { port_out_00[6]~reg0_q $end
$var wire 1 | data_in[7]~input_o $end
$var wire 1 } port_out_00[7]~reg0feeder_combout $end
$var wire 1 ~ port_out_00[7]~reg0_q $end
$var wire 1 !! U4~0_combout $end
$var wire 1 "! port_out_01[0]~reg0_q $end
$var wire 1 #! port_out_01[1]~reg0_q $end
$var wire 1 $! port_out_01[2]~reg0_q $end
$var wire 1 %! port_out_01[3]~reg0_q $end
$var wire 1 &! port_out_01[4]~reg0_q $end
$var wire 1 '! port_out_01[5]~reg0feeder_combout $end
$var wire 1 (! port_out_01[5]~reg0_q $end
$var wire 1 )! port_out_01[6]~reg0_q $end
$var wire 1 *! port_out_01[7]~reg0feeder_combout $end
$var wire 1 +! port_out_01[7]~reg0_q $end
$var wire 1 ,! port_out_02[0]~reg0feeder_combout $end
$var wire 1 -! U5~0_combout $end
$var wire 1 .! port_out_02[0]~reg0_q $end
$var wire 1 /! port_out_02[1]~reg0_q $end
$var wire 1 0! port_out_02[2]~reg0_q $end
$var wire 1 1! port_out_02[3]~reg0feeder_combout $end
$var wire 1 2! port_out_02[3]~reg0_q $end
$var wire 1 3! port_out_02[4]~reg0feeder_combout $end
$var wire 1 4! port_out_02[4]~reg0_q $end
$var wire 1 5! port_out_02[5]~reg0feeder_combout $end
$var wire 1 6! port_out_02[5]~reg0_q $end
$var wire 1 7! port_out_02[6]~reg0feeder_combout $end
$var wire 1 8! port_out_02[6]~reg0_q $end
$var wire 1 9! port_out_02[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11100010 !
0"
b11111111 #
0$
0%
0-
0,
0+
0*
0)
0(
0'
0&
05
04
03
02
01
00
0/
0.
0=
0<
0;
0:
09
08
07
06
x>
0?
1@
xA
1B
1C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
1c
0d
1e
0f
0g
1h
0i
1j
0k
1l
0m
0n
1o
0p
1q
0r
1s
0t
1u
0v
1w
1x
0y
1z
0{
1|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
1*!
0+!
1,!
0-!
0.!
0/!
00!
11!
02!
13!
04!
15!
06!
17!
08!
09!
$end
#10000
1"
1]
1^
0>
#20000
0"
0]
0^
1>
#30000
1"
1]
1^
0>
#40000
1$
0"
1`
0]
1a
0^
1>
#50000
1%
1"
1d
1]
1^
0>
1k
1-!
#60000
0"
0]
0^
1>
#70000
1"
1]
1^
0>
19!
18!
16!
14!
12!
10!
1/!
1.!
1\
1[
1Z
1Y
1X
1W
1V
1U
16
17
18
19
1:
1;
1<
1=
#80000
0$
0"
0`
0]
0a
0^
1>
09!
08!
06!
04!
02!
00!
0/!
0.!
0\
0[
0Z
0Y
0X
0W
0V
0U
06
07
08
09
0:
0;
0<
0=
#90000
1"
1]
1^
0>
#100000
0%
0"
0d
0]
0^
1>
0k
0-!
#110000
1"
1]
1^
0>
#120000
1$
0"
1`
0]
1a
0^
1>
#130000
1"
1]
1^
0>
#140000
0"
0]
0^
1>
#150000
1%
1"
1d
1]
1^
0>
1k
1-!
#160000
0$
0"
0`
0]
0a
0^
1>
#170000
1"
1]
1^
0>
#180000
0"
0]
0^
1>
#190000
1"
1]
1^
0>
#200000
0%
1$
0"
0d
1`
0]
1a
0^
1>
0k
0-!
#210000
1"
1]
1^
0>
#220000
0"
0]
0^
1>
#230000
1"
1]
1^
0>
#240000
0$
0"
0`
0]
0a
0^
1>
#250000
1%
1"
1d
1]
1^
0>
1k
1-!
#260000
0"
0]
0^
1>
#270000
1"
1]
1^
0>
#280000
1$
0"
1`
0]
1a
0^
1>
#290000
1"
1]
1^
0>
19!
18!
16!
14!
12!
10!
1/!
1.!
1\
1[
1Z
1Y
1X
1W
1V
1U
16
17
18
19
1:
1;
1<
1=
#300000
0%
0"
0d
0]
0^
1>
0k
0-!
#310000
1"
1]
1^
0>
#319000
b1100010 !
b100010 !
b10 !
b0 !
0l
0h
0c
0e
1>
0j
#320000
0$
0"
0`
0]
0a
0^
0>
09!
08!
06!
04!
02!
00!
0/!
0.!
0\
0[
0Z
0Y
0X
0W
0V
0U
06
07
08
09
0:
0;
0<
0=
#330000
1"
1]
1^
1>
#340000
0"
0]
0^
0>
#350000
1%
1"
1d
1]
1^
1>
#360000
1$
0"
1`
0]
1a
0^
0>
#370000
1"
1]
1^
1>
#380000
0"
0]
0^
0>
#390000
1"
1]
1^
1>
#400000
