
LARIX_Software_150907.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00020ac8  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08020ac8  0c020ac8  00028ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000d48  08020ad8  0c020ad8  00028ad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00038000  2**0
                  ALLOC
  4 .data         00000988  20000000  0c021820  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 USB_RAM       00000208  20000988  0c0221a8  00030988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000d3c  20000b90  0c0223b0  00030b90  2**2
                  ALLOC
  7 .debug_aranges 000011b0  00000000  00000000  00030b90  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00038047  00000000  00000000  00031d40  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000063b7  00000000  00000000  00069d87  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00034c52  00000000  00000000  0007013e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00003e88  00000000  00000000  000a4d90  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000ab371  00000000  00000000  000a8c18  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000056b8  00000000  00000000  00153f89  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000e00  00000000  00000000  00159648  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 00001550  00000000  00000000  0015a448  2**0
                  CONTENTS, READONLY
 16 .debug_macro  0003cdcc  00000000  00000000  0015b998  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 2f 52 00 08 3f 52 00 08     ......../R..?R..
 8000010:	4f 52 00 08 5f 52 00 08 6f 52 00 08 00 00 00 00     OR.._R..oR......
	...
 800002c:	7f 52 00 08 8f 52 00 08 00 00 00 00 9f 52 00 08     .R...R.......R..
 800003c:	af 52 00 08 bf 52 00 08 cf 52 00 08 df 52 00 08     .R...R...R...R..
 800004c:	ef 52 00 08 ff 52 00 08 0f 53 00 08 1f 53 00 08     .R...R...S...S..
 800005c:	2f 53 00 08 3f 53 00 08 00 00 00 00 00 00 00 00     /S..?S..........
 800006c:	00 00 00 00 4f 53 00 08 00 00 00 00 5f 53 00 08     ....OS......_S..
 800007c:	6f 53 00 08 7f 53 00 08 8f 53 00 08 9f 53 00 08     oS...S...S...S..
 800008c:	af 53 00 08 bf 53 00 08 cf 53 00 08 df 53 00 08     .S...S...S...S..
 800009c:	ef 53 00 08 ff 53 00 08 0f 54 00 08 1f 54 00 08     .S...S...T...T..
 80000ac:	2f 54 00 08 3f 54 00 08 4f 54 00 08 5f 54 00 08     /T..?T..OT.._T..
 80000bc:	6f 54 00 08 7f 54 00 08 8f 54 00 08 9f 54 00 08     oT...T...T...T..
 80000cc:	af 54 00 08 bf 54 00 08 cf 54 00 08 df 54 00 08     .T...T...T...T..
 80000dc:	ef 54 00 08 ff 54 00 08 0f 55 00 08 1f 55 00 08     .T...T...U...U..
 80000ec:	2f 55 00 08 3f 55 00 08 4f 55 00 08 5f 55 00 08     /U..?U..OU.._U..
 80000fc:	6f 55 00 08 7f 55 00 08 8d 55 00 08 9b 55 00 08     oU...U...U...U..
 800010c:	a9 55 00 08 b7 55 00 08 c5 55 00 08 d3 55 00 08     .U...U...U...U..
 800011c:	e1 55 00 08 ef 55 00 08 fd 55 00 08 0b 56 00 08     .U...U...U...V..
 800012c:	19 56 00 08 27 56 00 08 35 56 00 08 43 56 00 08     .V..'V..5V..CV..
 800013c:	51 56 00 08 5f 56 00 08 6d 56 00 08 7b 56 00 08     QV.._V..mV..{V..
 800014c:	89 56 00 08 97 56 00 08 a5 56 00 08 b3 56 00 08     .V...V...V...V..
 800015c:	c1 56 00 08 00 00 00 00 00 00 00 00 00 00 00 00     .V..............
 800016c:	00 00 00 00 cf 56 00 08 dd 56 00 08 eb 56 00 08     .....V...V...V..
 800017c:	f9 56 00 08 07 57 00 08 15 57 00 08 23 57 00 08     .V...W...W..#W..
 800018c:	31 57 00 08 3f 57 00 08 4d 57 00 08 5b 57 00 08     1W..?W..MW..[W..
 800019c:	69 57 00 08 77 57 00 08 85 57 00 08 93 57 00 08     iW..wW...W...W..
 80001ac:	a1 57 00 08 af 57 00 08 bd 57 00 08 cb 57 00 08     .W...W...W...W..
 80001bc:	d9 57 00 08 e7 57 00 08 f5 57 00 08 03 58 00 08     .W...W...W...X..
 80001cc:	11 58 00 08 1f 58 00 08 2d 58 00 08 3b 58 00 08     .X...X..-X..;X..
 80001dc:	00 00 00 00 49 58 00 08 57 58 00 08 65 58 00 08     ....IX..WX..eX..
 80001ec:	73 58 00 08 81 58 00 08 00 00 00 00 8f 58 00 08     sX...X.......X..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08005a59 	.word	0x08005a59

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080151f5 	.word	0x080151f5

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c021820 	.word	0x0c021820
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000988 	.word	0x00000988
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c0221a8 	.word	0x0c0221a8
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000b90 	.word	0x20000b90
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000d3c 	.word	0x00000d3c
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	0801a161 	.word	0x0801a161
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08006899 	.word	0x08006899
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <I2Cdev_writeBytes>:
 */

#include "I2Cdev.h"

bool I2Cdev_writeBytes(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	70f9      	strb	r1, [r7, #3]
 80002d2:	70ba      	strb	r2, [r7, #2]
 80002d4:	707b      	strb	r3, [r7, #1]
	I2C001_DataType data1;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80002d6:	f04f 0304 	mov.w	r3, #4
 80002da:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = (devAddr | I2C_WRITE);
 80002dc:	78fb      	ldrb	r3, [r7, #3]
 80002de:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80002e0:	f04f 0301 	mov.w	r3, #1
 80002e4:	61fb      	str	r3, [r7, #28]
 80002e6:	e019      	b.n	800031c <I2Cdev_writeBytes+0x54>
	{
		if (cnt%I2C_TimeOut==0)
 80002e8:	69fa      	ldr	r2, [r7, #28]
 80002ea:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80002ee:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80002f2:	fb83 1302 	smull	r1, r3, r3, r2
 80002f6:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80002fa:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80002fe:	1acb      	subs	r3, r1, r3
 8000300:	f241 3188 	movw	r1, #5000	; 0x1388
 8000304:	fb01 f303 	mul.w	r3, r1, r3
 8000308:	1ad3      	subs	r3, r2, r3
 800030a:	2b00      	cmp	r3, #0
 800030c:	d102      	bne.n	8000314 <I2Cdev_writeBytes+0x4c>
			return (bool)FALSE;
 800030e:	f04f 0300 	mov.w	r3, #0
 8000312:	e0ae      	b.n	8000472 <I2Cdev_writeBytes+0x1aa>
{
	I2C001_DataType data1;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
	data1.Data1.Data = (devAddr | I2C_WRITE);
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000314:	69fb      	ldr	r3, [r7, #28]
 8000316:	f103 0301 	add.w	r3, r3, #1
 800031a:	61fb      	str	r3, [r7, #28]
 800031c:	f107 0308 	add.w	r3, r7, #8
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	4619      	mov	r1, r3
 8000324:	f014 fc9c 	bl	8014c60 <I2C001_WriteData>
 8000328:	4603      	mov	r3, r0
 800032a:	f083 0301 	eor.w	r3, r3, #1
 800032e:	b2db      	uxtb	r3, r3
 8000330:	2b00      	cmp	r3, #0
 8000332:	d1d9      	bne.n	80002e8 <I2Cdev_writeBytes+0x20>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
 8000334:	f04f 0300 	mov.w	r3, #0
 8000338:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = regAddr;
 800033a:	78bb      	ldrb	r3, [r7, #2]
 800033c:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800033e:	f04f 0301 	mov.w	r3, #1
 8000342:	61bb      	str	r3, [r7, #24]
 8000344:	e019      	b.n	800037a <I2Cdev_writeBytes+0xb2>
	{
		if (cnt%I2C_TimeOut==0)
 8000346:	69ba      	ldr	r2, [r7, #24]
 8000348:	f648 33ad 	movw	r3, #35757	; 0x8bad
 800034c:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000350:	fb83 1302 	smull	r1, r3, r3, r2
 8000354:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000358:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800035c:	1acb      	subs	r3, r1, r3
 800035e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000362:	fb01 f303 	mul.w	r3, r1, r3
 8000366:	1ad3      	subs	r3, r2, r3
 8000368:	2b00      	cmp	r3, #0
 800036a:	d102      	bne.n	8000372 <I2Cdev_writeBytes+0xaa>
			return (bool)FALSE;
 800036c:	f04f 0300 	mov.w	r3, #0
 8000370:	e07f      	b.n	8000472 <I2Cdev_writeBytes+0x1aa>
			return (bool)FALSE;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
	data1.Data1.Data = regAddr;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000372:	69bb      	ldr	r3, [r7, #24]
 8000374:	f103 0301 	add.w	r3, r3, #1
 8000378:	61bb      	str	r3, [r7, #24]
 800037a:	f107 0308 	add.w	r3, r7, #8
 800037e:	6878      	ldr	r0, [r7, #4]
 8000380:	4619      	mov	r1, r3
 8000382:	f014 fc6d 	bl	8014c60 <I2C001_WriteData>
 8000386:	4603      	mov	r3, r0
 8000388:	f083 0301 	eor.w	r3, r3, #1
 800038c:	b2db      	uxtb	r3, r3
 800038e:	2b00      	cmp	r3, #0
 8000390:	d1d9      	bne.n	8000346 <I2Cdev_writeBytes+0x7e>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	for(int i=0; i<length; i++)
 8000392:	f04f 0300 	mov.w	r3, #0
 8000396:	617b      	str	r3, [r7, #20]
 8000398:	e035      	b.n	8000406 <I2Cdev_writeBytes+0x13e>
	{
		data1.Data1.TDF_Type = I2C_TDF_MTxData;
 800039a:	f04f 0300 	mov.w	r3, #0
 800039e:	727b      	strb	r3, [r7, #9]
		data1.Data1.Data = data[i];
 80003a0:	697b      	ldr	r3, [r7, #20]
 80003a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80003a4:	18d3      	adds	r3, r2, r3
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	723b      	strb	r3, [r7, #8]
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80003aa:	f04f 0301 	mov.w	r3, #1
 80003ae:	613b      	str	r3, [r7, #16]
 80003b0:	e019      	b.n	80003e6 <I2Cdev_writeBytes+0x11e>
		{
			if (cnt%I2C_TimeOut==0)
 80003b2:	693a      	ldr	r2, [r7, #16]
 80003b4:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80003b8:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80003bc:	fb83 1302 	smull	r1, r3, r3, r2
 80003c0:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80003c4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80003c8:	1acb      	subs	r3, r1, r3
 80003ca:	f241 3188 	movw	r1, #5000	; 0x1388
 80003ce:	fb01 f303 	mul.w	r3, r1, r3
 80003d2:	1ad3      	subs	r3, r2, r3
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d102      	bne.n	80003de <I2Cdev_writeBytes+0x116>
				return (bool)FALSE;
 80003d8:	f04f 0300 	mov.w	r3, #0
 80003dc:	e049      	b.n	8000472 <I2Cdev_writeBytes+0x1aa>

	for(int i=0; i<length; i++)
	{
		data1.Data1.TDF_Type = I2C_TDF_MTxData;
		data1.Data1.Data = data[i];
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80003de:	693b      	ldr	r3, [r7, #16]
 80003e0:	f103 0301 	add.w	r3, r3, #1
 80003e4:	613b      	str	r3, [r7, #16]
 80003e6:	f107 0308 	add.w	r3, r7, #8
 80003ea:	6878      	ldr	r0, [r7, #4]
 80003ec:	4619      	mov	r1, r3
 80003ee:	f014 fc37 	bl	8014c60 <I2C001_WriteData>
 80003f2:	4603      	mov	r3, r0
 80003f4:	f083 0301 	eor.w	r3, r3, #1
 80003f8:	b2db      	uxtb	r3, r3
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d1d9      	bne.n	80003b2 <I2Cdev_writeBytes+0xea>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	for(int i=0; i<length; i++)
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	f103 0301 	add.w	r3, r3, #1
 8000404:	617b      	str	r3, [r7, #20]
 8000406:	787a      	ldrb	r2, [r7, #1]
 8000408:	697b      	ldr	r3, [r7, #20]
 800040a:	429a      	cmp	r2, r3
 800040c:	dcc5      	bgt.n	800039a <I2Cdev_writeBytes+0xd2>
		{
			if (cnt%I2C_TimeOut==0)
				return (bool)FALSE;
		}
	}
	data1.Data1.TDF_Type = I2C_TDF_MStop;
 800040e:	f04f 0306 	mov.w	r3, #6
 8000412:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = ubyteFF;
 8000414:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000418:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800041a:	f04f 0301 	mov.w	r3, #1
 800041e:	60fb      	str	r3, [r7, #12]
 8000420:	e019      	b.n	8000456 <I2Cdev_writeBytes+0x18e>
	{
		if (cnt%I2C_TimeOut==0)
 8000422:	68fa      	ldr	r2, [r7, #12]
 8000424:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000428:	f6c6 03db 	movt	r3, #26843	; 0x68db
 800042c:	fb83 1302 	smull	r1, r3, r3, r2
 8000430:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000434:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000438:	1acb      	subs	r3, r1, r3
 800043a:	f241 3188 	movw	r1, #5000	; 0x1388
 800043e:	fb01 f303 	mul.w	r3, r1, r3
 8000442:	1ad3      	subs	r3, r2, r3
 8000444:	2b00      	cmp	r3, #0
 8000446:	d102      	bne.n	800044e <I2Cdev_writeBytes+0x186>
			return (bool)FALSE;
 8000448:	f04f 0300 	mov.w	r3, #0
 800044c:	e011      	b.n	8000472 <I2Cdev_writeBytes+0x1aa>
				return (bool)FALSE;
		}
	}
	data1.Data1.TDF_Type = I2C_TDF_MStop;
	data1.Data1.Data = ubyteFF;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	f103 0301 	add.w	r3, r3, #1
 8000454:	60fb      	str	r3, [r7, #12]
 8000456:	f107 0308 	add.w	r3, r7, #8
 800045a:	6878      	ldr	r0, [r7, #4]
 800045c:	4619      	mov	r1, r3
 800045e:	f014 fbff 	bl	8014c60 <I2C001_WriteData>
 8000462:	4603      	mov	r3, r0
 8000464:	f083 0301 	eor.w	r3, r3, #1
 8000468:	b2db      	uxtb	r3, r3
 800046a:	2b00      	cmp	r3, #0
 800046c:	d1d9      	bne.n	8000422 <I2Cdev_writeBytes+0x15a>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	return (bool)TRUE;
 800046e:	f04f 0301 	mov.w	r3, #1
}
 8000472:	4618      	mov	r0, r3
 8000474:	f107 0720 	add.w	r7, r7, #32
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}

0800047c <I2Cdev_writeByte>:

bool I2Cdev_writeByte(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b084      	sub	sp, #16
 8000480:	af02      	add	r7, sp, #8
 8000482:	6078      	str	r0, [r7, #4]
 8000484:	70f9      	strb	r1, [r7, #3]
 8000486:	70ba      	strb	r2, [r7, #2]
 8000488:	707b      	strb	r3, [r7, #1]
	return I2Cdev_writeBytes(handle,devAddr, regAddr, 1, &data);
 800048a:	78fa      	ldrb	r2, [r7, #3]
 800048c:	78bb      	ldrb	r3, [r7, #2]
 800048e:	f107 0101 	add.w	r1, r7, #1
 8000492:	9100      	str	r1, [sp, #0]
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	4611      	mov	r1, r2
 8000498:	461a      	mov	r2, r3
 800049a:	f04f 0301 	mov.w	r3, #1
 800049e:	f7ff ff13 	bl	80002c8 <I2Cdev_writeBytes>
 80004a2:	4603      	mov	r3, r0
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	f107 0708 	add.w	r7, r7, #8
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop

080004b0 <I2Cdev_readBytes>:


int16_t I2Cdev_readBytes(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b08c      	sub	sp, #48	; 0x30
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	70f9      	strb	r1, [r7, #3]
 80004ba:	70ba      	strb	r2, [r7, #2]
 80004bc:	707b      	strb	r3, [r7, #1]
	I2C001_DataType data1;
	uint16_t rec=0x00;
 80004be:	f04f 0300 	mov.w	r3, #0
 80004c2:	81fb      	strh	r3, [r7, #14]
	int16_t i=0;
 80004c4:	f04f 0300 	mov.w	r3, #0
 80004c8:	85fb      	strh	r3, [r7, #46]	; 0x2e

	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80004ca:	f04f 0304 	mov.w	r3, #4
 80004ce:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = (devAddr | I2C_WRITE);
 80004d0:	78fb      	ldrb	r3, [r7, #3]
 80004d2:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80004d4:	f04f 0301 	mov.w	r3, #1
 80004d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80004da:	e019      	b.n	8000510 <I2Cdev_readBytes+0x60>
	{
		if (cnt%I2C_TimeOut==0)
 80004dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004de:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80004e2:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80004e6:	fb83 1302 	smull	r1, r3, r3, r2
 80004ea:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80004ee:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80004f2:	1acb      	subs	r3, r1, r3
 80004f4:	f241 3188 	movw	r1, #5000	; 0x1388
 80004f8:	fb01 f303 	mul.w	r3, r1, r3
 80004fc:	1ad3      	subs	r3, r2, r3
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d102      	bne.n	8000508 <I2Cdev_readBytes+0x58>
			return 0;
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	e127      	b.n	8000758 <I2Cdev_readBytes+0x2a8>
	uint16_t rec=0x00;
	int16_t i=0;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
	data1.Data1.Data = (devAddr | I2C_WRITE);
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800050a:	f103 0301 	add.w	r3, r3, #1
 800050e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000510:	f107 0310 	add.w	r3, r7, #16
 8000514:	6878      	ldr	r0, [r7, #4]
 8000516:	4619      	mov	r1, r3
 8000518:	f014 fba2 	bl	8014c60 <I2C001_WriteData>
 800051c:	4603      	mov	r3, r0
 800051e:	f083 0301 	eor.w	r3, r3, #1
 8000522:	b2db      	uxtb	r3, r3
 8000524:	2b00      	cmp	r3, #0
 8000526:	d1d9      	bne.n	80004dc <I2Cdev_readBytes+0x2c>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
 8000528:	f04f 0300 	mov.w	r3, #0
 800052c:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = regAddr;
 800052e:	78bb      	ldrb	r3, [r7, #2]
 8000530:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000532:	f04f 0301 	mov.w	r3, #1
 8000536:	627b      	str	r3, [r7, #36]	; 0x24
 8000538:	e019      	b.n	800056e <I2Cdev_readBytes+0xbe>
	{
		if (cnt%I2C_TimeOut==0)
 800053a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800053c:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000540:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000544:	fb83 1302 	smull	r1, r3, r3, r2
 8000548:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800054c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000550:	1acb      	subs	r3, r1, r3
 8000552:	f241 3188 	movw	r1, #5000	; 0x1388
 8000556:	fb01 f303 	mul.w	r3, r1, r3
 800055a:	1ad3      	subs	r3, r2, r3
 800055c:	2b00      	cmp	r3, #0
 800055e:	d102      	bne.n	8000566 <I2Cdev_readBytes+0xb6>
			return 0;
 8000560:	f04f 0300 	mov.w	r3, #0
 8000564:	e0f8      	b.n	8000758 <I2Cdev_readBytes+0x2a8>
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
	data1.Data1.Data = regAddr;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000568:	f103 0301 	add.w	r3, r3, #1
 800056c:	627b      	str	r3, [r7, #36]	; 0x24
 800056e:	f107 0310 	add.w	r3, r7, #16
 8000572:	6878      	ldr	r0, [r7, #4]
 8000574:	4619      	mov	r1, r3
 8000576:	f014 fb73 	bl	8014c60 <I2C001_WriteData>
 800057a:	4603      	mov	r3, r0
 800057c:	f083 0301 	eor.w	r3, r3, #1
 8000580:	b2db      	uxtb	r3, r3
 8000582:	2b00      	cmp	r3, #0
 8000584:	d1d9      	bne.n	800053a <I2Cdev_readBytes+0x8a>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MRStart;
 8000586:	f04f 0305 	mov.w	r3, #5
 800058a:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = devAddr | I2C_READ;
 800058c:	78fb      	ldrb	r3, [r7, #3]
 800058e:	f043 0301 	orr.w	r3, r3, #1
 8000592:	b2db      	uxtb	r3, r3
 8000594:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000596:	f04f 0301 	mov.w	r3, #1
 800059a:	623b      	str	r3, [r7, #32]
 800059c:	e019      	b.n	80005d2 <I2Cdev_readBytes+0x122>
	{
		if (cnt%I2C_TimeOut==0)
 800059e:	6a3a      	ldr	r2, [r7, #32]
 80005a0:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80005a4:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80005a8:	fb83 1302 	smull	r1, r3, r3, r2
 80005ac:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80005b0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80005b4:	1acb      	subs	r3, r1, r3
 80005b6:	f241 3188 	movw	r1, #5000	; 0x1388
 80005ba:	fb01 f303 	mul.w	r3, r1, r3
 80005be:	1ad3      	subs	r3, r2, r3
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d102      	bne.n	80005ca <I2Cdev_readBytes+0x11a>
			return 0;
 80005c4:	f04f 0300 	mov.w	r3, #0
 80005c8:	e0c6      	b.n	8000758 <I2Cdev_readBytes+0x2a8>
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MRStart;
	data1.Data1.Data = devAddr | I2C_READ;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80005ca:	6a3b      	ldr	r3, [r7, #32]
 80005cc:	f103 0301 	add.w	r3, r3, #1
 80005d0:	623b      	str	r3, [r7, #32]
 80005d2:	f107 0310 	add.w	r3, r7, #16
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	4619      	mov	r1, r3
 80005da:	f014 fb41 	bl	8014c60 <I2C001_WriteData>
 80005de:	4603      	mov	r3, r0
 80005e0:	f083 0301 	eor.w	r3, r3, #1
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d1d9      	bne.n	800059e <I2Cdev_readBytes+0xee>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for (i=0; i<length; i++)
 80005ea:	f04f 0300 	mov.w	r3, #0
 80005ee:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80005f0:	e03e      	b.n	8000670 <I2Cdev_readBytes+0x1c0>
	{
		if (i<length-1)
 80005f2:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80005f6:	787b      	ldrb	r3, [r7, #1]
 80005f8:	f103 33ff 	add.w	r3, r3, #4294967295
 80005fc:	429a      	cmp	r2, r3
 80005fe:	da03      	bge.n	8000608 <I2Cdev_readBytes+0x158>
			data1.Data1.TDF_Type = I2C_TDF_MRxAck0;
 8000600:	f04f 0302 	mov.w	r3, #2
 8000604:	747b      	strb	r3, [r7, #17]
 8000606:	e002      	b.n	800060e <I2Cdev_readBytes+0x15e>
		else
			data1.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8000608:	f04f 0303 	mov.w	r3, #3
 800060c:	747b      	strb	r3, [r7, #17]

		data1.Data1.Data = ubyteFF;
 800060e:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000612:	743b      	strb	r3, [r7, #16]
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000614:	f04f 0301 	mov.w	r3, #1
 8000618:	61fb      	str	r3, [r7, #28]
 800061a:	e019      	b.n	8000650 <I2Cdev_readBytes+0x1a0>
		{
			if (cnt%I2C_TimeOut==0)
 800061c:	69fa      	ldr	r2, [r7, #28]
 800061e:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000622:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000626:	fb83 1302 	smull	r1, r3, r3, r2
 800062a:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800062e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000632:	1acb      	subs	r3, r1, r3
 8000634:	f241 3188 	movw	r1, #5000	; 0x1388
 8000638:	fb01 f303 	mul.w	r3, r1, r3
 800063c:	1ad3      	subs	r3, r2, r3
 800063e:	2b00      	cmp	r3, #0
 8000640:	d102      	bne.n	8000648 <I2Cdev_readBytes+0x198>
				return 0;
 8000642:	f04f 0300 	mov.w	r3, #0
 8000646:	e087      	b.n	8000758 <I2Cdev_readBytes+0x2a8>
			data1.Data1.TDF_Type = I2C_TDF_MRxAck0;
		else
			data1.Data1.TDF_Type = I2C_TDF_MRxAck1;

		data1.Data1.Data = ubyteFF;
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000648:	69fb      	ldr	r3, [r7, #28]
 800064a:	f103 0301 	add.w	r3, r3, #1
 800064e:	61fb      	str	r3, [r7, #28]
 8000650:	f107 0310 	add.w	r3, r7, #16
 8000654:	6878      	ldr	r0, [r7, #4]
 8000656:	4619      	mov	r1, r3
 8000658:	f014 fb02 	bl	8014c60 <I2C001_WriteData>
 800065c:	4603      	mov	r3, r0
 800065e:	f083 0301 	eor.w	r3, r3, #1
 8000662:	b2db      	uxtb	r3, r3
 8000664:	2b00      	cmp	r3, #0
 8000666:	d1d9      	bne.n	800061c <I2Cdev_readBytes+0x16c>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for (i=0; i<length; i++)
 8000668:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800066a:	f103 0301 	add.w	r3, r3, #1
 800066e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000670:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8000674:	787b      	ldrb	r3, [r7, #1]
 8000676:	429a      	cmp	r2, r3
 8000678:	dbbb      	blt.n	80005f2 <I2Cdev_readBytes+0x142>
			if (cnt%I2C_TimeOut==0)
				return 0;
		}
	}

	data1.Data1.TDF_Type = I2C_TDF_MStop;
 800067a:	f04f 0306 	mov.w	r3, #6
 800067e:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = ubyteFF;
 8000680:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000684:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000686:	f04f 0301 	mov.w	r3, #1
 800068a:	61bb      	str	r3, [r7, #24]
 800068c:	e019      	b.n	80006c2 <I2Cdev_readBytes+0x212>
	{
		if (cnt%I2C_TimeOut==0)
 800068e:	69ba      	ldr	r2, [r7, #24]
 8000690:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000694:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000698:	fb83 1302 	smull	r1, r3, r3, r2
 800069c:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80006a0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80006a4:	1acb      	subs	r3, r1, r3
 80006a6:	f241 3188 	movw	r1, #5000	; 0x1388
 80006aa:	fb01 f303 	mul.w	r3, r1, r3
 80006ae:	1ad3      	subs	r3, r2, r3
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d102      	bne.n	80006ba <I2Cdev_readBytes+0x20a>
			return 0;
 80006b4:	f04f 0300 	mov.w	r3, #0
 80006b8:	e04e      	b.n	8000758 <I2Cdev_readBytes+0x2a8>
		}
	}

	data1.Data1.TDF_Type = I2C_TDF_MStop;
	data1.Data1.Data = ubyteFF;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80006ba:	69bb      	ldr	r3, [r7, #24]
 80006bc:	f103 0301 	add.w	r3, r3, #1
 80006c0:	61bb      	str	r3, [r7, #24]
 80006c2:	f107 0310 	add.w	r3, r7, #16
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	4619      	mov	r1, r3
 80006ca:	f014 fac9 	bl	8014c60 <I2C001_WriteData>
 80006ce:	4603      	mov	r3, r0
 80006d0:	f083 0301 	eor.w	r3, r3, #1
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d1d9      	bne.n	800068e <I2Cdev_readBytes+0x1de>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for(i=0; i<length; i++)
 80006da:	f04f 0300 	mov.w	r3, #0
 80006de:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80006e0:	e034      	b.n	800074c <I2Cdev_readBytes+0x29c>
	{
		for (int cnt=1; !I2C001_ReadData(handle, &rec); cnt++)
 80006e2:	f04f 0301 	mov.w	r3, #1
 80006e6:	617b      	str	r3, [r7, #20]
 80006e8:	e019      	b.n	800071e <I2Cdev_readBytes+0x26e>
		{
			if (cnt%I2C_TimeOut==0)
 80006ea:	697a      	ldr	r2, [r7, #20]
 80006ec:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80006f0:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80006f4:	fb83 1302 	smull	r1, r3, r3, r2
 80006f8:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80006fc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000700:	1acb      	subs	r3, r1, r3
 8000702:	f241 3188 	movw	r1, #5000	; 0x1388
 8000706:	fb01 f303 	mul.w	r3, r1, r3
 800070a:	1ad3      	subs	r3, r2, r3
 800070c:	2b00      	cmp	r3, #0
 800070e:	d102      	bne.n	8000716 <I2Cdev_readBytes+0x266>
				return 0;
 8000710:	f04f 0300 	mov.w	r3, #0
 8000714:	e020      	b.n	8000758 <I2Cdev_readBytes+0x2a8>
			return 0;
	}

	for(i=0; i<length; i++)
	{
		for (int cnt=1; !I2C001_ReadData(handle, &rec); cnt++)
 8000716:	697b      	ldr	r3, [r7, #20]
 8000718:	f103 0301 	add.w	r3, r3, #1
 800071c:	617b      	str	r3, [r7, #20]
 800071e:	f107 030e 	add.w	r3, r7, #14
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	4619      	mov	r1, r3
 8000726:	f014 fa71 	bl	8014c0c <I2C001_ReadData>
 800072a:	4603      	mov	r3, r0
 800072c:	f083 0301 	eor.w	r3, r3, #1
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d1d9      	bne.n	80006ea <I2Cdev_readBytes+0x23a>
		{
			if (cnt%I2C_TimeOut==0)
				return 0;
		}
		data[i]=(uint8_t)rec;
 8000736:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800073a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800073c:	18d3      	adds	r3, r2, r3
 800073e:	89fa      	ldrh	r2, [r7, #14]
 8000740:	b2d2      	uxtb	r2, r2
 8000742:	701a      	strb	r2, [r3, #0]
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for(i=0; i<length; i++)
 8000744:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000746:	f103 0301 	add.w	r3, r3, #1
 800074a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800074c:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8000750:	787b      	ldrb	r3, [r7, #1]
 8000752:	429a      	cmp	r2, r3
 8000754:	dbc5      	blt.n	80006e2 <I2Cdev_readBytes+0x232>
		/*Todo: I2C001.c I2C001_ReadData(...) -> 16bit ausgelesen, aber 8 bit übergeben
		sollte ausgebessert werden
		*/
	}

	return i;
 8000756:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000758:	b21b      	sxth	r3, r3
}
 800075a:	4618      	mov	r0, r3
 800075c:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <I2Cdev_readByte>:

int16_t I2Cdev_readByte(const I2C001Handle_type *handle, uint8_t devAddr, uint8_t regAddr)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af02      	add	r7, sp, #8
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	4613      	mov	r3, r2
 800076e:	460a      	mov	r2, r1
 8000770:	70fa      	strb	r2, [r7, #3]
 8000772:	70bb      	strb	r3, [r7, #2]
	uint8_t data=0x00;
 8000774:	f04f 0300 	mov.w	r3, #0
 8000778:	73fb      	strb	r3, [r7, #15]
	if (I2Cdev_readBytes(handle,devAddr, regAddr, 1, &data))
 800077a:	78fa      	ldrb	r2, [r7, #3]
 800077c:	78bb      	ldrb	r3, [r7, #2]
 800077e:	f107 010f 	add.w	r1, r7, #15
 8000782:	9100      	str	r1, [sp, #0]
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	4611      	mov	r1, r2
 8000788:	461a      	mov	r2, r3
 800078a:	f04f 0301 	mov.w	r3, #1
 800078e:	f7ff fe8f 	bl	80004b0 <I2Cdev_readBytes>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <I2Cdev_readByte+0x38>
		return (int16_t)data;
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	e001      	b.n	80007a0 <I2Cdev_readByte+0x3c>
	else
		return -1;
 800079c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007a0:	b21b      	sxth	r3, r3
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	f107 0710 	add.w	r7, r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <USIC2_2_IRQHandler>:

void MPU9X50_I2C_FORMAT_ERROR_ISR(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
	// no acknowledge received --> error, turn on LED
	MPU9150_I2C_Handle.I2CRegs->FMR = 0x00000002U << USIC_CH_FMR_MTDV_Pos; // clear TDV and TE
 80007b0:	f241 334c 	movw	r3, #4940	; 0x134c
 80007b4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	f04f 0202 	mov.w	r2, #2
 80007be:	669a      	str	r2, [r3, #104]	; 0x68
	MPU9150_I2C_Handle.I2CRegs->TRBSCR = USIC_CH_TRBSCR_FLUSHTB_Msk; // flush FIFO transmit buffer
 80007c0:	f241 334c 	movw	r3, #4940	; 0x134c
 80007c4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80007ce:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	MPU9150_I2C_Handle.I2CRegs->PSCR |= USIC_CH_PSCR_CST5_Msk; // clear PSR.NACK flag
 80007d2:	f241 334c 	movw	r3, #4940	; 0x134c
 80007d6:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007da:	685a      	ldr	r2, [r3, #4]
 80007dc:	f241 334c 	movw	r3, #4940	; 0x134c
 80007e0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007e8:	f043 0320 	orr.w	r3, r3, #32
 80007ec:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr

080007f4 <USIC0_3_IRQHandler>:

void DPS310_I2C_FORMAT_ERROR_ISR(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
	// no acknowledge received --> error, turn on LED
	DPS310_I2C_Handle.I2CRegs->FMR = 0x00000002U << USIC_CH_FMR_MTDV_Pos; // clear TDV and TE
 80007f8:	f241 3364 	movw	r3, #4964	; 0x1364
 80007fc:	f6c0 0302 	movt	r3, #2050	; 0x802
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	f04f 0202 	mov.w	r2, #2
 8000806:	669a      	str	r2, [r3, #104]	; 0x68
	DPS310_I2C_Handle.I2CRegs->TRBSCR = USIC_CH_TRBSCR_FLUSHTB_Msk; // flush FIFO transmit buffer
 8000808:	f241 3364 	movw	r3, #4964	; 0x1364
 800080c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8000810:	685b      	ldr	r3, [r3, #4]
 8000812:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000816:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	DPS310_I2C_Handle.I2CRegs->PSCR |= USIC_CH_PSCR_CST5_Msk; // clear PSR.NACK flag
 800081a:	f241 3364 	movw	r3, #4964	; 0x1364
 800081e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8000822:	685a      	ldr	r2, [r3, #4]
 8000824:	f241 3364 	movw	r3, #4964	; 0x1364
 8000828:	f6c0 0302 	movt	r3, #2050	; 0x802
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000830:	f043 0320 	orr.w	r3, r3, #32
 8000834:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr

0800083c <CCU42_1_IRQHandler>:
#include "util.h"

volatile uint32_t timer_cnt = 0U;

void Utils_T_ISR(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
	timer_cnt++;
 8000840:	f640 3390 	movw	r3, #2960	; 0xb90
 8000844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f103 0201 	add.w	r2, r3, #1
 800084e:	f640 3390 	movw	r3, #2960	; 0xb90
 8000852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000856:	601a      	str	r2, [r3, #0]
}
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop

08000860 <delay>:

void delay(uint32_t pause)
{
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
	uint32_t now = timer_cnt;
 8000868:	f640 3390 	movw	r3, #2960	; 0xb90
 800086c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	60fb      	str	r3, [r7, #12]
	while((now+pause)>timer_cnt);
 8000874:	bf00      	nop
 8000876:	68fa      	ldr	r2, [r7, #12]
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	18d2      	adds	r2, r2, r3
 800087c:	f640 3390 	movw	r3, #2960	; 0xb90
 8000880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	429a      	cmp	r2, r3
 8000888:	d8f5      	bhi.n	8000876 <delay+0x16>
}
 800088a:	f107 0714 	add.w	r7, r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr

08000894 <millis>:

uint32_t millis()
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
	return timer_cnt;
 8000898:	f640 3390 	movw	r3, #2960	; 0xb90
 800089c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008a0:	681b      	ldr	r3, [r3, #0]
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bc80      	pop	{r7}
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop

080008ac <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80008b6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80008ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008be:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80008c2:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80008c6:	79f9      	ldrb	r1, [r7, #7]
 80008c8:	f001 011f 	and.w	r1, r1, #31
 80008cc:	f04f 0001 	mov.w	r0, #1
 80008d0:	fa00 f101 	lsl.w	r1, r0, r1
 80008d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80008d8:	f107 070c 	add.w	r7, r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop

080008e4 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	b25b      	sxtb	r3, r3
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff ffd9 	bl	80008ac <NVIC_EnableIRQ>
}
 80008fa:	f107 0708 	add.w	r7, r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop

08000904 <MPU9150_Setup>:

uint32_t lastUpdate = 0; // used to calculate integration interval
uint16_t counterSensor = 0;

void MPU9150_Setup()
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
	// Read the WHO_AM_I register, this is a good test of communication
	uint8_t c = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, WHO_AM_I_MPU9150);  // Read WHO_AM_I register for MPU-9150
 800090a:	f241 304c 	movw	r0, #4940	; 0x134c
 800090e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000912:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000916:	f04f 0275 	mov.w	r2, #117	; 0x75
 800091a:	f7ff ff23 	bl	8000764 <I2Cdev_readByte>
 800091e:	4603      	mov	r3, r0
 8000920:	71fb      	strb	r3, [r7, #7]

	if (c == 0x68 || c == 0x71) // WHO_AM_I should always be 0x68 (MPU9150 or MPU9250)
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	2b68      	cmp	r3, #104	; 0x68
 8000926:	d002      	beq.n	800092e <MPU9150_Setup+0x2a>
 8000928:	79fb      	ldrb	r3, [r7, #7]
 800092a:	2b71      	cmp	r3, #113	; 0x71
 800092c:	d112      	bne.n	8000954 <MPU9150_Setup+0x50>
	{
		if (MPU9150_SelfTest())
 800092e:	f000 fe17 	bl	8001560 <MPU9150_SelfTest>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d00d      	beq.n	8000954 <MPU9150_Setup+0x50>
		{
			MPU9150_Calibrate(); // Calibrate gyro and accelerometers, load biases in bias registers
 8000938:	f000 fa88 	bl	8000e4c <MPU9150_Calibrate>
			delay(1000);
 800093c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000940:	f7ff ff8e 	bl	8000860 <delay>
			MPU9150_Init(); // Inititalize and configure accelerometer and gyroscope
 8000944:	f000 f80a 	bl	800095c <MPU9150_Init>

			NVIC002_EnableIRQ(&NVIC002_Handle1);
 8000948:	f241 207c 	movw	r0, #4732	; 0x127c
 800094c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000950:	f7ff ffc8 	bl	80008e4 <NVIC002_EnableIRQ>
		}
	}
}
 8000954:	f107 0708 	add.w	r7, r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}

0800095c <MPU9150_Init>:

void MPU9150_Init()
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
	// wake up device
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle, MPU9150_ADDRESS, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 8000962:	f241 304c 	movw	r0, #4940	; 0x134c
 8000966:	f6c0 0002 	movt	r0, #2050	; 0x802
 800096a:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800096e:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000972:	f04f 0300 	mov.w	r3, #0
 8000976:	f7ff fd81 	bl	800047c <I2Cdev_writeByte>
	delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 800097a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800097e:	f7ff ff6f 	bl	8000860 <delay>

	// get stable time source
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x01);  // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8000982:	f241 304c 	movw	r0, #4940	; 0x134c
 8000986:	f6c0 0002 	movt	r0, #2050	; 0x802
 800098a:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800098e:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000992:	f04f 0301 	mov.w	r3, #1
 8000996:	f7ff fd71 	bl	800047c <I2Cdev_writeByte>
	delay(200);
 800099a:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 800099e:	f7ff ff5f 	bl	8000860 <delay>

	// Configure Gyro and Accelerometer
	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	// DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
	// Minimum delay time is 4.9 ms which sets the fastest rate at ~200 Hz
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, CONFIG, 0x01);
 80009a2:	f241 304c 	movw	r0, #4940	; 0x134c
 80009a6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80009aa:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80009ae:	f04f 021a 	mov.w	r2, #26
 80009b2:	f04f 0301 	mov.w	r3, #1
 80009b6:	f7ff fd61 	bl	800047c <I2Cdev_writeByte>

	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SMPLRT_DIV, 0x01);  // Use a 200 Hz rate; the same rate set in CONFIG above
 80009ba:	f241 304c 	movw	r0, #4940	; 0x134c
 80009be:	f6c0 0002 	movt	r0, #2050	; 0x802
 80009c2:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80009c6:	f04f 0219 	mov.w	r2, #25
 80009ca:	f04f 0301 	mov.w	r3, #1
 80009ce:	f7ff fd55 	bl	800047c <I2Cdev_writeByte>

	// Set gyroscope full scale range
	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	uint8_t c =  I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG);
 80009d2:	f241 304c 	movw	r0, #4940	; 0x134c
 80009d6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80009da:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80009de:	f04f 021b 	mov.w	r2, #27
 80009e2:	f7ff febf 	bl	8000764 <I2Cdev_readByte>
 80009e6:	4603      	mov	r3, r0
 80009e8:	71fb      	strb	r3, [r7, #7]
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	f003 031f 	and.w	r3, r3, #31
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	f241 304c 	movw	r0, #4940	; 0x134c
 80009f6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80009fa:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80009fe:	f04f 021b 	mov.w	r2, #27
 8000a02:	f7ff fd3b 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	f023 0318 	bic.w	r3, r3, #24
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	f241 304c 	movw	r0, #4940	; 0x134c
 8000a12:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000a16:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000a1a:	f04f 021b 	mov.w	r2, #27
 8000a1e:	f7ff fd2d 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c | Gscale << 3); // Set full scale range for the gyro
 8000a22:	f640 3394 	movw	r3, #2964	; 0xb94
 8000a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	f241 304c 	movw	r0, #4940	; 0x134c
 8000a3e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000a42:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000a46:	f04f 021b 	mov.w	r2, #27
 8000a4a:	f7ff fd17 	bl	800047c <I2Cdev_writeByte>

	// Set accelerometer configuration
	c =  I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG);
 8000a4e:	f241 304c 	movw	r0, #4940	; 0x134c
 8000a52:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000a56:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000a5a:	f04f 021c 	mov.w	r2, #28
 8000a5e:	f7ff fe81 	bl	8000764 <I2Cdev_readByte>
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	f003 031f 	and.w	r3, r3, #31
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	f241 304c 	movw	r0, #4940	; 0x134c
 8000a72:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000a76:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000a7a:	f04f 021c 	mov.w	r2, #28
 8000a7e:	f7ff fcfd 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	f023 0318 	bic.w	r3, r3, #24
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	f241 304c 	movw	r0, #4940	; 0x134c
 8000a8e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000a92:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000a96:	f04f 021c 	mov.w	r2, #28
 8000a9a:	f7ff fcef 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the accelerometer
 8000a9e:	f640 3395 	movw	r3, #2965	; 0xb95
 8000aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000aac:	b2da      	uxtb	r2, r3
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	f241 304c 	movw	r0, #4940	; 0x134c
 8000aba:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000abe:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000ac2:	f04f 021c 	mov.w	r2, #28
 8000ac6:	f7ff fcd9 	bl	800047c <I2Cdev_writeByte>

	// Configure FIFO
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x00); // Disable all interrupts
 8000aca:	f241 304c 	movw	r0, #4940	; 0x134c
 8000ace:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000ad2:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000ad6:	f04f 0238 	mov.w	r2, #56	; 0x38
 8000ada:	f04f 0300 	mov.w	r3, #0
 8000ade:	f7ff fccd 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);    // Disable FIFO
 8000ae2:	f241 304c 	movw	r0, #4940	; 0x134c
 8000ae6:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000aea:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000aee:	f04f 0223 	mov.w	r2, #35	; 0x23
 8000af2:	f04f 0300 	mov.w	r3, #0
 8000af6:	f7ff fcc1 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x02);  // Reset I2C master and FIFO and DMP
 8000afa:	f241 304c 	movw	r0, #4940	; 0x134c
 8000afe:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000b02:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000b06:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000b0a:	f04f 0302 	mov.w	r3, #2
 8000b0e:	f7ff fcb5 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x00);  // Disable FIFO
 8000b12:	f241 304c 	movw	r0, #4940	; 0x134c
 8000b16:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000b1a:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000b1e:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000b22:	f04f 0300 	mov.w	r3, #0
 8000b26:	f7ff fca9 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_PIN_CFG, 0x02);
 8000b2a:	f241 304c 	movw	r0, #4940	; 0x134c
 8000b2e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000b32:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000b36:	f04f 0237 	mov.w	r2, #55	; 0x37
 8000b3a:	f04f 0302 	mov.w	r3, #2
 8000b3e:	f7ff fc9d 	bl	800047c <I2Cdev_writeByte>
	delay(100);
 8000b42:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000b46:	f7ff fe8b 	bl	8000860 <delay>

	// Read the WHO_AM_I register of the magnetometer, this is a good test of communication
	c = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, WHO_AM_I_AK8975A);  // Read WHO_AM_I register for AK8975A
 8000b4a:	f241 304c 	movw	r0, #4940	; 0x134c
 8000b4e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000b52:	f04f 0118 	mov.w	r1, #24
 8000b56:	f04f 0200 	mov.w	r2, #0
 8000b5a:	f7ff fe03 	bl	8000764 <I2Cdev_readByte>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	71fb      	strb	r3, [r7, #7]
	if (c == 0x48)
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	2b48      	cmp	r3, #72	; 0x48
 8000b66:	d105      	bne.n	8000b74 <MPU9150_Init+0x218>
		MPU9150_InitAK8975A(magCalibration);
 8000b68:	f640 30bc 	movw	r0, #3004	; 0xbbc
 8000b6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000b70:	f000 f8ac 	bl	8000ccc <MPU9150_InitAK8975A>

	// Configure Magnetometer for FIFO
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x79); // Enable all sensors for FIFO
 8000b74:	f241 304c 	movw	r0, #4940	; 0x134c
 8000b78:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000b7c:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000b80:	f04f 0223 	mov.w	r2, #35	; 0x23
 8000b84:	f04f 0379 	mov.w	r3, #121	; 0x79
 8000b88:	f7ff fc78 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_CTRL, 0x5D);
 8000b8c:	f241 304c 	movw	r0, #4940	; 0x134c
 8000b90:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000b94:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000b98:	f04f 0224 	mov.w	r2, #36	; 0x24
 8000b9c:	f04f 035d 	mov.w	r3, #93	; 0x5d
 8000ba0:	f7ff fc6c 	bl	800047c <I2Cdev_writeByte>
	// Set up auxilliary communication with AK8975A for FIFO read
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_ADDR, 0x8C); // Enable and read address (0x0C) of the AK8975A
 8000ba4:	f241 304c 	movw	r0, #4940	; 0x134c
 8000ba8:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000bac:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000bb0:	f04f 0225 	mov.w	r2, #37	; 0x25
 8000bb4:	f04f 038c 	mov.w	r3, #140	; 0x8c
 8000bb8:	f7ff fc60 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_REG, 0x02);  // Register within AK8975A from which to start data read
 8000bbc:	f241 304c 	movw	r0, #4940	; 0x134c
 8000bc0:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000bc4:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000bc8:	f04f 0226 	mov.w	r2, #38	; 0x26
 8000bcc:	f04f 0302 	mov.w	r3, #2
 8000bd0:	f7ff fc54 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_CTRL, 0xD7); // Read six bytes and swap bytes
 8000bd4:	f241 304c 	movw	r0, #4940	; 0x134c
 8000bd8:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000bdc:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000be0:	f04f 0227 	mov.w	r2, #39	; 0x27
 8000be4:	f04f 03d7 	mov.w	r3, #215	; 0xd7
 8000be8:	f7ff fc48 	bl	800047c <I2Cdev_writeByte>
	// Initialize AK8975A for write
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_ADDR, 0x0C);  // Write address of AK8975A
 8000bec:	f241 304c 	movw	r0, #4940	; 0x134c
 8000bf0:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000bf4:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000bf8:	f04f 0228 	mov.w	r2, #40	; 0x28
 8000bfc:	f04f 030c 	mov.w	r3, #12
 8000c00:	f7ff fc3c 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_REG, 0x0A);   // Register from within the AK8975 to which to write
 8000c04:	f241 304c 	movw	r0, #4940	; 0x134c
 8000c08:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000c0c:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000c10:	f04f 0229 	mov.w	r2, #41	; 0x29
 8000c14:	f04f 030a 	mov.w	r3, #10
 8000c18:	f7ff fc30 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_DO, 0x01);    // Register that holds output data written into Slave 1 when in write mode
 8000c1c:	f241 304c 	movw	r0, #4940	; 0x134c
 8000c20:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000c24:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000c28:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000c2c:	f04f 0301 	mov.w	r3, #1
 8000c30:	f7ff fc24 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_CTRL, 0x81);  // Enable Slave 1
 8000c34:	f241 304c 	movw	r0, #4940	; 0x134c
 8000c38:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000c3c:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000c40:	f04f 022a 	mov.w	r2, #42	; 0x2a
 8000c44:	f04f 0381 	mov.w	r3, #129	; 0x81
 8000c48:	f7ff fc18 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV4_CTRL, 0x04);
 8000c4c:	f241 304c 	movw	r0, #4940	; 0x134c
 8000c50:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000c54:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000c58:	f04f 0234 	mov.w	r2, #52	; 0x34
 8000c5c:	f04f 0304 	mov.w	r3, #4
 8000c60:	f7ff fc0c 	bl	800047c <I2Cdev_writeByte>

	// Configure Interrupts and Bypass Enable
	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	// can join the I2C bus and all can be controlled by the Arduino as master
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_PIN_CFG, 0x00);
 8000c64:	f241 304c 	movw	r0, #4940	; 0x134c
 8000c68:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000c6c:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000c70:	f04f 0237 	mov.w	r2, #55	; 0x37
 8000c74:	f04f 0300 	mov.w	r3, #0
 8000c78:	f7ff fc00 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x11);  // Enable data ready (bit 0) interrupt
 8000c7c:	f241 304c 	movw	r0, #4940	; 0x134c
 8000c80:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000c84:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000c88:	f04f 0238 	mov.w	r2, #56	; 0x38
 8000c8c:	f04f 0311 	mov.w	r3, #17
 8000c90:	f7ff fbf4 	bl	800047c <I2Cdev_writeByte>

	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_DELAY_CTRL, 0x83); // Enable delay of external sensor data until all data registers have been read
 8000c94:	f241 304c 	movw	r0, #4940	; 0x134c
 8000c98:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000c9c:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000ca0:	f04f 0267 	mov.w	r2, #103	; 0x67
 8000ca4:	f04f 0383 	mov.w	r3, #131	; 0x83
 8000ca8:	f7ff fbe8 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x64);
 8000cac:	f241 304c 	movw	r0, #4940	; 0x134c
 8000cb0:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000cb4:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000cb8:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000cbc:	f04f 0364 	mov.w	r3, #100	; 0x64
 8000cc0:	f7ff fbdc 	bl	800047c <I2Cdev_writeByte>
#if ATTITUDEALGORITHM == 1
	KALMAN_Init(&kalmanX, 0.01, 0.03, 0.3);
	KALMAN_Init(&kalmanY, 0.01, 0.03, 0.3);
	KALMAN_Init(&kalmanZ, 0.01, 0.03, 0.3);
#endif
}
 8000cc4:	f107 0708 	add.w	r7, r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <MPU9150_InitAK8975A>:

void MPU9150_InitAK8975A(float * destination)
{
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b087      	sub	sp, #28
 8000cd0:	af02      	add	r7, sp, #8
 8000cd2:	6078      	str	r0, [r7, #4]
  uint8_t rawData[3];  // x/y/z gyro register data stored here
  I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_CNTL, 0x00); // Power down
 8000cd4:	f241 304c 	movw	r0, #4940	; 0x134c
 8000cd8:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000cdc:	f04f 0118 	mov.w	r1, #24
 8000ce0:	f04f 020a 	mov.w	r2, #10
 8000ce4:	f04f 0300 	mov.w	r3, #0
 8000ce8:	f7ff fbc8 	bl	800047c <I2Cdev_writeByte>
  delay(10);
 8000cec:	f04f 000a 	mov.w	r0, #10
 8000cf0:	f7ff fdb6 	bl	8000860 <delay>
  I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_CNTL, 0x0F); // Enter Fuse ROM access mode
 8000cf4:	f241 304c 	movw	r0, #4940	; 0x134c
 8000cf8:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000cfc:	f04f 0118 	mov.w	r1, #24
 8000d00:	f04f 020a 	mov.w	r2, #10
 8000d04:	f04f 030f 	mov.w	r3, #15
 8000d08:	f7ff fbb8 	bl	800047c <I2Cdev_writeByte>
  delay(10);
 8000d0c:	f04f 000a 	mov.w	r0, #10
 8000d10:	f7ff fda6 	bl	8000860 <delay>
  I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_ASAX, 3, &rawData[0]);  // Read the x-, y-, and z-axis calibration values
 8000d14:	f107 030c 	add.w	r3, r7, #12
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	f241 304c 	movw	r0, #4940	; 0x134c
 8000d1e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000d22:	f04f 0118 	mov.w	r1, #24
 8000d26:	f04f 0210 	mov.w	r2, #16
 8000d2a:	f04f 0303 	mov.w	r3, #3
 8000d2e:	f7ff fbbf 	bl	80004b0 <I2Cdev_readBytes>
  destination[0] =  (float)(rawData[0] - 128)/256. + 1.; // Return x-axis sensitivity adjustment values
 8000d32:	7b3b      	ldrb	r3, [r7, #12]
 8000d34:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8000d38:	ee07 3a10 	vmov	s14, r3
 8000d3c:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000d40:	ee17 0a90 	vmov	r0, s15
 8000d44:	f018 fea0 	bl	8019a88 <__aeabi_f2d>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f04f 0200 	mov.w	r2, #0
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	f2c4 0370 	movt	r3, #16496	; 0x4070
 8000d5c:	f019 f812 	bl	8019d84 <__aeabi_ddiv>
 8000d60:	4602      	mov	r2, r0
 8000d62:	460b      	mov	r3, r1
 8000d64:	4610      	mov	r0, r2
 8000d66:	4619      	mov	r1, r3
 8000d68:	f04f 0200 	mov.w	r2, #0
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000d74:	f018 fd2a 	bl	80197cc <__adddf3>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4610      	mov	r0, r2
 8000d7e:	4619      	mov	r1, r3
 8000d80:	f019 f998 	bl	801a0b4 <__aeabi_d2f>
 8000d84:	4602      	mov	r2, r0
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	601a      	str	r2, [r3, #0]
  destination[1] =  (float)(rawData[1] - 128)/256. + 1.;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f103 0404 	add.w	r4, r3, #4
 8000d90:	7b7b      	ldrb	r3, [r7, #13]
 8000d92:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8000d96:	ee07 3a10 	vmov	s14, r3
 8000d9a:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000d9e:	ee17 0a90 	vmov	r0, s15
 8000da2:	f018 fe71 	bl	8019a88 <__aeabi_f2d>
 8000da6:	4602      	mov	r2, r0
 8000da8:	460b      	mov	r3, r1
 8000daa:	4610      	mov	r0, r2
 8000dac:	4619      	mov	r1, r3
 8000dae:	f04f 0200 	mov.w	r2, #0
 8000db2:	f04f 0300 	mov.w	r3, #0
 8000db6:	f2c4 0370 	movt	r3, #16496	; 0x4070
 8000dba:	f018 ffe3 	bl	8019d84 <__aeabi_ddiv>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	4610      	mov	r0, r2
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	f04f 0200 	mov.w	r2, #0
 8000dca:	f04f 0300 	mov.w	r3, #0
 8000dce:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000dd2:	f018 fcfb 	bl	80197cc <__adddf3>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	460b      	mov	r3, r1
 8000dda:	4610      	mov	r0, r2
 8000ddc:	4619      	mov	r1, r3
 8000dde:	f019 f969 	bl	801a0b4 <__aeabi_d2f>
 8000de2:	4603      	mov	r3, r0
 8000de4:	6023      	str	r3, [r4, #0]
  destination[2] =  (float)(rawData[2] - 128)/256. + 1.;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f103 0408 	add.w	r4, r3, #8
 8000dec:	7bbb      	ldrb	r3, [r7, #14]
 8000dee:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8000df2:	ee07 3a10 	vmov	s14, r3
 8000df6:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000dfa:	ee17 0a90 	vmov	r0, s15
 8000dfe:	f018 fe43 	bl	8019a88 <__aeabi_f2d>
 8000e02:	4602      	mov	r2, r0
 8000e04:	460b      	mov	r3, r1
 8000e06:	4610      	mov	r0, r2
 8000e08:	4619      	mov	r1, r3
 8000e0a:	f04f 0200 	mov.w	r2, #0
 8000e0e:	f04f 0300 	mov.w	r3, #0
 8000e12:	f2c4 0370 	movt	r3, #16496	; 0x4070
 8000e16:	f018 ffb5 	bl	8019d84 <__aeabi_ddiv>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	4610      	mov	r0, r2
 8000e20:	4619      	mov	r1, r3
 8000e22:	f04f 0200 	mov.w	r2, #0
 8000e26:	f04f 0300 	mov.w	r3, #0
 8000e2a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000e2e:	f018 fccd 	bl	80197cc <__adddf3>
 8000e32:	4602      	mov	r2, r0
 8000e34:	460b      	mov	r3, r1
 8000e36:	4610      	mov	r0, r2
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f019 f93b 	bl	801a0b4 <__aeabi_d2f>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	6023      	str	r3, [r4, #0]
}
 8000e42:	f107 0714 	add.w	r7, r7, #20
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd90      	pop	{r4, r7, pc}
 8000e4a:	bf00      	nop

08000e4c <MPU9150_Calibrate>:

// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void MPU9150_Calibrate()
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b096      	sub	sp, #88	; 0x58
 8000e50:	af02      	add	r7, sp, #8
	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
	uint16_t ii, packet_count, fifo_count;
	int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 8000e52:	f04f 0300 	mov.w	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e58:	f04f 0300 	mov.w	r3, #0
 8000e5c:	633b      	str	r3, [r7, #48]	; 0x30
 8000e5e:	f04f 0300 	mov.w	r3, #0
 8000e62:	637b      	str	r3, [r7, #52]	; 0x34
 8000e64:	f04f 0300 	mov.w	r3, #0
 8000e68:	623b      	str	r3, [r7, #32]
 8000e6a:	f04f 0300 	mov.w	r3, #0
 8000e6e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e70:	f04f 0300 	mov.w	r3, #0
 8000e74:	62bb      	str	r3, [r7, #40]	; 0x28

	// reset device, reset all registers, clear gyro and accelerometer bias registers
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8000e76:	f241 304c 	movw	r0, #4940	; 0x134c
 8000e7a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e7e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000e82:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000e86:	f04f 0380 	mov.w	r3, #128	; 0x80
 8000e8a:	f7ff faf7 	bl	800047c <I2Cdev_writeByte>
	delay(100);
 8000e8e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000e92:	f7ff fce5 	bl	8000860 <delay>

	// get stable time source
	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x01);
 8000e96:	f241 304c 	movw	r0, #4940	; 0x134c
 8000e9a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e9e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000ea2:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000ea6:	f04f 0301 	mov.w	r3, #1
 8000eaa:	f7ff fae7 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_2, 0x00);
 8000eae:	f241 304c 	movw	r0, #4940	; 0x134c
 8000eb2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000eb6:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000eba:	f04f 026c 	mov.w	r2, #108	; 0x6c
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	f7ff fadb 	bl	800047c <I2Cdev_writeByte>
	delay(200);
 8000ec6:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000eca:	f7ff fcc9 	bl	8000860 <delay>

	// Configure device for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 8000ece:	f241 304c 	movw	r0, #4940	; 0x134c
 8000ed2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000ed6:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000eda:	f04f 0238 	mov.w	r2, #56	; 0x38
 8000ede:	f04f 0300 	mov.w	r3, #0
 8000ee2:	f7ff facb 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 8000ee6:	f241 304c 	movw	r0, #4940	; 0x134c
 8000eea:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000eee:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000ef2:	f04f 0223 	mov.w	r2, #35	; 0x23
 8000ef6:	f04f 0300 	mov.w	r3, #0
 8000efa:	f7ff fabf 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 8000efe:	f241 304c 	movw	r0, #4940	; 0x134c
 8000f02:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f06:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000f0a:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000f0e:	f04f 0300 	mov.w	r3, #0
 8000f12:	f7ff fab3 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 8000f16:	f241 304c 	movw	r0, #4940	; 0x134c
 8000f1a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f1e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000f22:	f04f 0224 	mov.w	r2, #36	; 0x24
 8000f26:	f04f 0300 	mov.w	r3, #0
 8000f2a:	f7ff faa7 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 8000f2e:	f241 304c 	movw	r0, #4940	; 0x134c
 8000f32:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f36:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000f3a:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000f3e:	f04f 0300 	mov.w	r3, #0
 8000f42:	f7ff fa9b 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8000f46:	f241 304c 	movw	r0, #4940	; 0x134c
 8000f4a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f4e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000f52:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000f56:	f04f 030c 	mov.w	r3, #12
 8000f5a:	f7ff fa8f 	bl	800047c <I2Cdev_writeByte>
	delay(15);
 8000f5e:	f04f 000f 	mov.w	r0, #15
 8000f62:	f7ff fc7d 	bl	8000860 <delay>

	// Configure MPU6050 gyro and accelerometer for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 8000f66:	f241 304c 	movw	r0, #4940	; 0x134c
 8000f6a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f6e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000f72:	f04f 021a 	mov.w	r2, #26
 8000f76:	f04f 0301 	mov.w	r3, #1
 8000f7a:	f7ff fa7f 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 8000f7e:	f241 304c 	movw	r0, #4940	; 0x134c
 8000f82:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f86:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000f8a:	f04f 0219 	mov.w	r2, #25
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	f7ff fa73 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8000f96:	f241 304c 	movw	r0, #4940	; 0x134c
 8000f9a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f9e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000fa2:	f04f 021b 	mov.w	r2, #27
 8000fa6:	f04f 0300 	mov.w	r3, #0
 8000faa:	f7ff fa67 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 8000fae:	f241 304c 	movw	r0, #4940	; 0x134c
 8000fb2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000fb6:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000fba:	f04f 021c 	mov.w	r2, #28
 8000fbe:	f04f 0300 	mov.w	r3, #0
 8000fc2:	f7ff fa5b 	bl	800047c <I2Cdev_writeByte>

	uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 8000fc6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000fca:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 8000fce:	f241 304c 	movw	r0, #4940	; 0x134c
 8000fd2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000fd6:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000fda:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000fde:	f04f 0340 	mov.w	r3, #64	; 0x40
 8000fe2:	f7ff fa4b 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 1024 bytes in MPU-6050)
 8000fe6:	f241 304c 	movw	r0, #4940	; 0x134c
 8000fea:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000fee:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8000ff2:	f04f 0223 	mov.w	r2, #35	; 0x23
 8000ff6:	f04f 0378 	mov.w	r3, #120	; 0x78
 8000ffa:	f7ff fa3f 	bl	800047c <I2Cdev_writeByte>
	delay(80); // accumulate 80 samples in 80 milliseconds = 960 bytes
 8000ffe:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001002:	f7ff fc2d 	bl	8000860 <delay>

	// At end of sample accumulation, turn off FIFO sensor read
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 8001006:	f241 304c 	movw	r0, #4940	; 0x134c
 800100a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800100e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001012:	f04f 0223 	mov.w	r2, #35	; 0x23
 8001016:	f04f 0300 	mov.w	r3, #0
 800101a:	f7ff fa2f 	bl	800047c <I2Cdev_writeByte>
	I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 800101e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	f241 304c 	movw	r0, #4940	; 0x134c
 8001028:	f6c0 0002 	movt	r0, #2050	; 0x802
 800102c:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001030:	f04f 0272 	mov.w	r2, #114	; 0x72
 8001034:	f04f 0302 	mov.w	r3, #2
 8001038:	f7ff fa3a 	bl	80004b0 <I2Cdev_readBytes>
	fifo_count = ((uint16_t)data[0] << 8) | data[1];
 800103c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001040:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001044:	b29a      	uxth	r2, r3
 8001046:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800104a:	4313      	orrs	r3, r2
 800104c:	b29b      	uxth	r3, r3
 800104e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 8001052:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8001056:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 800105a:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
 800105e:	fba3 1302 	umull	r1, r3, r3, r2
 8001062:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001066:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

	for (ii = 0; ii < packet_count; ii++)
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001072:	e080      	b.n	8001176 <MPU9150_Calibrate+0x32a>
	{
		int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 8001074:	f04f 0300 	mov.w	r3, #0
 8001078:	813b      	strh	r3, [r7, #8]
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	817b      	strh	r3, [r7, #10]
 8001080:	f04f 0300 	mov.w	r3, #0
 8001084:	81bb      	strh	r3, [r7, #12]
 8001086:	f04f 0300 	mov.w	r3, #0
 800108a:	803b      	strh	r3, [r7, #0]
 800108c:	f04f 0300 	mov.w	r3, #0
 8001090:	807b      	strh	r3, [r7, #2]
 8001092:	f04f 0300 	mov.w	r3, #0
 8001096:	80bb      	strh	r3, [r7, #4]
		I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_R_W, 12, &data[0]); // read data for averaging
 8001098:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	f241 304c 	movw	r0, #4940	; 0x134c
 80010a2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010a6:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80010aa:	f04f 0274 	mov.w	r2, #116	; 0x74
 80010ae:	f04f 030c 	mov.w	r3, #12
 80010b2:	f7ff f9fd 	bl	80004b0 <I2Cdev_readBytes>
		accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 80010b6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80010ba:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80010be:	b29a      	uxth	r2, r3
 80010c0:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	813b      	strh	r3, [r7, #8]
		accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 80010ca:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80010ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80010d8:	4313      	orrs	r3, r2
 80010da:	b29b      	uxth	r3, r3
 80010dc:	817b      	strh	r3, [r7, #10]
		accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 80010de:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80010e2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80010ec:	4313      	orrs	r3, r2
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	81bb      	strh	r3, [r7, #12]
		gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 80010f2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80010f6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001100:	4313      	orrs	r3, r2
 8001102:	b29b      	uxth	r3, r3
 8001104:	803b      	strh	r3, [r7, #0]
		gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 8001106:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800110a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800110e:	b29a      	uxth	r2, r3
 8001110:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001114:	4313      	orrs	r3, r2
 8001116:	b29b      	uxth	r3, r3
 8001118:	807b      	strh	r3, [r7, #2]
		gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 800111a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800111e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001122:	b29a      	uxth	r2, r3
 8001124:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001128:	4313      	orrs	r3, r2
 800112a:	b29b      	uxth	r3, r3
 800112c:	80bb      	strh	r3, [r7, #4]

		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 800112e:	6a3a      	ldr	r2, [r7, #32]
 8001130:	893b      	ldrh	r3, [r7, #8]
 8001132:	b21b      	sxth	r3, r3
 8001134:	18d3      	adds	r3, r2, r3
 8001136:	623b      	str	r3, [r7, #32]
		accel_bias[1] += (int32_t) accel_temp[1];
 8001138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800113a:	897b      	ldrh	r3, [r7, #10]
 800113c:	b21b      	sxth	r3, r3
 800113e:	18d3      	adds	r3, r2, r3
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
		accel_bias[2] += (int32_t) accel_temp[2];
 8001142:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001144:	89bb      	ldrh	r3, [r7, #12]
 8001146:	b21b      	sxth	r3, r3
 8001148:	18d3      	adds	r3, r2, r3
 800114a:	62bb      	str	r3, [r7, #40]	; 0x28
		gyro_bias[0]  += (int32_t) gyro_temp[0];
 800114c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800114e:	883b      	ldrh	r3, [r7, #0]
 8001150:	b21b      	sxth	r3, r3
 8001152:	18d3      	adds	r3, r2, r3
 8001154:	62fb      	str	r3, [r7, #44]	; 0x2c
		gyro_bias[1]  += (int32_t) gyro_temp[1];
 8001156:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001158:	887b      	ldrh	r3, [r7, #2]
 800115a:	b21b      	sxth	r3, r3
 800115c:	18d3      	adds	r3, r2, r3
 800115e:	633b      	str	r3, [r7, #48]	; 0x30
		gyro_bias[2]  += (int32_t) gyro_temp[2];
 8001160:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001162:	88bb      	ldrh	r3, [r7, #4]
 8001164:	b21b      	sxth	r3, r3
 8001166:	18d3      	adds	r3, r2, r3
 8001168:	637b      	str	r3, [r7, #52]	; 0x34
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
	I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
	fifo_count = ((uint16_t)data[0] << 8) | data[1];
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging

	for (ii = 0; ii < packet_count; ii++)
 800116a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800116e:	f103 0301 	add.w	r3, r3, #1
 8001172:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001176:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800117a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800117e:	429a      	cmp	r2, r3
 8001180:	f4ff af78 	bcc.w	8001074 <MPU9150_Calibrate+0x228>
		gyro_bias[0]  += (int32_t) gyro_temp[0];
		gyro_bias[1]  += (int32_t) gyro_temp[1];
		gyro_bias[2]  += (int32_t) gyro_temp[2];
	}

	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8001184:	6a3a      	ldr	r2, [r7, #32]
 8001186:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800118a:	fb92 f3f3 	sdiv	r3, r2, r3
 800118e:	623b      	str	r3, [r7, #32]
    accel_bias[1] /= (int32_t) packet_count;
 8001190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001192:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001196:	fb92 f3f3 	sdiv	r3, r2, r3
 800119a:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias[2] /= (int32_t) packet_count;
 800119c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800119e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80011a2:	fb92 f3f3 	sdiv	r3, r2, r3
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
    gyro_bias[0]  /= (int32_t) packet_count;
 80011a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011aa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80011ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80011b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    gyro_bias[1]  /= (int32_t) packet_count;
 80011b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011b6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80011ba:	fb92 f3f3 	sdiv	r3, r2, r3
 80011be:	633b      	str	r3, [r7, #48]	; 0x30
    gyro_bias[2]  /= (int32_t) packet_count;
 80011c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011c2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80011c6:	fb92 f3f3 	sdiv	r3, r2, r3
 80011ca:	637b      	str	r3, [r7, #52]	; 0x34

    if(accel_bias[2] > 0L)
 80011cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	dd05      	ble.n	80011de <MPU9150_Calibrate+0x392>
    	accel_bias[2] -= (int32_t) accelsensitivity;  // Remove gravity from the z-axis accelerometer bias calculation
 80011d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011d4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	62bb      	str	r3, [r7, #40]	; 0x28
 80011dc:	e004      	b.n	80011e8 <MPU9150_Calibrate+0x39c>
    else
    	accel_bias[2] += (int32_t) accelsensitivity;
 80011de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011e0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80011e4:	18d3      	adds	r3, r2, r3
 80011e6:	62bb      	str	r3, [r7, #40]	; 0x28

    // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
    data[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 80011e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ea:	f1c3 0300 	rsb	r3, r3, #0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	da01      	bge.n	80011f6 <MPU9150_Calibrate+0x3aa>
 80011f2:	f103 0303 	add.w	r3, r3, #3
 80011f6:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80011fa:	ea4f 2323 	mov.w	r3, r3, asr #8
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    data[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8001204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001206:	f1c3 0300 	rsb	r3, r3, #0
 800120a:	2b00      	cmp	r3, #0
 800120c:	da01      	bge.n	8001212 <MPU9150_Calibrate+0x3c6>
 800120e:	f103 0303 	add.w	r3, r3, #3
 8001212:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8001216:	b2db      	uxtb	r3, r3
 8001218:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 800121c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800121e:	f1c3 0300 	rsb	r3, r3, #0
 8001222:	2b00      	cmp	r3, #0
 8001224:	da01      	bge.n	800122a <MPU9150_Calibrate+0x3de>
 8001226:	f103 0303 	add.w	r3, r3, #3
 800122a:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800122e:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001232:	b2db      	uxtb	r3, r3
 8001234:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    data[3] = (-gyro_bias[1]/4)       & 0xFF;
 8001238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800123a:	f1c3 0300 	rsb	r3, r3, #0
 800123e:	2b00      	cmp	r3, #0
 8001240:	da01      	bge.n	8001246 <MPU9150_Calibrate+0x3fa>
 8001242:	f103 0303 	add.w	r3, r3, #3
 8001246:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800124a:	b2db      	uxtb	r3, r3
 800124c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 8001250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001252:	f1c3 0300 	rsb	r3, r3, #0
 8001256:	2b00      	cmp	r3, #0
 8001258:	da01      	bge.n	800125e <MPU9150_Calibrate+0x412>
 800125a:	f103 0303 	add.w	r3, r3, #3
 800125e:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8001262:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001266:	b2db      	uxtb	r3, r3
 8001268:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[5] = (-gyro_bias[2]/4)       & 0xFF;
 800126c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800126e:	f1c3 0300 	rsb	r3, r3, #0
 8001272:	2b00      	cmp	r3, #0
 8001274:	da01      	bge.n	800127a <MPU9150_Calibrate+0x42e>
 8001276:	f103 0303 	add.w	r3, r3, #3
 800127a:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800127e:	b2db      	uxtb	r3, r3
 8001280:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    // Push gyro biases to hardware registers
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XG_OFFS_USRH, data[0]);
 8001284:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001288:	f241 304c 	movw	r0, #4940	; 0x134c
 800128c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001290:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001294:	f04f 0213 	mov.w	r2, #19
 8001298:	f7ff f8f0 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XG_OFFS_USRL, data[1]);
 800129c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80012a0:	f241 304c 	movw	r0, #4940	; 0x134c
 80012a4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012a8:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80012ac:	f04f 0214 	mov.w	r2, #20
 80012b0:	f7ff f8e4 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YG_OFFS_USRH, data[2]);
 80012b4:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80012b8:	f241 304c 	movw	r0, #4940	; 0x134c
 80012bc:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012c0:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80012c4:	f04f 0215 	mov.w	r2, #21
 80012c8:	f7ff f8d8 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YG_OFFS_USRL, data[3]);
 80012cc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80012d0:	f241 304c 	movw	r0, #4940	; 0x134c
 80012d4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012d8:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80012dc:	f04f 0216 	mov.w	r2, #22
 80012e0:	f7ff f8cc 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZG_OFFS_USRH, data[4]);
 80012e4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80012e8:	f241 304c 	movw	r0, #4940	; 0x134c
 80012ec:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012f0:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80012f4:	f04f 0217 	mov.w	r2, #23
 80012f8:	f7ff f8c0 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZG_OFFS_USRL, data[5]);
 80012fc:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001300:	f241 304c 	movw	r0, #4940	; 0x134c
 8001304:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001308:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800130c:	f04f 0218 	mov.w	r2, #24
 8001310:	f7ff f8b4 	bl	800047c <I2Cdev_writeByte>
    // factory trim values which must be added to the calculated accelerometer biases; on boot up these registers will hold
    // non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
    // compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
    // the accelerometer biases calculated above must be divided by 8.

    int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
 8001314:	f04f 0300 	mov.w	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
 8001320:	f04f 0300 	mov.w	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
 8001326:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	f241 304c 	movw	r0, #4940	; 0x134c
 8001330:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001334:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001338:	f04f 0206 	mov.w	r2, #6
 800133c:	f04f 0302 	mov.w	r3, #2
 8001340:	f7ff f8b6 	bl	80004b0 <I2Cdev_readBytes>
    accel_bias_reg[0] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 8001344:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001348:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800134c:	b29b      	uxth	r3, r3
 800134e:	b21a      	sxth	r2, r3
 8001350:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001354:	4313      	orrs	r3, r2
 8001356:	617b      	str	r3, [r7, #20]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_H, 2, &data[0]);
 8001358:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	f241 304c 	movw	r0, #4940	; 0x134c
 8001362:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001366:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800136a:	f04f 0208 	mov.w	r2, #8
 800136e:	f04f 0302 	mov.w	r3, #2
 8001372:	f7ff f89d 	bl	80004b0 <I2Cdev_readBytes>
    accel_bias_reg[1] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 8001376:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800137a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800137e:	b29b      	uxth	r3, r3
 8001380:	b21a      	sxth	r2, r3
 8001382:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
 800138a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	f241 304c 	movw	r0, #4940	; 0x134c
 8001394:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001398:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800139c:	f04f 020a 	mov.w	r2, #10
 80013a0:	f04f 0302 	mov.w	r3, #2
 80013a4:	f7ff f884 	bl	80004b0 <I2Cdev_readBytes>
    accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 80013a8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80013ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	b21a      	sxth	r2, r3
 80013b4:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61fb      	str	r3, [r7, #28]

    uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
 80013bc:	f04f 0301 	mov.w	r3, #1
 80013c0:	647b      	str	r3, [r7, #68]	; 0x44
    uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	743b      	strb	r3, [r7, #16]
 80013c8:	f04f 0300 	mov.w	r3, #0
 80013cc:	747b      	strb	r3, [r7, #17]
 80013ce:	f04f 0300 	mov.w	r3, #0
 80013d2:	74bb      	strb	r3, [r7, #18]

    for(ii = 0; ii < 3; ii++)
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80013dc:	e01c      	b.n	8001418 <MPU9150_Calibrate+0x5cc>
    {
    	if(accel_bias_reg[ii] & mask)
 80013de:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80013e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013e6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80013ea:	18d3      	adds	r3, r2, r3
 80013ec:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80013f0:	461a      	mov	r2, r3
 80013f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d008      	beq.n	800140c <MPU9150_Calibrate+0x5c0>
    		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
 80013fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80013fe:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001402:	18cb      	adds	r3, r1, r3
 8001404:	f04f 0201 	mov.w	r2, #1
 8001408:	f803 2c40 	strb.w	r2, [r3, #-64]
    accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];

    uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
    uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis

    for(ii = 0; ii < 3; ii++)
 800140c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001410:	f103 0301 	add.w	r3, r3, #1
 8001414:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001418:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800141c:	2b02      	cmp	r3, #2
 800141e:	d9de      	bls.n	80013de <MPU9150_Calibrate+0x592>
    	if(accel_bias_reg[ii] & mask)
    		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
    }

    // Construct total accelerometer bias, including calculated average accelerometer bias from above
    accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 8001420:	697a      	ldr	r2, [r7, #20]
 8001422:	6a3b      	ldr	r3, [r7, #32]
 8001424:	2b00      	cmp	r3, #0
 8001426:	da01      	bge.n	800142c <MPU9150_Calibrate+0x5e0>
 8001428:	f103 0307 	add.w	r3, r3, #7
 800142c:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	617b      	str	r3, [r7, #20]
    accel_bias_reg[1] -= (accel_bias[1]/8);
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001438:	2b00      	cmp	r3, #0
 800143a:	da01      	bge.n	8001440 <MPU9150_Calibrate+0x5f4>
 800143c:	f103 0307 	add.w	r3, r3, #7
 8001440:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	61bb      	str	r3, [r7, #24]
    accel_bias_reg[2] -= (accel_bias[2]/8);
 8001448:	69fa      	ldr	r2, [r7, #28]
 800144a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800144c:	2b00      	cmp	r3, #0
 800144e:	da01      	bge.n	8001454 <MPU9150_Calibrate+0x608>
 8001450:	f103 0307 	add.w	r3, r3, #7
 8001454:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	61fb      	str	r3, [r7, #28]

    data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001462:	b2db      	uxtb	r3, r3
 8001464:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    data[1] = (accel_bias_reg[0])      & 0xFF;
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	b2db      	uxtb	r3, r3
 800146c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8001470:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 8001474:	7c3b      	ldrb	r3, [r7, #16]
 8001476:	4313      	orrs	r3, r2
 8001478:	b2db      	uxtb	r3, r3
 800147a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001484:	b2db      	uxtb	r3, r3
 8001486:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    data[3] = (accel_bias_reg[1])      & 0xFF;
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8001492:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8001496:	7c7b      	ldrb	r3, [r7, #17]
 8001498:	4313      	orrs	r3, r2
 800149a:	b2db      	uxtb	r3, r3
 800149c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	ea4f 2323 	mov.w	r3, r3, asr #8
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[5] = (accel_bias_reg[2])      & 0xFF;
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80014b4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80014b8:	7cbb      	ldrb	r3, [r7, #18]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    // Push accelerometer biases to hardware registers
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_H, data[0]);
 80014c2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80014c6:	f241 304c 	movw	r0, #4940	; 0x134c
 80014ca:	f6c0 0002 	movt	r0, #2050	; 0x802
 80014ce:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80014d2:	f04f 0206 	mov.w	r2, #6
 80014d6:	f7fe ffd1 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_L_TC, data[1]);
 80014da:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80014de:	f241 304c 	movw	r0, #4940	; 0x134c
 80014e2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80014e6:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80014ea:	f04f 0207 	mov.w	r2, #7
 80014ee:	f7fe ffc5 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_H, data[2]);
 80014f2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80014f6:	f241 304c 	movw	r0, #4940	; 0x134c
 80014fa:	f6c0 0002 	movt	r0, #2050	; 0x802
 80014fe:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001502:	f04f 0208 	mov.w	r2, #8
 8001506:	f7fe ffb9 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_L_TC, data[3]);
 800150a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800150e:	f241 304c 	movw	r0, #4940	; 0x134c
 8001512:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001516:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800151a:	f04f 0209 	mov.w	r2, #9
 800151e:	f7fe ffad 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_H, data[4]);
 8001522:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001526:	f241 304c 	movw	r0, #4940	; 0x134c
 800152a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800152e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001532:	f04f 020a 	mov.w	r2, #10
 8001536:	f7fe ffa1 	bl	800047c <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_L_TC, data[5]);
 800153a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800153e:	f241 304c 	movw	r0, #4940	; 0x134c
 8001542:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001546:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800154a:	f04f 020b 	mov.w	r2, #11
 800154e:	f7fe ff95 	bl	800047c <I2Cdev_writeByte>
}
 8001552:	f107 0750 	add.w	r7, r7, #80	; 0x50
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	0000      	movs	r0, r0
	...

08001560 <MPU9150_SelfTest>:

// Accelerometer and gyroscope self test; check calibration wrt factory settings
bool MPU9150_SelfTest() // Should return percent deviation from factory trim values, +/- 14 or less deviation is a pass
{
 8001560:	b5b0      	push	{r4, r5, r7, lr}
 8001562:	b090      	sub	sp, #64	; 0x40
 8001564:	af00      	add	r7, sp, #0
   uint8_t selfTest[6];
   float factoryTrim[6];
   float result[6];

   // Configure the accelerometer for self-test
   I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, 0xF0); // Enable self test on all three axes and set accelerometer range to +/- 8 g
 8001566:	f241 304c 	movw	r0, #4940	; 0x134c
 800156a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800156e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001572:	f04f 021c 	mov.w	r2, #28
 8001576:	f04f 03f0 	mov.w	r3, #240	; 0xf0
 800157a:	f7fe ff7f 	bl	800047c <I2Cdev_writeByte>
   I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG,  0xE0); // Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 800157e:	f241 304c 	movw	r0, #4940	; 0x134c
 8001582:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001586:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800158a:	f04f 021b 	mov.w	r2, #27
 800158e:	f04f 03e0 	mov.w	r3, #224	; 0xe0
 8001592:	f7fe ff73 	bl	800047c <I2Cdev_writeByte>
   delay(250);  // Delay a while to let the device execute the self-test
 8001596:	f04f 00fa 	mov.w	r0, #250	; 0xfa
 800159a:	f7ff f961 	bl	8000860 <delay>
   rawData[0] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_X); // X-axis self-test results
 800159e:	f241 304c 	movw	r0, #4940	; 0x134c
 80015a2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80015a6:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80015aa:	f04f 020d 	mov.w	r2, #13
 80015ae:	f7ff f8d9 	bl	8000764 <I2Cdev_readByte>
 80015b2:	4603      	mov	r3, r0
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
   rawData[1] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_Y); // Y-axis self-test results
 80015ba:	f241 304c 	movw	r0, #4940	; 0x134c
 80015be:	f6c0 0002 	movt	r0, #2050	; 0x802
 80015c2:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80015c6:	f04f 020e 	mov.w	r2, #14
 80015ca:	f7ff f8cb 	bl	8000764 <I2Cdev_readByte>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
   rawData[2] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_Z); // Z-axis self-test results
 80015d6:	f241 304c 	movw	r0, #4940	; 0x134c
 80015da:	f6c0 0002 	movt	r0, #2050	; 0x802
 80015de:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80015e2:	f04f 020f 	mov.w	r2, #15
 80015e6:	f7ff f8bd 	bl	8000764 <I2Cdev_readByte>
 80015ea:	4603      	mov	r3, r0
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
   rawData[3] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_A); // Mixed-axis self-test results
 80015f2:	f241 304c 	movw	r0, #4940	; 0x134c
 80015f6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80015fa:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80015fe:	f04f 0210 	mov.w	r2, #16
 8001602:	f7ff f8af 	bl	8000764 <I2Cdev_readByte>
 8001606:	4603      	mov	r3, r0
 8001608:	b2db      	uxtb	r3, r3
 800160a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
   // Extract the acceleration test results first
   selfTest[0] = (rawData[0] >> 3) | (rawData[3] & 0x30) >> 4 ; // XA_TEST result is a five-bit unsigned integer
 800160e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001612:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001616:	b2db      	uxtb	r3, r3
 8001618:	b2da      	uxtb	r2, r3
 800161a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800161e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001622:	ea4f 1323 	mov.w	r3, r3, asr #4
 8001626:	b2db      	uxtb	r3, r3
 8001628:	4313      	orrs	r3, r2
 800162a:	b2db      	uxtb	r3, r3
 800162c:	b2db      	uxtb	r3, r3
 800162e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
   selfTest[1] = (rawData[1] >> 3) | (rawData[3] & 0x0C) >> 4 ; // YA_TEST result is a five-bit unsigned integer
 8001632:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001636:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800163a:	b2db      	uxtb	r3, r3
 800163c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
   selfTest[2] = (rawData[2] >> 3) | (rawData[3] & 0x03) >> 4 ; // ZA_TEST result is a five-bit unsigned integer
 8001640:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001644:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001648:	b2db      	uxtb	r3, r3
 800164a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
   // Extract the gyration test results first
   selfTest[3] = rawData[0]  & 0x1F ; // XG_TEST result is a five-bit unsigned integer
 800164e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001652:	f003 031f 	and.w	r3, r3, #31
 8001656:	b2db      	uxtb	r3, r3
 8001658:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
   selfTest[4] = rawData[1]  & 0x1F ; // YG_TEST result is a five-bit unsigned integer
 800165c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001660:	f003 031f 	and.w	r3, r3, #31
 8001664:	b2db      	uxtb	r3, r3
 8001666:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
   selfTest[5] = rawData[2]  & 0x1F ; // ZG_TEST result is a five-bit unsigned integer
 800166a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800166e:	f003 031f 	and.w	r3, r3, #31
 8001672:	b2db      	uxtb	r3, r3
 8001674:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
   // Process results to allow final comparison with factory set values
   factoryTrim[0] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[0] - 1.0)/30.0))); // FT[Xa] factory trim calculation
 8001678:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800167c:	ee07 3a10 	vmov	s14, r3
 8001680:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001684:	ee17 0a90 	vmov	r0, s15
 8001688:	f018 f9fe 	bl	8019a88 <__aeabi_f2d>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4610      	mov	r0, r2
 8001692:	4619      	mov	r1, r3
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80016a0:	f018 f892 	bl	80197c8 <__aeabi_dsub>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	4610      	mov	r0, r2
 80016aa:	4619      	mov	r1, r3
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	f2c4 033e 	movt	r3, #16446	; 0x403e
 80016b8:	f018 fb64 	bl	8019d84 <__aeabi_ddiv>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	a1d9      	add	r1, pc, #868	; (adr r1, 8001a28 <MPU9150_SelfTest+0x4c8>)
 80016c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016c6:	f014 fe15 	bl	80162f4 <pow>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4610      	mov	r0, r2
 80016d0:	4619      	mov	r1, r3
 80016d2:	a3d7      	add	r3, pc, #860	; (adr r3, 8001a30 <MPU9150_SelfTest+0x4d0>)
 80016d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d8:	f018 fa2a 	bl	8019b30 <__aeabi_dmul>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	f018 fce6 	bl	801a0b4 <__aeabi_d2f>
 80016e8:	4603      	mov	r3, r0
 80016ea:	61bb      	str	r3, [r7, #24]
   factoryTrim[1] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[1] - 1.0)/30.0))); // FT[Ya] factory trim calculation
 80016ec:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80016f0:	ee07 3a10 	vmov	s14, r3
 80016f4:	eef8 7a47 	vcvt.f32.u32	s15, s14
 80016f8:	ee17 0a90 	vmov	r0, s15
 80016fc:	f018 f9c4 	bl	8019a88 <__aeabi_f2d>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4610      	mov	r0, r2
 8001706:	4619      	mov	r1, r3
 8001708:	f04f 0200 	mov.w	r2, #0
 800170c:	f04f 0300 	mov.w	r3, #0
 8001710:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001714:	f018 f858 	bl	80197c8 <__aeabi_dsub>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4610      	mov	r0, r2
 800171e:	4619      	mov	r1, r3
 8001720:	f04f 0200 	mov.w	r2, #0
 8001724:	f04f 0300 	mov.w	r3, #0
 8001728:	f2c4 033e 	movt	r3, #16446	; 0x403e
 800172c:	f018 fb2a 	bl	8019d84 <__aeabi_ddiv>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	a1bc      	add	r1, pc, #752	; (adr r1, 8001a28 <MPU9150_SelfTest+0x4c8>)
 8001736:	e9d1 0100 	ldrd	r0, r1, [r1]
 800173a:	f014 fddb 	bl	80162f4 <pow>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	a3ba      	add	r3, pc, #744	; (adr r3, 8001a30 <MPU9150_SelfTest+0x4d0>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f018 f9f0 	bl	8019b30 <__aeabi_dmul>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f018 fcac 	bl	801a0b4 <__aeabi_d2f>
 800175c:	4603      	mov	r3, r0
 800175e:	61fb      	str	r3, [r7, #28]
   factoryTrim[2] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[2] - 1.0)/30.0))); // FT[Za] factory trim calculation
 8001760:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001764:	ee07 3a10 	vmov	s14, r3
 8001768:	eef8 7a47 	vcvt.f32.u32	s15, s14
 800176c:	ee17 0a90 	vmov	r0, s15
 8001770:	f018 f98a 	bl	8019a88 <__aeabi_f2d>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	4610      	mov	r0, r2
 800177a:	4619      	mov	r1, r3
 800177c:	f04f 0200 	mov.w	r2, #0
 8001780:	f04f 0300 	mov.w	r3, #0
 8001784:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001788:	f018 f81e 	bl	80197c8 <__aeabi_dsub>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	f04f 0300 	mov.w	r3, #0
 800179c:	f2c4 033e 	movt	r3, #16446	; 0x403e
 80017a0:	f018 faf0 	bl	8019d84 <__aeabi_ddiv>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	a19f      	add	r1, pc, #636	; (adr r1, 8001a28 <MPU9150_SelfTest+0x4c8>)
 80017aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017ae:	f014 fda1 	bl	80162f4 <pow>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	4610      	mov	r0, r2
 80017b8:	4619      	mov	r1, r3
 80017ba:	a39d      	add	r3, pc, #628	; (adr r3, 8001a30 <MPU9150_SelfTest+0x4d0>)
 80017bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c0:	f018 f9b6 	bl	8019b30 <__aeabi_dmul>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	f018 fc72 	bl	801a0b4 <__aeabi_d2f>
 80017d0:	4603      	mov	r3, r0
 80017d2:	623b      	str	r3, [r7, #32]
   factoryTrim[3] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[3] - 1.0) ));             // FT[Xg] factory trim calculation
 80017d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80017d8:	ee07 3a10 	vmov	s14, r3
 80017dc:	eef8 7a47 	vcvt.f32.u32	s15, s14
 80017e0:	ee17 0a90 	vmov	r0, s15
 80017e4:	f018 f950 	bl	8019a88 <__aeabi_f2d>
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	4610      	mov	r0, r2
 80017ee:	4619      	mov	r1, r3
 80017f0:	f04f 0200 	mov.w	r2, #0
 80017f4:	f04f 0300 	mov.w	r3, #0
 80017f8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80017fc:	f017 ffe4 	bl	80197c8 <__aeabi_dsub>
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	a18c      	add	r1, pc, #560	; (adr r1, 8001a38 <MPU9150_SelfTest+0x4d8>)
 8001806:	e9d1 0100 	ldrd	r0, r1, [r1]
 800180a:	f014 fd73 	bl	80162f4 <pow>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4610      	mov	r0, r2
 8001814:	4619      	mov	r1, r3
 8001816:	a38a      	add	r3, pc, #552	; (adr r3, 8001a40 <MPU9150_SelfTest+0x4e0>)
 8001818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181c:	f018 f988 	bl	8019b30 <__aeabi_dmul>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4610      	mov	r0, r2
 8001826:	4619      	mov	r1, r3
 8001828:	f018 fc44 	bl	801a0b4 <__aeabi_d2f>
 800182c:	4603      	mov	r3, r0
 800182e:	627b      	str	r3, [r7, #36]	; 0x24
   factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Yg] factory trim calculation
 8001830:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001834:	ee07 3a10 	vmov	s14, r3
 8001838:	eef8 7a47 	vcvt.f32.u32	s15, s14
 800183c:	ee17 0a90 	vmov	r0, s15
 8001840:	f018 f922 	bl	8019a88 <__aeabi_f2d>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4610      	mov	r0, r2
 800184a:	4619      	mov	r1, r3
 800184c:	f04f 0200 	mov.w	r2, #0
 8001850:	f04f 0300 	mov.w	r3, #0
 8001854:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001858:	f017 ffb6 	bl	80197c8 <__aeabi_dsub>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	a175      	add	r1, pc, #468	; (adr r1, 8001a38 <MPU9150_SelfTest+0x4d8>)
 8001862:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001866:	f014 fd45 	bl	80162f4 <pow>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	a375      	add	r3, pc, #468	; (adr r3, 8001a48 <MPU9150_SelfTest+0x4e8>)
 8001874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001878:	f018 f95a 	bl	8019b30 <__aeabi_dmul>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f018 fc16 	bl	801a0b4 <__aeabi_d2f>
 8001888:	4603      	mov	r3, r0
 800188a:	62bb      	str	r3, [r7, #40]	; 0x28
   factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Zg] factory trim calculation
 800188c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001890:	ee07 3a10 	vmov	s14, r3
 8001894:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001898:	ee17 0a90 	vmov	r0, s15
 800189c:	f018 f8f4 	bl	8019a88 <__aeabi_f2d>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	4610      	mov	r0, r2
 80018a6:	4619      	mov	r1, r3
 80018a8:	f04f 0200 	mov.w	r2, #0
 80018ac:	f04f 0300 	mov.w	r3, #0
 80018b0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80018b4:	f017 ff88 	bl	80197c8 <__aeabi_dsub>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	a15e      	add	r1, pc, #376	; (adr r1, 8001a38 <MPU9150_SelfTest+0x4d8>)
 80018be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018c2:	f014 fd17 	bl	80162f4 <pow>
 80018c6:	4602      	mov	r2, r0
 80018c8:	460b      	mov	r3, r1
 80018ca:	4610      	mov	r0, r2
 80018cc:	4619      	mov	r1, r3
 80018ce:	a35c      	add	r3, pc, #368	; (adr r3, 8001a40 <MPU9150_SelfTest+0x4e0>)
 80018d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d4:	f018 f92c 	bl	8019b30 <__aeabi_dmul>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4610      	mov	r0, r2
 80018de:	4619      	mov	r1, r3
 80018e0:	f018 fbe8 	bl	801a0b4 <__aeabi_d2f>
 80018e4:	4603      	mov	r3, r0
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c

   // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
   // To get to percent, must multiply by 100 and subtract result from 100
   for (int i = 0; i < 6; i++)
 80018e8:	f04f 0300 	mov.w	r3, #0
 80018ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018ee:	e056      	b.n	800199e <MPU9150_SelfTest+0x43e>
	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report percent differences
 80018f0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80018f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018f6:	18d3      	adds	r3, r2, r3
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	ee07 3a90 	vmov	s15, r3
 80018fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001904:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001908:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800190c:	18cb      	adds	r3, r1, r3
 800190e:	ed53 7a0a 	vldr	s15, [r3, #-40]	; 0xffffffd8
 8001912:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001916:	ee17 0a90 	vmov	r0, s15
 800191a:	f018 f8b5 	bl	8019a88 <__aeabi_f2d>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4610      	mov	r0, r2
 8001924:	4619      	mov	r1, r3
 8001926:	f04f 0200 	mov.w	r2, #0
 800192a:	f04f 0300 	mov.w	r3, #0
 800192e:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8001932:	f018 f8fd 	bl	8019b30 <__aeabi_dmul>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	4614      	mov	r4, r2
 800193c:	461d      	mov	r5, r3
 800193e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001940:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001944:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001948:	18d3      	adds	r3, r2, r3
 800194a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800194e:	4618      	mov	r0, r3
 8001950:	f018 f89a 	bl	8019a88 <__aeabi_f2d>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4620      	mov	r0, r4
 800195a:	4629      	mov	r1, r5
 800195c:	f018 fa12 	bl	8019d84 <__aeabi_ddiv>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8001974:	f017 ff2a 	bl	80197cc <__adddf3>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4610      	mov	r0, r2
 800197e:	4619      	mov	r1, r3
 8001980:	f018 fb98 	bl	801a0b4 <__aeabi_d2f>
 8001984:	4602      	mov	r2, r0
 8001986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001988:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800198c:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001990:	18cb      	adds	r3, r1, r3
 8001992:	f843 2c40 	str.w	r2, [r3, #-64]
   factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Yg] factory trim calculation
   factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Zg] factory trim calculation

   // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
   // To get to percent, must multiply by 100 and subtract result from 100
   for (int i = 0; i < 6; i++)
 8001996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001998:	f103 0301 	add.w	r3, r3, #1
 800199c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800199e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019a0:	2b05      	cmp	r3, #5
 80019a2:	dda5      	ble.n	80018f0 <MPU9150_SelfTest+0x390>
	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report percent differences

   if(result[0] < 1.0f && result[1] < 1.0f && result[2] < 1.0f && result[3] < 1.0f && result[4] < 1.0f && result[5] < 1.0f)
 80019a4:	ed97 7a00 	vldr	s14, [r7]
 80019a8:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80019ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b4:	d52f      	bpl.n	8001a16 <MPU9150_SelfTest+0x4b6>
 80019b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80019ba:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80019be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c6:	d526      	bpl.n	8001a16 <MPU9150_SelfTest+0x4b6>
 80019c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80019cc:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80019d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d8:	d51d      	bpl.n	8001a16 <MPU9150_SelfTest+0x4b6>
 80019da:	ed97 7a03 	vldr	s14, [r7, #12]
 80019de:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80019e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ea:	d514      	bpl.n	8001a16 <MPU9150_SelfTest+0x4b6>
 80019ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80019f0:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80019f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	d50b      	bpl.n	8001a16 <MPU9150_SelfTest+0x4b6>
 80019fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a02:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001a06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0e:	d502      	bpl.n	8001a16 <MPU9150_SelfTest+0x4b6>
	   return TRUE;
 8001a10:	f04f 0301 	mov.w	r3, #1
 8001a14:	e001      	b.n	8001a1a <MPU9150_SelfTest+0x4ba>
   else
	   return FALSE;
 8001a16:	f04f 0300 	mov.w	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bdb0      	pop	{r4, r5, r7, pc}
 8001a24:	f3af 8000 	nop.w
 8001a28:	a5a5a5a5 	.word	0xa5a5a5a5
 8001a2c:	4005a5a5 	.word	0x4005a5a5
 8001a30:	5c28f5c3 	.word	0x5c28f5c3
 8001a34:	4095c28f 	.word	0x4095c28f
 8001a38:	7ef9db23 	.word	0x7ef9db23
 8001a3c:	3ff0bc6a 	.word	0x3ff0bc6a
 8001a40:	00000000 	.word	0x00000000
 8001a44:	40a99600 	.word	0x40a99600
 8001a48:	00000000 	.word	0x00000000
 8001a4c:	c0a99600 	.word	0xc0a99600

08001a50 <getGres>:

void getGres()
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
	switch (Gscale)
 8001a54:	f640 3394 	movw	r3, #2964	; 0xb94
 8001a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d832      	bhi.n	8001ac8 <getGres+0x78>
 8001a62:	a201      	add	r2, pc, #4	; (adr r2, 8001a68 <getGres+0x18>)
 8001a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a68:	08001a79 	.word	0x08001a79
 8001a6c:	08001a8d 	.word	0x08001a8d
 8001a70:	08001aa1 	.word	0x08001aa1
 8001a74:	08001ab5 	.word	0x08001ab5
	{
		// Possible gyro scales (and their register bit settings) are:
		// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    	case GFS_250DPS:
    		gRes = 250.0/32768.0;
 8001a78:	f640 53e8 	movw	r3, #3560	; 0xde8
 8001a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f6c3 32fa 	movt	r2, #15354	; 0x3bfa
 8001a88:	601a      	str	r2, [r3, #0]
    		break;
 8001a8a:	e01d      	b.n	8001ac8 <getGres+0x78>
    	case GFS_500DPS:
    		gRes = 500.0/32768.0;
 8001a8c:	f640 53e8 	movw	r3, #3560	; 0xde8
 8001a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	f6c3 427a 	movt	r2, #15482	; 0x3c7a
 8001a9c:	601a      	str	r2, [r3, #0]
    		break;
 8001a9e:	e013      	b.n	8001ac8 <getGres+0x78>
    	case GFS_1000DPS:
    		gRes = 1000.0/32768.0;
 8001aa0:	f640 53e8 	movw	r3, #3560	; 0xde8
 8001aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aa8:	f04f 0200 	mov.w	r2, #0
 8001aac:	f6c3 42fa 	movt	r2, #15610	; 0x3cfa
 8001ab0:	601a      	str	r2, [r3, #0]
    		break;
 8001ab2:	e009      	b.n	8001ac8 <getGres+0x78>
    	case GFS_2000DPS:
    		gRes = 2000.0/32768.0;
 8001ab4:	f640 53e8 	movw	r3, #3560	; 0xde8
 8001ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001abc:	f04f 0200 	mov.w	r2, #0
 8001ac0:	f6c3 527a 	movt	r2, #15738	; 0x3d7a
 8001ac4:	601a      	str	r2, [r3, #0]
    		break;
 8001ac6:	bf00      	nop
	}
}
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <getAres>:

void getAres()
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
	switch (Ascale)
 8001ad4:	f640 3395 	movw	r3, #2965	; 0xb95
 8001ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b03      	cmp	r3, #3
 8001ae0:	d82a      	bhi.n	8001b38 <getAres+0x68>
 8001ae2:	a201      	add	r2, pc, #4	; (adr r2, 8001ae8 <getAres+0x18>)
 8001ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae8:	08001af9 	.word	0x08001af9
 8001aec:	08001b09 	.word	0x08001b09
 8001af0:	08001b19 	.word	0x08001b19
 8001af4:	08001b29 	.word	0x08001b29
	{
		// Possible accelerometer scales (and their register bit settings) are:
		// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    	case AFS_2G:
    		aRes = 2.0/32768.0;
 8001af8:	f640 53e4 	movw	r3, #3556	; 0xde4
 8001afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b00:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001b04:	601a      	str	r2, [r3, #0]
    		break;
 8001b06:	e017      	b.n	8001b38 <getAres+0x68>
    	case AFS_4G:
    		aRes = 4.0/32768.0;
 8001b08:	f640 53e4 	movw	r3, #3556	; 0xde4
 8001b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b10:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001b14:	601a      	str	r2, [r3, #0]
    		break;
 8001b16:	e00f      	b.n	8001b38 <getAres+0x68>
    	case AFS_8G:
    		aRes = 8.0/32768.0;
 8001b18:	f640 53e4 	movw	r3, #3556	; 0xde4
 8001b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b20:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001b24:	601a      	str	r2, [r3, #0]
    		break;
 8001b26:	e007      	b.n	8001b38 <getAres+0x68>
    	case AFS_16G:
    		aRes = 16.0/32768.0;
 8001b28:	f640 53e4 	movw	r3, #3556	; 0xde4
 8001b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b30:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001b34:	601a      	str	r2, [r3, #0]
    		break;
 8001b36:	bf00      	nop
	}
}
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bc80      	pop	{r7}
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop

08001b40 <GetSensorCount>:

uint16_t GetSensorCount()
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
	return counterSensor;
 8001b44:	f640 33e8 	movw	r3, #3048	; 0xbe8
 8001b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4c:	881b      	ldrh	r3, [r3, #0]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop

08001b58 <GetAngles>:

void GetAngles(float* angles, float* yoffset)
{
 8001b58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b5c:	b083      	sub	sp, #12
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
 8001b62:	6039      	str	r1, [r7, #0]
		YAW_OFFSET = kalAngleZ;
	angles[0]=kalAngleZ-YAW_OFFSET;
	angles[1]=kalAngleY;
	angles[2]=kalAngleX;
#elif ATTITUDEALGORITHM == 2
	if (YAW_OFFSET <= 0.5 && YAW_OFFSET >= -0.5)
 8001b64:	f640 33e0 	movw	r3, #3040	; 0xbe0
 8001b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b6c:	ed93 7a00 	vldr	s14, [r3]
 8001b70:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8001b74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7c:	f200 8091 	bhi.w	8001ca2 <GetAngles+0x14a>
 8001b80:	f640 33e0 	movw	r3, #3040	; 0xbe0
 8001b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b88:	ed93 7a00 	vldr	s14, [r3]
 8001b8c:	eefe 7a00 	vmov.f32	s15, #224	; 0xe0
 8001b90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b98:	f2c0 8083 	blt.w	8001ca2 <GetAngles+0x14a>
		YAW_OFFSET = atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]) * RAD_TO_DEG;
 8001b9c:	f240 0300 	movw	r3, #0
 8001ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba4:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ba8:	f240 0300 	movw	r3, #0
 8001bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bb8:	f240 0300 	movw	r3, #0
 8001bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bc0:	edd3 6a00 	vldr	s13, [r3]
 8001bc4:	f240 0300 	movw	r3, #0
 8001bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bcc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001bd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bdc:	ee17 0a90 	vmov	r0, s15
 8001be0:	f017 ff52 	bl	8019a88 <__aeabi_f2d>
 8001be4:	4680      	mov	r8, r0
 8001be6:	4689      	mov	r9, r1
 8001be8:	f240 0300 	movw	r3, #0
 8001bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf0:	ed93 7a00 	vldr	s14, [r3]
 8001bf4:	f240 0300 	movw	r3, #0
 8001bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bfc:	edd3 7a00 	vldr	s15, [r3]
 8001c00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c04:	f240 0300 	movw	r3, #0
 8001c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c0c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001c10:	f240 0300 	movw	r3, #0
 8001c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c18:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c24:	f240 0300 	movw	r3, #0
 8001c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c2c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c30:	f240 0300 	movw	r3, #0
 8001c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c38:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c40:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c44:	f240 0300 	movw	r3, #0
 8001c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c4c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c50:	f240 0300 	movw	r3, #0
 8001c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c58:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c64:	ee17 0a90 	vmov	r0, s15
 8001c68:	f017 ff0e 	bl	8019a88 <__aeabi_f2d>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4640      	mov	r0, r8
 8001c72:	4649      	mov	r1, r9
 8001c74:	f014 fb3c 	bl	80162f0 <atan2>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	a3b9      	add	r3, pc, #740	; (adr r3, 8001f68 <GetAngles+0x410>)
 8001c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c86:	f017 ff53 	bl	8019b30 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	f018 fa0f 	bl	801a0b4 <__aeabi_d2f>
 8001c96:	4602      	mov	r2, r0
 8001c98:	f640 33e0 	movw	r3, #3040	; 0xbe0
 8001c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ca0:	601a      	str	r2, [r3, #0]
	angles[0]=atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]) * RAD_TO_DEG - YAW_OFFSET;
 8001ca2:	f240 0300 	movw	r3, #0
 8001ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001caa:	ed93 7a01 	vldr	s14, [r3, #4]
 8001cae:	f240 0300 	movw	r3, #0
 8001cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cb6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001cba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cbe:	f240 0300 	movw	r3, #0
 8001cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cc6:	edd3 6a00 	vldr	s13, [r3]
 8001cca:	f240 0300 	movw	r3, #0
 8001cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cd2:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cde:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ce2:	ee17 0a90 	vmov	r0, s15
 8001ce6:	f017 fecf 	bl	8019a88 <__aeabi_f2d>
 8001cea:	4680      	mov	r8, r0
 8001cec:	4689      	mov	r9, r1
 8001cee:	f240 0300 	movw	r3, #0
 8001cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cf6:	ed93 7a00 	vldr	s14, [r3]
 8001cfa:	f240 0300 	movw	r3, #0
 8001cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d02:	edd3 7a00 	vldr	s15, [r3]
 8001d06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d0a:	f240 0300 	movw	r3, #0
 8001d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d12:	edd3 6a01 	vldr	s13, [r3, #4]
 8001d16:	f240 0300 	movw	r3, #0
 8001d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d1e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d2a:	f240 0300 	movw	r3, #0
 8001d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d32:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d36:	f240 0300 	movw	r3, #0
 8001d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d3e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d4a:	f240 0300 	movw	r3, #0
 8001d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d52:	edd3 6a03 	vldr	s13, [r3, #12]
 8001d56:	f240 0300 	movw	r3, #0
 8001d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d6a:	ee17 0a90 	vmov	r0, s15
 8001d6e:	f017 fe8b 	bl	8019a88 <__aeabi_f2d>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4640      	mov	r0, r8
 8001d78:	4649      	mov	r1, r9
 8001d7a:	f014 fab9 	bl	80162f0 <atan2>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4610      	mov	r0, r2
 8001d84:	4619      	mov	r1, r3
 8001d86:	a378      	add	r3, pc, #480	; (adr r3, 8001f68 <GetAngles+0x410>)
 8001d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8c:	f017 fed0 	bl	8019b30 <__aeabi_dmul>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4690      	mov	r8, r2
 8001d96:	4699      	mov	r9, r3
 8001d98:	f640 33e0 	movw	r3, #3040	; 0xbe0
 8001d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f017 fe70 	bl	8019a88 <__aeabi_f2d>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	4640      	mov	r0, r8
 8001dae:	4649      	mov	r1, r9
 8001db0:	f017 fd0a 	bl	80197c8 <__aeabi_dsub>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f018 f97a 	bl	801a0b4 <__aeabi_d2f>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	601a      	str	r2, [r3, #0]
	angles[1]=-asin(2.0f * (q[1] * q[3] - q[0] * q[2])) * RAD_TO_DEG;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f103 0604 	add.w	r6, r3, #4
 8001dcc:	f240 0300 	movw	r3, #0
 8001dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dd4:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dd8:	f240 0300 	movw	r3, #0
 8001ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001de0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001de4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001de8:	f240 0300 	movw	r3, #0
 8001dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df0:	edd3 6a00 	vldr	s13, [r3]
 8001df4:	f240 0300 	movw	r3, #0
 8001df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dfc:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e08:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e0c:	ee17 0a90 	vmov	r0, s15
 8001e10:	f017 fe3a 	bl	8019a88 <__aeabi_f2d>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4610      	mov	r0, r2
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	f014 fa16 	bl	801624c <asin>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4614      	mov	r4, r2
 8001e26:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001e2a:	4620      	mov	r0, r4
 8001e2c:	4629      	mov	r1, r5
 8001e2e:	a34e      	add	r3, pc, #312	; (adr r3, 8001f68 <GetAngles+0x410>)
 8001e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e34:	f017 fe7c 	bl	8019b30 <__aeabi_dmul>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4610      	mov	r0, r2
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f018 f938 	bl	801a0b4 <__aeabi_d2f>
 8001e44:	4603      	mov	r3, r0
 8001e46:	6033      	str	r3, [r6, #0]
	angles[2]=atan2(2.0f * (q[0] * q[1] + q[2] * q[3]), q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3] * q[3]) * RAD_TO_DEG;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f103 0608 	add.w	r6, r3, #8
 8001e4e:	f240 0300 	movw	r3, #0
 8001e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e56:	ed93 7a00 	vldr	s14, [r3]
 8001e5a:	f240 0300 	movw	r3, #0
 8001e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e62:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e6a:	f240 0300 	movw	r3, #0
 8001e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e72:	edd3 6a02 	vldr	s13, [r3, #8]
 8001e76:	f240 0300 	movw	r3, #0
 8001e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e7e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e8a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e8e:	ee17 0a90 	vmov	r0, s15
 8001e92:	f017 fdf9 	bl	8019a88 <__aeabi_f2d>
 8001e96:	4604      	mov	r4, r0
 8001e98:	460d      	mov	r5, r1
 8001e9a:	f240 0300 	movw	r3, #0
 8001e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ea2:	ed93 7a00 	vldr	s14, [r3]
 8001ea6:	f240 0300 	movw	r3, #0
 8001eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eae:	edd3 7a00 	vldr	s15, [r3]
 8001eb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eb6:	f240 0300 	movw	r3, #0
 8001eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ebe:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ec2:	f240 0300 	movw	r3, #0
 8001ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eca:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ece:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ed6:	f240 0300 	movw	r3, #0
 8001eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ede:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ee2:	f240 0300 	movw	r3, #0
 8001ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eea:	edd3 7a02 	vldr	s15, [r3, #8]
 8001eee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ef2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ef6:	f240 0300 	movw	r3, #0
 8001efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001efe:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f02:	f240 0300 	movw	r3, #0
 8001f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f0a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f16:	ee17 0a90 	vmov	r0, s15
 8001f1a:	f017 fdb5 	bl	8019a88 <__aeabi_f2d>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	460b      	mov	r3, r1
 8001f22:	4620      	mov	r0, r4
 8001f24:	4629      	mov	r1, r5
 8001f26:	f014 f9e3 	bl	80162f0 <atan2>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4619      	mov	r1, r3
 8001f32:	a30d      	add	r3, pc, #52	; (adr r3, 8001f68 <GetAngles+0x410>)
 8001f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f38:	f017 fdfa 	bl	8019b30 <__aeabi_dmul>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	f018 f8b6 	bl	801a0b4 <__aeabi_d2f>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	6033      	str	r3, [r6, #0]
	*yoffset = YAW_OFFSET;
 8001f4c:	f640 33e0 	movw	r3, #3040	; 0xbe0
 8001f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	601a      	str	r2, [r3, #0]
#endif
}
 8001f5a:	f107 070c 	add.w	r7, r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f64:	f3af 8000 	nop.w
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	404ca5dc 	.word	0x404ca5dc

08001f70 <GetMagData>:

void GetMagData(float* pt)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	pt[0] = mag[0];
 8001f78:	f640 33b0 	movw	r3, #2992	; 0xbb0
 8001f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	601a      	str	r2, [r3, #0]
	pt[1] = mag[1];
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f103 0204 	add.w	r2, r3, #4
 8001f8c:	f640 33b0 	movw	r3, #2992	; 0xbb0
 8001f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	6013      	str	r3, [r2, #0]
	pt[2] = mag[2];
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f103 0208 	add.w	r2, r3, #8
 8001f9e:	f640 33b0 	movw	r3, #2992	; 0xbb0
 8001fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	6013      	str	r3, [r2, #0]
}
 8001faa:	f107 070c 	add.w	r7, r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr

08001fb4 <ERU1_0_IRQHandler>:

void MPU_EXT_INT_ISR(void)
{
 8001fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fb6:	b093      	sub	sp, #76	; 0x4c
 8001fb8:	af08      	add	r7, sp, #32
	uint8_t data[19];
	uint8_t mpuIntStatus;
	uint8_t magDRDY;

	//Reads Status Flag
	status = RD_REG(ERU001_Handle0.ERURegs->EXICON[ERU001_Handle0.InputChannel],ERU_EXICON_FL_Msk , ERU_EXICON_FL_Pos);
 8001fba:	f241 339c 	movw	r3, #5020	; 0x139c
 8001fbe:	f6c0 0302 	movt	r3, #2050	; 0x802
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	f241 339c 	movw	r3, #5020	; 0x139c
 8001fc8:	f6c0 0302 	movt	r3, #2050	; 0x802
 8001fcc:	791b      	ldrb	r3, [r3, #4]
 8001fce:	f103 0304 	add.w	r3, r3, #4
 8001fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fda:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24

	if (status)
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 827a 	beq.w	80024dc <ERU1_0_IRQHandler+0x528>
	{
		mpuIntStatus = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_STATUS);
 8001fe8:	f241 304c 	movw	r0, #4940	; 0x134c
 8001fec:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001ff0:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001ff4:	f04f 023a 	mov.w	r2, #58	; 0x3a
 8001ff8:	f7fe fbb4 	bl	8000764 <I2Cdev_readByte>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		//FIFO-Count
		I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, data);
 8002002:	463b      	mov	r3, r7
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	f241 304c 	movw	r0, #4940	; 0x134c
 800200a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800200e:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8002012:	f04f 0272 	mov.w	r2, #114	; 0x72
 8002016:	f04f 0302 	mov.w	r3, #2
 800201a:	f7fe fa49 	bl	80004b0 <I2Cdev_readBytes>
		uint16_t fifoCount = (((uint16_t)data[0]) << 8) | data[1];
 800201e:	783b      	ldrb	r3, [r7, #0]
 8002020:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002024:	b29a      	uxth	r2, r3
 8002026:	787b      	ldrb	r3, [r7, #1]
 8002028:	4313      	orrs	r3, r2
 800202a:	b29b      	uxth	r3, r3
 800202c:	843b      	strh	r3, [r7, #32]

		if ((mpuIntStatus & 0x10) || fifoCount == 1024)
 800202e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002032:	f003 0310 	and.w	r3, r3, #16
 8002036:	2b00      	cmp	r3, #0
 8002038:	d103      	bne.n	8002042 <ERU1_0_IRQHandler+0x8e>
 800203a:	8c3b      	ldrh	r3, [r7, #32]
 800203c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002040:	d10c      	bne.n	800205c <ERU1_0_IRQHandler+0xa8>
		{
			//Reset FIFO
			I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x64);
 8002042:	f241 304c 	movw	r0, #4940	; 0x134c
 8002046:	f6c0 0002 	movt	r0, #2050	; 0x802
 800204a:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800204e:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8002052:	f04f 0364 	mov.w	r3, #100	; 0x64
 8002056:	f7fe fa11 	bl	800047c <I2Cdev_writeByte>
 800205a:	e237      	b.n	80024cc <ERU1_0_IRQHandler+0x518>
		}
		else if (mpuIntStatus & 0x01)
 800205c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b00      	cmp	r3, #0
 8002066:	f000 8231 	beq.w	80024cc <ERU1_0_IRQHandler+0x518>
		{
			//Read from FIFO
			if (I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_R_W, 19, data))
 800206a:	463b      	mov	r3, r7
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	f241 304c 	movw	r0, #4940	; 0x134c
 8002072:	f6c0 0002 	movt	r0, #2050	; 0x802
 8002076:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 800207a:	f04f 0274 	mov.w	r2, #116	; 0x74
 800207e:	f04f 0313 	mov.w	r3, #19
 8002082:	f7fe fa15 	bl	80004b0 <I2Cdev_readBytes>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 821f 	beq.w	80024cc <ERU1_0_IRQHandler+0x518>
			{
				// Read the x/y/z adc values
				accRaw[0]=((int16_t)data[0] << 8) | data[1];
 800208e:	783b      	ldrb	r3, [r7, #0]
 8002090:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002094:	b29a      	uxth	r2, r3
 8002096:	787b      	ldrb	r3, [r7, #1]
 8002098:	4313      	orrs	r3, r2
 800209a:	b29a      	uxth	r2, r3
 800209c:	f640 53dc 	movw	r3, #3548	; 0xddc
 80020a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a4:	801a      	strh	r2, [r3, #0]
				accRaw[1]=((int16_t)data[2] << 8) | data[3];
 80020a6:	78bb      	ldrb	r3, [r7, #2]
 80020a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	78fb      	ldrb	r3, [r7, #3]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	f640 53dc 	movw	r3, #3548	; 0xddc
 80020b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020bc:	805a      	strh	r2, [r3, #2]
				accRaw[2]=((int16_t)data[4] << 8) | data[5];
 80020be:	793b      	ldrb	r3, [r7, #4]
 80020c0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	797b      	ldrb	r3, [r7, #5]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	f640 53dc 	movw	r3, #3548	; 0xddc
 80020d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d4:	809a      	strh	r2, [r3, #4]

				getAres();
 80020d6:	f7ff fcfb 	bl	8001ad0 <getAres>

				// Now we'll calculate the accleration value into actual g's
				acc[0] = (float)accRaw[0]*aRes;  // get actual g value, this depends on scale being set
 80020da:	f640 53dc 	movw	r3, #3548	; 0xddc
 80020de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e2:	881b      	ldrh	r3, [r3, #0]
 80020e4:	b21b      	sxth	r3, r3
 80020e6:	ee07 3a90 	vmov	s15, r3
 80020ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020ee:	f640 53e4 	movw	r3, #3556	; 0xde4
 80020f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f6:	edd3 7a00 	vldr	s15, [r3]
 80020fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020fe:	f640 3398 	movw	r3, #2968	; 0xb98
 8002102:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002106:	edc3 7a00 	vstr	s15, [r3]
				acc[1] = (float)accRaw[1]*aRes;
 800210a:	f640 53dc 	movw	r3, #3548	; 0xddc
 800210e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002112:	885b      	ldrh	r3, [r3, #2]
 8002114:	b21b      	sxth	r3, r3
 8002116:	ee07 3a90 	vmov	s15, r3
 800211a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800211e:	f640 53e4 	movw	r3, #3556	; 0xde4
 8002122:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002126:	edd3 7a00 	vldr	s15, [r3]
 800212a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800212e:	f640 3398 	movw	r3, #2968	; 0xb98
 8002132:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002136:	edc3 7a01 	vstr	s15, [r3, #4]
				acc[2] = (float)accRaw[2]*aRes;
 800213a:	f640 53dc 	movw	r3, #3548	; 0xddc
 800213e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002142:	889b      	ldrh	r3, [r3, #4]
 8002144:	b21b      	sxth	r3, r3
 8002146:	ee07 3a90 	vmov	s15, r3
 800214a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800214e:	f640 53e4 	movw	r3, #3556	; 0xde4
 8002152:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002156:	edd3 7a00 	vldr	s15, [r3]
 800215a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800215e:	f640 3398 	movw	r3, #2968	; 0xb98
 8002162:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002166:	edc3 7a02 	vstr	s15, [r3, #8]

				// Read the x/y/z adc values
				gyroRaw[0]=((int16_t)data[6] << 8) | data[7];
 800216a:	79bb      	ldrb	r3, [r7, #6]
 800216c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002170:	b29a      	uxth	r2, r3
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	4313      	orrs	r3, r2
 8002176:	b29a      	uxth	r2, r3
 8002178:	f640 53d4 	movw	r3, #3540	; 0xdd4
 800217c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002180:	801a      	strh	r2, [r3, #0]
				gyroRaw[1]=((int16_t)data[8] << 8) | data[9];
 8002182:	7a3b      	ldrb	r3, [r7, #8]
 8002184:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002188:	b29a      	uxth	r2, r3
 800218a:	7a7b      	ldrb	r3, [r7, #9]
 800218c:	4313      	orrs	r3, r2
 800218e:	b29a      	uxth	r2, r3
 8002190:	f640 53d4 	movw	r3, #3540	; 0xdd4
 8002194:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002198:	805a      	strh	r2, [r3, #2]
				gyroRaw[2]=((int16_t)data[10] << 8) | data[11];
 800219a:	7abb      	ldrb	r3, [r7, #10]
 800219c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	7afb      	ldrb	r3, [r7, #11]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	f640 53d4 	movw	r3, #3540	; 0xdd4
 80021ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021b0:	809a      	strh	r2, [r3, #4]

				getGres();
 80021b2:	f7ff fc4d 	bl	8001a50 <getGres>

				// Calculate the gyro value into actual degrees per rad
				gyro[0] = (float)gyroRaw[0]*gRes * DEG_TO_RAD;  // get actual gyro value, this depends on scale being set
 80021b6:	f640 53d4 	movw	r3, #3540	; 0xdd4
 80021ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	b21b      	sxth	r3, r3
 80021c2:	ee07 3a90 	vmov	s15, r3
 80021c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ca:	f640 53e8 	movw	r3, #3560	; 0xde8
 80021ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021d2:	edd3 7a00 	vldr	s15, [r3]
 80021d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021da:	eddf 7ac2 	vldr	s15, [pc, #776]	; 80024e4 <ERU1_0_IRQHandler+0x530>
 80021de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e2:	f640 33a4 	movw	r3, #2980	; 0xba4
 80021e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ea:	edc3 7a00 	vstr	s15, [r3]
				gyro[1] = (float)gyroRaw[1]*gRes * DEG_TO_RAD;
 80021ee:	f640 53d4 	movw	r3, #3540	; 0xdd4
 80021f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f6:	885b      	ldrh	r3, [r3, #2]
 80021f8:	b21b      	sxth	r3, r3
 80021fa:	ee07 3a90 	vmov	s15, r3
 80021fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002202:	f640 53e8 	movw	r3, #3560	; 0xde8
 8002206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800220a:	edd3 7a00 	vldr	s15, [r3]
 800220e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002212:	eddf 7ab4 	vldr	s15, [pc, #720]	; 80024e4 <ERU1_0_IRQHandler+0x530>
 8002216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221a:	f640 33a4 	movw	r3, #2980	; 0xba4
 800221e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002222:	edc3 7a01 	vstr	s15, [r3, #4]
				gyro[2] = (float)gyroRaw[2]*gRes * DEG_TO_RAD;
 8002226:	f640 53d4 	movw	r3, #3540	; 0xdd4
 800222a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800222e:	889b      	ldrh	r3, [r3, #4]
 8002230:	b21b      	sxth	r3, r3
 8002232:	ee07 3a90 	vmov	s15, r3
 8002236:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800223a:	f640 53e8 	movw	r3, #3560	; 0xde8
 800223e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002242:	edd3 7a00 	vldr	s15, [r3]
 8002246:	ee27 7a27 	vmul.f32	s14, s14, s15
 800224a:	eddf 7aa6 	vldr	s15, [pc, #664]	; 80024e4 <ERU1_0_IRQHandler+0x530>
 800224e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002252:	f640 33a4 	movw	r3, #2980	; 0xba4
 8002256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800225a:	edc3 7a02 	vstr	s15, [r3, #8]

				//Magnetometer
				magDRDY = data[12];
 800225e:	7b3b      	ldrb	r3, [r7, #12]
 8002260:	77fb      	strb	r3, [r7, #31]
				if (magDRDY & 0x01)
 8002262:	7ffb      	ldrb	r3, [r7, #31]
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 80c1 	beq.w	80023f0 <ERU1_0_IRQHandler+0x43c>
				{
					// Read the x/y/z adc values
					magRaw[0]=(((int16_t)data[13] << 8) | data[14]);
 800226e:	7b7b      	ldrb	r3, [r7, #13]
 8002270:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002274:	b29a      	uxth	r2, r3
 8002276:	7bbb      	ldrb	r3, [r7, #14]
 8002278:	4313      	orrs	r3, r2
 800227a:	b29a      	uxth	r2, r3
 800227c:	f640 53cc 	movw	r3, #3532	; 0xdcc
 8002280:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002284:	801a      	strh	r2, [r3, #0]
					magRaw[1]=(((int16_t)data[15] << 8) | data[16]);
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800228c:	b29a      	uxth	r2, r3
 800228e:	7c3b      	ldrb	r3, [r7, #16]
 8002290:	4313      	orrs	r3, r2
 8002292:	b29a      	uxth	r2, r3
 8002294:	f640 53cc 	movw	r3, #3532	; 0xdcc
 8002298:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800229c:	805a      	strh	r2, [r3, #2]
					magRaw[2]=(((int16_t)data[17] << 8) | data[18]);
 800229e:	7c7b      	ldrb	r3, [r7, #17]
 80022a0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	7cbb      	ldrb	r3, [r7, #18]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	f640 53cc 	movw	r3, #3532	; 0xdcc
 80022b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022b4:	809a      	strh	r2, [r3, #4]

					mRes = 10.*1229./4096.; // Conversion from 1229 microTesla full scale (4096) to 12.29 Gauss full scale
 80022b6:	f640 53ec 	movw	r3, #3564	; 0xdec
 80022ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022c2:	f2c4 0240 	movt	r2, #16448	; 0x4040
 80022c6:	601a      	str	r2, [r3, #0]
					// So far, magnetometer bias is calculated and subtracted here manually, should construct an algorithm to do it automatically
					// like the gyro and accelerometer biases
					magbias[0] = 5.1864;//64.997;//132.208;   // User environmental x-axis correction in milliGauss
 80022c8:	f640 33c8 	movw	r3, #3016	; 0xbc8
 80022cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022d0:	f24f 62fd 	movw	r2, #63229	; 0xf6fd
 80022d4:	f2c4 02a5 	movt	r2, #16549	; 0x40a5
 80022d8:	601a      	str	r2, [r3, #0]
					magbias[1] = -98.87545;//53.466;//54.646;  	// User environmental y-axis correction in milliGauss
 80022da:	f640 33c8 	movw	r3, #3016	; 0xbc8
 80022de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022e2:	f24c 023b 	movw	r2, #49211	; 0xc03b
 80022e6:	f2cc 22c5 	movt	r2, #49861	; 0xc2c5
 80022ea:	605a      	str	r2, [r3, #4]
					magbias[2] = -505.22478;//-109.572;//-480.782; 	// User environmental z-axis correction in milliGauss
 80022ec:	f640 33c8 	movw	r3, #3016	; 0xbc8
 80022f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022f4:	f649 42c6 	movw	r2, #40134	; 0x9cc6
 80022f8:	f2cc 32fc 	movt	r2, #50172	; 0xc3fc
 80022fc:	609a      	str	r2, [r3, #8]

					// Calculate the magnetometer values in milliGauss
					// Include factory calibration per data sheet and user environmental corrections
					mag[0] = (float)magRaw[0]*mRes*magCalibration[0] - magbias[0];  // get actual magnetometer value, this depends on scale being set
 80022fe:	f640 53cc 	movw	r3, #3532	; 0xdcc
 8002302:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002306:	881b      	ldrh	r3, [r3, #0]
 8002308:	b21b      	sxth	r3, r3
 800230a:	ee07 3a90 	vmov	s15, r3
 800230e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002312:	f640 53ec 	movw	r3, #3564	; 0xdec
 8002316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800231a:	edd3 7a00 	vldr	s15, [r3]
 800231e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002322:	f640 33bc 	movw	r3, #3004	; 0xbbc
 8002326:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800232a:	edd3 7a00 	vldr	s15, [r3]
 800232e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002332:	f640 33c8 	movw	r3, #3016	; 0xbc8
 8002336:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800233a:	edd3 7a00 	vldr	s15, [r3]
 800233e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002342:	f640 33b0 	movw	r3, #2992	; 0xbb0
 8002346:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800234a:	edc3 7a00 	vstr	s15, [r3]
					mag[1] = (float)magRaw[1]*mRes*magCalibration[1] - magbias[1];
 800234e:	f640 53cc 	movw	r3, #3532	; 0xdcc
 8002352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002356:	885b      	ldrh	r3, [r3, #2]
 8002358:	b21b      	sxth	r3, r3
 800235a:	ee07 3a90 	vmov	s15, r3
 800235e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002362:	f640 53ec 	movw	r3, #3564	; 0xdec
 8002366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800236a:	edd3 7a00 	vldr	s15, [r3]
 800236e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002372:	f640 33bc 	movw	r3, #3004	; 0xbbc
 8002376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800237a:	edd3 7a01 	vldr	s15, [r3, #4]
 800237e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002382:	f640 33c8 	movw	r3, #3016	; 0xbc8
 8002386:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800238a:	edd3 7a01 	vldr	s15, [r3, #4]
 800238e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002392:	f640 33b0 	movw	r3, #2992	; 0xbb0
 8002396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800239a:	edc3 7a01 	vstr	s15, [r3, #4]
					mag[2] = (float)magRaw[2]*mRes*magCalibration[2] - magbias[2];
 800239e:	f640 53cc 	movw	r3, #3532	; 0xdcc
 80023a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023a6:	889b      	ldrh	r3, [r3, #4]
 80023a8:	b21b      	sxth	r3, r3
 80023aa:	ee07 3a90 	vmov	s15, r3
 80023ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023b2:	f640 53ec 	movw	r3, #3564	; 0xdec
 80023b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ba:	edd3 7a00 	vldr	s15, [r3]
 80023be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023c2:	f640 33bc 	movw	r3, #3004	; 0xbbc
 80023c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ca:	edd3 7a02 	vldr	s15, [r3, #8]
 80023ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023d2:	f640 33c8 	movw	r3, #3016	; 0xbc8
 80023d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023da:	edd3 7a02 	vldr	s15, [r3, #8]
 80023de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023e2:	f640 33b0 	movw	r3, #2992	; 0xbb0
 80023e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ea:	edc3 7a02 	vstr	s15, [r3, #8]
 80023ee:	e002      	b.n	80023f6 <ERU1_0_IRQHandler+0x442>
				}
				else
					magDRDY = 0x00;
 80023f0:	f04f 0300 	mov.w	r3, #0
 80023f4:	77fb      	strb	r3, [r7, #31]

				uint32_t Now = millis();
 80023f6:	f7fe fa4d 	bl	8000894 <millis>
 80023fa:	61b8      	str	r0, [r7, #24]
				float dt = ((Now - lastUpdate)/1000.0f); // set integration time by time elapsed since last filter update
 80023fc:	f640 33e4 	movw	r3, #3044	; 0xbe4
 8002400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	ee07 3a90 	vmov	s15, r3
 800240e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002412:	eddf 7a35 	vldr	s15, [pc, #212]	; 80024e8 <ERU1_0_IRQHandler+0x534>
 8002416:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800241a:	edc7 7a05 	vstr	s15, [r7, #20]
				lastUpdate = Now;
 800241e:	f640 33e4 	movw	r3, #3044	; 0xbe4
 8002422:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	601a      	str	r2, [r3, #0]
				// We have to make some allowance for this orientation mismatch in feeding the output to the quaternion filter.
				// For the MPU-9150, we have chosen a magnetic rotation that keeps the sensor forward along the x-axis just like
				// in the LSM9DS0 sensor. This rotation can be modified to allow any convenient orientation convention.
				// This is ok by aircraft orientation standards!
				// Pass gyro rate as rad/s
				MadgwickQuaternionUpdate(q, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[1], mag[0], -mag[2]);
 800242a:	f640 3398 	movw	r3, #2968	; 0xb98
 800242e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	f640 3398 	movw	r3, #2968	; 0xb98
 8002438:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800243c:	685c      	ldr	r4, [r3, #4]
 800243e:	f640 3398 	movw	r3, #2968	; 0xb98
 8002442:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002446:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800244a:	f640 33a4 	movw	r3, #2980	; 0xba4
 800244e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002452:	f8d3 e000 	ldr.w	lr, [r3]
 8002456:	f640 33a4 	movw	r3, #2980	; 0xba4
 800245a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800245e:	685e      	ldr	r6, [r3, #4]
 8002460:	f640 33a4 	movw	r3, #2980	; 0xba4
 8002464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002468:	689d      	ldr	r5, [r3, #8]
 800246a:	f640 33b0 	movw	r3, #2992	; 0xbb0
 800246e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002472:	6858      	ldr	r0, [r3, #4]
 8002474:	f640 33b0 	movw	r3, #2992	; 0xbb0
 8002478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800247c:	6819      	ldr	r1, [r3, #0]
 800247e:	f640 33b0 	movw	r3, #2992	; 0xbb0
 8002482:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002486:	edd3 7a02 	vldr	s15, [r3, #8]
 800248a:	eef1 7a67 	vneg.f32	s15, s15
 800248e:	f8cd c000 	str.w	ip, [sp]
 8002492:	f8cd e004 	str.w	lr, [sp, #4]
 8002496:	9602      	str	r6, [sp, #8]
 8002498:	9503      	str	r5, [sp, #12]
 800249a:	9004      	str	r0, [sp, #16]
 800249c:	9105      	str	r1, [sp, #20]
 800249e:	edcd 7a06 	vstr	s15, [sp, #24]
 80024a2:	f240 0000 	movw	r0, #0
 80024a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80024aa:	6979      	ldr	r1, [r7, #20]
 80024ac:	4623      	mov	r3, r4
 80024ae:	f000 f81d 	bl	80024ec <MadgwickQuaternionUpdate>
				//MahonyQuaternionUpdate(q, eInt, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[1], mag[0], -mag[2]);

#endif
				counterSensor++;
 80024b2:	f640 33e8 	movw	r3, #3048	; 0xbe8
 80024b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	f103 0301 	add.w	r3, r3, #1
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	f640 33e8 	movw	r3, #3048	; 0xbe8
 80024c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ca:	801a      	strh	r2, [r3, #0]
			}
		}
		ERU001_ClearFlag(ERU001_Handle0);	// Clears the Status Flag
 80024cc:	f241 339c 	movw	r3, #5020	; 0x139c
 80024d0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80024d4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80024d8:	f012 fe24 	bl	8015124 <ERU001_ClearFlag>
	}
}
 80024dc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024e4:	3c8efa35 	.word	0x3c8efa35
 80024e8:	447a0000 	.word	0x447a0000

080024ec <MadgwickQuaternionUpdate>:
// which fuses acceleration, rotation rate, and magnetic moments to produce a quaternion-based estimate of absolute
// device orientation -- which can be converted to yaw, pitch, and roll. Useful for stabilizing quadcopters, etc.
// The performance of the orientation filter is at least as good as conventional Kalman-based filtering algorithms
// but is much less computationally intensive---it can be performed on a 3.3 V Pro Mini operating at 8 MHz!
void MadgwickQuaternionUpdate(float* q, float deltat, float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b0ac      	sub	sp, #176	; 0xb0
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
 80024f8:	603b      	str	r3, [r7, #0]
	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3];   // short name local variable for readability
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	float norm;
	float hx, hy, _2bx, _2bz;
	float s1, s2, s3, s4;
	float qDot1, qDot2, qDot3, qDot4;

	float beta = sqrt(3.0f / 4.0f) * GYROMEASERROR;
 800251a:	f24c 730e 	movw	r3, #50958	; 0xc70e
 800251e:	f6c3 731a 	movt	r3, #16154	; 0x3f1a
 8002522:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float _2q1my;
	float _2q1mz;
	float _2q2mx;
	float _4bx;
	float _4bz;
	float _2q1 = 2.0f * q1;
 8002526:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800252a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800252e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	float _2q2 = 2.0f * q2;
 8002532:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002536:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800253a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	float _2q3 = 2.0f * q3;
 800253e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002542:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002546:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
	float _2q4 = 2.0f * q4;
 800254a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800254e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002552:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	float _2q1q3 = 2.0f * q1 * q3;
 8002556:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800255a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800255e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002566:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	float _2q3q4 = 2.0f * q3 * q4;
 800256a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800256e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002572:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800257a:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	float q1q1 = q1 * q1;
 800257e:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002582:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800258a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	float q1q2 = q1 * q2;
 800258e:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002592:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259a:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	float q1q3 = q1 * q3;
 800259e:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80025a2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80025a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025aa:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	float q1q4 = q1 * q4;
 80025ae:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80025b2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80025b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ba:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float q2q2 = q2 * q2;
 80025be:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80025c2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80025c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ca:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	float q2q3 = q2 * q3;
 80025ce:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80025d2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80025d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025da:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float q2q4 = q2 * q4;
 80025de:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80025e2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80025e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ea:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float q3q3 = q3 * q3;
 80025ee:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80025f2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80025f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fa:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	float q3q4 = q3 * q4;
 80025fe:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002602:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	float q4q4 = q4 * q4;
 800260e:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8002612:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800261a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 800261e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002622:	edd7 7a01 	vldr	s15, [r7, #4]
 8002626:	ee27 7a27 	vmul.f32	s14, s14, s15
 800262a:	edd7 6a00 	vldr	s13, [r7]
 800262e:	edd7 7a00 	vldr	s15, [r7]
 8002632:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002636:	ee37 7a27 	vadd.f32	s14, s14, s15
 800263a:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 800263e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002642:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002646:	ee77 7a27 	vadd.f32	s15, s14, s15
 800264a:	ee17 0a90 	vmov	r0, s15
 800264e:	f017 fa1b 	bl	8019a88 <__aeabi_f2d>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4610      	mov	r0, r2
 8002658:	4619      	mov	r1, r3
 800265a:	f013 ffd3 	bl	8016604 <sqrt>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	f017 fd25 	bl	801a0b4 <__aeabi_d2f>
 800266a:	4603      	mov	r3, r0
 800266c:	65bb      	str	r3, [r7, #88]	; 0x58
	if (norm == 0.0f) return; // handle NaN
 800266e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002672:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267a:	f000 85f7 	beq.w	800326c <MadgwickQuaternionUpdate+0xd80>
	norm = 1.0f/norm;
 800267e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8002682:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002686:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800268a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	ax *= norm;
 800268e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002692:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800269a:	edc7 7a01 	vstr	s15, [r7, #4]
	ay *= norm;
 800269e:	ed97 7a00 	vldr	s14, [r7]
 80026a2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80026a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026aa:	edc7 7a00 	vstr	s15, [r7]
	az *= norm;
 80026ae:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80026b2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80026b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ba:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
 80026be:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 80026c2:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80026c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ca:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 80026ce:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 80026d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026da:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 80026de:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80026e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ea:	ee17 0a90 	vmov	r0, s15
 80026ee:	f017 f9cb 	bl	8019a88 <__aeabi_f2d>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	4610      	mov	r0, r2
 80026f8:	4619      	mov	r1, r3
 80026fa:	f013 ff83 	bl	8016604 <sqrt>
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	4610      	mov	r0, r2
 8002704:	4619      	mov	r1, r3
 8002706:	f017 fcd5 	bl	801a0b4 <__aeabi_d2f>
 800270a:	4603      	mov	r3, r0
 800270c:	65bb      	str	r3, [r7, #88]	; 0x58
	if (norm == 0.0f) return; // handle NaN
 800270e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002712:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800271a:	f000 85a9 	beq.w	8003270 <MadgwickQuaternionUpdate+0xd84>
	norm = 1.0f/norm;
 800271e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8002722:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002726:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800272a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	mx *= norm;
 800272e:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002732:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800273a:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
	my *= norm;
 800273e:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 8002742:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274a:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
	mz *= norm;
 800274e:	ed97 7a34 	vldr	s14, [r7, #208]	; 0xd0
 8002752:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002756:	ee67 7a27 	vmul.f32	s15, s14, s15
 800275a:	edc7 7a34 	vstr	s15, [r7, #208]	; 0xd0

	// Reference direction of Earth's magnetic field
	_2q1mx = 2.0f * q1 * mx;
 800275e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002762:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002766:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 800276a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800276e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	_2q1my = 2.0f * q1 * my;
 8002772:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002776:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800277a:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 800277e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002782:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	_2q1mz = 2.0f * q1 * mz;
 8002786:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800278a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800278e:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002796:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	_2q2mx = 2.0f * q2 * mx;
 800279a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800279e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027a2:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80027a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027aa:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	hx = mx * q1q1 - _2q1my * q4 + _2q1mz * q3 + mx * q2q2 + _2q2 * my * q3 + _2q2 * mz * q4 - mx * q3q3 - mx * q4q4;
 80027ae:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 80027b2:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80027b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027ba:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80027be:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80027c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027ca:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 80027ce:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80027d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027da:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 80027de:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80027e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027ea:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 80027ee:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 80027f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80027f6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80027fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002802:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 8002806:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800280a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800280e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002812:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002816:	ee37 7a27 	vadd.f32	s14, s14, s15
 800281a:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 800281e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002822:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002826:	ee37 7a67 	vsub.f32	s14, s14, s15
 800282a:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 800282e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800283a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	hy = _2q1mx * q4 + my * q1q1 - _2q1mz * q2 + _2q2mx * q3 - my * q2q2 + my * q3q3 + _2q3 * mz * q4 - my * q4q4;
 800283e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002842:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002846:	ee27 7a27 	vmul.f32	s14, s14, s15
 800284a:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 800284e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002852:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002856:	ee37 7a27 	vadd.f32	s14, s14, s15
 800285a:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 800285e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002862:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002866:	ee37 7a67 	vsub.f32	s14, s14, s15
 800286a:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 800286e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002872:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002876:	ee37 7a27 	vadd.f32	s14, s14, s15
 800287a:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 800287e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002882:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002886:	ee37 7a67 	vsub.f32	s14, s14, s15
 800288a:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 800288e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002892:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002896:	ee37 7a27 	vadd.f32	s14, s14, s15
 800289a:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 800289e:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80028a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028a6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80028aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028b2:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 80028b6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80028ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028c2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	_2bx = sqrt(hx * hx + hy * hy);
 80028c6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80028ca:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80028ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028d2:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80028d6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80028da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028e2:	ee17 0a90 	vmov	r0, s15
 80028e6:	f017 f8cf 	bl	8019a88 <__aeabi_f2d>
 80028ea:	4602      	mov	r2, r0
 80028ec:	460b      	mov	r3, r1
 80028ee:	4610      	mov	r0, r2
 80028f0:	4619      	mov	r1, r3
 80028f2:	f013 fe87 	bl	8016604 <sqrt>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	f017 fbd9 	bl	801a0b4 <__aeabi_d2f>
 8002902:	4603      	mov	r3, r0
 8002904:	63fb      	str	r3, [r7, #60]	; 0x3c
	_2bz = -_2q1mx * q3 + _2q1my * q2 + mz * q1q1 + _2q2mx * q4 - mz * q2q2 + _2q3 * my * q4 - mz * q3q3 + mz * q4q4;
 8002906:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800290a:	eeb1 7a67 	vneg.f32	s14, s15
 800290e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002912:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002916:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 800291a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800291e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002922:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002926:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 800292a:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800292e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002932:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002936:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 800293a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800293e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002942:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002946:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 800294a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800294e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002952:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002956:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 800295a:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 800295e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002962:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800296a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800296e:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002972:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002976:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800297a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800297e:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002982:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002986:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800298a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800298e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	_4bx = 2.0f * _2bx;
 8002992:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002996:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800299a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	_4bz = 2.0f * _2bz;
 800299e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80029a2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029a6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	// Gradient decent algorithm corrective step
	s1 = -_2q3 * (2.0f * q2q4 - _2q1q3 - ax) + _2q2 * (2.0f * q1q2 + _2q3q4 - ay) - _2bz * q3 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q4 + _2bz * q2) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q3 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 80029aa:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80029ae:	eeb1 7a67 	vneg.f32	s14, s15
 80029b2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80029b6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80029ba:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80029be:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80029c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80029c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80029ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029ce:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80029d2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80029d6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80029da:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80029de:	edd7 7a00 	vldr	s15, [r7]
 80029e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80029e6:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80029ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029f2:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80029f6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80029fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029fe:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002a02:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002a06:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a0a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002a0e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a12:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002a16:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a1a:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002a1e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002a22:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a26:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002a2a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a2e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a32:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002a36:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a42:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002a46:	eef1 6a67 	vneg.f32	s13, s15
 8002a4a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a52:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002a56:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002a5a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a5e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002a62:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002a66:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002a6a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a6e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002a72:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a76:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002a7a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002a7e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002a82:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002a86:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a8a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a8e:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002a92:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a9e:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002aa2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002aa6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002aaa:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002aae:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002ab2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ab6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002aba:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002abe:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002ac2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002ac6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002aca:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002ace:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ad2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ad6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ada:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ade:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002ae2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ae6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aee:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s2 = _2q4 * (2.0f * q2q4 - _2q1q3 - ax) + _2q1 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q2 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + _2bz * q4 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q3 + _2bz * q1) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q4 - _4bz * q2) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002af2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002af6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002afa:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002afe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b02:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b0a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002b0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b12:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002b16:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b1a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002b1e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b22:	edd7 7a00 	vldr	s15, [r7]
 8002b26:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b2a:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002b2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b36:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8002b3a:	eef1 7a00 	vmov.f32	s15, #16
 8002b3e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b42:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002b46:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b4a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8002b4e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b52:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002b56:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b5a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b5e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002b62:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b6a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b6e:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002b72:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002b76:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b7a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002b7e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002b82:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b86:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002b8a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b8e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002b92:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b96:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002b9a:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002b9e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ba2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ba6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002baa:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002bae:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002bb2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bbe:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002bc2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002bc6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bca:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002bce:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002bd2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002bd6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bda:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002bde:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002be2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002be6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002bea:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bee:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002bf2:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002bf6:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002bfa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002bfe:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c02:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c06:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002c0a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c12:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c16:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002c1a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002c1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c22:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8002c26:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002c2a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002c2e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c32:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002c36:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002c3a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c3e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002c42:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002c46:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002c4a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002c4e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c52:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002c56:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c5a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002c5e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c62:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c66:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002c6a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c76:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	s3 = -_2q1 * (2.0f * q2q4 - _2q1q3 - ax) + _2q4 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q3 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + (-_4bx * q3 - _2bz * q1) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q2 + _2bz * q4) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q1 - _4bz * q3) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002c7a:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002c7e:	eeb1 7a67 	vneg.f32	s14, s15
 8002c82:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002c86:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c8a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002c8e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c92:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c96:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c9e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002ca2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002ca6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002caa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002cae:	edd7 7a00 	vldr	s15, [r7]
 8002cb2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cb6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002cba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cc2:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8002cc6:	eef1 7a00 	vmov.f32	s15, #16
 8002cca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002cce:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002cd2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cd6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8002cda:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cde:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002ce2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002ce6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cea:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002cee:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002cf2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cf6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cfa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002cfe:	eef1 6a67 	vneg.f32	s13, s15
 8002d02:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002d06:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d0a:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002d0e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002d12:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d16:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d1a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002d1e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002d22:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d26:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002d2a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d2e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002d32:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d36:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002d3a:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002d3e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d42:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d46:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d4a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d4e:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002d52:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d5e:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002d62:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002d66:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d6a:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002d6e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002d72:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d76:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d7a:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002d7e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002d82:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d86:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002d8a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d8e:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002d92:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002d96:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002d9a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d9e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002da2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002da6:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002daa:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002db6:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002dba:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002dbe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002dc2:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8002dc6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002dca:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002dce:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002dd2:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002dd6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002dda:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dde:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002de2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002de6:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002dea:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002dee:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002df2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002df6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dfa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002dfe:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e02:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e06:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002e0a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e16:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	s4 = _2q2 * (2.0f * q2q4 - _2q1q3 - ax) + _2q3 * (2.0f * q1q2 + _2q3q4 - ay) + (-_4bx * q4 + _2bz * q2) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q1 + _2bz * q3) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q2 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002e1a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002e1e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002e22:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002e26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e32:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002e36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e3a:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002e3e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002e42:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002e46:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e4a:	edd7 7a00 	vldr	s15, [r7]
 8002e4e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e52:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002e56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e5e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e62:	eef1 6a67 	vneg.f32	s13, s15
 8002e66:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002e6a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e6e:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002e72:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002e76:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e7a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e7e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002e82:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002e86:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e8a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002e8e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e92:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e96:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e9a:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002e9e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002ea2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ea6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002eaa:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002eae:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002eb2:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002eb6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002eba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ebe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ec2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002ec6:	eef1 6a67 	vneg.f32	s13, s15
 8002eca:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002ece:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ed2:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002ed6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002eda:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002ede:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ee2:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002ee6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002eea:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002eee:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002ef2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ef6:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002efa:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002efe:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002f02:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f06:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f0a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f0e:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002f12:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f1e:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002f22:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002f26:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f2a:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002f2e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002f32:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f36:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002f3a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f3e:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002f42:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002f46:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f4a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002f4e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f52:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f56:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f5a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f5e:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002f62:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f6e:	edc7 7a08 	vstr	s15, [r7, #32]
	norm = sqrt(s1 * s1 + s2 * s2 + s3 * s3 + s4 * s4);    // normalise step magnitude
 8002f72:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002f76:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002f7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f7e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8002f82:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002f86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f8e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002f92:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002f96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f9e:	edd7 6a08 	vldr	s13, [r7, #32]
 8002fa2:	edd7 7a08 	vldr	s15, [r7, #32]
 8002fa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002faa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fae:	ee17 0a90 	vmov	r0, s15
 8002fb2:	f016 fd69 	bl	8019a88 <__aeabi_f2d>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	4610      	mov	r0, r2
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	f013 fb21 	bl	8016604 <sqrt>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	4619      	mov	r1, r3
 8002fca:	f017 f873 	bl	801a0b4 <__aeabi_d2f>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	65bb      	str	r3, [r7, #88]	; 0x58
	norm = 1.0f/norm;
 8002fd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8002fd6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002fda:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002fde:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	s1 *= norm;
 8002fe2:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002fe6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fee:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s2 *= norm;
 8002ff2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002ff6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ffe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	s3 *= norm;
 8003002:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003006:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800300a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800300e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	s4 *= norm;
 8003012:	ed97 7a08 	vldr	s14, [r7, #32]
 8003016:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800301a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800301e:	edc7 7a08 	vstr	s15, [r7, #32]

	// Compute rate of change of quaternion
	qDot1 = 0.5f * (-q2 * gx - q3 * gy - q4 * gz) - beta * s1;
 8003022:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003026:	eeb1 7a67 	vneg.f32	s14, s15
 800302a:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 800302e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003032:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8003036:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 800303a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800303e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003042:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 8003046:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 800304a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800304e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003052:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8003056:	ee27 7a27 	vmul.f32	s14, s14, s15
 800305a:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 800305e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003062:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003066:	ee77 7a67 	vsub.f32	s15, s14, s15
 800306a:	edc7 7a07 	vstr	s15, [r7, #28]
	qDot2 = 0.5f * ( q1 * gx + q3 * gz - q4 * gy) - beta * s2;
 800306e:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003072:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8003076:	ee27 7a27 	vmul.f32	s14, s14, s15
 800307a:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 800307e:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8003082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003086:	ee37 7a27 	vadd.f32	s14, s14, s15
 800308a:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 800308e:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8003092:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003096:	ee37 7a67 	vsub.f32	s14, s14, s15
 800309a:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 800309e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030a2:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 80030a6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80030aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030b2:	edc7 7a06 	vstr	s15, [r7, #24]
	qDot3 = 0.5f * ( q1 * gy - q2 * gz + q4 * gx) - beta * s3;
 80030b6:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80030ba:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80030be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030c2:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 80030c6:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 80030ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030d2:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 80030d6:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 80030da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030e2:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80030e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030ea:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 80030ee:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80030f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030fa:	edc7 7a05 	vstr	s15, [r7, #20]
	qDot4 = 0.5f * ( q1 * gz + q2 * gy - q3 * gx) - beta * s4;
 80030fe:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003102:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8003106:	ee27 7a27 	vmul.f32	s14, s14, s15
 800310a:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 800310e:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8003112:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003116:	ee37 7a27 	vadd.f32	s14, s14, s15
 800311a:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 800311e:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8003122:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003126:	ee37 7a67 	vsub.f32	s14, s14, s15
 800312a:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 800312e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003132:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8003136:	edd7 7a08 	vldr	s15, [r7, #32]
 800313a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800313e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003142:	edc7 7a04 	vstr	s15, [r7, #16]

	// Integrate to yield quaternion
	q1 += qDot1 * deltat;
 8003146:	ed97 7a07 	vldr	s14, [r7, #28]
 800314a:	edd7 7a02 	vldr	s15, [r7, #8]
 800314e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003152:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003156:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315a:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	q2 += qDot2 * deltat;
 800315e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003162:	edd7 7a02 	vldr	s15, [r7, #8]
 8003166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316a:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 800316e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003172:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	q3 += qDot3 * deltat;
 8003176:	ed97 7a05 	vldr	s14, [r7, #20]
 800317a:	edd7 7a02 	vldr	s15, [r7, #8]
 800317e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003182:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003186:	ee77 7a27 	vadd.f32	s15, s14, s15
 800318a:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
	q4 += qDot4 * deltat;
 800318e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003192:	edd7 7a02 	vldr	s15, [r7, #8]
 8003196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800319a:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 800319e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031a2:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);    // normalise quaternion
 80031a6:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80031aa:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80031ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031b2:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 80031b6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80031ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031c2:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 80031c6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80031ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031d2:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 80031d6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80031da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031e2:	ee17 0a90 	vmov	r0, s15
 80031e6:	f016 fc4f 	bl	8019a88 <__aeabi_f2d>
 80031ea:	4602      	mov	r2, r0
 80031ec:	460b      	mov	r3, r1
 80031ee:	4610      	mov	r0, r2
 80031f0:	4619      	mov	r1, r3
 80031f2:	f013 fa07 	bl	8016604 <sqrt>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	4610      	mov	r0, r2
 80031fc:	4619      	mov	r1, r3
 80031fe:	f016 ff59 	bl	801a0b4 <__aeabi_d2f>
 8003202:	4603      	mov	r3, r0
 8003204:	65bb      	str	r3, [r7, #88]	; 0x58
	norm = 1.0f/norm;
 8003206:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 800320a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800320e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003212:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	q[0] = q1 * norm;
 8003216:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800321a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800321e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	edc3 7a00 	vstr	s15, [r3]
	q[1] = q2 * norm;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f103 0304 	add.w	r3, r3, #4
 800322e:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8003232:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800323a:	edc3 7a00 	vstr	s15, [r3]
	q[2] = q3 * norm;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f103 0308 	add.w	r3, r3, #8
 8003244:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003248:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800324c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003250:	edc3 7a00 	vstr	s15, [r3]
	q[3] = q4 * norm;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f103 030c 	add.w	r3, r3, #12
 800325a:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 800325e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003266:	edc3 7a00 	vstr	s15, [r3]
 800326a:	e002      	b.n	8003272 <MadgwickQuaternionUpdate+0xd86>
	float q3q4 = q3 * q4;
	float q4q4 = q4 * q4;

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
	if (norm == 0.0f) return; // handle NaN
 800326c:	bf00      	nop
 800326e:	e000      	b.n	8003272 <MadgwickQuaternionUpdate+0xd86>
	ay *= norm;
	az *= norm;

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
	if (norm == 0.0f) return; // handle NaN
 8003270:	bf00      	nop
	norm = 1.0f/norm;
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;
}
 8003272:	f107 07b0 	add.w	r7, r7, #176	; 0xb0
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop

0800327c <MahonyQuaternionUpdate>:

 // Similar to Madgwick scheme but uses proportional and integral filtering on the error between estimated reference vectors and
 // measured ones.
void MahonyQuaternionUpdate(float* q, float* eInt, float deltat, float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b0a4      	sub	sp, #144	; 0x90
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
 8003288:	603b      	str	r3, [r7, #0]
	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3];   // short name local variable for readability
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	float vx, vy, vz, wx, wy, wz;
	float ex, ey, ez;
	float pa, pb, pc;

	// Auxiliary variables to avoid repeated arithmetic
	float q1q1 = q1 * q1;
 80032aa:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80032ae:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80032b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032b6:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	float q1q2 = q1 * q2;
 80032ba:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80032be:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80032c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032c6:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	float q1q3 = q1 * q3;
 80032ca:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80032ce:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80032d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032d6:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float q1q4 = q1 * q4;
 80032da:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80032de:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80032e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032e6:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	float q2q2 = q2 * q2;
 80032ea:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80032ee:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80032f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032f6:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float q2q3 = q2 * q3;
 80032fa:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80032fe:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003306:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float q2q4 = q2 * q4;
 800330a:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800330e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8003312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003316:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	float q3q3 = q3 * q3;
 800331a:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 800331e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003326:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	float q3q4 = q3 * q4;
 800332a:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 800332e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8003332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003336:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	float q4q4 = q4 * q4;
 800333a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800333e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8003342:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003346:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 800334a:	ed97 7a00 	vldr	s14, [r7]
 800334e:	edd7 7a00 	vldr	s15, [r7]
 8003352:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003356:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 800335a:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800335e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003362:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003366:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 800336a:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800336e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003372:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003376:	ee17 0a90 	vmov	r0, s15
 800337a:	f016 fb85 	bl	8019a88 <__aeabi_f2d>
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	4610      	mov	r0, r2
 8003384:	4619      	mov	r1, r3
 8003386:	f013 f93d 	bl	8016604 <sqrt>
 800338a:	4602      	mov	r2, r0
 800338c:	460b      	mov	r3, r1
 800338e:	4610      	mov	r0, r2
 8003390:	4619      	mov	r1, r3
 8003392:	f016 fe8f 	bl	801a0b4 <__aeabi_d2f>
 8003396:	4603      	mov	r3, r0
 8003398:	657b      	str	r3, [r7, #84]	; 0x54
	if (norm == 0.0f) return; // handle NaN
 800339a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800339e:	eef5 7a40 	vcmp.f32	s15, #0.0
 80033a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a6:	f000 834b 	beq.w	8003a40 <MahonyQuaternionUpdate+0x7c4>
	norm = 1.0f / norm;        // use reciprocal for division
 80033aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80033ae:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80033b2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80033b6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	ax *= norm;
 80033ba:	ed97 7a00 	vldr	s14, [r7]
 80033be:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80033c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c6:	edc7 7a00 	vstr	s15, [r7]
	ay *= norm;
 80033ca:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80033ce:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80033d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033d6:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	az *= norm;
 80033da:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 80033de:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80033e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e6:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
 80033ea:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80033ee:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80033f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033f6:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 80033fa:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80033fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003402:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003406:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 800340a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800340e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003416:	ee17 0a90 	vmov	r0, s15
 800341a:	f016 fb35 	bl	8019a88 <__aeabi_f2d>
 800341e:	4602      	mov	r2, r0
 8003420:	460b      	mov	r3, r1
 8003422:	4610      	mov	r0, r2
 8003424:	4619      	mov	r1, r3
 8003426:	f013 f8ed 	bl	8016604 <sqrt>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	4610      	mov	r0, r2
 8003430:	4619      	mov	r1, r3
 8003432:	f016 fe3f 	bl	801a0b4 <__aeabi_d2f>
 8003436:	4603      	mov	r3, r0
 8003438:	657b      	str	r3, [r7, #84]	; 0x54
	if (norm == 0.0f) return; // handle NaN
 800343a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800343e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003446:	f000 82fd 	beq.w	8003a44 <MahonyQuaternionUpdate+0x7c8>
	norm = 1.0f / norm;        // use reciprocal for division
 800344a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 800344e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003452:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003456:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	mx *= norm;
 800345a:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800345e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003466:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	my *= norm;
 800346a:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800346e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003476:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	mz *= norm;
 800347a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800347e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003486:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4

	// Reference direction of Earth's magnetic field
	hx = 2.0f * mx * (0.5f - q3q3 - q4q4) + 2.0f * my * (q2q3 - q1q4) + 2.0f * mz * (q2q4 + q1q3);
 800348a:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800348e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003492:	eef6 6a00 	vmov.f32	s13, #96	; 0x60
 8003496:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800349a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800349e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80034a2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80034a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034aa:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80034ae:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80034b2:	ed97 6a1a 	vldr	s12, [r7, #104]	; 0x68
 80034b6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80034ba:	ee76 7a67 	vsub.f32	s15, s12, s15
 80034be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034c6:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80034ca:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80034ce:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 80034d2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80034d6:	ee76 7a27 	vadd.f32	s15, s12, s15
 80034da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034e2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	hy = 2.0f * mx * (q2q3 + q1q4) + 2.0f * my * (0.5f - q2q2 - q4q4) + 2.0f * mz * (q3q4 - q1q2);
 80034e6:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80034ea:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80034ee:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80034f2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80034f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034fe:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8003502:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003506:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 800350a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800350e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003512:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003516:	ee76 7a67 	vsub.f32	s15, s12, s15
 800351a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800351e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003522:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8003526:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800352a:	ed97 6a17 	vldr	s12, [r7, #92]	; 0x5c
 800352e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8003532:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003536:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800353a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800353e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	bx = sqrt((hx * hx) + (hy * hy));
 8003542:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003546:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800354a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800354e:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8003552:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003556:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800355a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800355e:	ee17 0a90 	vmov	r0, s15
 8003562:	f016 fa91 	bl	8019a88 <__aeabi_f2d>
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	4610      	mov	r0, r2
 800356c:	4619      	mov	r1, r3
 800356e:	f013 f849 	bl	8016604 <sqrt>
 8003572:	4602      	mov	r2, r0
 8003574:	460b      	mov	r3, r1
 8003576:	4610      	mov	r0, r2
 8003578:	4619      	mov	r1, r3
 800357a:	f016 fd9b 	bl	801a0b4 <__aeabi_d2f>
 800357e:	4603      	mov	r3, r0
 8003580:	64bb      	str	r3, [r7, #72]	; 0x48
	bz = 2.0f * mx * (q2q4 - q1q3) + 2.0f * my * (q3q4 + q1q2) + 2.0f * mz * (0.5f - q2q2 - q3q3);
 8003582:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003586:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800358a:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 800358e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003592:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003596:	ee27 7a27 	vmul.f32	s14, s14, s15
 800359a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800359e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80035a2:	ed97 6a17 	vldr	s12, [r7, #92]	; 0x5c
 80035a6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80035aa:	ee76 7a27 	vadd.f32	s15, s12, s15
 80035ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035b6:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80035ba:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80035be:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 80035c2:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80035c6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80035ca:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80035ce:	ee76 7a67 	vsub.f32	s15, s12, s15
 80035d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035da:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

	// Estimated direction of gravity and magnetic field
	vx = 2.0f * (q2q4 - q1q3);
 80035de:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80035e2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80035e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80035ee:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	vy = 2.0f * (q1q2 + q3q4);
 80035f2:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80035f6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80035fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035fe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003602:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	vz = q1q1 - q2q2 - q3q3 + q4q4;
 8003606:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 800360a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800360e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003612:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003616:	ee37 7a67 	vsub.f32	s14, s14, s15
 800361a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800361e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003622:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	wx = 2.0f * bx * (0.5f - q3q3 - q4q4) + 2.0f * bz * (q2q4 - q1q3);
 8003626:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800362a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800362e:	eef6 6a00 	vmov.f32	s13, #96	; 0x60
 8003632:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003636:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800363a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800363e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003642:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003646:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800364a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800364e:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8003652:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003656:	ee76 7a67 	vsub.f32	s15, s12, s15
 800365a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800365e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003662:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	wy = 2.0f * bx * (q2q3 - q1q4) + 2.0f * bz * (q1q2 + q3q4);
 8003666:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800366a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800366e:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8003672:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8003676:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800367a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800367e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003682:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003686:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 800368a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800368e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003692:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003696:	ee77 7a27 	vadd.f32	s15, s14, s15
 800369a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	wz = 2.0f * bx * (q1q3 + q2q4) + 2.0f * bz * (0.5f - q2q2 - q3q3);
 800369e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80036a2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80036a6:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 80036aa:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80036ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036b6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80036ba:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80036be:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 80036c2:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80036c6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80036ca:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80036ce:	ee76 7a67 	vsub.f32	s15, s12, s15
 80036d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036da:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	// Error is cross product between estimated direction and measured direction of gravity
	ex = (ay * vz - az * vy) + (my * wz - mz * wy);
 80036de:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80036e2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80036e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036ea:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 80036ee:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80036f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036fa:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 80036fe:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003702:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003706:	ed97 6a2d 	vldr	s12, [r7, #180]	; 0xb4
 800370a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800370e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003712:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003716:	ee77 7a27 	vadd.f32	s15, s14, s15
 800371a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	ey = (az * vx - ax * vz) + (mz * wx - mx * wz);
 800371e:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8003722:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003726:	ee27 7a27 	vmul.f32	s14, s14, s15
 800372a:	edd7 6a00 	vldr	s13, [r7]
 800372e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003732:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003736:	ee37 7a67 	vsub.f32	s14, s14, s15
 800373a:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 800373e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003742:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003746:	ed97 6a2b 	vldr	s12, [r7, #172]	; 0xac
 800374a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800374e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003752:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800375a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	ez = (ax * vy - ay * vx) + (mx * wy - my * wx);
 800375e:	ed97 7a00 	vldr	s14, [r7]
 8003762:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003766:	ee27 7a27 	vmul.f32	s14, s14, s15
 800376a:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 800376e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003772:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003776:	ee37 7a67 	vsub.f32	s14, s14, s15
 800377a:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 800377e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003782:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003786:	ed97 6a2c 	vldr	s12, [r7, #176]	; 0xb0
 800378a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800378e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003792:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003796:	ee77 7a27 	vadd.f32	s15, s14, s15
 800379a:	edc7 7a08 	vstr	s15, [r7, #32]
		eInt[1] += ey;
		eInt[2] += ez;
	}
	else
	{
		eInt[0] = 0.0f;     // prevent integral wind up
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	f04f 0200 	mov.w	r2, #0
 80037a4:	601a      	str	r2, [r3, #0]
		eInt[1] = 0.0f;
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	f103 0304 	add.w	r3, r3, #4
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
		eInt[2] = 0.0f;
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	f103 0308 	add.w	r3, r3, #8
 80037b8:	f04f 0200 	mov.w	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
	}

	// Apply feedback terms
	gx = gx + Kp * ex + Ki * eInt[0];
 80037be:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80037c2:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 80037c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037ca:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80037ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	edd3 6a00 	vldr	s13, [r3]
 80037d8:	eddf 7a9d 	vldr	s15, [pc, #628]	; 8003a50 <MahonyQuaternionUpdate+0x7d4>
 80037dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037e4:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	gy = gy + Kp * ey + Ki * eInt[1];
 80037e8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80037ec:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 80037f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037f4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80037f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	f103 0304 	add.w	r3, r3, #4
 8003802:	edd3 6a00 	vldr	s13, [r3]
 8003806:	eddf 7a92 	vldr	s15, [pc, #584]	; 8003a50 <MahonyQuaternionUpdate+0x7d4>
 800380a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800380e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003812:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
	gz = gz + Kp * ez + Ki * eInt[2];
 8003816:	ed97 7a08 	vldr	s14, [r7, #32]
 800381a:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 800381e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003822:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003826:	ee37 7a27 	vadd.f32	s14, s14, s15
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	f103 0308 	add.w	r3, r3, #8
 8003830:	edd3 6a00 	vldr	s13, [r3]
 8003834:	eddf 7a86 	vldr	s15, [pc, #536]	; 8003a50 <MahonyQuaternionUpdate+0x7d4>
 8003838:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800383c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003840:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	// Integrate rate of change of quaternion
	pa = q2;
 8003844:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003848:	61fb      	str	r3, [r7, #28]
	pb = q3;
 800384a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800384e:	61bb      	str	r3, [r7, #24]
	pc = q4;
 8003850:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003854:	617b      	str	r3, [r7, #20]
	q1 = q1 + (-q2 * gx - q3 * gy - q4 * gz) * (0.5f * deltat);
 8003856:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800385a:	eeb1 7a67 	vneg.f32	s14, s15
 800385e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003862:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003866:	edd7 6a21 	vldr	s13, [r7, #132]	; 0x84
 800386a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800386e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003872:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003876:	edd7 6a20 	vldr	s13, [r7, #128]	; 0x80
 800387a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800387e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003882:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003886:	edd7 6a01 	vldr	s13, [r7, #4]
 800388a:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 800388e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003896:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 800389a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800389e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	q2 = pa + (q1 * gx + pb * gz - pc * gy) * (0.5f * deltat);
 80038a2:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80038a6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80038aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038ae:	edd7 6a06 	vldr	s13, [r7, #24]
 80038b2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80038b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038be:	edd7 6a05 	vldr	s13, [r7, #20]
 80038c2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80038c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038ce:	edd7 6a01 	vldr	s13, [r7, #4]
 80038d2:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80038d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038de:	edd7 7a07 	vldr	s15, [r7, #28]
 80038e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	q3 = pb + (q1 * gy - pa * gz + pc * gx) * (0.5f * deltat);
 80038ea:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80038ee:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80038f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80038fa:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80038fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003902:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003906:	edd7 6a05 	vldr	s13, [r7, #20]
 800390a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800390e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003912:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003916:	edd7 6a01 	vldr	s13, [r7, #4]
 800391a:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 800391e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003922:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003926:	edd7 7a06 	vldr	s15, [r7, #24]
 800392a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800392e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	q4 = pc + (q1 * gz + pa * gy - pb * gx) * (0.5f * deltat);
 8003932:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8003936:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800393a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800393e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003942:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003946:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800394a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800394e:	edd7 6a06 	vldr	s13, [r7, #24]
 8003952:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003956:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800395a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800395e:	edd7 6a01 	vldr	s13, [r7, #4]
 8003962:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8003966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800396a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800396e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003972:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003976:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80

	// Normalise quaternion
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);
 800397a:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 800397e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003982:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003986:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800398a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800398e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003992:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003996:	edd7 6a21 	vldr	s13, [r7, #132]	; 0x84
 800399a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800399e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039a6:	edd7 6a20 	vldr	s13, [r7, #128]	; 0x80
 80039aa:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80039ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039b6:	ee17 0a90 	vmov	r0, s15
 80039ba:	f016 f865 	bl	8019a88 <__aeabi_f2d>
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	4610      	mov	r0, r2
 80039c4:	4619      	mov	r1, r3
 80039c6:	f012 fe1d 	bl	8016604 <sqrt>
 80039ca:	4602      	mov	r2, r0
 80039cc:	460b      	mov	r3, r1
 80039ce:	4610      	mov	r0, r2
 80039d0:	4619      	mov	r1, r3
 80039d2:	f016 fb6f 	bl	801a0b4 <__aeabi_d2f>
 80039d6:	4603      	mov	r3, r0
 80039d8:	657b      	str	r3, [r7, #84]	; 0x54
	norm = 1.0f / norm;
 80039da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80039de:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80039e2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80039e6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	q[0] = q1 * norm;
 80039ea:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80039ee:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80039f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	edc3 7a00 	vstr	s15, [r3]
	q[1] = q2 * norm;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f103 0304 	add.w	r3, r3, #4
 8003a02:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8003a06:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a0e:	edc3 7a00 	vstr	s15, [r3]
	q[2] = q3 * norm;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f103 0308 	add.w	r3, r3, #8
 8003a18:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8003a1c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003a20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a24:	edc3 7a00 	vstr	s15, [r3]
	q[3] = q4 * norm;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f103 030c 	add.w	r3, r3, #12
 8003a2e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8003a32:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a3a:	edc3 7a00 	vstr	s15, [r3]
 8003a3e:	e002      	b.n	8003a46 <MahonyQuaternionUpdate+0x7ca>
	float q3q4 = q3 * q4;
	float q4q4 = q4 * q4;

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
	if (norm == 0.0f) return; // handle NaN
 8003a40:	bf00      	nop
 8003a42:	e000      	b.n	8003a46 <MahonyQuaternionUpdate+0x7ca>
	ay *= norm;
	az *= norm;

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
	if (norm == 0.0f) return; // handle NaN
 8003a44:	bf00      	nop
	norm = 1.0f / norm;
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;
}
 8003a46:	f107 0790 	add.w	r7, r7, #144	; 0x90
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	00000000 	.word	0x00000000

08003a54 <KALMAN_getAngle>:

#include "kalman.h"

// The angle should be in degrees and the rate should be in degrees per second and the delta time in seconds
float KALMAN_getAngle(KALMAN_t *handle, float newAngle, float newRate, float dt)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b08b      	sub	sp, #44	; 0x2c
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
 8003a60:	603b      	str	r3, [r7, #0]
	// See my blog post for more information: http://blog.tkjelectronics.dk/2012/09/a-practical-approach-to-kalman-filter-and-how-to-implement-it

	// Discrete Kalman filter time update equations - Time Update ("Predict")
	// Update xhat - Project the state ahead
	/* Step 1 */
	handle->rate = newRate - handle->bias;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	edd3 7a04 	vldr	s15, [r3, #16]
 8003a68:	ed97 7a01 	vldr	s14, [r7, #4]
 8003a6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	edc3 7a05 	vstr	s15, [r3, #20]
	handle->angle += dt * handle->rate;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	ed93 7a03 	vldr	s14, [r3, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	edd3 6a05 	vldr	s13, [r3, #20]
 8003a82:	edd7 7a00 	vldr	s15, [r7]
 8003a86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	edc3 7a03 	vstr	s15, [r3, #12]

	// Update estimation error covariance - Project the error covariance ahead
	/* Step 2 */
	handle->P[0][0] += dt * (dt*handle->P[1][1] - handle->P[0][1] - handle->P[1][0] + handle->Q_angle);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	ed93 7a06 	vldr	s14, [r3, #24]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003aa0:	edd7 7a00 	vldr	s15, [r7]
 8003aa4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	edd3 7a07 	vldr	s15, [r3, #28]
 8003aae:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	edd3 7a08 	vldr	s15, [r3, #32]
 8003ab8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	edd3 7a00 	vldr	s15, [r3]
 8003ac2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003ac6:	edd7 7a00 	vldr	s15, [r7]
 8003aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	edc3 7a06 	vstr	s15, [r3, #24]
	handle->P[0][1] -= dt * handle->P[1][1];
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	ed93 7a07 	vldr	s14, [r3, #28]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003ae4:	edd7 7a00 	vldr	s15, [r7]
 8003ae8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	edc3 7a07 	vstr	s15, [r3, #28]
	handle->P[1][0] -= dt * handle->P[1][1];
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	ed93 7a08 	vldr	s14, [r3, #32]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003b02:	edd7 7a00 	vldr	s15, [r7]
 8003b06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	edc3 7a08 	vstr	s15, [r3, #32]
	handle->P[1][1] += handle->Q_bias * dt;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	edd3 6a01 	vldr	s13, [r3, #4]
 8003b20:	edd7 7a00 	vldr	s15, [r7]
 8003b24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
	// Calculate Kalman gain - Compute the Kalman gain
	/* Step 4 */
	float S = handle->P[0][0] + handle->R_measure; // Estimate error
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	ed93 7a06 	vldr	s14, [r3, #24]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	edd3 7a02 	vldr	s15, [r3, #8]
 8003b3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b42:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	/* Step 5 */
	float K[2]; // Kalman gain - This is a 2x1 vector
	K[0] = handle->P[0][0] / S;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	ed93 7a06 	vldr	s14, [r3, #24]
 8003b4c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b50:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003b54:	edc7 7a04 	vstr	s15, [r7, #16]
	K[1] = handle->P[1][0] / S;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	ed93 7a08 	vldr	s14, [r3, #32]
 8003b5e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b62:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003b66:	edc7 7a05 	vstr	s15, [r7, #20]

	// Calculate angle and bias - Update estimate with measurement zk (newAngle)
	/* Step 3 */
	float y = newAngle - handle->angle; // Angle difference
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b70:	ed97 7a02 	vldr	s14, [r7, #8]
 8003b74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b78:	edc7 7a08 	vstr	s15, [r7, #32]
	/* Step 6 */
	handle->angle += K[0] * y;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003b82:	edd7 6a04 	vldr	s13, [r7, #16]
 8003b86:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	edc3 7a03 	vstr	s15, [r3, #12]
	handle->bias += K[1] * y;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	ed93 7a04 	vldr	s14, [r3, #16]
 8003b9e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003ba2:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ba6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003baa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	edc3 7a04 	vstr	s15, [r3, #16]

	// Calculate estimation error covariance - Update the error covariance
	/* Step 7 */
	float P00_temp = handle->P[0][0];
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	61fb      	str	r3, [r7, #28]
	float P01_temp = handle->P[0][1];
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	61bb      	str	r3, [r7, #24]

	handle->P[0][0] -= K[0] * P00_temp;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	ed93 7a06 	vldr	s14, [r3, #24]
 8003bc6:	edd7 6a04 	vldr	s13, [r7, #16]
 8003bca:	edd7 7a07 	vldr	s15, [r7, #28]
 8003bce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	edc3 7a06 	vstr	s15, [r3, #24]
	handle->P[0][1] -= K[0] * P01_temp;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	ed93 7a07 	vldr	s14, [r3, #28]
 8003be2:	edd7 6a04 	vldr	s13, [r7, #16]
 8003be6:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	edc3 7a07 	vstr	s15, [r3, #28]
	handle->P[1][0] -= K[1] * P00_temp;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	ed93 7a08 	vldr	s14, [r3, #32]
 8003bfe:	edd7 6a05 	vldr	s13, [r7, #20]
 8003c02:	edd7 7a07 	vldr	s15, [r7, #28]
 8003c06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	edc3 7a08 	vstr	s15, [r3, #32]
	handle->P[1][1] -= K[1] * P01_temp;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003c1a:	edd7 6a05 	vldr	s13, [r7, #20]
 8003c1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return handle->angle;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	68db      	ldr	r3, [r3, #12]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr

08003c40 <KALMAN_Init>:

void KALMAN_Init(KALMAN_t *handle, float Q_angle, float Q_bias, float R_measure)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
 8003c4c:	603b      	str	r3, [r7, #0]
    /* We will set the variables like so, these can also be tuned by the user */
	handle->Q_angle = Q_angle;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	68ba      	ldr	r2, [r7, #8]
 8003c52:	601a      	str	r2, [r3, #0]
	handle->Q_bias = Q_bias;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	605a      	str	r2, [r3, #4]
	handle->R_measure = R_measure;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	609a      	str	r2, [r3, #8]

	handle->angle = 0.0f; // Reset the angle
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f04f 0200 	mov.w	r2, #0
 8003c66:	60da      	str	r2, [r3, #12]
	handle->bias = 0.0f; // Reset bias
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f04f 0200 	mov.w	r2, #0
 8003c6e:	611a      	str	r2, [r3, #16]

	handle->P[0][0] = 0.0f; // Since we assume that the bias is 0 and we know the starting angle (use setAngle), the error covariance matrix is set like so - see: http://en.wikipedia.org/wiki/Kalman_filter#Example_application.2C_technical
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	619a      	str	r2, [r3, #24]
	handle->P[0][1] = 0.0f;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f04f 0200 	mov.w	r2, #0
 8003c7e:	61da      	str	r2, [r3, #28]
	handle->P[1][0] = 0.0f;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	621a      	str	r2, [r3, #32]
	handle->P[1][1] = 0.0f;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f04f 0200 	mov.w	r2, #0
 8003c8e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003c90:	f107 0714 	add.w	r7, r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bc80      	pop	{r7}
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop

08003c9c <KALMAN_setAngle>:

void KALMAN_setAngle(KALMAN_t *handle, float newAngle) { handle->angle = newAngle; } // Used to set angle, this should be set as the starting angle
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	60da      	str	r2, [r3, #12]
 8003cac:	f107 070c 	add.w	r7, r7, #12
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bc80      	pop	{r7}
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop

08003cb8 <KALMAN_getRate>:
float KALMAN_getRate(KALMAN_t *handle) { return handle->rate; } // Return the unbiased rate
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f107 070c 	add.w	r7, r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <KALMAN_setQangle>:

/* These are used to tune the Kalman filter */
void KALMAN_setQangle(KALMAN_t *handle, float newQ_angle) { handle->Q_angle = newQ_angle; }
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	683a      	ldr	r2, [r7, #0]
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	f107 070c 	add.w	r7, r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bc80      	pop	{r7}
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop

08003cec <KALMAN_setQbias>:
void KALMAN_setQbias(KALMAN_t *handle, float newQ_bias) { handle->Q_bias = newQ_bias; }
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	605a      	str	r2, [r3, #4]
 8003cfc:	f107 070c 	add.w	r7, r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bc80      	pop	{r7}
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop

08003d08 <KALMAN_setRmeasure>:
void KALMAN_setRmeasure(KALMAN_t *handle, float newR_measure) { handle->R_measure = newR_measure; }
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	609a      	str	r2, [r3, #8]
 8003d18:	f107 070c 	add.w	r7, r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop

08003d24 <KALMAN_getQangle>:

float KALMAN_getQangle(KALMAN_t *handle) { return handle->Q_angle; }
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4618      	mov	r0, r3
 8003d32:	f107 070c 	add.w	r7, r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bc80      	pop	{r7}
 8003d3a:	4770      	bx	lr

08003d3c <KALMAN_getQbias>:
float KALMAN_getQbias(KALMAN_t *handle) { return handle->Q_bias; }
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f107 070c 	add.w	r7, r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bc80      	pop	{r7}
 8003d52:	4770      	bx	lr

08003d54 <KALMAN_getRmeasure>:
float KALMAN_getRmeasure(KALMAN_t *handle) { return handle->R_measure; }
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f107 070c 	add.w	r7, r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr

08003d6c <ERU1_3_IRQHandler>:
uint16_t DPS310_INT_counter = 0;


void DPS_EXT_INT_ISR(void)

{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
	pressure = getPressure();
 8003d70:	f000 f8ac 	bl	8003ecc <getPressure>
 8003d74:	4602      	mov	r2, r0
 8003d76:	f640 33ec 	movw	r3, #3052	; 0xbec
 8003d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d7e:	601a      	str	r2, [r3, #0]
	temperature = getTemperature();
 8003d80:	f000 f8da 	bl	8003f38 <getTemperature>
 8003d84:	4602      	mov	r2, r0
 8003d86:	f640 33f0 	movw	r3, #3056	; 0xbf0
 8003d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d8e:	601a      	str	r2, [r3, #0]
    I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x0A);
 8003d90:	f241 3064 	movw	r0, #4964	; 0x1364
 8003d94:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003d98:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003d9c:	f04f 020a 	mov.w	r2, #10
 8003da0:	f7fc fce0 	bl	8000764 <I2Cdev_readByte>
	arr[DPS310_INT_counter] = pressure;
 8003da4:	f640 33f4 	movw	r3, #3060	; 0xbf4
 8003da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dac:	881b      	ldrh	r3, [r3, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	f640 33ec 	movw	r3, #3052	; 0xbec
 8003db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003db8:	6819      	ldr	r1, [r3, #0]
 8003dba:	f640 53f0 	movw	r3, #3568	; 0xdf0
 8003dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	DPS310_INT_counter++;
 8003dc6:	f640 33f4 	movw	r3, #3060	; 0xbf4
 8003dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dce:	881b      	ldrh	r3, [r3, #0]
 8003dd0:	f103 0301 	add.w	r3, r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	f640 33f4 	movw	r3, #3060	; 0xbf4
 8003dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dde:	801a      	strh	r2, [r3, #0]

}
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop

08003de4 <updateValues>:



void updateValues(uint32_t *press,uint32_t *temp)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
	*press = pressure;
 8003dee:	f640 33ec 	movw	r3, #3052	; 0xbec
 8003df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	601a      	str	r2, [r3, #0]
	*temp = temperature;
 8003dfc:	f640 33f0 	movw	r3, #3056	; 0xbf0
 8003e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	601a      	str	r2, [r3, #0]
}
 8003e0a:	f107 070c 	add.w	r7, r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bc80      	pop	{r7}
 8003e12:	4770      	bx	lr

08003e14 <setupDPS310>:

 SensorError setupDPS310()
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0

		SensorError result = I2Cdev_writeByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x0C,0x09);	// Software Reset
 8003e1a:	f241 3064 	movw	r0, #4964	; 0x1364
 8003e1e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003e22:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003e26:	f04f 020c 	mov.w	r2, #12
 8003e2a:	f04f 0309 	mov.w	r3, #9
 8003e2e:	f7fc fb25 	bl	800047c <I2Cdev_writeByte>
 8003e32:	4603      	mov	r3, r0
 8003e34:	71fb      	strb	r3, [r7, #7]
		delay(100);
 8003e36:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003e3a:	f7fc fd11 	bl	8000860 <delay>
		result = setRegister(DPS310_Address,0x06,0x77); // Pressure Configuration
 8003e3e:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003e42:	f04f 0106 	mov.w	r1, #6
 8003e46:	f04f 0277 	mov.w	r2, #119	; 0x77
 8003e4a:	f000 f8ab 	bl	8003fa4 <setRegister>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	71fb      	strb	r3, [r7, #7]
		if(result)return result;
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <setupDPS310+0x48>
 8003e58:	79fb      	ldrb	r3, [r7, #7]
 8003e5a:	e032      	b.n	8003ec2 <setupDPS310+0xae>
		result = setRegister(DPS310_Address,0x07,0x77); // Temperature Configuration
 8003e5c:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003e60:	f04f 0107 	mov.w	r1, #7
 8003e64:	f04f 0277 	mov.w	r2, #119	; 0x77
 8003e68:	f000 f89c 	bl	8003fa4 <setRegister>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	71fb      	strb	r3, [r7, #7]
		if(result)return result;
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d001      	beq.n	8003e7a <setupDPS310+0x66>
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	e023      	b.n	8003ec2 <setupDPS310+0xae>
		result = setRegister(DPS310_Address,0x08,0xc7); // Bit 4 -7 only read, Bit 0-2 Continous pressure and temperature measurement
 8003e7a:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003e7e:	f04f 0108 	mov.w	r1, #8
 8003e82:	f04f 02c7 	mov.w	r2, #199	; 0xc7
 8003e86:	f000 f88d 	bl	8003fa4 <setRegister>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	71fb      	strb	r3, [r7, #7]
		if(result)return result;
 8003e8e:	79fb      	ldrb	r3, [r7, #7]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <setupDPS310+0x84>
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	e014      	b.n	8003ec2 <setupDPS310+0xae>
		result = setRegister(DPS310_Address,0x09,0x2C); // Interrupt configuration, pressure interrupt/ active low, shift pressure/temperature
 8003e98:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003e9c:	f04f 0109 	mov.w	r1, #9
 8003ea0:	f04f 022c 	mov.w	r2, #44	; 0x2c
 8003ea4:	f000 f87e 	bl	8003fa4 <setRegister>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	71fb      	strb	r3, [r7, #7]
		I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x0A);//Todo: wird benutzt um IR-Flag garantiert zu clearen(unbedingt noetig fuer funktion)
 8003eac:	f241 3064 	movw	r0, #4964	; 0x1364
 8003eb0:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003eb4:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003eb8:	f04f 020a 	mov.w	r2, #10
 8003ebc:	f7fc fc52 	bl	8000764 <I2Cdev_readByte>
		return result;
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f107 0708 	add.w	r7, r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <getPressure>:


uint32_t getPressure()
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
	//Read Pressure start------------------------------------------------------------------------------------------------------------------------------
	uint8_t register0 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle, DPS310_Address,0x00);
 8003ed2:	f241 3064 	movw	r0, #4964	; 0x1364
 8003ed6:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003eda:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003ede:	f04f 0200 	mov.w	r2, #0
 8003ee2:	f7fc fc3f 	bl	8000764 <I2Cdev_readByte>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	71fb      	strb	r3, [r7, #7]
	uint8_t register1 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle, DPS310_Address,0x01);
 8003eea:	f241 3064 	movw	r0, #4964	; 0x1364
 8003eee:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003ef2:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003ef6:	f04f 0201 	mov.w	r2, #1
 8003efa:	f7fc fc33 	bl	8000764 <I2Cdev_readByte>
 8003efe:	4603      	mov	r3, r0
 8003f00:	71bb      	strb	r3, [r7, #6]
	uint8_t register2 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle, DPS310_Address,0x02);
 8003f02:	f241 3064 	movw	r0, #4964	; 0x1364
 8003f06:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f0a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003f0e:	f04f 0202 	mov.w	r2, #2
 8003f12:	f7fc fc27 	bl	8000764 <I2Cdev_readByte>
 8003f16:	4603      	mov	r3, r0
 8003f18:	717b      	strb	r3, [r7, #5]
	//Read Pressure end------------------------------------------------------------------------------------------------------------------------------
	return ((uint32_t)(register0<<16)) | ((uint32_t)(register1<<8)) | ((uint32_t)register2);
 8003f1a:	79fb      	ldrb	r3, [r7, #7]
 8003f1c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003f20:	461a      	mov	r2, r3
 8003f22:	79bb      	ldrb	r3, [r7, #6]
 8003f24:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	797b      	ldrb	r3, [r7, #5]
 8003f2c:	4313      	orrs	r3, r2
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f107 0708 	add.w	r7, r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <getTemperature>:

uint32_t getTemperature()
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
	//Read Temp start------------------------------------------------------------------------------------------------------------------------------
	uint8_t register3 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle, DPS310_Address,0x03);
 8003f3e:	f241 3064 	movw	r0, #4964	; 0x1364
 8003f42:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f46:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003f4a:	f04f 0203 	mov.w	r2, #3
 8003f4e:	f7fc fc09 	bl	8000764 <I2Cdev_readByte>
 8003f52:	4603      	mov	r3, r0
 8003f54:	71fb      	strb	r3, [r7, #7]
	uint8_t register4 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle, DPS310_Address,0x04);
 8003f56:	f241 3064 	movw	r0, #4964	; 0x1364
 8003f5a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f5e:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003f62:	f04f 0204 	mov.w	r2, #4
 8003f66:	f7fc fbfd 	bl	8000764 <I2Cdev_readByte>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	71bb      	strb	r3, [r7, #6]
	uint8_t register5 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle, DPS310_Address,0x05);
 8003f6e:	f241 3064 	movw	r0, #4964	; 0x1364
 8003f72:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f76:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003f7a:	f04f 0205 	mov.w	r2, #5
 8003f7e:	f7fc fbf1 	bl	8000764 <I2Cdev_readByte>
 8003f82:	4603      	mov	r3, r0
 8003f84:	717b      	strb	r3, [r7, #5]
	//Read Temp end------------------------------------------------------------------------------------------------------------------------------
	return ((uint32_t)(register3<<16)) | ((uint32_t)(register4<<8)) | ((uint32_t)register5);
 8003f86:	79fb      	ldrb	r3, [r7, #7]
 8003f88:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	79bb      	ldrb	r3, [r7, #6]
 8003f90:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003f94:	431a      	orrs	r2, r3
 8003f96:	797b      	ldrb	r3, [r7, #5]
 8003f98:	4313      	orrs	r3, r2
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f107 0708 	add.w	r7, r7, #8
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <setRegister>:

SensorError setRegister(uint8_t DPS310Address, uint8_t registerAdress, uint8_t setValue)
{
 8003fa4:	b590      	push	{r4, r7, lr}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	4613      	mov	r3, r2
 8003fac:	4602      	mov	r2, r0
 8003fae:	71fa      	strb	r2, [r7, #7]
 8003fb0:	460a      	mov	r2, r1
 8003fb2:	71ba      	strb	r2, [r7, #6]
 8003fb4:	717b      	strb	r3, [r7, #5]

SensorError	worked = NO_ERROR;
 8003fb6:	f04f 0300 	mov.w	r3, #0
 8003fba:	73fb      	strb	r3, [r7, #15]
I2Cdev_writeByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310Address,registerAdress,setValue); // write variable in register
 8003fbc:	79f9      	ldrb	r1, [r7, #7]
 8003fbe:	79ba      	ldrb	r2, [r7, #6]
 8003fc0:	797b      	ldrb	r3, [r7, #5]
 8003fc2:	f241 3064 	movw	r0, #4964	; 0x1364
 8003fc6:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003fca:	f7fc fa57 	bl	800047c <I2Cdev_writeByte>
if(setValue != I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310Address,registerAdress))
 8003fce:	797c      	ldrb	r4, [r7, #5]
 8003fd0:	79fa      	ldrb	r2, [r7, #7]
 8003fd2:	79bb      	ldrb	r3, [r7, #6]
 8003fd4:	f241 3064 	movw	r0, #4964	; 0x1364
 8003fd8:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003fdc:	4611      	mov	r1, r2
 8003fde:	461a      	mov	r2, r3
 8003fe0:	f7fc fbc0 	bl	8000764 <I2Cdev_readByte>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	429c      	cmp	r4, r3
 8003fe8:	d020      	beq.n	800402c <setRegister+0x88>
{
switch(registerAdress)
 8003fea:	79bb      	ldrb	r3, [r7, #6]
 8003fec:	f1a3 0306 	sub.w	r3, r3, #6
 8003ff0:	2b03      	cmp	r3, #3
 8003ff2:	d81b      	bhi.n	800402c <setRegister+0x88>
 8003ff4:	a201      	add	r2, pc, #4	; (adr r2, 8003ffc <setRegister+0x58>)
 8003ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ffa:	bf00      	nop
 8003ffc:	0800400d 	.word	0x0800400d
 8004000:	08004015 	.word	0x08004015
 8004004:	0800401d 	.word	0x0800401d
 8004008:	08004025 	.word	0x08004025
{
case 0x06:
worked = PRESSURE_CONFIG;
 800400c:	f04f 0301 	mov.w	r3, #1
 8004010:	73fb      	strb	r3, [r7, #15]
break;
 8004012:	e00b      	b.n	800402c <setRegister+0x88>

case 0x07:
worked = TEMPERATURE_CONFIG;
 8004014:	f04f 0302 	mov.w	r3, #2
 8004018:	73fb      	strb	r3, [r7, #15]
break;
 800401a:	e007      	b.n	800402c <setRegister+0x88>

case 0x08:
worked = SET_CONTINOUS;
 800401c:	f04f 0303 	mov.w	r3, #3
 8004020:	73fb      	strb	r3, [r7, #15]
break;
 8004022:	e003      	b.n	800402c <setRegister+0x88>

case 0x09:
worked = IR_CONFIG;
 8004024:	f04f 0304 	mov.w	r3, #4
 8004028:	73fb      	strb	r3, [r7, #15]
break;
 800402a:	bf00      	nop
}
}
return worked;
 800402c:	7bfb      	ldrb	r3, [r7, #15]
}
 800402e:	4618      	mov	r0, r3
 8004030:	f107 0714 	add.w	r7, r7, #20
 8004034:	46bd      	mov	sp, r7
 8004036:	bd90      	pop	{r4, r7, pc}

08004038 <mergeBytes>:
 * uint8_t b: low-byte
 *
 * Returnvalue:
 * int Merged bytes
 */
int mergeBytes (uint8_t a, uint8_t b) {
 8004038:	b480      	push	{r7}
 800403a:	b085      	sub	sp, #20
 800403c:	af00      	add	r7, sp, #0
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	71fa      	strb	r2, [r7, #7]
 8004044:	71bb      	strb	r3, [r7, #6]
   int c = a;
 8004046:	79fb      	ldrb	r3, [r7, #7]
 8004048:	60fb      	str	r3, [r7, #12]
   return (c << 8) | b;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8004050:	79bb      	ldrb	r3, [r7, #6]
 8004052:	4313      	orrs	r3, r2
}
 8004054:	4618      	mov	r0, r3
 8004056:	f107 0714 	add.w	r7, r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	bc80      	pop	{r7}
 800405e:	4770      	bx	lr

08004060 <USIC1_0_IRQHandler>:
 * Buffer is full, new data is ready to read
 */


void RC_RECEIVE_ISR()
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b090      	sub	sp, #64	; 0x40
 8004064:	af02      	add	r7, sp, #8
	int elevatorRaw;
	int aileronRaw;
	int flightmodeRaw;

	uint8_t ReadBufRC[32]; //Readbuffer
	int start = 0; //Index of start byte (contains 0x30)
 8004066:	f04f 0300 	mov.w	r3, #0
 800406a:	637b      	str	r3, [r7, #52]	; 0x34

	//Check if receive buffer interrupt is set
	if(UART001_GetFlagStatus(&RC_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG) == UART001_SET)
 800406c:	f640 50f4 	movw	r0, #3572	; 0xdf4
 8004070:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004074:	f04f 0110 	mov.w	r1, #16
 8004078:	f009 fe2a 	bl	800dcd0 <UART001_GetFlagStatus>
 800407c:	4603      	mov	r3, r0
 800407e:	2b02      	cmp	r3, #2
 8004080:	f040 81ed 	bne.w	800445e <USIC1_0_IRQHandler+0x3fe>
	{
		//Read data from UART buffer
		UART001_ReadDataBytes(&RC_UART_Handle,ReadBufRC,32);
 8004084:	463b      	mov	r3, r7
 8004086:	f640 50f4 	movw	r0, #3572	; 0xdf4
 800408a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800408e:	4619      	mov	r1, r3
 8004090:	f04f 0220 	mov.w	r2, #32
 8004094:	f009 fd4c 	bl	800db30 <UART001_ReadDataBytes>
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&RC_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG);
 8004098:	f640 50f4 	movw	r0, #3572	; 0xdf4
 800409c:	f6c0 0002 	movt	r0, #2050	; 0x802
 80040a0:	f04f 0110 	mov.w	r1, #16
 80040a4:	f009 fe60 	bl	800dd68 <UART001_ClearFlag>

		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x30 || ReadBufRC[start+1] != 0x00 || ReadBufRC[start+5] != 0xA2 || ReadBufRC[start+8] != 0x2B || ReadBufRC[start+9] != 0xFE)
 80040a8:	e00c      	b.n	80040c4 <USIC1_0_IRQHandler+0x64>
		{
			if (start++ > 16) {
 80040aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ac:	2b10      	cmp	r3, #16
 80040ae:	bfd4      	ite	le
 80040b0:	2300      	movle	r3, #0
 80040b2:	2301      	movgt	r3, #1
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040b8:	f102 0201 	add.w	r2, r2, #1
 80040bc:	637a      	str	r2, [r7, #52]	; 0x34
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f040 81cd 	bne.w	800445e <USIC1_0_IRQHandler+0x3fe>
		UART001_ReadDataBytes(&RC_UART_Handle,ReadBufRC,32);
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&RC_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG);

		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x30 || ReadBufRC[start+1] != 0x00 || ReadBufRC[start+5] != 0xA2 || ReadBufRC[start+8] != 0x2B || ReadBufRC[start+9] != 0xFE)
 80040c4:	463a      	mov	r2, r7
 80040c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040c8:	18d3      	adds	r3, r2, r3
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	2b30      	cmp	r3, #48	; 0x30
 80040ce:	d1ec      	bne.n	80040aa <USIC1_0_IRQHandler+0x4a>
 80040d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040d2:	f103 0301 	add.w	r3, r3, #1
 80040d6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80040da:	18cb      	adds	r3, r1, r3
 80040dc:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1e2      	bne.n	80040aa <USIC1_0_IRQHandler+0x4a>
 80040e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040e6:	f103 0305 	add.w	r3, r3, #5
 80040ea:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80040ee:	18d3      	adds	r3, r2, r3
 80040f0:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80040f4:	2ba2      	cmp	r3, #162	; 0xa2
 80040f6:	d1d8      	bne.n	80040aa <USIC1_0_IRQHandler+0x4a>
 80040f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040fa:	f103 0308 	add.w	r3, r3, #8
 80040fe:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004102:	18cb      	adds	r3, r1, r3
 8004104:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004108:	2b2b      	cmp	r3, #43	; 0x2b
 800410a:	d1ce      	bne.n	80040aa <USIC1_0_IRQHandler+0x4a>
 800410c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800410e:	f103 0309 	add.w	r3, r3, #9
 8004112:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004116:	18d3      	adds	r3, r2, r3
 8004118:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 800411c:	2bfe      	cmp	r3, #254	; 0xfe
 800411e:	d1c4      	bne.n	80040aa <USIC1_0_IRQHandler+0x4a>
				return;
			}
		}

		//Get data from stream
		throttleRaw = mergeBytes(ReadBufRC[start+2],ReadBufRC[start+3]);
 8004120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004122:	f103 0302 	add.w	r3, r3, #2
 8004126:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800412a:	18cb      	adds	r3, r1, r3
 800412c:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004132:	f103 0303 	add.w	r3, r3, #3
 8004136:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800413a:	18cb      	adds	r3, r1, r3
 800413c:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004140:	4610      	mov	r0, r2
 8004142:	4619      	mov	r1, r3
 8004144:	f7ff ff78 	bl	8004038 <mergeBytes>
 8004148:	6338      	str	r0, [r7, #48]	; 0x30
		throttle = map(throttleRaw, THROTTLE_MIN, THROTTLE_MAX, 0, 60000)/60000.0;
 800414a:	f64e 2360 	movw	r3, #60000	; 0xea60
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004152:	f44f 7199 	mov.w	r1, #306	; 0x132
 8004156:	f240 62f7 	movw	r2, #1783	; 0x6f7
 800415a:	f04f 0300 	mov.w	r3, #0
 800415e:	f000 fbf7 	bl	8004950 <map>
 8004162:	4603      	mov	r3, r0
 8004164:	4618      	mov	r0, r3
 8004166:	f015 fc7d 	bl	8019a64 <__aeabi_i2d>
 800416a:	4602      	mov	r2, r0
 800416c:	460b      	mov	r3, r1
 800416e:	4610      	mov	r0, r2
 8004170:	4619      	mov	r1, r3
 8004172:	a3bd      	add	r3, pc, #756	; (adr r3, 8004468 <USIC1_0_IRQHandler+0x408>)
 8004174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004178:	f015 fe04 	bl	8019d84 <__aeabi_ddiv>
 800417c:	4602      	mov	r2, r0
 800417e:	460b      	mov	r3, r1
 8004180:	4610      	mov	r0, r2
 8004182:	4619      	mov	r1, r3
 8004184:	f015 ff96 	bl	801a0b4 <__aeabi_d2f>
 8004188:	4602      	mov	r2, r0
 800418a:	f640 4318 	movw	r3, #3096	; 0xc18
 800418e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004192:	601a      	str	r2, [r3, #0]
		aileronRaw = mergeBytes(ReadBufRC[start+6],ReadBufRC[start+7]);
 8004194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004196:	f103 0306 	add.w	r3, r3, #6
 800419a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800419e:	18d3      	adds	r3, r2, r3
 80041a0:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 80041a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041a6:	f103 0307 	add.w	r3, r3, #7
 80041aa:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80041ae:	18cb      	adds	r3, r1, r3
 80041b0:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80041b4:	4610      	mov	r0, r2
 80041b6:	4619      	mov	r1, r3
 80041b8:	f7ff ff3e 	bl	8004038 <mergeBytes>
 80041bc:	62f8      	str	r0, [r7, #44]	; 0x2c
		aileron = map(aileronRaw, AILERON_MIN, AILERON_MAX, -30000, 30000)/30000.0;
 80041be:	f247 5330 	movw	r3, #30000	; 0x7530
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80041c6:	f640 1132 	movw	r1, #2354	; 0x932
 80041ca:	f640 62cc 	movw	r2, #3788	; 0xecc
 80041ce:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 80041d2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80041d6:	f000 fbbb 	bl	8004950 <map>
 80041da:	4603      	mov	r3, r0
 80041dc:	4618      	mov	r0, r3
 80041de:	f015 fc41 	bl	8019a64 <__aeabi_i2d>
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4610      	mov	r0, r2
 80041e8:	4619      	mov	r1, r3
 80041ea:	a3a1      	add	r3, pc, #644	; (adr r3, 8004470 <USIC1_0_IRQHandler+0x410>)
 80041ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f0:	f015 fdc8 	bl	8019d84 <__aeabi_ddiv>
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
 80041f8:	4610      	mov	r0, r2
 80041fa:	4619      	mov	r1, r3
 80041fc:	f015 ff5a 	bl	801a0b4 <__aeabi_d2f>
 8004200:	4602      	mov	r2, r0
 8004202:	f640 4324 	movw	r3, #3108	; 0xc24
 8004206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800420a:	601a      	str	r2, [r3, #0]
		elevatorRaw = mergeBytes(ReadBufRC[start+10],ReadBufRC[start+11]);
 800420c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800420e:	f103 030a 	add.w	r3, r3, #10
 8004212:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004216:	18d3      	adds	r3, r2, r3
 8004218:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 800421c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800421e:	f103 030b 	add.w	r3, r3, #11
 8004222:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004226:	18cb      	adds	r3, r1, r3
 8004228:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 800422c:	4610      	mov	r0, r2
 800422e:	4619      	mov	r1, r3
 8004230:	f7ff ff02 	bl	8004038 <mergeBytes>
 8004234:	62b8      	str	r0, [r7, #40]	; 0x28
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)/30000.0;
 8004236:	f247 5330 	movw	r3, #30000	; 0x7530
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800423e:	f241 1130 	movw	r1, #4400	; 0x1130
 8004242:	f241 62ca 	movw	r2, #5834	; 0x16ca
 8004246:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 800424a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800424e:	f000 fb7f 	bl	8004950 <map>
 8004252:	4603      	mov	r3, r0
 8004254:	4618      	mov	r0, r3
 8004256:	f015 fc05 	bl	8019a64 <__aeabi_i2d>
 800425a:	4602      	mov	r2, r0
 800425c:	460b      	mov	r3, r1
 800425e:	4610      	mov	r0, r2
 8004260:	4619      	mov	r1, r3
 8004262:	a383      	add	r3, pc, #524	; (adr r3, 8004470 <USIC1_0_IRQHandler+0x410>)
 8004264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004268:	f015 fd8c 	bl	8019d84 <__aeabi_ddiv>
 800426c:	4602      	mov	r2, r0
 800426e:	460b      	mov	r3, r1
 8004270:	4610      	mov	r0, r2
 8004272:	4619      	mov	r1, r3
 8004274:	f015 ff1e 	bl	801a0b4 <__aeabi_d2f>
 8004278:	4602      	mov	r2, r0
 800427a:	f640 4320 	movw	r3, #3104	; 0xc20
 800427e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004282:	601a      	str	r2, [r3, #0]
		rudderRaw = mergeBytes(ReadBufRC[start+14],ReadBufRC[start+15]);
 8004284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004286:	f103 030e 	add.w	r3, r3, #14
 800428a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800428e:	18d3      	adds	r3, r2, r3
 8004290:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004296:	f103 030f 	add.w	r3, r3, #15
 800429a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800429e:	18cb      	adds	r3, r1, r3
 80042a0:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80042a4:	4610      	mov	r0, r2
 80042a6:	4619      	mov	r1, r3
 80042a8:	f7ff fec6 	bl	8004038 <mergeBytes>
 80042ac:	6278      	str	r0, [r7, #36]	; 0x24
		rudder = map(rudderRaw, RUDDER_MIN, RUDDER_MAX, -30000, 30000)/30000.0;
 80042ae:	f247 5330 	movw	r3, #30000	; 0x7530
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042b6:	f641 1132 	movw	r1, #6450	; 0x1932
 80042ba:	f641 62cc 	movw	r2, #7884	; 0x1ecc
 80042be:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 80042c2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80042c6:	f000 fb43 	bl	8004950 <map>
 80042ca:	4603      	mov	r3, r0
 80042cc:	4618      	mov	r0, r3
 80042ce:	f015 fbc9 	bl	8019a64 <__aeabi_i2d>
 80042d2:	4602      	mov	r2, r0
 80042d4:	460b      	mov	r3, r1
 80042d6:	4610      	mov	r0, r2
 80042d8:	4619      	mov	r1, r3
 80042da:	a365      	add	r3, pc, #404	; (adr r3, 8004470 <USIC1_0_IRQHandler+0x410>)
 80042dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e0:	f015 fd50 	bl	8019d84 <__aeabi_ddiv>
 80042e4:	4602      	mov	r2, r0
 80042e6:	460b      	mov	r3, r1
 80042e8:	4610      	mov	r0, r2
 80042ea:	4619      	mov	r1, r3
 80042ec:	f015 fee2 	bl	801a0b4 <__aeabi_d2f>
 80042f0:	4602      	mov	r2, r0
 80042f2:	f640 431c 	movw	r3, #3100	; 0xc1c
 80042f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042fa:	601a      	str	r2, [r3, #0]
		flightmodeRaw = mergeBytes(ReadBufRC[start+12],ReadBufRC[start+13]);
 80042fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042fe:	f103 030c 	add.w	r3, r3, #12
 8004302:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004306:	18d3      	adds	r3, r2, r3
 8004308:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 800430c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800430e:	f103 030d 	add.w	r3, r3, #13
 8004312:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004316:	18cb      	adds	r3, r1, r3
 8004318:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 800431c:	4610      	mov	r0, r2
 800431e:	4619      	mov	r1, r3
 8004320:	f7ff fe8a 	bl	8004038 <mergeBytes>
 8004324:	6238      	str	r0, [r7, #32]
		if (flightmodeRaw == FLIGHTMODE0) flightmode = 0;
 8004326:	6a3a      	ldr	r2, [r7, #32]
 8004328:	f242 1332 	movw	r3, #8498	; 0x2132
 800432c:	429a      	cmp	r2, r3
 800432e:	d106      	bne.n	800433e <USIC1_0_IRQHandler+0x2de>
 8004330:	f640 4349 	movw	r3, #3145	; 0xc49
 8004334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	701a      	strb	r2, [r3, #0]
		if (flightmodeRaw == FLIGHTMODE1) flightmode = 1;
 800433e:	6a3a      	ldr	r2, [r7, #32]
 8004340:	f242 63ca 	movw	r3, #9930	; 0x26ca
 8004344:	429a      	cmp	r2, r3
 8004346:	d106      	bne.n	8004356 <USIC1_0_IRQHandler+0x2f6>
 8004348:	f640 4349 	movw	r3, #3145	; 0xc49
 800434c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004350:	f04f 0201 	mov.w	r2, #1
 8004354:	701a      	strb	r2, [r3, #0]


#ifdef DEBUG_RC

		  		  if (throttleRaw>1500){
 8004356:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004358:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800435c:	429a      	cmp	r2, r3
 800435e:	dd14      	ble.n	800438a <USIC1_0_IRQHandler+0x32a>
		  			  SET_P3_0;
 8004360:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8004364:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004368:	f04f 0201 	mov.w	r2, #1
 800436c:	605a      	str	r2, [r3, #4]
		  			  SET_P3_1;
 800436e:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8004372:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004376:	f04f 0202 	mov.w	r2, #2
 800437a:	605a      	str	r2, [r3, #4]
		  			  SET_P3_2;
 800437c:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8004380:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004384:	f04f 0204 	mov.w	r2, #4
 8004388:	605a      	str	r2, [r3, #4]
		  		  	  	}
		  		  if (throttleRaw>1000 && throttleRaw<1500){
 800438a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800438c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004390:	dd19      	ble.n	80043c6 <USIC1_0_IRQHandler+0x366>
 8004392:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004394:	f240 53db 	movw	r3, #1499	; 0x5db
 8004398:	429a      	cmp	r2, r3
 800439a:	dc14      	bgt.n	80043c6 <USIC1_0_IRQHandler+0x366>
		  			  SET_P3_0;
		  			  RESET_P3_1;
		  			  SET_P3_2;
					#endif
					#ifdef LARIX_used
		  			RESET_P3_0;
 800439c:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80043a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80043a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80043a8:	605a      	str	r2, [r3, #4]
		  			SET_P3_1;
 80043aa:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80043ae:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80043b2:	f04f 0202 	mov.w	r2, #2
 80043b6:	605a      	str	r2, [r3, #4]
		  			SET_P3_2;
 80043b8:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80043bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80043c0:	f04f 0204 	mov.w	r2, #4
 80043c4:	605a      	str	r2, [r3, #4]
					#endif
		  		  		}
		  		  if (throttleRaw>500 && throttleRaw<1000){
 80043c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80043cc:	dd19      	ble.n	8004402 <USIC1_0_IRQHandler+0x3a2>
 80043ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043d0:	f240 33e7 	movw	r3, #999	; 0x3e7
 80043d4:	429a      	cmp	r2, r3
 80043d6:	dc14      	bgt.n	8004402 <USIC1_0_IRQHandler+0x3a2>
		  			  RESET_P3_0;
 80043d8:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80043dc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80043e0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80043e4:	605a      	str	r2, [r3, #4]
		  			  RESET_P3_1;
 80043e6:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80043ea:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80043ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80043f2:	605a      	str	r2, [r3, #4]
		  			  SET_P3_2;
 80043f4:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80043f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80043fc:	f04f 0204 	mov.w	r2, #4
 8004400:	605a      	str	r2, [r3, #4]
		  				}
		  		  if (throttleRaw<500){
 8004402:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004404:	f240 13f3 	movw	r3, #499	; 0x1f3
 8004408:	429a      	cmp	r2, r3
 800440a:	dc14      	bgt.n	8004436 <USIC1_0_IRQHandler+0x3d6>
		  			  RESET_P3_0;
 800440c:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8004410:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004414:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004418:	605a      	str	r2, [r3, #4]
		  			  RESET_P3_1;
 800441a:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 800441e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004422:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004426:	605a      	str	r2, [r3, #4]
		  			  RESET_P3_2;
 8004428:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 800442c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004430:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004434:	605a      	str	r2, [r3, #4]
		  		  		}
#endif
		//Set values for RC Timeout check
		RCTimeOut = 0;
 8004436:	f240 0310 	movw	r3, #16
 800443a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800443e:	f04f 0200 	mov.w	r2, #0
 8004442:	701a      	strb	r2, [r3, #0]
		RCCount++;
 8004444:	f640 434a 	movw	r3, #3146	; 0xc4a
 8004448:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	f103 0301 	add.w	r3, r3, #1
 8004452:	b2da      	uxtb	r2, r3
 8004454:	f640 434a 	movw	r3, #3146	; 0xc4a
 8004458:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800445c:	701a      	strb	r2, [r3, #0]
	}
}
 800445e:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	00000000 	.word	0x00000000
 800446c:	40ed4c00 	.word	0x40ed4c00
 8004470:	00000000 	.word	0x00000000
 8004474:	40dd4c00 	.word	0x40dd4c00

08004478 <USIC0_5_IRQHandler>:

void BT_RECEIVE_ISR()
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0

	if(UART001_GetFlagStatus(&BT_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG) == UART001_SET)
 800447e:	f640 6028 	movw	r0, #3624	; 0xe28
 8004482:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004486:	f04f 0110 	mov.w	r1, #16
 800448a:	f009 fc21 	bl	800dcd0 <UART001_GetFlagStatus>
 800448e:	4603      	mov	r3, r0
 8004490:	2b02      	cmp	r3, #2
 8004492:	f040 80b7 	bne.w	8004604 <USIC0_5_IRQHandler+0x18c>
	{

		UART001_ReadDataBytes(&BT_UART_Handle,ReadBufBT,HARDWARE_BUFFER_SIZE);
 8004496:	f640 6028 	movw	r0, #3624	; 0xe28
 800449a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800449e:	f640 31f8 	movw	r1, #3064	; 0xbf8
 80044a2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80044a6:	f04f 0220 	mov.w	r2, #32
 80044aa:	f009 fb41 	bl	800db30 <UART001_ReadDataBytes>
	   	//Clear receive buffer interrupt flag
	   	UART001_ClearFlag(&BT_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG);
 80044ae:	f640 6028 	movw	r0, #3624	; 0xe28
 80044b2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80044b6:	f04f 0110 	mov.w	r1, #16
 80044ba:	f009 fc55 	bl	800dd68 <UART001_ClearFlag>
	    status_t rec_mode = maintainBluetoothInputBuffer(ReadBufBT,
 80044be:	f640 30f8 	movw	r0, #3064	; 0xbf8
 80044c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80044c6:	f640 71b0 	movw	r1, #4016	; 0xfb0
 80044ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80044ce:	f640 7280 	movw	r2, #3968	; 0xf80
 80044d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80044d6:	f000 fa57 	bl	8004988 <maintainBluetoothInputBuffer>
 80044da:	6078      	str	r0, [r7, #4]
	   							&control_value, &dpacket);

		switch (rec_mode)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	f000 808f 	beq.w	8004602 <USIC0_5_IRQHandler+0x18a>
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d306      	bcc.n	80044f6 <USIC0_5_IRQHandler+0x7e>
 80044e8:	f113 0f02 	cmn.w	r3, #2
 80044ec:	d06b      	beq.n	80045c6 <USIC0_5_IRQHandler+0x14e>
 80044ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f2:	d04b      	beq.n	800458c <USIC0_5_IRQHandler+0x114>
 80044f4:	e086      	b.n	8004604 <USIC0_5_IRQHandler+0x18c>
		{
		  case RECEIVED_CONTROL_PACKET:

		  throttleBT = control_value.speed;
 80044f6:	f640 73b0 	movw	r3, #4016	; 0xfb0
 80044fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044fe:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004502:	b29a      	uxth	r2, r3
 8004504:	f640 4328 	movw	r3, #3112	; 0xc28
 8004508:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800450c:	801a      	strh	r2, [r3, #0]
		  aileronBT = -control_value.x_pitch;
 800450e:	f640 73b0 	movw	r3, #4016	; 0xfb0
 8004512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004516:	f8d3 3007 	ldr.w	r3, [r3, #7]
 800451a:	ee07 3a10 	vmov	s14, r3
 800451e:	eef1 7a47 	vneg.f32	s15, s14
 8004522:	f640 4330 	movw	r3, #3120	; 0xc30
 8004526:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800452a:	edc3 7a00 	vstr	s15, [r3]
		  elevatorBT = control_value.y_roll;
 800452e:	f640 73b0 	movw	r3, #4016	; 0xfb0
 8004532:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004536:	f8d3 200b 	ldr.w	r2, [r3, #11]
 800453a:	4613      	mov	r3, r2
 800453c:	461a      	mov	r2, r3
 800453e:	f640 4334 	movw	r3, #3124	; 0xc34
 8004542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004546:	601a      	str	r2, [r3, #0]
		  rudderBT = control_value.z_rotate;
 8004548:	f640 73b0 	movw	r3, #4016	; 0xfb0
 800454c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004550:	f8d3 2003 	ldr.w	r2, [r3, #3]
 8004554:	4613      	mov	r3, r2
 8004556:	461a      	mov	r2, r3
 8004558:	f640 432c 	movw	r3, #3116	; 0xc2c
 800455c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004560:	601a      	str	r2, [r3, #0]




		  //packets++;
		  BTTimeOut=0;
 8004562:	f240 0311 	movw	r3, #17
 8004566:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800456a:	f04f 0200 	mov.w	r2, #0
 800456e:	701a      	strb	r2, [r3, #0]
		  BTCount++;
 8004570:	f640 434b 	movw	r3, #3147	; 0xc4b
 8004574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	f103 0301 	add.w	r3, r3, #1
 800457e:	b2da      	uxtb	r2, r3
 8004580:	f640 434b 	movw	r3, #3147	; 0xc4b
 8004584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004588:	701a      	strb	r2, [r3, #0]

		  break;
 800458a:	e03b      	b.n	8004604 <USIC0_5_IRQHandler+0x18c>

		  break;

		  case CHECKSUM_ERROR:

		  throttleBT = 0.0;
 800458c:	f640 4328 	movw	r3, #3112	; 0xc28
 8004590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004594:	f04f 0200 	mov.w	r2, #0
 8004598:	801a      	strh	r2, [r3, #0]
	      aileronBT = 0.0;
 800459a:	f640 4330 	movw	r3, #3120	; 0xc30
 800459e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045a2:	f04f 0200 	mov.w	r2, #0
 80045a6:	601a      	str	r2, [r3, #0]
		  elevatorBT = 0.0;
 80045a8:	f640 4334 	movw	r3, #3124	; 0xc34
 80045ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045b0:	f04f 0200 	mov.w	r2, #0
 80045b4:	601a      	str	r2, [r3, #0]
		  rudderBT = 0.0;
 80045b6:	f640 432c 	movw	r3, #3116	; 0xc2c
 80045ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045be:	f04f 0200 	mov.w	r2, #0
 80045c2:	601a      	str	r2, [r3, #0]


		  //packet_loss++;
		  //Todo: Add Error-Handling
		  break;
 80045c4:	e01e      	b.n	8004604 <USIC0_5_IRQHandler+0x18c>

		  case UNDEFINED_ERROR:

		  throttleBT = 0.0;
 80045c6:	f640 4328 	movw	r3, #3112	; 0xc28
 80045ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045ce:	f04f 0200 	mov.w	r2, #0
 80045d2:	801a      	strh	r2, [r3, #0]
		  aileronBT = 0.0;
 80045d4:	f640 4330 	movw	r3, #3120	; 0xc30
 80045d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045dc:	f04f 0200 	mov.w	r2, #0
 80045e0:	601a      	str	r2, [r3, #0]
		  elevatorBT = 0.0;
 80045e2:	f640 4334 	movw	r3, #3124	; 0xc34
 80045e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045ea:	f04f 0200 	mov.w	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]
		  rudderBT = 0.0;
 80045f0:	f640 432c 	movw	r3, #3116	; 0xc2c
 80045f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045f8:	f04f 0200 	mov.w	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]
		  //undef_error++;
		  //Todo: Add Error-Handling
		  break;
 80045fe:	bf00      	nop
 8004600:	e000      	b.n	8004604 <USIC0_5_IRQHandler+0x18c>

		  break;

	      case RECEIVED_DATA_PACKET:

		  break;
 8004602:	bf00      	nop
		}


	}

}
 8004604:	f107 0708 	add.w	r7, r7, #8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <WatchRC>:
/*
 * Check if new data has been arrived since last function call
 * This function is called from software Timer "TimerWatchRC"
 */
void WatchRC(void* Temp)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
	static uint8_t lastCount;
	static uint8_t lastBTCount;

	if (lastCount == RCCount) RCTimeOut = 1;
 8004614:	f640 434c 	movw	r3, #3148	; 0xc4c
 8004618:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800461c:	781a      	ldrb	r2, [r3, #0]
 800461e:	f640 434a 	movw	r3, #3146	; 0xc4a
 8004622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	429a      	cmp	r2, r3
 800462a:	d106      	bne.n	800463a <WatchRC+0x2e>
 800462c:	f240 0310 	movw	r3, #16
 8004630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004634:	f04f 0201 	mov.w	r2, #1
 8004638:	701a      	strb	r2, [r3, #0]
	lastCount = RCCount;
 800463a:	f640 434a 	movw	r3, #3146	; 0xc4a
 800463e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004642:	781a      	ldrb	r2, [r3, #0]
 8004644:	f640 434c 	movw	r3, #3148	; 0xc4c
 8004648:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800464c:	701a      	strb	r2, [r3, #0]

	if (lastBTCount == BTCount) BTTimeOut = 1;
 800464e:	f640 434d 	movw	r3, #3149	; 0xc4d
 8004652:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004656:	781a      	ldrb	r2, [r3, #0]
 8004658:	f640 434b 	movw	r3, #3147	; 0xc4b
 800465c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	429a      	cmp	r2, r3
 8004664:	d106      	bne.n	8004674 <WatchRC+0x68>
 8004666:	f240 0311 	movw	r3, #17
 800466a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800466e:	f04f 0201 	mov.w	r2, #1
 8004672:	701a      	strb	r2, [r3, #0]
	lastBTCount = BTCount;
 8004674:	f640 434b 	movw	r3, #3147	; 0xc4b
 8004678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800467c:	781a      	ldrb	r2, [r3, #0]
 800467e:	f640 434d 	movw	r3, #3149	; 0xc4d
 8004682:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004686:	701a      	strb	r2, [r3, #0]

	//keep_alive packet for connection state_check
	uint8_t keep_alive = 0xFF;
 8004688:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800468c:	73fb      	strb	r3, [r7, #15]
	UART001_WriteDataBytes(&BT_UART_Handle, (uint8_t*)&keep_alive,1);
 800468e:	f107 030f 	add.w	r3, r7, #15
 8004692:	f640 6028 	movw	r0, #3624	; 0xe28
 8004696:	f6c0 0002 	movt	r0, #2050	; 0x802
 800469a:	4619      	mov	r1, r3
 800469c:	f04f 0201 	mov.w	r2, #1
 80046a0:	f009 face 	bl	800dc40 <UART001_WriteDataBytes>

}
 80046a4:	f107 0710 	add.w	r7, r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <WatchRC_Init>:

/*
 * Initialize RC watchdog
 */
void WatchRC_Init()
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0
	//Set timer to check every 500ms, if new data has arrived
	TimerWatchRC = SYSTM001_CreateTimer(200,SYSTM001_PERIODIC,WatchRC,NULL);
 80046b0:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 80046b4:	f04f 0101 	mov.w	r1, #1
 80046b8:	f244 620d 	movw	r2, #17933	; 0x460d
 80046bc:	f6c0 0200 	movt	r2, #2048	; 0x800
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	f009 fe58 	bl	800e378 <SYSTM001_CreateTimer>
 80046c8:	4602      	mov	r2, r0
 80046ca:	f640 73ac 	movw	r3, #4012	; 0xfac
 80046ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046d2:	601a      	str	r2, [r3, #0]
	if(TimerWatchRC != 0)
 80046d4:	f640 73ac 	movw	r3, #4012	; 0xfac
 80046d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d007      	beq.n	80046f2 <WatchRC_Init+0x46>
	{
		//Timer is created successfully
		if(SYSTM001_StartTimer(TimerWatchRC) == DAVEApp_SUCCESS)
 80046e2:	f640 73ac 	movw	r3, #4012	; 0xfac
 80046e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f009 ff13 	bl	800e518 <SYSTM001_StartTimer>
		{
			//Timer started
		}
	}
}
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <GetRCCount>:

uint8_t GetRCCount()
{
 80046f4:	b480      	push	{r7}
 80046f6:	af00      	add	r7, sp, #0
	return RCCount;
 80046f8:	f640 434a 	movw	r3, #3146	; 0xc4a
 80046fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004700:	781b      	ldrb	r3, [r3, #0]
}
 8004702:	4618      	mov	r0, r3
 8004704:	46bd      	mov	sp, r7
 8004706:	bc80      	pop	{r7}
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	0000      	movs	r0, r0
	...

08004710 <GetRCData>:

void GetRCData(float* power, float* yaw_dot, float* pitch, float* roll)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
 800471c:	603b      	str	r3, [r7, #0]

	if (flightmode == 0)
 800471e:	f640 4349 	movw	r3, #3145	; 0xc49
 8004722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d17d      	bne.n	8004828 <GetRCData+0x118>
	{
		if (RCTimeOut)
 800472c:	f240 0310 	movw	r3, #16
 8004730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d010      	beq.n	800475c <GetRCData+0x4c>
		{
			*power=0;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f04f 0200 	mov.w	r2, #0
 8004740:	601a      	str	r2, [r3, #0]
			*yaw_dot=0;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	f04f 0200 	mov.w	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
			*pitch=0;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f04f 0200 	mov.w	r2, #0
 8004750:	601a      	str	r2, [r3, #0]
			*roll=0;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	f04f 0200 	mov.w	r2, #0
 8004758:	601a      	str	r2, [r3, #0]
 800475a:	e0e7      	b.n	800492c <GetRCData+0x21c>
		}
		else
		{
			*power=SCALE_POWER*throttle;
 800475c:	f640 4318 	movw	r3, #3096	; 0xc18
 8004760:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004764:	ed93 7a00 	vldr	s14, [r3]
 8004768:	eddf 7a77 	vldr	s15, [pc, #476]	; 8004948 <GetRCData+0x238>
 800476c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	edc3 7a00 	vstr	s15, [r3]
			if (rudder > 0.01 || rudder < -0.01)
 8004776:	f640 431c 	movw	r3, #3100	; 0xc1c
 800477a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f015 f981 	bl	8019a88 <__aeabi_f2d>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	4610      	mov	r0, r2
 800478c:	4619      	mov	r1, r3
 800478e:	a36a      	add	r3, pc, #424	; (adr r3, 8004938 <GetRCData+0x228>)
 8004790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004794:	f015 fc5c 	bl	801a050 <__aeabi_dcmpgt>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d113      	bne.n	80047c6 <GetRCData+0xb6>
 800479e:	f640 431c 	movw	r3, #3100	; 0xc1c
 80047a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f015 f96d 	bl	8019a88 <__aeabi_f2d>
 80047ae:	4602      	mov	r2, r0
 80047b0:	460b      	mov	r3, r1
 80047b2:	4610      	mov	r0, r2
 80047b4:	4619      	mov	r1, r3
 80047b6:	a362      	add	r3, pc, #392	; (adr r3, 8004940 <GetRCData+0x230>)
 80047b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047bc:	f015 fc2a 	bl	801a014 <__aeabi_dcmplt>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00d      	beq.n	80047e2 <GetRCData+0xd2>
				*yaw_dot=rudder*SCALE_YAW;
 80047c6:	f640 431c 	movw	r3, #3100	; 0xc1c
 80047ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047ce:	ed93 7a00 	vldr	s14, [r3]
 80047d2:	eddf 7a5e 	vldr	s15, [pc, #376]	; 800494c <GetRCData+0x23c>
 80047d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	edc3 7a00 	vstr	s15, [r3]
 80047e0:	e003      	b.n	80047ea <GetRCData+0xda>
			else
				*yaw_dot = 0;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	601a      	str	r2, [r3, #0]
			*pitch=-aileron*SCALE_PITCH;
 80047ea:	f640 4324 	movw	r3, #3108	; 0xc24
 80047ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047f2:	edd3 7a00 	vldr	s15, [r3]
 80047f6:	eeb1 7a67 	vneg.f32	s14, s15
 80047fa:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 80047fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	edc3 7a00 	vstr	s15, [r3]
			*roll=-elevator*SCALE_ROLL;
 8004808:	f640 4320 	movw	r3, #3104	; 0xc20
 800480c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004810:	edd3 7a00 	vldr	s15, [r3]
 8004814:	eeb1 7a67 	vneg.f32	s14, s15
 8004818:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 800481c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	edc3 7a00 	vstr	s15, [r3]
 8004826:	e081      	b.n	800492c <GetRCData+0x21c>
		}
	}
	else
	{
		if (BTTimeOut || RCTimeOut)
 8004828:	f240 0311 	movw	r3, #17
 800482c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d106      	bne.n	8004844 <GetRCData+0x134>
 8004836:	f240 0310 	movw	r3, #16
 800483a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d010      	beq.n	8004866 <GetRCData+0x156>
		{
			*power=0;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f04f 0200 	mov.w	r2, #0
 800484a:	601a      	str	r2, [r3, #0]
			*yaw_dot=0;
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f04f 0200 	mov.w	r2, #0
 8004852:	601a      	str	r2, [r3, #0]
			*pitch=0;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f04f 0200 	mov.w	r2, #0
 800485a:	601a      	str	r2, [r3, #0]
			*roll=0;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	f04f 0200 	mov.w	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	e062      	b.n	800492c <GetRCData+0x21c>
		}
		else
		{


		*power=throttleBT;
 8004866:	f640 4328 	movw	r3, #3112	; 0xc28
 800486a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800486e:	881b      	ldrh	r3, [r3, #0]
 8004870:	ee07 3a10 	vmov	s14, r3
 8004874:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	edc3 7a00 	vstr	s15, [r3]
		*pitch=aileronBT;
 800487e:	f640 4330 	movw	r3, #3120	; 0xc30
 8004882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	601a      	str	r2, [r3, #0]
		*roll=elevatorBT;
 800488c:	f640 4334 	movw	r3, #3124	; 0xc34
 8004890:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	601a      	str	r2, [r3, #0]
		*yaw_dot = rudderBT;
 800489a:	f640 432c 	movw	r3, #3116	; 0xc2c
 800489e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	601a      	str	r2, [r3, #0]


		if(*pitch > 30.0)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	ed93 7a00 	vldr	s14, [r3]
 80048ae:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 80048b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ba:	dd06      	ble.n	80048ca <GetRCData+0x1ba>
		{
			*pitch = 30.0;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f04f 0200 	mov.w	r2, #0
 80048c2:	f2c4 12f0 	movt	r2, #16880	; 0x41f0
 80048c6:	601a      	str	r2, [r3, #0]
 80048c8:	e00f      	b.n	80048ea <GetRCData+0x1da>
		}else if(*pitch < -30.0)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	ed93 7a00 	vldr	s14, [r3]
 80048d0:	eefb 7a0e 	vmov.f32	s15, #190	; 0xbe
 80048d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048dc:	d505      	bpl.n	80048ea <GetRCData+0x1da>
		{
			*pitch  = -30.0;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f04f 0200 	mov.w	r2, #0
 80048e4:	f2cc 12f0 	movt	r2, #49648	; 0xc1f0
 80048e8:	601a      	str	r2, [r3, #0]
		}


		if(*roll > 30.0)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	ed93 7a00 	vldr	s14, [r3]
 80048f0:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 80048f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048fc:	dd06      	ble.n	800490c <GetRCData+0x1fc>
		{
			*roll = 30.0;
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	f2c4 12f0 	movt	r2, #16880	; 0x41f0
 8004908:	601a      	str	r2, [r3, #0]
 800490a:	e00f      	b.n	800492c <GetRCData+0x21c>
		}else if(*roll < -30.0)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	ed93 7a00 	vldr	s14, [r3]
 8004912:	eefb 7a0e 	vmov.f32	s15, #190	; 0xbe
 8004916:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800491a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800491e:	d505      	bpl.n	800492c <GetRCData+0x21c>
		{
			*roll = -30.0;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	f04f 0200 	mov.w	r2, #0
 8004926:	f2cc 12f0 	movt	r2, #49648	; 0xc1f0
 800492a:	601a      	str	r2, [r3, #0]
		}

	  }
	}
}
 800492c:	f107 0710 	add.w	r7, r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	f3af 8000 	nop.w
 8004938:	47ae147b 	.word	0x47ae147b
 800493c:	3f847ae1 	.word	0x3f847ae1
 8004940:	47ae147b 	.word	0x47ae147b
 8004944:	bf847ae1 	.word	0xbf847ae1
 8004948:	42c80000 	.word	0x42c80000
 800494c:	42b40000 	.word	0x42b40000

08004950 <map>:

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
 800495c:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	69b9      	ldr	r1, [r7, #24]
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	1a8a      	subs	r2, r1, r2
 800496a:	fb02 f203 	mul.w	r2, r2, r3
 800496e:	6879      	ldr	r1, [r7, #4]
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	1acb      	subs	r3, r1, r3
 8004974:	fb92 f2f3 	sdiv	r2, r2, r3
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	18d3      	adds	r3, r2, r3
}
 800497c:	4618      	mov	r0, r3
 800497e:	f107 0714 	add.w	r7, r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <maintainBluetoothInputBuffer>:
} u;

status_t maintainBluetoothInputBuffer(
		uint8_t input_buffer[BLUETOOTH_INPUT_BUFFER],
		ControlValue *control_value, DataPacket* packet)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b088      	sub	sp, #32
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]

	static int packet_counter = 0;
	static int packets_to_be_received = 0;

	control_value->header = 0;
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	f04f 0200 	mov.w	r2, #0
 800499a:	701a      	strb	r2, [r3, #0]
	control_value->speed = 0;
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	f04f 0200 	mov.w	r2, #0
 80049a2:	705a      	strb	r2, [r3, #1]
 80049a4:	f04f 0200 	mov.w	r2, #0
 80049a8:	709a      	strb	r2, [r3, #2]
	control_value->z_rotate = 0.0;
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	f04f 0200 	mov.w	r2, #0
 80049b0:	f8c3 2003 	str.w	r2, [r3, #3]
	control_value->x_pitch = 0.0;
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f04f 0200 	mov.w	r2, #0
 80049ba:	f8c3 2007 	str.w	r2, [r3, #7]
	control_value->y_roll = 0.0;
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	f8c3 200b 	str.w	r2, [r3, #11]
	control_value->checksum = 0;
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	73da      	strb	r2, [r3, #15]
 80049d0:	f04f 0200 	mov.w	r2, #0
 80049d4:	741a      	strb	r2, [r3, #16]
 80049d6:	f04f 0200 	mov.w	r2, #0
 80049da:	745a      	strb	r2, [r3, #17]
 80049dc:	f04f 0200 	mov.w	r2, #0
 80049e0:	749a      	strb	r2, [r3, #18]

	uint32_t checksum;

	checksum = input_buffer[0];
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	61fb      	str	r3, [r7, #28]
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f103 0301 	add.w	r3, r3, #1
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	ea4f 2203 	mov.w	r2, r3, lsl #8
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f103 0302 	add.w	r3, r3, #2
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004a02:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8004a06:	69fa      	ldr	r2, [r7, #28]
 8004a08:	4053      	eors	r3, r2
 8004a0a:	61fb      	str	r3, [r7, #28]

	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
 8004a0c:	f04f 0303 	mov.w	r3, #3
 8004a10:	61bb      	str	r3, [r7, #24]
 8004a12:	e025      	b.n	8004a60 <maintainBluetoothInputBuffer+0xd8>
	{

		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	18d3      	adds	r3, r2, r3
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	f103 0301 	add.w	r3, r3, #1
 8004a26:	68f9      	ldr	r1, [r7, #12]
 8004a28:	18cb      	adds	r3, r1, r3
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004a30:	431a      	orrs	r2, r3
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	f103 0302 	add.w	r3, r3, #2
 8004a38:	68f9      	ldr	r1, [r7, #12]
 8004a3a:	18cb      	adds	r3, r1, r3
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004a42:	431a      	orrs	r2, r3
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	f103 0303 	add.w	r3, r3, #3
 8004a4a:	68f9      	ldr	r1, [r7, #12]
 8004a4c:	18cb      	adds	r3, r1, r3
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	4313      	orrs	r3, r2
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);

	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
	{

		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
 8004a52:	69fa      	ldr	r2, [r7, #28]
 8004a54:	4053      	eors	r3, r2
 8004a56:	61fb      	str	r3, [r7, #28]
	uint32_t checksum;

	checksum = input_buffer[0];
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);

	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	f103 0304 	add.w	r3, r3, #4
 8004a5e:	61bb      	str	r3, [r7, #24]
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	2b0d      	cmp	r3, #13
 8004a64:	ddd6      	ble.n	8004a14 <maintainBluetoothInputBuffer+0x8c>
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);

	}

	control_value->checksum = input_buffer[15] << 24 | input_buffer[16] << 16
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f103 030f 	add.w	r3, r3, #15
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f103 0310 	add.w	r3, r3, #16
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004a7e:	431a      	orrs	r2, r3
			| input_buffer[17] << 8 | input_buffer[18];
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f103 0311 	add.w	r3, r3, #17
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f103 0312 	add.w	r3, r3, #18
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	4313      	orrs	r3, r2
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);

	}

	control_value->checksum = input_buffer[15] << 24 | input_buffer[16] << 16
 8004a98:	461a      	mov	r2, r3
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f8c3 200f 	str.w	r2, [r3, #15]
			| input_buffer[17] << 8 | input_buffer[18];

	if (control_value->checksum == checksum)
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	f040 8103 	bne.w	8004cb4 <maintainBluetoothInputBuffer+0x32c>
	{

		if (input_buffer[0])
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d06d      	beq.n	8004b92 <maintainBluetoothInputBuffer+0x20a>
			{ //Got a valid Data-Package

			if (packets_to_be_received == 0)
 8004ab6:	f640 4350 	movw	r3, #3152	; 0xc50
 8004aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d107      	bne.n	8004ad4 <maintainBluetoothInputBuffer+0x14c>
			{

				packets_to_be_received = input_buffer[0];
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	461a      	mov	r2, r3
 8004aca:	f640 4350 	movw	r3, #3152	; 0xc50
 8004ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ad2:	601a      	str	r2, [r3, #0]

			}

			int current_val = packet_counter;
 8004ad4:	f640 4354 	movw	r3, #3156	; 0xc54
 8004ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	617b      	str	r3, [r7, #20]

			for (; packet_counter < (current_val + DATA_SIZE);
 8004ae0:	e01e      	b.n	8004b20 <maintainBluetoothInputBuffer+0x198>
					packet_counter++)
			{

				packet->cmd[packet_counter] = input_buffer[packet_counter
 8004ae2:	f640 4354 	movw	r3, #3156	; 0xc54
 8004ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004aea:	681a      	ldr	r2, [r3, #0]
						- current_val + PACKET_HEADER];
 8004aec:	f640 4354 	movw	r3, #3156	; 0xc54
 8004af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004af4:	6819      	ldr	r1, [r3, #0]
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	1acb      	subs	r3, r1, r3

			for (; packet_counter < (current_val + DATA_SIZE);
					packet_counter++)
			{

				packet->cmd[packet_counter] = input_buffer[packet_counter
 8004afa:	f103 0301 	add.w	r3, r3, #1
 8004afe:	68f9      	ldr	r1, [r7, #12]
 8004b00:	18cb      	adds	r3, r1, r3
 8004b02:	7819      	ldrb	r1, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	5499      	strb	r1, [r3, r2]
			}

			int current_val = packet_counter;

			for (; packet_counter < (current_val + DATA_SIZE);
					packet_counter++)
 8004b08:	f640 4354 	movw	r3, #3156	; 0xc54
 8004b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f103 0201 	add.w	r2, r3, #1
 8004b16:	f640 4354 	movw	r3, #3156	; 0xc54
 8004b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b1e:	601a      	str	r2, [r3, #0]

			}

			int current_val = packet_counter;

			for (; packet_counter < (current_val + DATA_SIZE);
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f103 020e 	add.w	r2, r3, #14
 8004b26:	f640 4354 	movw	r3, #3156	; 0xc54
 8004b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	dcd6      	bgt.n	8004ae2 <maintainBluetoothInputBuffer+0x15a>
				packet->cmd[packet_counter] = input_buffer[packet_counter
						- current_val + PACKET_HEADER];

			}

			if ((input_buffer[0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	2b0e      	cmp	r3, #14
 8004b3a:	d820      	bhi.n	8004b7e <maintainBluetoothInputBuffer+0x1f6>
					<= (PACKET_SIZE - PACKET_HEADER - PACKET_CHECKSUM)))
			{ //all cmd-bytes are within this data-package

				packet->character_count = packets_to_be_received;
 8004b3c:	f640 4350 	movw	r3, #3152	; 0xc50
 8004b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	b2da      	uxtb	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				packet_counter = 0;
 8004b4e:	f640 4354 	movw	r3, #3156	; 0xc54
 8004b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b56:	f04f 0200 	mov.w	r2, #0
 8004b5a:	601a      	str	r2, [r3, #0]
				packets_to_be_received = 0;
 8004b5c:	f640 4350 	movw	r3, #3152	; 0xc50
 8004b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]

				//Cleanup Buffer//
				memset(input_buffer, 0x00, sizeof(input_buffer));
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f04f 0100 	mov.w	r1, #0
 8004b70:	f04f 0204 	mov.w	r2, #4
 8004b74:	f015 fe9e 	bl	801a8b4 <memset>
				return RECEIVED_DATA_PACKET; //Got a complete and valid Data-Package
 8004b78:	f04f 0301 	mov.w	r3, #1
 8004b7c:	e0aa      	b.n	8004cd4 <maintainBluetoothInputBuffer+0x34c>

			} else {

				//Cleanup Buffer//
				memset(input_buffer, 0x00, sizeof(input_buffer));
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f04f 0100 	mov.w	r1, #0
 8004b84:	f04f 0204 	mov.w	r2, #4
 8004b88:	f015 fe94 	bl	801a8b4 <memset>
				return RECEIVED_DATA_PACKET_N_C; //must do another read operation
 8004b8c:	f04f 0302 	mov.w	r3, #2
 8004b90:	e0a0      	b.n	8004cd4 <maintainBluetoothInputBuffer+0x34c>
			}

		} else
		{

			control_value->header = input_buffer[0];
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	781a      	ldrb	r2, [r3, #0]
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	701a      	strb	r2, [r3, #0]
			control_value->speed = (input_buffer[1] << 8 | input_buffer[2]);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f103 0301 	add.w	r3, r3, #1
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004ba6:	b29a      	uxth	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f103 0302 	add.w	r3, r3, #2
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	b29a      	uxth	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	f8a3 2001 	strh.w	r2, [r3, #1]
			u.i = ((input_buffer[3] << 24 | input_buffer[4] << 16
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f103 0303 	add.w	r3, r3, #3
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f103 0304 	add.w	r3, r3, #4
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004bd4:	431a      	orrs	r2, r3
					| input_buffer[5] << 8 | input_buffer[6]));
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f103 0305 	add.w	r3, r3, #5
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004be2:	431a      	orrs	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f103 0306 	add.w	r3, r3, #6
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	431a      	orrs	r2, r3
		} else
		{

			control_value->header = input_buffer[0];
			control_value->speed = (input_buffer[1] << 8 | input_buffer[2]);
			u.i = ((input_buffer[3] << 24 | input_buffer[4] << 16
 8004bee:	f640 73c4 	movw	r3, #4036	; 0xfc4
 8004bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bf6:	601a      	str	r2, [r3, #0]
					| input_buffer[5] << 8 | input_buffer[6]));
			control_value->z_rotate = u.f;
 8004bf8:	f640 73c4 	movw	r3, #4036	; 0xfc4
 8004bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	f8c3 2003 	str.w	r2, [r3, #3]
			u.i = (input_buffer[7] << 24 | input_buffer[8] << 16
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f103 0307 	add.w	r3, r3, #7
 8004c0e:	781b      	ldrb	r3, [r3, #0]
 8004c10:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f103 0308 	add.w	r3, r3, #8
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004c20:	431a      	orrs	r2, r3
					| input_buffer[9] << 8 | input_buffer[10]);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f103 0309 	add.w	r3, r3, #9
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f103 030a 	add.w	r3, r3, #10
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	431a      	orrs	r2, r3
			control_value->header = input_buffer[0];
			control_value->speed = (input_buffer[1] << 8 | input_buffer[2]);
			u.i = ((input_buffer[3] << 24 | input_buffer[4] << 16
					| input_buffer[5] << 8 | input_buffer[6]));
			control_value->z_rotate = u.f;
			u.i = (input_buffer[7] << 24 | input_buffer[8] << 16
 8004c3a:	f640 73c4 	movw	r3, #4036	; 0xfc4
 8004c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c42:	601a      	str	r2, [r3, #0]
					| input_buffer[9] << 8 | input_buffer[10]);
			control_value->x_pitch = u.f;
 8004c44:	f640 73c4 	movw	r3, #4036	; 0xfc4
 8004c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	f8c3 2007 	str.w	r2, [r3, #7]
			u.i = (input_buffer[11] << 24 | input_buffer[12] << 16
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f103 030b 	add.w	r3, r3, #11
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f103 030c 	add.w	r3, r3, #12
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004c6c:	431a      	orrs	r2, r3
					| input_buffer[13] << 8 | input_buffer[14]);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f103 030d 	add.w	r3, r3, #13
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f103 030e 	add.w	r3, r3, #14
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	431a      	orrs	r2, r3
					| input_buffer[5] << 8 | input_buffer[6]));
			control_value->z_rotate = u.f;
			u.i = (input_buffer[7] << 24 | input_buffer[8] << 16
					| input_buffer[9] << 8 | input_buffer[10]);
			control_value->x_pitch = u.f;
			u.i = (input_buffer[11] << 24 | input_buffer[12] << 16
 8004c86:	f640 73c4 	movw	r3, #4036	; 0xfc4
 8004c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c8e:	601a      	str	r2, [r3, #0]
					| input_buffer[13] << 8 | input_buffer[14]);
			control_value->y_roll = u.f;
 8004c90:	f640 73c4 	movw	r3, #4036	; 0xfc4
 8004c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	f8c3 200b 	str.w	r2, [r3, #11]

			//Cleanup Buffer//
			memset(input_buffer, 0x00, sizeof(input_buffer));
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f04f 0100 	mov.w	r1, #0
 8004ca6:	f04f 0204 	mov.w	r2, #4
 8004caa:	f015 fe03 	bl	801a8b4 <memset>
			return RECEIVED_CONTROL_PACKET; //Got a valid Control-Package
 8004cae:	f04f 0300 	mov.w	r3, #0
 8004cb2:	e00f      	b.n	8004cd4 <maintainBluetoothInputBuffer+0x34c>

		}

	} else {

			packet_counter = 0; //if it happens between data-packages...
 8004cb4:	f640 4354 	movw	r3, #3156	; 0xc54
 8004cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cbc:	f04f 0200 	mov.w	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]
			//Cleanup Buffer//
			memset(input_buffer, 0x00, sizeof(input_buffer));
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f04f 0100 	mov.w	r1, #0
 8004cc8:	f04f 0204 	mov.w	r2, #4
 8004ccc:	f015 fdf2 	bl	801a8b4 <memset>
			return CHECKSUM_ERROR; //Wrong checksum
 8004cd0:	f04f 33ff 	mov.w	r3, #4294967295
	}

	memset(input_buffer, 0x00, sizeof(input_buffer));
	return UNDEFINED_ERROR; //Error by default

}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f107 0720 	add.w	r7, r7, #32
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop

08004ce0 <AngleController>:
#include "AttitudeController.h"

float FLY = 0.0;

void AngleController(float *r, float *y, int n, const float *a, const float *b, float *x, float *u)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
 8004cec:	603b      	str	r3, [r7, #0]
	//PID-Controller

	//control error
	float e = (*r - *y)*M_PI/180.0;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	ed93 7a00 	vldr	s14, [r3]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	edd3 7a00 	vldr	s15, [r3]
 8004cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cfe:	ee17 0a90 	vmov	r0, s15
 8004d02:	f014 fec1 	bl	8019a88 <__aeabi_f2d>
 8004d06:	4602      	mov	r2, r0
 8004d08:	460b      	mov	r3, r1
 8004d0a:	4610      	mov	r0, r2
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	a346      	add	r3, pc, #280	; (adr r3, 8004e28 <AngleController+0x148>)
 8004d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d14:	f014 ff0c 	bl	8019b30 <__aeabi_dmul>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	4610      	mov	r0, r2
 8004d1e:	4619      	mov	r1, r3
 8004d20:	f04f 0200 	mov.w	r2, #0
 8004d24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d28:	f2c4 0366 	movt	r3, #16486	; 0x4066
 8004d2c:	f015 f82a 	bl	8019d84 <__aeabi_ddiv>
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4610      	mov	r0, r2
 8004d36:	4619      	mov	r1, r3
 8004d38:	f015 f9bc 	bl	801a0b4 <__aeabi_d2f>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	613b      	str	r3, [r7, #16]

	//calculate plant input
	*u = x[n-1]+b[n]*e;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d46:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004d4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d4c:	18d3      	adds	r3, r2, r3
 8004d4e:	ed93 7a00 	vldr	s14, [r3]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004d58:	6a3a      	ldr	r2, [r7, #32]
 8004d5a:	18d3      	adds	r3, r2, r3
 8004d5c:	edd3 6a00 	vldr	s13, [r3]
 8004d60:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6e:	edc3 7a00 	vstr	s15, [r3]

	//calculate new coefficients
	for (int i=n-1; i>0; i--)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	e02e      	b.n	8004dda <AngleController+0xfa>
		x[i]=b[i]*e-a[i]*(*u)+x[i-1];
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d84:	18d3      	adds	r3, r2, r3
 8004d86:	697a      	ldr	r2, [r7, #20]
 8004d88:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004d8c:	6a39      	ldr	r1, [r7, #32]
 8004d8e:	188a      	adds	r2, r1, r2
 8004d90:	ed92 7a00 	vldr	s14, [r2]
 8004d94:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004da2:	6839      	ldr	r1, [r7, #0]
 8004da4:	188a      	adds	r2, r1, r2
 8004da6:	edd2 6a00 	vldr	s13, [r2]
 8004daa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dac:	edd2 7a00 	vldr	s15, [r2]
 8004db0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004db4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	f102 32ff 	add.w	r2, r2, #4294967295
 8004dbe:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004dc2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004dc4:	188a      	adds	r2, r1, r2
 8004dc6:	edd2 7a00 	vldr	s15, [r2]
 8004dca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dce:	edc3 7a00 	vstr	s15, [r3]

	//calculate plant input
	*u = x[n-1]+b[n]*e;

	//calculate new coefficients
	for (int i=n-1; i>0; i--)
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f103 33ff 	add.w	r3, r3, #4294967295
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	dccd      	bgt.n	8004d7c <AngleController+0x9c>
		x[i]=b[i]*e-a[i]*(*u)+x[i-1];

	x[0]=b[0]*e-a[0]*(*u);
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	ed93 7a00 	vldr	s14, [r3]
 8004de6:	edd7 7a04 	vldr	s15, [r7, #16]
 8004dea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	edd3 6a00 	vldr	s13, [r3]
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	edd3 7a00 	vldr	s15, [r3]
 8004dfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004dfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	edc3 7a00 	vstr	s15, [r3]

	*u/=4.0;
 8004e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0a:	ed93 7a00 	vldr	s14, [r3]
 8004e0e:	eef1 7a00 	vmov.f32	s15, #16
 8004e12:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8004e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e18:	edc3 7a00 	vstr	s15, [r3]
}
 8004e1c:	f107 0718 	add.w	r7, r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	f3af 8000 	nop.w
 8004e28:	54442d18 	.word	0x54442d18
 8004e2c:	400921fb 	.word	0x400921fb

08004e30 <AngleRateController>:

void AngleRateController(float *r, float *y, const float *P, float *u)
{
 8004e30:	b5b0      	push	{r4, r5, r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
 8004e3c:	603b      	str	r3, [r7, #0]
	//P-Controller
	*u=(*r - *y)*M_PI/(180.0*4) * *P;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	ed93 7a00 	vldr	s14, [r3]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	edd3 7a00 	vldr	s15, [r3]
 8004e4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e4e:	ee17 0a90 	vmov	r0, s15
 8004e52:	f014 fe19 	bl	8019a88 <__aeabi_f2d>
 8004e56:	4602      	mov	r2, r0
 8004e58:	460b      	mov	r3, r1
 8004e5a:	4610      	mov	r0, r2
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	a316      	add	r3, pc, #88	; (adr r3, 8004eb8 <AngleRateController+0x88>)
 8004e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e64:	f014 fe64 	bl	8019b30 <__aeabi_dmul>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4610      	mov	r0, r2
 8004e6e:	4619      	mov	r1, r3
 8004e70:	f04f 0200 	mov.w	r2, #0
 8004e74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e78:	f2c4 0386 	movt	r3, #16518	; 0x4086
 8004e7c:	f014 ff82 	bl	8019d84 <__aeabi_ddiv>
 8004e80:	4602      	mov	r2, r0
 8004e82:	460b      	mov	r3, r1
 8004e84:	4614      	mov	r4, r2
 8004e86:	461d      	mov	r5, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f014 fdfb 	bl	8019a88 <__aeabi_f2d>
 8004e92:	4602      	mov	r2, r0
 8004e94:	460b      	mov	r3, r1
 8004e96:	4620      	mov	r0, r4
 8004e98:	4629      	mov	r1, r5
 8004e9a:	f014 fe49 	bl	8019b30 <__aeabi_dmul>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	4610      	mov	r0, r2
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	f015 f905 	bl	801a0b4 <__aeabi_d2f>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	601a      	str	r2, [r3, #0]

}
 8004eb0:	f107 0710 	add.w	r7, r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bdb0      	pop	{r4, r5, r7, pc}
 8004eb8:	54442d18 	.word	0x54442d18
 8004ebc:	400921fb 	.word	0x400921fb

08004ec0 <CalculateActuatorSpeed_Percent>:

void CalculateActuatorSpeed_Percent(float *u_phi, float *u_deta, float *u_psi_dot, float *u_hover, float *PWM_width, float *anglePitch, float *angleRoll)
{
 8004ec0:	b5b0      	push	{r4, r5, r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
 8004ecc:	603b      	str	r3, [r7, #0]
	float saturation=100;
 8004ece:	f04f 0300 	mov.w	r3, #0
 8004ed2:	f2c4 23c8 	movt	r3, #17096	; 0x42c8
 8004ed6:	617b      	str	r3, [r7, #20]

	//*u_psi_dot = 0;
	//*u_phi = 0;
	//*u_deta = 0;

	if (*u_hover > 5.0)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	ed93 7a00 	vldr	s14, [r3]
 8004ede:	eef1 7a04 	vmov.f32	s15, #20
 8004ee2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eea:	dd5c      	ble.n	8004fa6 <CalculateActuatorSpeed_Percent+0xe6>
	{
		PWM_width[0]=*u_phi+*u_deta-*u_psi_dot+*u_hover;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	ed93 7a00 	vldr	s14, [r3]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	edd3 7a00 	vldr	s15, [r3]
 8004ef8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	edd3 7a00 	vldr	s15, [r3]
 8004f02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	edd3 7a00 	vldr	s15, [r3]
 8004f0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f12:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[1]=*u_phi-*u_deta+*u_psi_dot+*u_hover;
 8004f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f18:	f103 0304 	add.w	r3, r3, #4
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	ed92 7a00 	vldr	s14, [r2]
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	edd2 7a00 	vldr	s15, [r2]
 8004f28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	edd2 7a00 	vldr	s15, [r2]
 8004f32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	edd2 7a00 	vldr	s15, [r2]
 8004f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f40:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[2]=-*u_phi+*u_deta+*u_psi_dot+*u_hover;
 8004f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f46:	f103 0308 	add.w	r3, r3, #8
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	ed92 7a00 	vldr	s14, [r2]
 8004f50:	68fa      	ldr	r2, [r7, #12]
 8004f52:	edd2 7a00 	vldr	s15, [r2]
 8004f56:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	edd2 7a00 	vldr	s15, [r2]
 8004f60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004f64:	683a      	ldr	r2, [r7, #0]
 8004f66:	edd2 7a00 	vldr	s15, [r2]
 8004f6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f6e:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[3]=-*u_phi-*u_deta-*u_psi_dot+*u_hover;
 8004f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f74:	f103 030c 	add.w	r3, r3, #12
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	edd2 7a00 	vldr	s15, [r2]
 8004f7e:	eeb1 7a67 	vneg.f32	s14, s15
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	edd2 7a00 	vldr	s15, [r2]
 8004f88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	edd2 7a00 	vldr	s15, [r2]
 8004f92:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	edd2 7a00 	vldr	s15, [r2]
 8004f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fa0:	edc3 7a00 	vstr	s15, [r3]
 8004fa4:	e015      	b.n	8004fd2 <CalculateActuatorSpeed_Percent+0x112>
	}

	else
	{
		PWM_width[0]=*u_hover;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fac:	601a      	str	r2, [r3, #0]
		PWM_width[1]=*u_hover;
 8004fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb0:	f103 0304 	add.w	r3, r3, #4
 8004fb4:	683a      	ldr	r2, [r7, #0]
 8004fb6:	6812      	ldr	r2, [r2, #0]
 8004fb8:	601a      	str	r2, [r3, #0]
		PWM_width[2]=*u_hover;
 8004fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fbc:	f103 0308 	add.w	r3, r3, #8
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	6812      	ldr	r2, [r2, #0]
 8004fc4:	601a      	str	r2, [r3, #0]
		PWM_width[3]=*u_hover;
 8004fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc8:	f103 030c 	add.w	r3, r3, #12
 8004fcc:	683a      	ldr	r2, [r7, #0]
 8004fce:	6812      	ldr	r2, [r2, #0]
 8004fd0:	601a      	str	r2, [r3, #0]
	}


	// Calculate vertical PWM rate of each rotor
	// Calculate the hover force of all rotors
	FLY=(PWM_width[0]+PWM_width[1]+PWM_width[2]+PWM_width[3])*cos(*anglePitch)*cos(*angleRoll);
 8004fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd4:	ed93 7a00 	vldr	s14, [r3]
 8004fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fda:	f103 0304 	add.w	r3, r3, #4
 8004fde:	edd3 7a00 	vldr	s15, [r3]
 8004fe2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe8:	f103 0308 	add.w	r3, r3, #8
 8004fec:	edd3 7a00 	vldr	s15, [r3]
 8004ff0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff6:	f103 030c 	add.w	r3, r3, #12
 8004ffa:	edd3 7a00 	vldr	s15, [r3]
 8004ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005002:	ee17 0a90 	vmov	r0, s15
 8005006:	f014 fd3f 	bl	8019a88 <__aeabi_f2d>
 800500a:	4604      	mov	r4, r0
 800500c:	460d      	mov	r5, r1
 800500e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4618      	mov	r0, r3
 8005014:	f014 fd38 	bl	8019a88 <__aeabi_f2d>
 8005018:	4602      	mov	r2, r0
 800501a:	460b      	mov	r3, r1
 800501c:	4610      	mov	r0, r2
 800501e:	4619      	mov	r1, r3
 8005020:	f011 f8cc 	bl	80161bc <cos>
 8005024:	4602      	mov	r2, r0
 8005026:	460b      	mov	r3, r1
 8005028:	4620      	mov	r0, r4
 800502a:	4629      	mov	r1, r5
 800502c:	f014 fd80 	bl	8019b30 <__aeabi_dmul>
 8005030:	4602      	mov	r2, r0
 8005032:	460b      	mov	r3, r1
 8005034:	4614      	mov	r4, r2
 8005036:	461d      	mov	r5, r3
 8005038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4618      	mov	r0, r3
 800503e:	f014 fd23 	bl	8019a88 <__aeabi_f2d>
 8005042:	4602      	mov	r2, r0
 8005044:	460b      	mov	r3, r1
 8005046:	4610      	mov	r0, r2
 8005048:	4619      	mov	r1, r3
 800504a:	f011 f8b7 	bl	80161bc <cos>
 800504e:	4602      	mov	r2, r0
 8005050:	460b      	mov	r3, r1
 8005052:	4620      	mov	r0, r4
 8005054:	4629      	mov	r1, r5
 8005056:	f014 fd6b 	bl	8019b30 <__aeabi_dmul>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	4610      	mov	r0, r2
 8005060:	4619      	mov	r1, r3
 8005062:	f015 f827 	bl	801a0b4 <__aeabi_d2f>
 8005066:	4602      	mov	r2, r0
 8005068:	f640 4358 	movw	r3, #3160	; 0xc58
 800506c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005070:	601a      	str	r2, [r3, #0]

	if (PWM_width[0]>saturation)
 8005072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005074:	ed93 7a00 	vldr	s14, [r3]
 8005078:	edd7 7a05 	vldr	s15, [r7, #20]
 800507c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005084:	dd02      	ble.n	800508c <CalculateActuatorSpeed_Percent+0x1cc>
		PWM_width[0]=saturation;
 8005086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	601a      	str	r2, [r3, #0]

	if (PWM_width[1]>saturation)
 800508c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800508e:	f103 0304 	add.w	r3, r3, #4
 8005092:	ed93 7a00 	vldr	s14, [r3]
 8005096:	edd7 7a05 	vldr	s15, [r7, #20]
 800509a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800509e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a2:	dd04      	ble.n	80050ae <CalculateActuatorSpeed_Percent+0x1ee>
		PWM_width[1]=saturation;
 80050a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a6:	f103 0304 	add.w	r3, r3, #4
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	601a      	str	r2, [r3, #0]

	if (PWM_width[2]>saturation)
 80050ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b0:	f103 0308 	add.w	r3, r3, #8
 80050b4:	ed93 7a00 	vldr	s14, [r3]
 80050b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80050bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050c4:	dd04      	ble.n	80050d0 <CalculateActuatorSpeed_Percent+0x210>
		PWM_width[2]=saturation;
 80050c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c8:	f103 0308 	add.w	r3, r3, #8
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	601a      	str	r2, [r3, #0]

	if (PWM_width[3]>saturation)
 80050d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d2:	f103 030c 	add.w	r3, r3, #12
 80050d6:	ed93 7a00 	vldr	s14, [r3]
 80050da:	edd7 7a05 	vldr	s15, [r7, #20]
 80050de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050e6:	dd04      	ble.n	80050f2 <CalculateActuatorSpeed_Percent+0x232>
		PWM_width[3]=saturation;
 80050e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ea:	f103 030c 	add.w	r3, r3, #12
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	601a      	str	r2, [r3, #0]

	if (FLY < 4*MIN_SPEED)
 80050f2:	f640 4358 	movw	r3, #3160	; 0xc58
 80050f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050fa:	ed93 7a00 	vldr	s14, [r3]
 80050fe:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8005228 <CalculateActuatorSpeed_Percent+0x368>
 8005102:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800510a:	d53c      	bpl.n	8005186 <CalculateActuatorSpeed_Percent+0x2c6>
	{
		if (PWM_width[0]<0)
 800510c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510e:	edd3 7a00 	vldr	s15, [r3]
 8005112:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800511a:	d503      	bpl.n	8005124 <CalculateActuatorSpeed_Percent+0x264>
			PWM_width[0]=0;
 800511c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800511e:	f04f 0200 	mov.w	r2, #0
 8005122:	601a      	str	r2, [r3, #0]

		if (PWM_width[1]<0)
 8005124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005126:	f103 0304 	add.w	r3, r3, #4
 800512a:	edd3 7a00 	vldr	s15, [r3]
 800512e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005136:	d505      	bpl.n	8005144 <CalculateActuatorSpeed_Percent+0x284>
			PWM_width[1]=0;
 8005138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800513a:	f103 0304 	add.w	r3, r3, #4
 800513e:	f04f 0200 	mov.w	r2, #0
 8005142:	601a      	str	r2, [r3, #0]

		if (PWM_width[2]<0)
 8005144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005146:	f103 0308 	add.w	r3, r3, #8
 800514a:	edd3 7a00 	vldr	s15, [r3]
 800514e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005156:	d505      	bpl.n	8005164 <CalculateActuatorSpeed_Percent+0x2a4>
			PWM_width[2]=0;
 8005158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800515a:	f103 0308 	add.w	r3, r3, #8
 800515e:	f04f 0200 	mov.w	r2, #0
 8005162:	601a      	str	r2, [r3, #0]

		if (PWM_width[3]<0)
 8005164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005166:	f103 030c 	add.w	r3, r3, #12
 800516a:	edd3 7a00 	vldr	s15, [r3]
 800516e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005176:	d552      	bpl.n	800521e <CalculateActuatorSpeed_Percent+0x35e>
			PWM_width[3]=0;
 8005178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800517a:	f103 030c 	add.w	r3, r3, #12
 800517e:	f04f 0200 	mov.w	r2, #0
 8005182:	601a      	str	r2, [r3, #0]
 8005184:	e04b      	b.n	800521e <CalculateActuatorSpeed_Percent+0x35e>
	}
	else
	{
		// preventing that motors turn off during a flight in case of tilting
		if (PWM_width[0]<MIN_SPEED)
 8005186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005188:	ed93 7a00 	vldr	s14, [r3]
 800518c:	eef2 7a0e 	vmov.f32	s15, #46	; 0x2e
 8005190:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005198:	d505      	bpl.n	80051a6 <CalculateActuatorSpeed_Percent+0x2e6>
			PWM_width[0]=MIN_SPEED;
 800519a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519c:	f04f 0200 	mov.w	r2, #0
 80051a0:	f2c4 1270 	movt	r2, #16752	; 0x4170
 80051a4:	601a      	str	r2, [r3, #0]

		if (PWM_width[1]<MIN_SPEED)
 80051a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a8:	f103 0304 	add.w	r3, r3, #4
 80051ac:	ed93 7a00 	vldr	s14, [r3]
 80051b0:	eef2 7a0e 	vmov.f32	s15, #46	; 0x2e
 80051b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051bc:	d507      	bpl.n	80051ce <CalculateActuatorSpeed_Percent+0x30e>
			PWM_width[1]=MIN_SPEED;
 80051be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c0:	f103 0304 	add.w	r3, r3, #4
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	f2c4 1270 	movt	r2, #16752	; 0x4170
 80051cc:	601a      	str	r2, [r3, #0]

		if (PWM_width[2]<MIN_SPEED)
 80051ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d0:	f103 0308 	add.w	r3, r3, #8
 80051d4:	ed93 7a00 	vldr	s14, [r3]
 80051d8:	eef2 7a0e 	vmov.f32	s15, #46	; 0x2e
 80051dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051e4:	d507      	bpl.n	80051f6 <CalculateActuatorSpeed_Percent+0x336>
			PWM_width[2]=MIN_SPEED;
 80051e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e8:	f103 0308 	add.w	r3, r3, #8
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f2c4 1270 	movt	r2, #16752	; 0x4170
 80051f4:	601a      	str	r2, [r3, #0]

		if (PWM_width[3]<MIN_SPEED)
 80051f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f8:	f103 030c 	add.w	r3, r3, #12
 80051fc:	ed93 7a00 	vldr	s14, [r3]
 8005200:	eef2 7a0e 	vmov.f32	s15, #46	; 0x2e
 8005204:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800520c:	d507      	bpl.n	800521e <CalculateActuatorSpeed_Percent+0x35e>
			PWM_width[3]=MIN_SPEED;
 800520e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005210:	f103 030c 	add.w	r3, r3, #12
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	f2c4 1270 	movt	r2, #16752	; 0x4170
 800521c:	601a      	str	r2, [r3, #0]
	}

}
 800521e:	f107 0718 	add.w	r7, r7, #24
 8005222:	46bd      	mov	sp, r7
 8005224:	bdb0      	pop	{r4, r5, r7, pc}
 8005226:	bf00      	nop
 8005228:	42700000 	.word	0x42700000

0800522c <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800522c:	e7fe      	b.n	800522c <NMI_Handler>

0800522e <NMI_Handler_Veneer>:
 800522e:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 80058a0 <GPDMA1_0_IRQHandler_Veneer+0x12>
 8005232:	b500      	push	{lr}
 8005234:	b081      	sub	sp, #4
 8005236:	4780      	blx	r0
 8005238:	b001      	add	sp, #4
 800523a:	bd00      	pop	{pc}

0800523c <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 800523c:	e7fe      	b.n	800523c <HardFault_Handler>

0800523e <HardFault_Handler_Veneer>:
 800523e:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 80058a4 <GPDMA1_0_IRQHandler_Veneer+0x16>
 8005242:	b500      	push	{lr}
 8005244:	b081      	sub	sp, #4
 8005246:	4780      	blx	r0
 8005248:	b001      	add	sp, #4
 800524a:	bd00      	pop	{pc}

0800524c <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 800524c:	e7fe      	b.n	800524c <MemManage_Handler>

0800524e <MemManage_Handler_Veneer>:
 800524e:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 80058a8 <GPDMA1_0_IRQHandler_Veneer+0x1a>
 8005252:	b500      	push	{lr}
 8005254:	b081      	sub	sp, #4
 8005256:	4780      	blx	r0
 8005258:	b001      	add	sp, #4
 800525a:	bd00      	pop	{pc}

0800525c <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 800525c:	e7fe      	b.n	800525c <BusFault_Handler>

0800525e <BusFault_Handler_Veneer>:
 800525e:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 80058ac <GPDMA1_0_IRQHandler_Veneer+0x1e>
 8005262:	b500      	push	{lr}
 8005264:	b081      	sub	sp, #4
 8005266:	4780      	blx	r0
 8005268:	b001      	add	sp, #4
 800526a:	bd00      	pop	{pc}

0800526c <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 800526c:	e7fe      	b.n	800526c <UsageFault_Handler>

0800526e <UsageFault_Handler_Veneer>:
 800526e:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 80058b0 <GPDMA1_0_IRQHandler_Veneer+0x22>
 8005272:	b500      	push	{lr}
 8005274:	b081      	sub	sp, #4
 8005276:	4780      	blx	r0
 8005278:	b001      	add	sp, #4
 800527a:	bd00      	pop	{pc}

0800527c <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 800527c:	e7fe      	b.n	800527c <SVC_Handler>

0800527e <SVC_Handler_Veneer>:
 800527e:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 80058b4 <GPDMA1_0_IRQHandler_Veneer+0x26>
 8005282:	b500      	push	{lr}
 8005284:	b081      	sub	sp, #4
 8005286:	4780      	blx	r0
 8005288:	b001      	add	sp, #4
 800528a:	bd00      	pop	{pc}

0800528c <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 800528c:	e7fe      	b.n	800528c <DebugMon_Handler>

0800528e <DebugMon_Handler_Veneer>:
 800528e:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 80058b8 <GPDMA1_0_IRQHandler_Veneer+0x2a>
 8005292:	b500      	push	{lr}
 8005294:	b081      	sub	sp, #4
 8005296:	4780      	blx	r0
 8005298:	b001      	add	sp, #4
 800529a:	bd00      	pop	{pc}

0800529c <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 800529c:	e7fe      	b.n	800529c <PendSV_Handler>

0800529e <PendSV_Handler_Veneer>:
 800529e:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 80058bc <GPDMA1_0_IRQHandler_Veneer+0x2e>
 80052a2:	b500      	push	{lr}
 80052a4:	b081      	sub	sp, #4
 80052a6:	4780      	blx	r0
 80052a8:	b001      	add	sp, #4
 80052aa:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80052ac:	e7fe      	b.n	80052ac <PendSV_Handler_Veneer+0xe>

080052ae <SysTick_Handler_Veneer>:
 80052ae:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 80058c0 <GPDMA1_0_IRQHandler_Veneer+0x32>
 80052b2:	b500      	push	{lr}
 80052b4:	b081      	sub	sp, #4
 80052b6:	4780      	blx	r0
 80052b8:	b001      	add	sp, #4
 80052ba:	bd00      	pop	{pc}

080052bc <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 80052bc:	e7fe      	b.n	80052bc <SCU_0_IRQHandler>

080052be <SCU_0_IRQHandler_Veneer>:
 80052be:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 80058c4 <GPDMA1_0_IRQHandler_Veneer+0x36>
 80052c2:	b500      	push	{lr}
 80052c4:	b081      	sub	sp, #4
 80052c6:	4780      	blx	r0
 80052c8:	b001      	add	sp, #4
 80052ca:	bd00      	pop	{pc}

080052cc <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 80052cc:	e7fe      	b.n	80052cc <ERU0_0_IRQHandler>

080052ce <ERU0_0_IRQHandler_Veneer>:
 80052ce:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 80058c8 <GPDMA1_0_IRQHandler_Veneer+0x3a>
 80052d2:	b500      	push	{lr}
 80052d4:	b081      	sub	sp, #4
 80052d6:	4780      	blx	r0
 80052d8:	b001      	add	sp, #4
 80052da:	bd00      	pop	{pc}

080052dc <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 80052dc:	e7fe      	b.n	80052dc <ERU0_1_IRQHandler>

080052de <ERU0_1_IRQHandler_Veneer>:
 80052de:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 80058cc <GPDMA1_0_IRQHandler_Veneer+0x3e>
 80052e2:	b500      	push	{lr}
 80052e4:	b081      	sub	sp, #4
 80052e6:	4780      	blx	r0
 80052e8:	b001      	add	sp, #4
 80052ea:	bd00      	pop	{pc}

080052ec <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 80052ec:	e7fe      	b.n	80052ec <ERU0_2_IRQHandler>

080052ee <ERU0_2_IRQHandler_Veneer>:
 80052ee:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 80058d0 <GPDMA1_0_IRQHandler_Veneer+0x42>
 80052f2:	b500      	push	{lr}
 80052f4:	b081      	sub	sp, #4
 80052f6:	4780      	blx	r0
 80052f8:	b001      	add	sp, #4
 80052fa:	bd00      	pop	{pc}

080052fc <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 80052fc:	e7fe      	b.n	80052fc <ERU0_3_IRQHandler>

080052fe <ERU0_3_IRQHandler_Veneer>:
 80052fe:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 80058d4 <GPDMA1_0_IRQHandler_Veneer+0x46>
 8005302:	b500      	push	{lr}
 8005304:	b081      	sub	sp, #4
 8005306:	4780      	blx	r0
 8005308:	b001      	add	sp, #4
 800530a:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 800530c:	e7fe      	b.n	800530c <ERU0_3_IRQHandler_Veneer+0xe>

0800530e <ERU1_0_IRQHandler_Veneer>:
 800530e:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 80058d8 <GPDMA1_0_IRQHandler_Veneer+0x4a>
 8005312:	b500      	push	{lr}
 8005314:	b081      	sub	sp, #4
 8005316:	4780      	blx	r0
 8005318:	b001      	add	sp, #4
 800531a:	bd00      	pop	{pc}

0800531c <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 800531c:	e7fe      	b.n	800531c <ERU1_1_IRQHandler>

0800531e <ERU1_1_IRQHandler_Veneer>:
 800531e:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 80058dc <GPDMA1_0_IRQHandler_Veneer+0x4e>
 8005322:	b500      	push	{lr}
 8005324:	b081      	sub	sp, #4
 8005326:	4780      	blx	r0
 8005328:	b001      	add	sp, #4
 800532a:	bd00      	pop	{pc}

0800532c <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800532c:	e7fe      	b.n	800532c <ERU1_2_IRQHandler>

0800532e <ERU1_2_IRQHandler_Veneer>:
 800532e:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 80058e0 <GPDMA1_0_IRQHandler_Veneer+0x52>
 8005332:	b500      	push	{lr}
 8005334:	b081      	sub	sp, #4
 8005336:	4780      	blx	r0
 8005338:	b001      	add	sp, #4
 800533a:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 800533c:	e7fe      	b.n	800533c <ERU1_2_IRQHandler_Veneer+0xe>

0800533e <ERU1_3_IRQHandler_Veneer>:
 800533e:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 80058e4 <GPDMA1_0_IRQHandler_Veneer+0x56>
 8005342:	b500      	push	{lr}
 8005344:	b081      	sub	sp, #4
 8005346:	4780      	blx	r0
 8005348:	b001      	add	sp, #4
 800534a:	bd00      	pop	{pc}

0800534c <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 800534c:	e7fe      	b.n	800534c <PMU0_0_IRQHandler>

0800534e <PMU0_0_IRQHandler_Veneer>:
 800534e:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 80058e8 <GPDMA1_0_IRQHandler_Veneer+0x5a>
 8005352:	b500      	push	{lr}
 8005354:	b081      	sub	sp, #4
 8005356:	4780      	blx	r0
 8005358:	b001      	add	sp, #4
 800535a:	bd00      	pop	{pc}

0800535c <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 800535c:	e7fe      	b.n	800535c <VADC0_C0_0_IRQHandler>

0800535e <VADC0_C0_0_IRQHandler_Veneer>:
 800535e:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 80058ec <GPDMA1_0_IRQHandler_Veneer+0x5e>
 8005362:	b500      	push	{lr}
 8005364:	b081      	sub	sp, #4
 8005366:	4780      	blx	r0
 8005368:	b001      	add	sp, #4
 800536a:	bd00      	pop	{pc}

0800536c <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 800536c:	e7fe      	b.n	800536c <VADC0_C0_1_IRQHandler>

0800536e <VADC0_C0_1_IRQHandler_Veneer>:
 800536e:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 80058f0 <GPDMA1_0_IRQHandler_Veneer+0x62>
 8005372:	b500      	push	{lr}
 8005374:	b081      	sub	sp, #4
 8005376:	4780      	blx	r0
 8005378:	b001      	add	sp, #4
 800537a:	bd00      	pop	{pc}

0800537c <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 800537c:	e7fe      	b.n	800537c <VADC0_C0_2_IRQHandler>

0800537e <VADC0_C0_2_IRQHandler_Veneer>:
 800537e:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 80058f4 <GPDMA1_0_IRQHandler_Veneer+0x66>
 8005382:	b500      	push	{lr}
 8005384:	b081      	sub	sp, #4
 8005386:	4780      	blx	r0
 8005388:	b001      	add	sp, #4
 800538a:	bd00      	pop	{pc}

0800538c <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 800538c:	e7fe      	b.n	800538c <VADC0_C0_3_IRQHandler>

0800538e <VADC0_C0_3_IRQHandler_Veneer>:
 800538e:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 80058f8 <GPDMA1_0_IRQHandler_Veneer+0x6a>
 8005392:	b500      	push	{lr}
 8005394:	b081      	sub	sp, #4
 8005396:	4780      	blx	r0
 8005398:	b001      	add	sp, #4
 800539a:	bd00      	pop	{pc}

0800539c <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 800539c:	e7fe      	b.n	800539c <VADC0_G0_0_IRQHandler>

0800539e <VADC0_G0_0_IRQHandler_Veneer>:
 800539e:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 80058fc <GPDMA1_0_IRQHandler_Veneer+0x6e>
 80053a2:	b500      	push	{lr}
 80053a4:	b081      	sub	sp, #4
 80053a6:	4780      	blx	r0
 80053a8:	b001      	add	sp, #4
 80053aa:	bd00      	pop	{pc}

080053ac <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 80053ac:	e7fe      	b.n	80053ac <VADC0_G0_1_IRQHandler>

080053ae <VADC0_G0_1_IRQHandler_Veneer>:
 80053ae:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8005900 <GPDMA1_0_IRQHandler_Veneer+0x72>
 80053b2:	b500      	push	{lr}
 80053b4:	b081      	sub	sp, #4
 80053b6:	4780      	blx	r0
 80053b8:	b001      	add	sp, #4
 80053ba:	bd00      	pop	{pc}

080053bc <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80053bc:	e7fe      	b.n	80053bc <VADC0_G0_2_IRQHandler>

080053be <VADC0_G0_2_IRQHandler_Veneer>:
 80053be:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8005904 <GPDMA1_0_IRQHandler_Veneer+0x76>
 80053c2:	b500      	push	{lr}
 80053c4:	b081      	sub	sp, #4
 80053c6:	4780      	blx	r0
 80053c8:	b001      	add	sp, #4
 80053ca:	bd00      	pop	{pc}

080053cc <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80053cc:	e7fe      	b.n	80053cc <VADC0_G0_3_IRQHandler>

080053ce <VADC0_G0_3_IRQHandler_Veneer>:
 80053ce:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8005908 <GPDMA1_0_IRQHandler_Veneer+0x7a>
 80053d2:	b500      	push	{lr}
 80053d4:	b081      	sub	sp, #4
 80053d6:	4780      	blx	r0
 80053d8:	b001      	add	sp, #4
 80053da:	bd00      	pop	{pc}

080053dc <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80053dc:	e7fe      	b.n	80053dc <VADC0_G1_0_IRQHandler>

080053de <VADC0_G1_0_IRQHandler_Veneer>:
 80053de:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 800590c <GPDMA1_0_IRQHandler_Veneer+0x7e>
 80053e2:	b500      	push	{lr}
 80053e4:	b081      	sub	sp, #4
 80053e6:	4780      	blx	r0
 80053e8:	b001      	add	sp, #4
 80053ea:	bd00      	pop	{pc}

080053ec <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 80053ec:	e7fe      	b.n	80053ec <VADC0_G1_1_IRQHandler>

080053ee <VADC0_G1_1_IRQHandler_Veneer>:
 80053ee:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8005910 <GPDMA1_0_IRQHandler_Veneer+0x82>
 80053f2:	b500      	push	{lr}
 80053f4:	b081      	sub	sp, #4
 80053f6:	4780      	blx	r0
 80053f8:	b001      	add	sp, #4
 80053fa:	bd00      	pop	{pc}

080053fc <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 80053fc:	e7fe      	b.n	80053fc <VADC0_G1_2_IRQHandler>

080053fe <VADC0_G1_2_IRQHandler_Veneer>:
 80053fe:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8005914 <GPDMA1_0_IRQHandler_Veneer+0x86>
 8005402:	b500      	push	{lr}
 8005404:	b081      	sub	sp, #4
 8005406:	4780      	blx	r0
 8005408:	b001      	add	sp, #4
 800540a:	bd00      	pop	{pc}

0800540c <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 800540c:	e7fe      	b.n	800540c <VADC0_G1_3_IRQHandler>

0800540e <VADC0_G1_3_IRQHandler_Veneer>:
 800540e:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8005918 <GPDMA1_0_IRQHandler_Veneer+0x8a>
 8005412:	b500      	push	{lr}
 8005414:	b081      	sub	sp, #4
 8005416:	4780      	blx	r0
 8005418:	b001      	add	sp, #4
 800541a:	bd00      	pop	{pc}

0800541c <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 800541c:	e7fe      	b.n	800541c <VADC0_G2_0_IRQHandler>

0800541e <VADC0_G2_0_IRQHandler_Veneer>:
 800541e:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 800591c <GPDMA1_0_IRQHandler_Veneer+0x8e>
 8005422:	b500      	push	{lr}
 8005424:	b081      	sub	sp, #4
 8005426:	4780      	blx	r0
 8005428:	b001      	add	sp, #4
 800542a:	bd00      	pop	{pc}

0800542c <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 800542c:	e7fe      	b.n	800542c <VADC0_G2_1_IRQHandler>

0800542e <VADC0_G2_1_IRQHandler_Veneer>:
 800542e:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8005920 <GPDMA1_0_IRQHandler_Veneer+0x92>
 8005432:	b500      	push	{lr}
 8005434:	b081      	sub	sp, #4
 8005436:	4780      	blx	r0
 8005438:	b001      	add	sp, #4
 800543a:	bd00      	pop	{pc}

0800543c <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 800543c:	e7fe      	b.n	800543c <VADC0_G2_2_IRQHandler>

0800543e <VADC0_G2_2_IRQHandler_Veneer>:
 800543e:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8005924 <GPDMA1_0_IRQHandler_Veneer+0x96>
 8005442:	b500      	push	{lr}
 8005444:	b081      	sub	sp, #4
 8005446:	4780      	blx	r0
 8005448:	b001      	add	sp, #4
 800544a:	bd00      	pop	{pc}

0800544c <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 800544c:	e7fe      	b.n	800544c <VADC0_G2_3_IRQHandler>

0800544e <VADC0_G2_3_IRQHandler_Veneer>:
 800544e:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8005928 <GPDMA1_0_IRQHandler_Veneer+0x9a>
 8005452:	b500      	push	{lr}
 8005454:	b081      	sub	sp, #4
 8005456:	4780      	blx	r0
 8005458:	b001      	add	sp, #4
 800545a:	bd00      	pop	{pc}

0800545c <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 800545c:	e7fe      	b.n	800545c <VADC0_G3_0_IRQHandler>

0800545e <VADC0_G3_0_IRQHandler_Veneer>:
 800545e:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 800592c <GPDMA1_0_IRQHandler_Veneer+0x9e>
 8005462:	b500      	push	{lr}
 8005464:	b081      	sub	sp, #4
 8005466:	4780      	blx	r0
 8005468:	b001      	add	sp, #4
 800546a:	bd00      	pop	{pc}

0800546c <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 800546c:	e7fe      	b.n	800546c <VADC0_G3_1_IRQHandler>

0800546e <VADC0_G3_1_IRQHandler_Veneer>:
 800546e:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8005930 <GPDMA1_0_IRQHandler_Veneer+0xa2>
 8005472:	b500      	push	{lr}
 8005474:	b081      	sub	sp, #4
 8005476:	4780      	blx	r0
 8005478:	b001      	add	sp, #4
 800547a:	bd00      	pop	{pc}

0800547c <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 800547c:	e7fe      	b.n	800547c <VADC0_G3_2_IRQHandler>

0800547e <VADC0_G3_2_IRQHandler_Veneer>:
 800547e:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8005934 <GPDMA1_0_IRQHandler_Veneer+0xa6>
 8005482:	b500      	push	{lr}
 8005484:	b081      	sub	sp, #4
 8005486:	4780      	blx	r0
 8005488:	b001      	add	sp, #4
 800548a:	bd00      	pop	{pc}

0800548c <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 800548c:	e7fe      	b.n	800548c <VADC0_G3_3_IRQHandler>

0800548e <VADC0_G3_3_IRQHandler_Veneer>:
 800548e:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8005938 <GPDMA1_0_IRQHandler_Veneer+0xaa>
 8005492:	b500      	push	{lr}
 8005494:	b081      	sub	sp, #4
 8005496:	4780      	blx	r0
 8005498:	b001      	add	sp, #4
 800549a:	bd00      	pop	{pc}

0800549c <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 800549c:	e7fe      	b.n	800549c <DSD0_0_IRQHandler>

0800549e <DSD0_0_IRQHandler_Veneer>:
 800549e:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 800593c <GPDMA1_0_IRQHandler_Veneer+0xae>
 80054a2:	b500      	push	{lr}
 80054a4:	b081      	sub	sp, #4
 80054a6:	4780      	blx	r0
 80054a8:	b001      	add	sp, #4
 80054aa:	bd00      	pop	{pc}

080054ac <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80054ac:	e7fe      	b.n	80054ac <DSD0_1_IRQHandler>

080054ae <DSD0_1_IRQHandler_Veneer>:
 80054ae:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8005940 <GPDMA1_0_IRQHandler_Veneer+0xb2>
 80054b2:	b500      	push	{lr}
 80054b4:	b081      	sub	sp, #4
 80054b6:	4780      	blx	r0
 80054b8:	b001      	add	sp, #4
 80054ba:	bd00      	pop	{pc}

080054bc <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80054bc:	e7fe      	b.n	80054bc <DSD0_2_IRQHandler>

080054be <DSD0_2_IRQHandler_Veneer>:
 80054be:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8005944 <GPDMA1_0_IRQHandler_Veneer+0xb6>
 80054c2:	b500      	push	{lr}
 80054c4:	b081      	sub	sp, #4
 80054c6:	4780      	blx	r0
 80054c8:	b001      	add	sp, #4
 80054ca:	bd00      	pop	{pc}

080054cc <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80054cc:	e7fe      	b.n	80054cc <DSD0_3_IRQHandler>

080054ce <DSD0_3_IRQHandler_Veneer>:
 80054ce:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8005948 <GPDMA1_0_IRQHandler_Veneer+0xba>
 80054d2:	b500      	push	{lr}
 80054d4:	b081      	sub	sp, #4
 80054d6:	4780      	blx	r0
 80054d8:	b001      	add	sp, #4
 80054da:	bd00      	pop	{pc}

080054dc <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80054dc:	e7fe      	b.n	80054dc <DSD0_4_IRQHandler>

080054de <DSD0_4_IRQHandler_Veneer>:
 80054de:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 800594c <GPDMA1_0_IRQHandler_Veneer+0xbe>
 80054e2:	b500      	push	{lr}
 80054e4:	b081      	sub	sp, #4
 80054e6:	4780      	blx	r0
 80054e8:	b001      	add	sp, #4
 80054ea:	bd00      	pop	{pc}

080054ec <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80054ec:	e7fe      	b.n	80054ec <DSD0_5_IRQHandler>

080054ee <DSD0_5_IRQHandler_Veneer>:
 80054ee:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8005950 <GPDMA1_0_IRQHandler_Veneer+0xc2>
 80054f2:	b500      	push	{lr}
 80054f4:	b081      	sub	sp, #4
 80054f6:	4780      	blx	r0
 80054f8:	b001      	add	sp, #4
 80054fa:	bd00      	pop	{pc}

080054fc <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80054fc:	e7fe      	b.n	80054fc <DSD0_6_IRQHandler>

080054fe <DSD0_6_IRQHandler_Veneer>:
 80054fe:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8005954 <GPDMA1_0_IRQHandler_Veneer+0xc6>
 8005502:	b500      	push	{lr}
 8005504:	b081      	sub	sp, #4
 8005506:	4780      	blx	r0
 8005508:	b001      	add	sp, #4
 800550a:	bd00      	pop	{pc}

0800550c <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 800550c:	e7fe      	b.n	800550c <DSD0_7_IRQHandler>

0800550e <DSD0_7_IRQHandler_Veneer>:
 800550e:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8005958 <GPDMA1_0_IRQHandler_Veneer+0xca>
 8005512:	b500      	push	{lr}
 8005514:	b081      	sub	sp, #4
 8005516:	4780      	blx	r0
 8005518:	b001      	add	sp, #4
 800551a:	bd00      	pop	{pc}

0800551c <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 800551c:	e7fe      	b.n	800551c <DAC0_0_IRQHandler>

0800551e <DAC0_0_IRQHandler_Veneer>:
 800551e:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 800595c <GPDMA1_0_IRQHandler_Veneer+0xce>
 8005522:	b500      	push	{lr}
 8005524:	b081      	sub	sp, #4
 8005526:	4780      	blx	r0
 8005528:	b001      	add	sp, #4
 800552a:	bd00      	pop	{pc}

0800552c <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 800552c:	e7fe      	b.n	800552c <DAC0_1_IRQHandler>

0800552e <DAC0_1_IRQHandler_Veneer>:
 800552e:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8005960 <GPDMA1_0_IRQHandler_Veneer+0xd2>
 8005532:	b500      	push	{lr}
 8005534:	b081      	sub	sp, #4
 8005536:	4780      	blx	r0
 8005538:	b001      	add	sp, #4
 800553a:	bd00      	pop	{pc}

0800553c <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 800553c:	e7fe      	b.n	800553c <CCU40_0_IRQHandler>

0800553e <CCU40_0_IRQHandler_Veneer>:
 800553e:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8005964 <GPDMA1_0_IRQHandler_Veneer+0xd6>
 8005542:	b500      	push	{lr}
 8005544:	b081      	sub	sp, #4
 8005546:	4780      	blx	r0
 8005548:	b001      	add	sp, #4
 800554a:	bd00      	pop	{pc}

0800554c <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 800554c:	e7fe      	b.n	800554c <CCU40_1_IRQHandler>

0800554e <CCU40_1_IRQHandler_Veneer>:
 800554e:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8005968 <GPDMA1_0_IRQHandler_Veneer+0xda>
 8005552:	b500      	push	{lr}
 8005554:	b081      	sub	sp, #4
 8005556:	4780      	blx	r0
 8005558:	b001      	add	sp, #4
 800555a:	bd00      	pop	{pc}

0800555c <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 800555c:	e7fe      	b.n	800555c <CCU40_2_IRQHandler>

0800555e <CCU40_2_IRQHandler_Veneer>:
 800555e:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 800596c <GPDMA1_0_IRQHandler_Veneer+0xde>
 8005562:	b500      	push	{lr}
 8005564:	b081      	sub	sp, #4
 8005566:	4780      	blx	r0
 8005568:	b001      	add	sp, #4
 800556a:	bd00      	pop	{pc}

0800556c <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 800556c:	e7fe      	b.n	800556c <CCU40_3_IRQHandler>

0800556e <CCU40_3_IRQHandler_Veneer>:
 800556e:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8005970 <GPDMA1_0_IRQHandler_Veneer+0xe2>
 8005572:	b500      	push	{lr}
 8005574:	b081      	sub	sp, #4
 8005576:	4780      	blx	r0
 8005578:	b001      	add	sp, #4
 800557a:	bd00      	pop	{pc}

0800557c <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 800557c:	e7fe      	b.n	800557c <CCU41_0_IRQHandler>

0800557e <CCU41_0_IRQHandler_Veneer>:
 800557e:	48fd      	ldr	r0, [pc, #1012]	; (8005974 <GPDMA1_0_IRQHandler_Veneer+0xe6>)
 8005580:	b500      	push	{lr}
 8005582:	b081      	sub	sp, #4
 8005584:	4780      	blx	r0
 8005586:	b001      	add	sp, #4
 8005588:	bd00      	pop	{pc}

0800558a <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 800558a:	e7fe      	b.n	800558a <CCU41_1_IRQHandler>

0800558c <CCU41_1_IRQHandler_Veneer>:
 800558c:	48fa      	ldr	r0, [pc, #1000]	; (8005978 <GPDMA1_0_IRQHandler_Veneer+0xea>)
 800558e:	b500      	push	{lr}
 8005590:	b081      	sub	sp, #4
 8005592:	4780      	blx	r0
 8005594:	b001      	add	sp, #4
 8005596:	bd00      	pop	{pc}

08005598 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8005598:	e7fe      	b.n	8005598 <CCU41_2_IRQHandler>

0800559a <CCU41_2_IRQHandler_Veneer>:
 800559a:	48f8      	ldr	r0, [pc, #992]	; (800597c <GPDMA1_0_IRQHandler_Veneer+0xee>)
 800559c:	b500      	push	{lr}
 800559e:	b081      	sub	sp, #4
 80055a0:	4780      	blx	r0
 80055a2:	b001      	add	sp, #4
 80055a4:	bd00      	pop	{pc}

080055a6 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 80055a6:	e7fe      	b.n	80055a6 <CCU41_3_IRQHandler>

080055a8 <CCU41_3_IRQHandler_Veneer>:
 80055a8:	48f5      	ldr	r0, [pc, #980]	; (8005980 <GPDMA1_0_IRQHandler_Veneer+0xf2>)
 80055aa:	b500      	push	{lr}
 80055ac:	b081      	sub	sp, #4
 80055ae:	4780      	blx	r0
 80055b0:	b001      	add	sp, #4
 80055b2:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 80055b4:	e7fe      	b.n	80055b4 <CCU41_3_IRQHandler_Veneer+0xc>

080055b6 <CCU42_0_IRQHandler_Veneer>:
 80055b6:	48f3      	ldr	r0, [pc, #972]	; (8005984 <GPDMA1_0_IRQHandler_Veneer+0xf6>)
 80055b8:	b500      	push	{lr}
 80055ba:	b081      	sub	sp, #4
 80055bc:	4780      	blx	r0
 80055be:	b001      	add	sp, #4
 80055c0:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 80055c2:	e7fe      	b.n	80055c2 <CCU42_0_IRQHandler_Veneer+0xc>

080055c4 <CCU42_1_IRQHandler_Veneer>:
 80055c4:	48f0      	ldr	r0, [pc, #960]	; (8005988 <GPDMA1_0_IRQHandler_Veneer+0xfa>)
 80055c6:	b500      	push	{lr}
 80055c8:	b081      	sub	sp, #4
 80055ca:	4780      	blx	r0
 80055cc:	b001      	add	sp, #4
 80055ce:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 80055d0:	e7fe      	b.n	80055d0 <CCU42_1_IRQHandler_Veneer+0xc>

080055d2 <CCU42_2_IRQHandler_Veneer>:
 80055d2:	48ee      	ldr	r0, [pc, #952]	; (800598c <GPDMA1_0_IRQHandler_Veneer+0xfe>)
 80055d4:	b500      	push	{lr}
 80055d6:	b081      	sub	sp, #4
 80055d8:	4780      	blx	r0
 80055da:	b001      	add	sp, #4
 80055dc:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 80055de:	e7fe      	b.n	80055de <CCU42_2_IRQHandler_Veneer+0xc>

080055e0 <CCU42_3_IRQHandler_Veneer>:
 80055e0:	48eb      	ldr	r0, [pc, #940]	; (8005990 <GPDMA1_0_IRQHandler_Veneer+0x102>)
 80055e2:	b500      	push	{lr}
 80055e4:	b081      	sub	sp, #4
 80055e6:	4780      	blx	r0
 80055e8:	b001      	add	sp, #4
 80055ea:	bd00      	pop	{pc}

080055ec <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 80055ec:	e7fe      	b.n	80055ec <CCU43_0_IRQHandler>

080055ee <CCU43_0_IRQHandler_Veneer>:
 80055ee:	48e9      	ldr	r0, [pc, #932]	; (8005994 <GPDMA1_0_IRQHandler_Veneer+0x106>)
 80055f0:	b500      	push	{lr}
 80055f2:	b081      	sub	sp, #4
 80055f4:	4780      	blx	r0
 80055f6:	b001      	add	sp, #4
 80055f8:	bd00      	pop	{pc}

080055fa <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 80055fa:	e7fe      	b.n	80055fa <CCU43_1_IRQHandler>

080055fc <CCU43_1_IRQHandler_Veneer>:
 80055fc:	48e6      	ldr	r0, [pc, #920]	; (8005998 <GPDMA1_0_IRQHandler_Veneer+0x10a>)
 80055fe:	b500      	push	{lr}
 8005600:	b081      	sub	sp, #4
 8005602:	4780      	blx	r0
 8005604:	b001      	add	sp, #4
 8005606:	bd00      	pop	{pc}

08005608 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8005608:	e7fe      	b.n	8005608 <CCU43_2_IRQHandler>

0800560a <CCU43_2_IRQHandler_Veneer>:
 800560a:	48e4      	ldr	r0, [pc, #912]	; (800599c <GPDMA1_0_IRQHandler_Veneer+0x10e>)
 800560c:	b500      	push	{lr}
 800560e:	b081      	sub	sp, #4
 8005610:	4780      	blx	r0
 8005612:	b001      	add	sp, #4
 8005614:	bd00      	pop	{pc}

08005616 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8005616:	e7fe      	b.n	8005616 <CCU43_3_IRQHandler>

08005618 <CCU43_3_IRQHandler_Veneer>:
 8005618:	48e1      	ldr	r0, [pc, #900]	; (80059a0 <GPDMA1_0_IRQHandler_Veneer+0x112>)
 800561a:	b500      	push	{lr}
 800561c:	b081      	sub	sp, #4
 800561e:	4780      	blx	r0
 8005620:	b001      	add	sp, #4
 8005622:	bd00      	pop	{pc}

08005624 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8005624:	e7fe      	b.n	8005624 <CCU80_0_IRQHandler>

08005626 <CCU80_0_IRQHandler_Veneer>:
 8005626:	48df      	ldr	r0, [pc, #892]	; (80059a4 <GPDMA1_0_IRQHandler_Veneer+0x116>)
 8005628:	b500      	push	{lr}
 800562a:	b081      	sub	sp, #4
 800562c:	4780      	blx	r0
 800562e:	b001      	add	sp, #4
 8005630:	bd00      	pop	{pc}

08005632 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8005632:	e7fe      	b.n	8005632 <CCU80_1_IRQHandler>

08005634 <CCU80_1_IRQHandler_Veneer>:
 8005634:	48dc      	ldr	r0, [pc, #880]	; (80059a8 <GPDMA1_0_IRQHandler_Veneer+0x11a>)
 8005636:	b500      	push	{lr}
 8005638:	b081      	sub	sp, #4
 800563a:	4780      	blx	r0
 800563c:	b001      	add	sp, #4
 800563e:	bd00      	pop	{pc}

08005640 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8005640:	e7fe      	b.n	8005640 <CCU80_2_IRQHandler>

08005642 <CCU80_2_IRQHandler_Veneer>:
 8005642:	48da      	ldr	r0, [pc, #872]	; (80059ac <GPDMA1_0_IRQHandler_Veneer+0x11e>)
 8005644:	b500      	push	{lr}
 8005646:	b081      	sub	sp, #4
 8005648:	4780      	blx	r0
 800564a:	b001      	add	sp, #4
 800564c:	bd00      	pop	{pc}

0800564e <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 800564e:	e7fe      	b.n	800564e <CCU80_3_IRQHandler>

08005650 <CCU80_3_IRQHandler_Veneer>:
 8005650:	48d7      	ldr	r0, [pc, #860]	; (80059b0 <GPDMA1_0_IRQHandler_Veneer+0x122>)
 8005652:	b500      	push	{lr}
 8005654:	b081      	sub	sp, #4
 8005656:	4780      	blx	r0
 8005658:	b001      	add	sp, #4
 800565a:	bd00      	pop	{pc}

0800565c <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 800565c:	e7fe      	b.n	800565c <CCU81_0_IRQHandler>

0800565e <CCU81_0_IRQHandler_Veneer>:
 800565e:	48d5      	ldr	r0, [pc, #852]	; (80059b4 <GPDMA1_0_IRQHandler_Veneer+0x126>)
 8005660:	b500      	push	{lr}
 8005662:	b081      	sub	sp, #4
 8005664:	4780      	blx	r0
 8005666:	b001      	add	sp, #4
 8005668:	bd00      	pop	{pc}

0800566a <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 800566a:	e7fe      	b.n	800566a <CCU81_1_IRQHandler>

0800566c <CCU81_1_IRQHandler_Veneer>:
 800566c:	48d2      	ldr	r0, [pc, #840]	; (80059b8 <GPDMA1_0_IRQHandler_Veneer+0x12a>)
 800566e:	b500      	push	{lr}
 8005670:	b081      	sub	sp, #4
 8005672:	4780      	blx	r0
 8005674:	b001      	add	sp, #4
 8005676:	bd00      	pop	{pc}

08005678 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8005678:	e7fe      	b.n	8005678 <CCU81_2_IRQHandler>

0800567a <CCU81_2_IRQHandler_Veneer>:
 800567a:	48d0      	ldr	r0, [pc, #832]	; (80059bc <GPDMA1_0_IRQHandler_Veneer+0x12e>)
 800567c:	b500      	push	{lr}
 800567e:	b081      	sub	sp, #4
 8005680:	4780      	blx	r0
 8005682:	b001      	add	sp, #4
 8005684:	bd00      	pop	{pc}

08005686 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8005686:	e7fe      	b.n	8005686 <CCU81_3_IRQHandler>

08005688 <CCU81_3_IRQHandler_Veneer>:
 8005688:	48cd      	ldr	r0, [pc, #820]	; (80059c0 <GPDMA1_0_IRQHandler_Veneer+0x132>)
 800568a:	b500      	push	{lr}
 800568c:	b081      	sub	sp, #4
 800568e:	4780      	blx	r0
 8005690:	b001      	add	sp, #4
 8005692:	bd00      	pop	{pc}

08005694 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8005694:	e7fe      	b.n	8005694 <POSIF0_0_IRQHandler>

08005696 <POSIF0_0_IRQHandler_Veneer>:
 8005696:	48cb      	ldr	r0, [pc, #812]	; (80059c4 <GPDMA1_0_IRQHandler_Veneer+0x136>)
 8005698:	b500      	push	{lr}
 800569a:	b081      	sub	sp, #4
 800569c:	4780      	blx	r0
 800569e:	b001      	add	sp, #4
 80056a0:	bd00      	pop	{pc}

080056a2 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 80056a2:	e7fe      	b.n	80056a2 <POSIF0_1_IRQHandler>

080056a4 <POSIF0_1_IRQHandler_Veneer>:
 80056a4:	48c8      	ldr	r0, [pc, #800]	; (80059c8 <GPDMA1_0_IRQHandler_Veneer+0x13a>)
 80056a6:	b500      	push	{lr}
 80056a8:	b081      	sub	sp, #4
 80056aa:	4780      	blx	r0
 80056ac:	b001      	add	sp, #4
 80056ae:	bd00      	pop	{pc}

080056b0 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 80056b0:	e7fe      	b.n	80056b0 <POSIF1_0_IRQHandler>

080056b2 <POSIF1_0_IRQHandler_Veneer>:
 80056b2:	48c6      	ldr	r0, [pc, #792]	; (80059cc <GPDMA1_0_IRQHandler_Veneer+0x13e>)
 80056b4:	b500      	push	{lr}
 80056b6:	b081      	sub	sp, #4
 80056b8:	4780      	blx	r0
 80056ba:	b001      	add	sp, #4
 80056bc:	bd00      	pop	{pc}

080056be <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 80056be:	e7fe      	b.n	80056be <POSIF1_1_IRQHandler>

080056c0 <POSIF1_1_IRQHandler_Veneer>:
 80056c0:	48c3      	ldr	r0, [pc, #780]	; (80059d0 <GPDMA1_0_IRQHandler_Veneer+0x142>)
 80056c2:	b500      	push	{lr}
 80056c4:	b081      	sub	sp, #4
 80056c6:	4780      	blx	r0
 80056c8:	b001      	add	sp, #4
 80056ca:	bd00      	pop	{pc}

080056cc <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 80056cc:	e7fe      	b.n	80056cc <CAN0_0_IRQHandler>

080056ce <CAN0_0_IRQHandler_Veneer>:
 80056ce:	48c1      	ldr	r0, [pc, #772]	; (80059d4 <GPDMA1_0_IRQHandler_Veneer+0x146>)
 80056d0:	b500      	push	{lr}
 80056d2:	b081      	sub	sp, #4
 80056d4:	4780      	blx	r0
 80056d6:	b001      	add	sp, #4
 80056d8:	bd00      	pop	{pc}

080056da <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 80056da:	e7fe      	b.n	80056da <CAN0_1_IRQHandler>

080056dc <CAN0_1_IRQHandler_Veneer>:
 80056dc:	48be      	ldr	r0, [pc, #760]	; (80059d8 <GPDMA1_0_IRQHandler_Veneer+0x14a>)
 80056de:	b500      	push	{lr}
 80056e0:	b081      	sub	sp, #4
 80056e2:	4780      	blx	r0
 80056e4:	b001      	add	sp, #4
 80056e6:	bd00      	pop	{pc}

080056e8 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 80056e8:	e7fe      	b.n	80056e8 <CAN0_2_IRQHandler>

080056ea <CAN0_2_IRQHandler_Veneer>:
 80056ea:	48bc      	ldr	r0, [pc, #752]	; (80059dc <GPDMA1_0_IRQHandler_Veneer+0x14e>)
 80056ec:	b500      	push	{lr}
 80056ee:	b081      	sub	sp, #4
 80056f0:	4780      	blx	r0
 80056f2:	b001      	add	sp, #4
 80056f4:	bd00      	pop	{pc}

080056f6 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 80056f6:	e7fe      	b.n	80056f6 <CAN0_3_IRQHandler>

080056f8 <CAN0_3_IRQHandler_Veneer>:
 80056f8:	48b9      	ldr	r0, [pc, #740]	; (80059e0 <GPDMA1_0_IRQHandler_Veneer+0x152>)
 80056fa:	b500      	push	{lr}
 80056fc:	b081      	sub	sp, #4
 80056fe:	4780      	blx	r0
 8005700:	b001      	add	sp, #4
 8005702:	bd00      	pop	{pc}

08005704 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8005704:	e7fe      	b.n	8005704 <CAN0_4_IRQHandler>

08005706 <CAN0_4_IRQHandler_Veneer>:
 8005706:	48b7      	ldr	r0, [pc, #732]	; (80059e4 <GPDMA1_0_IRQHandler_Veneer+0x156>)
 8005708:	b500      	push	{lr}
 800570a:	b081      	sub	sp, #4
 800570c:	4780      	blx	r0
 800570e:	b001      	add	sp, #4
 8005710:	bd00      	pop	{pc}

08005712 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8005712:	e7fe      	b.n	8005712 <CAN0_5_IRQHandler>

08005714 <CAN0_5_IRQHandler_Veneer>:
 8005714:	48b4      	ldr	r0, [pc, #720]	; (80059e8 <GPDMA1_0_IRQHandler_Veneer+0x15a>)
 8005716:	b500      	push	{lr}
 8005718:	b081      	sub	sp, #4
 800571a:	4780      	blx	r0
 800571c:	b001      	add	sp, #4
 800571e:	bd00      	pop	{pc}

08005720 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8005720:	e7fe      	b.n	8005720 <CAN0_6_IRQHandler>

08005722 <CAN0_6_IRQHandler_Veneer>:
 8005722:	48b2      	ldr	r0, [pc, #712]	; (80059ec <GPDMA1_0_IRQHandler_Veneer+0x15e>)
 8005724:	b500      	push	{lr}
 8005726:	b081      	sub	sp, #4
 8005728:	4780      	blx	r0
 800572a:	b001      	add	sp, #4
 800572c:	bd00      	pop	{pc}

0800572e <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 800572e:	e7fe      	b.n	800572e <CAN0_7_IRQHandler>

08005730 <CAN0_7_IRQHandler_Veneer>:
 8005730:	48af      	ldr	r0, [pc, #700]	; (80059f0 <GPDMA1_0_IRQHandler_Veneer+0x162>)
 8005732:	b500      	push	{lr}
 8005734:	b081      	sub	sp, #4
 8005736:	4780      	blx	r0
 8005738:	b001      	add	sp, #4
 800573a:	bd00      	pop	{pc}

0800573c <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 800573c:	e7fe      	b.n	800573c <USIC0_0_IRQHandler>

0800573e <USIC0_0_IRQHandler_Veneer>:
 800573e:	48ad      	ldr	r0, [pc, #692]	; (80059f4 <GPDMA1_0_IRQHandler_Veneer+0x166>)
 8005740:	b500      	push	{lr}
 8005742:	b081      	sub	sp, #4
 8005744:	4780      	blx	r0
 8005746:	b001      	add	sp, #4
 8005748:	bd00      	pop	{pc}

0800574a <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 800574a:	e7fe      	b.n	800574a <USIC0_1_IRQHandler>

0800574c <USIC0_1_IRQHandler_Veneer>:
 800574c:	48aa      	ldr	r0, [pc, #680]	; (80059f8 <GPDMA1_0_IRQHandler_Veneer+0x16a>)
 800574e:	b500      	push	{lr}
 8005750:	b081      	sub	sp, #4
 8005752:	4780      	blx	r0
 8005754:	b001      	add	sp, #4
 8005756:	bd00      	pop	{pc}

08005758 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8005758:	e7fe      	b.n	8005758 <USIC0_2_IRQHandler>

0800575a <USIC0_2_IRQHandler_Veneer>:
 800575a:	48a8      	ldr	r0, [pc, #672]	; (80059fc <GPDMA1_0_IRQHandler_Veneer+0x16e>)
 800575c:	b500      	push	{lr}
 800575e:	b081      	sub	sp, #4
 8005760:	4780      	blx	r0
 8005762:	b001      	add	sp, #4
 8005764:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8005766:	e7fe      	b.n	8005766 <USIC0_2_IRQHandler_Veneer+0xc>

08005768 <USIC0_3_IRQHandler_Veneer>:
 8005768:	48a5      	ldr	r0, [pc, #660]	; (8005a00 <GPDMA1_0_IRQHandler_Veneer+0x172>)
 800576a:	b500      	push	{lr}
 800576c:	b081      	sub	sp, #4
 800576e:	4780      	blx	r0
 8005770:	b001      	add	sp, #4
 8005772:	bd00      	pop	{pc}

08005774 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8005774:	e7fe      	b.n	8005774 <USIC0_4_IRQHandler>

08005776 <USIC0_4_IRQHandler_Veneer>:
 8005776:	48a3      	ldr	r0, [pc, #652]	; (8005a04 <GPDMA1_0_IRQHandler_Veneer+0x176>)
 8005778:	b500      	push	{lr}
 800577a:	b081      	sub	sp, #4
 800577c:	4780      	blx	r0
 800577e:	b001      	add	sp, #4
 8005780:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8005782:	e7fe      	b.n	8005782 <USIC0_4_IRQHandler_Veneer+0xc>

08005784 <USIC0_5_IRQHandler_Veneer>:
 8005784:	48a0      	ldr	r0, [pc, #640]	; (8005a08 <GPDMA1_0_IRQHandler_Veneer+0x17a>)
 8005786:	b500      	push	{lr}
 8005788:	b081      	sub	sp, #4
 800578a:	4780      	blx	r0
 800578c:	b001      	add	sp, #4
 800578e:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8005790:	e7fe      	b.n	8005790 <USIC0_5_IRQHandler_Veneer+0xc>

08005792 <USIC1_0_IRQHandler_Veneer>:
 8005792:	489e      	ldr	r0, [pc, #632]	; (8005a0c <GPDMA1_0_IRQHandler_Veneer+0x17e>)
 8005794:	b500      	push	{lr}
 8005796:	b081      	sub	sp, #4
 8005798:	4780      	blx	r0
 800579a:	b001      	add	sp, #4
 800579c:	bd00      	pop	{pc}

0800579e <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800579e:	e7fe      	b.n	800579e <USIC1_1_IRQHandler>

080057a0 <USIC1_1_IRQHandler_Veneer>:
 80057a0:	489b      	ldr	r0, [pc, #620]	; (8005a10 <GPDMA1_0_IRQHandler_Veneer+0x182>)
 80057a2:	b500      	push	{lr}
 80057a4:	b081      	sub	sp, #4
 80057a6:	4780      	blx	r0
 80057a8:	b001      	add	sp, #4
 80057aa:	bd00      	pop	{pc}

080057ac <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 80057ac:	e7fe      	b.n	80057ac <USIC1_2_IRQHandler>

080057ae <USIC1_2_IRQHandler_Veneer>:
 80057ae:	4899      	ldr	r0, [pc, #612]	; (8005a14 <GPDMA1_0_IRQHandler_Veneer+0x186>)
 80057b0:	b500      	push	{lr}
 80057b2:	b081      	sub	sp, #4
 80057b4:	4780      	blx	r0
 80057b6:	b001      	add	sp, #4
 80057b8:	bd00      	pop	{pc}

080057ba <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 80057ba:	e7fe      	b.n	80057ba <USIC1_3_IRQHandler>

080057bc <USIC1_3_IRQHandler_Veneer>:
 80057bc:	4896      	ldr	r0, [pc, #600]	; (8005a18 <GPDMA1_0_IRQHandler_Veneer+0x18a>)
 80057be:	b500      	push	{lr}
 80057c0:	b081      	sub	sp, #4
 80057c2:	4780      	blx	r0
 80057c4:	b001      	add	sp, #4
 80057c6:	bd00      	pop	{pc}

080057c8 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 80057c8:	e7fe      	b.n	80057c8 <USIC1_4_IRQHandler>

080057ca <USIC1_4_IRQHandler_Veneer>:
 80057ca:	4894      	ldr	r0, [pc, #592]	; (8005a1c <GPDMA1_0_IRQHandler_Veneer+0x18e>)
 80057cc:	b500      	push	{lr}
 80057ce:	b081      	sub	sp, #4
 80057d0:	4780      	blx	r0
 80057d2:	b001      	add	sp, #4
 80057d4:	bd00      	pop	{pc}

080057d6 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 80057d6:	e7fe      	b.n	80057d6 <USIC1_5_IRQHandler>

080057d8 <USIC1_5_IRQHandler_Veneer>:
 80057d8:	4891      	ldr	r0, [pc, #580]	; (8005a20 <GPDMA1_0_IRQHandler_Veneer+0x192>)
 80057da:	b500      	push	{lr}
 80057dc:	b081      	sub	sp, #4
 80057de:	4780      	blx	r0
 80057e0:	b001      	add	sp, #4
 80057e2:	bd00      	pop	{pc}

080057e4 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 80057e4:	e7fe      	b.n	80057e4 <USIC2_0_IRQHandler>

080057e6 <USIC2_0_IRQHandler_Veneer>:
 80057e6:	488f      	ldr	r0, [pc, #572]	; (8005a24 <GPDMA1_0_IRQHandler_Veneer+0x196>)
 80057e8:	b500      	push	{lr}
 80057ea:	b081      	sub	sp, #4
 80057ec:	4780      	blx	r0
 80057ee:	b001      	add	sp, #4
 80057f0:	bd00      	pop	{pc}

080057f2 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 80057f2:	e7fe      	b.n	80057f2 <USIC2_1_IRQHandler>

080057f4 <USIC2_1_IRQHandler_Veneer>:
 80057f4:	488c      	ldr	r0, [pc, #560]	; (8005a28 <GPDMA1_0_IRQHandler_Veneer+0x19a>)
 80057f6:	b500      	push	{lr}
 80057f8:	b081      	sub	sp, #4
 80057fa:	4780      	blx	r0
 80057fc:	b001      	add	sp, #4
 80057fe:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8005800:	e7fe      	b.n	8005800 <USIC2_1_IRQHandler_Veneer+0xc>

08005802 <USIC2_2_IRQHandler_Veneer>:
 8005802:	488a      	ldr	r0, [pc, #552]	; (8005a2c <GPDMA1_0_IRQHandler_Veneer+0x19e>)
 8005804:	b500      	push	{lr}
 8005806:	b081      	sub	sp, #4
 8005808:	4780      	blx	r0
 800580a:	b001      	add	sp, #4
 800580c:	bd00      	pop	{pc}

0800580e <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 800580e:	e7fe      	b.n	800580e <USIC2_3_IRQHandler>

08005810 <USIC2_3_IRQHandler_Veneer>:
 8005810:	4887      	ldr	r0, [pc, #540]	; (8005a30 <GPDMA1_0_IRQHandler_Veneer+0x1a2>)
 8005812:	b500      	push	{lr}
 8005814:	b081      	sub	sp, #4
 8005816:	4780      	blx	r0
 8005818:	b001      	add	sp, #4
 800581a:	bd00      	pop	{pc}

0800581c <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 800581c:	e7fe      	b.n	800581c <USIC2_4_IRQHandler>

0800581e <USIC2_4_IRQHandler_Veneer>:
 800581e:	4885      	ldr	r0, [pc, #532]	; (8005a34 <GPDMA1_0_IRQHandler_Veneer+0x1a6>)
 8005820:	b500      	push	{lr}
 8005822:	b081      	sub	sp, #4
 8005824:	4780      	blx	r0
 8005826:	b001      	add	sp, #4
 8005828:	bd00      	pop	{pc}

0800582a <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 800582a:	e7fe      	b.n	800582a <USIC2_5_IRQHandler>

0800582c <USIC2_5_IRQHandler_Veneer>:
 800582c:	4882      	ldr	r0, [pc, #520]	; (8005a38 <GPDMA1_0_IRQHandler_Veneer+0x1aa>)
 800582e:	b500      	push	{lr}
 8005830:	b081      	sub	sp, #4
 8005832:	4780      	blx	r0
 8005834:	b001      	add	sp, #4
 8005836:	bd00      	pop	{pc}

08005838 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8005838:	e7fe      	b.n	8005838 <LEDTS0_0_IRQHandler>

0800583a <LEDTS0_0_IRQHandler_Veneer>:
 800583a:	4880      	ldr	r0, [pc, #512]	; (8005a3c <GPDMA1_0_IRQHandler_Veneer+0x1ae>)
 800583c:	b500      	push	{lr}
 800583e:	b081      	sub	sp, #4
 8005840:	4780      	blx	r0
 8005842:	b001      	add	sp, #4
 8005844:	bd00      	pop	{pc}

08005846 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8005846:	e7fe      	b.n	8005846 <FCE0_0_IRQHandler>

08005848 <FCE0_0_IRQHandler_Veneer>:
 8005848:	487d      	ldr	r0, [pc, #500]	; (8005a40 <GPDMA1_0_IRQHandler_Veneer+0x1b2>)
 800584a:	b500      	push	{lr}
 800584c:	b081      	sub	sp, #4
 800584e:	4780      	blx	r0
 8005850:	b001      	add	sp, #4
 8005852:	bd00      	pop	{pc}

08005854 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8005854:	e7fe      	b.n	8005854 <GPDMA0_0_IRQHandler>

08005856 <GPDMA0_0_IRQHandler_Veneer>:
 8005856:	487b      	ldr	r0, [pc, #492]	; (8005a44 <GPDMA1_0_IRQHandler_Veneer+0x1b6>)
 8005858:	b500      	push	{lr}
 800585a:	b081      	sub	sp, #4
 800585c:	4780      	blx	r0
 800585e:	b001      	add	sp, #4
 8005860:	bd00      	pop	{pc}

08005862 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8005862:	e7fe      	b.n	8005862 <SDMMC0_0_IRQHandler>

08005864 <SDMMC0_0_IRQHandler_Veneer>:
 8005864:	4878      	ldr	r0, [pc, #480]	; (8005a48 <GPDMA1_0_IRQHandler_Veneer+0x1ba>)
 8005866:	b500      	push	{lr}
 8005868:	b081      	sub	sp, #4
 800586a:	4780      	blx	r0
 800586c:	b001      	add	sp, #4
 800586e:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8005870:	e7fe      	b.n	8005870 <SDMMC0_0_IRQHandler_Veneer+0xc>

08005872 <USB0_0_IRQHandler_Veneer>:
 8005872:	4876      	ldr	r0, [pc, #472]	; (8005a4c <GPDMA1_0_IRQHandler_Veneer+0x1be>)
 8005874:	b500      	push	{lr}
 8005876:	b081      	sub	sp, #4
 8005878:	4780      	blx	r0
 800587a:	b001      	add	sp, #4
 800587c:	bd00      	pop	{pc}

0800587e <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 800587e:	e7fe      	b.n	800587e <ETH0_0_IRQHandler>

08005880 <ETH0_0_IRQHandler_Veneer>:
 8005880:	4873      	ldr	r0, [pc, #460]	; (8005a50 <GPDMA1_0_IRQHandler_Veneer+0x1c2>)
 8005882:	b500      	push	{lr}
 8005884:	b081      	sub	sp, #4
 8005886:	4780      	blx	r0
 8005888:	b001      	add	sp, #4
 800588a:	bd00      	pop	{pc}

0800588c <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 800588c:	e7fe      	b.n	800588c <GPDMA1_0_IRQHandler>

0800588e <GPDMA1_0_IRQHandler_Veneer>:
 800588e:	4871      	ldr	r0, [pc, #452]	; (8005a54 <GPDMA1_0_IRQHandler_Veneer+0x1c6>)
 8005890:	b500      	push	{lr}
 8005892:	b081      	sub	sp, #4
 8005894:	4780      	blx	r0
 8005896:	b001      	add	sp, #4
 8005898:	bd00      	pop	{pc}
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 800589a:	f04f 0001 	mov.w	r0, #1
    BX LR
 800589e:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80058a0:	0800522d 	.word	0x0800522d
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80058a4:	0800523d 	.word	0x0800523d
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80058a8:	0800524d 	.word	0x0800524d
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80058ac:	0800525d 	.word	0x0800525d
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80058b0:	0800526d 	.word	0x0800526d
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80058b4:	0800527d 	.word	0x0800527d
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80058b8:	0800528d 	.word	0x0800528d
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80058bc:	0800529d 	.word	0x0800529d
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80058c0:	0800e2b9 	.word	0x0800e2b9
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 80058c4:	080052bd 	.word	0x080052bd
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 80058c8:	080052cd 	.word	0x080052cd
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 80058cc:	080052dd 	.word	0x080052dd
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 80058d0:	080052ed 	.word	0x080052ed
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 80058d4:	080052fd 	.word	0x080052fd
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80058d8:	08001fb5 	.word	0x08001fb5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80058dc:	0800531d 	.word	0x0800531d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80058e0:	0800532d 	.word	0x0800532d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80058e4:	08003d6d 	.word	0x08003d6d
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80058e8:	0800534d 	.word	0x0800534d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80058ec:	0800535d 	.word	0x0800535d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80058f0:	0800536d 	.word	0x0800536d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80058f4:	0800537d 	.word	0x0800537d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 80058f8:	0800538d 	.word	0x0800538d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 80058fc:	0800539d 	.word	0x0800539d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8005900:	080053ad 	.word	0x080053ad
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8005904:	080053bd 	.word	0x080053bd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8005908:	080053cd 	.word	0x080053cd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 800590c:	080053dd 	.word	0x080053dd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8005910:	080053ed 	.word	0x080053ed
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8005914:	080053fd 	.word	0x080053fd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8005918:	0800540d 	.word	0x0800540d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 800591c:	0800541d 	.word	0x0800541d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8005920:	0800542d 	.word	0x0800542d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8005924:	0800543d 	.word	0x0800543d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8005928:	0800544d 	.word	0x0800544d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 800592c:	0800545d 	.word	0x0800545d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8005930:	0800546d 	.word	0x0800546d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8005934:	0800547d 	.word	0x0800547d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8005938:	0800548d 	.word	0x0800548d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 800593c:	0800549d 	.word	0x0800549d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8005940:	080054ad 	.word	0x080054ad
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8005944:	080054bd 	.word	0x080054bd
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8005948:	080054cd 	.word	0x080054cd
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 800594c:	080054dd 	.word	0x080054dd
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8005950:	080054ed 	.word	0x080054ed
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8005954:	080054fd 	.word	0x080054fd
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8005958:	0800550d 	.word	0x0800550d
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 800595c:	0800551d 	.word	0x0800551d
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8005960:	0800552d 	.word	0x0800552d
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8005964:	0800553d 	.word	0x0800553d
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8005968:	0800554d 	.word	0x0800554d
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 800596c:	0800555d 	.word	0x0800555d
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8005970:	0800556d 	.word	0x0800556d
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8005974:	0800557d 	.word	0x0800557d
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8005978:	0800558b 	.word	0x0800558b
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 800597c:	08005599 	.word	0x08005599
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8005980:	080055a7 	.word	0x080055a7
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8005984:	08006169 	.word	0x08006169
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8005988:	0800083d 	.word	0x0800083d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800598c:	08007361 	.word	0x08007361
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8005990:	080072d1 	.word	0x080072d1
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8005994:	080055ed 	.word	0x080055ed
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8005998:	080055fb 	.word	0x080055fb
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 800599c:	08005609 	.word	0x08005609
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80059a0:	08005617 	.word	0x08005617
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80059a4:	08005625 	.word	0x08005625
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80059a8:	08005633 	.word	0x08005633
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80059ac:	08005641 	.word	0x08005641
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80059b0:	0800564f 	.word	0x0800564f
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80059b4:	0800565d 	.word	0x0800565d
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 80059b8:	0800566b 	.word	0x0800566b
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 80059bc:	08005679 	.word	0x08005679
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 80059c0:	08005687 	.word	0x08005687
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 80059c4:	08005695 	.word	0x08005695
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 80059c8:	080056a3 	.word	0x080056a3
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 80059cc:	080056b1 	.word	0x080056b1
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 80059d0:	080056bf 	.word	0x080056bf
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 80059d4:	080056cd 	.word	0x080056cd
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 80059d8:	080056db 	.word	0x080056db
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 80059dc:	080056e9 	.word	0x080056e9
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 80059e0:	080056f7 	.word	0x080056f7
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80059e4:	08005705 	.word	0x08005705
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80059e8:	08005713 	.word	0x08005713
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80059ec:	08005721 	.word	0x08005721
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80059f0:	0800572f 	.word	0x0800572f
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80059f4:	0800573d 	.word	0x0800573d
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80059f8:	0800574b 	.word	0x0800574b
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80059fc:	08005759 	.word	0x08005759
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8005a00:	080007f5 	.word	0x080007f5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8005a04:	08005775 	.word	0x08005775
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8005a08:	08004479 	.word	0x08004479
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8005a0c:	08004061 	.word	0x08004061
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8005a10:	0800579f 	.word	0x0800579f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8005a14:	080057ad 	.word	0x080057ad
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8005a18:	080057bb 	.word	0x080057bb
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8005a1c:	080057c9 	.word	0x080057c9
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8005a20:	080057d7 	.word	0x080057d7
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8005a24:	080057e5 	.word	0x080057e5
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8005a28:	080057f3 	.word	0x080057f3
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8005a2c:	080007ad 	.word	0x080007ad
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8005a30:	0800580f 	.word	0x0800580f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8005a34:	0800581d 	.word	0x0800581d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8005a38:	0800582b 	.word	0x0800582b
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8005a3c:	08005839 	.word	0x08005839
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8005a40:	08005847 	.word	0x08005847
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8005a44:	08005855 	.word	0x08005855
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8005a48:	08005863 	.word	0x08005863
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8005a4c:	08009cb9 	.word	0x08009cb9
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8005a50:	0800587f 	.word	0x0800587f
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8005a54:	0800588d 	.word	0x0800588d

08005a58 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8005a5e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005a62:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005a66:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8005a6a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005a6e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005a72:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005a76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8005a7a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005a7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005a82:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8005a86:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005a8a:	6952      	ldr	r2, [r2, #20]
 8005a8c:	f022 0208 	bic.w	r2, r2, #8
 8005a90:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8005a92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005a9a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005a9e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005aa2:	6852      	ldr	r2, [r2, #4]
 8005aa4:	f022 0201 	bic.w	r2, r2, #1
 8005aa8:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8005aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005aae:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005ab2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ab6:	f103 0314 	add.w	r3, r3, #20
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f023 030f 	bic.w	r3, r3, #15
 8005ac4:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f043 0303 	orr.w	r3, r3, #3
 8005acc:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8005ace:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ad2:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005adc:	f103 0314 	add.w	r3, r3, #20
 8005ae0:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8005ae2:	f000 f8ab 	bl	8005c3c <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8005ae6:	f000 f805 	bl	8005af4 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8005aea:	f107 0708 	add.w	r7, r7, #8
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop

08005af4 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b085      	sub	sp, #20
 8005af8:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8005afa:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005afe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b08:	f040 8089 	bne.w	8005c1e <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8005b0c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005b10:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f000 8088 	beq.w	8005c30 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8005b20:	f244 7310 	movw	r3, #18192	; 0x4710
 8005b24:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8005b2e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8005b32:	f103 0301 	add.w	r3, r3, #1
 8005b36:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8005b38:	f244 7310 	movw	r3, #18192	; 0x4710
 8005b3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8005b46:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005b4a:	f103 0301 	add.w	r3, r3, #1
 8005b4e:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8005b50:	f244 7310 	movw	r3, #18192	; 0x4710
 8005b54:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005b5e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8005b62:	f103 0301 	add.w	r3, r3, #1
 8005b66:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8005b68:	f244 7310 	movw	r3, #18192	; 0x4710
 8005b6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d028      	beq.n	8005bcc <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8005b7a:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8005b7e:	f2c0 136e 	movt	r3, #366	; 0x16e
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	fb02 f303 	mul.w	r3, r2, r3
 8005b8e:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b98:	f240 0314 	movw	r3, #20
 8005b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ba0:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8005ba2:	f240 0314 	movw	r3, #20
 8005ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005bb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	f103 0301 	add.w	r3, r3, #1
 8005bbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bc0:	f240 0314 	movw	r3, #20
 8005bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bc8:	601a      	str	r2, [r3, #0]
 8005bca:	e031      	b.n	8005c30 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8005bcc:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8005bd0:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	fb02 f303 	mul.w	r3, r2, r3
 8005be0:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bea:	f240 0314 	movw	r3, #20
 8005bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bf2:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8005bf4:	f240 0314 	movw	r3, #20
 8005bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005c02:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	f103 0301 	add.w	r3, r3, #1
 8005c0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c12:	f240 0314 	movw	r3, #20
 8005c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c1a:	601a      	str	r2, [r3, #0]
 8005c1c:	e008      	b.n	8005c30 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8005c1e:	f240 0314 	movw	r3, #20
 8005c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c26:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8005c2a:	f2c0 126e 	movt	r2, #366	; 0x16e
 8005c2e:	601a      	str	r2, [r3, #0]
}


}
 8005c30:	f107 0714 	add.w	r7, r7, #20
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bc80      	pop	{r7}
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop

08005c3c <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8005c42:	f010 fa2f 	bl	80160a4 <AllowPLLInitByStartup>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f000 8255 	beq.w	80060f8 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8005c4e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005c52:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c56:	685a      	ldr	r2, [r3, #4]
 8005c58:	f04f 0302 	mov.w	r3, #2
 8005c5c:	f2c0 0301 	movt	r3, #1
 8005c60:	4013      	ands	r3, r2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00d      	beq.n	8005c82 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8005c66:	f244 7310 	movw	r3, #18192	; 0x4710
 8005c6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c6e:	f244 7210 	movw	r2, #18192	; 0x4710
 8005c72:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005c76:	6852      	ldr	r2, [r2, #4]
 8005c78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005c7c:	f022 0202 	bic.w	r2, r2, #2
 8005c80:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8005c82:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005c86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d072      	beq.n	8005d7a <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8005c94:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005c98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c9c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005ca0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ca4:	6852      	ldr	r2, [r2, #4]
 8005ca6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005caa:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8005cac:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005cb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005cb4:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005cb8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005cbc:	6852      	ldr	r2, [r2, #4]
 8005cbe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005cc2:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8005cc4:	f244 7310 	movw	r3, #18192	; 0x4710
 8005cc8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ccc:	f244 7210 	movw	r2, #18192	; 0x4710
 8005cd0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005cd4:	68d2      	ldr	r2, [r2, #12]
 8005cd6:	f022 0201 	bic.w	r2, r2, #1
 8005cda:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8005cdc:	f244 7310 	movw	r3, #18192	; 0x4710
 8005ce0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ce4:	f244 7210 	movw	r2, #18192	; 0x4710
 8005ce8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005cec:	6852      	ldr	r2, [r2, #4]
 8005cee:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005cf2:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8005cf4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005cf8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005cfc:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8005d00:	f2c0 024c 	movt	r2, #76	; 0x4c
 8005d04:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8005d06:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005d0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005d0e:	f04f 0200 	mov.w	r2, #0
 8005d12:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d14:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005d18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005d1c:	f04f 0205 	mov.w	r2, #5
 8005d20:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8005d22:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d26:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005d30:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005d34:	d008      	beq.n	8005d48 <SystemClockSetup+0x10c>
 8005d36:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005d3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005d3e:	689a      	ldr	r2, [r3, #8]
 8005d40:	f240 13f3 	movw	r3, #499	; 0x1f3
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d8ec      	bhi.n	8005d22 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8005d48:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005d4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005d50:	f24e 0210 	movw	r2, #57360	; 0xe010
 8005d54:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005d58:	6812      	ldr	r2, [r2, #0]
 8005d5a:	f022 0201 	bic.w	r2, r2, #1
 8005d5e:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8005d60:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005d6e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005d72:	d002      	beq.n	8005d7a <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8005d74:	f04f 0300 	mov.w	r3, #0
 8005d78:	e1c0      	b.n	80060fc <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8005d7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 0304 	and.w	r3, r3, #4
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f040 81b5 	bne.w	80060f8 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8005d8e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005d92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d00b      	beq.n	8005db8 <SystemClockSetup+0x17c>
 8005da0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005da4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005da8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005dac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005db0:	68d2      	ldr	r2, [r2, #12]
 8005db2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005db6:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8005db8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005dbc:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8005dc0:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	f649 7381 	movw	r3, #40833	; 0x9f81
 8005dc8:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8005dcc:	fba3 1302 	umull	r1, r3, r3, r2
 8005dd0:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8005dd4:	f103 33ff 	add.w	r3, r3, #4294967295
 8005dd8:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005dda:	f244 7310 	movw	r3, #18192	; 0x4710
 8005dde:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005de2:	f244 7210 	movw	r2, #18192	; 0x4710
 8005de6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005dea:	6852      	ldr	r2, [r2, #4]
 8005dec:	f042 0201 	orr.w	r2, r2, #1
 8005df0:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8005df2:	f244 7310 	movw	r3, #18192	; 0x4710
 8005df6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005dfa:	f244 7210 	movw	r2, #18192	; 0x4710
 8005dfe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e02:	6852      	ldr	r2, [r2, #4]
 8005e04:	f042 0210 	orr.w	r2, r2, #16
 8005e08:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8005e0a:	f244 7210 	movw	r2, #18192	; 0x4710
 8005e0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8005e18:	f644 7301 	movw	r3, #20225	; 0x4f01
 8005e1c:	f2c0 1300 	movt	r3, #256	; 0x100
 8005e20:	430b      	orrs	r3, r1
 8005e22:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8005e24:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e28:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e2c:	f244 7210 	movw	r2, #18192	; 0x4710
 8005e30:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e34:	6852      	ldr	r2, [r2, #4]
 8005e36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e3a:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8005e3c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e44:	f244 7210 	movw	r2, #18192	; 0x4710
 8005e48:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e4c:	6852      	ldr	r2, [r2, #4]
 8005e4e:	f022 0210 	bic.w	r2, r2, #16
 8005e52:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8005e54:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e5c:	f244 7210 	movw	r2, #18192	; 0x4710
 8005e60:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e64:	6852      	ldr	r2, [r2, #4]
 8005e66:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005e6a:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8005e6c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005e70:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e74:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8005e78:	f2c0 024c 	movt	r2, #76	; 0x4c
 8005e7c:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8005e7e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005e82:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e86:	f04f 0200 	mov.w	r2, #0
 8005e8a:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e8c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005e90:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e94:	f04f 0205 	mov.w	r2, #5
 8005e98:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8005e9a:	bf00      	nop
 8005e9c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005ea0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0304 	and.w	r3, r3, #4
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d108      	bne.n	8005ec0 <SystemClockSetup+0x284>
 8005eae:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005eb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005eb6:	689a      	ldr	r2, [r3, #8]
 8005eb8:	f240 13f3 	movw	r3, #499	; 0x1f3
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d8ed      	bhi.n	8005e9c <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8005ec0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005ec4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005ec8:	f24e 0210 	movw	r2, #57360	; 0xe010
 8005ecc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005ed0:	6812      	ldr	r2, [r2, #0]
 8005ed2:	f022 0201 	bic.w	r2, r2, #1
 8005ed6:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8005ed8:	f244 7310 	movw	r3, #18192	; 0x4710
 8005edc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0304 	and.w	r3, r3, #4
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d04e      	beq.n	8005f88 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005eea:	f244 7310 	movw	r3, #18192	; 0x4710
 8005eee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ef2:	f244 7210 	movw	r2, #18192	; 0x4710
 8005ef6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005efa:	6852      	ldr	r2, [r2, #4]
 8005efc:	f022 0201 	bic.w	r2, r2, #1
 8005f00:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8005f02:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005f06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f0a:	f04f 0200 	mov.w	r2, #0
 8005f0e:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8005f10:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005f14:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8005f1e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005f22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f26:	f04f 0200 	mov.w	r2, #0
 8005f2a:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8005f2c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005f30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f34:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005f38:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f3c:	68d2      	ldr	r2, [r2, #12]
 8005f3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005f42:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8005f44:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f4c:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f50:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f54:	6852      	ldr	r2, [r2, #4]
 8005f56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f5a:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8005f5c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f60:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f64:	f240 5245 	movw	r2, #1349	; 0x545
 8005f68:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8005f6a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f72:	f04f 0200 	mov.w	r2, #0
 8005f76:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f78:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f7c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f80:	f04f 0205 	mov.w	r2, #5
 8005f84:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8005f86:	e002      	b.n	8005f8e <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8005f88:	f04f 0300 	mov.w	r3, #0
 8005f8c:	e0b6      	b.n	80060fc <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8005f8e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f92:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	2b63      	cmp	r3, #99	; 0x63
 8005f9a:	d8f8      	bhi.n	8005f8e <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8005f9c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005fa0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fa4:	f24e 0210 	movw	r2, #57360	; 0xe010
 8005fa8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005fac:	6812      	ldr	r2, [r2, #0]
 8005fae:	f022 0201 	bic.w	r2, r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8005fb4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005fb8:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8005fbc:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8005fc4:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8005fc8:	f2c0 131e 	movt	r3, #286	; 0x11e
 8005fcc:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8005fd4:	f103 33ff 	add.w	r3, r3, #4294967295
 8005fd8:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8005fda:	f244 7210 	movw	r2, #18192	; 0x4710
 8005fde:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8005fe8:	f644 7301 	movw	r3, #20225	; 0x4f01
 8005fec:	f2c0 1300 	movt	r3, #256	; 0x100
 8005ff0:	430b      	orrs	r3, r1
 8005ff2:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8005ff4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005ff8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005ffc:	f640 421b 	movw	r2, #3099	; 0xc1b
 8006000:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006002:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006006:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800600a:	f04f 0200 	mov.w	r2, #0
 800600e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006010:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006014:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006018:	f04f 0205 	mov.w	r2, #5
 800601c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 800601e:	bf00      	nop
 8006020:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006024:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	2b63      	cmp	r3, #99	; 0x63
 800602c:	d8f8      	bhi.n	8006020 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800602e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006032:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006036:	f24e 0210 	movw	r2, #57360	; 0xe010
 800603a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800603e:	6812      	ldr	r2, [r2, #0]
 8006040:	f022 0201 	bic.w	r2, r2, #1
 8006044:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8006046:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800604a:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800604e:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8006056:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800605a:	f2c0 03be 	movt	r3, #190	; 0xbe
 800605e:	fba3 1302 	umull	r1, r3, r3, r2
 8006062:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006066:	f103 33ff 	add.w	r3, r3, #4294967295
 800606a:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800606c:	f244 7210 	movw	r2, #18192	; 0x4710
 8006070:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800607a:	f644 7301 	movw	r3, #20225	; 0x4f01
 800607e:	f2c0 1300 	movt	r3, #256	; 0x100
 8006082:	430b      	orrs	r3, r1
 8006084:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8006086:	f24e 0310 	movw	r3, #57360	; 0xe010
 800608a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800608e:	f241 3223 	movw	r2, #4899	; 0x1323
 8006092:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006094:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006098:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800609c:	f04f 0200 	mov.w	r2, #0
 80060a0:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80060a2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060aa:	f04f 0205 	mov.w	r2, #5
 80060ae:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 80060b0:	bf00      	nop
 80060b2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	2b63      	cmp	r3, #99	; 0x63
 80060be:	d8f8      	bhi.n	80060b2 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80060c0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060c8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80060cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80060d0:	6812      	ldr	r2, [r2, #0]
 80060d2:	f022 0201 	bic.w	r2, r2, #1
 80060d6:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80060d8:	f244 7310 	movw	r3, #18192	; 0x4710
 80060dc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060e0:	f644 7201 	movw	r2, #20225	; 0x4f01
 80060e4:	f2c0 1203 	movt	r2, #259	; 0x103
 80060e8:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80060ea:	f244 1360 	movw	r3, #16736	; 0x4160
 80060ee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060f2:	f04f 0205 	mov.w	r2, #5
 80060f6:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 80060f8:	f04f 0301 	mov.w	r3, #1

}
 80060fc:	4618      	mov	r0, r3
 80060fe:	f107 0708 	add.w	r7, r7, #8
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop

08006108 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	4603      	mov	r3, r0
 8006110:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8006112:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8006116:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800611a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800611e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8006122:	79f9      	ldrb	r1, [r7, #7]
 8006124:	f001 011f 	and.w	r1, r1, #31
 8006128:	f04f 0001 	mov.w	r0, #1
 800612c:	fa00 f101 	lsl.w	r1, r0, r1
 8006130:	f102 0220 	add.w	r2, r2, #32
 8006134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8006138:	f107 070c 	add.w	r7, r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	bc80      	pop	{r7}
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop

08006144 <NVIC002_DisableIRQ>:
 *    NVIC002_DisableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_DisableIRQ (const NVIC002_HandleType *const Handle) {
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
    NVIC_DisableIRQ((IRQn_Type)(Handle->NodeID));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	b2db      	uxtb	r3, r3
 8006152:	b25b      	sxtb	r3, r3
 8006154:	4618      	mov	r0, r3
 8006156:	f7ff ffd7 	bl	8006108 <NVIC_DisableIRQ>
}
 800615a:	f107 0708 	add.w	r7, r7, #8
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	0000      	movs	r0, r0
	...

08006168 <CCU42_0_IRQHandler>:
extern uint32_t undef_error;
extern uint32_t timeout_count;
///DEBUG///

void AttControl_TIMER_ISR(void)
{
 8006168:	b5b0      	push	{r4, r5, r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af04      	add	r7, sp, #16
	GetAngles(YPR,&yoffset);
 800616e:	f241 0048 	movw	r0, #4168	; 0x1048
 8006172:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006176:	f640 415c 	movw	r1, #3164	; 0xc5c
 800617a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800617e:	f7fb fceb 	bl	8001b58 <GetAngles>
	GetRCData(&powerD, &yawD_dot, &pitchD, &rollD);
 8006182:	f640 4090 	movw	r0, #3216	; 0xc90
 8006186:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800618a:	f640 4194 	movw	r1, #3220	; 0xc94
 800618e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006192:	f640 4298 	movw	r2, #3224	; 0xc98
 8006196:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800619a:	f640 439c 	movw	r3, #3228	; 0xc9c
 800619e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061a2:	f7fe fab5 	bl	8004710 <GetRCData>

	uint32_t Now = millis();
 80061a6:	f7fa fb75 	bl	8000894 <millis>
 80061aa:	60b8      	str	r0, [r7, #8]
	float dt = ((Now - timePrev)/1000.0f);
 80061ac:	f640 43ac 	movw	r3, #3244	; 0xcac
 80061b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68ba      	ldr	r2, [r7, #8]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	ee07 3a90 	vmov	s15, r3
 80061be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80061c2:	eddf 7aa7 	vldr	s15, [pc, #668]	; 8006460 <CCU42_0_IRQHandler+0x2f8>
 80061c6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80061ca:	edc7 7a01 	vstr	s15, [r7, #4]
	timePrev = Now;
 80061ce:	f640 43ac 	movw	r3, #3244	; 0xcac
 80061d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	601a      	str	r2, [r3, #0]

	// filter
	float delta_yaw = YPR[0]-yaw;
 80061da:	f241 0348 	movw	r3, #4168	; 0x1048
 80061de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061e2:	ed93 7a00 	vldr	s14, [r3]
 80061e6:	f640 43a0 	movw	r3, #3232	; 0xca0
 80061ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061ee:	edd3 7a00 	vldr	s15, [r3]
 80061f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061f6:	edc7 7a03 	vstr	s15, [r7, #12]
	if (delta_yaw >= 180.0)
 80061fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80061fe:	eddf 7a99 	vldr	s15, [pc, #612]	; 8006464 <CCU42_0_IRQHandler+0x2fc>
 8006202:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800620a:	db07      	blt.n	800621c <CCU42_0_IRQHandler+0xb4>
		delta_yaw-=360;
 800620c:	ed97 7a03 	vldr	s14, [r7, #12]
 8006210:	eddf 7a95 	vldr	s15, [pc, #596]	; 8006468 <CCU42_0_IRQHandler+0x300>
 8006214:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006218:	edc7 7a03 	vstr	s15, [r7, #12]
	if (delta_yaw <= -180.0)
 800621c:	ed97 7a03 	vldr	s14, [r7, #12]
 8006220:	eddf 7a92 	vldr	s15, [pc, #584]	; 800646c <CCU42_0_IRQHandler+0x304>
 8006224:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800622c:	d807      	bhi.n	800623e <CCU42_0_IRQHandler+0xd6>
		delta_yaw+=360;
 800622e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006232:	eddf 7a8d 	vldr	s15, [pc, #564]	; 8006468 <CCU42_0_IRQHandler+0x300>
 8006236:	ee77 7a27 	vadd.f32	s15, s14, s15
 800623a:	edc7 7a03 	vstr	s15, [r7, #12]

	yaw+=0.3*delta_yaw;
 800623e:	f640 43a0 	movw	r3, #3232	; 0xca0
 8006242:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4618      	mov	r0, r3
 800624a:	f013 fc1d 	bl	8019a88 <__aeabi_f2d>
 800624e:	4604      	mov	r4, r0
 8006250:	460d      	mov	r5, r1
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f013 fc18 	bl	8019a88 <__aeabi_f2d>
 8006258:	4602      	mov	r2, r0
 800625a:	460b      	mov	r3, r1
 800625c:	4610      	mov	r0, r2
 800625e:	4619      	mov	r1, r3
 8006260:	a37d      	add	r3, pc, #500	; (adr r3, 8006458 <CCU42_0_IRQHandler+0x2f0>)
 8006262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006266:	f013 fc63 	bl	8019b30 <__aeabi_dmul>
 800626a:	4602      	mov	r2, r0
 800626c:	460b      	mov	r3, r1
 800626e:	4620      	mov	r0, r4
 8006270:	4629      	mov	r1, r5
 8006272:	f013 faab 	bl	80197cc <__adddf3>
 8006276:	4602      	mov	r2, r0
 8006278:	460b      	mov	r3, r1
 800627a:	4610      	mov	r0, r2
 800627c:	4619      	mov	r1, r3
 800627e:	f013 ff19 	bl	801a0b4 <__aeabi_d2f>
 8006282:	4602      	mov	r2, r0
 8006284:	f640 43a0 	movw	r3, #3232	; 0xca0
 8006288:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800628c:	601a      	str	r2, [r3, #0]
	if (yaw >= 180.0)
 800628e:	f640 43a0 	movw	r3, #3232	; 0xca0
 8006292:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006296:	ed93 7a00 	vldr	s14, [r3]
 800629a:	eddf 7a72 	vldr	s15, [pc, #456]	; 8006464 <CCU42_0_IRQHandler+0x2fc>
 800629e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062a6:	db0f      	blt.n	80062c8 <CCU42_0_IRQHandler+0x160>
		yaw-=360;
 80062a8:	f640 43a0 	movw	r3, #3232	; 0xca0
 80062ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062b0:	ed93 7a00 	vldr	s14, [r3]
 80062b4:	eddf 7a6c 	vldr	s15, [pc, #432]	; 8006468 <CCU42_0_IRQHandler+0x300>
 80062b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062bc:	f640 43a0 	movw	r3, #3232	; 0xca0
 80062c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062c4:	edc3 7a00 	vstr	s15, [r3]
	if (yaw <= -180.0)
 80062c8:	f640 43a0 	movw	r3, #3232	; 0xca0
 80062cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062d0:	ed93 7a00 	vldr	s14, [r3]
 80062d4:	eddf 7a65 	vldr	s15, [pc, #404]	; 800646c <CCU42_0_IRQHandler+0x304>
 80062d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062e0:	d80f      	bhi.n	8006302 <CCU42_0_IRQHandler+0x19a>
		yaw+=360;
 80062e2:	f640 43a0 	movw	r3, #3232	; 0xca0
 80062e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062ea:	ed93 7a00 	vldr	s14, [r3]
 80062ee:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8006468 <CCU42_0_IRQHandler+0x300>
 80062f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062f6:	f640 43a0 	movw	r3, #3232	; 0xca0
 80062fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062fe:	edc3 7a00 	vstr	s15, [r3]

	//derive
	delta_yaw=yaw-yaw_old;
 8006302:	f640 43a0 	movw	r3, #3232	; 0xca0
 8006306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800630a:	ed93 7a00 	vldr	s14, [r3]
 800630e:	f640 43a4 	movw	r3, #3236	; 0xca4
 8006312:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006316:	edd3 7a00 	vldr	s15, [r3]
 800631a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800631e:	edc7 7a03 	vstr	s15, [r7, #12]
	if (delta_yaw >= 180.0)
 8006322:	ed97 7a03 	vldr	s14, [r7, #12]
 8006326:	eddf 7a4f 	vldr	s15, [pc, #316]	; 8006464 <CCU42_0_IRQHandler+0x2fc>
 800632a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800632e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006332:	db07      	blt.n	8006344 <CCU42_0_IRQHandler+0x1dc>
		delta_yaw-=360;
 8006334:	ed97 7a03 	vldr	s14, [r7, #12]
 8006338:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8006468 <CCU42_0_IRQHandler+0x300>
 800633c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006340:	edc7 7a03 	vstr	s15, [r7, #12]
	if (delta_yaw <= -180.0)
 8006344:	ed97 7a03 	vldr	s14, [r7, #12]
 8006348:	eddf 7a48 	vldr	s15, [pc, #288]	; 800646c <CCU42_0_IRQHandler+0x304>
 800634c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006354:	d807      	bhi.n	8006366 <CCU42_0_IRQHandler+0x1fe>
		delta_yaw+=360;
 8006356:	ed97 7a03 	vldr	s14, [r7, #12]
 800635a:	eddf 7a43 	vldr	s15, [pc, #268]	; 8006468 <CCU42_0_IRQHandler+0x300>
 800635e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006362:	edc7 7a03 	vstr	s15, [r7, #12]
	yaw_dot=delta_yaw/dt;
 8006366:	ed97 7a03 	vldr	s14, [r7, #12]
 800636a:	edd7 7a01 	vldr	s15, [r7, #4]
 800636e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8006372:	f640 43a8 	movw	r3, #3240	; 0xca8
 8006376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800637a:	edc3 7a00 	vstr	s15, [r3]

	yaw_old=yaw;
 800637e:	f640 43a0 	movw	r3, #3232	; 0xca0
 8006382:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	f640 43a4 	movw	r3, #3236	; 0xca4
 800638c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006390:	601a      	str	r2, [r3, #0]

	//yaw control
	AngleRateController(&yawD_dot, &yaw_dot, &P_yaw, &u_yaw_dot);
 8006392:	f640 4094 	movw	r0, #3220	; 0xc94
 8006396:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800639a:	f640 41a8 	movw	r1, #3240	; 0xca8
 800639e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80063a2:	f640 22fc 	movw	r2, #2812	; 0xafc
 80063a6:	f6c0 0202 	movt	r2, #2050	; 0x802
 80063aa:	f640 4384 	movw	r3, #3204	; 0xc84
 80063ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063b2:	f7fe fd3d 	bl	8004e30 <AngleRateController>
	//AngleController(&yawD_dot, &yaw_dot, CONTROL_ORDER, a_yaw, b_yaw, x_yaw, &u_yaw_dot);
	//pitch control
	AngleController(&pitchD, &YPR[1], CONTROL_ORDER, a_pitch, b_pitch, x_pitch, &u_pitch);
 80063b6:	f241 035c 	movw	r3, #4188	; 0x105c
 80063ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	f241 0388 	movw	r3, #4232	; 0x1088
 80063c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063c8:	9301      	str	r3, [sp, #4]
 80063ca:	f640 4388 	movw	r3, #3208	; 0xc88
 80063ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063d2:	9302      	str	r3, [sp, #8]
 80063d4:	f640 4098 	movw	r0, #3224	; 0xc98
 80063d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063dc:	4924      	ldr	r1, [pc, #144]	; (8006470 <CCU42_0_IRQHandler+0x308>)
 80063de:	f04f 0202 	mov.w	r2, #2
 80063e2:	f640 73c8 	movw	r3, #4040	; 0xfc8
 80063e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063ea:	f7fe fc79 	bl	8004ce0 <AngleController>
	//roll control
	AngleController(&rollD, &YPR[2], CONTROL_ORDER, a_roll, b_roll, x_roll, &u_roll);
 80063ee:	f640 73d8 	movw	r3, #4056	; 0xfd8
 80063f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063f6:	9300      	str	r3, [sp, #0]
 80063f8:	f241 036c 	movw	r3, #4204	; 0x106c
 80063fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006400:	9301      	str	r3, [sp, #4]
 8006402:	f640 438c 	movw	r3, #3212	; 0xc8c
 8006406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800640a:	9302      	str	r3, [sp, #8]
 800640c:	f640 409c 	movw	r0, #3228	; 0xc9c
 8006410:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006414:	4917      	ldr	r1, [pc, #92]	; (8006474 <CCU42_0_IRQHandler+0x30c>)
 8006416:	f04f 0202 	mov.w	r2, #2
 800641a:	f241 0374 	movw	r3, #4212	; 0x1074
 800641e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006422:	f7fe fc5d 	bl	8004ce0 <AngleController>

	counter_main++;
 8006426:	f640 5318 	movw	r3, #3352	; 0xd18
 800642a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800642e:	881b      	ldrh	r3, [r3, #0]
 8006430:	f103 0301 	add.w	r3, r3, #1
 8006434:	b29a      	uxth	r2, r3
 8006436:	f640 5318 	movw	r3, #3352	; 0xd18
 800643a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800643e:	801a      	strh	r2, [r3, #0]
	newvalue=1;
 8006440:	f640 4380 	movw	r3, #3200	; 0xc80
 8006444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006448:	f04f 0201 	mov.w	r2, #1
 800644c:	701a      	strb	r2, [r3, #0]
}
 800644e:	f107 0710 	add.w	r7, r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bdb0      	pop	{r4, r5, r7, pc}
 8006456:	bf00      	nop
 8006458:	33333333 	.word	0x33333333
 800645c:	3fd33333 	.word	0x3fd33333
 8006460:	447a0000 	.word	0x447a0000
 8006464:	43340000 	.word	0x43340000
 8006468:	43b40000 	.word	0x43b40000
 800646c:	c3340000 	.word	0xc3340000
 8006470:	2000104c 	.word	0x2000104c
 8006474:	20001050 	.word	0x20001050

08006478 <Initialize>:

void Initialize()
{
 8006478:	b580      	push	{r7, lr}
 800647a:	af00      	add	r7, sp, #0

	NVIC002_DisableIRQ(&ESC_UART_RX_NVIC_Handle);
 800647c:	f241 2080 	movw	r0, #4736	; 0x1280
 8006480:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006484:	f7ff fe5e 	bl	8006144 <NVIC002_DisableIRQ>

	//Stop Monitoring-Timer
	PWMSP001_Stop(&Monitoring_Timer);
 8006488:	f241 1058 	movw	r0, #4440	; 0x1158
 800648c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006490:	f00a f958 	bl	8010744 <PWMSP001_Stop>

    // initialize device
	MPU9150_Setup();
 8006494:	f7fa fa36 	bl	8000904 <MPU9150_Setup>

	delay(1000);   //Delay 4000?
 8006498:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800649c:	f7fa f9e0 	bl	8000860 <delay>

    // initilize controller polynomials
	b_roll[0]=P_roll-I_roll*T-P_roll*N_roll*T+N_roll*I_roll*T*T+D_roll*N_roll;
 80064a0:	f640 23dc 	movw	r3, #2780	; 0xadc
 80064a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80064a8:	ed93 7a00 	vldr	s14, [r3]
 80064ac:	f640 23e0 	movw	r3, #2784	; 0xae0
 80064b0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80064b4:	edd3 6a00 	vldr	s13, [r3]
 80064b8:	f640 23d8 	movw	r3, #2776	; 0xad8
 80064bc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80064c0:	edd3 7a00 	vldr	s15, [r3]
 80064c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80064cc:	f640 23dc 	movw	r3, #2780	; 0xadc
 80064d0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80064d4:	edd3 6a00 	vldr	s13, [r3]
 80064d8:	f640 23e8 	movw	r3, #2792	; 0xae8
 80064dc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80064e0:	edd3 7a00 	vldr	s15, [r3]
 80064e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80064e8:	f640 23d8 	movw	r3, #2776	; 0xad8
 80064ec:	f6c0 0302 	movt	r3, #2050	; 0x802
 80064f0:	edd3 7a00 	vldr	s15, [r3]
 80064f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80064fc:	f640 23e8 	movw	r3, #2792	; 0xae8
 8006500:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006504:	edd3 6a00 	vldr	s13, [r3]
 8006508:	f640 23e0 	movw	r3, #2784	; 0xae0
 800650c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006510:	edd3 7a00 	vldr	s15, [r3]
 8006514:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006518:	f640 23d8 	movw	r3, #2776	; 0xad8
 800651c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006520:	edd3 7a00 	vldr	s15, [r3]
 8006524:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006528:	f640 23d8 	movw	r3, #2776	; 0xad8
 800652c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006530:	edd3 7a00 	vldr	s15, [r3]
 8006534:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006538:	ee37 7a27 	vadd.f32	s14, s14, s15
 800653c:	f640 23e4 	movw	r3, #2788	; 0xae4
 8006540:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006544:	edd3 6a00 	vldr	s13, [r3]
 8006548:	f640 23e8 	movw	r3, #2792	; 0xae8
 800654c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006550:	edd3 7a00 	vldr	s15, [r3]
 8006554:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006558:	ee77 7a27 	vadd.f32	s15, s14, s15
 800655c:	f640 73d8 	movw	r3, #4056	; 0xfd8
 8006560:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006564:	edc3 7a00 	vstr	s15, [r3]
	b_roll[1]=I_roll*T-2*P_roll+P_roll*N_roll*T-2*D_roll*N_roll;
 8006568:	f640 23e0 	movw	r3, #2784	; 0xae0
 800656c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006570:	ed93 7a00 	vldr	s14, [r3]
 8006574:	f640 23d8 	movw	r3, #2776	; 0xad8
 8006578:	f6c0 0302 	movt	r3, #2050	; 0x802
 800657c:	edd3 7a00 	vldr	s15, [r3]
 8006580:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006584:	f640 23dc 	movw	r3, #2780	; 0xadc
 8006588:	f6c0 0302 	movt	r3, #2050	; 0x802
 800658c:	edd3 7a00 	vldr	s15, [r3]
 8006590:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006594:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006598:	f640 23dc 	movw	r3, #2780	; 0xadc
 800659c:	f6c0 0302 	movt	r3, #2050	; 0x802
 80065a0:	edd3 6a00 	vldr	s13, [r3]
 80065a4:	f640 23e8 	movw	r3, #2792	; 0xae8
 80065a8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80065ac:	edd3 7a00 	vldr	s15, [r3]
 80065b0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80065b4:	f640 23d8 	movw	r3, #2776	; 0xad8
 80065b8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80065bc:	edd3 7a00 	vldr	s15, [r3]
 80065c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80065c8:	f640 23e4 	movw	r3, #2788	; 0xae4
 80065cc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80065d0:	edd3 7a00 	vldr	s15, [r3]
 80065d4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80065d8:	f640 23e8 	movw	r3, #2792	; 0xae8
 80065dc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80065e0:	edd3 7a00 	vldr	s15, [r3]
 80065e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065ec:	f640 73d8 	movw	r3, #4056	; 0xfd8
 80065f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065f4:	edc3 7a01 	vstr	s15, [r3, #4]
	b_roll[2]=P_roll+D_roll*N_roll;
 80065f8:	f640 23e4 	movw	r3, #2788	; 0xae4
 80065fc:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006600:	ed93 7a00 	vldr	s14, [r3]
 8006604:	f640 23e8 	movw	r3, #2792	; 0xae8
 8006608:	f6c0 0302 	movt	r3, #2050	; 0x802
 800660c:	edd3 7a00 	vldr	s15, [r3]
 8006610:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006614:	f640 23dc 	movw	r3, #2780	; 0xadc
 8006618:	f6c0 0302 	movt	r3, #2050	; 0x802
 800661c:	edd3 7a00 	vldr	s15, [r3]
 8006620:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006624:	f640 73d8 	movw	r3, #4056	; 0xfd8
 8006628:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800662c:	edc3 7a02 	vstr	s15, [r3, #8]
	a_roll[0]=1-N_roll*T;
 8006630:	f640 23e8 	movw	r3, #2792	; 0xae8
 8006634:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006638:	ed93 7a00 	vldr	s14, [r3]
 800663c:	f640 23d8 	movw	r3, #2776	; 0xad8
 8006640:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006644:	edd3 7a00 	vldr	s15, [r3]
 8006648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800664c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8006650:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006654:	f241 0374 	movw	r3, #4212	; 0x1074
 8006658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800665c:	edc3 7a00 	vstr	s15, [r3]
	a_roll[1]=N_roll*T-2;
 8006660:	f640 23e8 	movw	r3, #2792	; 0xae8
 8006664:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006668:	ed93 7a00 	vldr	s14, [r3]
 800666c:	f640 23d8 	movw	r3, #2776	; 0xad8
 8006670:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006674:	edd3 7a00 	vldr	s15, [r3]
 8006678:	ee27 7a27 	vmul.f32	s14, s14, s15
 800667c:	eef0 7a00 	vmov.f32	s15, #0
 8006680:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006684:	f241 0374 	movw	r3, #4212	; 0x1074
 8006688:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800668c:	edc3 7a01 	vstr	s15, [r3, #4]

	b_pitch[0]=P_pitch-I_pitch*T-P_pitch*N_pitch*T+N_pitch*I_pitch*T*T+D_pitch*N_pitch;
 8006690:	f640 23ec 	movw	r3, #2796	; 0xaec
 8006694:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006698:	ed93 7a00 	vldr	s14, [r3]
 800669c:	f640 23f0 	movw	r3, #2800	; 0xaf0
 80066a0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066a4:	edd3 6a00 	vldr	s13, [r3]
 80066a8:	f640 23d8 	movw	r3, #2776	; 0xad8
 80066ac:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066b0:	edd3 7a00 	vldr	s15, [r3]
 80066b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80066bc:	f640 23ec 	movw	r3, #2796	; 0xaec
 80066c0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066c4:	edd3 6a00 	vldr	s13, [r3]
 80066c8:	f640 23f8 	movw	r3, #2808	; 0xaf8
 80066cc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066d0:	edd3 7a00 	vldr	s15, [r3]
 80066d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80066d8:	f640 23d8 	movw	r3, #2776	; 0xad8
 80066dc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066e0:	edd3 7a00 	vldr	s15, [r3]
 80066e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80066ec:	f640 23f8 	movw	r3, #2808	; 0xaf8
 80066f0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066f4:	edd3 6a00 	vldr	s13, [r3]
 80066f8:	f640 23f0 	movw	r3, #2800	; 0xaf0
 80066fc:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006700:	edd3 7a00 	vldr	s15, [r3]
 8006704:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006708:	f640 23d8 	movw	r3, #2776	; 0xad8
 800670c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006710:	edd3 7a00 	vldr	s15, [r3]
 8006714:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006718:	f640 23d8 	movw	r3, #2776	; 0xad8
 800671c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006720:	edd3 7a00 	vldr	s15, [r3]
 8006724:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006728:	ee37 7a27 	vadd.f32	s14, s14, s15
 800672c:	f640 23f4 	movw	r3, #2804	; 0xaf4
 8006730:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006734:	edd3 6a00 	vldr	s13, [r3]
 8006738:	f640 23f8 	movw	r3, #2808	; 0xaf8
 800673c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006740:	edd3 7a00 	vldr	s15, [r3]
 8006744:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006748:	ee77 7a27 	vadd.f32	s15, s14, s15
 800674c:	f241 035c 	movw	r3, #4188	; 0x105c
 8006750:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006754:	edc3 7a00 	vstr	s15, [r3]
	b_pitch[1]=I_pitch*T-2*P_pitch+P_pitch*N_pitch*T-2*D_pitch*N_pitch;
 8006758:	f640 23f0 	movw	r3, #2800	; 0xaf0
 800675c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006760:	ed93 7a00 	vldr	s14, [r3]
 8006764:	f640 23d8 	movw	r3, #2776	; 0xad8
 8006768:	f6c0 0302 	movt	r3, #2050	; 0x802
 800676c:	edd3 7a00 	vldr	s15, [r3]
 8006770:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006774:	f640 23ec 	movw	r3, #2796	; 0xaec
 8006778:	f6c0 0302 	movt	r3, #2050	; 0x802
 800677c:	edd3 7a00 	vldr	s15, [r3]
 8006780:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006784:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006788:	f640 23ec 	movw	r3, #2796	; 0xaec
 800678c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006790:	edd3 6a00 	vldr	s13, [r3]
 8006794:	f640 23f8 	movw	r3, #2808	; 0xaf8
 8006798:	f6c0 0302 	movt	r3, #2050	; 0x802
 800679c:	edd3 7a00 	vldr	s15, [r3]
 80067a0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80067a4:	f640 23d8 	movw	r3, #2776	; 0xad8
 80067a8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067ac:	edd3 7a00 	vldr	s15, [r3]
 80067b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067b8:	f640 23f4 	movw	r3, #2804	; 0xaf4
 80067bc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067c0:	edd3 7a00 	vldr	s15, [r3]
 80067c4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80067c8:	f640 23f8 	movw	r3, #2808	; 0xaf8
 80067cc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067d0:	edd3 7a00 	vldr	s15, [r3]
 80067d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067dc:	f241 035c 	movw	r3, #4188	; 0x105c
 80067e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067e4:	edc3 7a01 	vstr	s15, [r3, #4]
	b_pitch[2]=P_pitch+D_pitch*N_pitch;
 80067e8:	f640 23f4 	movw	r3, #2804	; 0xaf4
 80067ec:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067f0:	ed93 7a00 	vldr	s14, [r3]
 80067f4:	f640 23f8 	movw	r3, #2808	; 0xaf8
 80067f8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067fc:	edd3 7a00 	vldr	s15, [r3]
 8006800:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006804:	f640 23ec 	movw	r3, #2796	; 0xaec
 8006808:	f6c0 0302 	movt	r3, #2050	; 0x802
 800680c:	edd3 7a00 	vldr	s15, [r3]
 8006810:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006814:	f241 035c 	movw	r3, #4188	; 0x105c
 8006818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800681c:	edc3 7a02 	vstr	s15, [r3, #8]
	a_pitch[0]=1-N_pitch*T;
 8006820:	f640 23f8 	movw	r3, #2808	; 0xaf8
 8006824:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006828:	ed93 7a00 	vldr	s14, [r3]
 800682c:	f640 23d8 	movw	r3, #2776	; 0xad8
 8006830:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006834:	edd3 7a00 	vldr	s15, [r3]
 8006838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800683c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8006840:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006844:	f640 73c8 	movw	r3, #4040	; 0xfc8
 8006848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800684c:	edc3 7a00 	vstr	s15, [r3]
	a_pitch[1]=N_pitch*T-2;
 8006850:	f640 23f8 	movw	r3, #2808	; 0xaf8
 8006854:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006858:	ed93 7a00 	vldr	s14, [r3]
 800685c:	f640 23d8 	movw	r3, #2776	; 0xad8
 8006860:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006864:	edd3 7a00 	vldr	s15, [r3]
 8006868:	ee27 7a27 	vmul.f32	s14, s14, s15
 800686c:	eef0 7a00 	vmov.f32	s15, #0
 8006870:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006874:	f640 73c8 	movw	r3, #4040	; 0xfc8
 8006878:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800687c:	edc3 7a01 	vstr	s15, [r3, #4]

	WatchRC_Init(); //Initialize RC watchdog
 8006880:	f7fd ff14 	bl	80046ac <WatchRC_Init>

	UART001_WriteDataBytes(&ESC_UART_Handle, DaisyTransmit, 12);

	#endif

	PWMSP001_Start(&AttControl_Timer);
 8006884:	f241 00c8 	movw	r0, #4296	; 0x10c8
 8006888:	f6c0 0002 	movt	r0, #2050	; 0x802
 800688c:	f009 fe98 	bl	80105c0 <PWMSP001_Start>
}
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	0000      	movs	r0, r0
	...

08006898 <main>:

int main(void)
{
 8006898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800689c:	b090      	sub	sp, #64	; 0x40
 800689e:	af06      	add	r7, sp, #24


	Control_P0_9(OUTPUT_PP_GP, VERYSTRONG);
 80068a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80068a8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80068ac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80068b0:	6992      	ldr	r2, [r2, #24]
 80068b2:	f422 4278 	bic.w	r2, r2, #63488	; 0xf800
 80068b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068ba:	619a      	str	r2, [r3, #24]
 80068bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068c0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80068c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80068c8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80068cc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80068ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80068d2:	645a      	str	r2, [r3, #68]	; 0x44
	Control_P3_2(OUTPUT_PP_GP, VERYSTRONG);
 80068d4:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80068d8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80068dc:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 80068e0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80068e4:	6912      	ldr	r2, [r2, #16]
 80068e6:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 80068ea:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80068ee:	611a      	str	r2, [r3, #16]
 80068f0:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80068f4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80068f8:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 80068fc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006900:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006902:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006906:	641a      	str	r2, [r3, #64]	; 0x40
	Control_P3_1(OUTPUT_PP_GP, VERYSTRONG);
 8006908:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 800690c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006910:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8006914:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006918:	6912      	ldr	r2, [r2, #16]
 800691a:	f422 4278 	bic.w	r2, r2, #63488	; 0xf800
 800691e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006922:	611a      	str	r2, [r3, #16]
 8006924:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8006928:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800692c:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8006930:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006934:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006936:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800693a:	641a      	str	r2, [r3, #64]	; 0x40
	Control_P3_0(OUTPUT_PP_GP, VERYSTRONG);
 800693c:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8006940:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006944:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8006948:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800694c:	6912      	ldr	r2, [r2, #16]
 800694e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8006952:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006956:	611a      	str	r2, [r3, #16]
 8006958:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 800695c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006960:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8006964:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006968:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800696a:	f022 0207 	bic.w	r2, r2, #7
 800696e:	641a      	str	r2, [r3, #64]	; 0x40
	Control_P0_2(OUTPUT_PP_GP, VERYSTRONG);
 8006970:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006974:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006978:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800697c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006980:	6912      	ldr	r2, [r2, #16]
 8006982:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8006986:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800698a:	611a      	str	r2, [r3, #16]
 800698c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006990:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006994:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006998:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800699c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800699e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80069a2:	641a      	str	r2, [r3, #64]	; 0x40
	Control_P0_3(OUTPUT_PP_GP, VERYSTRONG);
 80069a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069a8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80069ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80069b0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80069b4:	6912      	ldr	r2, [r2, #16]
 80069b6:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 80069ba:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80069be:	611a      	str	r2, [r3, #16]
 80069c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069c4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80069c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80069cc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80069d0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80069d2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80069d6:	641a      	str	r2, [r3, #64]	; 0x40
	Control_P2_0(OUTPUT_PP_GP, VERYSTRONG);
 80069d8:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80069dc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80069e0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80069e4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80069e8:	6912      	ldr	r2, [r2, #16]
 80069ea:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80069ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80069f2:	611a      	str	r2, [r3, #16]
 80069f4:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80069f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80069fc:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8006a00:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006a04:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006a06:	f022 0207 	bic.w	r2, r2, #7
 8006a0a:	641a      	str	r2, [r3, #64]	; 0x40
	Control_P2_7(OUTPUT_PP_GP, VERYSTRONG);
 8006a0c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8006a10:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006a14:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8006a18:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006a1c:	6952      	ldr	r2, [r2, #20]
 8006a1e:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006a22:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006a26:	615a      	str	r2, [r3, #20]
 8006a28:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8006a2c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006a30:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8006a34:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006a38:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006a3a:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8006a3e:	641a      	str	r2, [r3, #64]	; 0x40
	SET_P0_2;
 8006a40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a44:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006a48:	f04f 0204 	mov.w	r2, #4
 8006a4c:	605a      	str	r2, [r3, #4]
	SET_P0_3;
 8006a4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a52:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006a56:	f04f 0208 	mov.w	r2, #8
 8006a5a:	605a      	str	r2, [r3, #4]
	SET_P2_0;
 8006a5c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8006a60:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006a64:	f04f 0201 	mov.w	r2, #1
 8006a68:	605a      	str	r2, [r3, #4]
	SET_P2_7;
 8006a6a:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8006a6e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006a72:	f04f 0280 	mov.w	r2, #128	; 0x80
 8006a76:	605a      	str	r2, [r3, #4]

	#ifdef LED_test
	int ortime=0L;
 8006a78:	f04f 0300 	mov.w	r3, #0
 8006a7c:	627b      	str	r3, [r7, #36]	; 0x24
				while(ortime<10){
 8006a7e:	e05f      	b.n	8006b40 <main+0x2a8>

						for (int orcount = 0; orcount<200000; orcount++)__NOP();
 8006a80:	f04f 0300 	mov.w	r3, #0
 8006a84:	623b      	str	r3, [r7, #32]
 8006a86:	e004      	b.n	8006a92 <main+0x1fa>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8006a88:	bf00      	nop
 8006a8a:	6a3b      	ldr	r3, [r7, #32]
 8006a8c:	f103 0301 	add.w	r3, r3, #1
 8006a90:	623b      	str	r3, [r7, #32]
 8006a92:	6a3a      	ldr	r2, [r7, #32]
 8006a94:	f640 533f 	movw	r3, #3391	; 0xd3f
 8006a98:	f2c0 0303 	movt	r3, #3
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	ddf3      	ble.n	8006a88 <main+0x1f0>
						TOGGLE_P3_0;
 8006aa0:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8006aa4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006aa8:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8006aac:	605a      	str	r2, [r3, #4]
						for (int orcount = 0; orcount<200000; orcount++)__NOP();
 8006aae:	f04f 0300 	mov.w	r3, #0
 8006ab2:	61fb      	str	r3, [r7, #28]
 8006ab4:	e004      	b.n	8006ac0 <main+0x228>
 8006ab6:	bf00      	nop
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	f103 0301 	add.w	r3, r3, #1
 8006abe:	61fb      	str	r3, [r7, #28]
 8006ac0:	69fa      	ldr	r2, [r7, #28]
 8006ac2:	f640 533f 	movw	r3, #3391	; 0xd3f
 8006ac6:	f2c0 0303 	movt	r3, #3
 8006aca:	429a      	cmp	r2, r3
 8006acc:	ddf3      	ble.n	8006ab6 <main+0x21e>
						TOGGLE_P3_1;
 8006ace:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8006ad2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006ad6:	f04f 1202 	mov.w	r2, #131074	; 0x20002
 8006ada:	605a      	str	r2, [r3, #4]
						for (int orcount = 0; orcount<200000; orcount++)__NOP();
 8006adc:	f04f 0300 	mov.w	r3, #0
 8006ae0:	61bb      	str	r3, [r7, #24]
 8006ae2:	e004      	b.n	8006aee <main+0x256>
 8006ae4:	bf00      	nop
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	f103 0301 	add.w	r3, r3, #1
 8006aec:	61bb      	str	r3, [r7, #24]
 8006aee:	69ba      	ldr	r2, [r7, #24]
 8006af0:	f640 533f 	movw	r3, #3391	; 0xd3f
 8006af4:	f2c0 0303 	movt	r3, #3
 8006af8:	429a      	cmp	r2, r3
 8006afa:	ddf3      	ble.n	8006ae4 <main+0x24c>
						TOGGLE_P3_2;
 8006afc:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8006b00:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b04:	f04f 1204 	mov.w	r2, #262148	; 0x40004
 8006b08:	605a      	str	r2, [r3, #4]
						for (int orcount = 0; orcount<200000; orcount++)__NOP();
 8006b0a:	f04f 0300 	mov.w	r3, #0
 8006b0e:	617b      	str	r3, [r7, #20]
 8006b10:	e004      	b.n	8006b1c <main+0x284>
 8006b12:	bf00      	nop
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	f103 0301 	add.w	r3, r3, #1
 8006b1a:	617b      	str	r3, [r7, #20]
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	f640 533f 	movw	r3, #3391	; 0xd3f
 8006b22:	f2c0 0303 	movt	r3, #3
 8006b26:	429a      	cmp	r2, r3
 8006b28:	ddf3      	ble.n	8006b12 <main+0x27a>
						TOGGLE_P0_9;
 8006b2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b2e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b32:	f04f 2202 	mov.w	r2, #33554944	; 0x2000200
 8006b36:	605a      	str	r2, [r3, #4]
						ortime++;
 8006b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3a:	f103 0301 	add.w	r3, r3, #1
 8006b3e:	627b      	str	r3, [r7, #36]	; 0x24
	SET_P2_0;
	SET_P2_7;

	#ifdef LED_test
	int ortime=0L;
				while(ortime<10){
 8006b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b42:	2b09      	cmp	r3, #9
 8006b44:	dd9c      	ble.n	8006a80 <main+0x1e8>
	}
	#endif
	////////////////////////Origa and LED test          END     ///////////////


	DAVE_Init();			// Initialization of DAVE Apps
 8006b46:	f00e fb2f 	bl	80151a8 <DAVE_Init>
	Initialize();
 8006b4a:	f7ff fc95 	bl	8006478 <Initialize>

	////////////////////////SET UART PIN to TRISTATE    START     /////////////

	Control_P0_0(INPUT, STRONG);
 8006b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b52:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b56:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006b5a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006b5e:	6912      	ldr	r2, [r2, #16]
 8006b60:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8006b64:	611a      	str	r2, [r3, #16]
 8006b66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b6a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006b72:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006b76:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006b78:	f022 0207 	bic.w	r2, r2, #7
 8006b7c:	f042 0202 	orr.w	r2, r2, #2
 8006b80:	641a      	str	r2, [r3, #64]	; 0x40
	Control_P0_1(INPUT, STRONG);
 8006b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b86:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b8a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006b8e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006b92:	6912      	ldr	r2, [r2, #16]
 8006b94:	f422 4278 	bic.w	r2, r2, #63488	; 0xf800
 8006b98:	611a      	str	r2, [r3, #16]
 8006b9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b9e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006ba2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006ba6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006baa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006bac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006bb0:	f042 0220 	orr.w	r2, r2, #32
 8006bb4:	641a      	str	r2, [r3, #64]	; 0x40

	////////////////////////SET UART PIN to TRISTATE    END     /////////////

	#ifdef DPS310
	SensorError err = setupDPS310();
 8006bb6:	f7fd f92d 	bl	8003e14 <setupDPS310>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	72fb      	strb	r3, [r7, #11]
	if(err)
 8006bbe:	7afb      	ldrb	r3, [r7, #11]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d035      	beq.n	8006c30 <main+0x398>
		ortime=0;
 8006bc4:	f04f 0300 	mov.w	r3, #0
 8006bc8:	627b      	str	r3, [r7, #36]	; 0x24
		while(ortime<20){
 8006bca:	e031      	b.n	8006c30 <main+0x398>

								for (int orcount = 0; orcount<300000; orcount++)__NOP();
 8006bcc:	f04f 0300 	mov.w	r3, #0
 8006bd0:	613b      	str	r3, [r7, #16]
 8006bd2:	e004      	b.n	8006bde <main+0x346>
 8006bd4:	bf00      	nop
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	f103 0301 	add.w	r3, r3, #1
 8006bdc:	613b      	str	r3, [r7, #16]
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	f249 33df 	movw	r3, #37855	; 0x93df
 8006be4:	f2c0 0304 	movt	r3, #4
 8006be8:	429a      	cmp	r2, r3
 8006bea:	ddf3      	ble.n	8006bd4 <main+0x33c>
								TOGGLE_P3_0;
 8006bec:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8006bf0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006bf4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8006bf8:	605a      	str	r2, [r3, #4]
								for (int orcount = 0; orcount<300000; orcount++)__NOP();
 8006bfa:	f04f 0300 	mov.w	r3, #0
 8006bfe:	60fb      	str	r3, [r7, #12]
 8006c00:	e004      	b.n	8006c0c <main+0x374>
 8006c02:	bf00      	nop
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f103 0301 	add.w	r3, r3, #1
 8006c0a:	60fb      	str	r3, [r7, #12]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	f249 33df 	movw	r3, #37855	; 0x93df
 8006c12:	f2c0 0304 	movt	r3, #4
 8006c16:	429a      	cmp	r2, r3
 8006c18:	ddf3      	ble.n	8006c02 <main+0x36a>
								TOGGLE_P3_2;
 8006c1a:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8006c1e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006c22:	f04f 1204 	mov.w	r2, #262148	; 0x40004
 8006c26:	605a      	str	r2, [r3, #4]
								ortime++;
 8006c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2a:	f103 0301 	add.w	r3, r3, #1
 8006c2e:	627b      	str	r3, [r7, #36]	; 0x24

	#ifdef DPS310
	SensorError err = setupDPS310();
	if(err)
		ortime=0;
		while(ortime<20){
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	2b13      	cmp	r3, #19
 8006c34:	ddca      	ble.n	8006bcc <main+0x334>
								ortime++;
						}
	#endif

//	/* Initialization of the  USBD_VCOM App */
		if(USBD_VCOM_Init() != DAVEApp_SUCCESS)
 8006c36:	f001 f815 	bl	8007c64 <USBD_VCOM_Init>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d002      	beq.n	8006c46 <main+0x3ae>
		{
			return -1;
 8006c40:	f04f 33ff 	mov.w	r3, #4294967295
 8006c44:	e33e      	b.n	80072c4 <main+0xa2c>
		}

	#ifdef DEBUG_SPECIFIC
	#undef DEBUG_CONTINOUS
	uint32_t p = 0;
 8006c46:	f04f 0300 	mov.w	r3, #0
 8006c4a:	607b      	str	r3, [r7, #4]
	uint32_t t = 0;
 8006c4c:	f04f 0300 	mov.w	r3, #0
 8006c50:	603b      	str	r3, [r7, #0]
	uint32_t helper = 0;
	#endif

	while(1)
	{
		updateValues(&p,&t);
 8006c52:	f107 0204 	add.w	r2, r7, #4
 8006c56:	463b      	mov	r3, r7
 8006c58:	4610      	mov	r0, r2
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	f7fd f8c2 	bl	8003de4 <updateValues>
//			    	TOGGLE_P0_2;
//			    	LEDtoggle=0;
//			    }
		//generate actuator values 0-100%
		//CalculateActuatorSpeed_Percent(u_phi, *u_deta,  *u_psi_dot,  *u_hover,  *PWM_width, *anglePitch,*angleRoll);
		if(newvalue){
 8006c60:	f640 4380 	movw	r3, #3200	; 0xc80
 8006c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c68:	781b      	ldrb	r3, [r3, #0]
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 811a 	beq.w	8006ea6 <main+0x60e>

			CalculateActuatorSpeed_Percent(&u_roll, &u_pitch, &u_yaw_dot, &powerD, actuator_speed_percent, &YPR[1], &YPR[2]);
 8006c72:	f640 4360 	movw	r3, #3168	; 0xc60
 8006c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	4bb8      	ldr	r3, [pc, #736]	; (8006f60 <main+0x6c8>)
 8006c7e:	9301      	str	r3, [sp, #4]
 8006c80:	4bb8      	ldr	r3, [pc, #736]	; (8006f64 <main+0x6cc>)
 8006c82:	9302      	str	r3, [sp, #8]
 8006c84:	f640 408c 	movw	r0, #3212	; 0xc8c
 8006c88:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006c8c:	f640 4188 	movw	r1, #3208	; 0xc88
 8006c90:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006c94:	f640 4284 	movw	r2, #3204	; 0xc84
 8006c98:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006c9c:	f640 4390 	movw	r3, #3216	; 0xc90
 8006ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ca4:	f7fe f90c 	bl	8004ec0 <CalculateActuatorSpeed_Percent>

			#ifdef PWM_OUTPUT
			actuator_speed_percent[0]=90;
 8006ca8:	f640 4360 	movw	r3, #3168	; 0xc60
 8006cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006cb0:	f04f 0200 	mov.w	r2, #0
 8006cb4:	f2c4 22b4 	movt	r2, #17076	; 0x42b4
 8006cb8:	601a      	str	r2, [r3, #0]
			actuator_speed_percent[1]=90;
 8006cba:	f640 4360 	movw	r3, #3168	; 0xc60
 8006cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006cc2:	f04f 0200 	mov.w	r2, #0
 8006cc6:	f2c4 22b4 	movt	r2, #17076	; 0x42b4
 8006cca:	605a      	str	r2, [r3, #4]
			actuator_speed_percent[2]=90;
 8006ccc:	f640 4360 	movw	r3, #3168	; 0xc60
 8006cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006cd4:	f04f 0200 	mov.w	r2, #0
 8006cd8:	f2c4 22b4 	movt	r2, #17076	; 0x42b4
 8006cdc:	609a      	str	r2, [r3, #8]
			actuator_speed_percent[3]=90;
 8006cde:	f640 4360 	movw	r3, #3168	; 0xc60
 8006ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ce6:	f04f 0200 	mov.w	r2, #0
 8006cea:	f2c4 22b4 	movt	r2, #17076	; 0x42b4
 8006cee:	60da      	str	r2, [r3, #12]
			//Scale percent Output
			PWM_width[0]=0.45*actuator_speed_percent[0]+45;
 8006cf0:	f640 4360 	movw	r3, #3168	; 0xc60
 8006cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f012 fec4 	bl	8019a88 <__aeabi_f2d>
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	4610      	mov	r0, r2
 8006d06:	4619      	mov	r1, r3
 8006d08:	a393      	add	r3, pc, #588	; (adr r3, 8006f58 <main+0x6c0>)
 8006d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0e:	f012 ff0f 	bl	8019b30 <__aeabi_dmul>
 8006d12:	4602      	mov	r2, r0
 8006d14:	460b      	mov	r3, r1
 8006d16:	4610      	mov	r0, r2
 8006d18:	4619      	mov	r1, r3
 8006d1a:	f04f 0200 	mov.w	r2, #0
 8006d1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d22:	f2c4 0346 	movt	r3, #16454	; 0x4046
 8006d26:	f012 fd51 	bl	80197cc <__adddf3>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	4610      	mov	r0, r2
 8006d30:	4619      	mov	r1, r3
 8006d32:	f013 f9bf 	bl	801a0b4 <__aeabi_d2f>
 8006d36:	4602      	mov	r2, r0
 8006d38:	f640 4370 	movw	r3, #3184	; 0xc70
 8006d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d40:	601a      	str	r2, [r3, #0]
			PWM_width[1]=0.45*actuator_speed_percent[1]+45;
 8006d42:	f640 4360 	movw	r3, #3168	; 0xc60
 8006d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f012 fe9b 	bl	8019a88 <__aeabi_f2d>
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	4610      	mov	r0, r2
 8006d58:	4619      	mov	r1, r3
 8006d5a:	a37f      	add	r3, pc, #508	; (adr r3, 8006f58 <main+0x6c0>)
 8006d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d60:	f012 fee6 	bl	8019b30 <__aeabi_dmul>
 8006d64:	4602      	mov	r2, r0
 8006d66:	460b      	mov	r3, r1
 8006d68:	4610      	mov	r0, r2
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	f04f 0200 	mov.w	r2, #0
 8006d70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d74:	f2c4 0346 	movt	r3, #16454	; 0x4046
 8006d78:	f012 fd28 	bl	80197cc <__adddf3>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4610      	mov	r0, r2
 8006d82:	4619      	mov	r1, r3
 8006d84:	f013 f996 	bl	801a0b4 <__aeabi_d2f>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	f640 4370 	movw	r3, #3184	; 0xc70
 8006d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d92:	605a      	str	r2, [r3, #4]
			PWM_width[2]=0.45*actuator_speed_percent[2]+45;
 8006d94:	f640 4360 	movw	r3, #3168	; 0xc60
 8006d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f012 fe72 	bl	8019a88 <__aeabi_f2d>
 8006da4:	4602      	mov	r2, r0
 8006da6:	460b      	mov	r3, r1
 8006da8:	4610      	mov	r0, r2
 8006daa:	4619      	mov	r1, r3
 8006dac:	a36a      	add	r3, pc, #424	; (adr r3, 8006f58 <main+0x6c0>)
 8006dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db2:	f012 febd 	bl	8019b30 <__aeabi_dmul>
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	4610      	mov	r0, r2
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	f04f 0200 	mov.w	r2, #0
 8006dc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006dc6:	f2c4 0346 	movt	r3, #16454	; 0x4046
 8006dca:	f012 fcff 	bl	80197cc <__adddf3>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	4610      	mov	r0, r2
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	f013 f96d 	bl	801a0b4 <__aeabi_d2f>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	f640 4370 	movw	r3, #3184	; 0xc70
 8006de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006de4:	609a      	str	r2, [r3, #8]
			PWM_width[3]=0.45*actuator_speed_percent[3]+45;
 8006de6:	f640 4360 	movw	r3, #3168	; 0xc60
 8006dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	4618      	mov	r0, r3
 8006df2:	f012 fe49 	bl	8019a88 <__aeabi_f2d>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	4610      	mov	r0, r2
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	a356      	add	r3, pc, #344	; (adr r3, 8006f58 <main+0x6c0>)
 8006e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e04:	f012 fe94 	bl	8019b30 <__aeabi_dmul>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	4610      	mov	r0, r2
 8006e0e:	4619      	mov	r1, r3
 8006e10:	f04f 0200 	mov.w	r2, #0
 8006e14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e18:	f2c4 0346 	movt	r3, #16454	; 0x4046
 8006e1c:	f012 fcd6 	bl	80197cc <__adddf3>
 8006e20:	4602      	mov	r2, r0
 8006e22:	460b      	mov	r3, r1
 8006e24:	4610      	mov	r0, r2
 8006e26:	4619      	mov	r1, r3
 8006e28:	f013 f944 	bl	801a0b4 <__aeabi_d2f>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	f640 4370 	movw	r3, #3184	; 0xc70
 8006e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e36:	60da      	str	r2, [r3, #12]
			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle1, PWM_width[2]);
			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle2, PWM_width[0]);
			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle3, PWM_width[1]);
			#endif
			#ifdef WIDEFIELD_used
			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle0, PWM_width[0]);
 8006e38:	f640 4370 	movw	r3, #3184	; 0xc70
 8006e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f640 7060 	movw	r0, #3936	; 0xf60
 8006e46:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006e4a:	4619      	mov	r1, r3
 8006e4c:	f009 fdb8 	bl	80109c0 <PWMSP001_SetDutyCycle>
			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle1, PWM_width[1]);
 8006e50:	f640 4370 	movw	r3, #3184	; 0xc70
 8006e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	f640 70a8 	movw	r0, #4008	; 0xfa8
 8006e5e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006e62:	4619      	mov	r1, r3
 8006e64:	f009 fdac 	bl	80109c0 <PWMSP001_SetDutyCycle>
			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle2, PWM_width[2]);
 8006e68:	f640 4370 	movw	r3, #3184	; 0xc70
 8006e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f640 70f0 	movw	r0, #4080	; 0xff0
 8006e76:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006e7a:	4619      	mov	r1, r3
 8006e7c:	f009 fda0 	bl	80109c0 <PWMSP001_SetDutyCycle>
			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle3, PWM_width[3]);
 8006e80:	f640 4370 	movw	r3, #3184	; 0xc70
 8006e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	f241 0038 	movw	r0, #4152	; 0x1038
 8006e8e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006e92:	4619      	mov	r1, r3
 8006e94:	f009 fd94 	bl	80109c0 <PWMSP001_SetDutyCycle>

				UART001_WriteDataBytes(&UART001_Handle2, DaisyTransmit, 12);
				#endif
			#endif

			newvalue=0;
 8006e98:	f640 4380 	movw	r3, #3200	; 0xc80
 8006e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ea0:	f04f 0200 	mov.w	r2, #0
 8006ea4:	701a      	strb	r2, [r3, #0]

      	#ifdef DEBUG_SPECIFIC
		#undef DEBUG_CONTINOUS

		// Check number of bytes received
	    Bytes = USBD_VCOM_BytesReceived();
 8006ea6:	f001 f80b 	bl	8007ec0 <USBD_VCOM_BytesReceived>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	461a      	mov	r2, r3
 8006eae:	f640 5314 	movw	r3, #3348	; 0xd14
 8006eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006eb6:	801a      	strh	r2, [r3, #0]


	    if(Bytes != 0)
 8006eb8:	f640 5314 	movw	r3, #3348	; 0xd14
 8006ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ec0:	881b      	ldrh	r3, [r3, #0]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f000 81e3 	beq.w	800728e <main+0x9f6>
	    {
	    	for(nByte = 0; nByte < Bytes; nByte++)
 8006ec8:	f241 0368 	movw	r3, #4200	; 0x1068
 8006ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ed0:	f04f 0200 	mov.w	r2, #0
 8006ed4:	801a      	strh	r2, [r3, #0]
 8006ed6:	e012      	b.n	8006efe <main+0x666>
	    	{
	    		// Receive Byte
	    		if(USBD_VCOM_ReceiveByte(&USB_Rx_Buffer[0]) != DAVEApp_SUCCESS)
 8006ed8:	f640 40b0 	movw	r0, #3248	; 0xcb0
 8006edc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006ee0:	f000 ff64 	bl	8007dac <USBD_VCOM_ReceiveByte>
	    Bytes = USBD_VCOM_BytesReceived();


	    if(Bytes != 0)
	    {
	    	for(nByte = 0; nByte < Bytes; nByte++)
 8006ee4:	f241 0368 	movw	r3, #4200	; 0x1068
 8006ee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006eec:	881b      	ldrh	r3, [r3, #0]
 8006eee:	f103 0301 	add.w	r3, r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	f241 0368 	movw	r3, #4200	; 0x1068
 8006ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006efc:	801a      	strh	r2, [r3, #0]
 8006efe:	f241 0368 	movw	r3, #4200	; 0x1068
 8006f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f06:	881a      	ldrh	r2, [r3, #0]
 8006f08:	f640 5314 	movw	r3, #3348	; 0xd14
 8006f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f10:	881b      	ldrh	r3, [r3, #0]
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d3e0      	bcc.n	8006ed8 <main+0x640>
	    		if(USBD_VCOM_ReceiveByte(&USB_Rx_Buffer[0]) != DAVEApp_SUCCESS)
	    		{
	    			//Error
	    		}
	    	}
			switch(USB_Rx_Buffer[0])
 8006f16:	f640 43b0 	movw	r3, #3248	; 0xcb0
 8006f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	b25b      	sxtb	r3, r3
 8006f22:	f1a3 0331 	sub.w	r3, r3, #49	; 0x31
 8006f26:	2b08      	cmp	r3, #8
 8006f28:	f200 81ab 	bhi.w	8007282 <main+0x9ea>
 8006f2c:	a201      	add	r2, pc, #4	; (adr r2, 8006f34 <main+0x69c>)
 8006f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f32:	bf00      	nop
 8006f34:	08006f69 	.word	0x08006f69
 8006f38:	08006fdf 	.word	0x08006fdf
 8006f3c:	08006fed 	.word	0x08006fed
 8006f40:	08007063 	.word	0x08007063
 8006f44:	0800708d 	.word	0x0800708d
 8006f48:	08007103 	.word	0x08007103
 8006f4c:	08007179 	.word	0x08007179
 8006f50:	08007213 	.word	0x08007213
 8006f54:	08007249 	.word	0x08007249
 8006f58:	cccccccd 	.word	0xcccccccd
 8006f5c:	3fdccccc 	.word	0x3fdccccc
 8006f60:	2000104c 	.word	0x2000104c
 8006f64:	20001050 	.word	0x20001050
			{
				case '1':
					sprintf(USB_Tx_Buffer, "Throttle: %f   Rudder: %f   Elevator: %f   Aileron: %f\n", powerD, yawD_dot, pitchD, rollD);
 8006f68:	f640 4390 	movw	r3, #3216	; 0xc90
 8006f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4618      	mov	r0, r3
 8006f74:	f012 fd88 	bl	8019a88 <__aeabi_f2d>
 8006f78:	4604      	mov	r4, r0
 8006f7a:	460d      	mov	r5, r1
 8006f7c:	f640 4394 	movw	r3, #3220	; 0xc94
 8006f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4618      	mov	r0, r3
 8006f88:	f012 fd7e 	bl	8019a88 <__aeabi_f2d>
 8006f8c:	4682      	mov	sl, r0
 8006f8e:	468b      	mov	fp, r1
 8006f90:	f640 4398 	movw	r3, #3224	; 0xc98
 8006f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f012 fd74 	bl	8019a88 <__aeabi_f2d>
 8006fa0:	4680      	mov	r8, r0
 8006fa2:	4689      	mov	r9, r1
 8006fa4:	f640 439c 	movw	r3, #3228	; 0xc9c
 8006fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f012 fd6a 	bl	8019a88 <__aeabi_f2d>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	e9cd ab00 	strd	sl, fp, [sp]
 8006fbc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006fc0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006fc4:	f640 70e4 	movw	r0, #4068	; 0xfe4
 8006fc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006fcc:	f640 310c 	movw	r1, #2828	; 0xb0c
 8006fd0:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006fd4:	4622      	mov	r2, r4
 8006fd6:	462b      	mov	r3, r5
 8006fd8:	f013 fd3a 	bl	801aa50 <sprintf>
					break;
 8006fdc:	e151      	b.n	8007282 <main+0x9ea>
				case '2':
					PWMSP001_Start(&MagCalib_Timer);
 8006fde:	f241 1010 	movw	r0, #4368	; 0x1110
 8006fe2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006fe6:	f009 faeb 	bl	80105c0 <PWMSP001_Start>
					break;
 8006fea:	e14a      	b.n	8007282 <main+0x9ea>
				case '3':
					sprintf(USB_Tx_Buffer, "Y:%1.2f P:%1.2f R:%1.2f YOff:%1.2f\n", YPR[0], YPR[1], YPR[2], yoffset);
 8006fec:	f241 0348 	movw	r3, #4168	; 0x1048
 8006ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f012 fd46 	bl	8019a88 <__aeabi_f2d>
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	460d      	mov	r5, r1
 8007000:	f241 0348 	movw	r3, #4168	; 0x1048
 8007004:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	4618      	mov	r0, r3
 800700c:	f012 fd3c 	bl	8019a88 <__aeabi_f2d>
 8007010:	4682      	mov	sl, r0
 8007012:	468b      	mov	fp, r1
 8007014:	f241 0348 	movw	r3, #4168	; 0x1048
 8007018:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	4618      	mov	r0, r3
 8007020:	f012 fd32 	bl	8019a88 <__aeabi_f2d>
 8007024:	4680      	mov	r8, r0
 8007026:	4689      	mov	r9, r1
 8007028:	f640 435c 	movw	r3, #3164	; 0xc5c
 800702c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4618      	mov	r0, r3
 8007034:	f012 fd28 	bl	8019a88 <__aeabi_f2d>
 8007038:	4602      	mov	r2, r0
 800703a:	460b      	mov	r3, r1
 800703c:	e9cd ab00 	strd	sl, fp, [sp]
 8007040:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8007044:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007048:	f640 70e4 	movw	r0, #4068	; 0xfe4
 800704c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007050:	f640 3144 	movw	r1, #2884	; 0xb44
 8007054:	f6c0 0102 	movt	r1, #2050	; 0x802
 8007058:	4622      	mov	r2, r4
 800705a:	462b      	mov	r3, r5
 800705c:	f013 fcf8 	bl	801aa50 <sprintf>
					break;
 8007060:	e10f      	b.n	8007282 <main+0x9ea>
				case '4':
					sprintf(USB_Tx_Buffer, "Y_dot:%1.2f\n", yaw_dot);
 8007062:	f640 43a8 	movw	r3, #3240	; 0xca8
 8007066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4618      	mov	r0, r3
 800706e:	f012 fd0b 	bl	8019a88 <__aeabi_f2d>
 8007072:	4602      	mov	r2, r0
 8007074:	460b      	mov	r3, r1
 8007076:	f640 70e4 	movw	r0, #4068	; 0xfe4
 800707a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800707e:	f640 3168 	movw	r1, #2920	; 0xb68
 8007082:	f6c0 0102 	movt	r1, #2050	; 0x802
 8007086:	f013 fce3 	bl	801aa50 <sprintf>
					break;
 800708a:	e0fa      	b.n	8007282 <main+0x9ea>
				case '5':
					sprintf(USB_Tx_Buffer, "PWM1:%f PWM2:%f PWM3:%f PWM4:%f\n", PWM_width[0], PWM_width[1], PWM_width[2], PWM_width[3]);
 800708c:	f640 4370 	movw	r3, #3184	; 0xc70
 8007090:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4618      	mov	r0, r3
 8007098:	f012 fcf6 	bl	8019a88 <__aeabi_f2d>
 800709c:	4604      	mov	r4, r0
 800709e:	460d      	mov	r5, r1
 80070a0:	f640 4370 	movw	r3, #3184	; 0xc70
 80070a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	4618      	mov	r0, r3
 80070ac:	f012 fcec 	bl	8019a88 <__aeabi_f2d>
 80070b0:	4682      	mov	sl, r0
 80070b2:	468b      	mov	fp, r1
 80070b4:	f640 4370 	movw	r3, #3184	; 0xc70
 80070b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	4618      	mov	r0, r3
 80070c0:	f012 fce2 	bl	8019a88 <__aeabi_f2d>
 80070c4:	4680      	mov	r8, r0
 80070c6:	4689      	mov	r9, r1
 80070c8:	f640 4370 	movw	r3, #3184	; 0xc70
 80070cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	4618      	mov	r0, r3
 80070d4:	f012 fcd8 	bl	8019a88 <__aeabi_f2d>
 80070d8:	4602      	mov	r2, r0
 80070da:	460b      	mov	r3, r1
 80070dc:	e9cd ab00 	strd	sl, fp, [sp]
 80070e0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80070e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070e8:	f640 70e4 	movw	r0, #4068	; 0xfe4
 80070ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80070f0:	f640 3178 	movw	r1, #2936	; 0xb78
 80070f4:	f6c0 0102 	movt	r1, #2050	; 0x802
 80070f8:	4622      	mov	r2, r4
 80070fa:	462b      	mov	r3, r5
 80070fc:	f013 fca8 	bl	801aa50 <sprintf>
					break;
 8007100:	e0bf      	b.n	8007282 <main+0x9ea>
				case '6':
					sprintf(USB_Tx_Buffer, "PWM1:%f PWM2:%f PWM3:%f PWM4:%f\n", actuator_speed_percent[0], actuator_speed_percent[1], actuator_speed_percent[2], actuator_speed_percent[3]);
 8007102:	f640 4360 	movw	r3, #3168	; 0xc60
 8007106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4618      	mov	r0, r3
 800710e:	f012 fcbb 	bl	8019a88 <__aeabi_f2d>
 8007112:	4604      	mov	r4, r0
 8007114:	460d      	mov	r5, r1
 8007116:	f640 4360 	movw	r3, #3168	; 0xc60
 800711a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	4618      	mov	r0, r3
 8007122:	f012 fcb1 	bl	8019a88 <__aeabi_f2d>
 8007126:	4682      	mov	sl, r0
 8007128:	468b      	mov	fp, r1
 800712a:	f640 4360 	movw	r3, #3168	; 0xc60
 800712e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	4618      	mov	r0, r3
 8007136:	f012 fca7 	bl	8019a88 <__aeabi_f2d>
 800713a:	4680      	mov	r8, r0
 800713c:	4689      	mov	r9, r1
 800713e:	f640 4360 	movw	r3, #3168	; 0xc60
 8007142:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	4618      	mov	r0, r3
 800714a:	f012 fc9d 	bl	8019a88 <__aeabi_f2d>
 800714e:	4602      	mov	r2, r0
 8007150:	460b      	mov	r3, r1
 8007152:	e9cd ab00 	strd	sl, fp, [sp]
 8007156:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800715a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800715e:	f640 70e4 	movw	r0, #4068	; 0xfe4
 8007162:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007166:	f640 3178 	movw	r1, #2936	; 0xb78
 800716a:	f6c0 0102 	movt	r1, #2050	; 0x802
 800716e:	4622      	mov	r2, r4
 8007170:	462b      	mov	r3, r5
 8007172:	f013 fc6d 	bl	801aa50 <sprintf>
					break;
 8007176:	e084      	b.n	8007282 <main+0x9ea>
				case '7':
					sprintf(USB_Tx_Buffer, "eY:%f eP:%f eR:%f\n", yawD_dot-yaw_dot, pitchD-YPR[1], rollD-YPR[2]);
 8007178:	f640 4394 	movw	r3, #3220	; 0xc94
 800717c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007180:	ed93 7a00 	vldr	s14, [r3]
 8007184:	f640 43a8 	movw	r3, #3240	; 0xca8
 8007188:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800718c:	edd3 7a00 	vldr	s15, [r3]
 8007190:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007194:	ee17 0a90 	vmov	r0, s15
 8007198:	f012 fc76 	bl	8019a88 <__aeabi_f2d>
 800719c:	4604      	mov	r4, r0
 800719e:	460d      	mov	r5, r1
 80071a0:	f640 4398 	movw	r3, #3224	; 0xc98
 80071a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071a8:	ed93 7a00 	vldr	s14, [r3]
 80071ac:	f241 0348 	movw	r3, #4168	; 0x1048
 80071b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80071b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071bc:	ee17 0a90 	vmov	r0, s15
 80071c0:	f012 fc62 	bl	8019a88 <__aeabi_f2d>
 80071c4:	4680      	mov	r8, r0
 80071c6:	4689      	mov	r9, r1
 80071c8:	f640 439c 	movw	r3, #3228	; 0xc9c
 80071cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071d0:	ed93 7a00 	vldr	s14, [r3]
 80071d4:	f241 0348 	movw	r3, #4168	; 0x1048
 80071d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80071e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071e4:	ee17 0a90 	vmov	r0, s15
 80071e8:	f012 fc4e 	bl	8019a88 <__aeabi_f2d>
 80071ec:	4602      	mov	r2, r0
 80071ee:	460b      	mov	r3, r1
 80071f0:	e9cd 8900 	strd	r8, r9, [sp]
 80071f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80071f8:	f640 70e4 	movw	r0, #4068	; 0xfe4
 80071fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007200:	f640 319c 	movw	r1, #2972	; 0xb9c
 8007204:	f6c0 0102 	movt	r1, #2050	; 0x802
 8007208:	4622      	mov	r2, r4
 800720a:	462b      	mov	r3, r5
 800720c:	f013 fc20 	bl	801aa50 <sprintf>
					break;
 8007210:	e037      	b.n	8007282 <main+0x9ea>
				case '8':
					sprintf(USB_Tx_Buffer, "TimerSensor:%d TimerMain:%d TimerRC:%d\n", (int)GetSensorCount(), (int)counter_main, (int)GetRCCount());
 8007212:	f7fa fc95 	bl	8001b40 <GetSensorCount>
 8007216:	4603      	mov	r3, r0
 8007218:	461d      	mov	r5, r3
 800721a:	f640 5318 	movw	r3, #3352	; 0xd18
 800721e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007222:	881b      	ldrh	r3, [r3, #0]
 8007224:	461c      	mov	r4, r3
 8007226:	f7fd fa65 	bl	80046f4 <GetRCCount>
 800722a:	4603      	mov	r3, r0
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	f640 70e4 	movw	r0, #4068	; 0xfe4
 8007232:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007236:	f640 31b0 	movw	r1, #2992	; 0xbb0
 800723a:	f6c0 0102 	movt	r1, #2050	; 0x802
 800723e:	462a      	mov	r2, r5
 8007240:	4623      	mov	r3, r4
 8007242:	f013 fc05 	bl	801aa50 <sprintf>
					break;
 8007246:	e01c      	b.n	8007282 <main+0x9ea>
				case '9':

					updateValues(&p,&t);
 8007248:	f107 0204 	add.w	r2, r7, #4
 800724c:	463b      	mov	r3, r7
 800724e:	4610      	mov	r0, r2
 8007250:	4619      	mov	r1, r3
 8007252:	f7fc fdc7 	bl	8003de4 <updateValues>
					sprintf(USB_Tx_Buffer, "Pressure: %d Temperature: %d Counter: %d\n",(int)p,(int)t,(int)DPS310_INT_counter);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	461a      	mov	r2, r3
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	461c      	mov	r4, r3
 800725e:	f640 33f4 	movw	r3, #3060	; 0xbf4
 8007262:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007266:	881b      	ldrh	r3, [r3, #0]
 8007268:	9300      	str	r3, [sp, #0]
 800726a:	f640 70e4 	movw	r0, #4068	; 0xfe4
 800726e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007272:	f640 31d8 	movw	r1, #3032	; 0xbd8
 8007276:	f6c0 0102 	movt	r1, #2050	; 0x802
 800727a:	4623      	mov	r3, r4
 800727c:	f013 fbe8 	bl	801aa50 <sprintf>

					break;
 8007280:	bf00      	nop
			}
			USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 8007282:	f640 70e4 	movw	r0, #4068	; 0xfe4
 8007286:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800728a:	f000 fd69 	bl	8007d60 <USBD_VCOM_SendString>
	    }


	    if (sendMag)
 800728e:	f640 5316 	movw	r3, #3350	; 0xd16
 8007292:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00c      	beq.n	80072b6 <main+0xa1e>
	   	{
	   			sendMag = FALSE;
 800729c:	f640 5316 	movw	r3, #3350	; 0xd16
 80072a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072a4:	f04f 0200 	mov.w	r2, #0
 80072a8:	701a      	strb	r2, [r3, #0]
	   		    USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 80072aa:	f640 70e4 	movw	r0, #4068	; 0xfe4
 80072ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80072b2:	f000 fd55 	bl	8007d60 <USBD_VCOM_SendString>
	   	}

	    //Call continuous to handle class specific control request
	   	/* Main USB management task */
	   	/* Check if data received */
	    CDC_Device_USBTask(&USBD_VCOM_CDCInterface);
 80072b6:	f240 003c 	movw	r0, #60	; 0x3c
 80072ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80072be:	f001 f89d 	bl	80083fc <CDC_Device_USBTask>
		#endif




	}
 80072c2:	e4c6      	b.n	8006c52 <main+0x3ba>
	return 0;
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80072ca:	46bd      	mov	sp, r7
 80072cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080072d0 <CCU42_3_IRQHandler>:


void MagCalib_TIMER_ISR()
{
 80072d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80072d4:	b084      	sub	sp, #16
 80072d6:	af04      	add	r7, sp, #16
#if defined DEBUG_SPECIFIC
    GetMagData(mag);
 80072d8:	f640 30b0 	movw	r0, #2992	; 0xbb0
 80072dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80072e0:	f7fa fe46 	bl	8001f70 <GetMagData>
    sprintf(USB_Tx_Buffer, "%f,%f,%f\r\n", mag[1], mag[0], -mag[2]);
 80072e4:	f640 33b0 	movw	r3, #2992	; 0xbb0
 80072e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	4618      	mov	r0, r3
 80072f0:	f012 fbca 	bl	8019a88 <__aeabi_f2d>
 80072f4:	4604      	mov	r4, r0
 80072f6:	460d      	mov	r5, r1
 80072f8:	f640 33b0 	movw	r3, #2992	; 0xbb0
 80072fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4618      	mov	r0, r3
 8007304:	f012 fbc0 	bl	8019a88 <__aeabi_f2d>
 8007308:	4680      	mov	r8, r0
 800730a:	4689      	mov	r9, r1
 800730c:	f640 33b0 	movw	r3, #2992	; 0xbb0
 8007310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007314:	edd3 7a02 	vldr	s15, [r3, #8]
 8007318:	eef1 7a67 	vneg.f32	s15, s15
 800731c:	ee17 3a90 	vmov	r3, s15
 8007320:	4618      	mov	r0, r3
 8007322:	f012 fbb1 	bl	8019a88 <__aeabi_f2d>
 8007326:	4602      	mov	r2, r0
 8007328:	460b      	mov	r3, r1
 800732a:	e9cd 8900 	strd	r8, r9, [sp]
 800732e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007332:	f640 70e4 	movw	r0, #4068	; 0xfe4
 8007336:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800733a:	f640 4104 	movw	r1, #3076	; 0xc04
 800733e:	f6c0 0102 	movt	r1, #2050	; 0x802
 8007342:	4622      	mov	r2, r4
 8007344:	462b      	mov	r3, r5
 8007346:	f013 fb83 	bl	801aa50 <sprintf>
    sendMag = TRUE;
 800734a:	f640 5316 	movw	r3, #3350	; 0xd16
 800734e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007352:	f04f 0201 	mov.w	r2, #1
 8007356:	701a      	strb	r2, [r3, #0]
#endif
}
 8007358:	46bd      	mov	sp, r7
 800735a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800735e:	bf00      	nop

08007360 <CCU42_2_IRQHandler>:

void Monitoring_TIMER_ISR()
{
 8007360:	b580      	push	{r7, lr}
 8007362:	af00      	add	r7, sp, #0
	// Start byte
	MonitorBuffer[0] = 0x02;
 8007364:	f640 531c 	movw	r3, #3356	; 0xd1c
 8007368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800736c:	f04f 0202 	mov.w	r2, #2
 8007370:	701a      	strb	r2, [r3, #0]
	// YAW desired
	MonitorBuffer[1] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_YAW) * (yawD_dot - SCALE_YAW)) >> 8);
 8007372:	f640 4394 	movw	r3, #3220	; 0xc94
 8007376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4618      	mov	r0, r3
 800737e:	f012 fb83 	bl	8019a88 <__aeabi_f2d>
 8007382:	4602      	mov	r2, r0
 8007384:	460b      	mov	r3, r1
 8007386:	4610      	mov	r0, r2
 8007388:	4619      	mov	r1, r3
 800738a:	f04f 0200 	mov.w	r2, #0
 800738e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007392:	f2c4 0356 	movt	r3, #16470	; 0x4056
 8007396:	f012 fa17 	bl	80197c8 <__aeabi_dsub>
 800739a:	4602      	mov	r2, r0
 800739c:	460b      	mov	r3, r1
 800739e:	4610      	mov	r0, r2
 80073a0:	4619      	mov	r1, r3
 80073a2:	f20f 530c 	addw	r3, pc, #1292	; 0x50c
 80073a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073aa:	f012 fbc1 	bl	8019b30 <__aeabi_dmul>
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4610      	mov	r0, r2
 80073b4:	4619      	mov	r1, r3
 80073b6:	f20f 5300 	addw	r3, pc, #1280	; 0x500
 80073ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073be:	f012 fa05 	bl	80197cc <__adddf3>
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	4610      	mov	r0, r2
 80073c8:	4619      	mov	r1, r3
 80073ca:	f012 fe4b 	bl	801a064 <__aeabi_d2iz>
 80073ce:	4603      	mov	r3, r0
 80073d0:	b29b      	uxth	r3, r3
 80073d2:	b21b      	sxth	r3, r3
 80073d4:	ea4f 2323 	mov.w	r3, r3, asr #8
 80073d8:	b29b      	uxth	r3, r3
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	f640 531c 	movw	r3, #3356	; 0xd1c
 80073e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80073e4:	705a      	strb	r2, [r3, #1]
	MonitorBuffer[2] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_YAW) * (yawD_dot - SCALE_YAW));
 80073e6:	f640 4394 	movw	r3, #3220	; 0xc94
 80073ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4618      	mov	r0, r3
 80073f2:	f012 fb49 	bl	8019a88 <__aeabi_f2d>
 80073f6:	4602      	mov	r2, r0
 80073f8:	460b      	mov	r3, r1
 80073fa:	4610      	mov	r0, r2
 80073fc:	4619      	mov	r1, r3
 80073fe:	f04f 0200 	mov.w	r2, #0
 8007402:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007406:	f2c4 0356 	movt	r3, #16470	; 0x4056
 800740a:	f012 f9dd 	bl	80197c8 <__aeabi_dsub>
 800740e:	4602      	mov	r2, r0
 8007410:	460b      	mov	r3, r1
 8007412:	4610      	mov	r0, r2
 8007414:	4619      	mov	r1, r3
 8007416:	f20f 4398 	addw	r3, pc, #1176	; 0x498
 800741a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741e:	f012 fb87 	bl	8019b30 <__aeabi_dmul>
 8007422:	4602      	mov	r2, r0
 8007424:	460b      	mov	r3, r1
 8007426:	4610      	mov	r0, r2
 8007428:	4619      	mov	r1, r3
 800742a:	f20f 438c 	addw	r3, pc, #1164	; 0x48c
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	f012 f9cb 	bl	80197cc <__adddf3>
 8007436:	4602      	mov	r2, r0
 8007438:	460b      	mov	r3, r1
 800743a:	4610      	mov	r0, r2
 800743c:	4619      	mov	r1, r3
 800743e:	f012 fe11 	bl	801a064 <__aeabi_d2iz>
 8007442:	4603      	mov	r3, r0
 8007444:	b2da      	uxtb	r2, r3
 8007446:	f640 531c 	movw	r3, #3356	; 0xd1c
 800744a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800744e:	709a      	strb	r2, [r3, #2]
	// YAW
	MonitorBuffer[3] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_YAW) * (yaw_dot - SCALE_YAW)) >> 8);
 8007450:	f640 43a8 	movw	r3, #3240	; 0xca8
 8007454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4618      	mov	r0, r3
 800745c:	f012 fb14 	bl	8019a88 <__aeabi_f2d>
 8007460:	4602      	mov	r2, r0
 8007462:	460b      	mov	r3, r1
 8007464:	4610      	mov	r0, r2
 8007466:	4619      	mov	r1, r3
 8007468:	f04f 0200 	mov.w	r2, #0
 800746c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007470:	f2c4 0356 	movt	r3, #16470	; 0x4056
 8007474:	f012 f9a8 	bl	80197c8 <__aeabi_dsub>
 8007478:	4602      	mov	r2, r0
 800747a:	460b      	mov	r3, r1
 800747c:	4610      	mov	r0, r2
 800747e:	4619      	mov	r1, r3
 8007480:	f20f 432c 	addw	r3, pc, #1068	; 0x42c
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f012 fb52 	bl	8019b30 <__aeabi_dmul>
 800748c:	4602      	mov	r2, r0
 800748e:	460b      	mov	r3, r1
 8007490:	4610      	mov	r0, r2
 8007492:	4619      	mov	r1, r3
 8007494:	f20f 4320 	addw	r3, pc, #1056	; 0x420
 8007498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749c:	f012 f996 	bl	80197cc <__adddf3>
 80074a0:	4602      	mov	r2, r0
 80074a2:	460b      	mov	r3, r1
 80074a4:	4610      	mov	r0, r2
 80074a6:	4619      	mov	r1, r3
 80074a8:	f012 fddc 	bl	801a064 <__aeabi_d2iz>
 80074ac:	4603      	mov	r3, r0
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	b21b      	sxth	r3, r3
 80074b2:	ea4f 2323 	mov.w	r3, r3, asr #8
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	b2da      	uxtb	r2, r3
 80074ba:	f640 531c 	movw	r3, #3356	; 0xd1c
 80074be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80074c2:	70da      	strb	r2, [r3, #3]
	MonitorBuffer[4] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_YAW) * (yaw_dot - SCALE_YAW));
 80074c4:	f640 43a8 	movw	r3, #3240	; 0xca8
 80074c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4618      	mov	r0, r3
 80074d0:	f012 fada 	bl	8019a88 <__aeabi_f2d>
 80074d4:	4602      	mov	r2, r0
 80074d6:	460b      	mov	r3, r1
 80074d8:	4610      	mov	r0, r2
 80074da:	4619      	mov	r1, r3
 80074dc:	f04f 0200 	mov.w	r2, #0
 80074e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074e4:	f2c4 0356 	movt	r3, #16470	; 0x4056
 80074e8:	f012 f96e 	bl	80197c8 <__aeabi_dsub>
 80074ec:	4602      	mov	r2, r0
 80074ee:	460b      	mov	r3, r1
 80074f0:	4610      	mov	r0, r2
 80074f2:	4619      	mov	r1, r3
 80074f4:	a3ee      	add	r3, pc, #952	; (adr r3, 80078b0 <CCU42_2_IRQHandler+0x550>)
 80074f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fa:	f012 fb19 	bl	8019b30 <__aeabi_dmul>
 80074fe:	4602      	mov	r2, r0
 8007500:	460b      	mov	r3, r1
 8007502:	4610      	mov	r0, r2
 8007504:	4619      	mov	r1, r3
 8007506:	a3ec      	add	r3, pc, #944	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 8007508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750c:	f012 f95e 	bl	80197cc <__adddf3>
 8007510:	4602      	mov	r2, r0
 8007512:	460b      	mov	r3, r1
 8007514:	4610      	mov	r0, r2
 8007516:	4619      	mov	r1, r3
 8007518:	f012 fda4 	bl	801a064 <__aeabi_d2iz>
 800751c:	4603      	mov	r3, r0
 800751e:	b2da      	uxtb	r2, r3
 8007520:	f640 531c 	movw	r3, #3356	; 0xd1c
 8007524:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007528:	711a      	strb	r2, [r3, #4]
	// Pitch desired
	MonitorBuffer[5] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_PITCH) * (pitchD - SCALE_PITCH)) >> 8);
 800752a:	f640 4398 	movw	r3, #3224	; 0xc98
 800752e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4618      	mov	r0, r3
 8007536:	f012 faa7 	bl	8019a88 <__aeabi_f2d>
 800753a:	4602      	mov	r2, r0
 800753c:	460b      	mov	r3, r1
 800753e:	4610      	mov	r0, r2
 8007540:	4619      	mov	r1, r3
 8007542:	f04f 0200 	mov.w	r2, #0
 8007546:	f04f 0300 	mov.w	r3, #0
 800754a:	f2c4 033e 	movt	r3, #16446	; 0x403e
 800754e:	f012 f93b 	bl	80197c8 <__aeabi_dsub>
 8007552:	4602      	mov	r2, r0
 8007554:	460b      	mov	r3, r1
 8007556:	4610      	mov	r0, r2
 8007558:	4619      	mov	r1, r3
 800755a:	a3d9      	add	r3, pc, #868	; (adr r3, 80078c0 <CCU42_2_IRQHandler+0x560>)
 800755c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007560:	f012 fae6 	bl	8019b30 <__aeabi_dmul>
 8007564:	4602      	mov	r2, r0
 8007566:	460b      	mov	r3, r1
 8007568:	4610      	mov	r0, r2
 800756a:	4619      	mov	r1, r3
 800756c:	a3d2      	add	r3, pc, #840	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 800756e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007572:	f012 f92b 	bl	80197cc <__adddf3>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	4610      	mov	r0, r2
 800757c:	4619      	mov	r1, r3
 800757e:	f012 fd71 	bl	801a064 <__aeabi_d2iz>
 8007582:	4603      	mov	r3, r0
 8007584:	b29b      	uxth	r3, r3
 8007586:	b21b      	sxth	r3, r3
 8007588:	ea4f 2323 	mov.w	r3, r3, asr #8
 800758c:	b29b      	uxth	r3, r3
 800758e:	b2da      	uxtb	r2, r3
 8007590:	f640 531c 	movw	r3, #3356	; 0xd1c
 8007594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007598:	715a      	strb	r2, [r3, #5]
	MonitorBuffer[6] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_PITCH) * (pitchD - SCALE_PITCH));
 800759a:	f640 4398 	movw	r3, #3224	; 0xc98
 800759e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4618      	mov	r0, r3
 80075a6:	f012 fa6f 	bl	8019a88 <__aeabi_f2d>
 80075aa:	4602      	mov	r2, r0
 80075ac:	460b      	mov	r3, r1
 80075ae:	4610      	mov	r0, r2
 80075b0:	4619      	mov	r1, r3
 80075b2:	f04f 0200 	mov.w	r2, #0
 80075b6:	f04f 0300 	mov.w	r3, #0
 80075ba:	f2c4 033e 	movt	r3, #16446	; 0x403e
 80075be:	f012 f903 	bl	80197c8 <__aeabi_dsub>
 80075c2:	4602      	mov	r2, r0
 80075c4:	460b      	mov	r3, r1
 80075c6:	4610      	mov	r0, r2
 80075c8:	4619      	mov	r1, r3
 80075ca:	a3bd      	add	r3, pc, #756	; (adr r3, 80078c0 <CCU42_2_IRQHandler+0x560>)
 80075cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d0:	f012 faae 	bl	8019b30 <__aeabi_dmul>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	4610      	mov	r0, r2
 80075da:	4619      	mov	r1, r3
 80075dc:	a3b6      	add	r3, pc, #728	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 80075de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e2:	f012 f8f3 	bl	80197cc <__adddf3>
 80075e6:	4602      	mov	r2, r0
 80075e8:	460b      	mov	r3, r1
 80075ea:	4610      	mov	r0, r2
 80075ec:	4619      	mov	r1, r3
 80075ee:	f012 fd39 	bl	801a064 <__aeabi_d2iz>
 80075f2:	4603      	mov	r3, r0
 80075f4:	b2da      	uxtb	r2, r3
 80075f6:	f640 531c 	movw	r3, #3356	; 0xd1c
 80075fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075fe:	719a      	strb	r2, [r3, #6]
	// Pitch
	MonitorBuffer[7] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_PITCH) * (YPR[1] - SCALE_PITCH)) >> 8);
 8007600:	f241 0348 	movw	r3, #4168	; 0x1048
 8007604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	4618      	mov	r0, r3
 800760c:	f012 fa3c 	bl	8019a88 <__aeabi_f2d>
 8007610:	4602      	mov	r2, r0
 8007612:	460b      	mov	r3, r1
 8007614:	4610      	mov	r0, r2
 8007616:	4619      	mov	r1, r3
 8007618:	f04f 0200 	mov.w	r2, #0
 800761c:	f04f 0300 	mov.w	r3, #0
 8007620:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8007624:	f012 f8d0 	bl	80197c8 <__aeabi_dsub>
 8007628:	4602      	mov	r2, r0
 800762a:	460b      	mov	r3, r1
 800762c:	4610      	mov	r0, r2
 800762e:	4619      	mov	r1, r3
 8007630:	a3a3      	add	r3, pc, #652	; (adr r3, 80078c0 <CCU42_2_IRQHandler+0x560>)
 8007632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007636:	f012 fa7b 	bl	8019b30 <__aeabi_dmul>
 800763a:	4602      	mov	r2, r0
 800763c:	460b      	mov	r3, r1
 800763e:	4610      	mov	r0, r2
 8007640:	4619      	mov	r1, r3
 8007642:	a39d      	add	r3, pc, #628	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 8007644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007648:	f012 f8c0 	bl	80197cc <__adddf3>
 800764c:	4602      	mov	r2, r0
 800764e:	460b      	mov	r3, r1
 8007650:	4610      	mov	r0, r2
 8007652:	4619      	mov	r1, r3
 8007654:	f012 fd06 	bl	801a064 <__aeabi_d2iz>
 8007658:	4603      	mov	r3, r0
 800765a:	b29b      	uxth	r3, r3
 800765c:	b21b      	sxth	r3, r3
 800765e:	ea4f 2323 	mov.w	r3, r3, asr #8
 8007662:	b29b      	uxth	r3, r3
 8007664:	b2da      	uxtb	r2, r3
 8007666:	f640 531c 	movw	r3, #3356	; 0xd1c
 800766a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800766e:	71da      	strb	r2, [r3, #7]
	MonitorBuffer[8] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_PITCH) * (YPR[1] - SCALE_PITCH));
 8007670:	f241 0348 	movw	r3, #4168	; 0x1048
 8007674:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	4618      	mov	r0, r3
 800767c:	f012 fa04 	bl	8019a88 <__aeabi_f2d>
 8007680:	4602      	mov	r2, r0
 8007682:	460b      	mov	r3, r1
 8007684:	4610      	mov	r0, r2
 8007686:	4619      	mov	r1, r3
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8007694:	f012 f898 	bl	80197c8 <__aeabi_dsub>
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	4610      	mov	r0, r2
 800769e:	4619      	mov	r1, r3
 80076a0:	a387      	add	r3, pc, #540	; (adr r3, 80078c0 <CCU42_2_IRQHandler+0x560>)
 80076a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a6:	f012 fa43 	bl	8019b30 <__aeabi_dmul>
 80076aa:	4602      	mov	r2, r0
 80076ac:	460b      	mov	r3, r1
 80076ae:	4610      	mov	r0, r2
 80076b0:	4619      	mov	r1, r3
 80076b2:	a381      	add	r3, pc, #516	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 80076b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b8:	f012 f888 	bl	80197cc <__adddf3>
 80076bc:	4602      	mov	r2, r0
 80076be:	460b      	mov	r3, r1
 80076c0:	4610      	mov	r0, r2
 80076c2:	4619      	mov	r1, r3
 80076c4:	f012 fcce 	bl	801a064 <__aeabi_d2iz>
 80076c8:	4603      	mov	r3, r0
 80076ca:	b2da      	uxtb	r2, r3
 80076cc:	f640 531c 	movw	r3, #3356	; 0xd1c
 80076d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80076d4:	721a      	strb	r2, [r3, #8]
	// Roll desired
	MonitorBuffer[9] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_ROLL) * (rollD - SCALE_ROLL)) >> 8);
 80076d6:	f640 439c 	movw	r3, #3228	; 0xc9c
 80076da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4618      	mov	r0, r3
 80076e2:	f012 f9d1 	bl	8019a88 <__aeabi_f2d>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	4610      	mov	r0, r2
 80076ec:	4619      	mov	r1, r3
 80076ee:	f04f 0200 	mov.w	r2, #0
 80076f2:	f04f 0300 	mov.w	r3, #0
 80076f6:	f2c4 033e 	movt	r3, #16446	; 0x403e
 80076fa:	f012 f865 	bl	80197c8 <__aeabi_dsub>
 80076fe:	4602      	mov	r2, r0
 8007700:	460b      	mov	r3, r1
 8007702:	4610      	mov	r0, r2
 8007704:	4619      	mov	r1, r3
 8007706:	a36e      	add	r3, pc, #440	; (adr r3, 80078c0 <CCU42_2_IRQHandler+0x560>)
 8007708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770c:	f012 fa10 	bl	8019b30 <__aeabi_dmul>
 8007710:	4602      	mov	r2, r0
 8007712:	460b      	mov	r3, r1
 8007714:	4610      	mov	r0, r2
 8007716:	4619      	mov	r1, r3
 8007718:	a367      	add	r3, pc, #412	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 800771a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771e:	f012 f855 	bl	80197cc <__adddf3>
 8007722:	4602      	mov	r2, r0
 8007724:	460b      	mov	r3, r1
 8007726:	4610      	mov	r0, r2
 8007728:	4619      	mov	r1, r3
 800772a:	f012 fc9b 	bl	801a064 <__aeabi_d2iz>
 800772e:	4603      	mov	r3, r0
 8007730:	b29b      	uxth	r3, r3
 8007732:	b21b      	sxth	r3, r3
 8007734:	ea4f 2323 	mov.w	r3, r3, asr #8
 8007738:	b29b      	uxth	r3, r3
 800773a:	b2da      	uxtb	r2, r3
 800773c:	f640 531c 	movw	r3, #3356	; 0xd1c
 8007740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007744:	725a      	strb	r2, [r3, #9]
	MonitorBuffer[10] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_ROLL) * (rollD - SCALE_ROLL));
 8007746:	f640 439c 	movw	r3, #3228	; 0xc9c
 800774a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4618      	mov	r0, r3
 8007752:	f012 f999 	bl	8019a88 <__aeabi_f2d>
 8007756:	4602      	mov	r2, r0
 8007758:	460b      	mov	r3, r1
 800775a:	4610      	mov	r0, r2
 800775c:	4619      	mov	r1, r3
 800775e:	f04f 0200 	mov.w	r2, #0
 8007762:	f04f 0300 	mov.w	r3, #0
 8007766:	f2c4 033e 	movt	r3, #16446	; 0x403e
 800776a:	f012 f82d 	bl	80197c8 <__aeabi_dsub>
 800776e:	4602      	mov	r2, r0
 8007770:	460b      	mov	r3, r1
 8007772:	4610      	mov	r0, r2
 8007774:	4619      	mov	r1, r3
 8007776:	a352      	add	r3, pc, #328	; (adr r3, 80078c0 <CCU42_2_IRQHandler+0x560>)
 8007778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777c:	f012 f9d8 	bl	8019b30 <__aeabi_dmul>
 8007780:	4602      	mov	r2, r0
 8007782:	460b      	mov	r3, r1
 8007784:	4610      	mov	r0, r2
 8007786:	4619      	mov	r1, r3
 8007788:	a34b      	add	r3, pc, #300	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 800778a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778e:	f012 f81d 	bl	80197cc <__adddf3>
 8007792:	4602      	mov	r2, r0
 8007794:	460b      	mov	r3, r1
 8007796:	4610      	mov	r0, r2
 8007798:	4619      	mov	r1, r3
 800779a:	f012 fc63 	bl	801a064 <__aeabi_d2iz>
 800779e:	4603      	mov	r3, r0
 80077a0:	b2da      	uxtb	r2, r3
 80077a2:	f640 531c 	movw	r3, #3356	; 0xd1c
 80077a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80077aa:	729a      	strb	r2, [r3, #10]
	// Roll
	MonitorBuffer[11] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_ROLL) * (YPR[2] - SCALE_ROLL)) >> 8);
 80077ac:	f241 0348 	movw	r3, #4168	; 0x1048
 80077b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	4618      	mov	r0, r3
 80077b8:	f012 f966 	bl	8019a88 <__aeabi_f2d>
 80077bc:	4602      	mov	r2, r0
 80077be:	460b      	mov	r3, r1
 80077c0:	4610      	mov	r0, r2
 80077c2:	4619      	mov	r1, r3
 80077c4:	f04f 0200 	mov.w	r2, #0
 80077c8:	f04f 0300 	mov.w	r3, #0
 80077cc:	f2c4 033e 	movt	r3, #16446	; 0x403e
 80077d0:	f011 fffa 	bl	80197c8 <__aeabi_dsub>
 80077d4:	4602      	mov	r2, r0
 80077d6:	460b      	mov	r3, r1
 80077d8:	4610      	mov	r0, r2
 80077da:	4619      	mov	r1, r3
 80077dc:	a338      	add	r3, pc, #224	; (adr r3, 80078c0 <CCU42_2_IRQHandler+0x560>)
 80077de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e2:	f012 f9a5 	bl	8019b30 <__aeabi_dmul>
 80077e6:	4602      	mov	r2, r0
 80077e8:	460b      	mov	r3, r1
 80077ea:	4610      	mov	r0, r2
 80077ec:	4619      	mov	r1, r3
 80077ee:	a332      	add	r3, pc, #200	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 80077f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f4:	f011 ffea 	bl	80197cc <__adddf3>
 80077f8:	4602      	mov	r2, r0
 80077fa:	460b      	mov	r3, r1
 80077fc:	4610      	mov	r0, r2
 80077fe:	4619      	mov	r1, r3
 8007800:	f012 fc30 	bl	801a064 <__aeabi_d2iz>
 8007804:	4603      	mov	r3, r0
 8007806:	b29b      	uxth	r3, r3
 8007808:	b21b      	sxth	r3, r3
 800780a:	ea4f 2323 	mov.w	r3, r3, asr #8
 800780e:	b29b      	uxth	r3, r3
 8007810:	b2da      	uxtb	r2, r3
 8007812:	f640 531c 	movw	r3, #3356	; 0xd1c
 8007816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800781a:	72da      	strb	r2, [r3, #11]
	MonitorBuffer[12] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_ROLL) * (YPR[2] - SCALE_YAW));
 800781c:	f241 0348 	movw	r3, #4168	; 0x1048
 8007820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	4618      	mov	r0, r3
 8007828:	f012 f92e 	bl	8019a88 <__aeabi_f2d>
 800782c:	4602      	mov	r2, r0
 800782e:	460b      	mov	r3, r1
 8007830:	4610      	mov	r0, r2
 8007832:	4619      	mov	r1, r3
 8007834:	f04f 0200 	mov.w	r2, #0
 8007838:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800783c:	f2c4 0356 	movt	r3, #16470	; 0x4056
 8007840:	f011 ffc2 	bl	80197c8 <__aeabi_dsub>
 8007844:	4602      	mov	r2, r0
 8007846:	460b      	mov	r3, r1
 8007848:	4610      	mov	r0, r2
 800784a:	4619      	mov	r1, r3
 800784c:	a31c      	add	r3, pc, #112	; (adr r3, 80078c0 <CCU42_2_IRQHandler+0x560>)
 800784e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007852:	f012 f96d 	bl	8019b30 <__aeabi_dmul>
 8007856:	4602      	mov	r2, r0
 8007858:	460b      	mov	r3, r1
 800785a:	4610      	mov	r0, r2
 800785c:	4619      	mov	r1, r3
 800785e:	a316      	add	r3, pc, #88	; (adr r3, 80078b8 <CCU42_2_IRQHandler+0x558>)
 8007860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007864:	f011 ffb2 	bl	80197cc <__adddf3>
 8007868:	4602      	mov	r2, r0
 800786a:	460b      	mov	r3, r1
 800786c:	4610      	mov	r0, r2
 800786e:	4619      	mov	r1, r3
 8007870:	f012 fbf8 	bl	801a064 <__aeabi_d2iz>
 8007874:	4603      	mov	r3, r0
 8007876:	b2da      	uxtb	r2, r3
 8007878:	f640 531c 	movw	r3, #3356	; 0xd1c
 800787c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007880:	731a      	strb	r2, [r3, #12]

	// Stop byte
	MonitorBuffer[13] = 0x03;
 8007882:	f640 531c 	movw	r3, #3356	; 0xd1c
 8007886:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800788a:	f04f 0203 	mov.w	r2, #3
 800788e:	735a      	strb	r2, [r3, #13]

	UART001_WriteDataBytes(&BT_UART_Handle, (uint8_t*)MonitorBuffer, 14);
 8007890:	f640 6028 	movw	r0, #3624	; 0xe28
 8007894:	f6c0 0002 	movt	r0, #2050	; 0x802
 8007898:	f640 511c 	movw	r1, #3356	; 0xd1c
 800789c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80078a0:	f04f 020e 	mov.w	r2, #14
 80078a4:	f006 f9cc 	bl	800dc40 <UART001_WriteDataBytes>
}
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop
 80078ac:	f3af 8000 	nop.w
 80078b0:	55555555 	.word	0x55555555
 80078b4:	4076c155 	.word	0x4076c155
 80078b8:	00000000 	.word	0x00000000
 80078bc:	40dfffc0 	.word	0x40dfffc0
 80078c0:	00000000 	.word	0x00000000
 80078c4:	40911100 	.word	0x40911100

080078c8 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	60f8      	str	r0, [r7, #12]
 80078d0:	60b9      	str	r1, [r7, #8]
 80078d2:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 80078d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80078d8:	4618      	mov	r0, r3
 80078da:	f107 0714 	add.w	r7, r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	bc80      	pop	{r7}
 80078e2:	4770      	bx	lr

080078e4 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b085      	sub	sp, #20
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 80078f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	f107 0714 	add.w	r7, r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bc80      	pop	{r7}
 80078fe:	4770      	bx	lr

08007900 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 800790c:	f04f 0300 	mov.w	r3, #0
}
 8007910:	4618      	mov	r0, r3
 8007912:	f107 0714 	add.w	r7, r7, #20
 8007916:	46bd      	mov	sp, r7
 8007918:	bc80      	pop	{r7}
 800791a:	4770      	bx	lr

0800791c <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
 return -1;
 8007928:	f04f 33ff 	mov.w	r3, #4294967295
}
 800792c:	4618      	mov	r0, r3
 800792e:	f107 0714 	add.w	r7, r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	bc80      	pop	{r7}
 8007936:	4770      	bx	lr

08007938 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8007938:	b480      	push	{r7}
 800793a:	af00      	add	r7, sp, #0
 return -1;
 800793c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007940:	4618      	mov	r0, r3
 8007942:	46bd      	mov	sp, r7
 8007944:	bc80      	pop	{r7}
 8007946:	4770      	bx	lr

08007948 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d002      	beq.n	800795e <_fstat+0x16>
  return -1;
 8007958:	f04f 33ff 	mov.w	r3, #4294967295
 800795c:	e001      	b.n	8007962 <_fstat+0x1a>
 else
  return -2;
 800795e:	f06f 0301 	mvn.w	r3, #1
}
 8007962:	4618      	mov	r0, r3
 8007964:	f107 070c 	add.w	r7, r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	bc80      	pop	{r7}
 800796c:	4770      	bx	lr
 800796e:	bf00      	nop

08007970 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
 if (old == new)
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	429a      	cmp	r2, r3
 8007980:	d102      	bne.n	8007988 <_link+0x18>
  return -1;
 8007982:	f04f 33ff 	mov.w	r3, #4294967295
 8007986:	e001      	b.n	800798c <_link+0x1c>
 else
  return -2;
 8007988:	f06f 0301 	mvn.w	r3, #1
}
 800798c:	4618      	mov	r0, r3
 800798e:	f107 070c 	add.w	r7, r7, #12
 8007992:	46bd      	mov	sp, r7
 8007994:	bc80      	pop	{r7}
 8007996:	4770      	bx	lr

08007998 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 return -1;
 80079a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	f107 070c 	add.w	r7, r7, #12
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bc80      	pop	{r7}
 80079ae:	4770      	bx	lr

080079b0 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b087      	sub	sp, #28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80079b8:	f24e 7334 	movw	r3, #59188	; 0xe734
 80079bc:	f2c0 0300 	movt	r3, #0
 80079c0:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80079c2:	f640 5330 	movw	r3, #3376	; 0xd30
 80079c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d114      	bne.n	80079fa <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 80079d0:	f640 5330 	movw	r3, #3376	; 0xd30
 80079d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079d8:	f641 02cc 	movw	r2, #6348	; 0x18cc
 80079dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80079e0:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 80079e2:	f640 5330 	movw	r3, #3376	; 0xd30
 80079e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	18d2      	adds	r2, r2, r3
 80079f0:	f640 5334 	movw	r3, #3380	; 0xd34
 80079f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079f8:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 80079fa:	f640 5330 	movw	r3, #3376	; 0xd30
 80079fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8007a06:	f640 5330 	movw	r3, #3376	; 0xd30
 8007a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	461a      	mov	r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	18d3      	adds	r3, r2, r3
 8007a16:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8007a1a:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8007a1e:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8007a20:	f640 5334 	movw	r3, #3380	; 0xd34
 8007a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d302      	bcc.n	8007a36 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8007a30:	f04f 0300 	mov.w	r3, #0
 8007a34:	e006      	b.n	8007a44 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8007a36:	f640 5330 	movw	r3, #3376	; 0xd30
 8007a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a3e:	68fa      	ldr	r2, [r7, #12]
 8007a40:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8007a42:	693b      	ldr	r3, [r7, #16]
 }
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	f107 071c 	add.w	r7, r7, #28
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bc80      	pop	{r7}
 8007a4e:	4770      	bx	lr

08007a50 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 return -1;
 8007a58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f107 070c 	add.w	r7, r7, #12
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bc80      	pop	{r7}
 8007a66:	4770      	bx	lr

08007a68 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 return -1;
 8007a70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	f107 070c 	add.w	r7, r7, #12
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bc80      	pop	{r7}
 8007a7e:	4770      	bx	lr

08007a80 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8007a8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f107 070c 	add.w	r7, r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bc80      	pop	{r7}
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop

08007a9c <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	af00      	add	r7, sp, #0
 return -1;
 8007aa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bc80      	pop	{r7}
 8007aaa:	4770      	bx	lr

08007aac <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8007aac:	b480      	push	{r7}
 8007aae:	af00      	add	r7, sp, #0
 return -1;
 8007ab0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bc80      	pop	{r7}
 8007aba:	4770      	bx	lr

08007abc <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8007ac4:	e7fe      	b.n	8007ac4 <_exit+0x8>
 8007ac6:	bf00      	nop

08007ac8 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8007ac8:	b480      	push	{r7}
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bc80      	pop	{r7}
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop

08007ad4 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8007adc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f107 070c 	add.w	r7, r7, #12
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bc80      	pop	{r7}
 8007aea:	4770      	bx	lr

08007aec <CALLBACK_USB_GetDescriptor>:
 *   host.
 */
uint16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint16_t wIndex,
                                    const void** const DescriptorAddress)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b085      	sub	sp, #20
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	460b      	mov	r3, r1
 8007af4:	603a      	str	r2, [r7, #0]
 8007af6:	4602      	mov	r2, r0
 8007af8:	80fa      	strh	r2, [r7, #6]
 8007afa:	80bb      	strh	r3, [r7, #4]
	const uint8_t  DescriptorType   = (wValue >> 8);
 8007afc:	88fb      	ldrh	r3, [r7, #6]
 8007afe:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	727b      	strb	r3, [r7, #9]
	
#ifndef USE_IFX_DEV
	const uint8_t  DescriptorNumber = (wValue & 0xFF);
 8007b06:	88fb      	ldrh	r3, [r7, #6]
 8007b08:	723b      	strb	r3, [r7, #8]
#endif

	const void* Address = NULL;
 8007b0a:	f04f 0300 	mov.w	r3, #0
 8007b0e:	60fb      	str	r3, [r7, #12]
	uint16_t    Size    = NO_DESCRIPTOR;
 8007b10:	f04f 0300 	mov.w	r3, #0
 8007b14:	817b      	strh	r3, [r7, #10]

	switch (DescriptorType)
 8007b16:	7a7b      	ldrb	r3, [r7, #9]
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d00c      	beq.n	8007b36 <CALLBACK_USB_GetDescriptor+0x4a>
 8007b1c:	2b03      	cmp	r3, #3
 8007b1e:	d013      	beq.n	8007b48 <CALLBACK_USB_GetDescriptor+0x5c>
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d13d      	bne.n	8007ba0 <CALLBACK_USB_GetDescriptor+0xb4>
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
 8007b24:	f640 4310 	movw	r3, #3088	; 0xc10
 8007b28:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007b2c:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Device_t);
 8007b2e:	f04f 0312 	mov.w	r3, #18
 8007b32:	817b      	strh	r3, [r7, #10]
			break;
 8007b34:	e034      	b.n	8007ba0 <CALLBACK_USB_GetDescriptor+0xb4>
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
 8007b36:	f640 4324 	movw	r3, #3108	; 0xc24
 8007b3a:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007b3e:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Configuration_t);
 8007b40:	f04f 033e 	mov.w	r3, #62	; 0x3e
 8007b44:	817b      	strh	r3, [r7, #10]
			break;
 8007b46:	e02b      	b.n	8007ba0 <CALLBACK_USB_GetDescriptor+0xb4>
		case DTYPE_String:
#ifndef USE_IFX_DEV
			switch (DescriptorNumber)
 8007b48:	7a3b      	ldrb	r3, [r7, #8]
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d00f      	beq.n	8007b6e <CALLBACK_USB_GetDescriptor+0x82>
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d019      	beq.n	8007b86 <CALLBACK_USB_GetDescriptor+0x9a>
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d123      	bne.n	8007b9e <CALLBACK_USB_GetDescriptor+0xb2>
			{
				case 0x00:
					Address = &LanguageString;
 8007b56:	f640 4364 	movw	r3, #3172	; 0xc64
 8007b5a:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007b5e:	60fb      	str	r3, [r7, #12]
					Size    = LanguageString.Header.Size;
 8007b60:	f640 4364 	movw	r3, #3172	; 0xc64
 8007b64:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007b68:	781b      	ldrb	r3, [r3, #0]
 8007b6a:	817b      	strh	r3, [r7, #10]
					break;
 8007b6c:	e017      	b.n	8007b9e <CALLBACK_USB_GetDescriptor+0xb2>
				case 0x01:
					Address = &ManufacturerString;
 8007b6e:	f640 43cc 	movw	r3, #3276	; 0xccc
 8007b72:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007b76:	60fb      	str	r3, [r7, #12]
					Size    = ManufacturerString.Header.Size;
 8007b78:	f640 43cc 	movw	r3, #3276	; 0xccc
 8007b7c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	817b      	strh	r3, [r7, #10]
					break;
 8007b84:	e00b      	b.n	8007b9e <CALLBACK_USB_GetDescriptor+0xb2>
				case 0x02:
					Address = &ProductString;
 8007b86:	f640 5334 	movw	r3, #3380	; 0xd34
 8007b8a:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007b8e:	60fb      	str	r3, [r7, #12]
					Size    = ProductString.Header.Size;
 8007b90:	f640 5334 	movw	r3, #3380	; 0xd34
 8007b94:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	817b      	strh	r3, [r7, #10]
					break;
 8007b9c:	bf00      	nop
			}
#endif
			break;
 8007b9e:	bf00      	nop
	}

	*DescriptorAddress = Address;
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	601a      	str	r2, [r3, #0]
	return Size;
 8007ba6:	897b      	ldrh	r3, [r7, #10]
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f107 0714 	add.w	r7, r7, #20
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bc80      	pop	{r7}
 8007bb2:	4770      	bx	lr

08007bb4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	4603      	mov	r3, r0
 8007bbc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8007bbe:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8007bc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007bc6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8007bca:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8007bce:	79f9      	ldrb	r1, [r7, #7]
 8007bd0:	f001 011f 	and.w	r1, r1, #31
 8007bd4:	f04f 0001 	mov.w	r0, #1
 8007bd8:	fa00 f101 	lsl.w	r1, r0, r1
 8007bdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8007be0:	f107 070c 	add.w	r7, r7, #12
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bc80      	pop	{r7}
 8007be8:	4770      	bx	lr
 8007bea:	bf00      	nop

08007bec <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8007bf6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8007bfa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007bfe:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8007c02:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8007c06:	79f9      	ldrb	r1, [r7, #7]
 8007c08:	f001 011f 	and.w	r1, r1, #31
 8007c0c:	f04f 0001 	mov.w	r0, #1
 8007c10:	fa00 f101 	lsl.w	r1, r0, r1
 8007c14:	f102 0220 	add.w	r2, r2, #32
 8007c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8007c1c:	f107 070c 	add.w	r7, r7, #12
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bc80      	pop	{r7}
 8007c24:	4770      	bx	lr
 8007c26:	bf00      	nop

08007c28 <Endpoint_SelectEndpoint>:
	 *
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address);
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	4603      	mov	r3, r0
 8007c30:	71fb      	strb	r3, [r7, #7]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8007c32:	79fb      	ldrb	r3, [r7, #7]
 8007c34:	f003 030f 	and.w	r3, r3, #15
 8007c38:	b2da      	uxtb	r2, r3
 8007c3a:	f241 3378 	movw	r3, #4984	; 0x1378
 8007c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007c42:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8007c46:	79fb      	ldrb	r3, [r7, #7]
 8007c48:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007c4c:	b2da      	uxtb	r2, r3
 8007c4e:	f241 3378 	movw	r3, #4984	; 0x1378
 8007c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007c56:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 8007c5a:	f107 070c 	add.w	r7, r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bc80      	pop	{r7}
 8007c62:	4770      	bx	lr

08007c64 <USBD_VCOM_Init>:
**                     Public Function Definitions                            **
*******************************************************************************/

/*The function initializes the USB core layer and register call backs. */
status_t USBD_VCOM_Init()
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
	status_t status = DAVEApp_SUCCESS;
 8007c6a:	f04f 0300 	mov.w	r3, #0
 8007c6e:	607b      	str	r3, [r7, #4]
	if(USBD_Initialize(&USBD_VCOM_evnt_CB) == DAVEApp_SUCCESS)
 8007c70:	f240 0018 	movw	r0, #24
 8007c74:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007c78:	f005 f8e6 	bl	800ce48 <USBD_Initialize>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d102      	bne.n	8007c88 <USBD_VCOM_Init+0x24>
	{
		USBD_Connect();
 8007c82:	f005 f9f7 	bl	800d074 <USBD_Connect>
 8007c86:	e002      	b.n	8007c8e <USBD_VCOM_Init+0x2a>
	}
	else
	{
		status = USBD_VCOM_ERROR;
 8007c88:	f04f 0301 	mov.w	r3, #1
 8007c8c:	607b      	str	r3, [r7, #4]
	}
	return status;
 8007c8e:	687b      	ldr	r3, [r7, #4]
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	f107 0708 	add.w	r7, r7, #8
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop

08007c9c <USBD_VCOM_IsEnumDone>:

/*The function check if the enumeration has been done already. */
uint8_t USBD_VCOM_IsEnumDone(void)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	af00      	add	r7, sp, #0
	return USBD_IsEnumDone();
 8007ca0:	f005 f9f4 	bl	800d08c <USBD_IsEnumDone>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	b2db      	uxtb	r3, r3
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	bd80      	pop	{r7, pc}

08007cac <USBD_VCOM_SendByte>:

/* This function sends a byte to the USB host. */
status_t USBD_VCOM_SendByte(const uint8_t DataByte)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b084      	sub	sp, #16
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007cb6:	f04f 0300 	mov.w	r3, #0
 8007cba:	60fb      	str	r3, [r7, #12]

  /* Send a byte to the host. */
  if(CDC_Device_SendByte(&USBD_VCOM_CDCInterface, DataByte)
 8007cbc:	79fb      	ldrb	r3, [r7, #7]
 8007cbe:	f240 003c 	movw	r0, #60	; 0x3c
 8007cc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	f000 fc0e 	bl	80084e8 <CDC_Device_SendByte>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d002      	beq.n	8007cd8 <USBD_VCOM_SendByte+0x2c>
      != ENDPOINT_RWSTREAM_NoError)
  {
    Status = USBD_VCOM_USBCDC_ERROR;
 8007cd2:	f04f 0306 	mov.w	r3, #6
 8007cd6:	60fb      	str	r3, [r7, #12]
  }
  if(CDC_Device_Flush(&USBD_VCOM_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 8007cd8:	f240 003c 	movw	r0, #60	; 0x3c
 8007cdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007ce0:	f000 fc3a 	bl	8008558 <CDC_Device_Flush>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d002      	beq.n	8007cf0 <USBD_VCOM_SendByte+0x44>
  {
    Status = USBD_VCOM_USBCDC_ERROR;
 8007cea:	f04f 0306 	mov.w	r3, #6
 8007cee:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f107 0710 	add.w	r7, r7, #16
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <USBD_VCOM_SendData>:

/* This function sends multiple bytes to the USB host. */
status_t USBD_VCOM_SendData(const char* const DataBuffer,
                            const uint16_t Length)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	460b      	mov	r3, r1
 8007d06:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007d08:	f04f 0300 	mov.w	r3, #0
 8007d0c:	60fb      	str	r3, [r7, #12]

  do{

    if(Length == 0)
 8007d0e:	887b      	ldrh	r3, [r7, #2]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d103      	bne.n	8007d1c <USBD_VCOM_SendData+0x20>
    {
      Status = USBD_VCOM_USBCDC_ERROR;
 8007d14:	f04f 0306 	mov.w	r3, #6
 8007d18:	60fb      	str	r3, [r7, #12]
      break;
 8007d1a:	e01b      	b.n	8007d54 <USBD_VCOM_SendData+0x58>
    }

    /* Send data to USB host.*/
    if(CDC_Device_SendData(&USBD_VCOM_CDCInterface, (const char *)DataBuffer,
 8007d1c:	887b      	ldrh	r3, [r7, #2]
 8007d1e:	f240 003c 	movw	r0, #60	; 0x3c
 8007d22:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007d26:	6879      	ldr	r1, [r7, #4]
 8007d28:	461a      	mov	r2, r3
 8007d2a:	f000 fbb5 	bl	8008498 <CDC_Device_SendData>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d003      	beq.n	8007d3c <USBD_VCOM_SendData+0x40>
    				 Length) != ENDPOINT_RWSTREAM_NoError)
    {
      Status = USBD_VCOM_USBCDC_ERROR;
 8007d34:	f04f 0306 	mov.w	r3, #6
 8007d38:	60fb      	str	r3, [r7, #12]
 8007d3a:	e00b      	b.n	8007d54 <USBD_VCOM_SendData+0x58>
    }
    else if(CDC_Device_Flush(&USBD_VCOM_CDCInterface) !=
 8007d3c:	f240 003c 	movw	r0, #60	; 0x3c
 8007d40:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007d44:	f000 fc08 	bl	8008558 <CDC_Device_Flush>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d002      	beq.n	8007d54 <USBD_VCOM_SendData+0x58>
    											ENDPOINT_READYWAIT_NoError)
    {
      Status = USBD_VCOM_USBCDC_ERROR;
 8007d4e:	f04f 0306 	mov.w	r3, #6
 8007d52:	60fb      	str	r3, [r7, #12]
    }
  }while(0);

  return Status;
 8007d54:	68fb      	ldr	r3, [r7, #12]
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	f107 0710 	add.w	r7, r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <USBD_VCOM_SendString>:

/* This function sends string data to the USB host. */
status_t USBD_VCOM_SendString(const char* const DataString)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007d68:	f04f 0300 	mov.w	r3, #0
 8007d6c:	60fb      	str	r3, [r7, #12]

  do{
    /* Send string to the host */
    if(CDC_Device_SendString(&USBD_VCOM_CDCInterface, DataString)
 8007d6e:	f240 003c 	movw	r0, #60	; 0x3c
 8007d72:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007d76:	6879      	ldr	r1, [r7, #4]
 8007d78:	f000 fb64 	bl	8008444 <CDC_Device_SendString>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d002      	beq.n	8007d88 <USBD_VCOM_SendString+0x28>
        != ENDPOINT_RWSTREAM_NoError)
    {
      Status = USBD_VCOM_USBCDC_ERROR;
 8007d82:	f04f 0306 	mov.w	r3, #6
 8007d86:	60fb      	str	r3, [r7, #12]
    }
    if(CDC_Device_Flush(&USBD_VCOM_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 8007d88:	f240 003c 	movw	r0, #60	; 0x3c
 8007d8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007d90:	f000 fbe2 	bl	8008558 <CDC_Device_Flush>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d002      	beq.n	8007da0 <USBD_VCOM_SendString+0x40>
    {
      Status = USBD_VCOM_USBCDC_ERROR;
 8007d9a:	f04f 0306 	mov.w	r3, #6
 8007d9e:	60fb      	str	r3, [r7, #12]
    }
  }while(0);

  return Status;
 8007da0:	68fb      	ldr	r3, [r7, #12]
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	f107 0710 	add.w	r7, r7, #16
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <USBD_VCOM_ReceiveByte>:

/* This function receives a byte from the USB host.*/
status_t USBD_VCOM_ReceiveByte(int8_t* DataByte)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007db4:	f04f 0300 	mov.w	r3, #0
 8007db8:	60fb      	str	r3, [r7, #12]
  int16_t RxByte;

  /* Receive one byte of data */
  RxByte = CDC_Device_ReceiveByte(&USBD_VCOM_CDCInterface);
 8007dba:	f240 003c 	movw	r0, #60	; 0x3c
 8007dbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007dc2:	f000 fc25 	bl	8008610 <CDC_Device_ReceiveByte>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	817b      	strh	r3, [r7, #10]

  if(RxByte != -1)
 8007dca:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd2:	d004      	beq.n	8007dde <USBD_VCOM_ReceiveByte+0x32>
  {
    *DataByte = (int8_t)RxByte;
 8007dd4:	897b      	ldrh	r3, [r7, #10]
 8007dd6:	b2da      	uxtb	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	701a      	strb	r2, [r3, #0]
 8007ddc:	e002      	b.n	8007de4 <USBD_VCOM_ReceiveByte+0x38>
  }
  else
  {
    Status = USBD_VCOM_USBCDC_ERROR;
 8007dde:	f04f 0306 	mov.w	r3, #6
 8007de2:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 8007de4:	68fb      	ldr	r3, [r7, #12]
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	f107 0710 	add.w	r7, r7, #16
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <USBD_VCOM_ReceiveData>:

/* This function receives number of bytes from the USB host.*/
status_t USBD_VCOM_ReceiveData(int8_t* DataBuffer, int16_t DataByte)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007dfc:	f04f 0300 	mov.w	r3, #0
 8007e00:	60fb      	str	r3, [r7, #12]
  uint16_t BytesProcessed = 0;
 8007e02:	f04f 0300 	mov.w	r3, #0
 8007e06:	813b      	strh	r3, [r7, #8]
	uint8_t ret = 0;
 8007e08:	f04f 0300 	mov.w	r3, #0
 8007e0c:	72fb      	strb	r3, [r7, #11]
	
	if(DataByte > 0)
 8007e0e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dd18      	ble.n	8007e48 <USBD_VCOM_ReceiveData+0x58>
	{

		/* Fix for new read/write */
		Endpoint_SelectEndpoint(ENDPOINT_DIR_OUT | CDC_RX_EPNUM);
 8007e16:	f04f 0003 	mov.w	r0, #3
 8007e1a:	f7ff ff05 	bl	8007c28 <Endpoint_SelectEndpoint>
		while ((ret=Endpoint_Read_Stream_LE(DataBuffer, DataByte, &BytesProcessed))
 8007e1e:	bf00      	nop
 8007e20:	887a      	ldrh	r2, [r7, #2]
 8007e22:	f107 0308 	add.w	r3, r7, #8
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	4611      	mov	r1, r2
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	f003 fab0 	bl	800b390 <Endpoint_Read_Stream_LE>
 8007e30:	4603      	mov	r3, r0
 8007e32:	72fb      	strb	r3, [r7, #11]
 8007e34:	7afb      	ldrb	r3, [r7, #11]
 8007e36:	2b05      	cmp	r3, #5
 8007e38:	d0f2      	beq.n	8007e20 <USBD_VCOM_ReceiveData+0x30>
						==ENDPOINT_RWSTREAM_IncompleteTransfer);
		if (ret!=ENDPOINT_RWSTREAM_NoError)
 8007e3a:	7afb      	ldrb	r3, [r7, #11]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d006      	beq.n	8007e4e <USBD_VCOM_ReceiveData+0x5e>
		Status = USBD_VCOM_USBCDC_ERROR;
 8007e40:	f04f 0306 	mov.w	r3, #6
 8007e44:	60fb      	str	r3, [r7, #12]
 8007e46:	e002      	b.n	8007e4e <USBD_VCOM_ReceiveData+0x5e>
	}
	else
	{
		Status = USBD_VCOM_USBCDC_ERROR;
 8007e48:	f04f 0306 	mov.w	r3, #6
 8007e4c:	60fb      	str	r3, [r7, #12]
	}

  return Status;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	f107 0710 	add.w	r7, r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop

08007e5c <USBD_VCOM_GetLineEncoding>:

/* Gets the line encoding */
status_t USBD_VCOM_GetLineEncoding(CDC_LineEncoding_t* LineEncodingPtr)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b085      	sub	sp, #20
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007e64:	f04f 0300 	mov.w	r3, #0
 8007e68:	60fb      	str	r3, [r7, #12]

  if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8007e6a:	f241 43bd 	movw	r3, #5309	; 0x14bd
 8007e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	2b04      	cmp	r3, #4
 8007e78:	d109      	bne.n	8007e8e <USBD_VCOM_GetLineEncoding+0x32>
      !(USBD_VCOM_CDCInterface.State.LineEncoding.BaudRateBPS) ||
 8007e7a:	f240 033c 	movw	r3, #60	; 0x3c
 8007e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e82:	699b      	ldr	r3, [r3, #24]
/* Gets the line encoding */
status_t USBD_VCOM_GetLineEncoding(CDC_LineEncoding_t* LineEncodingPtr)
{
  status_t Status = (uint32_t)DAVEApp_SUCCESS;

  if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d002      	beq.n	8007e8e <USBD_VCOM_GetLineEncoding+0x32>
      !(USBD_VCOM_CDCInterface.State.LineEncoding.BaudRateBPS) ||
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d103      	bne.n	8007e96 <USBD_VCOM_GetLineEncoding+0x3a>
        (LineEncodingPtr == NULL))
  {
    Status = USBD_VCOM_USBCDC_ERROR;
 8007e8e:	f04f 0306 	mov.w	r3, #6
 8007e92:	60fb      	str	r3, [r7, #12]
 8007e94:	e00c      	b.n	8007eb0 <USBD_VCOM_GetLineEncoding+0x54>
  }
  else
  {
    memcpy(LineEncodingPtr, &USBD_VCOM_CDCInterface.State.LineEncoding,
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f240 023c 	movw	r2, #60	; 0x3c
 8007e9c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007ea0:	f102 0218 	add.w	r2, r2, #24
 8007ea4:	6810      	ldr	r0, [r2, #0]
 8007ea6:	6018      	str	r0, [r3, #0]
 8007ea8:	8891      	ldrh	r1, [r2, #4]
 8007eaa:	7992      	ldrb	r2, [r2, #6]
 8007eac:	8099      	strh	r1, [r3, #4]
 8007eae:	719a      	strb	r2, [r3, #6]
                          sizeof(CDC_LineEncoding_t));
  }

  return Status;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f107 0714 	add.w	r7, r7, #20
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bc80      	pop	{r7}
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop

08007ec0 <USBD_VCOM_BytesReceived>:

/* This function checks number of bytes received from the USB host. */
uint16_t USBD_VCOM_BytesReceived(void)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
  uint16_t Bytes = 0;
 8007ec6:	f04f 0300 	mov.w	r3, #0
 8007eca:	80fb      	strh	r3, [r7, #6]

  /* Check if bytes are received from host */
  NVIC_DisableIRQ(USB0_0_IRQn);
 8007ecc:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8007ed0:	f7ff fe8c 	bl	8007bec <NVIC_DisableIRQ>
  Bytes = CDC_Device_BytesReceived(&USBD_VCOM_CDCInterface);
 8007ed4:	f240 003c 	movw	r0, #60	; 0x3c
 8007ed8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007edc:	f000 fb66 	bl	80085ac <CDC_Device_BytesReceived>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	80fb      	strh	r3, [r7, #6]

  NVIC_EnableIRQ(USB0_0_IRQn);
 8007ee4:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8007ee8:	f7ff fe64 	bl	8007bb4 <NVIC_EnableIRQ>
  
  return Bytes;
 8007eec:	88fb      	ldrh	r3, [r7, #6]
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f107 0708 	add.w	r7, r7, #8
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <EVENT_USB_Device_Connect>:

/* Event handler for the USB Connection event. */
void EVENT_USB_Device_Connect(void)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	af00      	add	r7, sp, #0
  /*Update the state*/
  USB_DeviceState = DEVICE_STATE_Default;
 8007efc:	f241 43bd 	movw	r3, #5309	; 0x14bd
 8007f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f04:	f04f 0202 	mov.w	r2, #2
 8007f08:	701a      	strb	r2, [r3, #0]
}
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bc80      	pop	{r7}
 8007f0e:	4770      	bx	lr

08007f10 <EVENT_USB_Device_Disconnect>:

/* Event handler for the USB Disconnection event. */
void EVENT_USB_Device_Disconnect(void)
{
 8007f10:	b480      	push	{r7}
 8007f12:	af00      	add	r7, sp, #0
  /*Update the state*/
  USB_DeviceState = DEVICE_STATE_Unattached;
 8007f14:	f241 43bd 	movw	r3, #5309	; 0x14bd
 8007f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f1c:	f04f 0200 	mov.w	r2, #0
 8007f20:	701a      	strb	r2, [r3, #0]
}
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bc80      	pop	{r7}
 8007f26:	4770      	bx	lr

08007f28 <EVENT_USB_Device_ConfigurationChanged>:

/* Event handler for the USB Configuration Changed event. */
void EVENT_USB_Device_ConfigurationChanged(void)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	af00      	add	r7, sp, #0
	USBD_SetEndpointBuffer((CDC_IN_EP_MASK|CDC_NOTIFICATION_EPNUM),
 8007f2c:	f04f 0081 	mov.w	r0, #129	; 0x81
 8007f30:	f241 01d0 	movw	r1, #4304	; 0x10d0
 8007f34:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007f38:	f04f 0240 	mov.w	r2, #64	; 0x40
 8007f3c:	f005 f8ba 	bl	800d0b4 <USBD_SetEndpointBuffer>
							notification_ep_buf,USB_FS_MAXPKT_SIZE);
	USBD_SetEndpointBuffer((CDC_IN_EP_MASK|CDC_TX_EPNUM),
 8007f40:	f04f 0082 	mov.w	r0, #130	; 0x82
 8007f44:	f241 0190 	movw	r1, #4240	; 0x1090
 8007f48:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007f4c:	f04f 0240 	mov.w	r2, #64	; 0x40
 8007f50:	f005 f8b0 	bl	800d0b4 <USBD_SetEndpointBuffer>
										tx_ep_buf,USB_FS_MAXPKT_SIZE);
	USBD_SetEndpointBuffer((CDC_OUT_EP_MASK|CDC_RX_EPNUM),
 8007f54:	f04f 0003 	mov.w	r0, #3
 8007f58:	f241 1110 	movw	r1, #4368	; 0x1110
 8007f5c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007f60:	f04f 0240 	mov.w	r2, #64	; 0x40
 8007f64:	f005 f8a6 	bl	800d0b4 <USBD_SetEndpointBuffer>
										rx_ep_buf,USB_FS_MAXPKT_SIZE);
	CDC_Device_ConfigureEndpoints(&USBD_VCOM_CDCInterface);
 8007f68:	f240 003c 	movw	r0, #60	; 0x3c
 8007f6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007f70:	f000 f9f0 	bl	8008354 <CDC_Device_ConfigureEndpoints>

	device.IsConfigured = 1;
 8007f74:	f241 3378 	movw	r3, #4984	; 0x1378
 8007f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f7c:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 8007f80:	f042 0201 	orr.w	r2, r2, #1
 8007f84:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
	USB_DeviceState = DEVICE_STATE_Configured;
 8007f88:	f241 43bd 	movw	r3, #5309	; 0x14bd
 8007f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f90:	f04f 0204 	mov.w	r2, #4
 8007f94:	701a      	strb	r2, [r3, #0]
}
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <EVENT_USB_Device_ControlRequest>:

/* Event handler for the USB Control Request reception event. */
void EVENT_USB_Device_ControlRequest()
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	af00      	add	r7, sp, #0
  CDC_Device_ProcessControlRequest(&USBD_VCOM_CDCInterface);
 8007f9c:	f240 003c 	movw	r0, #60	; 0x3c
 8007fa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007fa4:	f000 f8e2 	bl	800816c <CDC_Device_ProcessControlRequest>
}
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop

08007fac <EVENT_USB_Device_SetAddress>:

/* Event handler for the USB Control Request reception event. */
void EVENT_USB_Device_SetAddress(void)
{
 8007fac:	b480      	push	{r7}
 8007fae:	af00      	add	r7, sp, #0
  USB_DeviceState = DEVICE_STATE_Addressed;
 8007fb0:	f241 43bd 	movw	r3, #5309	; 0x14bd
 8007fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007fb8:	f04f 0203 	mov.w	r2, #3
 8007fbc:	701a      	strb	r2, [r3, #0]
}
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bc80      	pop	{r7}
 8007fc2:	4770      	bx	lr

08007fc4 <EVENT_USB_Device_WakeUp>:

/*Dummy call back for wake up event*/
void EVENT_USB_Device_WakeUp(void)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	af00      	add	r7, sp, #0

}
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bc80      	pop	{r7}
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop

08007fd0 <EVENT_USB_Device_Suspend>:

/*Dummy call back for suspend event*/
void EVENT_USB_Device_Suspend(void)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	af00      	add	r7, sp, #0

}
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bc80      	pop	{r7}
 8007fd8:	4770      	bx	lr
 8007fda:	bf00      	nop

08007fdc <Endpoint_SelectEndpoint>:
	 *
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address);
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	71fb      	strb	r3, [r7, #7]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8007fe6:	79fb      	ldrb	r3, [r7, #7]
 8007fe8:	f003 030f 	and.w	r3, r3, #15
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	f241 3378 	movw	r3, #4984	; 0x1378
 8007ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007ff6:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8007ffa:	79fb      	ldrb	r3, [r7, #7]
 8007ffc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008000:	b2da      	uxtb	r2, r3
 8008002:	f241 3378 	movw	r3, #4984	; 0x1378
 8008006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800800a:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 800800e:	f107 070c 	add.w	r7, r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	bc80      	pop	{r7}
 8008016:	4770      	bx	lr

08008018 <Endpoint_IsSETUPReceived>:
	 *  \return Boolean \c true if the selected endpoint has received a SETUP
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void);
	static inline bool Endpoint_IsSETUPReceived(void)
	{
 8008018:	b480      	push	{r7}
 800801a:	af00      	add	r7, sp, #0
		return device.IsSetupRecieved;
 800801c:	f241 3378 	movw	r3, #4984	; 0x1378
 8008020:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008024:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8008028:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800802c:	b2db      	uxtb	r3, r3
 800802e:	2b00      	cmp	r3, #0
 8008030:	bf0c      	ite	eq
 8008032:	2300      	moveq	r3, #0
 8008034:	2301      	movne	r3, #1
 8008036:	b2db      	uxtb	r3, r3
	}
 8008038:	4618      	mov	r0, r3
 800803a:	46bd      	mov	sp, r7
 800803c:	bc80      	pop	{r7}
 800803e:	4770      	bx	lr

08008040 <Endpoint_ClearSETUP>:
	 *
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void);
	static inline void Endpoint_ClearSETUP(void)
	{
 8008040:	b480      	push	{r7}
 8008042:	af00      	add	r7, sp, #0
		device.IsSetupRecieved = 0;
 8008044:	f241 3378 	movw	r3, #4984	; 0x1378
 8008048:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800804c:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 8008050:	f36f 0241 	bfc	r2, #1, #1
 8008054:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
	}
 8008058:	46bd      	mov	sp, r7
 800805a:	bc80      	pop	{r7}
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop

08008060 <Endpoint_ClearStatusStage>:
	/** Nothing done in this function
	 *
	 */
	static inline void Endpoint_ClearStatusStage(void);
	static inline void Endpoint_ClearStatusStage(void)
	{
 8008060:	b480      	push	{r7}
 8008062:	af00      	add	r7, sp, #0

	}
 8008064:	46bd      	mov	sp, r7
 8008066:	bc80      	pop	{r7}
 8008068:	4770      	bx	lr
 800806a:	bf00      	nop

0800806c <Endpoint_IsINReady>:
	 *  \return Boolean \c true if the current endpoint is ready for an IN
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsINReady(void);
	static inline bool Endpoint_IsINReady(void)
	{
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8008072:	f241 3378 	movw	r3, #4984	; 0x1378
 8008076:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800807a:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800807e:	f04f 022c 	mov.w	r2, #44	; 0x2c
 8008082:	fb02 f203 	mul.w	r2, r2, r3
 8008086:	f241 3378 	movw	r3, #4984	; 0x1378
 800808a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800808e:	18d3      	adds	r3, r2, r3
 8008090:	f103 0304 	add.w	r3, r3, #4
 8008094:	607b      	str	r3, [r7, #4]
		return ep->InInUse == 0 && ep->IsEnabled;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	f003 0310 	and.w	r3, r3, #16
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d109      	bne.n	80080b6 <Endpoint_IsINReady+0x4a>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	791b      	ldrb	r3, [r3, #4]
 80080a6:	f003 0302 	and.w	r3, r3, #2
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d002      	beq.n	80080b6 <Endpoint_IsINReady+0x4a>
 80080b0:	f04f 0301 	mov.w	r3, #1
 80080b4:	e001      	b.n	80080ba <Endpoint_IsINReady+0x4e>
 80080b6:	f04f 0300 	mov.w	r3, #0
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	b2db      	uxtb	r3, r3
	}
 80080c0:	4618      	mov	r0, r3
 80080c2:	f107 070c 	add.w	r7, r7, #12
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bc80      	pop	{r7}
 80080ca:	4770      	bx	lr

080080cc <Endpoint_IsOUTReceived>:
	 *  \return Boolean \c true if current endpoint is has received an OUT
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsOUTReceived(void);
	static inline bool Endpoint_IsOUTReceived(void)
	{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80080d2:	f241 3378 	movw	r3, #4984	; 0x1378
 80080d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80080da:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80080de:	f04f 022c 	mov.w	r2, #44	; 0x2c
 80080e2:	fb02 f203 	mul.w	r2, r2, r3
 80080e6:	f241 3378 	movw	r3, #4984	; 0x1378
 80080ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80080ee:	18d3      	adds	r3, r2, r3
 80080f0:	f103 0304 	add.w	r3, r3, #4
 80080f4:	607b      	str	r3, [r7, #4]
		return ep->IsOutRecieved;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80080fe:	b2db      	uxtb	r3, r3
 8008100:	2b00      	cmp	r3, #0
 8008102:	bf0c      	ite	eq
 8008104:	2300      	moveq	r3, #0
 8008106:	2301      	movne	r3, #1
 8008108:	b2db      	uxtb	r3, r3
	}
 800810a:	4618      	mov	r0, r3
 800810c:	f107 070c 	add.w	r7, r7, #12
 8008110:	46bd      	mov	sp, r7
 8008112:	bc80      	pop	{r7}
 8008114:	4770      	bx	lr
 8008116:	bf00      	nop

08008118 <Endpoint_BytesInEndpoint>:
	 *  \return Total number of bytes in the currently selected Endpoint's FIFO
	 *  buffer.
	 */
	static inline uint16_t Endpoint_BytesInEndpoint(void);
	static inline uint16_t Endpoint_BytesInEndpoint(void)
	{
 8008118:	b480      	push	{r7}
 800811a:	b083      	sub	sp, #12
 800811c:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800811e:	f241 3378 	movw	r3, #4984	; 0x1378
 8008122:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008126:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800812a:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800812e:	fb02 f203 	mul.w	r2, r2, r3
 8008132:	f241 3378 	movw	r3, #4984	; 0x1378
 8008136:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800813a:	18d3      	adds	r3, r2, r3
 800813c:	f103 0304 	add.w	r3, r3, #4
 8008140:	607b      	str	r3, [r7, #4]
		if (ep->Direction)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800814a:	b2db      	uxtb	r3, r3
 800814c:	2b00      	cmp	r3, #0
 800814e:	d003      	beq.n	8008158 <Endpoint_BytesInEndpoint+0x40>
			return ep->InBytesAvailable;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	b29b      	uxth	r3, r3
 8008156:	e002      	b.n	800815e <Endpoint_BytesInEndpoint+0x46>
		else
			return ep->OutBytesAvailable;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	b29b      	uxth	r3, r3
	}
 800815e:	4618      	mov	r0, r3
 8008160:	f107 070c 	add.w	r7, r7, #12
 8008164:	46bd      	mov	sp, r7
 8008166:	bc80      	pop	{r7}
 8008168:	4770      	bx	lr
 800816a:	bf00      	nop

0800816c <CDC_Device_ProcessControlRequest>:
#define  __INCLUDE_FROM_CDC_DEVICE_C
#include "CDCClassDevice.h"

void CDC_Device_ProcessControlRequest(
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
	if (!(Endpoint_IsSETUPReceived()))
 8008174:	f7ff ff50 	bl	8008018 <Endpoint_IsSETUPReceived>
 8008178:	4603      	mov	r3, r0
 800817a:	f083 0301 	eor.w	r3, r3, #1
 800817e:	b2db      	uxtb	r3, r3
 8008180:	2b00      	cmp	r3, #0
 8008182:	f040 80b6 	bne.w	80082f2 <CDC_Device_ProcessControlRequest+0x186>
	  return;

	if (USB_ControlRequest.wIndex !=
 8008186:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800818a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800818e:	889b      	ldrh	r3, [r3, #4]
 8008190:	b29a      	uxth	r2, r3
						CDCInterfaceInfo->Config.ControlInterfaceNumber)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	781b      	ldrb	r3, [r3, #0]
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if (!(Endpoint_IsSETUPReceived()))
	  return;

	if (USB_ControlRequest.wIndex !=
 8008196:	429a      	cmp	r2, r3
 8008198:	f040 80ad 	bne.w	80082f6 <CDC_Device_ProcessControlRequest+0x18a>
						CDCInterfaceInfo->Config.ControlInterfaceNumber)
	  return;

	switch (USB_ControlRequest.bRequest)
 800819c:	f241 43c0 	movw	r3, #5312	; 0x14c0
 80081a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80081a4:	785b      	ldrb	r3, [r3, #1]
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	f1a3 0320 	sub.w	r3, r3, #32
 80081ac:	2b03      	cmp	r3, #3
 80081ae:	f200 80ad 	bhi.w	800830c <CDC_Device_ProcessControlRequest+0x1a0>
 80081b2:	a201      	add	r2, pc, #4	; (adr r2, 80081b8 <CDC_Device_ProcessControlRequest+0x4c>)
 80081b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b8:	08008223 	.word	0x08008223
 80081bc:	080081c9 	.word	0x080081c9
 80081c0:	08008293 	.word	0x08008293
 80081c4:	080082c3 	.word	0x080082c3
	{
		case CDC_REQ_GetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST |
 80081c8:	f241 43c0 	movw	r3, #5312	; 0x14c0
 80081cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80081d0:	781b      	ldrb	r3, [r3, #0]
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2ba1      	cmp	r3, #161	; 0xa1
 80081d6:	f040 8090 	bne.w	80082fa <CDC_Device_ProcessControlRequest+0x18e>
										REQTYPE_CLASS | REQREC_INTERFACE))
			{
				Endpoint_ClearSETUP();
 80081da:	f7ff ff31 	bl	8008040 <Endpoint_ClearSETUP>

				while (!(Endpoint_IsINReady()));
 80081de:	bf00      	nop
 80081e0:	f7ff ff44 	bl	800806c <Endpoint_IsINReady>
 80081e4:	4603      	mov	r3, r0
 80081e6:	f083 0301 	eor.w	r3, r3, #1
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1f7      	bne.n	80081e0 <CDC_Device_ProcessControlRequest+0x74>

				Endpoint_Write_32_LE(
						CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
 80081f0:	687b      	ldr	r3, [r7, #4]
			{
				Endpoint_ClearSETUP();

				while (!(Endpoint_IsINReady()));

				Endpoint_Write_32_LE(
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	4618      	mov	r0, r3
 80081f6:	f003 fdc1 	bl	800bd7c <Endpoint_Write_32_LE>
						CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
				Endpoint_Write_8(
						CDCInterfaceInfo->State.LineEncoding.CharFormat);
 80081fa:	687b      	ldr	r3, [r7, #4]

				while (!(Endpoint_IsINReady()));

				Endpoint_Write_32_LE(
						CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
				Endpoint_Write_8(
 80081fc:	7f1b      	ldrb	r3, [r3, #28]
 80081fe:	4618      	mov	r0, r3
 8008200:	f003 fd3e 	bl	800bc80 <Endpoint_Write_8>
						CDCInterfaceInfo->State.LineEncoding.CharFormat);
				Endpoint_Write_8(
						CDCInterfaceInfo->State.LineEncoding.ParityType);
 8008204:	687b      	ldr	r3, [r7, #4]

				Endpoint_Write_32_LE(
						CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
				Endpoint_Write_8(
						CDCInterfaceInfo->State.LineEncoding.CharFormat);
				Endpoint_Write_8(
 8008206:	7f5b      	ldrb	r3, [r3, #29]
 8008208:	4618      	mov	r0, r3
 800820a:	f003 fd39 	bl	800bc80 <Endpoint_Write_8>
						CDCInterfaceInfo->State.LineEncoding.ParityType);
				Endpoint_Write_8(
						CDCInterfaceInfo->State.LineEncoding.DataBits);
 800820e:	687b      	ldr	r3, [r7, #4]
						CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
				Endpoint_Write_8(
						CDCInterfaceInfo->State.LineEncoding.CharFormat);
				Endpoint_Write_8(
						CDCInterfaceInfo->State.LineEncoding.ParityType);
				Endpoint_Write_8(
 8008210:	7f9b      	ldrb	r3, [r3, #30]
 8008212:	4618      	mov	r0, r3
 8008214:	f003 fd34 	bl	800bc80 <Endpoint_Write_8>
						CDCInterfaceInfo->State.LineEncoding.DataBits);

				Endpoint_ClearIN();
 8008218:	f003 fc6e 	bl	800baf8 <Endpoint_ClearIN>
				Endpoint_ClearStatusStage();
 800821c:	f7ff ff20 	bl	8008060 <Endpoint_ClearStatusStage>
			}

			break;
 8008220:	e06b      	b.n	80082fa <CDC_Device_ProcessControlRequest+0x18e>
		case CDC_REQ_SetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE |
 8008222:	f241 43c0 	movw	r3, #5312	; 0x14c0
 8008226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b21      	cmp	r3, #33	; 0x21
 8008230:	d165      	bne.n	80082fe <CDC_Device_ProcessControlRequest+0x192>
										REQTYPE_CLASS | REQREC_INTERFACE))
			{
				Endpoint_ClearSETUP();
 8008232:	f7ff ff05 	bl	8008040 <Endpoint_ClearSETUP>

				while (!(Endpoint_IsOUTReceived()))
 8008236:	e007      	b.n	8008248 <CDC_Device_ProcessControlRequest+0xdc>
				{
					if (USB_DeviceState == DEVICE_STATE_Unattached)
 8008238:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800823c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	b2db      	uxtb	r3, r3
 8008244:	2b00      	cmp	r3, #0
 8008246:	d05c      	beq.n	8008302 <CDC_Device_ProcessControlRequest+0x196>
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE |
										REQTYPE_CLASS | REQREC_INTERFACE))
			{
				Endpoint_ClearSETUP();

				while (!(Endpoint_IsOUTReceived()))
 8008248:	f7ff ff40 	bl	80080cc <Endpoint_IsOUTReceived>
 800824c:	4603      	mov	r3, r0
 800824e:	f083 0301 	eor.w	r3, r3, #1
 8008252:	b2db      	uxtb	r3, r3
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1ef      	bne.n	8008238 <CDC_Device_ProcessControlRequest+0xcc>
					if (USB_DeviceState == DEVICE_STATE_Unattached)
					  return;
				}

				CDCInterfaceInfo->State.LineEncoding.BaudRateBPS =
													Endpoint_Read_32_LE();
 8008258:	f003 fdcc 	bl	800bdf4 <Endpoint_Read_32_LE>
 800825c:	4602      	mov	r2, r0
				{
					if (USB_DeviceState == DEVICE_STATE_Unattached)
					  return;
				}

				CDCInterfaceInfo->State.LineEncoding.BaudRateBPS =
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	619a      	str	r2, [r3, #24]
													Endpoint_Read_32_LE();
				CDCInterfaceInfo->State.LineEncoding.CharFormat  =
														Endpoint_Read_8();
 8008262:	f003 fd49 	bl	800bcf8 <Endpoint_Read_8>
 8008266:	4603      	mov	r3, r0
 8008268:	461a      	mov	r2, r3
					  return;
				}

				CDCInterfaceInfo->State.LineEncoding.BaudRateBPS =
													Endpoint_Read_32_LE();
				CDCInterfaceInfo->State.LineEncoding.CharFormat  =
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	771a      	strb	r2, [r3, #28]
														Endpoint_Read_8();
				CDCInterfaceInfo->State.LineEncoding.ParityType  =
														Endpoint_Read_8();
 800826e:	f003 fd43 	bl	800bcf8 <Endpoint_Read_8>
 8008272:	4603      	mov	r3, r0
 8008274:	461a      	mov	r2, r3

				CDCInterfaceInfo->State.LineEncoding.BaudRateBPS =
													Endpoint_Read_32_LE();
				CDCInterfaceInfo->State.LineEncoding.CharFormat  =
														Endpoint_Read_8();
				CDCInterfaceInfo->State.LineEncoding.ParityType  =
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	775a      	strb	r2, [r3, #29]
														Endpoint_Read_8();
				CDCInterfaceInfo->State.LineEncoding.DataBits    =
														Endpoint_Read_8();
 800827a:	f003 fd3d 	bl	800bcf8 <Endpoint_Read_8>
 800827e:	4603      	mov	r3, r0
 8008280:	461a      	mov	r2, r3
													Endpoint_Read_32_LE();
				CDCInterfaceInfo->State.LineEncoding.CharFormat  =
														Endpoint_Read_8();
				CDCInterfaceInfo->State.LineEncoding.ParityType  =
														Endpoint_Read_8();
				CDCInterfaceInfo->State.LineEncoding.DataBits    =
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	779a      	strb	r2, [r3, #30]
														Endpoint_Read_8();

				//Endpoint_ClearOUT();
				Endpoint_ClearStatusStage();
 8008286:	f7ff feeb 	bl	8008060 <Endpoint_ClearStatusStage>

				EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f842 	bl	8008314 <EVENT_CDC_Device_LineEncodingChanged>
			}

			break;
 8008290:	e035      	b.n	80082fe <CDC_Device_ProcessControlRequest+0x192>
		case CDC_REQ_SetControlLineState:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE |
 8008292:	f241 43c0 	movw	r3, #5312	; 0x14c0
 8008296:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	b2db      	uxtb	r3, r3
 800829e:	2b21      	cmp	r3, #33	; 0x21
 80082a0:	d131      	bne.n	8008306 <CDC_Device_ProcessControlRequest+0x19a>
										REQTYPE_CLASS | REQREC_INTERFACE))
			{
				Endpoint_ClearSETUP();
 80082a2:	f7ff fecd 	bl	8008040 <Endpoint_ClearSETUP>
				Endpoint_ClearStatusStage();
 80082a6:	f7ff fedb 	bl	8008060 <Endpoint_ClearStatusStage>

				CDCInterfaceInfo->State.ControlLineStates.HostToDevice =
												USB_ControlRequest.wValue;
 80082aa:	f241 43c0 	movw	r3, #5312	; 0x14c0
 80082ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80082b2:	885b      	ldrh	r3, [r3, #2]
 80082b4:	b29a      	uxth	r2, r3
										REQTYPE_CLASS | REQREC_INTERFACE))
			{
				Endpoint_ClearSETUP();
				Endpoint_ClearStatusStage();

				CDCInterfaceInfo->State.ControlLineStates.HostToDevice =
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	829a      	strh	r2, [r3, #20]
												USB_ControlRequest.wValue;

				EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 f834 	bl	8008328 <EVENT_CDC_Device_ControLineStateChanged>
			}

			break;
 80082c0:	e021      	b.n	8008306 <CDC_Device_ProcessControlRequest+0x19a>
		case CDC_REQ_SendBreak:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE |
 80082c2:	f241 43c0 	movw	r3, #5312	; 0x14c0
 80082c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80082ca:	781b      	ldrb	r3, [r3, #0]
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	2b21      	cmp	r3, #33	; 0x21
 80082d0:	d11b      	bne.n	800830a <CDC_Device_ProcessControlRequest+0x19e>
										REQTYPE_CLASS | REQREC_INTERFACE))
			{
				Endpoint_ClearSETUP();
 80082d2:	f7ff feb5 	bl	8008040 <Endpoint_ClearSETUP>
				Endpoint_ClearStatusStage();
 80082d6:	f7ff fec3 	bl	8008060 <Endpoint_ClearStatusStage>

				EVENT_CDC_Device_BreakSent(CDCInterfaceInfo,
										(uint8_t)USB_ControlRequest.wValue);
 80082da:	f241 43c0 	movw	r3, #5312	; 0x14c0
 80082de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80082e2:	885b      	ldrh	r3, [r3, #2]
 80082e4:	b29b      	uxth	r3, r3
										REQTYPE_CLASS | REQREC_INTERFACE))
			{
				Endpoint_ClearSETUP();
				Endpoint_ClearStatusStage();

				EVENT_CDC_Device_BreakSent(CDCInterfaceInfo,
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	4619      	mov	r1, r3
 80082ec:	f000 f826 	bl	800833c <EVENT_CDC_Device_BreakSent>
										(uint8_t)USB_ControlRequest.wValue);
			}

			break;
 80082f0:	e00b      	b.n	800830a <CDC_Device_ProcessControlRequest+0x19e>

void CDC_Device_ProcessControlRequest(
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if (!(Endpoint_IsSETUPReceived()))
	  return;
 80082f2:	bf00      	nop
 80082f4:	e00a      	b.n	800830c <CDC_Device_ProcessControlRequest+0x1a0>

	if (USB_ControlRequest.wIndex !=
						CDCInterfaceInfo->Config.ControlInterfaceNumber)
	  return;
 80082f6:	bf00      	nop
 80082f8:	e008      	b.n	800830c <CDC_Device_ProcessControlRequest+0x1a0>

				Endpoint_ClearIN();
				Endpoint_ClearStatusStage();
			}

			break;
 80082fa:	bf00      	nop
 80082fc:	e006      	b.n	800830c <CDC_Device_ProcessControlRequest+0x1a0>
				Endpoint_ClearStatusStage();

				EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
			}

			break;
 80082fe:	bf00      	nop
 8008300:	e004      	b.n	800830c <CDC_Device_ProcessControlRequest+0x1a0>
				Endpoint_ClearSETUP();

				while (!(Endpoint_IsOUTReceived()))
				{
					if (USB_DeviceState == DEVICE_STATE_Unattached)
					  return;
 8008302:	bf00      	nop
 8008304:	e002      	b.n	800830c <CDC_Device_ProcessControlRequest+0x1a0>
												USB_ControlRequest.wValue;

				EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
			}

			break;
 8008306:	bf00      	nop
 8008308:	e000      	b.n	800830c <CDC_Device_ProcessControlRequest+0x1a0>

				EVENT_CDC_Device_BreakSent(CDCInterfaceInfo,
										(uint8_t)USB_ControlRequest.wValue);
			}

			break;
 800830a:	bf00      	nop
	}
}
 800830c:	f107 0708 	add.w	r7, r7, #8
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <EVENT_CDC_Device_LineEncodingChanged>:

void EVENT_CDC_Device_LineEncodingChanged(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]

}
 800831c:	f107 070c 	add.w	r7, r7, #12
 8008320:	46bd      	mov	sp, r7
 8008322:	bc80      	pop	{r7}
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop

08008328 <EVENT_CDC_Device_ControLineStateChanged>:

void EVENT_CDC_Device_ControLineStateChanged(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]

}
 8008330:	f107 070c 	add.w	r7, r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	bc80      	pop	{r7}
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop

0800833c <EVENT_CDC_Device_BreakSent>:

void EVENT_CDC_Device_BreakSent(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
								const uint8_t Duration)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	460b      	mov	r3, r1
 8008346:	70fb      	strb	r3, [r7, #3]

}
 8008348:	f107 070c 	add.w	r7, r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	bc80      	pop	{r7}
 8008350:	4770      	bx	lr
 8008352:	bf00      	nop

08008354 <CDC_Device_ConfigureEndpoints>:


bool CDC_Device_ConfigureEndpoints(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b082      	sub	sp, #8
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f103 0314 	add.w	r3, r3, #20
 8008362:	4618      	mov	r0, r3
 8008364:	f04f 0100 	mov.w	r1, #0
 8008368:	f04f 020c 	mov.w	r2, #12
 800836c:	f012 faa2 	bl	801a8b4 <memset>

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f04f 0202 	mov.w	r2, #2
 8008376:	719a      	strb	r2, [r3, #6]
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f04f 0202 	mov.w	r2, #2
 800837e:	731a      	strb	r2, [r3, #12]
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f04f 0203 	mov.w	r2, #3
 8008386:	749a      	strb	r2, [r3, #18]

	if (!(Endpoint_ConfigureEndpointTable(
							&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f103 0302 	add.w	r3, r3, #2

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;

	if (!(Endpoint_ConfigureEndpointTable(
 800838e:	4618      	mov	r0, r3
 8008390:	f04f 0101 	mov.w	r1, #1
 8008394:	f003 fd70 	bl	800be78 <Endpoint_ConfigureEndpointTable>
 8008398:	4603      	mov	r3, r0
 800839a:	f083 0301 	eor.w	r3, r3, #1
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d002      	beq.n	80083aa <CDC_Device_ConfigureEndpoints+0x56>
							&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
	  return false;
 80083a4:	f04f 0300 	mov.w	r3, #0
 80083a8:	e023      	b.n	80083f2 <CDC_Device_ConfigureEndpoints+0x9e>

	if (!(Endpoint_ConfigureEndpointTable(
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f103 0308 	add.w	r3, r3, #8

	if (!(Endpoint_ConfigureEndpointTable(
							&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
	  return false;

	if (!(Endpoint_ConfigureEndpointTable(
 80083b0:	4618      	mov	r0, r3
 80083b2:	f04f 0101 	mov.w	r1, #1
 80083b6:	f003 fd5f 	bl	800be78 <Endpoint_ConfigureEndpointTable>
 80083ba:	4603      	mov	r3, r0
 80083bc:	f083 0301 	eor.w	r3, r3, #1
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d002      	beq.n	80083cc <CDC_Device_ConfigureEndpoints+0x78>
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	  return false;
 80083c6:	f04f 0300 	mov.w	r3, #0
 80083ca:	e012      	b.n	80083f2 <CDC_Device_ConfigureEndpoints+0x9e>

	if (!(Endpoint_ConfigureEndpointTable(
						&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f103 030e 	add.w	r3, r3, #14

	if (!(Endpoint_ConfigureEndpointTable(
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	  return false;

	if (!(Endpoint_ConfigureEndpointTable(
 80083d2:	4618      	mov	r0, r3
 80083d4:	f04f 0101 	mov.w	r1, #1
 80083d8:	f003 fd4e 	bl	800be78 <Endpoint_ConfigureEndpointTable>
 80083dc:	4603      	mov	r3, r0
 80083de:	f083 0301 	eor.w	r3, r3, #1
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d002      	beq.n	80083ee <CDC_Device_ConfigureEndpoints+0x9a>
						&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
	  return false;
 80083e8:	f04f 0300 	mov.w	r3, #0
 80083ec:	e001      	b.n	80083f2 <CDC_Device_ConfigureEndpoints+0x9e>

	return true;
 80083ee:	f04f 0301 	mov.w	r3, #1
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	f107 0708 	add.w	r7, r7, #8
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}

080083fc <CDC_Device_USBTask>:

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b082      	sub	sp, #8
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8008404:	f241 43bd 	movw	r3, #5309	; 0x14bd
 8008408:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b04      	cmp	r3, #4
 8008412:	d111      	bne.n	8008438 <CDC_Device_USBTask+0x3c>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	699b      	ldr	r3, [r3, #24]
	return true;
}

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00d      	beq.n	8008438 <CDC_Device_USBTask+0x3c>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return;

	#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	789b      	ldrb	r3, [r3, #2]
 8008420:	4618      	mov	r0, r3
 8008422:	f7ff fddb 	bl	8007fdc <Endpoint_SelectEndpoint>

	if (Endpoint_IsINReady())
 8008426:	f7ff fe21 	bl	800806c <Endpoint_IsINReady>
 800842a:	4603      	mov	r3, r0
 800842c:	2b00      	cmp	r3, #0
 800842e:	d004      	beq.n	800843a <CDC_Device_USBTask+0x3e>
	  CDC_Device_Flush(CDCInterfaceInfo);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f891 	bl	8008558 <CDC_Device_Flush>
 8008436:	e000      	b.n	800843a <CDC_Device_USBTask+0x3e>

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return;
 8008438:	bf00      	nop
	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);

	if (Endpoint_IsINReady())
	  CDC_Device_Flush(CDCInterfaceInfo);
	#endif
}
 800843a:	f107 0708 	add.w	r7, r7, #8
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}
 8008442:	bf00      	nop

08008444 <CDC_Device_SendString>:

uint8_t CDC_Device_SendString(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                              const char* const String)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 800844e:	f241 43bd 	movw	r3, #5309	; 0x14bd
 8008452:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	b2db      	uxtb	r3, r3
 800845a:	2b04      	cmp	r3, #4
 800845c:	d103      	bne.n	8008466 <CDC_Device_SendString+0x22>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	699b      	ldr	r3, [r3, #24]

uint8_t CDC_Device_SendString(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                              const char* const String)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8008462:	2b00      	cmp	r3, #0
 8008464:	d102      	bne.n	800846c <CDC_Device_SendString+0x28>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8008466:	f04f 0302 	mov.w	r3, #2
 800846a:	e010      	b.n	800848e <CDC_Device_SendString+0x4a>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	789b      	ldrb	r3, [r3, #2]
 8008470:	4618      	mov	r0, r3
 8008472:	f7ff fdb3 	bl	8007fdc <Endpoint_SelectEndpoint>
	return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 8008476:	6838      	ldr	r0, [r7, #0]
 8008478:	f012 fb12 	bl	801aaa0 <strlen>
 800847c:	4603      	mov	r3, r0
 800847e:	b29b      	uxth	r3, r3
 8008480:	6838      	ldr	r0, [r7, #0]
 8008482:	4619      	mov	r1, r3
 8008484:	f04f 0200 	mov.w	r2, #0
 8008488:	f002 fe34 	bl	800b0f4 <Endpoint_Write_Stream_LE>
 800848c:	4603      	mov	r3, r0
}
 800848e:	4618      	mov	r0, r3
 8008490:	f107 0708 	add.w	r7, r7, #8
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <CDC_Device_SendData>:

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const void* const Buffer,
                            const uint16_t Length)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	4613      	mov	r3, r2
 80084a4:	80fb      	strh	r3, [r7, #6]
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 80084a6:	f241 43bd 	movw	r3, #5309	; 0x14bd
 80084aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	2b04      	cmp	r3, #4
 80084b4:	d103      	bne.n	80084be <CDC_Device_SendData+0x26>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	699b      	ldr	r3, [r3, #24]

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const void* const Buffer,
                            const uint16_t Length)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d102      	bne.n	80084c4 <CDC_Device_SendData+0x2c>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80084be:	f04f 0302 	mov.w	r3, #2
 80084c2:	e00c      	b.n	80084de <CDC_Device_SendData+0x46>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	789b      	ldrb	r3, [r3, #2]
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7ff fd87 	bl	8007fdc <Endpoint_SelectEndpoint>
	return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 80084ce:	88fb      	ldrh	r3, [r7, #6]
 80084d0:	68b8      	ldr	r0, [r7, #8]
 80084d2:	4619      	mov	r1, r3
 80084d4:	f04f 0200 	mov.w	r2, #0
 80084d8:	f002 fe0c 	bl	800b0f4 <Endpoint_Write_Stream_LE>
 80084dc:	4603      	mov	r3, r0
}
 80084de:	4618      	mov	r0, r3
 80084e0:	f107 0710 	add.w	r7, r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <CDC_Device_SendByte>:

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const uint8_t Data)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	460b      	mov	r3, r1
 80084f2:	70fb      	strb	r3, [r7, #3]
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 80084f4:	f241 43bd 	movw	r3, #5309	; 0x14bd
 80084f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	2b04      	cmp	r3, #4
 8008502:	d103      	bne.n	800850c <CDC_Device_SendByte+0x24>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	699b      	ldr	r3, [r3, #24]
}

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const uint8_t Data)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8008508:	2b00      	cmp	r3, #0
 800850a:	d102      	bne.n	8008512 <CDC_Device_SendByte+0x2a>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 800850c:	f04f 0302 	mov.w	r3, #2
 8008510:	e01d      	b.n	800854e <CDC_Device_SendByte+0x66>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	789b      	ldrb	r3, [r3, #2]
 8008516:	4618      	mov	r0, r3
 8008518:	f7ff fd60 	bl	8007fdc <Endpoint_SelectEndpoint>

	if (!(Endpoint_IsReadWriteAllowed()))
 800851c:	f003 fb78 	bl	800bc10 <Endpoint_IsReadWriteAllowed>
 8008520:	4603      	mov	r3, r0
 8008522:	f083 0301 	eor.w	r3, r3, #1
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b00      	cmp	r3, #0
 800852a:	d00a      	beq.n	8008542 <CDC_Device_SendByte+0x5a>
	{
		Endpoint_ClearIN();
 800852c:	f003 fae4 	bl	800baf8 <Endpoint_ClearIN>

		uint8_t ErrorCode;

		if ((ErrorCode = Endpoint_WaitUntilReady()) !=
 8008530:	f003 fa32 	bl	800b998 <Endpoint_WaitUntilReady>
 8008534:	4603      	mov	r3, r0
 8008536:	73fb      	strb	r3, [r7, #15]
 8008538:	7bfb      	ldrb	r3, [r7, #15]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d001      	beq.n	8008542 <CDC_Device_SendByte+0x5a>
											ENDPOINT_READYWAIT_NoError)
		  return ErrorCode;
 800853e:	7bfb      	ldrb	r3, [r7, #15]
 8008540:	e005      	b.n	800854e <CDC_Device_SendByte+0x66>
	}

	Endpoint_Write_8(Data);
 8008542:	78fb      	ldrb	r3, [r7, #3]
 8008544:	4618      	mov	r0, r3
 8008546:	f003 fb9b 	bl	800bc80 <Endpoint_Write_8>
	return ENDPOINT_READYWAIT_NoError;
 800854a:	f04f 0300 	mov.w	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	f107 0710 	add.w	r7, r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <CDC_Device_Flush>:

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8008560:	f241 43bd 	movw	r3, #5309	; 0x14bd
 8008564:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	b2db      	uxtb	r3, r3
 800856c:	2b04      	cmp	r3, #4
 800856e:	d103      	bne.n	8008578 <CDC_Device_Flush+0x20>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	699b      	ldr	r3, [r3, #24]
	return ENDPOINT_READYWAIT_NoError;
}

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8008574:	2b00      	cmp	r3, #0
 8008576:	d102      	bne.n	800857e <CDC_Device_Flush+0x26>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8008578:	f04f 0302 	mov.w	r3, #2
 800857c:	e010      	b.n	80085a0 <CDC_Device_Flush+0x48>

	/* IFX: Removed unused code, causing errors. */

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	789b      	ldrb	r3, [r3, #2]
 8008582:	4618      	mov	r0, r3
 8008584:	f7ff fd2a 	bl	8007fdc <Endpoint_SelectEndpoint>

	if (!(Endpoint_BytesInEndpoint()))
 8008588:	f7ff fdc6 	bl	8008118 <Endpoint_BytesInEndpoint>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	d102      	bne.n	8008598 <CDC_Device_Flush+0x40>
	  return ENDPOINT_READYWAIT_NoError;
 8008592:	f04f 0300 	mov.w	r3, #0
 8008596:	e003      	b.n	80085a0 <CDC_Device_Flush+0x48>

	/* IFX: Removed unused code, causing errors. */

	Endpoint_ClearIN();
 8008598:	f003 faae 	bl	800baf8 <Endpoint_ClearIN>

	/* IFX: Removed unused code, causing errors. */

	return ENDPOINT_READYWAIT_NoError;
 800859c:	f04f 0300 	mov.w	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	f107 0708 	add.w	r7, r7, #8
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
 80085aa:	bf00      	nop

080085ac <CDC_Device_BytesReceived>:

uint16_t CDC_Device_BytesReceived(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b082      	sub	sp, #8
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 80085b4:	f241 43bd 	movw	r3, #5309	; 0x14bd
 80085b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b04      	cmp	r3, #4
 80085c2:	d103      	bne.n	80085cc <CDC_Device_BytesReceived+0x20>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	699b      	ldr	r3, [r3, #24]
}

uint16_t CDC_Device_BytesReceived(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d102      	bne.n	80085d2 <CDC_Device_BytesReceived+0x26>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return 0;
 80085cc:	f04f 0300 	mov.w	r3, #0
 80085d0:	e019      	b.n	8008606 <CDC_Device_BytesReceived+0x5a>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	7a1b      	ldrb	r3, [r3, #8]
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7ff fd00 	bl	8007fdc <Endpoint_SelectEndpoint>

	if (Endpoint_IsOUTReceived())
 80085dc:	f7ff fd76 	bl	80080cc <Endpoint_IsOUTReceived>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d00d      	beq.n	8008602 <CDC_Device_BytesReceived+0x56>
	{
		if (!(Endpoint_BytesInEndpoint()))
 80085e6:	f7ff fd97 	bl	8008118 <Endpoint_BytesInEndpoint>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d104      	bne.n	80085fa <CDC_Device_BytesReceived+0x4e>
		{
			Endpoint_ClearOUT();
 80085f0:	f003 fa2a 	bl	800ba48 <Endpoint_ClearOUT>
			return 0;
 80085f4:	f04f 0300 	mov.w	r3, #0
 80085f8:	e005      	b.n	8008606 <CDC_Device_BytesReceived+0x5a>
		}
		else
		{
			return Endpoint_BytesInEndpoint();
 80085fa:	f7ff fd8d 	bl	8008118 <Endpoint_BytesInEndpoint>
 80085fe:	4603      	mov	r3, r0
 8008600:	e001      	b.n	8008606 <CDC_Device_BytesReceived+0x5a>
		}
	}
	else
	{
		return 0;
 8008602:	f04f 0300 	mov.w	r3, #0
	}
}
 8008606:	4618      	mov	r0, r3
 8008608:	f107 0708 	add.w	r7, r7, #8
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <CDC_Device_ReceiveByte>:

int16_t CDC_Device_ReceiveByte(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8008618:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800861c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	b2db      	uxtb	r3, r3
 8008624:	2b04      	cmp	r3, #4
 8008626:	d103      	bne.n	8008630 <CDC_Device_ReceiveByte+0x20>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	699b      	ldr	r3, [r3, #24]
}

int16_t CDC_Device_ReceiveByte(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 800862c:	2b00      	cmp	r3, #0
 800862e:	d102      	bne.n	8008636 <CDC_Device_ReceiveByte+0x26>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return -1;
 8008630:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008634:	e01d      	b.n	8008672 <CDC_Device_ReceiveByte+0x62>

	int16_t ReceivedByte = -1;
 8008636:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800863a:	81fb      	strh	r3, [r7, #14]

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	7a1b      	ldrb	r3, [r3, #8]
 8008640:	4618      	mov	r0, r3
 8008642:	f7ff fccb 	bl	8007fdc <Endpoint_SelectEndpoint>

	if (Endpoint_IsOUTReceived())
 8008646:	f7ff fd41 	bl	80080cc <Endpoint_IsOUTReceived>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00f      	beq.n	8008670 <CDC_Device_ReceiveByte+0x60>
	{
		if (Endpoint_BytesInEndpoint())
 8008650:	f7ff fd62 	bl	8008118 <Endpoint_BytesInEndpoint>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d003      	beq.n	8008662 <CDC_Device_ReceiveByte+0x52>
		  ReceivedByte = Endpoint_Read_8();
 800865a:	f003 fb4d 	bl	800bcf8 <Endpoint_Read_8>
 800865e:	4603      	mov	r3, r0
 8008660:	81fb      	strh	r3, [r7, #14]

		if (!(Endpoint_BytesInEndpoint()))
 8008662:	f7ff fd59 	bl	8008118 <Endpoint_BytesInEndpoint>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d101      	bne.n	8008670 <CDC_Device_ReceiveByte+0x60>
		  Endpoint_ClearOUT();
 800866c:	f003 f9ec 	bl	800ba48 <Endpoint_ClearOUT>
	}

	return ReceivedByte;
 8008670:	89fb      	ldrh	r3, [r7, #14]
 8008672:	b21b      	sxth	r3, r3
}
 8008674:	4618      	mov	r0, r3
 8008676:	f107 0710 	add.w	r7, r7, #16
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop

08008680 <CDC_Device_SendControlLineStateChange>:

void CDC_Device_SendControlLineStateChange(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8008688:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800868c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	b2db      	uxtb	r3, r3
 8008694:	2b04      	cmp	r3, #4
 8008696:	d126      	bne.n	80086e6 <CDC_Device_SendControlLineStateChange+0x66>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	699b      	ldr	r3, [r3, #24]
}

void CDC_Device_SendControlLineStateChange(
						USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 800869c:	2b00      	cmp	r3, #0
 800869e:	d022      	beq.n	80086e6 <CDC_Device_SendControlLineStateChange+0x66>
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return;

	Endpoint_SelectEndpoint(
					CDCInterfaceInfo->Config.NotificationEndpoint.Address);
 80086a0:	687b      	ldr	r3, [r7, #4]
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) ||
						!(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
	  return;

	Endpoint_SelectEndpoint(
 80086a2:	7b9b      	ldrb	r3, [r3, #14]
 80086a4:	4618      	mov	r0, r3
 80086a6:	f7ff fc99 	bl	8007fdc <Endpoint_SelectEndpoint>
					CDCInterfaceInfo->Config.NotificationEndpoint.Address);

	USB_Request_Header_t Notification = (USB_Request_Header_t)
 80086aa:	f640 529c 	movw	r2, #3484	; 0xd9c
 80086ae:	f6c0 0202 	movt	r2, #2050	; 0x802
 80086b2:	f107 0308 	add.w	r3, r7, #8
 80086b6:	6810      	ldr	r0, [r2, #0]
 80086b8:	6851      	ldr	r1, [r2, #4]
 80086ba:	c303      	stmia	r3!, {r0, r1}
			.wIndex        = 0,
			.wLength       =
				sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
		};

	Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
 80086bc:	f107 0308 	add.w	r3, r7, #8
 80086c0:	4618      	mov	r0, r3
 80086c2:	f04f 0108 	mov.w	r1, #8
 80086c6:	f04f 0200 	mov.w	r2, #0
 80086ca:	f002 fd13 	bl	800b0f4 <Endpoint_Write_Stream_LE>
	Endpoint_Write_Stream_LE(
			&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f103 0316 	add.w	r3, r3, #22
			.wLength       =
				sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
		};

	Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
	Endpoint_Write_Stream_LE(
 80086d4:	4618      	mov	r0, r3
 80086d6:	f04f 0102 	mov.w	r1, #2
 80086da:	f04f 0200 	mov.w	r2, #0
 80086de:	f002 fd09 	bl	800b0f4 <Endpoint_Write_Stream_LE>
			&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
			sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
	                         NULL);
	Endpoint_ClearIN();
 80086e2:	f003 fa09 	bl	800baf8 <Endpoint_ClearIN>
}
 80086e6:	f107 0710 	add.w	r7, r7, #16
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop

080086f0 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80086f0:	b480      	push	{r7}
 80086f2:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80086f4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80086f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008702:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8008706:	4618      	mov	r0, r3
 8008708:	46bd      	mov	sp, r7
 800870a:	bc80      	pop	{r7}
 800870c:	4770      	bx	lr
 800870e:	bf00      	nop

08008710 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	4603      	mov	r3, r0
 8008718:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800871a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800871e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008722:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8008726:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800872a:	79f9      	ldrb	r1, [r7, #7]
 800872c:	f001 011f 	and.w	r1, r1, #31
 8008730:	f04f 0001 	mov.w	r0, #1
 8008734:	fa00 f101 	lsl.w	r1, r0, r1
 8008738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800873c:	f107 070c 	add.w	r7, r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	bc80      	pop	{r7}
 8008744:	4770      	bx	lr
 8008746:	bf00      	nop

08008748 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	4603      	mov	r3, r0
 8008750:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8008752:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8008756:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800875a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800875e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8008762:	79f9      	ldrb	r1, [r7, #7]
 8008764:	f001 011f 	and.w	r1, r1, #31
 8008768:	f04f 0001 	mov.w	r0, #1
 800876c:	fa00 f101 	lsl.w	r1, r0, r1
 8008770:	f102 0220 	add.w	r2, r2, #32
 8008774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8008778:	f107 070c 	add.w	r7, r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	bc80      	pop	{r7}
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop

08008784 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	4603      	mov	r3, r0
 800878c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 800878e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8008792:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008796:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800879a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800879e:	79f9      	ldrb	r1, [r7, #7]
 80087a0:	f001 011f 	and.w	r1, r1, #31
 80087a4:	f04f 0001 	mov.w	r0, #1
 80087a8:	fa00 f101 	lsl.w	r1, r0, r1
 80087ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
 80087b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80087b4:	f107 070c 	add.w	r7, r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bc80      	pop	{r7}
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop

080087c0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b083      	sub	sp, #12
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	4603      	mov	r3, r0
 80087c8:	6039      	str	r1, [r7, #0]
 80087ca:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80087cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	da10      	bge.n	80087f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80087d4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80087d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80087dc:	79fa      	ldrb	r2, [r7, #7]
 80087de:	f002 020f 	and.w	r2, r2, #15
 80087e2:	f1a2 0104 	sub.w	r1, r2, #4
 80087e6:	683a      	ldr	r2, [r7, #0]
 80087e8:	b2d2      	uxtb	r2, r2
 80087ea:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80087ee:	b2d2      	uxtb	r2, r2
 80087f0:	185b      	adds	r3, r3, r1
 80087f2:	761a      	strb	r2, [r3, #24]
 80087f4:	e00d      	b.n	8008812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80087f6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80087fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80087fe:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8008802:	683a      	ldr	r2, [r7, #0]
 8008804:	b2d2      	uxtb	r2, r2
 8008806:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800880a:	b2d2      	uxtb	r2, r2
 800880c:	185b      	adds	r3, r3, r1
 800880e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008812:	f107 070c 	add.w	r7, r7, #12
 8008816:	46bd      	mov	sp, r7
 8008818:	bc80      	pop	{r7}
 800881a:	4770      	bx	lr

0800881c <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800881c:	b480      	push	{r7}
 800881e:	b089      	sub	sp, #36	; 0x24
 8008820:	af00      	add	r7, sp, #0
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	60b9      	str	r1, [r7, #8]
 8008826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f003 0307 	and.w	r3, r3, #7
 800882e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	f1c3 0307 	rsb	r3, r3, #7
 8008836:	2b06      	cmp	r3, #6
 8008838:	bf28      	it	cs
 800883a:	2306      	movcs	r3, #6
 800883c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	f103 0306 	add.w	r3, r3, #6
 8008844:	2b06      	cmp	r3, #6
 8008846:	d903      	bls.n	8008850 <NVIC_EncodePriority+0x34>
 8008848:	69fb      	ldr	r3, [r7, #28]
 800884a:	f103 33ff 	add.w	r3, r3, #4294967295
 800884e:	e001      	b.n	8008854 <NVIC_EncodePriority+0x38>
 8008850:	f04f 0300 	mov.w	r3, #0
 8008854:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	f04f 0201 	mov.w	r2, #1
 800885c:	fa02 f303 	lsl.w	r3, r2, r3
 8008860:	f103 33ff 	add.w	r3, r3, #4294967295
 8008864:	461a      	mov	r2, r3
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	401a      	ands	r2, r3
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	f04f 0101 	mov.w	r1, #1
 8008876:	fa01 f303 	lsl.w	r3, r1, r3
 800887a:	f103 33ff 	add.w	r3, r3, #4294967295
 800887e:	4619      	mov	r1, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8008884:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8008886:	4618      	mov	r0, r3
 8008888:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800888c:	46bd      	mov	sp, r7
 800888e:	bc80      	pop	{r7}
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop

08008894 <USB_DeviceActive>:
 * \brief Checks if device is active
 *
 * Therefore the endpoint inInUse flag are checked and if one endpoint is in use, 1 is returned, else 0 is returned.
 * \return 1 if an endpoint is active else 0
 */
uint8_t USB_DeviceActive() {
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
  uint8_t i;
  for (i = 0; i <usb_max_num_eps; i++)
 800889a:	f04f 0300 	mov.w	r3, #0
 800889e:	71fb      	strb	r3, [r7, #7]
 80088a0:	e026      	b.n	80088f0 <USB_DeviceActive+0x5c>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 80088a2:	79fa      	ldrb	r2, [r7, #7]
 80088a4:	f640 1388 	movw	r3, #2440	; 0x988
 80088a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088ac:	f04f 0134 	mov.w	r1, #52	; 0x34
 80088b0:	fb01 f202 	mul.w	r2, r1, r2
 80088b4:	189b      	adds	r3, r3, r2
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d10f      	bne.n	80088e2 <USB_DeviceActive+0x4e>
 80088c2:	79fa      	ldrb	r2, [r7, #7]
 80088c4:	f640 1388 	movw	r3, #2440	; 0x988
 80088c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088cc:	f04f 0134 	mov.w	r1, #52	; 0x34
 80088d0:	fb01 f202 	mul.w	r2, r1, r2
 80088d4:	189b      	adds	r3, r3, r2
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d002      	beq.n	80088e8 <USB_DeviceActive+0x54>
	  return 1;
 80088e2:	f04f 0301 	mov.w	r3, #1
 80088e6:	e00d      	b.n	8008904 <USB_DeviceActive+0x70>
 * Therefore the endpoint inInUse flag are checked and if one endpoint is in use, 1 is returned, else 0 is returned.
 * \return 1 if an endpoint is active else 0
 */
uint8_t USB_DeviceActive() {
  uint8_t i;
  for (i = 0; i <usb_max_num_eps; i++)
 80088e8:	79fb      	ldrb	r3, [r7, #7]
 80088ea:	f103 0301 	add.w	r3, r3, #1
 80088ee:	71fb      	strb	r3, [r7, #7]
 80088f0:	f241 1364 	movw	r3, #4452	; 0x1164
 80088f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	79fa      	ldrb	r2, [r7, #7]
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d3d0      	bcc.n	80088a2 <USB_DeviceActive+0xe>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
	  return 1;
  }
  return 0;
 8008900:	f04f 0300 	mov.w	r3, #0
}
 8008904:	4618      	mov	r0, r3
 8008906:	f107 070c 	add.w	r7, r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	bc80      	pop	{r7}
 800890e:	4770      	bx	lr

08008910 <USB_ReadFifo>:
 * the function exits.
 *
 * @arg ep_num the endpoint to read for
 * @arg byte_count the byte count to read
 */
void USB_ReadFifo(uint32_t ep_num,uint32_t byte_count) {
 8008910:	b480      	push	{r7}
 8008912:	b089      	sub	sp, #36	; 0x24
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
  xmc_usb_ep_t * ep = &xmc_device.ep[ep_num];
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f04f 0234 	mov.w	r2, #52	; 0x34
 8008920:	fb02 f203 	mul.w	r2, r2, r3
 8008924:	f640 1388 	movw	r3, #2440	; 0x988
 8008928:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800892c:	18d3      	adds	r3, r2, r3
 800892e:	61bb      	str	r3, [r7, #24]
  uint32_t word_count,temp_data;
  volatile uint32_t *fifo = xmc_device.fifo[0];
 8008930:	f640 1388 	movw	r3, #2440	; 0x988
 8008934:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008938:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800893c:	617b      	str	r3, [r7, #20]
  int i;
  depctl_data_t data = { xmc_device.endpoint_out_register[ep_num]->doepctl };
 800893e:	f640 1288 	movw	r2, #2440	; 0x988
 8008942:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800894c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008950:	18d3      	adds	r3, r2, r3
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	60bb      	str	r3, [r7, #8]
  word_count = (byte_count >> 2 );
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800895e:	613b      	str	r3, [r7, #16]

  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep) return;
 8008960:	7a7b      	ldrb	r3, [r7, #9]
 8008962:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008966:	b2db      	uxtb	r3, r3
 8008968:	2b00      	cmp	r3, #0
 800896a:	d055      	beq.n	8008a18 <USB_ReadFifo+0x108>
  if (ep->xferBuffer == NULL) return;
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008970:	2b00      	cmp	r3, #0
 8008972:	d051      	beq.n	8008a18 <USB_ReadFifo+0x108>
  /* store the data */
  for (i=0;i<word_count;i++)
 8008974:	f04f 0300 	mov.w	r3, #0
 8008978:	61fb      	str	r3, [r7, #28]
 800897a:	e00c      	b.n	8008996 <USB_ReadFifo+0x86>
    *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
 800897c:	69bb      	ldr	r3, [r7, #24]
 800897e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008986:	18d3      	adds	r3, r2, r3
 8008988:	697a      	ldr	r2, [r7, #20]
 800898a:	6812      	ldr	r2, [r2, #0]
 800898c:	601a      	str	r2, [r3, #0]

  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep) return;
  if (ep->xferBuffer == NULL) return;
  /* store the data */
  for (i=0;i<word_count;i++)
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	f103 0301 	add.w	r3, r3, #1
 8008994:	61fb      	str	r3, [r7, #28]
 8008996:	69fa      	ldr	r2, [r7, #28]
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	429a      	cmp	r2, r3
 800899c:	d3ee      	bcc.n	800897c <USB_ReadFifo+0x6c>
    *(((uint32_t*)ep->xferBuffer)+i) = *fifo;

  /* space is not devidable by 4 */
  if (byte_count!=(word_count<<2))
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d02a      	beq.n	8008a00 <USB_ReadFifo+0xf0>
  {
    temp_data = *fifo;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	60fb      	str	r3, [r7, #12]
    for (i=0;byte_count > (word_count << 2)+i;i++)
 80089b0:	f04f 0300 	mov.w	r3, #0
 80089b4:	61fb      	str	r3, [r7, #28]
 80089b6:	e01b      	b.n	80089f0 <USB_ReadFifo+0xe0>
      ep->xferBuffer[(word_count << 2)+i] = (temp_data & ((uint32_t)0xFF << i*8)) >> i*8;
 80089b8:	69bb      	ldr	r3, [r7, #24]
 80089ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	ea4f 0183 	mov.w	r1, r3, lsl #2
 80089c2:	69fb      	ldr	r3, [r7, #28]
 80089c4:	18cb      	adds	r3, r1, r3
 80089c6:	18d3      	adds	r3, r2, r3
 80089c8:	69fa      	ldr	r2, [r7, #28]
 80089ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80089ce:	f04f 01ff 	mov.w	r1, #255	; 0xff
 80089d2:	fa01 f102 	lsl.w	r1, r1, r2
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	4011      	ands	r1, r2
 80089da:	69fa      	ldr	r2, [r7, #28]
 80089dc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80089e0:	fa21 f202 	lsr.w	r2, r1, r2
 80089e4:	b2d2      	uxtb	r2, r2
 80089e6:	701a      	strb	r2, [r3, #0]

  /* space is not devidable by 4 */
  if (byte_count!=(word_count<<2))
  {
    temp_data = *fifo;
    for (i=0;byte_count > (word_count << 2)+i;i++)
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	f103 0301 	add.w	r3, r3, #1
 80089ee:	61fb      	str	r3, [r7, #28]
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80089f6:	69fb      	ldr	r3, [r7, #28]
 80089f8:	18d2      	adds	r2, r2, r3
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d3db      	bcc.n	80089b8 <USB_ReadFifo+0xa8>
      ep->xferBuffer[(word_count << 2)+i] = (temp_data & ((uint32_t)0xFF << i*8)) >> i*8;
  }

  /* save the amount of data */
  ep->xferCount += byte_count;
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	18d2      	adds	r2, r2, r3
 8008a08:	69bb      	ldr	r3, [r7, #24]
 8008a0a:	62da      	str	r2, [r3, #44]	; 0x2c
  ep->xferBuffer += byte_count;
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	18d2      	adds	r2, r2, r3
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	625a      	str	r2, [r3, #36]	; 0x24
}
 8008a18:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bc80      	pop	{r7}
 8008a20:	4770      	bx	lr
 8008a22:	bf00      	nop

08008a24 <USB_WriteFifo>:
 * completely or the tx fifo is full. The transfer values are not updated.
 *
 * @arg[in] ep the endpoint to use
 * @return the number of bytes written to the fifo
 */
uint32_t USB_WriteFifo(xmc_usb_ep_t * ep) {
 8008a24:	b480      	push	{r7}
 8008a26:	b089      	sub	sp, #36	; 0x24
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  dtxfsts_data_t freeSpace = { .d32 = xmc_device.endpoint_in_register[ep->number]->dtxfsts };
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	461a      	mov	r2, r3
 8008a38:	f640 1388 	movw	r3, #2440	; 0x988
 8008a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a40:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 8008a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a48:	699b      	ldr	r3, [r3, #24]
 8008a4a:	60fb      	str	r3, [r7, #12]
  volatile uint32_t *fifo = xmc_device.fifo[ep->number];
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	461a      	mov	r2, r3
 8008a58:	f640 1388 	movw	r3, #2440	; 0x988
 8008a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a60:	f102 0278 	add.w	r2, r2, #120	; 0x78
 8008a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a68:	613b      	str	r3, [r7, #16]
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t i;

  /* calculate the length and the amount of dwords to copy based on the fifo status */
  byte_count = ep->xferLength - ep->xferCount;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a72:	1ad3      	subs	r3, r2, r3
 8008a74:	61fb      	str	r3, [r7, #28]
  if (!byte_count)
 8008a76:	69fb      	ldr	r3, [r7, #28]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d102      	bne.n	8008a82 <USB_WriteFifo+0x5e>
    return 0;
 8008a7c:	f04f 0300 	mov.w	r3, #0
 8008a80:	e028      	b.n	8008ad4 <USB_WriteFifo+0xb0>

  /* add the unaligned bytes to the word count to compare with the fifo space */
  word_count = (byte_count + 3) >> 2;
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	f103 0303 	add.w	r3, r3, #3
 8008a88:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8008a8c:	61bb      	str	r3, [r7, #24]
  if (word_count > freeSpace.b.txfspcavail )
 8008a8e:	89bb      	ldrh	r3, [r7, #12]
 8008a90:	461a      	mov	r2, r3
 8008a92:	69bb      	ldr	r3, [r7, #24]
 8008a94:	429a      	cmp	r2, r3
 8008a96:	d205      	bcs.n	8008aa4 <USB_WriteFifo+0x80>
  {
    word_count = freeSpace.b.txfspcavail;
 8008a98:	89bb      	ldrh	r3, [r7, #12]
 8008a9a:	61bb      	str	r3, [r7, #24]
    byte_count = word_count << 2;
 8008a9c:	69bb      	ldr	r3, [r7, #24]
 8008a9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008aa2:	61fb      	str	r3, [r7, #28]
  }

  /* copy data dword wise */
  for (i=0;i<word_count;i++,ep->xferBuffer+=4)
 8008aa4:	f04f 0300 	mov.w	r3, #0
 8008aa8:	617b      	str	r3, [r7, #20]
 8008aaa:	e00e      	b.n	8008aca <USB_WriteFifo+0xa6>
    *fifo = *(uint32_t*)ep->xferBuffer;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ab0:	681a      	ldr	r2, [r3, #0]
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	601a      	str	r2, [r3, #0]
    word_count = freeSpace.b.txfspcavail;
    byte_count = word_count << 2;
  }

  /* copy data dword wise */
  for (i=0;i<word_count;i++,ep->xferBuffer+=4)
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f103 0301 	add.w	r3, r3, #1
 8008abc:	617b      	str	r3, [r7, #20]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ac2:	f103 0204 	add.w	r2, r3, #4
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	625a      	str	r2, [r3, #36]	; 0x24
 8008aca:	697a      	ldr	r2, [r7, #20]
 8008acc:	69bb      	ldr	r3, [r7, #24]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d3ec      	bcc.n	8008aac <USB_WriteFifo+0x88>
    *fifo = *(uint32_t*)ep->xferBuffer;

  return byte_count;
 8008ad2:	69fb      	ldr	r3, [r7, #28]
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bc80      	pop	{r7}
 8008ade:	4770      	bx	lr

08008ae0 <USB_FlushTXFifo>:
 *
 * \param[in] fifo_num Fifo number to flush
 *
 * \note Use 0x10 as parameter to flush all tx fifos.
 */
void USB_FlushTXFifo(uint8_t fifo_num) {
 8008ae0:	b480      	push	{r7}
 8008ae2:	b085      	sub	sp, #20
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	71fb      	strb	r3, [r7, #7]
  volatile grstctl_t data = { .d32 = 0};
 8008aea:	f04f 0300 	mov.w	r3, #0
 8008aee:	60bb      	str	r3, [r7, #8]
  uint32_t count;

  /*flush fifo */
  data.b.txfflsh = 1;
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	f043 0320 	orr.w	r3, r3, #32
 8008af6:	60bb      	str	r3, [r7, #8]
  data.b.txfnum = fifo_num;
 8008af8:	79fb      	ldrb	r3, [r7, #7]
 8008afa:	f003 031f 	and.w	r3, r3, #31
 8008afe:	b2da      	uxtb	r2, r3
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	f362 138a 	bfi	r3, r2, #6, #5
 8008b06:	60bb      	str	r3, [r7, #8]
  xmc_device.global_register->grstctl = data.d32;
 8008b08:	f640 1388 	movw	r3, #2440	; 0x988
 8008b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b10:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8008b14:	68ba      	ldr	r2, [r7, #8]
 8008b16:	611a      	str	r2, [r3, #16]
  for (count=0;count<1000;count++);
 8008b18:	f04f 0300 	mov.w	r3, #0
 8008b1c:	60fb      	str	r3, [r7, #12]
 8008b1e:	e003      	b.n	8008b28 <USB_FlushTXFifo+0x48>
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f103 0301 	add.w	r3, r3, #1
 8008b26:	60fb      	str	r3, [r7, #12]
 8008b28:	68fa      	ldr	r2, [r7, #12]
 8008b2a:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d9f6      	bls.n	8008b20 <USB_FlushTXFifo+0x40>
    do
    {
    data.d32 = xmc_device.global_register->grstctl;
 8008b32:	f640 1388 	movw	r3, #2440	; 0x988
 8008b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b3a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8008b3e:	691b      	ldr	r3, [r3, #16]
 8008b40:	60bb      	str	r3, [r7, #8]
    } while (data.b.txfflsh);
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	f003 0320 	and.w	r3, r3, #32
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d1f2      	bne.n	8008b32 <USB_FlushTXFifo+0x52>
    count = 0;
 8008b4c:	f04f 0300 	mov.w	r3, #0
 8008b50:	60fb      	str	r3, [r7, #12]
  while (count++ < 1000); /* wait 3 phy clocks */
 8008b52:	bf00      	nop
 8008b54:	68fa      	ldr	r2, [r7, #12]
 8008b56:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	bf8c      	ite	hi
 8008b5e:	2300      	movhi	r3, #0
 8008b60:	2301      	movls	r3, #1
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	68fa      	ldr	r2, [r7, #12]
 8008b66:	f102 0201 	add.w	r2, r2, #1
 8008b6a:	60fa      	str	r2, [r7, #12]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d1f1      	bne.n	8008b54 <USB_FlushTXFifo+0x74>
}
 8008b70:	f107 0714 	add.w	r7, r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bc80      	pop	{r7}
 8008b78:	4770      	bx	lr
 8008b7a:	bf00      	nop

08008b7c <USB_FlushRXFifo>:

/**
 * \brief Flush the rx fifo
 */
void USB_FlushRXFifo() {
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
  volatile grstctl_t data = { .d32 = 0};
 8008b82:	f04f 0300 	mov.w	r3, #0
 8008b86:	603b      	str	r3, [r7, #0]
  uint32_t count;
  data.b.rxfflsh = 1;
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	f043 0310 	orr.w	r3, r3, #16
 8008b8e:	603b      	str	r3, [r7, #0]

  /*flush fifo */
  xmc_device.global_register->grstctl = data.d32;
 8008b90:	f640 1388 	movw	r3, #2440	; 0x988
 8008b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b98:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8008b9c:	683a      	ldr	r2, [r7, #0]
 8008b9e:	611a      	str	r2, [r3, #16]
  do
  {
    for (count=0;count<1000;count++);
 8008ba0:	f04f 0300 	mov.w	r3, #0
 8008ba4:	607b      	str	r3, [r7, #4]
 8008ba6:	e003      	b.n	8008bb0 <USB_FlushRXFifo+0x34>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f103 0301 	add.w	r3, r3, #1
 8008bae:	607b      	str	r3, [r7, #4]
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d9f6      	bls.n	8008ba8 <USB_FlushRXFifo+0x2c>
    data.d32 = xmc_device.global_register->grstctl;
 8008bba:	f640 1388 	movw	r3, #2440	; 0x988
 8008bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008bc2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	603b      	str	r3, [r7, #0]
  } while (data.b.rxfflsh);
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	f003 0310 	and.w	r3, r3, #16
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e5      	bne.n	8008ba0 <USB_FlushRXFifo+0x24>
  count = 0;
 8008bd4:	f04f 0300 	mov.w	r3, #0
 8008bd8:	607b      	str	r3, [r7, #4]
  while (count++ < 1000); /* wait 3 phy clocks */
 8008bda:	bf00      	nop
 8008bdc:	687a      	ldr	r2, [r7, #4]
 8008bde:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008be2:	429a      	cmp	r2, r3
 8008be4:	bf8c      	ite	hi
 8008be6:	2300      	movhi	r3, #0
 8008be8:	2301      	movls	r3, #1
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	687a      	ldr	r2, [r7, #4]
 8008bee:	f102 0201 	add.w	r2, r2, #1
 8008bf2:	607a      	str	r2, [r7, #4]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1f1      	bne.n	8008bdc <USB_FlushRXFifo+0x60>
}
 8008bf8:	f107 070c 	add.w	r7, r7, #12
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bc80      	pop	{r7}
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop

08008c04 <USB_AssignTXFifo>:
 *
 * A free tx fifo will be searched and the number will be returned.
 *
 * \return Fifo number for a free fifo
 */
uint8_t USB_AssignTXFifo() {
 8008c04:	b480      	push	{r7}
 8008c06:	b083      	sub	sp, #12
 8008c08:	af00      	add	r7, sp, #0
  uint16_t mask = 1;
 8008c0a:	f04f 0301 	mov.w	r3, #1
 8008c0e:	80fb      	strh	r3, [r7, #6]
  uint8_t i;
  for (i=0; i< USB_NUM_TX_FIFOS; i++)
 8008c10:	f04f 0300 	mov.w	r3, #0
 8008c14:	717b      	strb	r3, [r7, #5]
 8008c16:	e023      	b.n	8008c60 <USB_AssignTXFifo+0x5c>
  {
    if ((xmc_device.txfifomsk & mask) == 0)
 8008c18:	f640 1388 	movw	r3, #2440	; 0x988
 8008c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c20:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8008c24:	88fb      	ldrh	r3, [r7, #6]
 8008c26:	4013      	ands	r3, r2
 8008c28:	b29b      	uxth	r3, r3
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d110      	bne.n	8008c50 <USB_AssignTXFifo+0x4c>
    {
      xmc_device.txfifomsk  |=mask;
 8008c2e:	f640 1388 	movw	r3, #2440	; 0x988
 8008c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c36:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8008c3a:	88fb      	ldrh	r3, [r7, #6]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	f640 1388 	movw	r3, #2440	; 0x988
 8008c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c48:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
    return i;
 8008c4c:	797b      	ldrb	r3, [r7, #5]
 8008c4e:	e00c      	b.n	8008c6a <USB_AssignTXFifo+0x66>
    }
		mask <<= 1;
 8008c50:	88fb      	ldrh	r3, [r7, #6]
 8008c52:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008c56:	80fb      	strh	r3, [r7, #6]
 * \return Fifo number for a free fifo
 */
uint8_t USB_AssignTXFifo() {
  uint16_t mask = 1;
  uint8_t i;
  for (i=0; i< USB_NUM_TX_FIFOS; i++)
 8008c58:	797b      	ldrb	r3, [r7, #5]
 8008c5a:	f103 0301 	add.w	r3, r3, #1
 8008c5e:	717b      	strb	r3, [r7, #5]
 8008c60:	797b      	ldrb	r3, [r7, #5]
 8008c62:	2b06      	cmp	r3, #6
 8008c64:	d9d8      	bls.n	8008c18 <USB_AssignTXFifo+0x14>
      xmc_device.txfifomsk  |=mask;
    return i;
    }
		mask <<= 1;
	}
	return 0;
 8008c66:	f04f 0300 	mov.w	r3, #0
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f107 070c 	add.w	r7, r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bc80      	pop	{r7}
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop

08008c78 <USB_UnassignFifo>:
 * \brief Free a tx fifo
 *
 * Mark an used tx fifo as free.
 * \param[in] fifo_nr Fifo number to free
 */
void USB_UnassignFifo(uint8_t fifo_nr) {
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	4603      	mov	r3, r0
 8008c80:	71fb      	strb	r3, [r7, #7]
  xmc_device.txfifomsk &= ~((1<<fifo_nr));
 8008c82:	f640 1388 	movw	r3, #2440	; 0x988
 8008c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c8a:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	79fb      	ldrb	r3, [r7, #7]
 8008c92:	f04f 0101 	mov.w	r1, #1
 8008c96:	fa01 f303 	lsl.w	r3, r1, r3
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	ea6f 0303 	mvn.w	r3, r3
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	b29a      	uxth	r2, r3
 8008ca8:	f640 1388 	movw	r3, #2440	; 0x988
 8008cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008cb0:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
}
 8008cb4:	f107 070c 	add.w	r7, r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bc80      	pop	{r7}
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop

08008cc0 <USB_StartReadXfer>:
 * \note No checking of the transfer values are done in this function. Be sure,
 * that the transfer values are reasonable (e.g. buffer size is not exceeded).
 *
 * \param[in] ep Endpoint to start the transfer
 */
void USB_StartReadXfer(xmc_usb_ep_t * ep) {
 8008cc0:	b480      	push	{r7}
 8008cc2:	b087      	sub	sp, #28
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  deptsiz_data_t data = {.d32 = 0};
 8008cc8:	f04f 0300 	mov.w	r3, #0
 8008ccc:	613b      	str	r3, [r7, #16]
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cd6:	1ad2      	subs	r2, r2, r3
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d909      	bls.n	8008cf8 <USB_StartReadXfer+0x38>
    ep->xferLength += ep->maxTransferSize;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008cf0:	18d2      	adds	r2, r2, r3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	629a      	str	r2, [r3, #40]	; 0x28
 8008cf6:	e003      	b.n	8008d00 <USB_StartReadXfer+0x40>
  else
	ep->xferLength = ep->xferTotal;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	629a      	str	r2, [r3, #40]	; 0x28
  if (ep->number==0)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	f003 030f 	and.w	r3, r3, #15
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d11a      	bne.n	8008d44 <USB_StartReadXfer+0x84>
  {
		/* Setup the endpoint to receive 3 setup packages and one normal package.
		 * Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t*)&data;
 8008d0e:	f107 0310 	add.w	r3, r7, #16
 8008d12:	617b      	str	r3, [r7, #20]
    ep0_data->b.pktcnt = 0x1;
 8008d14:	697a      	ldr	r2, [r7, #20]
 8008d16:	7893      	ldrb	r3, [r2, #2]
 8008d18:	f04f 0101 	mov.w	r1, #1
 8008d1c:	f361 03c4 	bfi	r3, r1, #3, #2
 8008d20:	7093      	strb	r3, [r2, #2]
    ep0_data->b.supcnt = 0x3;
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	78d3      	ldrb	r3, [r2, #3]
 8008d26:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008d2a:	70d3      	strb	r3, [r2, #3]
    ep0_data->b.xfersize = ep->xferTotal;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d30:	b2db      	uxtb	r3, r3
 8008d32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d36:	b2d9      	uxtb	r1, r3
 8008d38:	697a      	ldr	r2, [r7, #20]
 8008d3a:	7813      	ldrb	r3, [r2, #0]
 8008d3c:	f361 0306 	bfi	r3, r1, #0, #7
 8008d40:	7013      	strb	r3, [r2, #0]
 8008d42:	e039      	b.n	8008db8 <USB_StartReadXfer+0xf8>
	}else
	{
    /* If requested length is zero, just receive one zero length packet */
    if (ep->xferLength==0)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d10a      	bne.n	8008d62 <USB_StartReadXfer+0xa2>
    {
      data.b.xfersize = 0;
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	f36f 0312 	bfc	r3, #0, #19
 8008d52:	613b      	str	r3, [r7, #16]
      data.b.pktcnt = 1;
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	f04f 0201 	mov.w	r2, #1
 8008d5a:	f362 43dc 	bfi	r3, r2, #19, #10
 8008d5e:	613b      	str	r3, [r7, #16]
 8008d60:	e02a      	b.n	8008db8 <USB_StartReadXfer+0xf8>
    } else
    {
    /* setup endpoint to recive a amount of packages by given size */
    data.b.pktcnt = ((ep->xferLength - ep->xferCount) + ep->maxPacketSize -1)/ep->maxPacketSize;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d6a:	1ad2      	subs	r2, r2, r3
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	f3c3 23c6 	ubfx	r3, r3, #11, #7
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	18d3      	adds	r3, r2, r3
 8008d78:	f103 32ff 	add.w	r2, r3, #4294967295
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	f3c3 23c6 	ubfx	r3, r3, #11, #7
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8008d90:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8008d94:	b29a      	uxth	r2, r3
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	f362 43dc 	bfi	r3, r2, #19, #10
 8008d9c:	613b      	str	r3, [r7, #16]
    data.b.xfersize = (ep->xferLength - ep->xferCount);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008da6:	1ad3      	subs	r3, r2, r3
 8008da8:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8008dac:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	f362 0312 	bfi	r3, r2, #0, #19
 8008db6:	613b      	str	r3, [r7, #16]
	}
  }
  if(use_dma)
 8008db8:	f240 035c 	movw	r3, #92	; 0x5c
 8008dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d011      	beq.n	8008dea <USB_StartReadXfer+0x12a>
  {
	/* Programm dma address if needed */
	xmc_device.endpoint_out_register[ep->number]->doepdma = (uint32_t)ep->xferBuffer;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008dce:	b2db      	uxtb	r3, r3
 8008dd0:	f640 1288 	movw	r2, #2440	; 0x988
 8008dd4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008dd8:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8008ddc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008de0:	18d3      	adds	r3, r2, r3
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008de8:	615a      	str	r2, [r3, #20]
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->number]->doeptsiz = data.d32;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	f640 1288 	movw	r2, #2440	; 0x988
 8008df8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008dfc:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8008e00:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008e04:	18d3      	adds	r3, r2, r3
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	693a      	ldr	r2, [r7, #16]
 8008e0a:	611a      	str	r2, [r3, #16]
  depctl_data_t epctl = { .d32 = xmc_device.endpoint_out_register[ep->number]->doepctl };
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	f640 1288 	movw	r2, #2440	; 0x988
 8008e1a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008e1e:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8008e22:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008e26:	18d3      	adds	r3, r2, r3
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	60fb      	str	r3, [r7, #12]
  epctl.b.cnak = 1;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008e34:	60fb      	str	r3, [r7, #12]
  epctl.b.epena = 1;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e3c:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_out_register[ep->number]->doepctl = epctl.d32;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	f640 1288 	movw	r2, #2440	; 0x988
 8008e4c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008e50:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8008e54:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008e58:	18d3      	adds	r3, r2, r3
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	68fa      	ldr	r2, [r7, #12]
 8008e5e:	601a      	str	r2, [r3, #0]
}
 8008e60:	f107 071c 	add.w	r7, r7, #28
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bc80      	pop	{r7}
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop

08008e6c <USB_StartWriteXfer>:
 * Based on the transfer values of the endpoint the in endpoint registers will be programmed
 * to start a new in transfer
 *
 * \param[in] ep Endpoint to start the transfer
 */
void USB_StartWriteXfer(xmc_usb_ep_t * ep) {
 8008e6c:	b480      	push	{r7}
 8008e6e:	b085      	sub	sp, #20
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  deptsiz_data_t size = { .d32 = 0 };
 8008e74:	f04f 0300 	mov.w	r3, #0
 8008e78:	60fb      	str	r3, [r7, #12]
  depctl_data_t ctl = { .d32 = xmc_device.endpoint_in_register[ep->number]->diepctl };
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	461a      	mov	r2, r3
 8008e86:	f640 1388 	movw	r3, #2440	; 0x988
 8008e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008e8e:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 8008e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	60bb      	str	r3, [r7, #8]

  if (ep->xferTotal - ep->xferLength  < ep->maxTransferSize)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ea2:	1ad2      	subs	r2, r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d204      	bcs.n	8008eba <USB_StartWriteXfer+0x4e>
    ep->xferLength = ep->xferTotal;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	629a      	str	r2, [r3, #40]	; 0x28
 8008eb8:	e008      	b.n	8008ecc <USB_StartWriteXfer+0x60>
  else
    ep->xferLength += ep->maxTransferSize;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	689b      	ldr	r3, [r3, #8]
 8008ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ec6:	18d2      	adds	r2, r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	629a      	str	r2, [r3, #40]	; 0x28

  if (ep->xferLength==0)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d10a      	bne.n	8008eea <USB_StartWriteXfer+0x7e>
  {
    size.b.xfersize = 0;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f36f 0312 	bfc	r3, #0, #19
 8008eda:	60fb      	str	r3, [r7, #12]
    size.b.pktcnt = 1;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f04f 0201 	mov.w	r2, #1
 8008ee2:	f362 43dc 	bfi	r3, r2, #19, #10
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	e07c      	b.n	8008fe4 <USB_StartWriteXfer+0x178>
  }
  else
  {
    if (ep->number==0)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	f003 030f 	and.w	r3, r3, #15
 8008ef2:	b2db      	uxtb	r3, r3
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d113      	bne.n	8008f20 <USB_StartWriteXfer+0xb4>
    {
      size.b.pktcnt = 1;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f04f 0201 	mov.w	r2, #1
 8008efe:	f362 43dc 	bfi	r3, r2, #19, #10
 8008f02:	60fb      	str	r3, [r7, #12]
      size.b.xfersize = ep->xferLength - ep->xferCount; /* ep->maxXferSize equals maxPacketSize */
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f0c:	1ad3      	subs	r3, r2, r3
 8008f0e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8008f12:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f362 0312 	bfi	r3, r2, #0, #19
 8008f1c:	60fb      	str	r3, [r7, #12]
 8008f1e:	e02a      	b.n	8008f76 <USB_StartWriteXfer+0x10a>
    }
    else
    {
     size.b.xfersize = ep->xferLength - ep->xferCount;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f28:	1ad3      	subs	r3, r2, r3
 8008f2a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8008f2e:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f362 0312 	bfi	r3, r2, #0, #19
 8008f38:	60fb      	str	r3, [r7, #12]
     size.b.pktcnt = (ep->xferLength - ep->xferCount + ep->maxPacketSize -1)/ep->maxPacketSize;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f42:	1ad2      	subs	r2, r2, r3
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	f3c3 23c6 	ubfx	r3, r3, #11, #7
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	18d3      	adds	r3, r2, r3
 8008f50:	f103 32ff 	add.w	r2, r3, #4294967295
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	f3c3 23c6 	ubfx	r3, r3, #11, #7
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8008f68:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8008f6c:	b29a      	uxth	r2, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f362 43dc 	bfi	r3, r2, #19, #10
 8008f74:	60fb      	str	r3, [r7, #12]
    }
    if(use_dma)
 8008f76:	f240 035c 	movw	r3, #92	; 0x5c
 8008f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d010      	beq.n	8008fa6 <USB_StartWriteXfer+0x13a>
    {
	  /* programm dma*/
	  xmc_device.endpoint_in_register[ep->number]->diepdma = (uint32_t)ep->xferBuffer;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	461a      	mov	r2, r3
 8008f90:	f640 1388 	movw	r3, #2440	; 0x988
 8008f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f98:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 8008f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fa0:	687a      	ldr	r2, [r7, #4]
 8008fa2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008fa4:	615a      	str	r2, [r3, #20]
    }
    if(use_fifo)
 8008fa6:	f640 5338 	movw	r3, #3384	; 0xd38
 8008faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008fae:	781b      	ldrb	r3, [r3, #0]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d017      	beq.n	8008fe4 <USB_StartWriteXfer+0x178>
    {
	  /* enable fifo empty interrupt */
	  xmc_device.device_register->dtknqr4_fifoemptymsk |= (1 << ep->number);
 8008fb4:	f640 1388 	movw	r3, #2440	; 0x988
 8008fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008fbc:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8008fc0:	f640 1388 	movw	r3, #2440	; 0x988
 8008fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008fc8:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8008fcc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	f04f 0001 	mov.w	r0, #1
 8008fdc:	fa00 f303 	lsl.w	r3, r0, r3
 8008fe0:	430b      	orrs	r3, r1
 8008fe2:	6353      	str	r3, [r2, #52]	; 0x34
    }
  }

  /* programm size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->number]->dieptsiz = size.d32;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008fec:	b2db      	uxtb	r3, r3
 8008fee:	461a      	mov	r2, r3
 8008ff0:	f640 1388 	movw	r3, #2440	; 0x988
 8008ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008ff8:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 8008ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	611a      	str	r2, [r3, #16]
  ctl.b.epena = 1;
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800900a:	60bb      	str	r3, [r7, #8]
  ctl.b.cnak = 1;
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009012:	60bb      	str	r3, [r7, #8]
  xmc_device.endpoint_in_register[ep->number]->diepctl = ctl.d32;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800901c:	b2db      	uxtb	r3, r3
 800901e:	461a      	mov	r2, r3
 8009020:	f640 1388 	movw	r3, #2440	; 0x988
 8009024:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009028:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800902c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009030:	68ba      	ldr	r2, [r7, #8]
 8009032:	601a      	str	r2, [r3, #0]
}
 8009034:	f107 0714 	add.w	r7, r7, #20
 8009038:	46bd      	mov	sp, r7
 800903a:	bc80      	pop	{r7}
 800903c:	4770      	bx	lr
 800903e:	bf00      	nop

08009040 <USB_HandleUSBReset>:
 *
 * When ever the host sets the bus into reset condition the usb otg_core generates
 * an interrupt, which is handled by this function. It resets the complete otg_core
 * into the default state.
 */
void USB_HandleUSBReset() {
 8009040:	b580      	push	{r7, lr}
 8009042:	b08a      	sub	sp, #40	; 0x28
 8009044:	af00      	add	r7, sp, #0
  int i;
  depctl_data_t epctl;
  dctl_data_t dctl;
  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
 8009046:	f640 1388 	movw	r3, #2440	; 0x988
 800904a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800904e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	61fb      	str	r3, [r7, #28]
  dctl.b.rmtwkupsig = 1;
 8009056:	69fb      	ldr	r3, [r7, #28]
 8009058:	f043 0301 	orr.w	r3, r3, #1
 800905c:	61fb      	str	r3, [r7, #28]
  xmc_device.device_register->dctl = dctl.d32;
 800905e:	f640 1388 	movw	r3, #2440	; 0x988
 8009062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009066:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800906a:	69fa      	ldr	r2, [r7, #28]
 800906c:	605a      	str	r2, [r3, #4]

  /* enable naks for all eps */
  for (i=0;i<USB_NUM_EPS;i++)
 800906e:	f04f 0300 	mov.w	r3, #0
 8009072:	627b      	str	r3, [r7, #36]	; 0x24
 8009074:	e025      	b.n	80090c2 <USB_HandleUSBReset+0x82>
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8009076:	f640 1288 	movw	r2, #2440	; 0x988
 800907a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800907e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009080:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8009084:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009088:	18d3      	adds	r3, r2, r3
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	623b      	str	r3, [r7, #32]
	epctl.b.snak = 1;
 8009090:	6a3b      	ldr	r3, [r7, #32]
 8009092:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009096:	623b      	str	r3, [r7, #32]
	epctl.b.stall = 0;
 8009098:	6a3b      	ldr	r3, [r7, #32]
 800909a:	f36f 5355 	bfc	r3, #21, #1
 800909e:	623b      	str	r3, [r7, #32]
	xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 80090a0:	f640 1288 	movw	r2, #2440	; 0x988
 80090a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80090a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090aa:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80090ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80090b2:	18d3      	adds	r3, r2, r3
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	6a3a      	ldr	r2, [r7, #32]
 80090b8:	601a      	str	r2, [r3, #0]
  dctl.d32 = xmc_device.device_register->dctl;
  dctl.b.rmtwkupsig = 1;
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i=0;i<USB_NUM_EPS;i++)
 80090ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090bc:	f103 0301 	add.w	r3, r3, #1
 80090c0:	627b      	str	r3, [r7, #36]	; 0x24
 80090c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c4:	2b06      	cmp	r3, #6
 80090c6:	d9d6      	bls.n	8009076 <USB_HandleUSBReset+0x36>
	xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
  }

  /* Configure fifos */
  /* Calculate the size of the rx fifo */
  xmc_device.global_register->grxfsiz =usb_rx_fifo_size ;
 80090c8:	f640 1388 	movw	r3, #2440	; 0x988
 80090cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80090d0:	f8d3 21a0 	ldr.w	r2, [r3, #416]	; 0x1a0
 80090d4:	f241 135c 	movw	r3, #4444	; 0x115c
 80090d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	6253      	str	r3, [r2, #36]	; 0x24
  /* Calculate the size of the tx fifo for ep 0 */
  fifosize_data_t gnptxfsiz = { .d32 = 0 };
 80090e0:	f04f 0300 	mov.w	r3, #0
 80090e4:	61bb      	str	r3, [r7, #24]
  gnptxfsiz.b.depth = USB_TX_FIFO_SIZE[0];
 80090e6:	f640 53a4 	movw	r3, #3492	; 0xda4
 80090ea:	f6c0 0302 	movt	r3, #2050	; 0x802
 80090ee:	881a      	ldrh	r2, [r3, #0]
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	f362 431f 	bfi	r3, r2, #16, #16
 80090f6:	61bb      	str	r3, [r7, #24]
  gnptxfsiz.b.startaddr = usb_rx_fifo_size;
 80090f8:	f241 135c 	movw	r3, #4444	; 0x115c
 80090fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	b29b      	uxth	r3, r3
 8009104:	833b      	strh	r3, [r7, #24]
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 8009106:	f640 1388 	movw	r3, #2440	; 0x988
 800910a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800910e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009112:	69ba      	ldr	r2, [r7, #24]
 8009114:	629a      	str	r2, [r3, #40]	; 0x28

  /* calculate the size for the rest */
  fifosize_data_t dtxfsiz = { .b.depth = USB_TX_FIFO_SIZE[1], .b.startaddr = usb_rx_fifo_size + USB_TX_FIFO_SIZE[0]};
 8009116:	f640 53a4 	movw	r3, #3492	; 0xda4
 800911a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800911e:	881a      	ldrh	r2, [r3, #0]
 8009120:	f241 135c 	movw	r3, #4444	; 0x115c
 8009124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	b29b      	uxth	r3, r3
 800912c:	18d3      	adds	r3, r2, r3
 800912e:	b29b      	uxth	r3, r3
 8009130:	82bb      	strh	r3, [r7, #20]
 8009132:	f640 53a4 	movw	r3, #3492	; 0xda4
 8009136:	f6c0 0302 	movt	r3, #2050	; 0x802
 800913a:	885a      	ldrh	r2, [r3, #2]
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	f362 431f 	bfi	r3, r2, #16, #16
 8009142:	617b      	str	r3, [r7, #20]
  for (i=1;i<USB_NUM_TX_FIFOS;i++)
 8009144:	f04f 0301 	mov.w	r3, #1
 8009148:	627b      	str	r3, [r7, #36]	; 0x24
 800914a:	e02e      	b.n	80091aa <USB_HandleUSBReset+0x16a>
  {
    xmc_device.global_register->dtxfsiz[i-1] = dtxfsiz.d32;
 800914c:	f640 1388 	movw	r3, #2440	; 0x988
 8009150:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009154:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 8009158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800915a:	f103 33ff 	add.w	r3, r3, #4294967295
 800915e:	697a      	ldr	r2, [r7, #20]
 8009160:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8009164:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009168:	18cb      	adds	r3, r1, r3
 800916a:	605a      	str	r2, [r3, #4]
	/* leave loop for overrun protection */
	if (i==USB_NUM_TX_FIFOS-1)
 800916c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800916e:	2b06      	cmp	r3, #6
 8009170:	d01f      	beq.n	80091b2 <USB_HandleUSBReset+0x172>
	  break;
	dtxfsiz.b.depth = USB_TX_FIFO_SIZE[i+1];
 8009172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009174:	f103 0201 	add.w	r2, r3, #1
 8009178:	f640 53a4 	movw	r3, #3492	; 0xda4
 800917c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8009180:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	f362 431f 	bfi	r3, r2, #16, #16
 800918a:	617b      	str	r3, [r7, #20]
	dtxfsiz.b.startaddr += USB_TX_FIFO_SIZE[i];
 800918c:	8aba      	ldrh	r2, [r7, #20]
 800918e:	f640 53a4 	movw	r3, #3492	; 0xda4
 8009192:	f6c0 0302 	movt	r3, #2050	; 0x802
 8009196:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009198:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800919c:	18d3      	adds	r3, r2, r3
 800919e:	b29b      	uxth	r3, r3
 80091a0:	82bb      	strh	r3, [r7, #20]
  gnptxfsiz.b.startaddr = usb_rx_fifo_size;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;

  /* calculate the size for the rest */
  fifosize_data_t dtxfsiz = { .b.depth = USB_TX_FIFO_SIZE[1], .b.startaddr = usb_rx_fifo_size + USB_TX_FIFO_SIZE[0]};
  for (i=1;i<USB_NUM_TX_FIFOS;i++)
 80091a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a4:	f103 0301 	add.w	r3, r3, #1
 80091a8:	627b      	str	r3, [r7, #36]	; 0x24
 80091aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ac:	2b06      	cmp	r3, #6
 80091ae:	d9cd      	bls.n	800914c <USB_HandleUSBReset+0x10c>
 80091b0:	e000      	b.n	80091b4 <USB_HandleUSBReset+0x174>
  {
    xmc_device.global_register->dtxfsiz[i-1] = dtxfsiz.d32;
	/* leave loop for overrun protection */
	if (i==USB_NUM_TX_FIFOS-1)
	  break;
 80091b2:	bf00      	nop
	dtxfsiz.b.depth = USB_TX_FIFO_SIZE[i+1];
	dtxfsiz.b.startaddr += USB_TX_FIFO_SIZE[i];
  }

  /* flush the fifos for proper operation */
  USB_FlushTXFifo(0x10); /* 0x10 == all fifos, see doc */
 80091b4:	f04f 0010 	mov.w	r0, #16
 80091b8:	f7ff fc92 	bl	8008ae0 <USB_FlushTXFifo>
  USB_FlushTXFifo(0x0);
 80091bc:	f04f 0000 	mov.w	r0, #0
 80091c0:	f7ff fc8e 	bl	8008ae0 <USB_FlushTXFifo>
  USB_FlushRXFifo();
 80091c4:	f7ff fcda 	bl	8008b7c <USB_FlushRXFifo>
  /* Flush learning queue not needed due to fifo config */

  /* enable ep0 interrupts */
  daint_data_t daint = { .d32 = 0 };
 80091c8:	f04f 0300 	mov.w	r3, #0
 80091cc:	613b      	str	r3, [r7, #16]
  daint.b.inep0 = 1;
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	f043 0301 	orr.w	r3, r3, #1
 80091d4:	613b      	str	r3, [r7, #16]
  daint.b.outep0 = 1;
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091dc:	613b      	str	r3, [r7, #16]
  xmc_device.device_register->daintmsk = daint.d32;
 80091de:	f640 1388 	movw	r3, #2440	; 0x988
 80091e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80091e6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80091ea:	693a      	ldr	r2, [r7, #16]
 80091ec:	61da      	str	r2, [r3, #28]

  /* enable endpoint interrupts */
  /* out ep interrupts */
  doepint_data_t doepint = { .d32 = 0 };
 80091ee:	f04f 0300 	mov.w	r3, #0
 80091f2:	60fb      	str	r3, [r7, #12]
  doepint.b.setup = 1;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f043 0308 	orr.w	r3, r3, #8
 80091fa:	60fb      	str	r3, [r7, #12]
  doepint.b.xfercompl = 1;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f043 0301 	orr.w	r3, r3, #1
 8009202:	60fb      	str	r3, [r7, #12]
  doepint.b.ahberr = 1;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f043 0304 	orr.w	r3, r3, #4
 800920a:	60fb      	str	r3, [r7, #12]
  doepint.b.epdisabled = 1;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f043 0302 	orr.w	r3, r3, #2
 8009212:	60fb      	str	r3, [r7, #12]
  xmc_device.device_register->doepmsk = doepint.d32;
 8009214:	f640 1388 	movw	r3, #2440	; 0x988
 8009218:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800921c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	615a      	str	r2, [r3, #20]

  /*in ep interrupts */
  diepint_data_t diepint = { .d32 = 0 };
 8009224:	f04f 0300 	mov.w	r3, #0
 8009228:	60bb      	str	r3, [r7, #8]
  diepint.b.timeout = 1;
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	f043 0308 	orr.w	r3, r3, #8
 8009230:	60bb      	str	r3, [r7, #8]
  diepint.b.xfercompl = 1;
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	f043 0301 	orr.w	r3, r3, #1
 8009238:	60bb      	str	r3, [r7, #8]
  diepint.b.ahberr = 1;
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	f043 0304 	orr.w	r3, r3, #4
 8009240:	60bb      	str	r3, [r7, #8]
  diepint.b.epdisabled = 1;
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	f043 0302 	orr.w	r3, r3, #2
 8009248:	60bb      	str	r3, [r7, #8]
  xmc_device.device_register->diepmsk = diepint.d32;
 800924a:	f640 1388 	movw	r3, #2440	; 0x988
 800924e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009252:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8009256:	68ba      	ldr	r2, [r7, #8]
 8009258:	611a      	str	r2, [r3, #16]

  /* Clear device Address */
  dcfg_data_t dcfg;
  dcfg.d32 = xmc_device.device_register->dcfg;
 800925a:	f640 1388 	movw	r3, #2440	; 0x988
 800925e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009262:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	607b      	str	r3, [r7, #4]
  dcfg.b.devaddr = 0;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f36f 130a 	bfc	r3, #4, #7
 8009270:	607b      	str	r3, [r7, #4]
  xmc_device.device_register->dcfg = dcfg.d32;
 8009272:	f640 1388 	movw	r3, #2440	; 0x988
 8009276:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800927a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	601a      	str	r2, [r3, #0]
  if(use_fifo)
 8009282:	f640 5338 	movw	r3, #3384	; 0xd38
 8009286:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d008      	beq.n	80092a2 <USB_HandleUSBReset+0x262>
  {
	/* Clear Empty interrupt */
	xmc_device.device_register->dtknqr4_fifoemptymsk = 0;
 8009290:	f640 1388 	movw	r3, #2440	; 0x988
 8009294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009298:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800929c:	f04f 0200 	mov.w	r2, #0
 80092a0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  xmc_device.ep[0].outInUse = 0;
 80092a2:	f640 1388 	movw	r3, #2440	; 0x988
 80092a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80092aa:	685a      	ldr	r2, [r3, #4]
 80092ac:	f36f 1204 	bfc	r2, #4, #1
 80092b0:	605a      	str	r2, [r3, #4]
  xmc_device.ep[0].inInUse = 0;
 80092b2:	f640 1388 	movw	r3, #2440	; 0x988
 80092b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80092ba:	685a      	ldr	r2, [r3, #4]
 80092bc:	f36f 02c3 	bfc	r2, #3, #1
 80092c0:	605a      	str	r2, [r3, #4]

  xmc_device.DeviceEvent_cb(USB_USBD_EVENT_RESET);
 80092c2:	f640 1388 	movw	r3, #2440	; 0x988
 80092c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80092ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80092ce:	f04f 0004 	mov.w	r0, #4
 80092d2:	4798      	blx	r3

  /* clear reset intr */
  gintsts_data_t gintsts = { .d32 = 0 };
 80092d4:	f04f 0300 	mov.w	r3, #0
 80092d8:	603b      	str	r3, [r7, #0]
  gintsts.b.usbreset = 1;
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80092e0:	603b      	str	r3, [r7, #0]
  xmc_device.global_register->gintsts = gintsts.d32;
 80092e2:	f640 1388 	movw	r3, #2440	; 0x988
 80092e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80092ea:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80092ee:	683a      	ldr	r2, [r7, #0]
 80092f0:	615a      	str	r2, [r3, #20]
}
 80092f2:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	bf00      	nop

080092fc <USB_HandleEnumDone>:
/**
 * \brief Interrupt handler for device enumeration done.
 *
 * Handles the enumeration done from dwc_otg, when the host has enumerated the device.
 */
void USB_HandleEnumDone() {
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
  /* Normaly we need to check dctl
   * We are always fullspeed, so max it up. */
  depctl_data_t epctl = { .d32 = xmc_device.endpoint_in_register[0]->diepctl };
 8009302:	f640 1388 	movw	r3, #2440	; 0x988
 8009306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800930a:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	60fb      	str	r3, [r7, #12]
  epctl.b.mps = 0x00; /* 64 Byte, this is also automatically set for out ep */
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f36f 030a 	bfc	r3, #0, #11
 8009318:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_in_register[0]->diepctl = epctl.d32;
 800931a:	f640 1388 	movw	r3, #2440	; 0x988
 800931e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009322:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	601a      	str	r2, [r3, #0]

  /* update device connected flag */
  xmc_device.IsConnected = 1;
 800932a:	f640 1388 	movw	r3, #2440	; 0x988
 800932e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009332:	f893 21fe 	ldrb.w	r2, [r3, #510]	; 0x1fe
 8009336:	f042 0201 	orr.w	r2, r2, #1
 800933a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
  xmc_device.IsPowered = 1;
 800933e:	f640 1388 	movw	r3, #2440	; 0x988
 8009342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009346:	f04f 0201 	mov.w	r2, #1
 800934a:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff

  xmc_device.DeviceEvent_cb(USB_USBD_EVENT_CONNECT);
 800934e:	f640 1388 	movw	r3, #2440	; 0x988
 8009352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009356:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800935a:	f04f 0002 	mov.w	r0, #2
 800935e:	4798      	blx	r3

  /* Set Trim */
  gusbcfg_data_t gusbcfg = { .d32 = xmc_device.global_register->gusbcfg };
 8009360:	f640 1388 	movw	r3, #2440	; 0x988
 8009364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009368:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800936c:	68db      	ldr	r3, [r3, #12]
 800936e:	60bb      	str	r3, [r7, #8]
  gusbcfg.b.usbtrdtim = 9; /* default value for LS/FS */
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	f04f 0209 	mov.w	r2, #9
 8009376:	f362 238d 	bfi	r3, r2, #10, #4
 800937a:	60bb      	str	r3, [r7, #8]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 800937c:	f640 1388 	movw	r3, #2440	; 0x988
 8009380:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009384:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	60da      	str	r2, [r3, #12]

  /* clear interrupt */
  gintsts_data_t gintsts = { .d32 = 0  };
 800938c:	f04f 0300 	mov.w	r3, #0
 8009390:	607b      	str	r3, [r7, #4]
  gintsts.b.enumdone = 1;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009398:	607b      	str	r3, [r7, #4]
  xmc_device.global_register->gintsts = gintsts.d32;
 800939a:	f640 1388 	movw	r3, #2440	; 0x988
 800939e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80093a2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	615a      	str	r2, [r3, #20]
}
 80093aa:	f107 0710 	add.w	r7, r7, #16
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}
 80093b2:	bf00      	nop

080093b4 <USB_HandleOEPInt>:
 * \brief Handles all interrupts for all out endpoints
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
void USB_HandleOEPInt() {
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b08a      	sub	sp, #40	; 0x28
 80093b8:	af00      	add	r7, sp, #0
  daint_data_t daint = { .d32 = xmc_device.device_register->daint };
 80093ba:	f640 1388 	movw	r3, #2440	; 0x988
 80093be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80093c2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	61bb      	str	r3, [r7, #24]
  daint_data_t daintmsk = { .d32 = xmc_device.device_register->daintmsk };
 80093ca:	f640 1388 	movw	r3, #2440	; 0x988
 80093ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80093d2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80093d6:	69db      	ldr	r3, [r3, #28]
 80093d8:	617b      	str	r3, [r7, #20]
  doepmsk_data_t doepmsk = { .d32 = xmc_device.device_register->doepmsk };
 80093da:	f640 1388 	movw	r3, #2440	; 0x988
 80093de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80093e2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80093e6:	695b      	ldr	r3, [r3, #20]
 80093e8:	613b      	str	r3, [r7, #16]
  doepint_data_t doepint;
  doepint_data_t clear;
  deptsiz_data_t doeptsiz;
  xmc_usb_ep_t *ep;
  uint16_t mask = daint.ep.out & daintmsk.ep.out;
 80093ea:	8b7a      	ldrh	r2, [r7, #26]
 80093ec:	8afb      	ldrh	r3, [r7, #22]
 80093ee:	4013      	ands	r3, r2
 80093f0:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint8_t ep_num = 0;
 80093f2:	f04f 0300 	mov.w	r3, #0
 80093f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  while (mask >> ep_num)
 80093fa:	e108      	b.n	800960e <USB_HandleOEPInt+0x25a>
  {
    if ((mask >> ep_num) & 1)
 80093fc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80093fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009402:	fa42 f303 	asr.w	r3, r2, r3
 8009406:	f003 0301 	and.w	r3, r3, #1
 800940a:	2b00      	cmp	r3, #0
 800940c:	f000 80f9 	beq.w	8009602 <USB_HandleOEPInt+0x24e>
    {
      /* load register data for endpoint */
      ep = &xmc_device.ep[ep_num];
 8009410:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009414:	f04f 0234 	mov.w	r2, #52	; 0x34
 8009418:	fb02 f203 	mul.w	r2, r2, r3
 800941c:	f640 1388 	movw	r3, #2440	; 0x988
 8009420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009424:	18d3      	adds	r3, r2, r3
 8009426:	623b      	str	r3, [r7, #32]
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 8009428:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800942c:	f640 1288 	movw	r2, #2440	; 0x988
 8009430:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8009434:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8009438:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800943c:	18d3      	adds	r3, r2, r3
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	689a      	ldr	r2, [r3, #8]
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	4013      	ands	r3, r2
 8009446:	60fb      	str	r3, [r7, #12]
      if(use_dma)
 8009448:	f240 035c 	movw	r3, #92	; 0x5c
 800944c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009450:	781b      	ldrb	r3, [r3, #0]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00d      	beq.n	8009472 <USB_HandleOEPInt+0xbe>
      {

	    doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
 8009456:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800945a:	f640 1288 	movw	r2, #2440	; 0x988
 800945e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8009462:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8009466:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800946a:	18d3      	adds	r3, r2, r3
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	691b      	ldr	r3, [r3, #16]
 8009470:	607b      	str	r3, [r7, #4]
      }
      /* Setup Phase Complete */
      if (doepint.b.setup)
 8009472:	7b3b      	ldrb	r3, [r7, #12]
 8009474:	f003 0308 	and.w	r3, r3, #8
 8009478:	b2db      	uxtb	r3, r3
 800947a:	2b00      	cmp	r3, #0
 800947c:	d04f      	beq.n	800951e <USB_HandleOEPInt+0x16a>
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0;
 800947e:	6a3a      	ldr	r2, [r7, #32]
 8009480:	7913      	ldrb	r3, [r2, #4]
 8009482:	f36f 1345 	bfc	r3, #5, #1
 8009486:	7113      	strb	r3, [r2, #4]
        /* calculate size for setup packet */
        if(use_dma)
 8009488:	f240 035c 	movw	r3, #92	; 0x5c
 800948c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d010      	beq.n	80094b8 <USB_HandleOEPInt+0x104>
        {
		  ep->outBytesAvailable = (USB_SETUP_COUNT - ((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*USB_SETUP_SIZE;
 8009496:	f107 0304 	add.w	r3, r7, #4
 800949a:	78db      	ldrb	r3, [r3, #3]
 800949c:	f3c3 1341 	ubfx	r3, r3, #5, #2
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	461a      	mov	r2, r3
 80094a4:	4613      	mov	r3, r2
 80094a6:	ea4f 7343 	mov.w	r3, r3, lsl #29
 80094aa:	1a9b      	subs	r3, r3, r2
 80094ac:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80094b0:	f103 0218 	add.w	r2, r3, #24
 80094b4:	6a3b      	ldr	r3, [r7, #32]
 80094b6:	611a      	str	r2, [r3, #16]
        }
        if(use_fifo)
 80094b8:	f640 5338 	movw	r3, #3384	; 0xd38
 80094bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d006      	beq.n	80094d4 <USB_HandleOEPInt+0x120>
        {
		  ep->outBytesAvailable += ep->xferCount;
 80094c6:	6a3b      	ldr	r3, [r7, #32]
 80094c8:	691a      	ldr	r2, [r3, #16]
 80094ca:	6a3b      	ldr	r3, [r7, #32]
 80094cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ce:	18d2      	adds	r2, r2, r3
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	611a      	str	r2, [r3, #16]
        }
        ep->outInUse = 0;
 80094d4:	6a3a      	ldr	r2, [r7, #32]
 80094d6:	6853      	ldr	r3, [r2, #4]
 80094d8:	f36f 1304 	bfc	r3, #4, #1
 80094dc:	6053      	str	r3, [r2, #4]
		xmc_device.EndpointEvent_cb(0,USB_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 80094de:	f640 1388 	movw	r3, #2440	; 0x988
 80094e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80094e6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80094ea:	f04f 0000 	mov.w	r0, #0
 80094ee:	f04f 0100 	mov.w	r1, #0
 80094f2:	4798      	blx	r3
        /* clear the interrupt */
        clear.d32 = 0;
 80094f4:	f04f 0300 	mov.w	r3, #0
 80094f8:	60bb      	str	r3, [r7, #8]
        clear.b.setup = 1;
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	f043 0308 	orr.w	r3, r3, #8
 8009500:	60bb      	str	r3, [r7, #8]
        xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8009502:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009506:	f640 1288 	movw	r2, #2440	; 0x988
 800950a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800950e:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8009512:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009516:	18d3      	adds	r3, r2, r3
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	68ba      	ldr	r2, [r7, #8]
 800951c:	609a      	str	r2, [r3, #8]
      }
      if (doepint.b.xfercompl)
 800951e:	7b3b      	ldrb	r3, [r7, #12]
 8009520:	f003 0301 	and.w	r3, r3, #1
 8009524:	b2db      	uxtb	r3, r3
 8009526:	2b00      	cmp	r3, #0
 8009528:	d050      	beq.n	80095cc <USB_HandleOEPInt+0x218>
      {
        if(use_dma)
 800952a:	f240 035c 	movw	r3, #92	; 0x5c
 800952e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d015      	beq.n	8009564 <USB_HandleOEPInt+0x1b0>
    	{
		  uint32_t bytes = ep->xferLength - ep->xferCount - doeptsiz.b.xfersize;
 8009538:	6a3b      	ldr	r3, [r7, #32]
 800953a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800953c:	6a3b      	ldr	r3, [r7, #32]
 800953e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009540:	1ad2      	subs	r2, r2, r3
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009548:	1ad3      	subs	r3, r2, r3
 800954a:	61fb      	str	r3, [r7, #28]
		  ep->xferCount += bytes;
 800954c:	6a3b      	ldr	r3, [r7, #32]
 800954e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	18d2      	adds	r2, r2, r3
 8009554:	6a3b      	ldr	r3, [r7, #32]
 8009556:	62da      	str	r2, [r3, #44]	; 0x2c
		  ep->xferBuffer += bytes;
 8009558:	6a3b      	ldr	r3, [r7, #32]
 800955a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800955c:	69fb      	ldr	r3, [r7, #28]
 800955e:	18d2      	adds	r2, r2, r3
 8009560:	6a3b      	ldr	r3, [r7, #32]
 8009562:	625a      	str	r2, [r3, #36]	; 0x24
        }
        if (ep->xferTotal==ep->xferLength)
 8009564:	6a3b      	ldr	r3, [r7, #32]
 8009566:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009568:	6a3b      	ldr	r3, [r7, #32]
 800956a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800956c:	429a      	cmp	r2, r3
 800956e:	d115      	bne.n	800959c <USB_HandleOEPInt+0x1e8>
        {
          ep->outBytesAvailable = ep->xferCount;
 8009570:	6a3b      	ldr	r3, [r7, #32]
 8009572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	611a      	str	r2, [r3, #16]
          ep->outInUse = 0;
 8009578:	6a3a      	ldr	r2, [r7, #32]
 800957a:	6853      	ldr	r3, [r2, #4]
 800957c:	f36f 1304 	bfc	r3, #4, #1
 8009580:	6053      	str	r3, [r2, #4]
          xmc_device.EndpointEvent_cb(ep_num,USB_USBD_EP_EVENT_OUT);
 8009582:	f640 1388 	movw	r3, #2440	; 0x988
 8009586:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800958a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800958e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009592:	4610      	mov	r0, r2
 8009594:	f04f 0101 	mov.w	r1, #1
 8009598:	4798      	blx	r3
 800959a:	e002      	b.n	80095a2 <USB_HandleOEPInt+0x1ee>
        }
        else
        {
          USB_StartReadXfer(ep);
 800959c:	6a38      	ldr	r0, [r7, #32]
 800959e:	f7ff fb8f 	bl	8008cc0 <USB_StartReadXfer>
        }

        /* clear the interrupt */
        clear.d32 = 0;
 80095a2:	f04f 0300 	mov.w	r3, #0
 80095a6:	60bb      	str	r3, [r7, #8]
        clear.b.xfercompl = 1;
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	f043 0301 	orr.w	r3, r3, #1
 80095ae:	60bb      	str	r3, [r7, #8]
        xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 80095b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095b4:	f640 1288 	movw	r2, #2440	; 0x988
 80095b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80095bc:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80095c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80095c4:	18d3      	adds	r3, r2, r3
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	68ba      	ldr	r2, [r7, #8]
 80095ca:	609a      	str	r2, [r3, #8]
      }
      if (doepint.b.epdisabled == 1)
 80095cc:	7b3b      	ldrb	r3, [r7, #12]
 80095ce:	f003 0302 	and.w	r3, r3, #2
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d014      	beq.n	8009602 <USB_HandleOEPInt+0x24e>
      {
        clear.d32 = 0;
 80095d8:	f04f 0300 	mov.w	r3, #0
 80095dc:	60bb      	str	r3, [r7, #8]
        clear.b.epdisabled = 1;
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	f043 0302 	orr.w	r3, r3, #2
 80095e4:	60bb      	str	r3, [r7, #8]
        xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 80095e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095ea:	f640 1288 	movw	r2, #2440	; 0x988
 80095ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80095f2:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80095f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80095fa:	18d3      	adds	r3, r2, r3
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	68ba      	ldr	r2, [r7, #8]
 8009600:	609a      	str	r2, [r3, #8]
      }
    }
    ep_num++;
 8009602:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009606:	f103 0301 	add.w	r3, r3, #1
 800960a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  doepint_data_t clear;
  deptsiz_data_t doeptsiz;
  xmc_usb_ep_t *ep;
  uint16_t mask = daint.ep.out & daintmsk.ep.out;
  uint8_t ep_num = 0;
  while (mask >> ep_num)
 800960e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009610:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009614:	fa42 f303 	asr.w	r3, r2, r3
 8009618:	2b00      	cmp	r3, #0
 800961a:	f47f aeef 	bne.w	80093fc <USB_HandleOEPInt+0x48>
    ep_num++;

  }

  /* clear interrupt */
  gintsts_data_t gintsts = { .d32 = 0 };
 800961e:	f04f 0300 	mov.w	r3, #0
 8009622:	603b      	str	r3, [r7, #0]
  gintsts.b.outepintr = 1;
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800962a:	603b      	str	r3, [r7, #0]
  xmc_device.global_register->gintsts = gintsts.d32;
 800962c:	f640 1388 	movw	r3, #2440	; 0x988
 8009630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009634:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009638:	683a      	ldr	r2, [r7, #0]
 800963a:	615a      	str	r2, [r3, #20]
}
 800963c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}

08009644 <USB_HandleIEPInt>:
 * \brief Handles all interrupts for all in endpoints
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
void USB_HandleIEPInt() {
 8009644:	b580      	push	{r7, lr}
 8009646:	b08a      	sub	sp, #40	; 0x28
 8009648:	af00      	add	r7, sp, #0
  xmc_usb_ep_t *ep;
  daint_data_t daint = { .d32 = xmc_device.device_register->daint };
 800964a:	f640 1388 	movw	r3, #2440	; 0x988
 800964e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009652:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8009656:	699b      	ldr	r3, [r3, #24]
 8009658:	617b      	str	r3, [r7, #20]
  diepmsk_data_t diepmsk = { .d32 = xmc_device.device_register->diepmsk };
 800965a:	f640 1388 	movw	r3, #2440	; 0x988
 800965e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009662:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8009666:	691b      	ldr	r3, [r3, #16]
 8009668:	613b      	str	r3, [r7, #16]
  diepmsk_data_t clear;
  diepint_data_t diepint;
  deptsiz_data_t dieptsiz;
  uint16_t mask = daint.ep.in;
 800966a:	8abb      	ldrh	r3, [r7, #20]
 800966c:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint8_t ep_num = 0;
 800966e:	f04f 0300 	mov.w	r3, #0
 8009672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  while (mask >> ep_num)
 8009676:	e121      	b.n	80098bc <USB_HandleIEPInt+0x278>
  {
    if ((mask >> ep_num) & 0x1)
 8009678:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800967a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800967e:	fa42 f303 	asr.w	r3, r2, r3
 8009682:	f003 0301 	and.w	r3, r3, #1
 8009686:	2b00      	cmp	r3, #0
 8009688:	f000 8112 	beq.w	80098b0 <USB_HandleIEPInt+0x26c>
    {
      ep = &xmc_device.ep[ep_num];
 800968c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009690:	f04f 0234 	mov.w	r2, #52	; 0x34
 8009694:	fb02 f203 	mul.w	r2, r2, r3
 8009698:	f640 1388 	movw	r3, #2440	; 0x988
 800969c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80096a0:	18d3      	adds	r3, r2, r3
 80096a2:	623b      	str	r3, [r7, #32]
      diepint.d32 = xmc_device.endpoint_in_register[ep_num]->diepint &
 80096a4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80096a8:	f640 1388 	movw	r3, #2440	; 0x988
 80096ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80096b0:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 80096b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b8:	689a      	ldr	r2, [r3, #8]
      ((((xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->number) & 0x1)<<7) | diepmsk.d32);
 80096ba:	f640 1388 	movw	r3, #2440	; 0x988
 80096be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80096c2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80096c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80096c8:	6a3b      	ldr	r3, [r7, #32]
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	fa21 f303 	lsr.w	r3, r1, r3
 80096d6:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 80096da:	b2d9      	uxtb	r1, r3
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	430b      	orrs	r3, r1
  while (mask >> ep_num)
  {
    if ((mask >> ep_num) & 0x1)
    {
      ep = &xmc_device.ep[ep_num];
      diepint.d32 = xmc_device.endpoint_in_register[ep_num]->diepint &
 80096e0:	4013      	ands	r3, r2
 80096e2:	60bb      	str	r3, [r7, #8]
      ((((xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->number) & 0x1)<<7) | diepmsk.d32);
      if(use_dma)
 80096e4:	f240 035c 	movw	r3, #92	; 0x5c
 80096e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00b      	beq.n	800970a <USB_HandleIEPInt+0xc6>
  	  {

	    dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
 80096f2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80096f6:	f640 1388 	movw	r3, #2440	; 0x988
 80096fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80096fe:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 8009702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009706:	691b      	ldr	r3, [r3, #16]
 8009708:	607b      	str	r3, [r7, #4]
  	  }

      if(use_fifo)
 800970a:	f640 5338 	movw	r3, #3384	; 0xd38
 800970e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d015      	beq.n	8009744 <USB_HandleIEPInt+0x100>
      {
	    if (diepint.b.emptyintr) {
 8009718:	7a3b      	ldrb	r3, [r7, #8]
 800971a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800971e:	b2db      	uxtb	r3, r3
 8009720:	2b00      	cmp	r3, #0
 8009722:	d00f      	beq.n	8009744 <USB_HandleIEPInt+0x100>
		  uint32_t bytes;
		  bytes = USB_WriteFifo(ep);
 8009724:	6a38      	ldr	r0, [r7, #32]
 8009726:	f7ff f97d 	bl	8008a24 <USB_WriteFifo>
 800972a:	61f8      	str	r0, [r7, #28]
		  ep->xferCount+=bytes;
 800972c:	6a3b      	ldr	r3, [r7, #32]
 800972e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009730:	69fb      	ldr	r3, [r7, #28]
 8009732:	18d2      	adds	r2, r2, r3
 8009734:	6a3b      	ldr	r3, [r7, #32]
 8009736:	62da      	str	r2, [r3, #44]	; 0x2c
		  ep->xferBuffer+=bytes;
 8009738:	6a3b      	ldr	r3, [r7, #32]
 800973a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800973c:	69fb      	ldr	r3, [r7, #28]
 800973e:	18d2      	adds	r2, r2, r3
 8009740:	6a3b      	ldr	r3, [r7, #32]
 8009742:	625a      	str	r2, [r3, #36]	; 0x24
	    }
      }
      if (diepint.b.xfercompl)
 8009744:	7a3b      	ldrb	r3, [r7, #8]
 8009746:	f003 0301 	and.w	r3, r3, #1
 800974a:	b2db      	uxtb	r3, r3
 800974c:	2b00      	cmp	r3, #0
 800974e:	d07d      	beq.n	800984c <USB_HandleIEPInt+0x208>
      {
        if (ep_num==1)
 8009750:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009754:	2b01      	cmp	r3, #1
 8009756:	d103      	bne.n	8009760 <USB_HandleIEPInt+0x11c>
          ep_num = 1;
 8009758:	f04f 0301 	mov.w	r3, #1
 800975c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if(use_dma)
 8009760:	f240 035c 	movw	r3, #92	; 0x5c
 8009764:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d01f      	beq.n	80097ae <USB_HandleIEPInt+0x16a>
    	{
		   /* update xfer values */
		   if (dieptsiz.b.pktcnt == 0 && dieptsiz.b.xfersize == 0)
 800976e:	88fa      	ldrh	r2, [r7, #6]
 8009770:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8009774:	4013      	ands	r3, r2
 8009776:	b29b      	uxth	r3, r3
 8009778:	2b00      	cmp	r3, #0
 800977a:	d118      	bne.n	80097ae <USB_HandleIEPInt+0x16a>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009782:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8009786:	2b00      	cmp	r3, #0
 8009788:	d111      	bne.n	80097ae <USB_HandleIEPInt+0x16a>
		   {
			 uint32_t Bytes = ep->xferLength - ep->xferCount;
 800978a:	6a3b      	ldr	r3, [r7, #32]
 800978c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800978e:	6a3b      	ldr	r3, [r7, #32]
 8009790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009792:	1ad3      	subs	r3, r2, r3
 8009794:	61bb      	str	r3, [r7, #24]
			 ep->xferCount += Bytes;
 8009796:	6a3b      	ldr	r3, [r7, #32]
 8009798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800979a:	69bb      	ldr	r3, [r7, #24]
 800979c:	18d2      	adds	r2, r2, r3
 800979e:	6a3b      	ldr	r3, [r7, #32]
 80097a0:	62da      	str	r2, [r3, #44]	; 0x2c
			 ep->xferBuffer += Bytes;
 80097a2:	6a3b      	ldr	r3, [r7, #32]
 80097a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	18d2      	adds	r2, r2, r3
 80097aa:	6a3b      	ldr	r3, [r7, #32]
 80097ac:	625a      	str	r2, [r3, #36]	; 0x24
		   }
         }
		 if (ep->xferTotal == ep->xferLength)
 80097ae:	6a3b      	ldr	r3, [r7, #32]
 80097b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097b2:	6a3b      	ldr	r3, [r7, #32]
 80097b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d132      	bne.n	8009820 <USB_HandleIEPInt+0x1dc>
		 {
		   ep->inInUse = 0;
 80097ba:	6a3a      	ldr	r2, [r7, #32]
 80097bc:	6853      	ldr	r3, [r2, #4]
 80097be:	f36f 03c3 	bfc	r3, #3, #1
 80097c2:	6053      	str	r3, [r2, #4]
		   if(use_fifo)
 80097c4:	f640 5338 	movw	r3, #3384	; 0xd38
 80097c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d016      	beq.n	8009800 <USB_HandleIEPInt+0x1bc>
		   {
		     xmc_device.device_register->dtknqr4_fifoemptymsk &= ~(1 << ep_num); /* mask fifo empty interrupt */
 80097d2:	f640 1388 	movw	r3, #2440	; 0x988
 80097d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80097da:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 80097de:	f640 1388 	movw	r3, #2440	; 0x988
 80097e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80097e6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80097ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80097ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80097f0:	f04f 0001 	mov.w	r0, #1
 80097f4:	fa00 f303 	lsl.w	r3, r0, r3
 80097f8:	ea6f 0303 	mvn.w	r3, r3
 80097fc:	400b      	ands	r3, r1
 80097fe:	6353      	str	r3, [r2, #52]	; 0x34
           }
           xmc_device.EndpointEvent_cb(0x80 | ep_num,USB_USBD_EP_EVENT_IN);
 8009800:	f640 1388 	movw	r3, #2440	; 0x988
 8009804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009808:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800980c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009810:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009814:	b2d2      	uxtb	r2, r2
 8009816:	4610      	mov	r0, r2
 8009818:	f04f 0102 	mov.w	r1, #2
 800981c:	4798      	blx	r3
 800981e:	e002      	b.n	8009826 <USB_HandleIEPInt+0x1e2>
          }
          else
          {
            /* start next step of transfer */
            USB_StartWriteXfer(ep);
 8009820:	6a38      	ldr	r0, [r7, #32]
 8009822:	f7ff fb23 	bl	8008e6c <USB_StartWriteXfer>
          }
          clear.d32 = 0;
 8009826:	f04f 0300 	mov.w	r3, #0
 800982a:	60fb      	str	r3, [r7, #12]
          clear.b.xfercompl = 1;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f043 0301 	orr.w	r3, r3, #1
 8009832:	60fb      	str	r3, [r7, #12]
          xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8009834:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009838:	f640 1388 	movw	r3, #2440	; 0x988
 800983c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009840:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 8009844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009848:	68fa      	ldr	r2, [r7, #12]
 800984a:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.timeout == 1 )
 800984c:	7a3b      	ldrb	r3, [r7, #8]
 800984e:	f003 0308 	and.w	r3, r3, #8
 8009852:	b2db      	uxtb	r3, r3
 8009854:	2b00      	cmp	r3, #0
 8009856:	d012      	beq.n	800987e <USB_HandleIEPInt+0x23a>
      {
        clear.d32 = 0;
 8009858:	f04f 0300 	mov.w	r3, #0
 800985c:	60fb      	str	r3, [r7, #12]
        clear.b.timeout = 1;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f043 0308 	orr.w	r3, r3, #8
 8009864:	60fb      	str	r3, [r7, #12]
        xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8009866:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800986a:	f640 1388 	movw	r3, #2440	; 0x988
 800986e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009872:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 8009876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.epdisabled == 1)
 800987e:	7a3b      	ldrb	r3, [r7, #8]
 8009880:	f003 0302 	and.w	r3, r3, #2
 8009884:	b2db      	uxtb	r3, r3
 8009886:	2b00      	cmp	r3, #0
 8009888:	d012      	beq.n	80098b0 <USB_HandleIEPInt+0x26c>
      {
        clear.d32 = 0;
 800988a:	f04f 0300 	mov.w	r3, #0
 800988e:	60fb      	str	r3, [r7, #12]
        clear.b.epdisabled = 1;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f043 0302 	orr.w	r3, r3, #2
 8009896:	60fb      	str	r3, [r7, #12]
        xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8009898:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800989c:	f640 1388 	movw	r3, #2440	; 0x988
 80098a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80098a4:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 80098a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	609a      	str	r2, [r3, #8]
      }
    }
    ep_num++;
 80098b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098b4:	f103 0301 	add.w	r3, r3, #1
 80098b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  diepmsk_data_t clear;
  diepint_data_t diepint;
  deptsiz_data_t dieptsiz;
  uint16_t mask = daint.ep.in;
  uint8_t ep_num = 0;
  while (mask >> ep_num)
 80098bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80098be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098c2:	fa42 f303 	asr.w	r3, r2, r3
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	f47f aed6 	bne.w	8009678 <USB_HandleIEPInt+0x34>
        xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
      }
    }
    ep_num++;
  }
  gintsts_data_t gintsts = { .d32 = 0 };
 80098cc:	f04f 0300 	mov.w	r3, #0
 80098d0:	603b      	str	r3, [r7, #0]
  gintsts.b.inepint = 1;
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80098d8:	603b      	str	r3, [r7, #0]
  xmc_device.global_register->gintsts = gintsts.d32;
 80098da:	f640 1388 	movw	r3, #2440	; 0x988
 80098de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80098e2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80098e6:	683a      	ldr	r2, [r7, #0]
 80098e8:	615a      	str	r2, [r3, #20]
}
 80098ea:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop

080098f4 <USB_HandleRxFLvl>:
/**
 * \brief RX Fifo interrupt handler
 *
 * This function handles the interrupt, when the rx fifo is not empty anymore.
 */
void USB_HandleRxFLvl() {
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
    device_grxsts_data_t data = { .d32 = xmc_device.global_register->grxstsp };
 80098fa:	f640 1388 	movw	r3, #2440	; 0x988
 80098fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009902:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009906:	6a1b      	ldr	r3, [r3, #32]
 8009908:	607b      	str	r3, [r7, #4]

	switch (data.b.pktsts) {
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8009910:	b2db      	uxtb	r3, r3
 8009912:	f103 33ff 	add.w	r3, r3, #4294967295
 8009916:	2b05      	cmp	r3, #5
 8009918:	d82a      	bhi.n	8009970 <USB_HandleRxFLvl+0x7c>
 800991a:	a201      	add	r2, pc, #4	; (adr r2, 8009920 <USB_HandleRxFLvl+0x2c>)
 800991c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009920:	08009971 	.word	0x08009971
 8009924:	08009939 	.word	0x08009939
 8009928:	08009971 	.word	0x08009971
 800992c:	08009971 	.word	0x08009971
 8009930:	08009971 	.word	0x08009971
 8009934:	08009955 	.word	0x08009955
	case USB_GRXSTS_PktSts_GOutNAK:
		break;
	case USB_GRXSTS_PktSts_OutCmpl:
		break;
	case USB_GRXSTS_PktSts_OutData:
		USB_ReadFifo(data.b.epnum,data.b.bcnt);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800993e:	b2db      	uxtb	r3, r3
 8009940:	461a      	mov	r2, r3
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8009948:	b29b      	uxth	r3, r3
 800994a:	4610      	mov	r0, r2
 800994c:	4619      	mov	r1, r3
 800994e:	f7fe ffdf 	bl	8008910 <USB_ReadFifo>
		break;
 8009952:	e00d      	b.n	8009970 <USB_HandleRxFLvl+0x7c>
	case USB_GRXSTS_PktSts_Setup:
		USB_ReadFifo(data.b.epnum,data.b.bcnt);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800995a:	b2db      	uxtb	r3, r3
 800995c:	461a      	mov	r2, r3
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8009964:	b29b      	uxth	r3, r3
 8009966:	4610      	mov	r0, r2
 8009968:	4619      	mov	r1, r3
 800996a:	f7fe ffd1 	bl	8008910 <USB_ReadFifo>
		break;
 800996e:	bf00      	nop
	case USB_GRXSTS_PktSts_SetupCmpl:
		break;
	}
	/* no need to clear */
}
 8009970:	f107 0708 	add.w	r7, r7, #8
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <USB_HandleOTGInt>:
/**
 * \brief Handle OTG Interrupt
 *
 * It detects especially connect and disconnect events.
 */
void USB_HandleOTGInt() {
 8009978:	b580      	push	{r7, lr}
 800997a:	b082      	sub	sp, #8
 800997c:	af00      	add	r7, sp, #0
  gotgint_data_t data = { .d32 = xmc_device.global_register->gotgint }, clear = { .d32 = 0};
 800997e:	f640 1388 	movw	r3, #2440	; 0x988
 8009982:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009986:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	607b      	str	r3, [r7, #4]
 800998e:	f04f 0300 	mov.w	r3, #0
 8009992:	603b      	str	r3, [r7, #0]
  if (data.b.sesenddet)
 8009994:	793b      	ldrb	r3, [r7, #4]
 8009996:	f003 0304 	and.w	r3, r3, #4
 800999a:	b2db      	uxtb	r3, r3
 800999c:	2b00      	cmp	r3, #0
 800999e:	d01f      	beq.n	80099e0 <USB_HandleOTGInt+0x68>
  {
    xmc_device.IsPowered = 0;
 80099a0:	f640 1388 	movw	r3, #2440	; 0x988
 80099a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80099a8:	f04f 0200 	mov.w	r2, #0
 80099ac:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
	xmc_device.DeviceEvent_cb(USB_USBD_EVENT_POWER_OFF);
 80099b0:	f640 1388 	movw	r3, #2440	; 0x988
 80099b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80099b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80099bc:	f04f 0001 	mov.w	r0, #1
 80099c0:	4798      	blx	r3
	clear.d32 = 0;
 80099c2:	f04f 0300 	mov.w	r3, #0
 80099c6:	603b      	str	r3, [r7, #0]
	clear.b.sesenddet = 1;
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	f043 0304 	orr.w	r3, r3, #4
 80099ce:	603b      	str	r3, [r7, #0]
	xmc_device.global_register->gotgint = clear.d32;
 80099d0:	f640 1388 	movw	r3, #2440	; 0x988
 80099d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80099d8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80099dc:	683a      	ldr	r2, [r7, #0]
 80099de:	605a      	str	r2, [r3, #4]
  }
  if (data.b.sesreqsucstschng) {
 80099e0:	797b      	ldrb	r3, [r7, #5]
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00e      	beq.n	8009a0a <USB_HandleOTGInt+0x92>
	clear.d32 = 0;
 80099ec:	f04f 0300 	mov.w	r3, #0
 80099f0:	603b      	str	r3, [r7, #0]
	clear.b.sesreqsucstschng = 1;
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099f8:	603b      	str	r3, [r7, #0]
	xmc_device.global_register->gotgint = clear.d32;
 80099fa:	f640 1388 	movw	r3, #2440	; 0x988
 80099fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a02:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009a06:	683a      	ldr	r2, [r7, #0]
 8009a08:	605a      	str	r2, [r3, #4]
  }
  if (data.b.hstnegsucstschng) {
 8009a0a:	797b      	ldrb	r3, [r7, #5]
 8009a0c:	f003 0302 	and.w	r3, r3, #2
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d00e      	beq.n	8009a34 <USB_HandleOTGInt+0xbc>
	clear.d32 = 0;
 8009a16:	f04f 0300 	mov.w	r3, #0
 8009a1a:	603b      	str	r3, [r7, #0]
	clear.b.hstnegsucstschng = 1;
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009a22:	603b      	str	r3, [r7, #0]
	xmc_device.global_register->gotgint = clear.d32;
 8009a24:	f640 1388 	movw	r3, #2440	; 0x988
 8009a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a2c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009a30:	683a      	ldr	r2, [r7, #0]
 8009a32:	605a      	str	r2, [r3, #4]
  }
  if (data.b.hstnegdet) {
 8009a34:	79bb      	ldrb	r3, [r7, #6]
 8009a36:	f003 0302 	and.w	r3, r3, #2
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00e      	beq.n	8009a5e <USB_HandleOTGInt+0xe6>
	clear.d32 = 0;
 8009a40:	f04f 0300 	mov.w	r3, #0
 8009a44:	603b      	str	r3, [r7, #0]
	clear.b.hstnegdet = 1;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009a4c:	603b      	str	r3, [r7, #0]
	xmc_device.global_register->gotgint = clear.d32;
 8009a4e:	f640 1388 	movw	r3, #2440	; 0x988
 8009a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a56:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009a5a:	683a      	ldr	r2, [r7, #0]
 8009a5c:	605a      	str	r2, [r3, #4]
  }
  if (data.b.adevtoutchng) {
 8009a5e:	79bb      	ldrb	r3, [r7, #6]
 8009a60:	f003 0304 	and.w	r3, r3, #4
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00e      	beq.n	8009a88 <USB_HandleOTGInt+0x110>
	clear.d32 = 0;
 8009a6a:	f04f 0300 	mov.w	r3, #0
 8009a6e:	603b      	str	r3, [r7, #0]
	clear.b.adevtoutchng = 1;
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009a76:	603b      	str	r3, [r7, #0]
	xmc_device.global_register->gotgint = clear.d32;
 8009a78:	f640 1388 	movw	r3, #2440	; 0x988
 8009a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a80:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009a84:	683a      	ldr	r2, [r7, #0]
 8009a86:	605a      	str	r2, [r3, #4]
  }
  if (data.b.debdone) {
 8009a88:	79bb      	ldrb	r3, [r7, #6]
 8009a8a:	f003 0308 	and.w	r3, r3, #8
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d00e      	beq.n	8009ab2 <USB_HandleOTGInt+0x13a>
	clear.d32 = 0;
 8009a94:	f04f 0300 	mov.w	r3, #0
 8009a98:	603b      	str	r3, [r7, #0]
	clear.b.debdone = 1;
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009aa0:	603b      	str	r3, [r7, #0]
	xmc_device.global_register->gotgint = clear.d32;
 8009aa2:	f640 1388 	movw	r3, #2440	; 0x988
 8009aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009aaa:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	605a      	str	r2, [r3, #4]
  }
}
 8009ab2:	f107 0708 	add.w	r7, r7, #8
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop

08009abc <USB_HandleIrq>:
 * \brief Global interrupt handler
 *
 * The handler first checks, which global interrupt has caused the interrupt
 * and then dispatches interrupt to the corresponding sub-handler.
 */
void USB_HandleIrq() {
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
  gintmsk_data_t gintmsk = { .d32 = xmc_device.global_register->gintmsk };
 8009ac2:	f640 1388 	movw	r3, #2440	; 0x988
 8009ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009aca:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	60fb      	str	r3, [r7, #12]
  gintsts_data_t data = { .d32 = xmc_device.global_register->gintsts & gintmsk.d32  };
 8009ad2:	f640 1388 	movw	r3, #2440	; 0x988
 8009ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ada:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009ade:	695a      	ldr	r2, [r3, #20]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	4013      	ands	r3, r2
 8009ae4:	60bb      	str	r3, [r7, #8]
  gintsts_data_t clear;
  if (data.b.sofintr)
 8009ae6:	7a3b      	ldrb	r3, [r7, #8]
 8009ae8:	f003 0308 	and.w	r3, r3, #8
 8009aec:	b2db      	uxtb	r3, r3
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d017      	beq.n	8009b22 <USB_HandleIrq+0x66>
  {
#ifdef DAVE_CE
    xmc_device.DeviceEvent_cb(USB_USBD_EVENT_SOF);
 8009af2:	f640 1388 	movw	r3, #2440	; 0x988
 8009af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009afa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009afe:	f04f 0009 	mov.w	r0, #9
 8009b02:	4798      	blx	r3
#endif
    clear.d32 = 0;
 8009b04:	f04f 0300 	mov.w	r3, #0
 8009b08:	607b      	str	r3, [r7, #4]
	clear.b.sofintr = 1;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f043 0308 	orr.w	r3, r3, #8
 8009b10:	607b      	str	r3, [r7, #4]
	xmc_device.global_register->gintsts = clear.d32;
 8009b12:	f640 1388 	movw	r3, #2440	; 0x988
 8009b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009b1a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009b1e:	687a      	ldr	r2, [r7, #4]
 8009b20:	615a      	str	r2, [r3, #20]
  }
  if(use_fifo)
 8009b22:	f640 5338 	movw	r3, #3384	; 0xd38
 8009b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d01f      	beq.n	8009b70 <USB_HandleIrq+0xb4>
  {
	if (data.b.rxstsqlvl)
 8009b30:	7a3b      	ldrb	r3, [r7, #8]
 8009b32:	f003 0310 	and.w	r3, r3, #16
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d019      	beq.n	8009b70 <USB_HandleIrq+0xb4>
	{
		/* Masked that interrupt so its only done once */
		gintmsk.b.rxstsqlvl = 0;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f36f 1304 	bfc	r3, #4, #1
 8009b42:	60fb      	str	r3, [r7, #12]
		xmc_device.global_register->gintmsk = gintmsk.d32;
 8009b44:	f640 1388 	movw	r3, #2440	; 0x988
 8009b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009b4c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009b50:	68fa      	ldr	r2, [r7, #12]
 8009b52:	619a      	str	r2, [r3, #24]
		USB_HandleRxFLvl(); /* handle the interrupt */
 8009b54:	f7ff fece 	bl	80098f4 <USB_HandleRxFLvl>
		gintmsk.b.rxstsqlvl = 1;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f043 0310 	orr.w	r3, r3, #16
 8009b5e:	60fb      	str	r3, [r7, #12]
		xmc_device.global_register->gintmsk = gintmsk.d32;
 8009b60:	f640 1388 	movw	r3, #2440	; 0x988
 8009b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009b68:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	619a      	str	r2, [r3, #24]
	}
  }
  if (data.b.erlysuspend)
 8009b70:	7a7b      	ldrb	r3, [r7, #9]
 8009b72:	f003 0304 	and.w	r3, r3, #4
 8009b76:	b2db      	uxtb	r3, r3
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d00e      	beq.n	8009b9a <USB_HandleIrq+0xde>
  {
    clear.d32 = 0;
 8009b7c:	f04f 0300 	mov.w	r3, #0
 8009b80:	607b      	str	r3, [r7, #4]
	clear.b.erlysuspend = 1;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009b88:	607b      	str	r3, [r7, #4]
	xmc_device.global_register->gintsts = clear.d32;
 8009b8a:	f640 1388 	movw	r3, #2440	; 0x988
 8009b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009b92:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	615a      	str	r2, [r3, #20]
  }
  if (data.b.usbsuspend)
 8009b9a:	7a7b      	ldrb	r3, [r7, #9]
 8009b9c:	f003 0308 	and.w	r3, r3, #8
 8009ba0:	b2db      	uxtb	r3, r3
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d017      	beq.n	8009bd6 <USB_HandleIrq+0x11a>
  {
	xmc_device.DeviceEvent_cb(USB_USBD_EVENT_SUSPEND);
 8009ba6:	f640 1388 	movw	r3, #2440	; 0x988
 8009baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009bae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009bb2:	f04f 0006 	mov.w	r0, #6
 8009bb6:	4798      	blx	r3
	clear.d32 = 0;
 8009bb8:	f04f 0300 	mov.w	r3, #0
 8009bbc:	607b      	str	r3, [r7, #4]
	clear.b.usbsuspend = 1;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009bc4:	607b      	str	r3, [r7, #4]
	xmc_device.global_register->gintsts = clear.d32;
 8009bc6:	f640 1388 	movw	r3, #2440	; 0x988
 8009bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009bce:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009bd2:	687a      	ldr	r2, [r7, #4]
 8009bd4:	615a      	str	r2, [r3, #20]
  }
  if (data.b.wkupintr)
 8009bd6:	7afb      	ldrb	r3, [r7, #11]
 8009bd8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d017      	beq.n	8009c12 <USB_HandleIrq+0x156>
  {
	xmc_device.DeviceEvent_cb(USB_USBD_EVENT_RESUME);
 8009be2:	f640 1388 	movw	r3, #2440	; 0x988
 8009be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009bea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009bee:	f04f 0007 	mov.w	r0, #7
 8009bf2:	4798      	blx	r3
	clear.d32 = 0;
 8009bf4:	f04f 0300 	mov.w	r3, #0
 8009bf8:	607b      	str	r3, [r7, #4]
	clear.b.wkupintr = 1;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009c00:	607b      	str	r3, [r7, #4]
	xmc_device.global_register->gintsts = clear.d32;
 8009c02:	f640 1388 	movw	r3, #2440	; 0x988
 8009c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009c0a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009c0e:	687a      	ldr	r2, [r7, #4]
 8009c10:	615a      	str	r2, [r3, #20]
  }
  if (data.b.sessreqintr)
 8009c12:	7afb      	ldrb	r3, [r7, #11]
 8009c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d01f      	beq.n	8009c5e <USB_HandleIrq+0x1a2>
  {
	xmc_device.IsPowered = 1;
 8009c1e:	f640 1388 	movw	r3, #2440	; 0x988
 8009c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009c26:	f04f 0201 	mov.w	r2, #1
 8009c2a:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
	xmc_device.DeviceEvent_cb(USB_USBD_EVENT_POWER_ON);
 8009c2e:	f640 1388 	movw	r3, #2440	; 0x988
 8009c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009c36:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009c3a:	f04f 0000 	mov.w	r0, #0
 8009c3e:	4798      	blx	r3
	clear.d32 = 0;
 8009c40:	f04f 0300 	mov.w	r3, #0
 8009c44:	607b      	str	r3, [r7, #4]
	clear.b.sessreqintr = 1;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009c4c:	607b      	str	r3, [r7, #4]
	xmc_device.global_register->gintsts = clear.d32;
 8009c4e:	f640 1388 	movw	r3, #2440	; 0x988
 8009c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009c56:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009c5a:	687a      	ldr	r2, [r7, #4]
 8009c5c:	615a      	str	r2, [r3, #20]
  }
  if (data.b.usbreset)
 8009c5e:	7a7b      	ldrb	r3, [r7, #9]
 8009c60:	f003 0310 	and.w	r3, r3, #16
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d001      	beq.n	8009c6e <USB_HandleIrq+0x1b2>
    USB_HandleUSBReset();
 8009c6a:	f7ff f9e9 	bl	8009040 <USB_HandleUSBReset>
  if (data.b.enumdone)
 8009c6e:	7a7b      	ldrb	r3, [r7, #9]
 8009c70:	f003 0320 	and.w	r3, r3, #32
 8009c74:	b2db      	uxtb	r3, r3
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d001      	beq.n	8009c7e <USB_HandleIrq+0x1c2>
	USB_HandleEnumDone();
 8009c7a:	f7ff fb3f 	bl	80092fc <USB_HandleEnumDone>
  if (data.b.inepint)
 8009c7e:	7abb      	ldrb	r3, [r7, #10]
 8009c80:	f003 0304 	and.w	r3, r3, #4
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d001      	beq.n	8009c8e <USB_HandleIrq+0x1d2>
	USB_HandleIEPInt();
 8009c8a:	f7ff fcdb 	bl	8009644 <USB_HandleIEPInt>
  if (data.b.outepintr)
 8009c8e:	7abb      	ldrb	r3, [r7, #10]
 8009c90:	f003 0308 	and.w	r3, r3, #8
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d001      	beq.n	8009c9e <USB_HandleIrq+0x1e2>
	USB_HandleOEPInt();
 8009c9a:	f7ff fb8b 	bl	80093b4 <USB_HandleOEPInt>
  if (data.b.otgintr)
 8009c9e:	7a3b      	ldrb	r3, [r7, #8]
 8009ca0:	f003 0304 	and.w	r3, r3, #4
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d001      	beq.n	8009cae <USB_HandleIrq+0x1f2>
	USB_HandleOTGInt();
 8009caa:	f7ff fe65 	bl	8009978 <USB_HandleOTGInt>
}
 8009cae:	f107 0710 	add.w	r7, r7, #16
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}
 8009cb6:	bf00      	nop

08009cb8 <USB0_0_IRQHandler>:
 * \brief Entry point for exception vector table
 *
 * This function gets called, if an usb exception (interrupt) was thrown and
 * dispatches it to \ref USB_HandleIrq.
 */
void USB0_0_IRQHandler() {
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	af00      	add	r7, sp, #0
	USB_HandleIrq();
 8009cbc:	f7ff fefe 	bl	8009abc <USB_HandleIrq>
}
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop

08009cc4 <USB_EnableUSBInterrupt>:
 * \brief  Enables and sets the priority of USB Interrupt
 *
 * First the interrupt priority is set and then the interrupt is enabled in the NVIC.
 */
static void USB_EnableUSBInterrupt(void)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	af00      	add	r7, sp, #0
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),usb_preemption_priority,
 8009cc8:	f7fe fd12 	bl	80086f0 <NVIC_GetPriorityGrouping>
 8009ccc:	4601      	mov	r1, r0
 8009cce:	f241 2374 	movw	r3, #4724	; 0x1274
 8009cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	f241 1368 	movw	r3, #4456	; 0x1168
 8009cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4608      	mov	r0, r1
 8009ce4:	4611      	mov	r1, r2
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	f7fe fd98 	bl	800881c <NVIC_EncodePriority>
 8009cec:	4603      	mov	r3, r0
 8009cee:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	f7fe fd64 	bl	80087c0 <NVIC_SetPriority>
		  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  usb_sub_priority));
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8009cf8:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8009cfc:	f7fe fd42 	bl	8008784 <NVIC_ClearPendingIRQ>
  NVIC_EnableIRQ(USB0_0_IRQn);
 8009d00:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8009d04:	f7fe fd04 	bl	8008710 <NVIC_EnableIRQ>
}
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop

08009d0c <USB_DisableUSBInterrupt>:
 * \brief Disables the usb interrupt in the NVIC.
 *
 * Before the interrupt gets disabled, it will also be cleared.
 */
static void USB_DisableUSBInterrupt(void)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	af00      	add	r7, sp, #0
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8009d10:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8009d14:	f7fe fd36 	bl	8008784 <NVIC_ClearPendingIRQ>
  NVIC_DisableIRQ(USB0_0_IRQn);
 8009d18:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8009d1c:	f7fe fd14 	bl	8008748 <NVIC_DisableIRQ>
}
 8009d20:	bd80      	pop	{r7, pc}
 8009d22:	bf00      	nop

08009d24 <USB_GetCapabilities>:
 * \brief Get the capabilities of the driver
 *
 * \return Driver capabilities
 */

USB_USBD_CAPABILITIES_t USB_GetCapabilities() {
 8009d24:	b480      	push	{r7}
 8009d26:	b083      	sub	sp, #12
 8009d28:	af00      	add	r7, sp, #0
  USB_USBD_CAPABILITIES_t cap;
  cap.event_connect = 1;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f043 0304 	orr.w	r3, r3, #4
 8009d30:	607b      	str	r3, [r7, #4]
  cap.event_disconnect = 1;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f043 0308 	orr.w	r3, r3, #8
 8009d38:	607b      	str	r3, [r7, #4]
#if UC_SERIES == 45
  cap.event_power_off = 1;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f043 0302 	orr.w	r3, r3, #2
 8009d40:	607b      	str	r3, [r7, #4]
  cap.event_power_on = 1;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f043 0301 	orr.w	r3, r3, #1
 8009d48:	607b      	str	r3, [r7, #4]
#else
  cap.event_power_off = 0;
  cap.event_power_on = 0;
#endif
  cap.event_high_speed = 0;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f36f 1345 	bfc	r3, #5, #1
 8009d50:	607b      	str	r3, [r7, #4]
  cap.event_remote_wakeup = 1;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d58:	607b      	str	r3, [r7, #4]
  cap.event_reset = 1;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f043 0310 	orr.w	r3, r3, #16
 8009d60:	607b      	str	r3, [r7, #4]
  cap.event_resume = 1;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d68:	607b      	str	r3, [r7, #4]
  cap.event_suspend = 1;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d70:	607b      	str	r3, [r7, #4]
  cap.reserved = 0;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f36f 235f 	bfc	r3, #9, #23
 8009d78:	607b      	str	r3, [r7, #4]
  return cap;
 8009d7a:	687b      	ldr	r3, [r7, #4]
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f107 070c 	add.w	r7, r7, #12
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bc80      	pop	{r7}
 8009d86:	4770      	bx	lr

08009d88 <USB_Init>:
 * \return Status of the function (See \ref USB_USBD_STATUS_t).
 */

USB_USBD_STATUS_t USB_Init(USB_USBD_SignalDeviceEvent_t cb_xmc_device_event,
												USB_USBD_SignalEndpointEvent_t cb_endpoint_event, USB_INIT_t init)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b08c      	sub	sp, #48	; 0x30
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	60f8      	str	r0, [r7, #12]
 8009d90:	60b9      	str	r1, [r7, #8]
 8009d92:	4639      	mov	r1, r7
 8009d94:	e881 000c 	stmia.w	r1, {r2, r3}


  /* RX Fifo size for packets all byte values devided by 4, because the fifo values are dw (4Byte) based. */
  usb_rx_fifo_packet_size=( init.usb_max_num_packets_in_rx_fifo*((USB_MAX_PACKET_SIZE/4 )+ 1) );
 8009d98:	88bb      	ldrh	r3, [r7, #4]
 8009d9a:	461a      	mov	r2, r3
 8009d9c:	4613      	mov	r3, r2
 8009d9e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8009da2:	189a      	adds	r2, r3, r2
 8009da4:	f241 1350 	movw	r3, #4432	; 0x1150
 8009da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009dac:	601a      	str	r2, [r3, #0]

  /* Overall rx fifo size */
  usb_rx_fifo_size=( (4*init.usb_max_num_control_eps+ 6) + usb_rx_fifo_packet_size + (2*init.usb_max_num_out_eps) +1 );
 8009dae:	783b      	ldrb	r3, [r7, #0]
 8009db0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009db4:	461a      	mov	r2, r3
 8009db6:	f241 1350 	movw	r3, #4432	; 0x1150
 8009dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	18d2      	adds	r2, r2, r3
 8009dc2:	787b      	ldrb	r3, [r7, #1]
 8009dc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009dc8:	18d3      	adds	r3, r2, r3
 8009dca:	f103 0207 	add.w	r2, r3, #7
 8009dce:	f241 135c 	movw	r3, #4444	; 0x115c
 8009dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009dd6:	601a      	str	r2, [r3, #0]

  /* Maximum number of Endpoints */
  usb_max_num_eps=init.usb_max_num_eps;
 8009dd8:	78fa      	ldrb	r2, [r7, #3]
 8009dda:	f241 1364 	movw	r3, #4452	; 0x1164
 8009dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009de2:	701a      	strb	r2, [r3, #0]

  /* Transfer mode */
  if(init.usb_transfer_mode==USB_USE_DMA)
 8009de4:	79bb      	ldrb	r3, [r7, #6]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d10d      	bne.n	8009e06 <USB_Init+0x7e>
  {
	use_dma=1;
 8009dea:	f240 035c 	movw	r3, #92	; 0x5c
 8009dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009df2:	f04f 0201 	mov.w	r2, #1
 8009df6:	701a      	strb	r2, [r3, #0]
	use_fifo=0;
 8009df8:	f640 5338 	movw	r3, #3384	; 0xd38
 8009dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e00:	f04f 0200 	mov.w	r2, #0
 8009e04:	701a      	strb	r2, [r3, #0]
  }
  if(init.usb_transfer_mode==USB_USE_FIFO)
 8009e06:	79bb      	ldrb	r3, [r7, #6]
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d10d      	bne.n	8009e28 <USB_Init+0xa0>
  {
  	use_dma=0;
 8009e0c:	f240 035c 	movw	r3, #92	; 0x5c
 8009e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e14:	f04f 0200 	mov.w	r2, #0
 8009e18:	701a      	strb	r2, [r3, #0]
  	use_fifo=1;
 8009e1a:	f640 5338 	movw	r3, #3384	; 0xd38
 8009e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e22:	f04f 0201 	mov.w	r2, #1
 8009e26:	701a      	strb	r2, [r3, #0]
  	  	  (USB_MAX_FIFO_SIZE/4)) );

  int i;

  /* out buffer size */
  USBD_EP_OUT_BUFFERSIZE = (uint32_t*)malloc(sizeof(uint32_t)*(usb_max_num_eps));
 8009e28:	f241 1364 	movw	r3, #4452	; 0x1164
 8009e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009e36:	4618      	mov	r0, r3
 8009e38:	f010 f9dc 	bl	801a1f4 <malloc>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	461a      	mov	r2, r3
 8009e40:	f241 1360 	movw	r3, #4448	; 0x1160
 8009e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e48:	601a      	str	r2, [r3, #0]
  /* in buffer size */
  USBD_EP_IN_BUFFERSIZE = (uint32_t*)malloc(sizeof(uint32_t)*(usb_max_num_eps));
 8009e4a:	f241 1364 	movw	r3, #4452	; 0x1164
 8009e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f010 f9cb 	bl	801a1f4 <malloc>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	461a      	mov	r2, r3
 8009e62:	f241 1354 	movw	r3, #4436	; 0x1154
 8009e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e6a:	601a      	str	r2, [r3, #0]

  memset(USBD_EP_OUT_BUFFERSIZE,0x0,sizeof(uint32_t)*(usb_max_num_eps));
 8009e6c:	f241 1360 	movw	r3, #4448	; 0x1160
 8009e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e74:	681a      	ldr	r2, [r3, #0]
 8009e76:	f241 1364 	movw	r3, #4452	; 0x1164
 8009e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009e84:	4610      	mov	r0, r2
 8009e86:	f04f 0100 	mov.w	r1, #0
 8009e8a:	461a      	mov	r2, r3
 8009e8c:	f010 fd12 	bl	801a8b4 <memset>
  memset(USBD_EP_IN_BUFFERSIZE,0x0,sizeof(uint32_t)*(usb_max_num_eps));
 8009e90:	f241 1354 	movw	r3, #4436	; 0x1154
 8009e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e98:	681a      	ldr	r2, [r3, #0]
 8009e9a:	f241 1364 	movw	r3, #4452	; 0x1164
 8009e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009ea8:	4610      	mov	r0, r2
 8009eaa:	f04f 0100 	mov.w	r1, #0
 8009eae:	461a      	mov	r2, r3
 8009eb0:	f010 fd00 	bl	801a8b4 <memset>

  /* Filling out buffer size */
    USBD_EP_OUT_BUFFERSIZE[0]=USB_EP0_BUFFER_SIZE;
 8009eb4:	f241 1360 	movw	r3, #4448	; 0x1160
 8009eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009ec2:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>1)
 8009ec4:	f241 1364 	movw	r3, #4452	; 0x1164
 8009ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ecc:	781b      	ldrb	r3, [r3, #0]
 8009ece:	2b01      	cmp	r3, #1
 8009ed0:	d909      	bls.n	8009ee6 <USB_Init+0x15e>
    USBD_EP_OUT_BUFFERSIZE[1]=USB_EP1_BUFFER_SIZE;
 8009ed2:	f241 1360 	movw	r3, #4448	; 0x1160
 8009ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f103 0304 	add.w	r3, r3, #4
 8009ee0:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009ee4:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>2)
 8009ee6:	f241 1364 	movw	r3, #4452	; 0x1164
 8009eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009eee:	781b      	ldrb	r3, [r3, #0]
 8009ef0:	2b02      	cmp	r3, #2
 8009ef2:	d909      	bls.n	8009f08 <USB_Init+0x180>
    USBD_EP_OUT_BUFFERSIZE[2]=USB_EP2_BUFFER_SIZE;
 8009ef4:	f241 1360 	movw	r3, #4448	; 0x1160
 8009ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f103 0308 	add.w	r3, r3, #8
 8009f02:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009f06:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>3)
 8009f08:	f241 1364 	movw	r3, #4452	; 0x1164
 8009f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	2b03      	cmp	r3, #3
 8009f14:	d909      	bls.n	8009f2a <USB_Init+0x1a2>
    USBD_EP_OUT_BUFFERSIZE[3]=USB_EP3_BUFFER_SIZE;
 8009f16:	f241 1360 	movw	r3, #4448	; 0x1160
 8009f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f103 030c 	add.w	r3, r3, #12
 8009f24:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009f28:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>4)
 8009f2a:	f241 1364 	movw	r3, #4452	; 0x1164
 8009f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	2b04      	cmp	r3, #4
 8009f36:	d909      	bls.n	8009f4c <USB_Init+0x1c4>
    USBD_EP_OUT_BUFFERSIZE[4]=USB_EP4_BUFFER_SIZE;
 8009f38:	f241 1360 	movw	r3, #4448	; 0x1160
 8009f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f103 0310 	add.w	r3, r3, #16
 8009f46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f4a:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>5)
 8009f4c:	f241 1364 	movw	r3, #4452	; 0x1164
 8009f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f54:	781b      	ldrb	r3, [r3, #0]
 8009f56:	2b05      	cmp	r3, #5
 8009f58:	d909      	bls.n	8009f6e <USB_Init+0x1e6>
    USBD_EP_OUT_BUFFERSIZE[5]=USB_EP5_BUFFER_SIZE;
 8009f5a:	f241 1360 	movw	r3, #4448	; 0x1160
 8009f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f103 0314 	add.w	r3, r3, #20
 8009f68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f6c:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>6)
 8009f6e:	f241 1364 	movw	r3, #4452	; 0x1164
 8009f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	2b06      	cmp	r3, #6
 8009f7a:	d909      	bls.n	8009f90 <USB_Init+0x208>
    USBD_EP_OUT_BUFFERSIZE[6]=USB_EP6_BUFFER_SIZE;
 8009f7c:	f241 1360 	movw	r3, #4448	; 0x1160
 8009f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f103 0318 	add.w	r3, r3, #24
 8009f8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f8e:	601a      	str	r2, [r3, #0]

  /* Filling out buffer size */
  USBD_EP_IN_BUFFERSIZE[0]=USB_EP0_BUFFER_SIZE;
 8009f90:	f241 1354 	movw	r3, #4436	; 0x1154
 8009f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009f9e:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>1)
 8009fa0:	f241 1364 	movw	r3, #4452	; 0x1164
 8009fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d909      	bls.n	8009fc2 <USB_Init+0x23a>
    USBD_EP_IN_BUFFERSIZE[1]=USB_EP1_BUFFER_SIZE;
 8009fae:	f241 1354 	movw	r3, #4436	; 0x1154
 8009fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f103 0304 	add.w	r3, r3, #4
 8009fbc:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009fc0:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>2)
 8009fc2:	f241 1364 	movw	r3, #4452	; 0x1164
 8009fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009fca:	781b      	ldrb	r3, [r3, #0]
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	d909      	bls.n	8009fe4 <USB_Init+0x25c>
    USBD_EP_IN_BUFFERSIZE[2]=USB_EP2_BUFFER_SIZE;
 8009fd0:	f241 1354 	movw	r3, #4436	; 0x1154
 8009fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f103 0308 	add.w	r3, r3, #8
 8009fde:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009fe2:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>3)
 8009fe4:	f241 1364 	movw	r3, #4452	; 0x1164
 8009fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009fec:	781b      	ldrb	r3, [r3, #0]
 8009fee:	2b03      	cmp	r3, #3
 8009ff0:	d909      	bls.n	800a006 <USB_Init+0x27e>
    USBD_EP_IN_BUFFERSIZE[3]=USB_EP3_BUFFER_SIZE;
 8009ff2:	f241 1354 	movw	r3, #4436	; 0x1154
 8009ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f103 030c 	add.w	r3, r3, #12
 800a000:	f04f 0240 	mov.w	r2, #64	; 0x40
 800a004:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>4)
 800a006:	f241 1364 	movw	r3, #4452	; 0x1164
 800a00a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	2b04      	cmp	r3, #4
 800a012:	d909      	bls.n	800a028 <USB_Init+0x2a0>
    USBD_EP_IN_BUFFERSIZE[4]=USB_EP4_BUFFER_SIZE;
 800a014:	f241 1354 	movw	r3, #4436	; 0x1154
 800a018:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f103 0310 	add.w	r3, r3, #16
 800a022:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a026:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>5)
 800a028:	f241 1364 	movw	r3, #4452	; 0x1164
 800a02c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	2b05      	cmp	r3, #5
 800a034:	d909      	bls.n	800a04a <USB_Init+0x2c2>
    USBD_EP_IN_BUFFERSIZE[5]=USB_EP5_BUFFER_SIZE;
 800a036:	f241 1354 	movw	r3, #4436	; 0x1154
 800a03a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f103 0314 	add.w	r3, r3, #20
 800a044:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a048:	601a      	str	r2, [r3, #0]
  if( usb_max_num_eps>6)
 800a04a:	f241 1364 	movw	r3, #4452	; 0x1164
 800a04e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	2b06      	cmp	r3, #6
 800a056:	d909      	bls.n	800a06c <USB_Init+0x2e4>
    USBD_EP_IN_BUFFERSIZE[6]=USB_EP6_BUFFER_SIZE;
 800a058:	f241 1354 	movw	r3, #4436	; 0x1154
 800a05c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f103 0318 	add.w	r3, r3, #24
 800a066:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a06a:	601a      	str	r2, [r3, #0]

  /* clear device status */
  memset(&xmc_device,0x0,sizeof(USB_DEVICE_t));
 800a06c:	f640 1088 	movw	r0, #2440	; 0x988
 800a070:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a074:	f04f 0100 	mov.w	r1, #0
 800a078:	f44f 7202 	mov.w	r2, #520	; 0x208
 800a07c:	f010 fc1a 	bl	801a8b4 <memset>

  /* assign callbacks */
  xmc_device.DeviceEvent_cb = cb_xmc_device_event;
 800a080:	f640 1388 	movw	r3, #2440	; 0x988
 800a084:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  xmc_device.EndpointEvent_cb = cb_endpoint_event;
 800a08e:	f640 1388 	movw	r3, #2440	; 0x988
 800a092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a096:	68ba      	ldr	r2, [r7, #8]
 800a098:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(USB_BASE_ADDRESS);
 800a09c:	f640 1388 	movw	r3, #2440	; 0x988
 800a0a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a0a4:	f04f 0200 	mov.w	r2, #0
 800a0a8:	f2c5 0204 	movt	r2, #20484	; 0x5004
 800a0ac:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 800a0b0:	f640 1388 	movw	r3, #2440	; 0x988
 800a0b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a0b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a0bc:	f2c5 0204 	movt	r2, #20484	; 0x5004
 800a0c0:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
  for (i=0;i< USB_NUM_EPS;i++)
 800a0c4:	f04f 0300 	mov.w	r3, #0
 800a0c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0ca:	e015      	b.n	800a0f8 <USB_Init+0x370>
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
    (DWC_EP_REG_OFFSET*i));
 800a0cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0ce:	ea4f 1343 	mov.w	r3, r3, lsl #5
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(USB_BASE_ADDRESS);
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
  for (i=0;i< USB_NUM_EPS;i++)
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800a0d8:	f2c5 0304 	movt	r3, #20484	; 0x5004
 800a0dc:	18d3      	adds	r3, r2, r3
 800a0de:	f640 1288 	movw	r2, #2440	; 0x988
 800a0e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a0e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a0e8:	f101 016a 	add.w	r1, r1, #106	; 0x6a
 800a0ec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  xmc_device.EndpointEvent_cb = cb_endpoint_event;

  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(USB_BASE_ADDRESS);
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
  for (i=0;i< USB_NUM_EPS;i++)
 800a0f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f2:	f103 0301 	add.w	r3, r3, #1
 800a0f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0fa:	2b06      	cmp	r3, #6
 800a0fc:	d9e6      	bls.n	800a0cc <USB_Init+0x344>
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
    (DWC_EP_REG_OFFSET*i));
  }
  for (i=0;i< USB_NUM_EPS;i++)
 800a0fe:	f04f 0300 	mov.w	r3, #0
 800a102:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a104:	e017      	b.n	800a136 <USB_Init+0x3ae>
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_OUT_EP_REG_OFFSET +
    (DWC_EP_REG_OFFSET*i));
 800a106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a108:	ea4f 1343 	mov.w	r3, r3, lsl #5
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
    (DWC_EP_REG_OFFSET*i));
  }
  for (i=0;i< USB_NUM_EPS;i++)
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_OUT_EP_REG_OFFSET +
 800a10c:	461a      	mov	r2, r3
 800a10e:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 800a112:	f2c5 0304 	movt	r3, #20484	; 0x5004
 800a116:	18d3      	adds	r3, r2, r3
 800a118:	f640 1188 	movw	r1, #2440	; 0x988
 800a11c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a120:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a122:	f102 0270 	add.w	r2, r2, #112	; 0x70
 800a126:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800a12a:	188a      	adds	r2, r1, r2
 800a12c:	6053      	str	r3, [r2, #4]
  for (i=0;i< USB_NUM_EPS;i++)
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
    (DWC_EP_REG_OFFSET*i));
  }
  for (i=0;i< USB_NUM_EPS;i++)
 800a12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a130:	f103 0301 	add.w	r3, r3, #1
 800a134:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a138:	2b06      	cmp	r3, #6
 800a13a:	d9e4      	bls.n	800a106 <USB_Init+0x37e>
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_OUT_EP_REG_OFFSET +
    (DWC_EP_REG_OFFSET*i));
  }
  for (i=0;i<USB_NUM_TX_FIFOS;i++)
 800a13c:	f04f 0300 	mov.w	r3, #0
 800a140:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a142:	e013      	b.n	800a16c <USB_Init+0x3e4>
    xmc_device.fifo[i] = (uint32_t*)(USB_BASE_ADDRESS + USB_TX_FIFO_REG_OFFSET +
 800a144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a146:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a14a:	f103 42a0 	add.w	r2, r3, #1342177280	; 0x50000000
 800a14e:	f502 2282 	add.w	r2, r2, #266240	; 0x41000
 800a152:	f640 1388 	movw	r3, #2440	; 0x988
 800a156:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a15a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a15c:	f101 0178 	add.w	r1, r1, #120	; 0x78
 800a160:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  for (i=0;i< USB_NUM_EPS;i++)
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(USB_BASE_ADDRESS + DWC_DEV_OUT_EP_REG_OFFSET +
    (DWC_EP_REG_OFFSET*i));
  }
  for (i=0;i<USB_NUM_TX_FIFOS;i++)
 800a164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a166:	f103 0301 	add.w	r3, r3, #1
 800a16a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a16c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a16e:	2b06      	cmp	r3, #6
 800a170:	d9e8      	bls.n	800a144 <USB_Init+0x3bc>
    (i*USB_TX_FIFO_OFFSET));

  /* Init data structure for endpoint 0 */
  /* Done by driver core */
  /* configure ahb details */
  gahbcfg_data_t gahbcfg = { .d32 = xmc_device.global_register->gahbcfg };
 800a172:	f640 1388 	movw	r3, #2440	; 0x988
 800a176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a17a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	62bb      	str	r3, [r7, #40]	; 0x28
  gahbcfg.b.glblintrmsk = 1; /* enable interrupts ( global mask ) */
 800a182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a184:	f043 0301 	orr.w	r3, r3, #1
 800a188:	62bb      	str	r3, [r7, #40]	; 0x28
  gahbcfg.b.nptxfemplvl_txfemplvl = 1;
 800a18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a190:	62bb      	str	r3, [r7, #40]	; 0x28
  /* enable dma if needed */
  if(use_dma)
 800a192:	f240 035c 	movw	r3, #92	; 0x5c
 800a196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a19a:	781b      	ldrb	r3, [r3, #0]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d004      	beq.n	800a1aa <USB_Init+0x422>
  {
    gahbcfg.b.dmaenable = 1; /* enable dma if needed */
 800a1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a2:	f043 0320 	orr.w	r3, r3, #32
 800a1a6:	62bb      	str	r3, [r7, #40]	; 0x28
 800a1a8:	e003      	b.n	800a1b2 <USB_Init+0x42a>
  }
  else
  {
    gahbcfg.b.dmaenable = 0;
 800a1aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ac:	f36f 1345 	bfc	r3, #5, #1
 800a1b0:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  xmc_device.global_register->gahbcfg = gahbcfg.d32;
 800a1b2:	f640 1388 	movw	r3, #2440	; 0x988
 800a1b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1ba:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800a1be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1c0:	609a      	str	r2, [r3, #8]
  /* configure usb details */
  gusbcfg_data_t gusbcfg =  { .d32 = xmc_device.global_register->gusbcfg };
 800a1c2:	f640 1388 	movw	r3, #2440	; 0x988
 800a1c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1ca:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	627b      	str	r3, [r7, #36]	; 0x24
  gusbcfg.b.force_dev_mode = 1; /* force us into device mode */
 800a1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a1d8:	627b      	str	r3, [r7, #36]	; 0x24
  gusbcfg.b.srpcap = 1; /* enable session request protocoll */
 800a1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1e0:	627b      	str	r3, [r7, #36]	; 0x24
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 800a1e2:	f640 1388 	movw	r3, #2440	; 0x988
 800a1e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1ea:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800a1ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1f0:	60da      	str	r2, [r3, #12]

  /* Device init */
  /* configure device speed */
  dcfg_data_t dcfg = { .d32 = xmc_device.device_register->dcfg };
 800a1f2:	f640 1388 	movw	r3, #2440	; 0x988
 800a1f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1fa:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	623b      	str	r3, [r7, #32]
  dcfg.b.devspd = USB_DCFG_DevSpd_FS;
 800a202:	6a3b      	ldr	r3, [r7, #32]
 800a204:	f043 0303 	orr.w	r3, r3, #3
 800a208:	623b      	str	r3, [r7, #32]
  dcfg.b.descdma = 0;
 800a20a:	6a3b      	ldr	r3, [r7, #32]
 800a20c:	f36f 53d7 	bfc	r3, #23, #1
 800a210:	623b      	str	r3, [r7, #32]
  xmc_device.device_register->dcfg = dcfg.d32;
 800a212:	f640 1388 	movw	r3, #2440	; 0x988
 800a216:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a21a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a21e:	6a3a      	ldr	r2, [r7, #32]
 800a220:	601a      	str	r2, [r3, #0]
  /* configure device functions */
  dctl_data_t dctl = { .d32 = xmc_device.device_register->dctl };
 800a222:	f640 1388 	movw	r3, #2440	; 0x988
 800a226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a22a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	61fb      	str	r3, [r7, #28]
  dctl.b.sftdiscon = 1; /* disconnect the device until its connected by the user */
 800a232:	69fb      	ldr	r3, [r7, #28]
 800a234:	f043 0302 	orr.w	r3, r3, #2
 800a238:	61fb      	str	r3, [r7, #28]
  /* all other config is done by default register value */
  xmc_device.device_register->dctl = dctl.d32;
 800a23a:	f640 1388 	movw	r3, #2440	; 0x988
 800a23e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a242:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a246:	69fa      	ldr	r2, [r7, #28]
 800a248:	605a      	str	r2, [r3, #4]

  /* Configure fifos */
  /* Calculate the size of the rx fifo */
  xmc_device.global_register->grxfsiz = usb_rx_fifo_size;
 800a24a:	f640 1388 	movw	r3, #2440	; 0x988
 800a24e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a252:	f8d3 21a0 	ldr.w	r2, [r3, #416]	; 0x1a0
 800a256:	f241 135c 	movw	r3, #4444	; 0x115c
 800a25a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	6253      	str	r3, [r2, #36]	; 0x24
  /* Calculate the size of the tx fifo for ep 0 */
  fifosize_data_t gnptxfsiz = { .d32 = 0 };
 800a262:	f04f 0300 	mov.w	r3, #0
 800a266:	61bb      	str	r3, [r7, #24]
  gnptxfsiz.b.depth = USB_TX_FIFO_SIZE[0];
 800a268:	f640 53a4 	movw	r3, #3492	; 0xda4
 800a26c:	f6c0 0302 	movt	r3, #2050	; 0x802
 800a270:	881a      	ldrh	r2, [r3, #0]
 800a272:	69bb      	ldr	r3, [r7, #24]
 800a274:	f362 431f 	bfi	r3, r2, #16, #16
 800a278:	61bb      	str	r3, [r7, #24]
  gnptxfsiz.b.startaddr = usb_rx_fifo_size;
 800a27a:	f241 135c 	movw	r3, #4444	; 0x115c
 800a27e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	b29b      	uxth	r3, r3
 800a286:	833b      	strh	r3, [r7, #24]
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 800a288:	f640 1388 	movw	r3, #2440	; 0x988
 800a28c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a290:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800a294:	69ba      	ldr	r2, [r7, #24]
 800a296:	629a      	str	r2, [r3, #40]	; 0x28
  /* calculate the size for the rest */
  fifosize_data_t dtxfsiz = { .b.depth = USB_TX_FIFO_SIZE[1], .b.startaddr = usb_rx_fifo_size + USB_TX_FIFO_SIZE[0]};
 800a298:	f640 53a4 	movw	r3, #3492	; 0xda4
 800a29c:	f6c0 0302 	movt	r3, #2050	; 0x802
 800a2a0:	881a      	ldrh	r2, [r3, #0]
 800a2a2:	f241 135c 	movw	r3, #4444	; 0x115c
 800a2a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	b29b      	uxth	r3, r3
 800a2ae:	18d3      	adds	r3, r2, r3
 800a2b0:	b29b      	uxth	r3, r3
 800a2b2:	82bb      	strh	r3, [r7, #20]
 800a2b4:	f640 53a4 	movw	r3, #3492	; 0xda4
 800a2b8:	f6c0 0302 	movt	r3, #2050	; 0x802
 800a2bc:	885a      	ldrh	r2, [r3, #2]
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	f362 431f 	bfi	r3, r2, #16, #16
 800a2c4:	617b      	str	r3, [r7, #20]
  for (i=1;i<USB_NUM_TX_FIFOS;i++)
 800a2c6:	f04f 0301 	mov.w	r3, #1
 800a2ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a2cc:	e02e      	b.n	800a32c <USB_Init+0x5a4>
  {
    xmc_device.global_register->dtxfsiz[i-1] = dtxfsiz.d32;
 800a2ce:	f640 1388 	movw	r3, #2440	; 0x988
 800a2d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a2d6:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 800a2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2dc:	f103 33ff 	add.w	r3, r3, #4294967295
 800a2e0:	697a      	ldr	r2, [r7, #20]
 800a2e2:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800a2e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a2ea:	18cb      	adds	r3, r1, r3
 800a2ec:	605a      	str	r2, [r3, #4]
    /* leave loop for overrun protection */
    if (i==USB_NUM_TX_FIFOS-1)
 800a2ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2f0:	2b06      	cmp	r3, #6
 800a2f2:	d01f      	beq.n	800a334 <USB_Init+0x5ac>
      break;
    dtxfsiz.b.depth = USB_TX_FIFO_SIZE[i+1];
 800a2f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2f6:	f103 0201 	add.w	r2, r3, #1
 800a2fa:	f640 53a4 	movw	r3, #3492	; 0xda4
 800a2fe:	f6c0 0302 	movt	r3, #2050	; 0x802
 800a302:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	f362 431f 	bfi	r3, r2, #16, #16
 800a30c:	617b      	str	r3, [r7, #20]
    dtxfsiz.b.startaddr += USB_TX_FIFO_SIZE[i];
 800a30e:	8aba      	ldrh	r2, [r7, #20]
 800a310:	f640 53a4 	movw	r3, #3492	; 0xda4
 800a314:	f6c0 0302 	movt	r3, #2050	; 0x802
 800a318:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a31a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800a31e:	18d3      	adds	r3, r2, r3
 800a320:	b29b      	uxth	r3, r3
 800a322:	82bb      	strh	r3, [r7, #20]
  gnptxfsiz.b.depth = USB_TX_FIFO_SIZE[0];
  gnptxfsiz.b.startaddr = usb_rx_fifo_size;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  fifosize_data_t dtxfsiz = { .b.depth = USB_TX_FIFO_SIZE[1], .b.startaddr = usb_rx_fifo_size + USB_TX_FIFO_SIZE[0]};
  for (i=1;i<USB_NUM_TX_FIFOS;i++)
 800a324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a326:	f103 0301 	add.w	r3, r3, #1
 800a32a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a32c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a32e:	2b06      	cmp	r3, #6
 800a330:	d9cd      	bls.n	800a2ce <USB_Init+0x546>
 800a332:	e000      	b.n	800a336 <USB_Init+0x5ae>
  {
    xmc_device.global_register->dtxfsiz[i-1] = dtxfsiz.d32;
    /* leave loop for overrun protection */
    if (i==USB_NUM_TX_FIFOS-1)
      break;
 800a334:	bf00      	nop
    dtxfsiz.b.depth = USB_TX_FIFO_SIZE[i+1];
    dtxfsiz.b.startaddr += USB_TX_FIFO_SIZE[i];
  }
  /* flush the fifos for proper operation */
  USB_FlushTXFifo(0x10); /* 0x10 == all fifos, see doc */
 800a336:	f04f 0010 	mov.w	r0, #16
 800a33a:	f7fe fbd1 	bl	8008ae0 <USB_FlushTXFifo>
  USB_FlushRXFifo();
 800a33e:	f7fe fc1d 	bl	8008b7c <USB_FlushRXFifo>
  /* Enable Global Interrupts */
  /* clear interrupt status bits prior to unmasking */
  xmc_device.global_register->gintmsk = 0; /* diable all interrupts */
 800a342:	f640 1388 	movw	r3, #2440	; 0x988
 800a346:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a34a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800a34e:	f04f 0200 	mov.w	r2, #0
 800a352:	619a      	str	r2, [r3, #24]
  xmc_device.global_register->gintsts = 0xFFFFFFFF; /* clear all interrupts */
 800a354:	f640 1388 	movw	r3, #2440	; 0x988
 800a358:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a35c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800a360:	f04f 32ff 	mov.w	r2, #4294967295
 800a364:	615a      	str	r2, [r3, #20]
  gintmsk_data_t gintmsk = { .d32 = 0 };
 800a366:	f04f 0300 	mov.w	r3, #0
 800a36a:	613b      	str	r3, [r7, #16]
  /* enable common interrupts */
  gintmsk.b.modemismatch = 1;
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	f043 0302 	orr.w	r3, r3, #2
 800a372:	613b      	str	r3, [r7, #16]
  gintmsk.b.otgintr = 1;
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	f043 0304 	orr.w	r3, r3, #4
 800a37a:	613b      	str	r3, [r7, #16]
  gintmsk.b.sessreqintr = 1;
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a382:	613b      	str	r3, [r7, #16]
  /* enable device interrupts */
  gintmsk.b.usbreset = 1;
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a38a:	613b      	str	r3, [r7, #16]
  gintmsk.b.enumdone = 1;
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a392:	613b      	str	r3, [r7, #16]
  gintmsk.b.erlysuspend = 1;
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a39a:	613b      	str	r3, [r7, #16]
  gintmsk.b.usbsuspend = 1;
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a3a2:	613b      	str	r3, [r7, #16]
  gintmsk.b.wkupintr = 1;
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a3aa:	613b      	str	r3, [r7, #16]
  gintmsk.b.sofintr = 1;
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	f043 0308 	orr.w	r3, r3, #8
 800a3b2:	613b      	str	r3, [r7, #16]
  if(use_fifo)
 800a3b4:	f640 5338 	movw	r3, #3384	; 0xd38
 800a3b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a3bc:	781b      	ldrb	r3, [r3, #0]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d003      	beq.n	800a3ca <USB_Init+0x642>
  {
	gintmsk.b.rxstsqlvl = 1;
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	f043 0310 	orr.w	r3, r3, #16
 800a3c8:	613b      	str	r3, [r7, #16]
  }
  gintmsk.b.outepintr = 1;
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a3d0:	613b      	str	r3, [r7, #16]
  gintmsk.b.inepintr = 1;
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a3d8:	613b      	str	r3, [r7, #16]
  xmc_device.global_register->gintmsk = gintmsk.d32;
 800a3da:	f640 1388 	movw	r3, #2440	; 0x988
 800a3de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a3e2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800a3e6:	693a      	ldr	r2, [r7, #16]
 800a3e8:	619a      	str	r2, [r3, #24]
  /* Enable Interrupts in NVIC */
  USB_EnableUSBInterrupt();
 800a3ea:	f7ff fc6b 	bl	8009cc4 <USB_EnableUSBInterrupt>
  return USB_USBD_OK;
 800a3ee:	f04f 0300 	mov.w	r3, #0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <USB_Uninitialize>:

USB_USBD_STATUS_t USB_Uninitialize() {
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
  USB_DisableUSBInterrupt();
 800a402:	f7ff fc83 	bl	8009d0c <USB_DisableUSBInterrupt>
  /* Disconnect the device */
  dctl_data_t dctl = { .d32 = xmc_device.device_register->dctl };
 800a406:	f640 1388 	movw	r3, #2440	; 0x988
 800a40a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a40e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f043 0302 	orr.w	r3, r3, #2
 800a41c:	607b      	str	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 800a41e:	f640 1388 	movw	r3, #2440	; 0x988
 800a422:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a426:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	605a      	str	r2, [r3, #4]
  /* Release all memory, if malloc is used */
  uint8_t i;
  for (i=0; i< usb_max_num_eps; i++) {
 800a42e:	f04f 0300 	mov.w	r3, #0
 800a432:	73fb      	strb	r3, [r7, #15]
 800a434:	e028      	b.n	800a488 <USB_Uninitialize+0x8c>
    xmc_usb_ep_t *ep = &xmc_device.ep[i];
 800a436:	7bfb      	ldrb	r3, [r7, #15]
 800a438:	f04f 0234 	mov.w	r2, #52	; 0x34
 800a43c:	fb02 f203 	mul.w	r2, r2, r3
 800a440:	f640 1388 	movw	r3, #2440	; 0x988
 800a444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a448:	18d3      	adds	r3, r2, r3
 800a44a:	60bb      	str	r3, [r7, #8]
    if (ep->inBufferSize>0 && ep->inBuffer != 0)
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	6a1b      	ldr	r3, [r3, #32]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d008      	beq.n	800a466 <USB_Uninitialize+0x6a>
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	69db      	ldr	r3, [r3, #28]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d004      	beq.n	800a466 <USB_Uninitialize+0x6a>
    {
    	free(ep->inBuffer);
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	69db      	ldr	r3, [r3, #28]
 800a460:	4618      	mov	r0, r3
 800a462:	f00f fecf 	bl	801a204 <free>
    }
    if (ep->outBufferSize>0 && ep->outBuffer != 0)
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	695b      	ldr	r3, [r3, #20]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d008      	beq.n	800a480 <USB_Uninitialize+0x84>
 800a46e:	68bb      	ldr	r3, [r7, #8]
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d004      	beq.n	800a480 <USB_Uninitialize+0x84>
    {
    	free(ep->outBuffer);
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	68db      	ldr	r3, [r3, #12]
 800a47a:	4618      	mov	r0, r3
 800a47c:	f00f fec2 	bl	801a204 <free>
  dctl_data_t dctl = { .d32 = xmc_device.device_register->dctl };
  dctl.b.sftdiscon = 1;
  xmc_device.device_register->dctl = dctl.d32;
  /* Release all memory, if malloc is used */
  uint8_t i;
  for (i=0; i< usb_max_num_eps; i++) {
 800a480:	7bfb      	ldrb	r3, [r7, #15]
 800a482:	f103 0301 	add.w	r3, r3, #1
 800a486:	73fb      	strb	r3, [r7, #15]
 800a488:	f241 1364 	movw	r3, #4452	; 0x1164
 800a48c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a490:	781b      	ldrb	r3, [r3, #0]
 800a492:	7bfa      	ldrb	r2, [r7, #15]
 800a494:	429a      	cmp	r2, r3
 800a496:	d3ce      	bcc.n	800a436 <USB_Uninitialize+0x3a>
    {
    	free(ep->outBuffer);
    }
  }
  /* clean up */
  memset(&xmc_device,0,sizeof(xmc_device));
 800a498:	f640 1088 	movw	r0, #2440	; 0x988
 800a49c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a4a0:	f04f 0100 	mov.w	r1, #0
 800a4a4:	f44f 7202 	mov.w	r2, #520	; 0x208
 800a4a8:	f010 fa04 	bl	801a8b4 <memset>
  return USB_USBD_OK;
 800a4ac:	f04f 0300 	mov.w	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f107 0710 	add.w	r7, r7, #16
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}
 800a4ba:	bf00      	nop

0800a4bc <USB_DeviceConnect>:



USB_USBD_STATUS_t USB_DeviceConnect() {
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
  /* Just disable softdisconnect */
  dctl_data_t dctl = { .d32 = xmc_device.device_register->dctl };
 800a4c2:	f640 1388 	movw	r3, #2440	; 0x988
 800a4c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a4ca:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 0;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f36f 0341 	bfc	r3, #1, #1
 800a4d8:	607b      	str	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 800a4da:	f640 1388 	movw	r3, #2440	; 0x988
 800a4de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a4e2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a4e6:	687a      	ldr	r2, [r7, #4]
 800a4e8:	605a      	str	r2, [r3, #4]
  return USB_USBD_OK;
 800a4ea:	f04f 0300 	mov.w	r3, #0
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f107 070c 	add.w	r7, r7, #12
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bc80      	pop	{r7}
 800a4f8:	4770      	bx	lr
 800a4fa:	bf00      	nop

0800a4fc <USB_DeviceDisconnect>:

USB_USBD_STATUS_t USB_DeviceDisconnect() {
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
  dctl_data_t dctl = { .d32 = xmc_device.device_register->dctl };
 800a502:	f640 1388 	movw	r3, #2440	; 0x988
 800a506:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a50a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f043 0302 	orr.w	r3, r3, #2
 800a518:	607b      	str	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 800a51a:	f640 1388 	movw	r3, #2440	; 0x988
 800a51e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a522:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a526:	687a      	ldr	r2, [r7, #4]
 800a528:	605a      	str	r2, [r3, #4]
  return USB_USBD_OK;
 800a52a:	f04f 0300 	mov.w	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	f107 070c 	add.w	r7, r7, #12
 800a534:	46bd      	mov	sp, r7
 800a536:	bc80      	pop	{r7}
 800a538:	4770      	bx	lr
 800a53a:	bf00      	nop

0800a53c <USB_DeviceGetState>:

USB_USBD_STATE_t USB_DeviceGetState() {
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
  USB_USBD_STATE_t state;
  state.speed = USB_SPEED_FULL;
 800a542:	793b      	ldrb	r3, [r7, #4]
 800a544:	f04f 0201 	mov.w	r2, #1
 800a548:	f362 03c4 	bfi	r3, r2, #3, #2
 800a54c:	713b      	strb	r3, [r7, #4]
  state.connected = xmc_device.IsConnected;
 800a54e:	f640 1388 	movw	r3, #2440	; 0x988
 800a552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a556:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800a55a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a55e:	b2da      	uxtb	r2, r3
 800a560:	793b      	ldrb	r3, [r7, #4]
 800a562:	f362 0341 	bfi	r3, r2, #1, #1
 800a566:	713b      	strb	r3, [r7, #4]
  state.active = USB_DeviceActive();
 800a568:	f7fe f994 	bl	8008894 <USB_DeviceActive>
 800a56c:	4603      	mov	r3, r0
 800a56e:	f003 0301 	and.w	r3, r3, #1
 800a572:	b2da      	uxtb	r2, r3
 800a574:	793b      	ldrb	r3, [r7, #4]
 800a576:	f362 0382 	bfi	r3, r2, #2, #1
 800a57a:	713b      	strb	r3, [r7, #4]
  state.powered = xmc_device.IsPowered;
 800a57c:	f640 1388 	movw	r3, #2440	; 0x988
 800a580:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a584:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800a588:	f003 0301 	and.w	r3, r3, #1
 800a58c:	b2da      	uxtb	r2, r3
 800a58e:	793b      	ldrb	r3, [r7, #4]
 800a590:	f362 0300 	bfi	r3, r2, #0, #1
 800a594:	713b      	strb	r3, [r7, #4]
  return state;
 800a596:	793b      	ldrb	r3, [r7, #4]
}
 800a598:	4618      	mov	r0, r3
 800a59a:	f107 0708 	add.w	r7, r7, #8
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
 800a5a2:	bf00      	nop

0800a5a4 <USB_EndpointReadStart>:


USB_USBD_STATUS_t USB_EndpointReadStart(uint8_t ep_addr,uint8_t * buffer,uint32_t size) {
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b086      	sub	sp, #24
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	607a      	str	r2, [r7, #4]
 800a5b0:	73fb      	strb	r3, [r7, #15]
  xmc_usb_ep_t *ep = &xmc_device.ep[ep_addr & USB_EP_NUM_MASK];
 800a5b2:	7bfb      	ldrb	r3, [r7, #15]
 800a5b4:	f003 030f 	and.w	r3, r3, #15
 800a5b8:	f04f 0234 	mov.w	r2, #52	; 0x34
 800a5bc:	fb02 f203 	mul.w	r2, r2, r3
 800a5c0:	f640 1388 	movw	r3, #2440	; 0x988
 800a5c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a5c8:	18d3      	adds	r3, r2, r3
 800a5ca:	617b      	str	r3, [r7, #20]
  if (ep->outInUse || !ep->isConfigured)
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	f003 0310 	and.w	r3, r3, #16
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d106      	bne.n	800a5e6 <USB_EndpointReadStart+0x42>
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	791b      	ldrb	r3, [r3, #4]
 800a5dc:	f003 0304 	and.w	r3, r3, #4
 800a5e0:	b2db      	uxtb	r3, r3
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d102      	bne.n	800a5ec <USB_EndpointReadStart+0x48>
    return USB_USBD_ERROR;
 800a5e6:	f04f 0301 	mov.w	r3, #1
 800a5ea:	e01f      	b.n	800a62c <USB_EndpointReadStart+0x88>
  /* short the length to buffer size if needed */
  if (size > ep->outBufferSize)
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	695a      	ldr	r2, [r3, #20]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d202      	bcs.n	800a5fc <USB_EndpointReadStart+0x58>
    size = ep->outBufferSize;
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	695b      	ldr	r3, [r3, #20]
 800a5fa:	607b      	str	r3, [r7, #4]
  /* set ep values */
  ep->xferTotal = size;
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	631a      	str	r2, [r3, #48]	; 0x30
  ep->xferCount = 0;
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	f04f 0200 	mov.w	r2, #0
 800a608:	62da      	str	r2, [r3, #44]	; 0x2c
  ep->xferLength = 0;
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	f04f 0200 	mov.w	r2, #0
 800a610:	629a      	str	r2, [r3, #40]	; 0x28
  ep->xferBuffer = ep->outBuffer;
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	68da      	ldr	r2, [r3, #12]
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	625a      	str	r2, [r3, #36]	; 0x24
  ep->outBytesAvailable = 0;
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	f04f 0200 	mov.w	r2, #0
 800a620:	611a      	str	r2, [r3, #16]
  USB_StartReadXfer(ep);
 800a622:	6978      	ldr	r0, [r7, #20]
 800a624:	f7fe fb4c 	bl	8008cc0 <USB_StartReadXfer>
  return USB_USBD_OK;
 800a628:	f04f 0300 	mov.w	r3, #0
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	f107 0718 	add.w	r7, r7, #24
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop

0800a638 <USB_EndpointRead>:

int32_t USB_EndpointRead(uint8_t ep_num,uint8_t * buffer,uint32_t length) {
 800a638:	b580      	push	{r7, lr}
 800a63a:	b086      	sub	sp, #24
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	4603      	mov	r3, r0
 800a640:	60b9      	str	r1, [r7, #8]
 800a642:	607a      	str	r2, [r7, #4]
 800a644:	73fb      	strb	r3, [r7, #15]
  xmc_usb_ep_t *ep = &xmc_device.ep[ep_num];
 800a646:	7bfb      	ldrb	r3, [r7, #15]
 800a648:	f04f 0234 	mov.w	r2, #52	; 0x34
 800a64c:	fb02 f203 	mul.w	r2, r2, r3
 800a650:	f640 1388 	movw	r3, #2440	; 0x988
 800a654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a658:	18d3      	adds	r3, r2, r3
 800a65a:	617b      	str	r3, [r7, #20]
  if (length > ep->outBytesAvailable)
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	691a      	ldr	r2, [r3, #16]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	429a      	cmp	r2, r3
 800a664:	d202      	bcs.n	800a66c <USB_EndpointRead+0x34>
	length = ep->outBytesAvailable;
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	691b      	ldr	r3, [r3, #16]
 800a66a:	607b      	str	r3, [r7, #4]
  memcpy(buffer,&ep->outBuffer[ep->outOffset],length);
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	68da      	ldr	r2, [r3, #12]
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	699b      	ldr	r3, [r3, #24]
 800a674:	18d3      	adds	r3, r2, r3
 800a676:	68b8      	ldr	r0, [r7, #8]
 800a678:	4619      	mov	r1, r3
 800a67a:	687a      	ldr	r2, [r7, #4]
 800a67c:	f010 f878 	bl	801a770 <memcpy>
  ep->outBytesAvailable -= length;
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	691a      	ldr	r2, [r3, #16]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	1ad2      	subs	r2, r2, r3
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	611a      	str	r2, [r3, #16]
  if (ep->outBytesAvailable)
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	691b      	ldr	r3, [r3, #16]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d006      	beq.n	800a6a2 <USB_EndpointRead+0x6a>
	ep->outOffset += length;
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	699a      	ldr	r2, [r3, #24]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	18d2      	adds	r2, r2, r3
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	619a      	str	r2, [r3, #24]
 800a6a0:	e003      	b.n	800a6aa <USB_EndpointRead+0x72>
  else
	ep->outOffset = 0;
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	f04f 0200 	mov.w	r2, #0
 800a6a8:	619a      	str	r2, [r3, #24]
  return length;
 800a6aa:	687b      	ldr	r3, [r7, #4]
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f107 0718 	add.w	r7, r7, #24
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop

0800a6b8 <USB_EndpointWrite>:

int32_t USB_EndpointWrite(uint8_t ep_num,const uint8_t * buffer,uint32_t length) {
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b086      	sub	sp, #24
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	4603      	mov	r3, r0
 800a6c0:	60b9      	str	r1, [r7, #8]
 800a6c2:	607a      	str	r2, [r7, #4]
 800a6c4:	73fb      	strb	r3, [r7, #15]
  xmc_usb_ep_t * ep = &xmc_device.ep[ep_num & USB_EP_NUM_MASK];
 800a6c6:	7bfb      	ldrb	r3, [r7, #15]
 800a6c8:	f003 030f 	and.w	r3, r3, #15
 800a6cc:	f04f 0234 	mov.w	r2, #52	; 0x34
 800a6d0:	fb02 f203 	mul.w	r2, r2, r3
 800a6d4:	f640 1388 	movw	r3, #2440	; 0x988
 800a6d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a6dc:	18d3      	adds	r3, r2, r3
 800a6de:	617b      	str	r3, [r7, #20]
  if (!ep->isConfigured)
 800a6e0:	697b      	ldr	r3, [r7, #20]
 800a6e2:	791b      	ldrb	r3, [r3, #4]
 800a6e4:	f003 0304 	and.w	r3, r3, #4
 800a6e8:	b2db      	uxtb	r3, r3
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d102      	bne.n	800a6f4 <USB_EndpointWrite+0x3c>
    return USB_USBD_ERROR;
 800a6ee:	f04f 0301 	mov.w	r3, #1
 800a6f2:	e030      	b.n	800a756 <USB_EndpointWrite+0x9e>
  if (ep->inInUse == 1)
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	f003 0308 	and.w	r3, r3, #8
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d002      	beq.n	800a706 <USB_EndpointWrite+0x4e>
    return 0;
 800a700:	f04f 0300 	mov.w	r3, #0
 800a704:	e027      	b.n	800a756 <USB_EndpointWrite+0x9e>
    if (length > ep->inBufferSize)
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	6a1a      	ldr	r2, [r3, #32]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d202      	bcs.n	800a716 <USB_EndpointWrite+0x5e>
	  length = ep->inBufferSize;
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	6a1b      	ldr	r3, [r3, #32]
 800a714:	607b      	str	r3, [r7, #4]
	/* copy data into input buffer for dma and fifo mode */
	memcpy(ep->inBuffer,buffer,length);
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	69db      	ldr	r3, [r3, #28]
 800a71a:	4618      	mov	r0, r3
 800a71c:	68b9      	ldr	r1, [r7, #8]
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	f010 f826 	bl	801a770 <memcpy>
	ep->xferBuffer = ep->inBuffer;
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	69da      	ldr	r2, [r3, #28]
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	625a      	str	r2, [r3, #36]	; 0x24
  ep->xferTotal = length;
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	631a      	str	r2, [r3, #48]	; 0x30
  /* set transfer values */
  ep->xferLength = 0;
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	f04f 0200 	mov.w	r2, #0
 800a738:	629a      	str	r2, [r3, #40]	; 0x28
  ep->xferCount = 0;
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	f04f 0200 	mov.w	r2, #0
 800a740:	62da      	str	r2, [r3, #44]	; 0x2c
  ep->inInUse = 1;
 800a742:	697a      	ldr	r2, [r7, #20]
 800a744:	6853      	ldr	r3, [r2, #4]
 800a746:	f043 0308 	orr.w	r3, r3, #8
 800a74a:	6053      	str	r3, [r2, #4]
  /* start the transfer */
  USB_StartWriteXfer(ep);
 800a74c:	6978      	ldr	r0, [r7, #20]
 800a74e:	f7fe fb8d 	bl	8008e6c <USB_StartWriteXfer>
  return (int32_t)ep->xferTotal;
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 800a756:	4618      	mov	r0, r3
 800a758:	f107 0718 	add.w	r7, r7, #24
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}

0800a760 <USB_DeviceSetAddress>:

USB_USBD_STATUS_t USB_DeviceSetAddress(uint8_t address,USB_USBD_SET_ADDRESS_STAGE_t stage) {
 800a760:	b480      	push	{r7}
 800a762:	b085      	sub	sp, #20
 800a764:	af00      	add	r7, sp, #0
 800a766:	4602      	mov	r2, r0
 800a768:	460b      	mov	r3, r1
 800a76a:	71fa      	strb	r2, [r7, #7]
 800a76c:	71bb      	strb	r3, [r7, #6]
  dcfg_data_t data = { .d32 = xmc_device.device_register->dcfg };
 800a76e:	f640 1388 	movw	r3, #2440	; 0x988
 800a772:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a776:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	60fb      	str	r3, [r7, #12]
  if (stage == USB_USBD_SET_ADDRESS_SETUP)
 800a77e:	79bb      	ldrb	r3, [r7, #6]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d10f      	bne.n	800a7a4 <USB_DeviceSetAddress+0x44>
  {
    data.b.devaddr = address;
 800a784:	79fb      	ldrb	r3, [r7, #7]
 800a786:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a78a:	b2da      	uxtb	r2, r3
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f362 130a 	bfi	r3, r2, #4, #7
 800a792:	60fb      	str	r3, [r7, #12]
    xmc_device.device_register->dcfg = data.d32;
 800a794:	f640 1388 	movw	r3, #2440	; 0x988
 800a798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a79c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a7a0:	68fa      	ldr	r2, [r7, #12]
 800a7a2:	601a      	str	r2, [r3, #0]
  }
	return USB_USBD_OK;
 800a7a4:	f04f 0300 	mov.w	r3, #0
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f107 0714 	add.w	r7, r7, #20
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bc80      	pop	{r7}
 800a7b2:	4770      	bx	lr

0800a7b4 <USB_EndpointStall>:

USB_USBD_STATUS_t USB_EndpointStall(uint8_t ep_addr, bool stall) {
 800a7b4:	b480      	push	{r7}
 800a7b6:	b089      	sub	sp, #36	; 0x24
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	460b      	mov	r3, r1
 800a7be:	71fa      	strb	r2, [r7, #7]
 800a7c0:	71bb      	strb	r3, [r7, #6]
  xmc_usb_ep_t *ep = &xmc_device.ep[ep_addr & USB_EP_NUM_MASK];
 800a7c2:	79fb      	ldrb	r3, [r7, #7]
 800a7c4:	f003 030f 	and.w	r3, r3, #15
 800a7c8:	f04f 0234 	mov.w	r2, #52	; 0x34
 800a7cc:	fb02 f203 	mul.w	r2, r2, r3
 800a7d0:	f640 1388 	movw	r3, #2440	; 0x988
 800a7d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a7d8:	18d3      	adds	r3, r2, r3
 800a7da:	61fb      	str	r3, [r7, #28]
  if (stall)
 800a7dc:	79bb      	ldrb	r3, [r7, #6]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d05e      	beq.n	800a8a0 <USB_EndpointStall+0xec>
  {
    ep->isStalled = 1;
 800a7e2:	69fa      	ldr	r2, [r7, #28]
 800a7e4:	7913      	ldrb	r3, [r2, #4]
 800a7e6:	f043 0320 	orr.w	r3, r3, #32
 800a7ea:	7113      	strb	r3, [r2, #4]
	if (ep_addr & USB_USB_ENDPOINT_DIRECTION_MASK)
 800a7ec:	79fb      	ldrb	r3, [r7, #7]
 800a7ee:	b25b      	sxtb	r3, r3
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	da2e      	bge.n	800a852 <USB_EndpointStall+0x9e>
	{
	  /* if ep is enabled, disable ep and set stall bit */
	  depctl_data_t data = { .d32 = xmc_device.endpoint_in_register[ep->number]->diepctl };
 800a7f4:	69fb      	ldr	r3, [r7, #28]
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a7fc:	b2db      	uxtb	r3, r3
 800a7fe:	461a      	mov	r2, r3
 800a800:	f640 1388 	movw	r3, #2440	; 0x988
 800a804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a808:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800a80c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	61bb      	str	r3, [r7, #24]
	  if (data.b.epena)
 800a814:	7efb      	ldrb	r3, [r7, #27]
 800a816:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a81a:	b2db      	uxtb	r3, r3
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d003      	beq.n	800a828 <USB_EndpointStall+0x74>
	  {
	    data.b.epdis = 1;
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a826:	61bb      	str	r3, [r7, #24]
	  }
	data.b.stall = 1;
 800a828:	69bb      	ldr	r3, [r7, #24]
 800a82a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a82e:	61bb      	str	r3, [r7, #24]
	xmc_device.endpoint_in_register[ep->number]->diepctl = data.d32;
 800a830:	69fb      	ldr	r3, [r7, #28]
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a838:	b2db      	uxtb	r3, r3
 800a83a:	461a      	mov	r2, r3
 800a83c:	f640 1388 	movw	r3, #2440	; 0x988
 800a840:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a844:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800a848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a84c:	69ba      	ldr	r2, [r7, #24]
 800a84e:	601a      	str	r2, [r3, #0]
 800a850:	e082      	b.n	800a958 <USB_EndpointStall+0x1a4>
	}
	else
	{
	  /* just set stall bit */
	  depctl_data_t data = { .d32 = xmc_device.endpoint_out_register[ep->number]->doepctl };
 800a852:	69fb      	ldr	r3, [r7, #28]
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a85a:	b2db      	uxtb	r3, r3
 800a85c:	f640 1288 	movw	r2, #2440	; 0x988
 800a860:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a864:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800a868:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a86c:	18d3      	adds	r3, r2, r3
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	617b      	str	r3, [r7, #20]
	  data.b.stall = 1;
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a87a:	617b      	str	r3, [r7, #20]
	  xmc_device.endpoint_out_register[ep->number]->doepctl = data.d32;
 800a87c:	69fb      	ldr	r3, [r7, #28]
 800a87e:	781b      	ldrb	r3, [r3, #0]
 800a880:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a884:	b2db      	uxtb	r3, r3
 800a886:	f640 1288 	movw	r2, #2440	; 0x988
 800a88a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a88e:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800a892:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a896:	18d3      	adds	r3, r2, r3
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	697a      	ldr	r2, [r7, #20]
 800a89c:	601a      	str	r2, [r3, #0]
 800a89e:	e05b      	b.n	800a958 <USB_EndpointStall+0x1a4>
	}
  }
  else
  {
    /* just clear stall bit */
	ep->isStalled = 0;
 800a8a0:	69fa      	ldr	r2, [r7, #28]
 800a8a2:	7913      	ldrb	r3, [r2, #4]
 800a8a4:	f36f 1345 	bfc	r3, #5, #1
 800a8a8:	7113      	strb	r3, [r2, #4]
	if (ep_addr & USB_USB_ENDPOINT_DIRECTION_MASK)
 800a8aa:	79fb      	ldrb	r3, [r7, #7]
 800a8ac:	b25b      	sxtb	r3, r3
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	da28      	bge.n	800a904 <USB_EndpointStall+0x150>
	{
	  depctl_data_t data = { .d32 = xmc_device.endpoint_in_register[ep->number]->diepctl };
 800a8b2:	69fb      	ldr	r3, [r7, #28]
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a8ba:	b2db      	uxtb	r3, r3
 800a8bc:	461a      	mov	r2, r3
 800a8be:	f640 1388 	movw	r3, #2440	; 0x988
 800a8c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a8c6:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800a8ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	613b      	str	r3, [r7, #16]
	  data.b.stall = 0;
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	f36f 5355 	bfc	r3, #21, #1
 800a8d8:	613b      	str	r3, [r7, #16]
	  data.b.setd0pid = 1; /* reset pid to 0 */
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8e0:	613b      	str	r3, [r7, #16]
	  xmc_device.endpoint_in_register[ep->number]->diepctl = data.d32;
 800a8e2:	69fb      	ldr	r3, [r7, #28]
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a8ea:	b2db      	uxtb	r3, r3
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	f640 1388 	movw	r3, #2440	; 0x988
 800a8f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a8f6:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800a8fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	601a      	str	r2, [r3, #0]
 800a902:	e029      	b.n	800a958 <USB_EndpointStall+0x1a4>
	}
	else
	{
	  depctl_data_t data = { .d32 = xmc_device.endpoint_out_register[ep->number]->doepctl };
 800a904:	69fb      	ldr	r3, [r7, #28]
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a90c:	b2db      	uxtb	r3, r3
 800a90e:	f640 1288 	movw	r2, #2440	; 0x988
 800a912:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a916:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800a91a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a91e:	18d3      	adds	r3, r2, r3
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	60fb      	str	r3, [r7, #12]
	  data.b.stall = 0;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f36f 5355 	bfc	r3, #21, #1
 800a92c:	60fb      	str	r3, [r7, #12]
	  data.b.setd0pid = 1; /* reset pid to 0 */
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a934:	60fb      	str	r3, [r7, #12]
	  xmc_device.endpoint_out_register[ep->number]->doepctl = data.d32;
 800a936:	69fb      	ldr	r3, [r7, #28]
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a93e:	b2db      	uxtb	r3, r3
 800a940:	f640 1288 	movw	r2, #2440	; 0x988
 800a944:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a948:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800a94c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a950:	18d3      	adds	r3, r2, r3
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	68fa      	ldr	r2, [r7, #12]
 800a956:	601a      	str	r2, [r3, #0]
	}
  }
return USB_USBD_OK;
 800a958:	f04f 0300 	mov.w	r3, #0
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800a962:	46bd      	mov	sp, r7
 800a964:	bc80      	pop	{r7}
 800a966:	4770      	bx	lr

0800a968 <USB_EndpointAbort>:

USB_USBD_STATUS_t USB_EndpointAbort(uint8_t ep_addr) {
 800a968:	b580      	push	{r7, lr}
 800a96a:	b088      	sub	sp, #32
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	4603      	mov	r3, r0
 800a970:	71fb      	strb	r3, [r7, #7]
  xmc_usb_ep_t *ep = &xmc_device.ep[ep_addr & USB_USB_ENDPOINT_NUMBER_MASK];
 800a972:	79fb      	ldrb	r3, [r7, #7]
 800a974:	f003 030f 	and.w	r3, r3, #15
 800a978:	f04f 0234 	mov.w	r2, #52	; 0x34
 800a97c:	fb02 f203 	mul.w	r2, r2, r3
 800a980:	f640 1388 	movw	r3, #2440	; 0x988
 800a984:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a988:	18d3      	adds	r3, r2, r3
 800a98a:	61bb      	str	r3, [r7, #24]
  uint32_t i;
  if (ep->direction || ep->type == USB_EP_TYPE_Control)
 800a98c:	69bb      	ldr	r3, [r7, #24]
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a994:	b2db      	uxtb	r3, r3
 800a996:	2b00      	cmp	r3, #0
 800a998:	d106      	bne.n	800a9a8 <USB_EndpointAbort+0x40>
 800a99a:	69bb      	ldr	r3, [r7, #24]
 800a99c:	791b      	ldrb	r3, [r3, #4]
 800a99e:	f003 0303 	and.w	r3, r3, #3
 800a9a2:	b2db      	uxtb	r3, r3
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d13b      	bne.n	800aa20 <USB_EndpointAbort+0xb8>
  {
    ep->inInUse = 0;
 800a9a8:	69ba      	ldr	r2, [r7, #24]
 800a9aa:	6853      	ldr	r3, [r2, #4]
 800a9ac:	f36f 03c3 	bfc	r3, #3, #1
 800a9b0:	6053      	str	r3, [r2, #4]
	depctl_data_t data = { .d32 = xmc_device.endpoint_in_register[ep->number]->diepctl};
 800a9b2:	69bb      	ldr	r3, [r7, #24]
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	461a      	mov	r2, r3
 800a9be:	f640 1388 	movw	r3, #2440	; 0x988
 800a9c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a9c6:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800a9ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	617b      	str	r3, [r7, #20]
	data.b.stall = 0;
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	f36f 5355 	bfc	r3, #21, #1
 800a9d8:	617b      	str	r3, [r7, #20]
	data.b.setd0pid = 0;
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	f36f 731c 	bfc	r3, #28, #1
 800a9e0:	617b      	str	r3, [r7, #20]
	if (ep->number != 0)
 800a9e2:	69bb      	ldr	r3, [r7, #24]
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	f003 030f 	and.w	r3, r3, #15
 800a9ea:	b2db      	uxtb	r3, r3
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d003      	beq.n	800a9f8 <USB_EndpointAbort+0x90>
	  data.b.epdis = 1;
 800a9f0:	697b      	ldr	r3, [r7, #20]
 800a9f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a9f6:	617b      	str	r3, [r7, #20]
	data.b.snak = 1;
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a9fe:	617b      	str	r3, [r7, #20]
	xmc_device.endpoint_in_register[ep->number]->diepctl = data.d32;
 800aa00:	69bb      	ldr	r3, [r7, #24]
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800aa08:	b2db      	uxtb	r3, r3
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	f640 1388 	movw	r3, #2440	; 0x988
 800aa10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa14:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800aa18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa1c:	697a      	ldr	r2, [r7, #20]
 800aa1e:	601a      	str	r2, [r3, #0]
  }
  if (!ep->direction || ep->type == USB_EP_TYPE_Control)
 800aa20:	69bb      	ldr	r3, [r7, #24]
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800aa28:	b2db      	uxtb	r3, r3
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d006      	beq.n	800aa3c <USB_EndpointAbort+0xd4>
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	791b      	ldrb	r3, [r3, #4]
 800aa32:	f003 0303 	and.w	r3, r3, #3
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d13d      	bne.n	800aab8 <USB_EndpointAbort+0x150>
  {
    ep->outInUse = 0;
 800aa3c:	69ba      	ldr	r2, [r7, #24]
 800aa3e:	6853      	ldr	r3, [r2, #4]
 800aa40:	f36f 1304 	bfc	r3, #4, #1
 800aa44:	6053      	str	r3, [r2, #4]
	depctl_data_t data = { .d32 = xmc_device.endpoint_out_register[ep->number]->doepctl};
 800aa46:	69bb      	ldr	r3, [r7, #24]
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800aa4e:	b2db      	uxtb	r3, r3
 800aa50:	f640 1288 	movw	r2, #2440	; 0x988
 800aa54:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800aa58:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800aa5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800aa60:	18d3      	adds	r3, r2, r3
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	613b      	str	r3, [r7, #16]
	data.b.stall = 0;
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	f36f 5355 	bfc	r3, #21, #1
 800aa6e:	613b      	str	r3, [r7, #16]
	data.b.setd0pid = 0;
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	f36f 731c 	bfc	r3, #28, #1
 800aa76:	613b      	str	r3, [r7, #16]
	if (ep->number != 0)
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	781b      	ldrb	r3, [r3, #0]
 800aa7c:	f003 030f 	and.w	r3, r3, #15
 800aa80:	b2db      	uxtb	r3, r3
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d003      	beq.n	800aa8e <USB_EndpointAbort+0x126>
	  data.b.epdis = 1;
 800aa86:	693b      	ldr	r3, [r7, #16]
 800aa88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa8c:	613b      	str	r3, [r7, #16]
	data.b.snak = 1;
 800aa8e:	693b      	ldr	r3, [r7, #16]
 800aa90:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800aa94:	613b      	str	r3, [r7, #16]
	xmc_device.endpoint_out_register[ep->number]->doepctl = data.d32;
 800aa96:	69bb      	ldr	r3, [r7, #24]
 800aa98:	781b      	ldrb	r3, [r3, #0]
 800aa9a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800aa9e:	b2db      	uxtb	r3, r3
 800aaa0:	f640 1288 	movw	r2, #2440	; 0x988
 800aaa4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800aaa8:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800aaac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800aab0:	18d3      	adds	r3, r2, r3
 800aab2:	685b      	ldr	r3, [r3, #4]
 800aab4:	693a      	ldr	r2, [r7, #16]
 800aab6:	601a      	str	r2, [r3, #0]
  }
  USB_FlushTXFifo(ep->txFifoNum);
 800aab8:	69bb      	ldr	r3, [r7, #24]
 800aaba:	889b      	ldrh	r3, [r3, #4]
 800aabc:	f3c3 1383 	ubfx	r3, r3, #6, #4
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	4618      	mov	r0, r3
 800aac4:	f7fe f80c 	bl	8008ae0 <USB_FlushTXFifo>
  if(use_fifo)
 800aac8:	f640 5338 	movw	r3, #3384	; 0xd38
 800aacc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d044      	beq.n	800ab60 <USB_EndpointAbort+0x1f8>
  {
	device_grxsts_data_t grx = { .d32 = xmc_device.global_register->grxstsr};
 800aad6:	f640 1388 	movw	r3, #2440	; 0x988
 800aada:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aade:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800aae2:	69db      	ldr	r3, [r3, #28]
 800aae4:	60fb      	str	r3, [r7, #12]
	while (grx.b.epnum==ep->number && grx.b.bcnt > 0)
 800aae6:	e02a      	b.n	800ab3e <USB_EndpointAbort+0x1d6>
	{
		grx.d32 = xmc_device.global_register->grxstsp;
 800aae8:	f640 1388 	movw	r3, #2440	; 0x988
 800aaec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aaf0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800aaf4:	6a1b      	ldr	r3, [r3, #32]
 800aaf6:	60fb      	str	r3, [r7, #12]
		for (i=0;i< ((grx.b.bcnt+3) >> 2 );i++)
 800aaf8:	f04f 0300 	mov.w	r3, #0
 800aafc:	61fb      	str	r3, [r7, #28]
 800aafe:	e00a      	b.n	800ab16 <USB_EndpointAbort+0x1ae>
		{
			*xmc_device.fifo[0];
 800ab00:	f640 1388 	movw	r3, #2440	; 0x988
 800ab04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab08:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800ab0c:	681b      	ldr	r3, [r3, #0]
  {
	device_grxsts_data_t grx = { .d32 = xmc_device.global_register->grxstsr};
	while (grx.b.epnum==ep->number && grx.b.bcnt > 0)
	{
		grx.d32 = xmc_device.global_register->grxstsp;
		for (i=0;i< ((grx.b.bcnt+3) >> 2 );i++)
 800ab0e:	69fb      	ldr	r3, [r7, #28]
 800ab10:	f103 0301 	add.w	r3, r3, #1
 800ab14:	61fb      	str	r3, [r7, #28]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	f103 0303 	add.w	r3, r3, #3
 800ab22:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800ab26:	461a      	mov	r2, r3
 800ab28:	69fb      	ldr	r3, [r7, #28]
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d8e8      	bhi.n	800ab00 <USB_EndpointAbort+0x198>
		{
			*xmc_device.fifo[0];
		}
		grx.d32 = xmc_device.global_register->grxstsr;
 800ab2e:	f640 1388 	movw	r3, #2440	; 0x988
 800ab32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab36:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800ab3a:	69db      	ldr	r3, [r3, #28]
 800ab3c:	60fb      	str	r3, [r7, #12]
  }
  USB_FlushTXFifo(ep->txFifoNum);
  if(use_fifo)
  {
	device_grxsts_data_t grx = { .d32 = xmc_device.global_register->grxstsr};
	while (grx.b.epnum==ep->number && grx.b.bcnt > 0)
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ab44:	b2da      	uxtb	r2, r3
 800ab46:	69bb      	ldr	r3, [r7, #24]
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d105      	bne.n	800ab60 <USB_EndpointAbort+0x1f8>
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	dcc3      	bgt.n	800aae8 <USB_EndpointAbort+0x180>
			*xmc_device.fifo[0];
		}
		grx.d32 = xmc_device.global_register->grxstsr;
	}
   }
  ep->isStalled = 0;
 800ab60:	69ba      	ldr	r2, [r7, #24]
 800ab62:	7913      	ldrb	r3, [r2, #4]
 800ab64:	f36f 1345 	bfc	r3, #5, #1
 800ab68:	7113      	strb	r3, [r2, #4]
  ep->outBytesAvailable = 0;
 800ab6a:	69bb      	ldr	r3, [r7, #24]
 800ab6c:	f04f 0200 	mov.w	r2, #0
 800ab70:	611a      	str	r2, [r3, #16]
  ep->outOffset = 0;
 800ab72:	69bb      	ldr	r3, [r7, #24]
 800ab74:	f04f 0200 	mov.w	r2, #0
 800ab78:	619a      	str	r2, [r3, #24]
  ep->xferLength = 0;
 800ab7a:	69bb      	ldr	r3, [r7, #24]
 800ab7c:	f04f 0200 	mov.w	r2, #0
 800ab80:	629a      	str	r2, [r3, #40]	; 0x28
  ep->xferCount = 0;
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	f04f 0200 	mov.w	r2, #0
 800ab88:	62da      	str	r2, [r3, #44]	; 0x2c
  ep->xferTotal = 0;
 800ab8a:	69bb      	ldr	r3, [r7, #24]
 800ab8c:	f04f 0200 	mov.w	r2, #0
 800ab90:	631a      	str	r2, [r3, #48]	; 0x30
  return USB_USBD_OK;
 800ab92:	f04f 0300 	mov.w	r3, #0
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	f107 0720 	add.w	r7, r7, #32
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <USB_EndpointConfigure>:

USB_USBD_STATUS_t USB_EndpointConfigure(uint8_t ep_addr,USB_ENDPOINT_TYPE_t ep_type,
		uint16_t ep_max_packet_size,USB_INIT_t init) {
 800aba0:	b082      	sub	sp, #8
 800aba2:	b580      	push	{r7, lr}
 800aba4:	b086      	sub	sp, #24
 800aba6:	af00      	add	r7, sp, #0
 800aba8:	627b      	str	r3, [r7, #36]	; 0x24
 800abaa:	4603      	mov	r3, r0
 800abac:	71fb      	strb	r3, [r7, #7]
 800abae:	460b      	mov	r3, r1
 800abb0:	71bb      	strb	r3, [r7, #6]
 800abb2:	4613      	mov	r3, r2
 800abb4:	80bb      	strh	r3, [r7, #4]
  XMC_ASSERT("USB_Init: init.usb_max_num_in_eps not of type USB_MAX_NUM_IN_EPS_t",
	 		 USB_CHECK_INPUT_MAX_NUM_IN_EPS(init.usb_max_num_in_eps));
  XMC_ASSERT("USB_Init: init.usb_max_num_eps not of type USB_MAX_NUM_EPS_t",
	 		 USB_CHECK_INPUT_MAX_NUM_EPS(init.usb_max_num_eps));

  daint_data_t daintmsk = { .d32 = xmc_device.device_register->daintmsk };
 800abb6:	f640 1388 	movw	r3, #2440	; 0x988
 800abba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800abbe:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800abc2:	69db      	ldr	r3, [r3, #28]
 800abc4:	613b      	str	r3, [r7, #16]
  xmc_usb_ep_t *ep = &xmc_device.ep[ep_addr & USB_USB_ENDPOINT_NUMBER_MASK];
 800abc6:	79fb      	ldrb	r3, [r7, #7]
 800abc8:	f003 030f 	and.w	r3, r3, #15
 800abcc:	f04f 0234 	mov.w	r2, #52	; 0x34
 800abd0:	fb02 f203 	mul.w	r2, r2, r3
 800abd4:	f640 1388 	movw	r3, #2440	; 0x988
 800abd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800abdc:	18d3      	adds	r3, r2, r3
 800abde:	617b      	str	r3, [r7, #20]
  memset(ep,0x0,sizeof(xmc_usb_ep_t)); /* clear endpoint structure */
 800abe0:	6978      	ldr	r0, [r7, #20]
 800abe2:	f04f 0100 	mov.w	r1, #0
 800abe6:	f04f 0234 	mov.w	r2, #52	; 0x34
 800abea:	f00f fe63 	bl	801a8b4 <memset>
  /* do ep configuration */
  ep->address = ep_addr;
 800abee:	697a      	ldr	r2, [r7, #20]
 800abf0:	7813      	ldrb	r3, [r2, #0]
 800abf2:	79f9      	ldrb	r1, [r7, #7]
 800abf4:	f361 0307 	bfi	r3, r1, #0, #8
 800abf8:	7013      	strb	r3, [r2, #0]
  ep->isConfigured = 1;
 800abfa:	697a      	ldr	r2, [r7, #20]
 800abfc:	7913      	ldrb	r3, [r2, #4]
 800abfe:	f043 0304 	orr.w	r3, r3, #4
 800ac02:	7113      	strb	r3, [r2, #4]
  ep->maxPacketSize = ep_max_packet_size;
 800ac04:	88bb      	ldrh	r3, [r7, #4]
 800ac06:	b2db      	uxtb	r3, r3
 800ac08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac0c:	b2d9      	uxtb	r1, r3
 800ac0e:	697a      	ldr	r2, [r7, #20]
 800ac10:	6853      	ldr	r3, [r2, #4]
 800ac12:	f361 23d1 	bfi	r3, r1, #11, #7
 800ac16:	6053      	str	r3, [r2, #4]
  if (ep->address != 0)
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d007      	beq.n	800ac30 <USB_EndpointConfigure+0x90>
    ep->maxTransferSize = USB_MAX_TRANSFER_SIZE;
 800ac20:	697a      	ldr	r2, [r7, #20]
 800ac22:	6893      	ldr	r3, [r2, #8]
 800ac24:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 800ac28:	f361 0312 	bfi	r3, r1, #0, #19
 800ac2c:	6093      	str	r3, [r2, #8]
 800ac2e:	e006      	b.n	800ac3e <USB_EndpointConfigure+0x9e>
  else
    ep->maxTransferSize = USB_MAX_TRANSFER_SIZE_EP0;
 800ac30:	697a      	ldr	r2, [r7, #20]
 800ac32:	6893      	ldr	r3, [r2, #8]
 800ac34:	f04f 0140 	mov.w	r1, #64	; 0x40
 800ac38:	f361 0312 	bfi	r3, r1, #0, #19
 800ac3c:	6093      	str	r3, [r2, #8]
  /* transfer buffer */
  ep->inBuffer =  (uint8_t*)malloc(USBD_EP_IN_BUFFERSIZE[ep->number]);
 800ac3e:	f241 1354 	movw	r3, #4436	; 0x1154
 800ac42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ac46:	681a      	ldr	r2, [r3, #0]
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	781b      	ldrb	r3, [r3, #0]
 800ac4c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ac56:	18d3      	adds	r3, r2, r3
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	f00f faca 	bl	801a1f4 <malloc>
 800ac60:	4603      	mov	r3, r0
 800ac62:	461a      	mov	r2, r3
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	61da      	str	r2, [r3, #28]
  ep->outBuffer = (uint8_t*)malloc(USBD_EP_OUT_BUFFERSIZE[ep->number]);
 800ac68:	f241 1360 	movw	r3, #4448	; 0x1160
 800ac6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ac70:	681a      	ldr	r2, [r3, #0]
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ac80:	18d3      	adds	r3, r2, r3
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	4618      	mov	r0, r3
 800ac86:	f00f fab5 	bl	801a1f4 <malloc>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	461a      	mov	r2, r3
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	60da      	str	r2, [r3, #12]

  ep->inBufferSize = USBD_EP_IN_BUFFERSIZE[ep->number];
 800ac92:	f241 1354 	movw	r3, #4436	; 0x1154
 800ac96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800aca4:	b2db      	uxtb	r3, r3
 800aca6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800acaa:	18d3      	adds	r3, r2, r3
 800acac:	681a      	ldr	r2, [r3, #0]
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	621a      	str	r2, [r3, #32]
  ep->outBufferSize = USBD_EP_OUT_BUFFERSIZE[ep->number];
 800acb2:	f241 1360 	movw	r3, #4448	; 0x1160
 800acb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800acba:	681a      	ldr	r2, [r3, #0]
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	781b      	ldrb	r3, [r3, #0]
 800acc0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800acca:	18d3      	adds	r3, r2, r3
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	615a      	str	r2, [r3, #20]
  /* is in */
  if (ep->direction == 1 || ep_type == USB_ENDPOINT_CONTROL)
 800acd2:	697b      	ldr	r3, [r7, #20]
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d102      	bne.n	800ace6 <USB_EndpointConfigure+0x146>
 800ace0:	79bb      	ldrb	r3, [r7, #6]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d161      	bne.n	800adaa <USB_EndpointConfigure+0x20a>
  {
    depctl_data_t data = { .d32 = xmc_device.endpoint_in_register[ep->number]->diepctl };
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	461a      	mov	r2, r3
 800acf2:	f640 1388 	movw	r3, #2440	; 0x988
 800acf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800acfa:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800acfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	60fb      	str	r3, [r7, #12]
	/*enable endpoint */
	data.b.usbactep = 1;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad0c:	60fb      	str	r3, [r7, #12]
	/* set ep type */
	data.b.eptype = ep_type;
 800ad0e:	79bb      	ldrb	r3, [r7, #6]
 800ad10:	f003 0303 	and.w	r3, r3, #3
 800ad14:	b2da      	uxtb	r2, r3
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f362 4393 	bfi	r3, r2, #18, #2
 800ad1c:	60fb      	str	r3, [r7, #12]
	/* set mps */
	data.b.mps = ep_max_packet_size;
 800ad1e:	88bb      	ldrh	r3, [r7, #4]
 800ad20:	ea4f 5343 	mov.w	r3, r3, lsl #21
 800ad24:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800ad28:	b29a      	uxth	r2, r3
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	f362 030a 	bfi	r3, r2, #0, #11
 800ad30:	60fb      	str	r3, [r7, #12]
	/* set first data0 pid */
	data.b.setd0pid = 1;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad38:	60fb      	str	r3, [r7, #12]
	/* clear stall */
	data.b.stall = 0;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	f36f 5355 	bfc	r3, #21, #1
 800ad40:	60fb      	str	r3, [r7, #12]
	/* set tx fifo */
	ep->txFifoNum = USB_AssignTXFifo(); /* get tx fifo */
 800ad42:	f7fd ff5f 	bl	8008c04 <USB_AssignTXFifo>
 800ad46:	4603      	mov	r3, r0
 800ad48:	f003 030f 	and.w	r3, r3, #15
 800ad4c:	b2d9      	uxtb	r1, r3
 800ad4e:	697a      	ldr	r2, [r7, #20]
 800ad50:	8893      	ldrh	r3, [r2, #4]
 800ad52:	f361 1389 	bfi	r3, r1, #6, #4
 800ad56:	8093      	strh	r3, [r2, #4]
	data.b.txfnum = ep->txFifoNum;
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	889b      	ldrh	r3, [r3, #4]
 800ad5c:	f3c3 1383 	ubfx	r3, r3, #6, #4
 800ad60:	b2da      	uxtb	r2, r3
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	f362 5399 	bfi	r3, r2, #22, #4
 800ad68:	60fb      	str	r3, [r7, #12]
	xmc_device.endpoint_in_register[ep->number]->diepctl = data.d32; /* configure endpoint */
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	781b      	ldrb	r3, [r3, #0]
 800ad6e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ad72:	b2db      	uxtb	r3, r3
 800ad74:	461a      	mov	r2, r3
 800ad76:	f640 1388 	movw	r3, #2440	; 0x988
 800ad7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ad7e:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800ad82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	601a      	str	r2, [r3, #0]
	daintmsk.ep.in |= (1<<ep->number); /* enable interrupts for endpoint */
 800ad8a:	8a3b      	ldrh	r3, [r7, #16]
 800ad8c:	b29a      	uxth	r2, r3
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	f04f 0101 	mov.w	r1, #1
 800ad9c:	fa01 f303 	lsl.w	r3, r1, r3
 800ada0:	b29b      	uxth	r3, r3
 800ada2:	4313      	orrs	r3, r2
 800ada4:	b29b      	uxth	r3, r3
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	823b      	strh	r3, [r7, #16]
  }
  if (ep->direction == 0 || ep_type == USB_ENDPOINT_CONTROL)
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d002      	beq.n	800adbe <USB_EndpointConfigure+0x21e>
 800adb8:	79bb      	ldrb	r3, [r7, #6]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d152      	bne.n	800ae64 <USB_EndpointConfigure+0x2c4>
  {
    /* is out */
	depctl_data_t data = { .d32 = xmc_device.endpoint_out_register[ep->number]->doepctl };
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	781b      	ldrb	r3, [r3, #0]
 800adc2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	f640 1288 	movw	r2, #2440	; 0x988
 800adcc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800add0:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800add4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800add8:	18d3      	adds	r3, r2, r3
 800adda:	685b      	ldr	r3, [r3, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	60bb      	str	r3, [r7, #8]
	/*enable endpoint */
	data.b.usbactep = 1;
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ade6:	60bb      	str	r3, [r7, #8]
	/* set ep type */
	data.b.eptype = ep_type;
 800ade8:	79bb      	ldrb	r3, [r7, #6]
 800adea:	f003 0303 	and.w	r3, r3, #3
 800adee:	b2da      	uxtb	r2, r3
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	f362 4393 	bfi	r3, r2, #18, #2
 800adf6:	60bb      	str	r3, [r7, #8]
	/* set mps */
	data.b.mps = ep_max_packet_size;
 800adf8:	88bb      	ldrh	r3, [r7, #4]
 800adfa:	ea4f 5343 	mov.w	r3, r3, lsl #21
 800adfe:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800ae02:	b29a      	uxth	r2, r3
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	f362 030a 	bfi	r3, r2, #0, #11
 800ae0a:	60bb      	str	r3, [r7, #8]
	/* set first data0 pid */
	data.b.setd0pid = 1;
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae12:	60bb      	str	r3, [r7, #8]
	/* clear stall */
	data.b.stall = 0;
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	f36f 5355 	bfc	r3, #21, #1
 800ae1a:	60bb      	str	r3, [r7, #8]
	xmc_device.endpoint_out_register[ep->number]->doepctl = data.d32; /* configure endpoint */
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ae24:	b2db      	uxtb	r3, r3
 800ae26:	f640 1288 	movw	r2, #2440	; 0x988
 800ae2a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ae2e:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800ae32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ae36:	18d3      	adds	r3, r2, r3
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	68ba      	ldr	r2, [r7, #8]
 800ae3c:	601a      	str	r2, [r3, #0]
	daintmsk.ep.out |= (1<<ep->number); /* enable interrupts */
 800ae3e:	8a7b      	ldrh	r3, [r7, #18]
 800ae40:	b29a      	uxth	r2, r3
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	781b      	ldrb	r3, [r3, #0]
 800ae46:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	f04f 0101 	mov.w	r1, #1
 800ae50:	fa01 f303 	lsl.w	r3, r1, r3
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	4313      	orrs	r3, r2
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	b29a      	uxth	r2, r3
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	f362 431f 	bfi	r3, r2, #16, #16
 800ae62:	613b      	str	r3, [r7, #16]
  }
  xmc_device.device_register->daintmsk = daintmsk.d32;
 800ae64:	f640 1388 	movw	r3, #2440	; 0x988
 800ae68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ae6c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800ae70:	693a      	ldr	r2, [r7, #16]
 800ae72:	61da      	str	r2, [r3, #28]
  return USB_USBD_OK;
 800ae74:	f04f 0300 	mov.w	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f107 0718 	add.w	r7, r7, #24
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ae84:	b002      	add	sp, #8
 800ae86:	4770      	bx	lr

0800ae88 <USB_EndpointUnconfigure>:

USB_USBD_STATUS_t USB_EndpointUnconfigure(uint8_t ep_addr) {
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b086      	sub	sp, #24
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	4603      	mov	r3, r0
 800ae90:	71fb      	strb	r3, [r7, #7]
  xmc_usb_ep_t *ep = &xmc_device.ep[ep_addr & USB_USB_ENDPOINT_NUMBER_MASK];
 800ae92:	79fb      	ldrb	r3, [r7, #7]
 800ae94:	f003 030f 	and.w	r3, r3, #15
 800ae98:	f04f 0234 	mov.w	r2, #52	; 0x34
 800ae9c:	fb02 f203 	mul.w	r2, r2, r3
 800aea0:	f640 1388 	movw	r3, #2440	; 0x988
 800aea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aea8:	18d3      	adds	r3, r2, r3
 800aeaa:	617b      	str	r3, [r7, #20]
  depctl_data_t data = { .d32 = 0 };
 800aeac:	f04f 0300 	mov.w	r3, #0
 800aeb0:	613b      	str	r3, [r7, #16]
  daint_data_t daintmsk = { .d32 = xmc_device.device_register->daintmsk };
 800aeb2:	f640 1388 	movw	r3, #2440	; 0x988
 800aeb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aeba:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800aebe:	69db      	ldr	r3, [r3, #28]
 800aec0:	60fb      	str	r3, [r7, #12]

  /* if not configured return an error */
  if (!ep->isConfigured)
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	791b      	ldrb	r3, [r3, #4]
 800aec6:	f003 0304 	and.w	r3, r3, #4
 800aeca:	b2db      	uxtb	r3, r3
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d102      	bne.n	800aed6 <USB_EndpointUnconfigure+0x4e>
    return USB_USBD_ERROR;
 800aed0:	f04f 0301 	mov.w	r3, #1
 800aed4:	e0d6      	b.n	800b084 <USB_EndpointUnconfigure+0x1fc>

  /* disable the endpoint, deactivate it and only send naks */
  data.b.usbactep = 0;
 800aed6:	693b      	ldr	r3, [r7, #16]
 800aed8:	f36f 33cf 	bfc	r3, #15, #1
 800aedc:	613b      	str	r3, [r7, #16]
  data.b.epdis = 1;
 800aede:	693b      	ldr	r3, [r7, #16]
 800aee0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aee4:	613b      	str	r3, [r7, #16]
  data.b.snak = 1;
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800aeec:	613b      	str	r3, [r7, #16]
  data.b.stall = 0;
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	f36f 5355 	bfc	r3, #21, #1
 800aef4:	613b      	str	r3, [r7, #16]
  /* free memory */
  if (ep->inBufferSize>0 && ep->inBuffer != 0)
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	6a1b      	ldr	r3, [r3, #32]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d008      	beq.n	800af10 <USB_EndpointUnconfigure+0x88>
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	69db      	ldr	r3, [r3, #28]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d004      	beq.n	800af10 <USB_EndpointUnconfigure+0x88>
  {
	  free(ep->inBuffer);
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	69db      	ldr	r3, [r3, #28]
 800af0a:	4618      	mov	r0, r3
 800af0c:	f00f f97a 	bl	801a204 <free>
  }
  if (ep->outBufferSize>0 && ep->outBuffer != 0)
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	695b      	ldr	r3, [r3, #20]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d008      	beq.n	800af2a <USB_EndpointUnconfigure+0xa2>
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	68db      	ldr	r3, [r3, #12]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d004      	beq.n	800af2a <USB_EndpointUnconfigure+0xa2>
  {
    free(ep->outBuffer);
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	68db      	ldr	r3, [r3, #12]
 800af24:	4618      	mov	r0, r3
 800af26:	f00f f96d 	bl	801a204 <free>
  }
  ep->isConfigured = 0;
 800af2a:	697a      	ldr	r2, [r7, #20]
 800af2c:	7913      	ldrb	r3, [r2, #4]
 800af2e:	f36f 0382 	bfc	r3, #2, #1
 800af32:	7113      	strb	r3, [r2, #4]
  ep->isStalled = 0;
 800af34:	697a      	ldr	r2, [r7, #20]
 800af36:	7913      	ldrb	r3, [r2, #4]
 800af38:	f36f 1345 	bfc	r3, #5, #1
 800af3c:	7113      	strb	r3, [r2, #4]
  ep->outInUse = 0;
 800af3e:	697a      	ldr	r2, [r7, #20]
 800af40:	6853      	ldr	r3, [r2, #4]
 800af42:	f36f 1304 	bfc	r3, #4, #1
 800af46:	6053      	str	r3, [r2, #4]
  ep->inInUse = 0;
 800af48:	697a      	ldr	r2, [r7, #20]
 800af4a:	6853      	ldr	r3, [r2, #4]
 800af4c:	f36f 03c3 	bfc	r3, #3, #1
 800af50:	6053      	str	r3, [r2, #4]

  /* chose register based on the direction. Control Endpoint need both */
  if (ep->direction == 1 || ep->type == USB_ENDPOINT_CONTROL)
 800af52:	697b      	ldr	r3, [r7, #20]
 800af54:	781b      	ldrb	r3, [r3, #0]
 800af56:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800af5a:	b2db      	uxtb	r3, r3
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d106      	bne.n	800af6e <USB_EndpointUnconfigure+0xe6>
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	791b      	ldrb	r3, [r3, #4]
 800af64:	f003 0303 	and.w	r3, r3, #3
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d122      	bne.n	800afb4 <USB_EndpointUnconfigure+0x12c>
  {
    xmc_device.endpoint_in_register[ep->number]->diepctl = data.d32; /* disable endpoint configuration */
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800af76:	b2db      	uxtb	r3, r3
 800af78:	461a      	mov	r2, r3
 800af7a:	f640 1388 	movw	r3, #2440	; 0x988
 800af7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800af82:	f102 026a 	add.w	r2, r2, #106	; 0x6a
 800af86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af8a:	693a      	ldr	r2, [r7, #16]
 800af8c:	601a      	str	r2, [r3, #0]
    daintmsk.ep.in &= ~(1 << ep->number); /* disable interrupts */
 800af8e:	89bb      	ldrh	r3, [r7, #12]
 800af90:	b29a      	uxth	r2, r3
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	781b      	ldrb	r3, [r3, #0]
 800af96:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800af9a:	b2db      	uxtb	r3, r3
 800af9c:	f04f 0101 	mov.w	r1, #1
 800afa0:	fa01 f303 	lsl.w	r3, r1, r3
 800afa4:	b29b      	uxth	r3, r3
 800afa6:	ea6f 0303 	mvn.w	r3, r3
 800afaa:	b29b      	uxth	r3, r3
 800afac:	4013      	ands	r3, r2
 800afae:	b29b      	uxth	r3, r3
 800afb0:	b29b      	uxth	r3, r3
 800afb2:	81bb      	strh	r3, [r7, #12]
  }
  if (ep->direction == 0 || ep->type == USB_ENDPOINT_CONTROL)
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	781b      	ldrb	r3, [r3, #0]
 800afb8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800afbc:	b2db      	uxtb	r3, r3
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d006      	beq.n	800afd0 <USB_EndpointUnconfigure+0x148>
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	791b      	ldrb	r3, [r3, #4]
 800afc6:	f003 0303 	and.w	r3, r3, #3
 800afca:	b2db      	uxtb	r3, r3
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d147      	bne.n	800b060 <USB_EndpointUnconfigure+0x1d8>
  {
    xmc_device.endpoint_out_register[ep->number]->doepctl = data.d32;
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	781b      	ldrb	r3, [r3, #0]
 800afd4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800afd8:	b2db      	uxtb	r3, r3
 800afda:	f640 1288 	movw	r2, #2440	; 0x988
 800afde:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800afe2:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800afe6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800afea:	18d3      	adds	r3, r2, r3
 800afec:	685b      	ldr	r3, [r3, #4]
 800afee:	693a      	ldr	r2, [r7, #16]
 800aff0:	601a      	str	r2, [r3, #0]
    daintmsk.ep.out &= ~(1 << ep->number);
 800aff2:	89fb      	ldrh	r3, [r7, #14]
 800aff4:	b29a      	uxth	r2, r3
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	781b      	ldrb	r3, [r3, #0]
 800affa:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800affe:	b2db      	uxtb	r3, r3
 800b000:	f04f 0101 	mov.w	r1, #1
 800b004:	fa01 f303 	lsl.w	r3, r1, r3
 800b008:	b29b      	uxth	r3, r3
 800b00a:	ea6f 0303 	mvn.w	r3, r3
 800b00e:	b29b      	uxth	r3, r3
 800b010:	4013      	ands	r3, r2
 800b012:	b29b      	uxth	r3, r3
 800b014:	b29a      	uxth	r2, r3
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	f362 431f 	bfi	r3, r2, #16, #16
 800b01c:	60fb      	str	r3, [r7, #12]
    if(use_fifo)
 800b01e:	f640 5338 	movw	r3, #3384	; 0xd38
 800b022:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b026:	781b      	ldrb	r3, [r3, #0]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d019      	beq.n	800b060 <USB_EndpointUnconfigure+0x1d8>
    {
      xmc_device.device_register->dtknqr4_fifoemptymsk &= ~(1<<ep->number);
 800b02c:	f640 1388 	movw	r3, #2440	; 0x988
 800b030:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b034:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 800b038:	f640 1388 	movw	r3, #2440	; 0x988
 800b03c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b040:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800b044:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	781b      	ldrb	r3, [r3, #0]
 800b04a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800b04e:	b2db      	uxtb	r3, r3
 800b050:	f04f 0001 	mov.w	r0, #1
 800b054:	fa00 f303 	lsl.w	r3, r0, r3
 800b058:	ea6f 0303 	mvn.w	r3, r3
 800b05c:	400b      	ands	r3, r1
 800b05e:	6353      	str	r3, [r2, #52]	; 0x34
    }
  }
  xmc_device.device_register->daintmsk = daintmsk.d32;
 800b060:	f640 1388 	movw	r3, #2440	; 0x988
 800b064:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b068:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800b06c:	68fa      	ldr	r2, [r7, #12]
 800b06e:	61da      	str	r2, [r3, #28]
  USB_UnassignFifo(ep->txFifoNum); /* free fifo */
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	889b      	ldrh	r3, [r3, #4]
 800b074:	f3c3 1383 	ubfx	r3, r3, #6, #4
 800b078:	b2db      	uxtb	r3, r3
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7fd fdfc 	bl	8008c78 <USB_UnassignFifo>
  return USB_USBD_OK;
 800b080:	f04f 0300 	mov.w	r3, #0
}
 800b084:	4618      	mov	r0, r3
 800b086:	f107 0718 	add.w	r7, r7, #24
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}
 800b08e:	bf00      	nop

0800b090 <USB_GetFrameNumber>:

uint16_t USB_GetFrameNumber(void) {
 800b090:	b480      	push	{r7}
 800b092:	b083      	sub	sp, #12
 800b094:	af00      	add	r7, sp, #0
  dsts_data_t dsts = { .d32 = xmc_device.device_register->dsts };
 800b096:	f640 1388 	movw	r3, #2440	; 0x988
 800b09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b09e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800b0a2:	689b      	ldr	r3, [r3, #8]
 800b0a4:	607b      	str	r3, [r7, #4]
  return dsts.b.soffn;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800b0ac:	b29b      	uxth	r3, r3
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f107 070c 	add.w	r7, r7, #12
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bc80      	pop	{r7}
 800b0b8:	4770      	bx	lr
 800b0ba:	bf00      	nop

0800b0bc <USB_IsEnumDone>:

USB_USBD_ENUM_t USB_IsEnumDone(void){
 800b0bc:	b480      	push	{r7}
 800b0be:	b083      	sub	sp, #12
 800b0c0:	af00      	add	r7, sp, #0
 gintmsk_data_t data = { .d32 = xmc_device.global_register->gintmsk };
 800b0c2:	f640 1388 	movw	r3, #2440	; 0x988
 800b0c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b0ca:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800b0ce:	699b      	ldr	r3, [r3, #24]
 800b0d0:	607b      	str	r3, [r7, #4]
 if (data.b.enumdone)
 800b0d2:	797b      	ldrb	r3, [r7, #5]
 800b0d4:	f003 0320 	and.w	r3, r3, #32
 800b0d8:	b2db      	uxtb	r3, r3
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d002      	beq.n	800b0e4 <USB_IsEnumDone+0x28>
 {
  return USB_USBD_EVENT_ENUM_DONE;
 800b0de:	f04f 0301 	mov.w	r3, #1
 800b0e2:	e001      	b.n	800b0e8 <USB_IsEnumDone+0x2c>
 }
 else
 {
  return USB_USBD_EVENT_ENUM_NOT_DONE;
 800b0e4:	f04f 0300 	mov.w	r3, #0
 }
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f107 070c 	add.w	r7, r7, #12
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bc80      	pop	{r7}
 800b0f2:	4770      	bx	lr

0800b0f4 <Endpoint_Write_Stream_LE>:
/*Flag to indicate the zlp to be sent or not*/
volatile uint8_t zlp_flag = 0;

uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length,
											uint16_t *const BytesProcessed)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b088      	sub	sp, #32
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	60f8      	str	r0, [r7, #12]
 800b0fc:	460b      	mov	r3, r1
 800b0fe:	607a      	str	r2, [r7, #4]
 800b100:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800b102:	f241 3378 	movw	r3, #4984	; 0x1378
 800b106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b10a:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b10e:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800b112:	fb02 f203 	mul.w	r2, r2, r3
 800b116:	f241 3378 	movw	r3, #4984	; 0x1378
 800b11a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b11e:	18d3      	adds	r3, r2, r3
 800b120:	f103 0304 	add.w	r3, r3, #4
 800b124:	617b      	str	r3, [r7, #20]
	uint16_t Bytes = 0;
 800b126:	f04f 0300 	mov.w	r3, #0
 800b12a:	83fb      	strh	r3, [r7, #30]
	uint16_t BytesTransfered = 0;
 800b12c:	f04f 0300 	mov.w	r3, #0
 800b130:	83bb      	strh	r3, [r7, #28]
	uint8_t ErrorCode;
	uint16_t prev_length = 0;
 800b132:	f04f 0300 	mov.w	r3, #0
 800b136:	837b      	strh	r3, [r7, #26]

	if (BytesProcessed!=NULL) {
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d062      	beq.n	800b204 <Endpoint_Write_Stream_LE+0x110>
		Length -= *BytesProcessed;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	881b      	ldrh	r3, [r3, #0]
 800b142:	897a      	ldrh	r2, [r7, #10]
 800b144:	1ad3      	subs	r3, r2, r3
 800b146:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	881b      	ldrh	r3, [r3, #0]
 800b14c:	83bb      	strh	r3, [r7, #28]
	}

	while (Length) {
 800b14e:	e059      	b.n	800b204 <Endpoint_Write_Stream_LE+0x110>
		if (ep->InInUse)
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	685b      	ldr	r3, [r3, #4]
 800b154:	f003 0310 	and.w	r3, r3, #16
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d152      	bne.n	800b202 <Endpoint_Write_Stream_LE+0x10e>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 800b15c:	f000 fd58 	bl	800bc10 <Endpoint_IsReadWriteAllowed>
 800b160:	4603      	mov	r3, r0
 800b162:	2b00      	cmp	r3, #0
 800b164:	d031      	beq.n	800b1ca <Endpoint_Write_Stream_LE+0xd6>
			if((ep->InBufferLength - ep->InBytesAvailable)  > Length)
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	6a1a      	ldr	r2, [r3, #32]
 800b16a:	697b      	ldr	r3, [r7, #20]
 800b16c:	699b      	ldr	r3, [r3, #24]
 800b16e:	1ad2      	subs	r2, r2, r3
 800b170:	897b      	ldrh	r3, [r7, #10]
 800b172:	429a      	cmp	r2, r3
 800b174:	d902      	bls.n	800b17c <Endpoint_Write_Stream_LE+0x88>
			{
				Bytes = Length;
 800b176:	897b      	ldrh	r3, [r7, #10]
 800b178:	83fb      	strh	r3, [r7, #30]
 800b17a:	e007      	b.n	800b18c <Endpoint_Write_Stream_LE+0x98>
			}
			else
			{
				Bytes = (ep->InBufferLength - ep->InBytesAvailable);
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	6a1b      	ldr	r3, [r3, #32]
 800b180:	b29a      	uxth	r2, r3
 800b182:	697b      	ldr	r3, [r7, #20]
 800b184:	699b      	ldr	r3, [r3, #24]
 800b186:	b29b      	uxth	r3, r3
 800b188:	1ad3      	subs	r3, r2, r3
 800b18a:	83fb      	strh	r3, [r7, #30]
			}
			memcpy(ep->InBuffer + ep->InBytesAvailable,
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	69da      	ldr	r2, [r3, #28]
 800b190:	697b      	ldr	r3, [r7, #20]
 800b192:	699b      	ldr	r3, [r3, #24]
 800b194:	18d1      	adds	r1, r2, r3
 800b196:	8bbb      	ldrh	r3, [r7, #28]
 800b198:	68fa      	ldr	r2, [r7, #12]
 800b19a:	18d2      	adds	r2, r2, r3
 800b19c:	8bfb      	ldrh	r3, [r7, #30]
 800b19e:	4608      	mov	r0, r1
 800b1a0:	4611      	mov	r1, r2
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	f00f fae4 	bl	801a770 <memcpy>
								(uint8_t*)Buffer + BytesTransfered,Bytes);
			ep->InBytesAvailable += Bytes;
 800b1a8:	697b      	ldr	r3, [r7, #20]
 800b1aa:	699a      	ldr	r2, [r3, #24]
 800b1ac:	8bfb      	ldrh	r3, [r7, #30]
 800b1ae:	18d2      	adds	r2, r2, r3
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	619a      	str	r2, [r3, #24]
			BytesTransfered += Bytes;
 800b1b4:	8bba      	ldrh	r2, [r7, #28]
 800b1b6:	8bfb      	ldrh	r3, [r7, #30]
 800b1b8:	18d3      	adds	r3, r2, r3
 800b1ba:	83bb      	strh	r3, [r7, #28]
			prev_length = Length;
 800b1bc:	897b      	ldrh	r3, [r7, #10]
 800b1be:	837b      	strh	r3, [r7, #26]
			Length -= Bytes;
 800b1c0:	897a      	ldrh	r2, [r7, #10]
 800b1c2:	8bfb      	ldrh	r3, [r7, #30]
 800b1c4:	1ad3      	subs	r3, r2, r3
 800b1c6:	817b      	strh	r3, [r7, #10]
 800b1c8:	e01c      	b.n	800b204 <Endpoint_Write_Stream_LE+0x110>
		}
		else {
			Endpoint_ClearIN();
 800b1ca:	f000 fc95 	bl	800baf8 <Endpoint_ClearIN>
			 if(Length < ep->MaxPacketSize)
 800b1ce:	897a      	ldrh	r2, [r7, #10]
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	889b      	ldrh	r3, [r3, #4]
 800b1d4:	f3c3 1386 	ubfx	r3, r3, #6, #7
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	da08      	bge.n	800b1f0 <Endpoint_Write_Stream_LE+0xfc>
			 {
				if (BytesProcessed!=NULL) {
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d005      	beq.n	800b1f0 <Endpoint_Write_Stream_LE+0xfc>
					*BytesProcessed = BytesTransfered;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	8bba      	ldrh	r2, [r7, #28]
 800b1e8:	801a      	strh	r2, [r3, #0]
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
 800b1ea:	f04f 0305 	mov.w	r3, #5
 800b1ee:	e020      	b.n	800b232 <Endpoint_Write_Stream_LE+0x13e>
				}
			 }

			ErrorCode = Endpoint_WaitUntilReady();
 800b1f0:	f000 fbd2 	bl	800b998 <Endpoint_WaitUntilReady>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	74fb      	strb	r3, [r7, #19]
			if (ErrorCode) {
 800b1f8:	7cfb      	ldrb	r3, [r7, #19]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d002      	beq.n	800b204 <Endpoint_Write_Stream_LE+0x110>
				return ErrorCode;
 800b1fe:	7cfb      	ldrb	r3, [r7, #19]
 800b200:	e017      	b.n	800b232 <Endpoint_Write_Stream_LE+0x13e>
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->InInUse)
			continue;
 800b202:	bf00      	nop
	if (BytesProcessed!=NULL) {
		Length -= *BytesProcessed;
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
 800b204:	897b      	ldrh	r3, [r7, #10]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d1a2      	bne.n	800b150 <Endpoint_Write_Stream_LE+0x5c>


		}
	}

	if((Length == 0) && (prev_length == ep->MaxPacketSize))
 800b20a:	897b      	ldrh	r3, [r7, #10]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d10e      	bne.n	800b22e <Endpoint_Write_Stream_LE+0x13a>
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	889b      	ldrh	r3, [r3, #4]
 800b214:	f3c3 1386 	ubfx	r3, r3, #6, #7
 800b218:	b2db      	uxtb	r3, r3
 800b21a:	8b7a      	ldrh	r2, [r7, #26]
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d106      	bne.n	800b22e <Endpoint_Write_Stream_LE+0x13a>
	{
#if (SEND_ZLP_FROM_APP == 1)
	zlp_flag = false;
#else
	zlp_flag = true;
 800b220:	f640 5339 	movw	r3, #3385	; 0xd39
 800b224:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b228:	f04f 0201 	mov.w	r2, #1
 800b22c:	701a      	strb	r2, [r3, #0]
#endif
	}
	return ENDPOINT_RWSTREAM_NoError;
 800b22e:	f04f 0300 	mov.w	r3, #0
}
 800b232:	4618      	mov	r0, r3
 800b234:	f107 0720 	add.w	r7, r7, #32
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}

0800b23c <SwapCopy>:

void SwapCopy(void *const Dest, const void *const Src,uint32_t Length) {
 800b23c:	b480      	push	{r7}
 800b23e:	b087      	sub	sp, #28
 800b240:	af00      	add	r7, sp, #0
 800b242:	60f8      	str	r0, [r7, #12]
 800b244:	60b9      	str	r1, [r7, #8]
 800b246:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 800b248:	f04f 0300 	mov.w	r3, #0
 800b24c:	617b      	str	r3, [r7, #20]
	while(i<Length) {
 800b24e:	e00f      	b.n	800b270 <SwapCopy+0x34>
		*(uint8_t*)((uint8_t*)Dest + (Length - 1 - i)) =
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	1ad3      	subs	r3, r2, r3
 800b256:	f103 33ff 	add.w	r3, r3, #4294967295
 800b25a:	68fa      	ldr	r2, [r7, #12]
 800b25c:	18d3      	adds	r3, r2, r3
											*(uint8_t*)((uint8_t*)Src + i);
 800b25e:	68b9      	ldr	r1, [r7, #8]
 800b260:	697a      	ldr	r2, [r7, #20]
 800b262:	188a      	adds	r2, r1, r2
 800b264:	7812      	ldrb	r2, [r2, #0]
}

void SwapCopy(void *const Dest, const void *const Src,uint32_t Length) {
	uint32_t i = 0;
	while(i<Length) {
		*(uint8_t*)((uint8_t*)Dest + (Length - 1 - i)) =
 800b266:	701a      	strb	r2, [r3, #0]
											*(uint8_t*)((uint8_t*)Src + i);
		i++;
 800b268:	697b      	ldr	r3, [r7, #20]
 800b26a:	f103 0301 	add.w	r3, r3, #1
 800b26e:	617b      	str	r3, [r7, #20]
	return ENDPOINT_RWSTREAM_NoError;
}

void SwapCopy(void *const Dest, const void *const Src,uint32_t Length) {
	uint32_t i = 0;
	while(i<Length) {
 800b270:	697a      	ldr	r2, [r7, #20]
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	429a      	cmp	r2, r3
 800b276:	d3eb      	bcc.n	800b250 <SwapCopy+0x14>
		*(uint8_t*)((uint8_t*)Dest + (Length - 1 - i)) =
											*(uint8_t*)((uint8_t*)Src + i);
		i++;
	}
}
 800b278:	f107 071c 	add.w	r7, r7, #28
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bc80      	pop	{r7}
 800b280:	4770      	bx	lr
 800b282:	bf00      	nop

0800b284 <Endpoint_Write_Stream_BE>:
uint8_t	Endpoint_Write_Stream_BE (const void *const Buffer, uint16_t Length,
											uint16_t *const BytesProcessed)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b088      	sub	sp, #32
 800b288:	af00      	add	r7, sp, #0
 800b28a:	60f8      	str	r0, [r7, #12]
 800b28c:	460b      	mov	r3, r1
 800b28e:	607a      	str	r2, [r7, #4]
 800b290:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800b292:	f241 3378 	movw	r3, #4984	; 0x1378
 800b296:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b29a:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b29e:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800b2a2:	fb02 f203 	mul.w	r2, r2, r3
 800b2a6:	f241 3378 	movw	r3, #4984	; 0x1378
 800b2aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b2ae:	18d3      	adds	r3, r2, r3
 800b2b0:	f103 0304 	add.w	r3, r3, #4
 800b2b4:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 800b2b6:	f04f 0300 	mov.w	r3, #0
 800b2ba:	83fb      	strh	r3, [r7, #30]
	uint16_t BytesTransfered = 0;
 800b2bc:	f04f 0300 	mov.w	r3, #0
 800b2c0:	83bb      	strh	r3, [r7, #28]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d058      	beq.n	800b37a <Endpoint_Write_Stream_BE+0xf6>
		Length -= *BytesProcessed;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	881b      	ldrh	r3, [r3, #0]
 800b2cc:	897a      	ldrh	r2, [r7, #10]
 800b2ce:	1ad3      	subs	r3, r2, r3
 800b2d0:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	881b      	ldrh	r3, [r3, #0]
 800b2d6:	83bb      	strh	r3, [r7, #28]
	}

	while (Length) {
 800b2d8:	e04f      	b.n	800b37a <Endpoint_Write_Stream_BE+0xf6>
		if (ep->InInUse)
 800b2da:	69bb      	ldr	r3, [r7, #24]
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	f003 0310 	and.w	r3, r3, #16
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d148      	bne.n	800b378 <Endpoint_Write_Stream_BE+0xf4>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 800b2e6:	f000 fc93 	bl	800bc10 <Endpoint_IsReadWriteAllowed>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d02f      	beq.n	800b350 <Endpoint_Write_Stream_BE+0xcc>
			if((ep->InBufferLength - ep->InBytesAvailable)  > Length)
 800b2f0:	69bb      	ldr	r3, [r7, #24]
 800b2f2:	6a1a      	ldr	r2, [r3, #32]
 800b2f4:	69bb      	ldr	r3, [r7, #24]
 800b2f6:	699b      	ldr	r3, [r3, #24]
 800b2f8:	1ad2      	subs	r2, r2, r3
 800b2fa:	897b      	ldrh	r3, [r7, #10]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d902      	bls.n	800b306 <Endpoint_Write_Stream_BE+0x82>
			{
				Bytes = Length;
 800b300:	897b      	ldrh	r3, [r7, #10]
 800b302:	83fb      	strh	r3, [r7, #30]
 800b304:	e007      	b.n	800b316 <Endpoint_Write_Stream_BE+0x92>
			}
			else
			{
				Bytes = (ep->InBufferLength - ep->InBytesAvailable);
 800b306:	69bb      	ldr	r3, [r7, #24]
 800b308:	6a1b      	ldr	r3, [r3, #32]
 800b30a:	b29a      	uxth	r2, r3
 800b30c:	69bb      	ldr	r3, [r7, #24]
 800b30e:	699b      	ldr	r3, [r3, #24]
 800b310:	b29b      	uxth	r3, r3
 800b312:	1ad3      	subs	r3, r2, r3
 800b314:	83fb      	strh	r3, [r7, #30]
			}

			SwapCopy(ep->InBuffer + ep->InBytesAvailable,
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	69da      	ldr	r2, [r3, #28]
 800b31a:	69bb      	ldr	r3, [r7, #24]
 800b31c:	699b      	ldr	r3, [r3, #24]
 800b31e:	18d1      	adds	r1, r2, r3
 800b320:	8bbb      	ldrh	r3, [r7, #28]
 800b322:	68fa      	ldr	r2, [r7, #12]
 800b324:	18d2      	adds	r2, r2, r3
 800b326:	8bfb      	ldrh	r3, [r7, #30]
 800b328:	4608      	mov	r0, r1
 800b32a:	4611      	mov	r1, r2
 800b32c:	461a      	mov	r2, r3
 800b32e:	f7ff ff85 	bl	800b23c <SwapCopy>
								(uint8_t*)Buffer + BytesTransfered,Bytes);
			ep->InBytesAvailable += Bytes;
 800b332:	69bb      	ldr	r3, [r7, #24]
 800b334:	699a      	ldr	r2, [r3, #24]
 800b336:	8bfb      	ldrh	r3, [r7, #30]
 800b338:	18d2      	adds	r2, r2, r3
 800b33a:	69bb      	ldr	r3, [r7, #24]
 800b33c:	619a      	str	r2, [r3, #24]
			BytesTransfered += Bytes;
 800b33e:	8bba      	ldrh	r2, [r7, #28]
 800b340:	8bfb      	ldrh	r3, [r7, #30]
 800b342:	18d3      	adds	r3, r2, r3
 800b344:	83bb      	strh	r3, [r7, #28]
			Length -= Bytes;
 800b346:	897a      	ldrh	r2, [r7, #10]
 800b348:	8bfb      	ldrh	r3, [r7, #30]
 800b34a:	1ad3      	subs	r3, r2, r3
 800b34c:	817b      	strh	r3, [r7, #10]
 800b34e:	e014      	b.n	800b37a <Endpoint_Write_Stream_BE+0xf6>
		}
		else {
			Endpoint_ClearIN();
 800b350:	f000 fbd2 	bl	800baf8 <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d005      	beq.n	800b366 <Endpoint_Write_Stream_BE+0xe2>
				*BytesProcessed = BytesTransfered;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	8bba      	ldrh	r2, [r7, #28]
 800b35e:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 800b360:	f04f 0305 	mov.w	r3, #5
 800b364:	e00e      	b.n	800b384 <Endpoint_Write_Stream_BE+0x100>
			}

			ErrorCode = Endpoint_WaitUntilReady();
 800b366:	f000 fb17 	bl	800b998 <Endpoint_WaitUntilReady>
 800b36a:	4603      	mov	r3, r0
 800b36c:	75fb      	strb	r3, [r7, #23]
			if (ErrorCode) {
 800b36e:	7dfb      	ldrb	r3, [r7, #23]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d002      	beq.n	800b37a <Endpoint_Write_Stream_BE+0xf6>
				return ErrorCode;
 800b374:	7dfb      	ldrb	r3, [r7, #23]
 800b376:	e005      	b.n	800b384 <Endpoint_Write_Stream_BE+0x100>
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->InInUse)
			continue;
 800b378:	bf00      	nop
	if (BytesProcessed!=NULL) {
		Length -= *BytesProcessed;
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
 800b37a:	897b      	ldrh	r3, [r7, #10]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d1ac      	bne.n	800b2da <Endpoint_Write_Stream_BE+0x56>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 800b380:	f04f 0300 	mov.w	r3, #0
}
 800b384:	4618      	mov	r0, r3
 800b386:	f107 0720 	add.w	r7, r7, #32
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd80      	pop	{r7, pc}
 800b38e:	bf00      	nop

0800b390 <Endpoint_Read_Stream_LE>:

uint8_t	Endpoint_Read_Stream_LE (void *const Buffer, uint16_t Length,
									uint16_t *const BytesProcessed)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b088      	sub	sp, #32
 800b394:	af00      	add	r7, sp, #0
 800b396:	60f8      	str	r0, [r7, #12]
 800b398:	460b      	mov	r3, r1
 800b39a:	607a      	str	r2, [r7, #4]
 800b39c:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800b39e:	f241 3378 	movw	r3, #4984	; 0x1378
 800b3a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b3a6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b3aa:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800b3ae:	fb02 f203 	mul.w	r2, r2, r3
 800b3b2:	f241 3378 	movw	r3, #4984	; 0x1378
 800b3b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b3ba:	18d3      	adds	r3, r2, r3
 800b3bc:	f103 0304 	add.w	r3, r3, #4
 800b3c0:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 800b3c2:	f04f 0300 	mov.w	r3, #0
 800b3c6:	83fb      	strh	r3, [r7, #30]
	uint16_t BytesTransfered = 0;
 800b3c8:	f04f 0300 	mov.w	r3, #0
 800b3cc:	83bb      	strh	r3, [r7, #28]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d056      	beq.n	800b482 <Endpoint_Read_Stream_LE+0xf2>
		Length -= *BytesProcessed;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	881b      	ldrh	r3, [r3, #0]
 800b3d8:	897a      	ldrh	r2, [r7, #10]
 800b3da:	1ad3      	subs	r3, r2, r3
 800b3dc:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	881b      	ldrh	r3, [r3, #0]
 800b3e2:	83bb      	strh	r3, [r7, #28]
	}

	while (Length) {
 800b3e4:	e04d      	b.n	800b482 <Endpoint_Read_Stream_LE+0xf2>
		if (ep->OutInUse)
 800b3e6:	69bb      	ldr	r3, [r7, #24]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	f003 0308 	and.w	r3, r3, #8
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d146      	bne.n	800b480 <Endpoint_Read_Stream_LE+0xf0>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 800b3f2:	f000 fc0d 	bl	800bc10 <Endpoint_IsReadWriteAllowed>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d02d      	beq.n	800b458 <Endpoint_Read_Stream_LE+0xc8>
			if(ep->OutBytesAvailable  > Length)
 800b3fc:	69bb      	ldr	r3, [r7, #24]
 800b3fe:	689a      	ldr	r2, [r3, #8]
 800b400:	897b      	ldrh	r3, [r7, #10]
 800b402:	429a      	cmp	r2, r3
 800b404:	d902      	bls.n	800b40c <Endpoint_Read_Stream_LE+0x7c>
			{
				Bytes = Length;
 800b406:	897b      	ldrh	r3, [r7, #10]
 800b408:	83fb      	strh	r3, [r7, #30]
 800b40a:	e002      	b.n	800b412 <Endpoint_Read_Stream_LE+0x82>
			}
			else
			{
				Bytes =  ep->OutBytesAvailable;
 800b40c:	69bb      	ldr	r3, [r7, #24]
 800b40e:	689b      	ldr	r3, [r3, #8]
 800b410:	83fb      	strh	r3, [r7, #30]
			}

			memcpy((uint8_t*)Buffer + BytesTransfered,
 800b412:	8bbb      	ldrh	r3, [r7, #28]
 800b414:	68fa      	ldr	r2, [r7, #12]
 800b416:	18d1      	adds	r1, r2, r3
									ep->OutBuffer + ep->OutOffset,Bytes);
 800b418:	69bb      	ldr	r3, [r7, #24]
 800b41a:	691a      	ldr	r2, [r3, #16]
 800b41c:	69bb      	ldr	r3, [r7, #24]
 800b41e:	68db      	ldr	r3, [r3, #12]
			else
			{
				Bytes =  ep->OutBytesAvailable;
			}

			memcpy((uint8_t*)Buffer + BytesTransfered,
 800b420:	18d2      	adds	r2, r2, r3
 800b422:	8bfb      	ldrh	r3, [r7, #30]
 800b424:	4608      	mov	r0, r1
 800b426:	4611      	mov	r1, r2
 800b428:	461a      	mov	r2, r3
 800b42a:	f00f f9a1 	bl	801a770 <memcpy>
									ep->OutBuffer + ep->OutOffset,Bytes);
			ep->OutBytesAvailable -= Bytes;
 800b42e:	69bb      	ldr	r3, [r7, #24]
 800b430:	689a      	ldr	r2, [r3, #8]
 800b432:	8bfb      	ldrh	r3, [r7, #30]
 800b434:	1ad2      	subs	r2, r2, r3
 800b436:	69bb      	ldr	r3, [r7, #24]
 800b438:	609a      	str	r2, [r3, #8]
			ep->OutOffset += Bytes;
 800b43a:	69bb      	ldr	r3, [r7, #24]
 800b43c:	68da      	ldr	r2, [r3, #12]
 800b43e:	8bfb      	ldrh	r3, [r7, #30]
 800b440:	18d2      	adds	r2, r2, r3
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	60da      	str	r2, [r3, #12]
			BytesTransfered += Bytes;
 800b446:	8bba      	ldrh	r2, [r7, #28]
 800b448:	8bfb      	ldrh	r3, [r7, #30]
 800b44a:	18d3      	adds	r3, r2, r3
 800b44c:	83bb      	strh	r3, [r7, #28]
			Length -= Bytes;
 800b44e:	897a      	ldrh	r2, [r7, #10]
 800b450:	8bfb      	ldrh	r3, [r7, #30]
 800b452:	1ad3      	subs	r3, r2, r3
 800b454:	817b      	strh	r3, [r7, #10]
 800b456:	e014      	b.n	800b482 <Endpoint_Read_Stream_LE+0xf2>
		}
		else {
			Endpoint_ClearOUT();
 800b458:	f000 faf6 	bl	800ba48 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d005      	beq.n	800b46e <Endpoint_Read_Stream_LE+0xde>
				*BytesProcessed = BytesTransfered;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	8bba      	ldrh	r2, [r7, #28]
 800b466:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 800b468:	f04f 0305 	mov.w	r3, #5
 800b46c:	e00e      	b.n	800b48c <Endpoint_Read_Stream_LE+0xfc>
			}

			ErrorCode = Endpoint_WaitUntilReady();
 800b46e:	f000 fa93 	bl	800b998 <Endpoint_WaitUntilReady>
 800b472:	4603      	mov	r3, r0
 800b474:	75fb      	strb	r3, [r7, #23]
			if (ErrorCode) {
 800b476:	7dfb      	ldrb	r3, [r7, #23]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d002      	beq.n	800b482 <Endpoint_Read_Stream_LE+0xf2>
				return ErrorCode;
 800b47c:	7dfb      	ldrb	r3, [r7, #23]
 800b47e:	e005      	b.n	800b48c <Endpoint_Read_Stream_LE+0xfc>
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->OutInUse)
			continue;
 800b480:	bf00      	nop
	if (BytesProcessed!=NULL) {
		Length -= *BytesProcessed;
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
 800b482:	897b      	ldrh	r3, [r7, #10]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d1ae      	bne.n	800b3e6 <Endpoint_Read_Stream_LE+0x56>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 800b488:	f04f 0300 	mov.w	r3, #0
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	f107 0720 	add.w	r7, r7, #32
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
 800b496:	bf00      	nop

0800b498 <Endpoint_Read_Stream_BE>:

uint8_t	Endpoint_Read_Stream_BE (void *const Buffer, uint16_t Length,
									uint16_t *const BytesProcessed)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b088      	sub	sp, #32
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	60f8      	str	r0, [r7, #12]
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	607a      	str	r2, [r7, #4]
 800b4a4:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800b4a6:	f241 3378 	movw	r3, #4984	; 0x1378
 800b4aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b4ae:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b4b2:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800b4b6:	fb02 f203 	mul.w	r2, r2, r3
 800b4ba:	f241 3378 	movw	r3, #4984	; 0x1378
 800b4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b4c2:	18d3      	adds	r3, r2, r3
 800b4c4:	f103 0304 	add.w	r3, r3, #4
 800b4c8:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 800b4ca:	f04f 0300 	mov.w	r3, #0
 800b4ce:	83fb      	strh	r3, [r7, #30]
	uint16_t BytesTransfered = 0;
 800b4d0:	f04f 0300 	mov.w	r3, #0
 800b4d4:	83bb      	strh	r3, [r7, #28]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d056      	beq.n	800b58a <Endpoint_Read_Stream_BE+0xf2>
		Length -= *BytesProcessed;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	881b      	ldrh	r3, [r3, #0]
 800b4e0:	897a      	ldrh	r2, [r7, #10]
 800b4e2:	1ad3      	subs	r3, r2, r3
 800b4e4:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	881b      	ldrh	r3, [r3, #0]
 800b4ea:	83bb      	strh	r3, [r7, #28]
	}

	while (Length) {
 800b4ec:	e04d      	b.n	800b58a <Endpoint_Read_Stream_BE+0xf2>
		if (ep->InInUse)
 800b4ee:	69bb      	ldr	r3, [r7, #24]
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	f003 0310 	and.w	r3, r3, #16
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d146      	bne.n	800b588 <Endpoint_Read_Stream_BE+0xf0>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 800b4fa:	f000 fb89 	bl	800bc10 <Endpoint_IsReadWriteAllowed>
 800b4fe:	4603      	mov	r3, r0
 800b500:	2b00      	cmp	r3, #0
 800b502:	d02d      	beq.n	800b560 <Endpoint_Read_Stream_BE+0xc8>
			if(ep->OutBytesAvailable  > Length)
 800b504:	69bb      	ldr	r3, [r7, #24]
 800b506:	689a      	ldr	r2, [r3, #8]
 800b508:	897b      	ldrh	r3, [r7, #10]
 800b50a:	429a      	cmp	r2, r3
 800b50c:	d902      	bls.n	800b514 <Endpoint_Read_Stream_BE+0x7c>
			{
				Bytes = Length;
 800b50e:	897b      	ldrh	r3, [r7, #10]
 800b510:	83fb      	strh	r3, [r7, #30]
 800b512:	e002      	b.n	800b51a <Endpoint_Read_Stream_BE+0x82>
			}
			else
			{
				Bytes = ep->OutBytesAvailable;
 800b514:	69bb      	ldr	r3, [r7, #24]
 800b516:	689b      	ldr	r3, [r3, #8]
 800b518:	83fb      	strh	r3, [r7, #30]
			}

			SwapCopy((uint8_t*)Buffer + BytesTransfered,
 800b51a:	8bbb      	ldrh	r3, [r7, #28]
 800b51c:	68fa      	ldr	r2, [r7, #12]
 800b51e:	18d1      	adds	r1, r2, r3
									ep->OutBuffer + ep->OutOffset,Bytes);
 800b520:	69bb      	ldr	r3, [r7, #24]
 800b522:	691a      	ldr	r2, [r3, #16]
 800b524:	69bb      	ldr	r3, [r7, #24]
 800b526:	68db      	ldr	r3, [r3, #12]
			else
			{
				Bytes = ep->OutBytesAvailable;
			}

			SwapCopy((uint8_t*)Buffer + BytesTransfered,
 800b528:	18d2      	adds	r2, r2, r3
 800b52a:	8bfb      	ldrh	r3, [r7, #30]
 800b52c:	4608      	mov	r0, r1
 800b52e:	4611      	mov	r1, r2
 800b530:	461a      	mov	r2, r3
 800b532:	f7ff fe83 	bl	800b23c <SwapCopy>
									ep->OutBuffer + ep->OutOffset,Bytes);
			ep->OutBytesAvailable -= Bytes;
 800b536:	69bb      	ldr	r3, [r7, #24]
 800b538:	689a      	ldr	r2, [r3, #8]
 800b53a:	8bfb      	ldrh	r3, [r7, #30]
 800b53c:	1ad2      	subs	r2, r2, r3
 800b53e:	69bb      	ldr	r3, [r7, #24]
 800b540:	609a      	str	r2, [r3, #8]
			ep->OutOffset += Bytes;
 800b542:	69bb      	ldr	r3, [r7, #24]
 800b544:	68da      	ldr	r2, [r3, #12]
 800b546:	8bfb      	ldrh	r3, [r7, #30]
 800b548:	18d2      	adds	r2, r2, r3
 800b54a:	69bb      	ldr	r3, [r7, #24]
 800b54c:	60da      	str	r2, [r3, #12]
			BytesTransfered += Bytes;
 800b54e:	8bba      	ldrh	r2, [r7, #28]
 800b550:	8bfb      	ldrh	r3, [r7, #30]
 800b552:	18d3      	adds	r3, r2, r3
 800b554:	83bb      	strh	r3, [r7, #28]
			Length -= Bytes;
 800b556:	897a      	ldrh	r2, [r7, #10]
 800b558:	8bfb      	ldrh	r3, [r7, #30]
 800b55a:	1ad3      	subs	r3, r2, r3
 800b55c:	817b      	strh	r3, [r7, #10]
 800b55e:	e014      	b.n	800b58a <Endpoint_Read_Stream_BE+0xf2>
		}
		else {
			Endpoint_ClearOUT();
 800b560:	f000 fa72 	bl	800ba48 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d005      	beq.n	800b576 <Endpoint_Read_Stream_BE+0xde>
				*BytesProcessed = BytesTransfered;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	8bba      	ldrh	r2, [r7, #28]
 800b56e:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 800b570:	f04f 0305 	mov.w	r3, #5
 800b574:	e00e      	b.n	800b594 <Endpoint_Read_Stream_BE+0xfc>
			}

			ErrorCode = Endpoint_WaitUntilReady();
 800b576:	f000 fa0f 	bl	800b998 <Endpoint_WaitUntilReady>
 800b57a:	4603      	mov	r3, r0
 800b57c:	75fb      	strb	r3, [r7, #23]
			if (ErrorCode) {
 800b57e:	7dfb      	ldrb	r3, [r7, #23]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d002      	beq.n	800b58a <Endpoint_Read_Stream_BE+0xf2>
				return ErrorCode;
 800b584:	7dfb      	ldrb	r3, [r7, #23]
 800b586:	e005      	b.n	800b594 <Endpoint_Read_Stream_BE+0xfc>
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->InInUse)
			continue;
 800b588:	bf00      	nop
	if (BytesProcessed!=NULL) {
		Length -= *BytesProcessed;
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
 800b58a:	897b      	ldrh	r3, [r7, #10]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d1ae      	bne.n	800b4ee <Endpoint_Read_Stream_BE+0x56>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 800b590:	f04f 0300 	mov.w	r3, #0
}
 800b594:	4618      	mov	r0, r3
 800b596:	f107 0720 	add.w	r7, r7, #32
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	bf00      	nop

0800b5a0 <Endpoint_Write_Control_Stream_LE>:

uint8_t	Endpoint_Write_Control_Stream_LE (const void *const Buffer,
													uint16_t Length)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	807b      	strh	r3, [r7, #2]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
 800b5ac:	4b18      	ldr	r3, [pc, #96]	; (800b610 <Endpoint_Write_Control_Stream_LE+0x70>)
 800b5ae:	60bb      	str	r3, [r7, #8]
	uint16_t Bytes;

	while (Length) {
 800b5b0:	e024      	b.n	800b5fc <Endpoint_Write_Control_Stream_LE+0x5c>
		if (!EndPoint->InInUse) {
 800b5b2:	68bb      	ldr	r3, [r7, #8]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	f003 0310 	and.w	r3, r3, #16
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d11e      	bne.n	800b5fc <Endpoint_Write_Control_Stream_LE+0x5c>
			if (EndPoint->InBufferLength > Length) {
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	6a1a      	ldr	r2, [r3, #32]
 800b5c2:	887b      	ldrh	r3, [r7, #2]
 800b5c4:	429a      	cmp	r2, r3
 800b5c6:	d902      	bls.n	800b5ce <Endpoint_Write_Control_Stream_LE+0x2e>
				Bytes = Length;
 800b5c8:	887b      	ldrh	r3, [r7, #2]
 800b5ca:	81fb      	strh	r3, [r7, #14]
 800b5cc:	e002      	b.n	800b5d4 <Endpoint_Write_Control_Stream_LE+0x34>
			} else {
				Bytes = EndPoint->InBufferLength;
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	6a1b      	ldr	r3, [r3, #32]
 800b5d2:	81fb      	strh	r3, [r7, #14]
			}
			memcpy(EndPoint->InBuffer,Buffer,Bytes);
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	69da      	ldr	r2, [r3, #28]
 800b5d8:	89fb      	ldrh	r3, [r7, #14]
 800b5da:	4610      	mov	r0, r2
 800b5dc:	6879      	ldr	r1, [r7, #4]
 800b5de:	461a      	mov	r2, r3
 800b5e0:	f00f f8c6 	bl	801a770 <memcpy>
			EndPoint->InBytesAvailable += Bytes;
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	699a      	ldr	r2, [r3, #24]
 800b5e8:	89fb      	ldrh	r3, [r7, #14]
 800b5ea:	18d2      	adds	r2, r2, r3
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	619a      	str	r2, [r3, #24]
			Length -= Bytes;
 800b5f0:	887a      	ldrh	r2, [r7, #2]
 800b5f2:	89fb      	ldrh	r3, [r7, #14]
 800b5f4:	1ad3      	subs	r3, r2, r3
 800b5f6:	807b      	strh	r3, [r7, #2]

			Endpoint_ClearIN();
 800b5f8:	f000 fa7e 	bl	800baf8 <Endpoint_ClearIN>
													uint16_t Length)
{
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
	uint16_t Bytes;

	while (Length) {
 800b5fc:	887b      	ldrh	r3, [r7, #2]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d1d7      	bne.n	800b5b2 <Endpoint_Write_Control_Stream_LE+0x12>
			Length -= Bytes;

			Endpoint_ClearIN();
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
 800b602:	f04f 0300 	mov.w	r3, #0
}
 800b606:	4618      	mov	r0, r3
 800b608:	f107 0710 	add.w	r7, r7, #16
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}
 800b610:	2000137c 	.word	0x2000137c

0800b614 <Endpoint_Write_Control_Stream_BE>:

uint8_t	Endpoint_Write_Control_Stream_BE (const void *const Buffer,
													uint16_t Length)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b082      	sub	sp, #8
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	460b      	mov	r3, r1
 800b61e:	807b      	strh	r3, [r7, #2]
	return Endpoint_Write_Control_Stream_LE(Buffer,Length);
 800b620:	887b      	ldrh	r3, [r7, #2]
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	4619      	mov	r1, r3
 800b626:	f7ff ffbb 	bl	800b5a0 <Endpoint_Write_Control_Stream_LE>
 800b62a:	4603      	mov	r3, r0
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	f107 0708 	add.w	r7, r7, #8
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}
 800b636:	bf00      	nop

0800b638 <Endpoint_Read_Control_Stream_LE>:

uint8_t	Endpoint_Read_Control_Stream_LE (void *const Buffer, uint16_t Length) {
 800b638:	b580      	push	{r7, lr}
 800b63a:	b084      	sub	sp, #16
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	460b      	mov	r3, r1
 800b642:	807b      	strh	r3, [r7, #2]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
 800b644:	4b18      	ldr	r3, [pc, #96]	; (800b6a8 <Endpoint_Read_Control_Stream_LE+0x70>)
 800b646:	60bb      	str	r3, [r7, #8]
	uint16_t Bytes;

	while (Length) {
 800b648:	e024      	b.n	800b694 <Endpoint_Read_Control_Stream_LE+0x5c>
		if (EndPoint->IsOutRecieved) {
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	f003 0320 	and.w	r3, r3, #32
 800b652:	2b00      	cmp	r3, #0
 800b654:	d01e      	beq.n	800b694 <Endpoint_Read_Control_Stream_LE+0x5c>
			if(EndPoint->OutBytesAvailable > Length)
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	689a      	ldr	r2, [r3, #8]
 800b65a:	887b      	ldrh	r3, [r7, #2]
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d902      	bls.n	800b666 <Endpoint_Read_Control_Stream_LE+0x2e>
			{
				Bytes = Length;
 800b660:	887b      	ldrh	r3, [r7, #2]
 800b662:	81fb      	strh	r3, [r7, #14]
 800b664:	e002      	b.n	800b66c <Endpoint_Read_Control_Stream_LE+0x34>
			}
			else
			{
				Bytes = EndPoint->OutBytesAvailable;
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	689b      	ldr	r3, [r3, #8]
 800b66a:	81fb      	strh	r3, [r7, #14]
			}

			memcpy(Buffer,EndPoint->OutBuffer,Bytes);
 800b66c:	68bb      	ldr	r3, [r7, #8]
 800b66e:	691a      	ldr	r2, [r3, #16]
 800b670:	89fb      	ldrh	r3, [r7, #14]
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	4611      	mov	r1, r2
 800b676:	461a      	mov	r2, r3
 800b678:	f00f f87a 	bl	801a770 <memcpy>
			EndPoint->OutBytesAvailable -= Bytes;
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	689a      	ldr	r2, [r3, #8]
 800b680:	89fb      	ldrh	r3, [r7, #14]
 800b682:	1ad2      	subs	r2, r2, r3
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	609a      	str	r2, [r3, #8]
			Length -= Bytes;
 800b688:	887a      	ldrh	r2, [r7, #2]
 800b68a:	89fb      	ldrh	r3, [r7, #14]
 800b68c:	1ad3      	subs	r3, r2, r3
 800b68e:	807b      	strh	r3, [r7, #2]

			Endpoint_ClearOUT();
 800b690:	f000 f9da 	bl	800ba48 <Endpoint_ClearOUT>

uint8_t	Endpoint_Read_Control_Stream_LE (void *const Buffer, uint16_t Length) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
	uint16_t Bytes;

	while (Length) {
 800b694:	887b      	ldrh	r3, [r7, #2]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d1d7      	bne.n	800b64a <Endpoint_Read_Control_Stream_LE+0x12>
			Length -= Bytes;

			Endpoint_ClearOUT();
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
 800b69a:	f04f 0300 	mov.w	r3, #0
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f107 0710 	add.w	r7, r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}
 800b6a8:	2000137c 	.word	0x2000137c

0800b6ac <Endpoint_Read_Control_Stream_BE>:

uint8_t	Endpoint_Read_Control_Stream_BE (void *const Buffer, uint16_t Length) {
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b082      	sub	sp, #8
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	807b      	strh	r3, [r7, #2]
	return Endpoint_Read_Control_Stream_LE(Buffer,Length);
 800b6b8:	887b      	ldrh	r3, [r7, #2]
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	4619      	mov	r1, r3
 800b6be:	f7ff ffbb 	bl	800b638 <Endpoint_Read_Control_Stream_LE>
 800b6c2:	4603      	mov	r3, r0
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f107 0708 	add.w	r7, r7, #8
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
 800b6ce:	bf00      	nop

0800b6d0 <Endpoint_Null_Stream>:

uint8_t Endpoint_Null_Stream(uint16_t Length,
								 uint16_t* const BytesProcessed) {
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	6039      	str	r1, [r7, #0]
 800b6da:	80fb      	strh	r3, [r7, #6]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800b6dc:	f241 3378 	movw	r3, #4984	; 0x1378
 800b6e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b6e4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b6e8:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800b6ec:	fb02 f203 	mul.w	r2, r2, r3
 800b6f0:	f241 3378 	movw	r3, #4984	; 0x1378
 800b6f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b6f8:	18d3      	adds	r3, r2, r3
 800b6fa:	f103 0304 	add.w	r3, r3, #4
 800b6fe:	613b      	str	r3, [r7, #16]
		uint16_t Bytes = 0;
 800b700:	f04f 0300 	mov.w	r3, #0
 800b704:	82fb      	strh	r3, [r7, #22]
		uint16_t BytesTransfered = 0;
 800b706:	f04f 0300 	mov.w	r3, #0
 800b70a:	82bb      	strh	r3, [r7, #20]
		uint8_t ErrorCode;

		if (BytesProcessed!=NULL) {
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d056      	beq.n	800b7c0 <Endpoint_Null_Stream+0xf0>
			Length -= *BytesProcessed;
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	881b      	ldrh	r3, [r3, #0]
 800b716:	88fa      	ldrh	r2, [r7, #6]
 800b718:	1ad3      	subs	r3, r2, r3
 800b71a:	80fb      	strh	r3, [r7, #6]
			BytesTransfered = *BytesProcessed;
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	881b      	ldrh	r3, [r3, #0]
 800b720:	82bb      	strh	r3, [r7, #20]
		}

		while (Length) {
 800b722:	e04d      	b.n	800b7c0 <Endpoint_Null_Stream+0xf0>
			if (ep->InInUse)
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	f003 0310 	and.w	r3, r3, #16
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d146      	bne.n	800b7be <Endpoint_Null_Stream+0xee>
				continue;
			if (Endpoint_IsReadWriteAllowed()) {
 800b730:	f000 fa6e 	bl	800bc10 <Endpoint_IsReadWriteAllowed>
 800b734:	4603      	mov	r3, r0
 800b736:	2b00      	cmp	r3, #0
 800b738:	d02d      	beq.n	800b796 <Endpoint_Null_Stream+0xc6>
				if((ep->InBufferLength - ep->InBytesAvailable)  > Length)
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	6a1a      	ldr	r2, [r3, #32]
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	699b      	ldr	r3, [r3, #24]
 800b742:	1ad2      	subs	r2, r2, r3
 800b744:	88fb      	ldrh	r3, [r7, #6]
 800b746:	429a      	cmp	r2, r3
 800b748:	d902      	bls.n	800b750 <Endpoint_Null_Stream+0x80>
				{
					Bytes = Length;
 800b74a:	88fb      	ldrh	r3, [r7, #6]
 800b74c:	82fb      	strh	r3, [r7, #22]
 800b74e:	e007      	b.n	800b760 <Endpoint_Null_Stream+0x90>
				}
				else
				{
					Bytes = (ep->InBufferLength - ep->InBytesAvailable);
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	6a1b      	ldr	r3, [r3, #32]
 800b754:	b29a      	uxth	r2, r3
 800b756:	693b      	ldr	r3, [r7, #16]
 800b758:	699b      	ldr	r3, [r3, #24]
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	1ad3      	subs	r3, r2, r3
 800b75e:	82fb      	strh	r3, [r7, #22]
				}

				memset(ep->InBuffer + ep->InBytesAvailable,0x0,Bytes);
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	69da      	ldr	r2, [r3, #28]
 800b764:	693b      	ldr	r3, [r7, #16]
 800b766:	699b      	ldr	r3, [r3, #24]
 800b768:	18d2      	adds	r2, r2, r3
 800b76a:	8afb      	ldrh	r3, [r7, #22]
 800b76c:	4610      	mov	r0, r2
 800b76e:	f04f 0100 	mov.w	r1, #0
 800b772:	461a      	mov	r2, r3
 800b774:	f00f f89e 	bl	801a8b4 <memset>
				ep->InBytesAvailable += Bytes;
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	699a      	ldr	r2, [r3, #24]
 800b77c:	8afb      	ldrh	r3, [r7, #22]
 800b77e:	18d2      	adds	r2, r2, r3
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	619a      	str	r2, [r3, #24]
				BytesTransfered += Bytes;
 800b784:	8aba      	ldrh	r2, [r7, #20]
 800b786:	8afb      	ldrh	r3, [r7, #22]
 800b788:	18d3      	adds	r3, r2, r3
 800b78a:	82bb      	strh	r3, [r7, #20]
				Length -= Bytes;
 800b78c:	88fa      	ldrh	r2, [r7, #6]
 800b78e:	8afb      	ldrh	r3, [r7, #22]
 800b790:	1ad3      	subs	r3, r2, r3
 800b792:	80fb      	strh	r3, [r7, #6]
 800b794:	e014      	b.n	800b7c0 <Endpoint_Null_Stream+0xf0>
			}
			else {
				Endpoint_ClearIN();
 800b796:	f000 f9af 	bl	800baf8 <Endpoint_ClearIN>
				if (BytesProcessed!=NULL) {
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d005      	beq.n	800b7ac <Endpoint_Null_Stream+0xdc>
					*BytesProcessed = BytesTransfered;
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	8aba      	ldrh	r2, [r7, #20]
 800b7a4:	801a      	strh	r2, [r3, #0]
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
 800b7a6:	f04f 0305 	mov.w	r3, #5
 800b7aa:	e00e      	b.n	800b7ca <Endpoint_Null_Stream+0xfa>
				}

			ErrorCode = Endpoint_WaitUntilReady();
 800b7ac:	f000 f8f4 	bl	800b998 <Endpoint_WaitUntilReady>
 800b7b0:	4603      	mov	r3, r0
 800b7b2:	73fb      	strb	r3, [r7, #15]
			if (ErrorCode) {
 800b7b4:	7bfb      	ldrb	r3, [r7, #15]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d002      	beq.n	800b7c0 <Endpoint_Null_Stream+0xf0>
				return ErrorCode;
 800b7ba:	7bfb      	ldrb	r3, [r7, #15]
 800b7bc:	e005      	b.n	800b7ca <Endpoint_Null_Stream+0xfa>
			BytesTransfered = *BytesProcessed;
		}

		while (Length) {
			if (ep->InInUse)
				continue;
 800b7be:	bf00      	nop
		if (BytesProcessed!=NULL) {
			Length -= *BytesProcessed;
			BytesTransfered = *BytesProcessed;
		}

		while (Length) {
 800b7c0:	88fb      	ldrh	r3, [r7, #6]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d1ae      	bne.n	800b724 <Endpoint_Null_Stream+0x54>
			}


			}
		}
		return ENDPOINT_RWSTREAM_NoError;
 800b7c6:	f04f 0300 	mov.w	r3, #0
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f107 0718 	add.w	r7, r7, #24
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}

0800b7d4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b083      	sub	sp, #12
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	4603      	mov	r3, r0
 800b7dc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800b7de:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800b7e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800b7e6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800b7ea:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800b7ee:	79f9      	ldrb	r1, [r7, #7]
 800b7f0:	f001 011f 	and.w	r1, r1, #31
 800b7f4:	f04f 0001 	mov.w	r0, #1
 800b7f8:	fa00 f101 	lsl.w	r1, r0, r1
 800b7fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800b800:	f107 070c 	add.w	r7, r7, #12
 800b804:	46bd      	mov	sp, r7
 800b806:	bc80      	pop	{r7}
 800b808:	4770      	bx	lr
 800b80a:	bf00      	nop

0800b80c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800b80c:	b480      	push	{r7}
 800b80e:	b083      	sub	sp, #12
 800b810:	af00      	add	r7, sp, #0
 800b812:	4603      	mov	r3, r0
 800b814:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800b816:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800b81a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800b81e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800b822:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800b826:	79f9      	ldrb	r1, [r7, #7]
 800b828:	f001 011f 	and.w	r1, r1, #31
 800b82c:	f04f 0001 	mov.w	r0, #1
 800b830:	fa00 f101 	lsl.w	r1, r0, r1
 800b834:	f102 0220 	add.w	r2, r2, #32
 800b838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800b83c:	f107 070c 	add.w	r7, r7, #12
 800b840:	46bd      	mov	sp, r7
 800b842:	bc80      	pop	{r7}
 800b844:	4770      	bx	lr
 800b846:	bf00      	nop

0800b848 <Endpoint_IsINReady>:
	 *  \return Boolean \c true if the current endpoint is ready for an IN
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsINReady(void);
	static inline bool Endpoint_IsINReady(void)
	{
 800b848:	b480      	push	{r7}
 800b84a:	b083      	sub	sp, #12
 800b84c:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800b84e:	f241 3378 	movw	r3, #4984	; 0x1378
 800b852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b856:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b85a:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800b85e:	fb02 f203 	mul.w	r2, r2, r3
 800b862:	f241 3378 	movw	r3, #4984	; 0x1378
 800b866:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b86a:	18d3      	adds	r3, r2, r3
 800b86c:	f103 0304 	add.w	r3, r3, #4
 800b870:	607b      	str	r3, [r7, #4]
		return ep->InInUse == 0 && ep->IsEnabled;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	f003 0310 	and.w	r3, r3, #16
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d109      	bne.n	800b892 <Endpoint_IsINReady+0x4a>
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	791b      	ldrb	r3, [r3, #4]
 800b882:	f003 0302 	and.w	r3, r3, #2
 800b886:	b2db      	uxtb	r3, r3
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d002      	beq.n	800b892 <Endpoint_IsINReady+0x4a>
 800b88c:	f04f 0301 	mov.w	r3, #1
 800b890:	e001      	b.n	800b896 <Endpoint_IsINReady+0x4e>
 800b892:	f04f 0300 	mov.w	r3, #0
 800b896:	f003 0301 	and.w	r3, r3, #1
 800b89a:	b2db      	uxtb	r3, r3
	}
 800b89c:	4618      	mov	r0, r3
 800b89e:	f107 070c 	add.w	r7, r7, #12
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bc80      	pop	{r7}
 800b8a6:	4770      	bx	lr

0800b8a8 <Endpoint_IsOUTReceived>:
	 *  \return Boolean \c true if current endpoint is has received an OUT
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsOUTReceived(void);
	static inline bool Endpoint_IsOUTReceived(void)
	{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800b8ae:	f241 3378 	movw	r3, #4984	; 0x1378
 800b8b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b8b6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b8ba:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800b8be:	fb02 f203 	mul.w	r2, r2, r3
 800b8c2:	f241 3378 	movw	r3, #4984	; 0x1378
 800b8c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b8ca:	18d3      	adds	r3, r2, r3
 800b8cc:	f103 0304 	add.w	r3, r3, #4
 800b8d0:	607b      	str	r3, [r7, #4]
		return ep->IsOutRecieved;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800b8da:	b2db      	uxtb	r3, r3
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	bf0c      	ite	eq
 800b8e0:	2300      	moveq	r3, #0
 800b8e2:	2301      	movne	r3, #1
 800b8e4:	b2db      	uxtb	r3, r3
	}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f107 070c 	add.w	r7, r7, #12
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bc80      	pop	{r7}
 800b8f0:	4770      	bx	lr
 800b8f2:	bf00      	nop

0800b8f4 <Endpoint_GetEndpointDirection>:
	 *  \return The currently selected endpoint's direction, as a
	 *  \c ENDPOINT_DIR_* mask.
	 */
	static inline uint8_t Endpoint_GetEndpointDirection(void);
	static inline uint8_t Endpoint_GetEndpointDirection(void)
	{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800b8fa:	f241 3378 	movw	r3, #4984	; 0x1378
 800b8fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b902:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b906:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800b90a:	fb02 f203 	mul.w	r2, r2, r3
 800b90e:	f241 3378 	movw	r3, #4984	; 0x1378
 800b912:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b916:	18d3      	adds	r3, r2, r3
 800b918:	f103 0304 	add.w	r3, r3, #4
 800b91c:	607b      	str	r3, [r7, #4]
		return ep->Address & ENDPOINT_DIR_MASK;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	781b      	ldrb	r3, [r3, #0]
 800b922:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b926:	b2db      	uxtb	r3, r3
	}
 800b928:	4618      	mov	r0, r3
 800b92a:	f107 070c 	add.w	r7, r7, #12
 800b92e:	46bd      	mov	sp, r7
 800b930:	bc80      	pop	{r7}
 800b932:	4770      	bx	lr

0800b934 <Endpoint_IsStalled>:
	 *  \return Boolean \c true if the currently selected endpoint is stalled,
	 *  \c false otherwise.
	 */
	static inline bool Endpoint_IsStalled(void);
	static inline bool Endpoint_IsStalled(void)
	{
 800b934:	b480      	push	{r7}
 800b936:	b083      	sub	sp, #12
 800b938:	af00      	add	r7, sp, #0
		bool status = false;
 800b93a:	f04f 0300 	mov.w	r3, #0
 800b93e:	71fb      	strb	r3, [r7, #7]
		if(device.Endpoints[device.CurrentEndpoint].IsHalted == 1)
 800b940:	f241 3378 	movw	r3, #4984	; 0x1378
 800b944:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b948:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800b94c:	461a      	mov	r2, r3
 800b94e:	f241 3378 	movw	r3, #4984	; 0x1378
 800b952:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b956:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800b95a:	fb01 f202 	mul.w	r2, r1, r2
 800b95e:	189b      	adds	r3, r3, r2
 800b960:	7a1b      	ldrb	r3, [r3, #8]
 800b962:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800b966:	b2db      	uxtb	r3, r3
 800b968:	2b01      	cmp	r3, #1
 800b96a:	d102      	bne.n	800b972 <Endpoint_IsStalled+0x3e>
		{
			status = true;
 800b96c:	f04f 0301 	mov.w	r3, #1
 800b970:	71fb      	strb	r3, [r7, #7]
		}
		return status;
 800b972:	79fb      	ldrb	r3, [r7, #7]
	}
 800b974:	4618      	mov	r0, r3
 800b976:	f107 070c 	add.w	r7, r7, #12
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bc80      	pop	{r7}
 800b97e:	4770      	bx	lr

0800b980 <USB_Device_GetFrameNumber>:
 *  the frame number is incremented by one.
 *
 *  \return Current USB frame number from the USB controller.
 */
static inline uint16_t USB_Device_GetFrameNumber(void);
static inline uint16_t USB_Device_GetFrameNumber() {
 800b980:	b580      	push	{r7, lr}
 800b982:	af00      	add	r7, sp, #0
	return device.Driver->GetFrameNumber();
 800b984:	f241 3378 	movw	r3, #4984	; 0x1378
 800b988:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b990:	4798      	blx	r3
 800b992:	4603      	mov	r3, r0
}
 800b994:	4618      	mov	r0, r3
 800b996:	bd80      	pop	{r7, pc}

0800b998 <Endpoint_WaitUntilReady>:
extern volatile uint8_t zlp_flag;

extern USB_INIT_t usb_init;

uint8_t Endpoint_WaitUntilReady(void)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b082      	sub	sp, #8
 800b99c:	af00      	add	r7, sp, #0
	#if (USB_STREAM_TIMEOUT_MS < 0xFF)
	uint8_t  TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
 800b99e:	f04f 0364 	mov.w	r3, #100	; 0x64
 800b9a2:	71fb      	strb	r3, [r7, #7]
	#else
	uint16_t TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
	#endif

	uint16_t PreviousFrameNumber = USB_Device_GetFrameNumber();
 800b9a4:	f7ff ffec 	bl	800b980 <USB_Device_GetFrameNumber>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	80bb      	strh	r3, [r7, #4]
 800b9ac:	e000      	b.n	800b9b0 <Endpoint_WaitUntilReady+0x18>
			PreviousFrameNumber = CurrentFrameNumber;

			if (!(TimeoutMSRem--))
			  return ENDPOINT_READYWAIT_Timeout;
		}
	}
 800b9ae:	bf00      	nop

	uint16_t PreviousFrameNumber = USB_Device_GetFrameNumber();

	for (;;)
	{
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 800b9b0:	f7ff ffa0 	bl	800b8f4 <Endpoint_GetEndpointDirection>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b80      	cmp	r3, #128	; 0x80
 800b9b8:	d107      	bne.n	800b9ca <Endpoint_WaitUntilReady+0x32>
		{
			if (Endpoint_IsINReady())
 800b9ba:	f7ff ff45 	bl	800b848 <Endpoint_IsINReady>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d00a      	beq.n	800b9da <Endpoint_WaitUntilReady+0x42>
			  return ENDPOINT_READYWAIT_NoError;
 800b9c4:	f04f 0300 	mov.w	r3, #0
 800b9c8:	e039      	b.n	800ba3e <Endpoint_WaitUntilReady+0xa6>
		}
		else
		{
			if (Endpoint_IsOUTReceived())
 800b9ca:	f7ff ff6d 	bl	800b8a8 <Endpoint_IsOUTReceived>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d002      	beq.n	800b9da <Endpoint_WaitUntilReady+0x42>
			  return ENDPOINT_READYWAIT_NoError;
 800b9d4:	f04f 0300 	mov.w	r3, #0
 800b9d8:	e031      	b.n	800ba3e <Endpoint_WaitUntilReady+0xa6>
		}

		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 800b9da:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800b9de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b9e2:	781b      	ldrb	r3, [r3, #0]
 800b9e4:	70fb      	strb	r3, [r7, #3]

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
 800b9e6:	78fb      	ldrb	r3, [r7, #3]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d102      	bne.n	800b9f2 <Endpoint_WaitUntilReady+0x5a>
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
 800b9ec:	f04f 0302 	mov.w	r3, #2
 800b9f0:	e025      	b.n	800ba3e <Endpoint_WaitUntilReady+0xa6>
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
 800b9f2:	78fb      	ldrb	r3, [r7, #3]
 800b9f4:	2b05      	cmp	r3, #5
 800b9f6:	d102      	bne.n	800b9fe <Endpoint_WaitUntilReady+0x66>
		  return ENDPOINT_READYWAIT_BusSuspended;
 800b9f8:	f04f 0303 	mov.w	r3, #3
 800b9fc:	e01f      	b.n	800ba3e <Endpoint_WaitUntilReady+0xa6>
		else if (Endpoint_IsStalled())
 800b9fe:	f7ff ff99 	bl	800b934 <Endpoint_IsStalled>
 800ba02:	4603      	mov	r3, r0
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d002      	beq.n	800ba0e <Endpoint_WaitUntilReady+0x76>
		  return ENDPOINT_READYWAIT_EndpointStalled;
 800ba08:	f04f 0301 	mov.w	r3, #1
 800ba0c:	e017      	b.n	800ba3e <Endpoint_WaitUntilReady+0xa6>

		uint16_t CurrentFrameNumber = USB_Device_GetFrameNumber();
 800ba0e:	f7ff ffb7 	bl	800b980 <USB_Device_GetFrameNumber>
 800ba12:	4603      	mov	r3, r0
 800ba14:	803b      	strh	r3, [r7, #0]

		if (CurrentFrameNumber != PreviousFrameNumber)
 800ba16:	883a      	ldrh	r2, [r7, #0]
 800ba18:	88bb      	ldrh	r3, [r7, #4]
 800ba1a:	429a      	cmp	r2, r3
 800ba1c:	d0c7      	beq.n	800b9ae <Endpoint_WaitUntilReady+0x16>
		{
			PreviousFrameNumber = CurrentFrameNumber;
 800ba1e:	883b      	ldrh	r3, [r7, #0]
 800ba20:	80bb      	strh	r3, [r7, #4]

			if (!(TimeoutMSRem--))
 800ba22:	79fb      	ldrb	r3, [r7, #7]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	bf14      	ite	ne
 800ba28:	2300      	movne	r3, #0
 800ba2a:	2301      	moveq	r3, #1
 800ba2c:	b2db      	uxtb	r3, r3
 800ba2e:	79fa      	ldrb	r2, [r7, #7]
 800ba30:	f102 32ff 	add.w	r2, r2, #4294967295
 800ba34:	71fa      	strb	r2, [r7, #7]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d0b9      	beq.n	800b9ae <Endpoint_WaitUntilReady+0x16>
			  return ENDPOINT_READYWAIT_Timeout;
 800ba3a:	f04f 0304 	mov.w	r3, #4
		}
	}
}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f107 0708 	add.w	r7, r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <Endpoint_ClearOUT>:

void Endpoint_ClearOUT(void) {
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800ba4e:	f241 3378 	movw	r3, #4984	; 0x1378
 800ba52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba56:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800ba5a:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800ba5e:	fb02 f203 	mul.w	r2, r2, r3
 800ba62:	f241 3378 	movw	r3, #4984	; 0x1378
 800ba66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba6a:	18d3      	adds	r3, r2, r3
 800ba6c:	f103 0304 	add.w	r3, r3, #4
 800ba70:	607b      	str	r3, [r7, #4]
	/* if we have data left which isn't read yet, we leave this routine to
	 * not override it */
	if (ep->IsEnabled == 0)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	791b      	ldrb	r3, [r3, #4]
 800ba76:	f003 0302 	and.w	r3, r3, #2
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d036      	beq.n	800baee <Endpoint_ClearOUT+0xa6>
		return;
	/* First Check whether we have data in the driver */
	ep->OutBytesAvailable = device.Driver->EndpointRead(
 800ba80:	f241 3378 	movw	r3, #4984	; 0x1378
 800ba84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							ep->Address,ep->OutBuffer,ep->OutBufferLength);
 800ba8c:	687a      	ldr	r2, [r7, #4]
	/* if we have data left which isn't read yet, we leave this routine to
	 * not override it */
	if (ep->IsEnabled == 0)
		return;
	/* First Check whether we have data in the driver */
	ep->OutBytesAvailable = device.Driver->EndpointRead(
 800ba8e:	7810      	ldrb	r0, [r2, #0]
							ep->Address,ep->OutBuffer,ep->OutBufferLength);
 800ba90:	687a      	ldr	r2, [r7, #4]
	/* if we have data left which isn't read yet, we leave this routine to
	 * not override it */
	if (ep->IsEnabled == 0)
		return;
	/* First Check whether we have data in the driver */
	ep->OutBytesAvailable = device.Driver->EndpointRead(
 800ba92:	6911      	ldr	r1, [r2, #16]
							ep->Address,ep->OutBuffer,ep->OutBufferLength);
 800ba94:	687a      	ldr	r2, [r7, #4]
	/* if we have data left which isn't read yet, we leave this routine to
	 * not override it */
	if (ep->IsEnabled == 0)
		return;
	/* First Check whether we have data in the driver */
	ep->OutBytesAvailable = device.Driver->EndpointRead(
 800ba96:	6952      	ldr	r2, [r2, #20]
 800ba98:	4798      	blx	r3
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	609a      	str	r2, [r3, #8]
							ep->Address,ep->OutBuffer,ep->OutBufferLength);
	ep->OutOffset = 0;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f04f 0200 	mov.w	r2, #0
 800baa8:	60da      	str	r2, [r3, #12]
	/* If we didn't request new data and all data has been read, request new */
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	f003 0308 	and.w	r3, r3, #8
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d11c      	bne.n	800baf0 <Endpoint_ClearOUT+0xa8>
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	689b      	ldr	r3, [r3, #8]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d118      	bne.n	800baf0 <Endpoint_ClearOUT+0xa8>
		ep->OutInUse = true;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	889a      	ldrh	r2, [r3, #4]
 800bac2:	f042 0208 	orr.w	r2, r2, #8
 800bac6:	809a      	strh	r2, [r3, #4]
		ep->IsOutRecieved = 0;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	889a      	ldrh	r2, [r3, #4]
 800bacc:	f022 0220 	bic.w	r2, r2, #32
 800bad0:	809a      	strh	r2, [r3, #4]
		device.Driver->EndpointReadStart(ep->Address,
 800bad2:	f241 3378 	movw	r3, #4984	; 0x1378
 800bad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bade:	687a      	ldr	r2, [r7, #4]
 800bae0:	7810      	ldrb	r0, [r2, #0]
				ep->OutBuffer,
 800bae2:	687a      	ldr	r2, [r7, #4]
	ep->OutOffset = 0;
	/* If we didn't request new data and all data has been read, request new */
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
		ep->OutInUse = true;
		ep->IsOutRecieved = 0;
		device.Driver->EndpointReadStart(ep->Address,
 800bae4:	6911      	ldr	r1, [r2, #16]
				ep->OutBuffer,
				ep->OutBufferLength);
 800bae6:	687a      	ldr	r2, [r7, #4]
	ep->OutOffset = 0;
	/* If we didn't request new data and all data has been read, request new */
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
		ep->OutInUse = true;
		ep->IsOutRecieved = 0;
		device.Driver->EndpointReadStart(ep->Address,
 800bae8:	6952      	ldr	r2, [r2, #20]
 800baea:	4798      	blx	r3
 800baec:	e000      	b.n	800baf0 <Endpoint_ClearOUT+0xa8>
void Endpoint_ClearOUT(void) {
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
	/* if we have data left which isn't read yet, we leave this routine to
	 * not override it */
	if (ep->IsEnabled == 0)
		return;
 800baee:	bf00      	nop
		ep->IsOutRecieved = 0;
		device.Driver->EndpointReadStart(ep->Address,
				ep->OutBuffer,
				ep->OutBufferLength);
	}
}
 800baf0:	f107 0708 	add.w	r7, r7, #8
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}

0800baf8 <Endpoint_ClearIN>:

void Endpoint_ClearIN(void)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b082      	sub	sp, #8
 800bafc:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800bafe:	f241 3378 	movw	r3, #4984	; 0x1378
 800bb02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb06:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800bb0a:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800bb0e:	fb02 f203 	mul.w	r2, r2, r3
 800bb12:	f241 3378 	movw	r3, #4984	; 0x1378
 800bb16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb1a:	18d3      	adds	r3, r2, r3
 800bb1c:	f103 0304 	add.w	r3, r3, #4
 800bb20:	607b      	str	r3, [r7, #4]
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	685b      	ldr	r3, [r3, #4]
 800bb26:	f003 0310 	and.w	r3, r3, #16
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d16b      	bne.n	800bc06 <Endpoint_ClearIN+0x10e>
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	791b      	ldrb	r3, [r3, #4]
 800bb32:	f003 0302 	and.w	r3, r3, #2
 800bb36:	b2db      	uxtb	r3, r3
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d064      	beq.n	800bc06 <Endpoint_ClearIN+0x10e>
		return;
	ep->InInUse = true;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	889a      	ldrh	r2, [r3, #4]
 800bb40:	f042 0210 	orr.w	r2, r2, #16
 800bb44:	809a      	strh	r2, [r3, #4]
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	69da      	ldr	r2, [r3, #28]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft = ep->InBytesAvailable;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	699a      	ldr	r2, [r3, #24]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	625a      	str	r2, [r3, #36]	; 0x24
	ep->InBytesAvailable = 0;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	f04f 0200 	mov.w	r2, #0
 800bb5c:	619a      	str	r2, [r3, #24]
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
 800bb5e:	f04f 006b 	mov.w	r0, #107	; 0x6b
 800bb62:	f7ff fe53 	bl	800b80c <NVIC_DisableIRQ>
	data_count = device.Driver->EndpointWrite(ep->Address,
 800bb66:	f241 3378 	movw	r3, #4984	; 0x1378
 800bb6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb72:	687a      	ldr	r2, [r7, #4]
 800bb74:	7810      	ldrb	r0, [r2, #0]
			ep->InDataBuffer,ep->InDataLeft);
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800bb7a:	687a      	ldr	r2, [r7, #4]
	ep->InDataBuffer = ep->InBuffer;
	ep->InDataLeft = ep->InBytesAvailable;
	ep->InBytesAvailable = 0;
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
	data_count = device.Driver->EndpointWrite(ep->Address,
 800bb7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800bb7e:	4798      	blx	r3
 800bb80:	6038      	str	r0, [r7, #0]
			ep->InDataBuffer,ep->InDataLeft);
	ep->InDataBuffer += data_count;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	18d2      	adds	r2, r2, r3
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft -= data_count;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	1ad2      	subs	r2, r2, r3
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	625a      	str	r2, [r3, #36]	; 0x24
	NVIC_EnableIRQ(USB0_0_IRQn);
 800bb9a:	f04f 006b 	mov.w	r0, #107	; 0x6b
 800bb9e:	f7ff fe19 	bl	800b7d4 <NVIC_EnableIRQ>
	if((zlp_flag == true) && (ep->Number != 0))
 800bba2:	f640 5339 	movw	r3, #3385	; 0xd39
 800bba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bbaa:	781b      	ldrb	r3, [r3, #0]
 800bbac:	b2db      	uxtb	r3, r3
 800bbae:	2b01      	cmp	r3, #1
 800bbb0:	d12a      	bne.n	800bc08 <Endpoint_ClearIN+0x110>
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	781b      	ldrb	r3, [r3, #0]
 800bbb6:	f003 030f 	and.w	r3, r3, #15
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d023      	beq.n	800bc08 <Endpoint_ClearIN+0x110>
	{
		/*Send a ZLP from here*/
	  while(ep->InInUse)
 800bbc0:	bf00      	nop
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	685b      	ldr	r3, [r3, #4]
 800bbc6:	f003 0310 	and.w	r3, r3, #16
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d1f9      	bne.n	800bbc2 <Endpoint_ClearIN+0xca>
	  {
		;
	  }
	  ep->InInUse = true;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	889a      	ldrh	r2, [r3, #4]
 800bbd2:	f042 0210 	orr.w	r2, r2, #16
 800bbd6:	809a      	strh	r2, [r3, #4]
	  device.Driver->EndpointWrite(ep->Address,
 800bbd8:	f241 3378 	movw	r3, #4984	; 0x1378
 800bbdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbe4:	687a      	ldr	r2, [r7, #4]
 800bbe6:	7811      	ldrb	r1, [r2, #0]
	  			ep->InDataBuffer,0);
 800bbe8:	687a      	ldr	r2, [r7, #4]
 800bbea:	6a92      	ldr	r2, [r2, #40]	; 0x28
	  while(ep->InInUse)
	  {
		;
	  }
	  ep->InInUse = true;
	  device.Driver->EndpointWrite(ep->Address,
 800bbec:	4608      	mov	r0, r1
 800bbee:	4611      	mov	r1, r2
 800bbf0:	f04f 0200 	mov.w	r2, #0
 800bbf4:	4798      	blx	r3
	  			ep->InDataBuffer,0);
	  zlp_flag = false;
 800bbf6:	f640 5339 	movw	r3, #3385	; 0xd39
 800bbfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bbfe:	f04f 0200 	mov.w	r2, #0
 800bc02:	701a      	strb	r2, [r3, #0]
 800bc04:	e000      	b.n	800bc08 <Endpoint_ClearIN+0x110>
{
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
		return;
 800bc06:	bf00      	nop
	  ep->InInUse = true;
	  device.Driver->EndpointWrite(ep->Address,
	  			ep->InDataBuffer,0);
	  zlp_flag = false;
	}
}
 800bc08:	f107 0708 	add.w	r7, r7, #8
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}

0800bc10 <Endpoint_IsReadWriteAllowed>:

bool Endpoint_IsReadWriteAllowed() {
 800bc10:	b480      	push	{r7}
 800bc12:	b083      	sub	sp, #12
 800bc14:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800bc16:	f241 3378 	movw	r3, #4984	; 0x1378
 800bc1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bc1e:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800bc22:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800bc26:	fb02 f203 	mul.w	r2, r2, r3
 800bc2a:	f241 3378 	movw	r3, #4984	; 0x1378
 800bc2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bc32:	18d3      	adds	r3, r2, r3
 800bc34:	f103 0304 	add.w	r3, r3, #4
 800bc38:	603b      	str	r3, [r7, #0]
	bool Retval = false;
 800bc3a:	f04f 0300 	mov.w	r3, #0
 800bc3e:	71fb      	strb	r3, [r7, #7]

	if(EndPoint->Direction)
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bc48:	b2db      	uxtb	r3, r3
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d009      	beq.n	800bc62 <Endpoint_IsReadWriteAllowed+0x52>
	{
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	699a      	ldr	r2, [r3, #24]
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	6a1b      	ldr	r3, [r3, #32]
 800bc56:	429a      	cmp	r2, r3
 800bc58:	bf2c      	ite	cs
 800bc5a:	2300      	movcs	r3, #0
 800bc5c:	2301      	movcc	r3, #1
 800bc5e:	71fb      	strb	r3, [r7, #7]
 800bc60:	e006      	b.n	800bc70 <Endpoint_IsReadWriteAllowed+0x60>
														? true : false;
	}
	else
	{
		Retval = (EndPoint->OutBytesAvailable > 0) ? true : false;
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	689b      	ldr	r3, [r3, #8]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	bf0c      	ite	eq
 800bc6a:	2300      	moveq	r3, #0
 800bc6c:	2301      	movne	r3, #1
 800bc6e:	71fb      	strb	r3, [r7, #7]
	}
	return Retval;
 800bc70:	79fb      	ldrb	r3, [r7, #7]
}
 800bc72:	4618      	mov	r0, r3
 800bc74:	f107 070c 	add.w	r7, r7, #12
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bc80      	pop	{r7}
 800bc7c:	4770      	bx	lr
 800bc7e:	bf00      	nop

0800bc80 <Endpoint_Write_8>:

void Endpoint_Write_8(const uint8_t Data) {
 800bc80:	b480      	push	{r7}
 800bc82:	b085      	sub	sp, #20
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	4603      	mov	r3, r0
 800bc88:	71fb      	strb	r3, [r7, #7]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800bc8a:	f241 3378 	movw	r3, #4984	; 0x1378
 800bc8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bc92:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800bc96:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800bc9a:	fb02 f203 	mul.w	r2, r2, r3
 800bc9e:	f241 3378 	movw	r3, #4984	; 0x1378
 800bca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bca6:	18d3      	adds	r3, r2, r3
 800bca8:	f103 0304 	add.w	r3, r3, #4
 800bcac:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 800bcae:	f04f 0300 	mov.w	r3, #0
 800bcb2:	73fb      	strb	r3, [r7, #15]

	 do
	  {
	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	699a      	ldr	r2, [r3, #24]
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	6a1b      	ldr	r3, [r3, #32]
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d20f      	bcs.n	800bce0 <Endpoint_Write_8+0x60>
	    {
	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	69da      	ldr	r2, [r3, #28]
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	699b      	ldr	r3, [r3, #24]
 800bcc8:	18d3      	adds	r3, r2, r3
 800bcca:	79fa      	ldrb	r2, [r7, #7]
 800bccc:	701a      	strb	r2, [r3, #0]
	      EndPoint->InBytesAvailable++;
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	699b      	ldr	r3, [r3, #24]
 800bcd2:	f103 0201 	add.w	r2, r3, #1
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	619a      	str	r2, [r3, #24]

	      Success = true;
 800bcda:	f04f 0301 	mov.w	r3, #1
 800bcde:	73fb      	strb	r3, [r7, #15]
	    }
	  }while(!Success);
 800bce0:	7bfb      	ldrb	r3, [r7, #15]
 800bce2:	f083 0301 	eor.w	r3, r3, #1
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d1e3      	bne.n	800bcb4 <Endpoint_Write_8+0x34>
}
 800bcec:	f107 0714 	add.w	r7, r7, #20
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bc80      	pop	{r7}
 800bcf4:	4770      	bx	lr
 800bcf6:	bf00      	nop

0800bcf8 <Endpoint_Read_8>:

uint8_t Endpoint_Read_8() {
 800bcf8:	b480      	push	{r7}
 800bcfa:	b083      	sub	sp, #12
 800bcfc:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800bcfe:	f241 3378 	movw	r3, #4984	; 0x1378
 800bd02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bd06:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800bd0a:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800bd0e:	fb02 f203 	mul.w	r2, r2, r3
 800bd12:	f241 3378 	movw	r3, #4984	; 0x1378
 800bd16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bd1a:	18d3      	adds	r3, r2, r3
 800bd1c:	f103 0304 	add.w	r3, r3, #4
 800bd20:	603b      	str	r3, [r7, #0]
	bool Success = false;
 800bd22:	f04f 0300 	mov.w	r3, #0
 800bd26:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 800bd28:	f04f 0300 	mov.w	r3, #0
 800bd2c:	71bb      	strb	r3, [r7, #6]

	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	689b      	ldr	r3, [r3, #8]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d015      	beq.n	800bd62 <Endpoint_Read_8+0x6a>
		{
		  data = EndPoint->OutBuffer[EndPoint->OutOffset];
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	691a      	ldr	r2, [r3, #16]
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	68db      	ldr	r3, [r3, #12]
 800bd3e:	18d3      	adds	r3, r2, r3
 800bd40:	781b      	ldrb	r3, [r3, #0]
 800bd42:	71bb      	strb	r3, [r7, #6]
		  EndPoint->OutOffset++;
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	68db      	ldr	r3, [r3, #12]
 800bd48:	f103 0201 	add.w	r2, r3, #1
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	60da      	str	r2, [r3, #12]
		  EndPoint->OutBytesAvailable--;
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	689b      	ldr	r3, [r3, #8]
 800bd54:	f103 32ff 	add.w	r2, r3, #4294967295
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	609a      	str	r2, [r3, #8]

		  Success = true;
 800bd5c:	f04f 0301 	mov.w	r3, #1
 800bd60:	71fb      	strb	r3, [r7, #7]
		}
	  }while(!Success);
 800bd62:	79fb      	ldrb	r3, [r7, #7]
 800bd64:	f083 0301 	eor.w	r3, r3, #1
 800bd68:	b2db      	uxtb	r3, r3
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d1df      	bne.n	800bd2e <Endpoint_Read_8+0x36>
	 return data;
 800bd6e:	79bb      	ldrb	r3, [r7, #6]
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	f107 070c 	add.w	r7, r7, #12
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bc80      	pop	{r7}
 800bd7a:	4770      	bx	lr

0800bd7c <Endpoint_Write_32_LE>:

void Endpoint_Write_32_LE(const uint32_t Data) {
 800bd7c:	b480      	push	{r7}
 800bd7e:	b085      	sub	sp, #20
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800bd84:	f241 3378 	movw	r3, #4984	; 0x1378
 800bd88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bd8c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800bd90:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800bd94:	fb02 f203 	mul.w	r2, r2, r3
 800bd98:	f241 3378 	movw	r3, #4984	; 0x1378
 800bd9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bda0:	18d3      	adds	r3, r2, r3
 800bda2:	f103 0304 	add.w	r3, r3, #4
 800bda6:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 800bda8:	f04f 0300 	mov.w	r3, #0
 800bdac:	73fb      	strb	r3, [r7, #15]

	do {
		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	699a      	ldr	r2, [r3, #24]
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	6a1b      	ldr	r3, [r3, #32]
 800bdb6:	f1a3 0303 	sub.w	r3, r3, #3
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d20f      	bcs.n	800bdde <Endpoint_Write_32_LE+0x62>
			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) =
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	69da      	ldr	r2, [r3, #28]
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	699b      	ldr	r3, [r3, #24]
 800bdc6:	18d3      	adds	r3, r2, r3
 800bdc8:	687a      	ldr	r2, [r7, #4]
 800bdca:	601a      	str	r2, [r3, #0]
																		Data;
			EndPoint->InBytesAvailable+=4;
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	699b      	ldr	r3, [r3, #24]
 800bdd0:	f103 0204 	add.w	r2, r3, #4
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	619a      	str	r2, [r3, #24]

			Success = true;
 800bdd8:	f04f 0301 	mov.w	r3, #1
 800bddc:	73fb      	strb	r3, [r7, #15]
		}
	}while(!Success);
 800bdde:	7bfb      	ldrb	r3, [r7, #15]
 800bde0:	f083 0301 	eor.w	r3, r3, #1
 800bde4:	b2db      	uxtb	r3, r3
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d1e1      	bne.n	800bdae <Endpoint_Write_32_LE+0x32>
}
 800bdea:	f107 0714 	add.w	r7, r7, #20
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bc80      	pop	{r7}
 800bdf2:	4770      	bx	lr

0800bdf4 <Endpoint_Read_32_LE>:

uint32_t Endpoint_Read_32_LE() {
 800bdf4:	b480      	push	{r7}
 800bdf6:	b085      	sub	sp, #20
 800bdf8:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800bdfa:	f241 3378 	movw	r3, #4984	; 0x1378
 800bdfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800be02:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800be06:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800be0a:	fb02 f203 	mul.w	r2, r2, r3
 800be0e:	f241 3378 	movw	r3, #4984	; 0x1378
 800be12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800be16:	18d3      	adds	r3, r2, r3
 800be18:	f103 0304 	add.w	r3, r3, #4
 800be1c:	607b      	str	r3, [r7, #4]
	bool Success = false;
 800be1e:	f04f 0300 	mov.w	r3, #0
 800be22:	73fb      	strb	r3, [r7, #15]
	uint32_t data = 0;
 800be24:	f04f 0300 	mov.w	r3, #0
 800be28:	60bb      	str	r3, [r7, #8]

	do {
		if(EndPoint->OutBytesAvailable > 3) {
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	689b      	ldr	r3, [r3, #8]
 800be2e:	2b03      	cmp	r3, #3
 800be30:	d915      	bls.n	800be5e <Endpoint_Read_32_LE+0x6a>
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	691a      	ldr	r2, [r3, #16]
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	68db      	ldr	r3, [r3, #12]
 800be3a:	18d3      	adds	r3, r2, r3
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	60bb      	str	r3, [r7, #8]
			EndPoint->OutOffset+=4;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	68db      	ldr	r3, [r3, #12]
 800be44:	f103 0204 	add.w	r2, r3, #4
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	60da      	str	r2, [r3, #12]
			EndPoint->OutBytesAvailable-=4;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	689b      	ldr	r3, [r3, #8]
 800be50:	f1a3 0204 	sub.w	r2, r3, #4
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	609a      	str	r2, [r3, #8]

			Success = true;
 800be58:	f04f 0301 	mov.w	r3, #1
 800be5c:	73fb      	strb	r3, [r7, #15]
		}
	} while(!Success);
 800be5e:	7bfb      	ldrb	r3, [r7, #15]
 800be60:	f083 0301 	eor.w	r3, r3, #1
 800be64:	b2db      	uxtb	r3, r3
 800be66:	2b00      	cmp	r3, #0
 800be68:	d1df      	bne.n	800be2a <Endpoint_Read_32_LE+0x36>
	return data;
 800be6a:	68bb      	ldr	r3, [r7, #8]
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	f107 0714 	add.w	r7, r7, #20
 800be72:	46bd      	mov	sp, r7
 800be74:	bc80      	pop	{r7}
 800be76:	4770      	bx	lr

0800be78 <Endpoint_ConfigureEndpointTable>:

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
 800be78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be7a:	b087      	sub	sp, #28
 800be7c:	af02      	add	r7, sp, #8
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	460b      	mov	r3, r1
 800be82:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 800be84:	f04f 0300 	mov.w	r3, #0
 800be88:	73fb      	strb	r3, [r7, #15]
 800be8a:	e0d7      	b.n	800c03c <Endpoint_ConfigureEndpointTable+0x1c4>
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 800be8c:	7bfa      	ldrb	r2, [r7, #15]
 800be8e:	4613      	mov	r3, r2
 800be90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800be94:	189b      	adds	r3, r3, r2
 800be96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800be9a:	687a      	ldr	r2, [r7, #4]
 800be9c:	18d3      	adds	r3, r2, r3
 800be9e:	781b      	ldrb	r3, [r3, #0]
 800bea0:	f003 030f 	and.w	r3, r3, #15
 800bea4:	73bb      	strb	r3, [r7, #14]
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 800bea6:	f241 3378 	movw	r3, #4984	; 0x1378
 800beaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	69dd      	ldr	r5, [r3, #28]
 800beb2:	7bfa      	ldrb	r2, [r7, #15]
 800beb4:	4613      	mov	r3, r2
 800beb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800beba:	189b      	adds	r3, r3, r2
 800bebc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bec0:	687a      	ldr	r2, [r7, #4]
 800bec2:	18d3      	adds	r3, r2, r3
 800bec4:	781e      	ldrb	r6, [r3, #0]
				(USB_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size,usb_init) !=
 800bec6:	7bfa      	ldrb	r2, [r7, #15]
 800bec8:	4613      	mov	r3, r2
 800beca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bece:	189b      	adds	r3, r3, r2
 800bed0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bed4:	687a      	ldr	r2, [r7, #4]
 800bed6:	18d3      	adds	r3, r2, r3
 800bed8:	7919      	ldrb	r1, [r3, #4]
 800beda:	7bfa      	ldrb	r2, [r7, #15]
 800bedc:	4613      	mov	r3, r2
 800bede:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bee2:	189b      	adds	r3, r3, r2
 800bee4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	18d3      	adds	r3, r2, r3
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 800beec:	885a      	ldrh	r2, [r3, #2]
 800beee:	f241 136c 	movw	r3, #4460	; 0x116c
 800bef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bef6:	6818      	ldr	r0, [r3, #0]
 800bef8:	f04f 0400 	mov.w	r4, #0
 800befc:	4604      	mov	r4, r0
 800befe:	46ee      	mov	lr, sp
 800bf00:	f103 0304 	add.w	r3, r3, #4
 800bf04:	6818      	ldr	r0, [r3, #0]
 800bf06:	f8ce 0000 	str.w	r0, [lr]
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	4623      	mov	r3, r4
 800bf0e:	47a8      	blx	r5
 800bf10:	4603      	mov	r3, r0
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d002      	beq.n	800bf1c <Endpoint_ConfigureEndpointTable+0xa4>
				(USB_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size,usb_init) !=
																USB_USBD_OK)
			return FALSE;
 800bf16:	f04f 0300 	mov.w	r3, #0
 800bf1a:	e096      	b.n	800c04a <Endpoint_ConfigureEndpointTable+0x1d2>
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
 800bf1c:	7bb8      	ldrb	r0, [r7, #14]
 800bf1e:	7bfa      	ldrb	r2, [r7, #15]
 800bf20:	4613      	mov	r3, r2
 800bf22:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bf26:	189b      	adds	r3, r3, r2
 800bf28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	18d3      	adds	r3, r2, r3
 800bf30:	7819      	ldrb	r1, [r3, #0]
 800bf32:	f241 3378 	movw	r3, #4984	; 0x1378
 800bf36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bf3a:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800bf3e:	fb02 f200 	mul.w	r2, r2, r0
 800bf42:	189a      	adds	r2, r3, r2
 800bf44:	7913      	ldrb	r3, [r2, #4]
 800bf46:	f361 0307 	bfi	r3, r1, #0, #8
 800bf4a:	7113      	strb	r3, [r2, #4]
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 800bf4c:	7bb8      	ldrb	r0, [r7, #14]
 800bf4e:	7bfa      	ldrb	r2, [r7, #15]
 800bf50:	4613      	mov	r3, r2
 800bf52:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bf56:	189b      	adds	r3, r3, r2
 800bf58:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	18d3      	adds	r3, r2, r3
 800bf60:	885b      	ldrh	r3, [r3, #2]
 800bf62:	b2db      	uxtb	r3, r3
 800bf64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf68:	b2d9      	uxtb	r1, r3
 800bf6a:	f241 3378 	movw	r3, #4984	; 0x1378
 800bf6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bf72:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800bf76:	fb02 f200 	mul.w	r2, r2, r0
 800bf7a:	189a      	adds	r2, r3, r2
 800bf7c:	8913      	ldrh	r3, [r2, #8]
 800bf7e:	f361 138c 	bfi	r3, r1, #6, #7
 800bf82:	8113      	strh	r3, [r2, #8]
		device.Endpoints[Number].IsConfigured = 1;
 800bf84:	7bba      	ldrb	r2, [r7, #14]
 800bf86:	f241 3378 	movw	r3, #4984	; 0x1378
 800bf8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bf8e:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800bf92:	fb01 f202 	mul.w	r2, r1, r2
 800bf96:	189a      	adds	r2, r3, r2
 800bf98:	7a13      	ldrb	r3, [r2, #8]
 800bf9a:	f043 0301 	orr.w	r3, r3, #1
 800bf9e:	7213      	strb	r3, [r2, #8]
		device.Endpoints[Number].IsEnabled = 1;
 800bfa0:	7bba      	ldrb	r2, [r7, #14]
 800bfa2:	f241 3378 	movw	r3, #4984	; 0x1378
 800bfa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bfaa:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800bfae:	fb01 f202 	mul.w	r2, r1, r2
 800bfb2:	189a      	adds	r2, r3, r2
 800bfb4:	7a13      	ldrb	r3, [r2, #8]
 800bfb6:	f043 0302 	orr.w	r3, r3, #2
 800bfba:	7213      	strb	r3, [r2, #8]
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 800bfbc:	7bfa      	ldrb	r2, [r7, #15]
 800bfbe:	4613      	mov	r3, r2
 800bfc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bfc4:	189b      	adds	r3, r3, r2
 800bfc6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bfca:	687a      	ldr	r2, [r7, #4]
 800bfcc:	18d3      	adds	r3, r2, r3
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	b25b      	sxtb	r3, r3
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	db2d      	blt.n	800c034 <Endpoint_ConfigureEndpointTable+0x1bc>
			device.Driver->EndpointReadStart(Table[i].Address,
 800bfd8:	f241 3378 	movw	r3, #4984	; 0x1378
 800bfdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800bfe4:	7bfa      	ldrb	r2, [r7, #15]
 800bfe6:	4613      	mov	r3, r2
 800bfe8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bfec:	189b      	adds	r3, r3, r2
 800bfee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bff2:	687a      	ldr	r2, [r7, #4]
 800bff4:	18d3      	adds	r3, r2, r3
 800bff6:	7819      	ldrb	r1, [r3, #0]
 800bff8:	7bba      	ldrb	r2, [r7, #14]
 800bffa:	f241 3378 	movw	r3, #4984	; 0x1378
 800bffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c002:	f04f 002c 	mov.w	r0, #44	; 0x2c
 800c006:	fb00 f202 	mul.w	r2, r0, r2
 800c00a:	189b      	adds	r3, r3, r2
 800c00c:	f103 0314 	add.w	r3, r3, #20
 800c010:	681a      	ldr	r2, [r3, #0]
 800c012:	7bb8      	ldrb	r0, [r7, #14]
 800c014:	f241 3378 	movw	r3, #4984	; 0x1378
 800c018:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c01c:	f04f 052c 	mov.w	r5, #44	; 0x2c
 800c020:	fb05 f000 	mul.w	r0, r5, r0
 800c024:	181b      	adds	r3, r3, r0
 800c026:	f103 0318 	add.w	r3, r3, #24
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	4608      	mov	r0, r1
 800c02e:	4611      	mov	r1, r2
 800c030:	461a      	mov	r2, r3
 800c032:	47a0      	blx	r4

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 800c034:	7bfb      	ldrb	r3, [r7, #15]
 800c036:	f103 0301 	add.w	r3, r3, #1
 800c03a:	73fb      	strb	r3, [r7, #15]
 800c03c:	7bfa      	ldrb	r2, [r7, #15]
 800c03e:	78fb      	ldrb	r3, [r7, #3]
 800c040:	429a      	cmp	r2, r3
 800c042:	f4ff af23 	bcc.w	800be8c <Endpoint_ConfigureEndpointTable+0x14>
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
			device.Driver->EndpointReadStart(Table[i].Address,
					device.Endpoints[Number].OutBuffer,
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
 800c046:	f04f 0301 	mov.w	r3, #1
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	f107 0714 	add.w	r7, r7, #20
 800c050:	46bd      	mov	sp, r7
 800c052:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c054 <USBD_HandleEP0_Stall>:
 * \brief Handle protocol stall on EP0
 *
 * Stalls EP0 and then restarts a new transfer including setting state to
 * 																\ref IDLE.
 */
void USBD_HandleEP0_Stall() {
 800c054:	b580      	push	{r7, lr}
 800c056:	af00      	add	r7, sp, #0
	/* When we stall ep0 as protocol stall, we go back into idle state and
	 * start a new read */
	device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0,1);
 800c058:	f241 3378 	movw	r3, #4984	; 0x1378
 800c05c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c064:	f04f 0080 	mov.w	r0, #128	; 0x80
 800c068:	f04f 0101 	mov.w	r1, #1
 800c06c:	4798      	blx	r3
	device.EP0_State = IDLE;
 800c06e:	f241 3378 	movw	r3, #4984	; 0x1378
 800c072:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c076:	f04f 0201 	mov.w	r2, #1
 800c07a:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	device.Driver->EndpointReadStart(0,0,24);
 800c07e:	f241 3378 	movw	r3, #4984	; 0x1378
 800c082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c08a:	f04f 0000 	mov.w	r0, #0
 800c08e:	f04f 0100 	mov.w	r1, #0
 800c092:	f04f 0218 	mov.w	r2, #24
 800c096:	4798      	blx	r3
}
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop

0800c09c <USBD_Handle_DeviceRequest>:
 * function. There the user has the chance to complete some custom request or
 * override the handling of this function. If the user has handled the
 * request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
void USBD_Handle_DeviceRequest() {
 800c09c:	b590      	push	{r4, r7, lr}
 800c09e:	b087      	sub	sp, #28
 800c0a0:	af00      	add	r7, sp, #0
	uint32_t length = 0,ret;
 800c0a2:	f04f 0300 	mov.w	r3, #0
 800c0a6:	617b      	str	r3, [r7, #20]
	uint16_t status = 0;
 800c0a8:	f04f 0300 	mov.w	r3, #0
 800c0ac:	817b      	strh	r3, [r7, #10]
	void *buffer;
	uint8_t Value;
	uint16_t Index;

	Value = USB_ControlRequest.wValue & 0x00FF;
 800c0ae:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c0b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c0b6:	885b      	ldrh	r3, [r3, #2]
 800c0b8:	b29b      	uxth	r3, r3
 800c0ba:	74fb      	strb	r3, [r7, #19]

	/* Handling of class/vendor requests */
	if(device.evnts->ControlRequest != NULL)
 800c0bc:	f241 3378 	movw	r3, #4984	; 0x1378
 800c0c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c0c4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c0c8:	68db      	ldr	r3, [r3, #12]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d007      	beq.n	800c0de <USBD_Handle_DeviceRequest+0x42>
	{
		device.evnts->ControlRequest();
 800c0ce:	f241 3378 	movw	r3, #4984	; 0x1378
 800c0d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c0d6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c0da:	68db      	ldr	r3, [r3, #12]
 800c0dc:	4798      	blx	r3
	}

	if (!device.IsSetupRecieved)
 800c0de:	f241 3378 	movw	r3, #4984	; 0x1378
 800c0e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c0e6:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800c0ea:	b2db      	uxtb	r3, r3
 800c0ec:	f003 0302 	and.w	r3, r3, #2
 800c0f0:	b2db      	uxtb	r3, r3
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	f000 830a 	beq.w	800c70c <USBD_Handle_DeviceRequest+0x670>
		return;

	/* default request handling */
	switch (USB_ControlRequest.bRequest) {
 800c0f8:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c0fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c100:	785b      	ldrb	r3, [r3, #1]
 800c102:	b2db      	uxtb	r3, r3
 800c104:	2b0c      	cmp	r3, #12
 800c106:	f200 82ef 	bhi.w	800c6e8 <USBD_Handle_DeviceRequest+0x64c>
 800c10a:	a201      	add	r2, pc, #4	; (adr r2, 800c110 <USBD_Handle_DeviceRequest+0x74>)
 800c10c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c110:	0800c34f 	.word	0x0800c34f
 800c114:	0800c145 	.word	0x0800c145
 800c118:	0800c6e9 	.word	0x0800c6e9
 800c11c:	0800c5d5 	.word	0x0800c5d5
 800c120:	0800c6e9 	.word	0x0800c6e9
 800c124:	0800c4a3 	.word	0x0800c4a3
 800c128:	0800c23b 	.word	0x0800c23b
 800c12c:	0800c57b 	.word	0x0800c57b
 800c130:	0800c221 	.word	0x0800c221
 800c134:	0800c509 	.word	0x0800c509
 800c138:	0800c2f3 	.word	0x0800c2f3
 800c13c:	0800c581 	.word	0x0800c581
 800c140:	0800c6e3 	.word	0x0800c6e3
	case REQ_ClearFeature:
		if ((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
 800c144:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c148:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	b2db      	uxtb	r3, r3
 800c150:	f003 0303 	and.w	r3, r3, #3
 800c154:	2b02      	cmp	r3, #2
 800c156:	d14b      	bne.n	800c1f0 <USBD_Handle_DeviceRequest+0x154>
														REQREC_ENDPOINT)
		{
			Index = USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK;
 800c158:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c15c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c160:	889b      	ldrh	r3, [r3, #4]
 800c162:	b29b      	uxth	r3, r3
 800c164:	f003 030f 	and.w	r3, r3, #15
 800c168:	823b      	strh	r3, [r7, #16]
			if ((USB_DeviceState == DEVICE_STATE_Configured ||
 800c16a:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c16e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	b2db      	uxtb	r3, r3
 800c176:	2b04      	cmp	r3, #4
 800c178:	d007      	beq.n	800c18a <USBD_Handle_DeviceRequest+0xee>
							USB_ControlRequest.wIndex==0)  &&
 800c17a:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c182:	889b      	ldrh	r3, [r3, #4]
 800c184:	b29b      	uxth	r3, r3
	case REQ_ClearFeature:
		if ((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
														REQREC_ENDPOINT)
		{
			Index = USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK;
			if ((USB_DeviceState == DEVICE_STATE_Configured ||
 800c186:	2b00      	cmp	r3, #0
 800c188:	d12f      	bne.n	800c1ea <USBD_Handle_DeviceRequest+0x14e>
							USB_ControlRequest.wIndex==0)  &&
							device.Endpoints[Index].IsConfigured==1)
 800c18a:	8a3a      	ldrh	r2, [r7, #16]
 800c18c:	f241 3378 	movw	r3, #4984	; 0x1378
 800c190:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c194:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c198:	fb01 f202 	mul.w	r2, r1, r2
 800c19c:	189b      	adds	r3, r3, r2
 800c19e:	7a1b      	ldrb	r3, [r3, #8]
 800c1a0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c1a4:	b2db      	uxtb	r3, r3
		if ((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
														REQREC_ENDPOINT)
		{
			Index = USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK;
			if ((USB_DeviceState == DEVICE_STATE_Configured ||
							USB_ControlRequest.wIndex==0)  &&
 800c1a6:	2b01      	cmp	r3, #1
 800c1a8:	d11f      	bne.n	800c1ea <USBD_Handle_DeviceRequest+0x14e>
							device.Endpoints[Index].IsConfigured==1)
			{
				device.Endpoints[Index].IsHalted = 0;
 800c1aa:	8a3a      	ldrh	r2, [r7, #16]
 800c1ac:	f241 3378 	movw	r3, #4984	; 0x1378
 800c1b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c1b4:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c1b8:	fb01 f202 	mul.w	r2, r1, r2
 800c1bc:	189a      	adds	r2, r3, r2
 800c1be:	7a13      	ldrb	r3, [r2, #8]
 800c1c0:	f36f 0382 	bfc	r3, #2, #1
 800c1c4:	7213      	strb	r3, [r2, #8]
				device.Driver->EndpointStall(USB_ControlRequest.wIndex,0);
 800c1c6:	f241 3378 	movw	r3, #4984	; 0x1378
 800c1ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c1d2:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c1d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c1da:	889b      	ldrh	r3, [r3, #4]
 800c1dc:	b29b      	uxth	r3, r3
 800c1de:	b2db      	uxtb	r3, r3
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	f04f 0100 	mov.w	r1, #0
 800c1e6:	4790      	blx	r2
			} else {
				USBD_HandleEP0_Stall();
			}
			break;
 800c1e8:	e286      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
							device.Endpoints[Index].IsConfigured==1)
			{
				device.Endpoints[Index].IsHalted = 0;
				device.Driver->EndpointStall(USB_ControlRequest.wIndex,0);
			} else {
				USBD_HandleEP0_Stall();
 800c1ea:	f7ff ff33 	bl	800c054 <USBD_HandleEP0_Stall>
			}
			break;
 800c1ee:	e283      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		if ((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
 800c1f0:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c1f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c1f8:	781b      	ldrb	r3, [r3, #0]
 800c1fa:	b2db      	uxtb	r3, r3
 800c1fc:	f003 0303 	and.w	r3, r3, #3
 800c200:	2b00      	cmp	r3, #0
 800c202:	d10a      	bne.n	800c21a <USBD_Handle_DeviceRequest+0x17e>
														REQREC_DEVICE)
		{
			 device.RemoteWakeUp = 0;
 800c204:	f241 3378 	movw	r3, #4984	; 0x1378
 800c208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c20c:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 800c210:	f36f 0282 	bfc	r2, #2, #1
 800c214:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
			 break;
 800c218:	e26e      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		USBD_HandleEP0_Stall();
 800c21a:	f7ff ff1b 	bl	800c054 <USBD_HandleEP0_Stall>
		break;
 800c21e:	e26b      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>

	case REQ_GetConfiguration:
		device.Driver->EndpointWrite(0,&device.Configuration,1);
 800c220:	f241 3378 	movw	r3, #4984	; 0x1378
 800c224:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c22c:	f04f 0000 	mov.w	r0, #0
 800c230:	49b4      	ldr	r1, [pc, #720]	; (800c504 <USBD_Handle_DeviceRequest+0x468>)
 800c232:	f04f 0201 	mov.w	r2, #1
 800c236:	4798      	blx	r3
		break;
 800c238:	e25e      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>

	case REQ_GetDescriptor:
		if(device.evnts->GetDescriptor != NULL)
 800c23a:	f241 3378 	movw	r3, #4984	; 0x1378
 800c23e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c242:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c246:	695b      	ldr	r3, [r3, #20]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d01a      	beq.n	800c282 <USBD_Handle_DeviceRequest+0x1e6>
		{
			length = device.evnts->GetDescriptor(USB_ControlRequest.wValue,
 800c24c:	f241 3378 	movw	r3, #4984	; 0x1378
 800c250:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c254:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c258:	695c      	ldr	r4, [r3, #20]
 800c25a:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c25e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c262:	885b      	ldrh	r3, [r3, #2]
 800c264:	b299      	uxth	r1, r3
 800c266:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c26a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c26e:	889b      	ldrh	r3, [r3, #4]
 800c270:	b29a      	uxth	r2, r3
 800c272:	f107 0304 	add.w	r3, r7, #4
 800c276:	4608      	mov	r0, r1
 800c278:	4611      	mov	r1, r2
 800c27a:	461a      	mov	r2, r3
 800c27c:	47a0      	blx	r4
 800c27e:	4603      	mov	r3, r0
 800c280:	617b      	str	r3, [r7, #20]
								USB_ControlRequest.wIndex,(void*)&buffer);
		}

		if (length==0)
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d102      	bne.n	800c28e <USBD_Handle_DeviceRequest+0x1f2>
			USBD_HandleEP0_Stall();
 800c288:	f7ff fee4 	bl	800c054 <USBD_HandleEP0_Stall>

			ret = device.Driver->EndpointWrite(0,buffer,length);
			device.Endpoints[0].InDataLeft = length - ret;
			device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
		}
		break;
 800c28c:	e234      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}

		if (length==0)
			USBD_HandleEP0_Stall();
		else {
			if(length < USB_ControlRequest.wLength)
 800c28e:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c292:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c296:	88db      	ldrh	r3, [r3, #6]
 800c298:	b29b      	uxth	r3, r3
 800c29a:	461a      	mov	r2, r3
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	429a      	cmp	r2, r3
 800c2a0:	d807      	bhi.n	800c2b2 <USBD_Handle_DeviceRequest+0x216>
			{
				length = length;
			}
			else
			{
				length = USB_ControlRequest.wLength;
 800c2a2:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c2a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c2aa:	88db      	ldrh	r3, [r3, #6]
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	617b      	str	r3, [r7, #20]
 800c2b0:	e000      	b.n	800c2b4 <USBD_Handle_DeviceRequest+0x218>
		if (length==0)
			USBD_HandleEP0_Stall();
		else {
			if(length < USB_ControlRequest.wLength)
			{
				length = length;
 800c2b2:	bf00      	nop
			else
			{
				length = USB_ControlRequest.wLength;
			}

			ret = device.Driver->EndpointWrite(0,buffer,length);
 800c2b4:	f241 3378 	movw	r3, #4984	; 0x1378
 800c2b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2c0:	687a      	ldr	r2, [r7, #4]
 800c2c2:	f04f 0000 	mov.w	r0, #0
 800c2c6:	4611      	mov	r1, r2
 800c2c8:	697a      	ldr	r2, [r7, #20]
 800c2ca:	4798      	blx	r3
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	60fb      	str	r3, [r7, #12]
			device.Endpoints[0].InDataLeft = length - ret;
 800c2d0:	697a      	ldr	r2, [r7, #20]
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	1ad2      	subs	r2, r2, r3
 800c2d6:	f241 3378 	movw	r3, #4984	; 0x1378
 800c2da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c2de:	629a      	str	r2, [r3, #40]	; 0x28
			device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
 800c2e0:	687a      	ldr	r2, [r7, #4]
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	18d2      	adds	r2, r2, r3
 800c2e6:	f241 3378 	movw	r3, #4984	; 0x1378
 800c2ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c2ee:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		break;
 800c2f0:	e202      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>

	case REQ_GetInterface:
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 800c2f2:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c2f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	b2db      	uxtb	r3, r3
 800c2fe:	2b04      	cmp	r3, #4
 800c300:	d119      	bne.n	800c336 <USBD_Handle_DeviceRequest+0x29a>
			device.Driver->EndpointWrite(0,
 800c302:	f241 3378 	movw	r3, #4984	; 0x1378
 800c306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	6b1c      	ldr	r4, [r3, #48]	; 0x30
					&device.InterfaceSettings[USB_ControlRequest.wIndex],1);
 800c30e:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c312:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c316:	889b      	ldrh	r3, [r3, #4]
 800c318:	b29b      	uxth	r3, r3
 800c31a:	f503 729c 	add.w	r2, r3, #312	; 0x138
 800c31e:	f241 3378 	movw	r3, #4984	; 0x1378
 800c322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c326:	18d3      	adds	r3, r2, r3
		}
		break;

	case REQ_GetInterface:
		if (USB_DeviceState == DEVICE_STATE_Configured) {
			device.Driver->EndpointWrite(0,
 800c328:	f04f 0000 	mov.w	r0, #0
 800c32c:	4619      	mov	r1, r3
 800c32e:	f04f 0201 	mov.w	r2, #1
 800c332:	47a0      	blx	r4
					&device.InterfaceSettings[USB_ControlRequest.wIndex],1);
			break;
 800c334:	e1e0      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 800c336:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c33a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	b2db      	uxtb	r3, r3
 800c342:	2b03      	cmp	r3, #3
 800c344:	f040 81d3 	bne.w	800c6ee <USBD_Handle_DeviceRequest+0x652>
			USBD_HandleEP0_Stall();
 800c348:	f7ff fe84 	bl	800c054 <USBD_HandleEP0_Stall>
			break;
 800c34c:	e1d4      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		break;

	case REQ_GetStatus:
		if ((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
 800c34e:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c356:	781b      	ldrb	r3, [r3, #0]
 800c358:	b2db      	uxtb	r3, r3
 800c35a:	f003 0303 	and.w	r3, r3, #3
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d127      	bne.n	800c3b2 <USBD_Handle_DeviceRequest+0x316>
														REQREC_DEVICE)
		{
			status = device.RemoteWakeUp << 1 | device.SelfPowered;
 800c362:	f241 3378 	movw	r3, #4984	; 0x1378
 800c366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c36a:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800c36e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c372:	b2db      	uxtb	r3, r3
 800c374:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c378:	b29a      	uxth	r2, r3
 800c37a:	f241 3378 	movw	r3, #4984	; 0x1378
 800c37e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c382:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800c386:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800c38a:	b2db      	uxtb	r3, r3
 800c38c:	4313      	orrs	r3, r2
 800c38e:	b29b      	uxth	r3, r3
 800c390:	b29b      	uxth	r3, r3
 800c392:	817b      	strh	r3, [r7, #10]
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 800c394:	f241 3378 	movw	r3, #4984	; 0x1378
 800c398:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3a0:	f107 020a 	add.w	r2, r7, #10
 800c3a4:	f04f 0000 	mov.w	r0, #0
 800c3a8:	4611      	mov	r1, r2
 800c3aa:	f04f 0202 	mov.w	r2, #2
 800c3ae:	4798      	blx	r3
			break;
 800c3b0:	e1a2      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		if (((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)
 800c3b2:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c3b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c3ba:	781b      	ldrb	r3, [r3, #0]
 800c3bc:	b2db      	uxtb	r3, r3
 800c3be:	f003 0303 	and.w	r3, r3, #3
 800c3c2:	2b01      	cmp	r3, #1
 800c3c4:	d119      	bne.n	800c3fa <USBD_Handle_DeviceRequest+0x35e>
				== REQREC_INTERFACE) &&
				(USB_DeviceState == DEVICE_STATE_Configured))
 800c3c6:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c3ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c3ce:	781b      	ldrb	r3, [r3, #0]
 800c3d0:	b2db      	uxtb	r3, r3
			status = device.RemoteWakeUp << 1 | device.SelfPowered;
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
			break;
		}
		if (((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)
				== REQREC_INTERFACE) &&
 800c3d2:	2b04      	cmp	r3, #4
 800c3d4:	d111      	bne.n	800c3fa <USBD_Handle_DeviceRequest+0x35e>
				(USB_DeviceState == DEVICE_STATE_Configured))
		{
			status = 0;
 800c3d6:	f04f 0300 	mov.w	r3, #0
 800c3da:	817b      	strh	r3, [r7, #10]
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 800c3dc:	f241 3378 	movw	r3, #4984	; 0x1378
 800c3e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3e8:	f107 020a 	add.w	r2, r7, #10
 800c3ec:	f04f 0000 	mov.w	r0, #0
 800c3f0:	4611      	mov	r1, r2
 800c3f2:	f04f 0202 	mov.w	r2, #2
 800c3f6:	4798      	blx	r3
			break;
 800c3f8:	e17e      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		/* print endpoint status only when(or):
		 * - Device_Address_state and ep == 0
		 * - Device_configured_state and ep is configured
		 */
		if ((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
 800c3fa:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c3fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c402:	781b      	ldrb	r3, [r3, #0]
 800c404:	b2db      	uxtb	r3, r3
 800c406:	f003 0303 	and.w	r3, r3, #3
 800c40a:	2b02      	cmp	r3, #2
 800c40c:	d146      	bne.n	800c49c <USBD_Handle_DeviceRequest+0x400>
													REQREC_ENDPOINT)
		{
			Index = USB_ControlRequest.wIndex & 0xFF & ENDPOINT_EPNUM_MASK;
 800c40e:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c412:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c416:	889b      	ldrh	r3, [r3, #4]
 800c418:	b29b      	uxth	r3, r3
 800c41a:	f003 030f 	and.w	r3, r3, #15
 800c41e:	823b      	strh	r3, [r7, #16]
			if ((USB_DeviceState == DEVICE_STATE_Configured ||
 800c420:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c424:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c428:	781b      	ldrb	r3, [r3, #0]
 800c42a:	b2db      	uxtb	r3, r3
 800c42c:	2b04      	cmp	r3, #4
 800c42e:	d007      	beq.n	800c440 <USBD_Handle_DeviceRequest+0x3a4>
					USB_ControlRequest.wIndex==0) &&
 800c430:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c434:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c438:	889b      	ldrh	r3, [r3, #4]
 800c43a:	b29b      	uxth	r3, r3
		 */
		if ((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
													REQREC_ENDPOINT)
		{
			Index = USB_ControlRequest.wIndex & 0xFF & ENDPOINT_EPNUM_MASK;
			if ((USB_DeviceState == DEVICE_STATE_Configured ||
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d12d      	bne.n	800c49c <USBD_Handle_DeviceRequest+0x400>
					USB_ControlRequest.wIndex==0) &&
					device.Endpoints[Index].IsConfigured==1)
 800c440:	8a3a      	ldrh	r2, [r7, #16]
 800c442:	f241 3378 	movw	r3, #4984	; 0x1378
 800c446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c44a:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c44e:	fb01 f202 	mul.w	r2, r1, r2
 800c452:	189b      	adds	r3, r3, r2
 800c454:	7a1b      	ldrb	r3, [r3, #8]
 800c456:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c45a:	b2db      	uxtb	r3, r3
		if ((USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
													REQREC_ENDPOINT)
		{
			Index = USB_ControlRequest.wIndex & 0xFF & ENDPOINT_EPNUM_MASK;
			if ((USB_DeviceState == DEVICE_STATE_Configured ||
					USB_ControlRequest.wIndex==0) &&
 800c45c:	2b01      	cmp	r3, #1
 800c45e:	d11d      	bne.n	800c49c <USBD_Handle_DeviceRequest+0x400>
					device.Endpoints[Index].IsConfigured==1)
			{
				status = device.Endpoints[Index].IsHalted;
 800c460:	8a3a      	ldrh	r2, [r7, #16]
 800c462:	f241 3378 	movw	r3, #4984	; 0x1378
 800c466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c46a:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c46e:	fb01 f202 	mul.w	r2, r1, r2
 800c472:	189b      	adds	r3, r3, r2
 800c474:	7a1b      	ldrb	r3, [r3, #8]
 800c476:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c47a:	b2db      	uxtb	r3, r3
 800c47c:	817b      	strh	r3, [r7, #10]
				device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 800c47e:	f241 3378 	movw	r3, #4984	; 0x1378
 800c482:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c48a:	f107 020a 	add.w	r2, r7, #10
 800c48e:	f04f 0000 	mov.w	r0, #0
 800c492:	4611      	mov	r1, r2
 800c494:	f04f 0202 	mov.w	r2, #2
 800c498:	4798      	blx	r3
				break;
 800c49a:	e12d      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
			}
		}
		/* default stall */
		USBD_HandleEP0_Stall();
 800c49c:	f7ff fdda 	bl	800c054 <USBD_HandleEP0_Stall>
		break;
 800c4a0:	e12a      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>

	case REQ_SetAddress:
		if (Value == 0)
 800c4a2:	7cfb      	ldrb	r3, [r7, #19]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d107      	bne.n	800c4b8 <USBD_Handle_DeviceRequest+0x41c>
			USB_DeviceState = DEVICE_STATE_Default;
 800c4a8:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c4ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c4b0:	f04f 0202 	mov.w	r2, #2
 800c4b4:	701a      	strb	r2, [r3, #0]
 800c4b6:	e006      	b.n	800c4c6 <USBD_Handle_DeviceRequest+0x42a>
		else
			USB_DeviceState = DEVICE_STATE_Addressed;
 800c4b8:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c4bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c4c0:	f04f 0203 	mov.w	r2, #3
 800c4c4:	701a      	strb	r2, [r3, #0]
		device.Driver->DeviceSetAddress(Value,USB_USBD_SET_ADDRESS_SETUP);
 800c4c6:	f241 3378 	movw	r3, #4984	; 0x1378
 800c4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	699b      	ldr	r3, [r3, #24]
 800c4d2:	7cfa      	ldrb	r2, [r7, #19]
 800c4d4:	4610      	mov	r0, r2
 800c4d6:	f04f 0100 	mov.w	r1, #0
 800c4da:	4798      	blx	r3
		if(device.evnts->AddressSet != NULL)
 800c4dc:	f241 3378 	movw	r3, #4984	; 0x1378
 800c4e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c4e4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c4e8:	691b      	ldr	r3, [r3, #16]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	f000 8101 	beq.w	800c6f2 <USBD_Handle_DeviceRequest+0x656>
		{
			device.evnts->AddressSet();
 800c4f0:	f241 3378 	movw	r3, #4984	; 0x1378
 800c4f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c4f8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c4fc:	691b      	ldr	r3, [r3, #16]
 800c4fe:	4798      	blx	r3
		}
		break;
 800c500:	e0f7      	b.n	800c6f2 <USBD_Handle_DeviceRequest+0x656>
 800c502:	bf00      	nop
 800c504:	200014b1 	.word	0x200014b1

	case REQ_SetConfiguration:
		/* Regardless the state update the configuration to unconfigure
		 * endpoints */
		device.Configuration = Value;
 800c508:	f241 3378 	movw	r3, #4984	; 0x1378
 800c50c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c510:	7cfa      	ldrb	r2, [r7, #19]
 800c512:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
		if(device.evnts->ConfigChanged != NULL)
 800c516:	f241 3378 	movw	r3, #4984	; 0x1378
 800c51a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c51e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c522:	689b      	ldr	r3, [r3, #8]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d007      	beq.n	800c538 <USBD_Handle_DeviceRequest+0x49c>
		{
			device.evnts->ConfigChanged();
 800c528:	f241 3378 	movw	r3, #4984	; 0x1378
 800c52c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c530:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c534:	689b      	ldr	r3, [r3, #8]
 800c536:	4798      	blx	r3
		}

		/* when config 0 is choosen, we are back in address state */
		if (Value == 0) {
 800c538:	7cfb      	ldrb	r3, [r7, #19]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d107      	bne.n	800c54e <USBD_Handle_DeviceRequest+0x4b2>
			USB_DeviceState = DEVICE_STATE_Addressed;
 800c53e:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c546:	f04f 0203 	mov.w	r2, #3
 800c54a:	701a      	strb	r2, [r3, #0]
			break;
 800c54c:	e0d4      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		/* go ahead only with vailid config. (must be set in event) */
		if (device.IsConfigured == 1)
 800c54e:	f241 3378 	movw	r3, #4984	; 0x1378
 800c552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c556:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800c55a:	f003 0301 	and.w	r3, r3, #1
 800c55e:	b2db      	uxtb	r3, r3
 800c560:	2b00      	cmp	r3, #0
 800c562:	d007      	beq.n	800c574 <USBD_Handle_DeviceRequest+0x4d8>
			USB_DeviceState = DEVICE_STATE_Configured;
 800c564:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c56c:	f04f 0204 	mov.w	r2, #4
 800c570:	701a      	strb	r2, [r3, #0]
		else
			USBD_HandleEP0_Stall();
		break;
 800c572:	e0c1      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		/* go ahead only with vailid config. (must be set in event) */
		if (device.IsConfigured == 1)
			USB_DeviceState = DEVICE_STATE_Configured;
		else
			USBD_HandleEP0_Stall();
 800c574:	f7ff fd6e 	bl	800c054 <USBD_HandleEP0_Stall>
		break;
 800c578:	e0be      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>

	case REQ_SetDescriptor:
		/* Set Descriptor not supported, so stall */
		USBD_HandleEP0_Stall();
 800c57a:	f7ff fd6b 	bl	800c054 <USBD_HandleEP0_Stall>
		break;
 800c57e:	e0bb      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>

	case REQ_SetInterface:
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 800c580:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c588:	781b      	ldrb	r3, [r3, #0]
 800c58a:	b2db      	uxtb	r3, r3
 800c58c:	2b04      	cmp	r3, #4
 800c58e:	d115      	bne.n	800c5bc <USBD_Handle_DeviceRequest+0x520>
			/* TODO: Check if interface and altsetting exists and configuration
			 * is allowed, else stall */
			device.InterfaceSettings[USB_ControlRequest.wIndex] =
 800c590:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c598:	889b      	ldrh	r3, [r3, #4]
 800c59a:	b29b      	uxth	r3, r3
 800c59c:	4619      	mov	r1, r3
											USB_ControlRequest.wValue;
 800c59e:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c5a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c5a6:	885b      	ldrh	r3, [r3, #2]
 800c5a8:	b29b      	uxth	r3, r3

	case REQ_SetInterface:
		if (USB_DeviceState == DEVICE_STATE_Configured) {
			/* TODO: Check if interface and altsetting exists and configuration
			 * is allowed, else stall */
			device.InterfaceSettings[USB_ControlRequest.wIndex] =
 800c5aa:	b2da      	uxtb	r2, r3
 800c5ac:	f241 3378 	movw	r3, #4984	; 0x1378
 800c5b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c5b4:	185b      	adds	r3, r3, r1
 800c5b6:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
											USB_ControlRequest.wValue;
			break;
 800c5ba:	e09d      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 800c5bc:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c5c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c5c4:	781b      	ldrb	r3, [r3, #0]
 800c5c6:	b2db      	uxtb	r3, r3
 800c5c8:	2b03      	cmp	r3, #3
 800c5ca:	f040 8094 	bne.w	800c6f6 <USBD_Handle_DeviceRequest+0x65a>
			USBD_HandleEP0_Stall();
 800c5ce:	f7ff fd41 	bl	800c054 <USBD_HandleEP0_Stall>
			break;
 800c5d2:	e091      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		break;

	case REQ_SetFeature:
		/* we do not support test mode */
		if (Value == FEATURE_SEL_TestMode) {
 800c5d4:	7cfb      	ldrb	r3, [r7, #19]
 800c5d6:	2b02      	cmp	r3, #2
 800c5d8:	d102      	bne.n	800c5e0 <USBD_Handle_DeviceRequest+0x544>
			USBD_HandleEP0_Stall();
 800c5da:	f7ff fd3b 	bl	800c054 <USBD_HandleEP0_Stall>
			break;
 800c5de:	e08b      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		/* configured state */
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 800c5e0:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c5e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c5e8:	781b      	ldrb	r3, [r3, #0]
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	2b04      	cmp	r3, #4
 800c5ee:	d14c      	bne.n	800c68a <USBD_Handle_DeviceRequest+0x5ee>
			switch (Value) {
 800c5f0:	7cfb      	ldrb	r3, [r7, #19]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d00c      	beq.n	800c610 <USBD_Handle_DeviceRequest+0x574>
 800c5f6:	2b01      	cmp	r3, #1
 800c5f8:	d146      	bne.n	800c688 <USBD_Handle_DeviceRequest+0x5ec>
			case FEATURE_SEL_DeviceRemoteWakeup:
				device.RemoteWakeUp = 1;
 800c5fa:	f241 3378 	movw	r3, #4984	; 0x1378
 800c5fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c602:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 800c606:	f042 0204 	orr.w	r2, r2, #4
 800c60a:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
				break;
 800c60e:	e03b      	b.n	800c688 <USBD_Handle_DeviceRequest+0x5ec>
			case FEATURE_SEL_EndpointHalt:
				Index = USB_ControlRequest.wIndex & 0xFF & USB_EP_NUM_MASK;
 800c610:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c618:	889b      	ldrh	r3, [r3, #4]
 800c61a:	b29b      	uxth	r3, r3
 800c61c:	f003 030f 	and.w	r3, r3, #15
 800c620:	823b      	strh	r3, [r7, #16]
				if (device.Endpoints[Index].IsConfigured == 0)
 800c622:	8a3a      	ldrh	r2, [r7, #16]
 800c624:	f241 3378 	movw	r3, #4984	; 0x1378
 800c628:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c62c:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c630:	fb01 f202 	mul.w	r2, r1, r2
 800c634:	189b      	adds	r3, r3, r2
 800c636:	7a1b      	ldrb	r3, [r3, #8]
 800c638:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c63c:	b2db      	uxtb	r3, r3
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d102      	bne.n	800c648 <USBD_Handle_DeviceRequest+0x5ac>
					USBD_HandleEP0_Stall();
 800c642:	f7ff fd07 	bl	800c054 <USBD_HandleEP0_Stall>
				else {
					device.Endpoints[Index].IsHalted = 1;
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
				}
				break;
 800c646:	e01e      	b.n	800c686 <USBD_Handle_DeviceRequest+0x5ea>
			case FEATURE_SEL_EndpointHalt:
				Index = USB_ControlRequest.wIndex & 0xFF & USB_EP_NUM_MASK;
				if (device.Endpoints[Index].IsConfigured == 0)
					USBD_HandleEP0_Stall();
				else {
					device.Endpoints[Index].IsHalted = 1;
 800c648:	8a3a      	ldrh	r2, [r7, #16]
 800c64a:	f241 3378 	movw	r3, #4984	; 0x1378
 800c64e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c652:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c656:	fb01 f202 	mul.w	r2, r1, r2
 800c65a:	189a      	adds	r2, r3, r2
 800c65c:	7a13      	ldrb	r3, [r2, #8]
 800c65e:	f043 0304 	orr.w	r3, r3, #4
 800c662:	7213      	strb	r3, [r2, #8]
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
 800c664:	f241 3378 	movw	r3, #4984	; 0x1378
 800c668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c670:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c674:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c678:	889b      	ldrh	r3, [r3, #4]
 800c67a:	b29b      	uxth	r3, r3
 800c67c:	b2db      	uxtb	r3, r3
 800c67e:	4618      	mov	r0, r3
 800c680:	f04f 0101 	mov.w	r1, #1
 800c684:	4790      	blx	r2
				}
				break;
 800c686:	bf00      	nop
			}
			break;
 800c688:	e036      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		/* when addressed, only ep0 can be halted */
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 800c68a:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c68e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	b2db      	uxtb	r3, r3
 800c696:	2b03      	cmp	r3, #3
 800c698:	d120      	bne.n	800c6dc <USBD_Handle_DeviceRequest+0x640>
			if (Value == FEATURE_SEL_EndpointHalt &&
 800c69a:	7cfb      	ldrb	r3, [r7, #19]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d11d      	bne.n	800c6dc <USBD_Handle_DeviceRequest+0x640>
					(USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
 800c6a0:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	b2db      	uxtb	r3, r3
 800c6ac:	f003 0303 	and.w	r3, r3, #3
			}
			break;
		}
		/* when addressed, only ep0 can be halted */
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
			if (Value == FEATURE_SEL_EndpointHalt &&
 800c6b0:	2b02      	cmp	r3, #2
 800c6b2:	d113      	bne.n	800c6dc <USBD_Handle_DeviceRequest+0x640>
					(USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
											REQREC_ENDPOINT &&
					(USB_ControlRequest.wIndex & 0x00FF) == 0x0) {
 800c6b4:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c6b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c6bc:	889b      	ldrh	r3, [r3, #4]
 800c6be:	b29b      	uxth	r3, r3
 800c6c0:	b2db      	uxtb	r3, r3
		}
		/* when addressed, only ep0 can be halted */
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
			if (Value == FEATURE_SEL_EndpointHalt &&
					(USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK) ==
											REQREC_ENDPOINT &&
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d10a      	bne.n	800c6dc <USBD_Handle_DeviceRequest+0x640>
					(USB_ControlRequest.wIndex & 0x00FF) == 0x0) {
				device.Endpoints[0].IsHalted = 1;
 800c6c6:	f241 3378 	movw	r3, #4984	; 0x1378
 800c6ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c6ce:	7a1a      	ldrb	r2, [r3, #8]
 800c6d0:	f042 0204 	orr.w	r2, r2, #4
 800c6d4:	721a      	strb	r2, [r3, #8]
				USBD_HandleEP0_Stall();
 800c6d6:	f7ff fcbd 	bl	800c054 <USBD_HandleEP0_Stall>
				break;
 800c6da:	e00d      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
			}
		}
		/* default behaviour is stall */
		USBD_HandleEP0_Stall();
 800c6dc:	f7ff fcba 	bl	800c054 <USBD_HandleEP0_Stall>
		break;
 800c6e0:	e00a      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>

	case REQ_SynchFrame:
		/* Not yet supported */
		USBD_HandleEP0_Stall();
 800c6e2:	f7ff fcb7 	bl	800c054 <USBD_HandleEP0_Stall>
		break;
 800c6e6:	e007      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>

	default:
		USBD_HandleEP0_Stall();
 800c6e8:	f7ff fcb4 	bl	800c054 <USBD_HandleEP0_Stall>
 800c6ec:	e004      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
			USBD_HandleEP0_Stall();
			break;
		}
		break;
 800c6ee:	bf00      	nop
 800c6f0:	e002      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		device.Driver->DeviceSetAddress(Value,USB_USBD_SET_ADDRESS_SETUP);
		if(device.evnts->AddressSet != NULL)
		{
			device.evnts->AddressSet();
		}
		break;
 800c6f2:	bf00      	nop
 800c6f4:	e000      	b.n	800c6f8 <USBD_Handle_DeviceRequest+0x65c>
		}
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
			USBD_HandleEP0_Stall();
			break;
		}
		break;
 800c6f6:	bf00      	nop
		break;

	default:
		USBD_HandleEP0_Stall();
	}
	device.IsSetupRecieved = 0;
 800c6f8:	f241 3378 	movw	r3, #4984	; 0x1378
 800c6fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c700:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 800c704:	f36f 0241 	bfc	r2, #1, #1
 800c708:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
}
 800c70c:	f107 071c 	add.w	r7, r7, #28
 800c710:	46bd      	mov	sp, r7
 800c712:	bd90      	pop	{r4, r7, pc}

0800c714 <USBD_HandleEP0_IN>:
 * In \ref IN_DATA state it starts a receive and switches to \ref OUT_STATUS
 * state.
 * In \ref IN_STATUS state its starts a new read of setup packets and switches
 * to \ref IDLE.
 */
void USBD_HandleEP0_IN() {
 800c714:	b598      	push	{r3, r4, r7, lr}
 800c716:	af00      	add	r7, sp, #0
	if (device.EP0_State == IN_DATA) {
 800c718:	f241 3378 	movw	r3, #4984	; 0x1378
 800c71c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c720:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 800c724:	2b02      	cmp	r3, #2
 800c726:	d114      	bne.n	800c752 <USBD_HandleEP0_IN+0x3e>
		/* Read zero length out data packet */
		device.Driver->EndpointReadStart(0,0,0);
 800c728:	f241 3378 	movw	r3, #4984	; 0x1378
 800c72c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c734:	f04f 0000 	mov.w	r0, #0
 800c738:	f04f 0100 	mov.w	r1, #0
 800c73c:	f04f 0200 	mov.w	r2, #0
 800c740:	4798      	blx	r3
		device.EP0_State = OUT_STATUS;
 800c742:	f241 3378 	movw	r3, #4984	; 0x1378
 800c746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c74a:	f04f 0205 	mov.w	r2, #5
 800c74e:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
	if (device.EP0_State == IN_STATUS) {
 800c752:	f241 3378 	movw	r3, #4984	; 0x1378
 800c756:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c75a:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 800c75e:	2b03      	cmp	r3, #3
 800c760:	d11c      	bne.n	800c79c <USBD_HandleEP0_IN+0x88>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,
 800c762:	f241 3378 	movw	r3, #4984	; 0x1378
 800c766:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800c76e:	f241 3378 	movw	r3, #4984	; 0x1378
 800c772:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c776:	791a      	ldrb	r2, [r3, #4]
 800c778:	f241 3378 	movw	r3, #4984	; 0x1378
 800c77c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c780:	695b      	ldr	r3, [r3, #20]
 800c782:	4610      	mov	r0, r2
 800c784:	4619      	mov	r1, r3
 800c786:	f04f 0218 	mov.w	r2, #24
 800c78a:	47a0      	blx	r4
										device.Endpoints[0].OutBuffer,24);
		device.EP0_State = IDLE;
 800c78c:	f241 3378 	movw	r3, #4984	; 0x1378
 800c790:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c794:	f04f 0201 	mov.w	r2, #1
 800c798:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
}
 800c79c:	bd98      	pop	{r3, r4, r7, pc}
 800c79e:	bf00      	nop

0800c7a0 <USBD_HandleEP0_OUT>:
 * Handles the OUT packet based on the state of endpoint 0. Starts a new read
 * for new SETUP packets, when in \ref OUT_STATUS. When endpoint 0 is in
 * \ref OUT_DATA state, it handles the received data and starts a write
 * transaction for \ref IN_STATUS.
 */
void USBD_HandleEP0_OUT() {
 800c7a0:	b598      	push	{r3, r4, r7, lr}
 800c7a2:	af00      	add	r7, sp, #0
	if (device.EP0_State == OUT_DATA) {
 800c7a4:	f241 3378 	movw	r3, #4984	; 0x1378
 800c7a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c7ac:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 800c7b0:	2b04      	cmp	r3, #4
 800c7b2:	d116      	bne.n	800c7e2 <USBD_HandleEP0_OUT+0x42>
		/* Now we have the data for handling the request */
		USBD_Handle_DeviceRequest();
 800c7b4:	f7ff fc72 	bl	800c09c <USBD_Handle_DeviceRequest>
		/* Zero length packet for status stage */
		device.Driver->EndpointWrite(ENDPOINT_DIR_MASK & 0,0,0);
 800c7b8:	f241 3378 	movw	r3, #4984	; 0x1378
 800c7bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7c4:	f04f 0000 	mov.w	r0, #0
 800c7c8:	f04f 0100 	mov.w	r1, #0
 800c7cc:	f04f 0200 	mov.w	r2, #0
 800c7d0:	4798      	blx	r3
		device.EP0_State = IN_STATUS;
 800c7d2:	f241 3378 	movw	r3, #4984	; 0x1378
 800c7d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c7da:	f04f 0203 	mov.w	r2, #3
 800c7de:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
	if (device.EP0_State == OUT_STATUS) {
 800c7e2:	f241 3378 	movw	r3, #4984	; 0x1378
 800c7e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c7ea:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 800c7ee:	2b05      	cmp	r3, #5
 800c7f0:	d11c      	bne.n	800c82c <USBD_HandleEP0_OUT+0x8c>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,
 800c7f2:	f241 3378 	movw	r3, #4984	; 0x1378
 800c7f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800c7fe:	f241 3378 	movw	r3, #4984	; 0x1378
 800c802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c806:	791a      	ldrb	r2, [r3, #4]
 800c808:	f241 3378 	movw	r3, #4984	; 0x1378
 800c80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c810:	695b      	ldr	r3, [r3, #20]
 800c812:	4610      	mov	r0, r2
 800c814:	4619      	mov	r1, r3
 800c816:	f04f 0218 	mov.w	r2, #24
 800c81a:	47a0      	blx	r4
											device.Endpoints[0].OutBuffer,24);
		device.EP0_State = IDLE;
 800c81c:	f241 3378 	movw	r3, #4984	; 0x1378
 800c820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c824:	f04f 0201 	mov.w	r2, #1
 800c828:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
}
 800c82c:	bd98      	pop	{r3, r4, r7, pc}
 800c82e:	bf00      	nop

0800c830 <USBD_HandleEP0_SETUP>:
 *  data within the setup package and \ref wLength equals zero, starts
 *  processing the request and sends a in status reponse including the switch
 *  to \ref IN_STATUS. When the host expects data from the device, the function
 *  processes the control request and switches to \ref IN_DATA state.
 */
void USBD_HandleEP0_SETUP() {
 800c830:	b590      	push	{r4, r7, lr}
 800c832:	b083      	sub	sp, #12
 800c834:	af00      	add	r7, sp, #0
	/* read setup package from ep0 */
	int32_t ret_val = device.Driver->EndpointRead(0,
 800c836:	f241 3378 	movw	r3, #4984	; 0x1378
 800c83a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c842:	f04f 0000 	mov.w	r0, #0
 800c846:	f241 41c0 	movw	r1, #5312	; 0x14c0
 800c84a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800c84e:	f04f 0208 	mov.w	r2, #8
 800c852:	4798      	blx	r3
 800c854:	6078      	str	r0, [r7, #4]
			(void*)&USB_ControlRequest,8);
#if NO_COPY_DRIVER
	memcpy(&USB_ControlRequest,device.Endpoints[0].OutBuffer,
												sizeof(USB_ControlRequest));
#endif
	device.IsSetupRecieved = true;
 800c856:	f241 3378 	movw	r3, #4984	; 0x1378
 800c85a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c85e:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 800c862:	f042 0202 	orr.w	r2, r2, #2
 800c866:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
	if (ret_val != 8 )
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2b08      	cmp	r3, #8
 800c86e:	d153      	bne.n	800c918 <USBD_HandleEP0_SETUP+0xe8>
		return;

	/* preprocess */
	/* if length is zero we have only a in_status phase */
	if (USB_ControlRequest.wLength==0) {
 800c870:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c874:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c878:	88db      	ldrh	r3, [r3, #6]
 800c87a:	b29b      	uxth	r3, r3
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d117      	bne.n	800c8b0 <USBD_HandleEP0_SETUP+0x80>
		device.EP0_State = IN_STATUS;
 800c880:	f241 3378 	movw	r3, #4984	; 0x1378
 800c884:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c888:	f04f 0203 	mov.w	r2, #3
 800c88c:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
		USBD_Handle_DeviceRequest();
 800c890:	f7ff fc04 	bl	800c09c <USBD_Handle_DeviceRequest>
		device.Driver->EndpointWrite(0,0,0);
 800c894:	f241 3378 	movw	r3, #4984	; 0x1378
 800c898:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8a0:	f04f 0000 	mov.w	r0, #0
 800c8a4:	f04f 0100 	mov.w	r1, #0
 800c8a8:	f04f 0200 	mov.w	r2, #0
 800c8ac:	4798      	blx	r3
 800c8ae:	e034      	b.n	800c91a <USBD_HandleEP0_SETUP+0xea>
	} else {
		if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION) {
 800c8b0:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c8b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8b8:	781b      	ldrb	r3, [r3, #0]
 800c8ba:	b2db      	uxtb	r3, r3
 800c8bc:	b2db      	uxtb	r3, r3
 800c8be:	b25b      	sxtb	r3, r3
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	da0a      	bge.n	800c8da <USBD_HandleEP0_SETUP+0xaa>
			device.EP0_State = IN_DATA;
 800c8c4:	f241 3378 	movw	r3, #4984	; 0x1378
 800c8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8cc:	f04f 0202 	mov.w	r2, #2
 800c8d0:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
			USBD_Handle_DeviceRequest();
 800c8d4:	f7ff fbe2 	bl	800c09c <USBD_Handle_DeviceRequest>
 800c8d8:	e01f      	b.n	800c91a <USBD_HandleEP0_SETUP+0xea>
		}
		else {
			device.EP0_State = OUT_DATA;
 800c8da:	f241 3378 	movw	r3, #4984	; 0x1378
 800c8de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8e2:	f04f 0204 	mov.w	r2, #4
 800c8e6:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
			/* Do not process request here, first read data */
			device.Driver->EndpointReadStart(0,device.Endpoints[0].OutBuffer,
 800c8ea:	f241 3378 	movw	r3, #4984	; 0x1378
 800c8ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800c8f6:	f241 3378 	movw	r3, #4984	; 0x1378
 800c8fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8fe:	695a      	ldr	r2, [r3, #20]
													USB_ControlRequest.wLength);
 800c900:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800c904:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c908:	88db      	ldrh	r3, [r3, #6]
 800c90a:	b29b      	uxth	r3, r3
			USBD_Handle_DeviceRequest();
		}
		else {
			device.EP0_State = OUT_DATA;
			/* Do not process request here, first read data */
			device.Driver->EndpointReadStart(0,device.Endpoints[0].OutBuffer,
 800c90c:	f04f 0000 	mov.w	r0, #0
 800c910:	4611      	mov	r1, r2
 800c912:	461a      	mov	r2, r3
 800c914:	47a0      	blx	r4
 800c916:	e000      	b.n	800c91a <USBD_HandleEP0_SETUP+0xea>
	memcpy(&USB_ControlRequest,device.Endpoints[0].OutBuffer,
												sizeof(USB_ControlRequest));
#endif
	device.IsSetupRecieved = true;
	if (ret_val != 8 )
		return;
 800c918:	bf00      	nop
			/* Do not process request here, first read data */
			device.Driver->EndpointReadStart(0,device.Endpoints[0].OutBuffer,
													USB_ControlRequest.wLength);
		}
	}
}
 800c91a:	f107 070c 	add.w	r7, r7, #12
 800c91e:	46bd      	mov	sp, r7
 800c920:	bd90      	pop	{r4, r7, pc}
 800c922:	bf00      	nop

0800c924 <USBD_SignalDeviceEventHandler>:
 *
 * \note Not all events are available on all chip series. (Power Events are
 * only supported on XMC4500)
 * \see USB_USBD_EVENT
 */
void USBD_SignalDeviceEventHandler(USB_USBD_EVENT_t event) {
 800c924:	b590      	push	{r4, r7, lr}
 800c926:	b085      	sub	sp, #20
 800c928:	af00      	add	r7, sp, #0
 800c92a:	4603      	mov	r3, r0
 800c92c:	71fb      	strb	r3, [r7, #7]
	int i;
	switch (event) {
 800c92e:	79fb      	ldrb	r3, [r7, #7]
 800c930:	2b09      	cmp	r3, #9
 800c932:	f200 817d 	bhi.w	800cc30 <USBD_SignalDeviceEventHandler+0x30c>
 800c936:	a201      	add	r2, pc, #4	; (adr r2, 800c93c <USBD_SignalDeviceEventHandler+0x18>)
 800c938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c93c:	0800cb9d 	.word	0x0800cb9d
 800c940:	0800cb6b 	.word	0x0800cb6b
 800c944:	0800cb13 	.word	0x0800cb13
 800c948:	0800cb39 	.word	0x0800cb39
 800c94c:	0800c965 	.word	0x0800c965
 800c950:	0800cc31 	.word	0x0800cc31
 800c954:	0800cbe7 	.word	0x0800cbe7
 800c958:	0800cbad 	.word	0x0800cbad
 800c95c:	0800cc31 	.word	0x0800cc31
 800c960:	0800caed 	.word	0x0800caed
	case USB_USBD_EVENT_RESET:
		USB_DeviceState = DEVICE_STATE_Default;
 800c964:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800c968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c96c:	f04f 0202 	mov.w	r2, #2
 800c970:	701a      	strb	r2, [r3, #0]
		device.EP0_State = IDLE;
 800c972:	f241 3378 	movw	r3, #4984	; 0x1378
 800c976:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c97a:	f04f 0201 	mov.w	r2, #1
 800c97e:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
		device.RemoteWakeUp = 0;
 800c982:	f241 3378 	movw	r3, #4984	; 0x1378
 800c986:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c98a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 800c98e:	f36f 0282 	bfc	r2, #2, #1
 800c992:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
		/* Reset endpoints and configuration */
		for (i=0;i<USB_NUM_EPS; i++) {
 800c996:	f04f 0300 	mov.w	r3, #0
 800c99a:	60fb      	str	r3, [r7, #12]
 800c99c:	e06f      	b.n	800ca7e <USBD_SignalDeviceEventHandler+0x15a>
			device.Endpoints[i].InInUse = 0;
 800c99e:	f241 3378 	movw	r3, #4984	; 0x1378
 800c9a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c9a6:	68fa      	ldr	r2, [r7, #12]
 800c9a8:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c9ac:	fb01 f202 	mul.w	r2, r1, r2
 800c9b0:	189b      	adds	r3, r3, r2
 800c9b2:	891a      	ldrh	r2, [r3, #8]
 800c9b4:	f022 0210 	bic.w	r2, r2, #16
 800c9b8:	811a      	strh	r2, [r3, #8]
			device.Endpoints[i].OutInUse = 0;
 800c9ba:	f241 3378 	movw	r3, #4984	; 0x1378
 800c9be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c9c2:	68fa      	ldr	r2, [r7, #12]
 800c9c4:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c9c8:	fb01 f202 	mul.w	r2, r1, r2
 800c9cc:	189b      	adds	r3, r3, r2
 800c9ce:	891a      	ldrh	r2, [r3, #8]
 800c9d0:	f022 0208 	bic.w	r2, r2, #8
 800c9d4:	811a      	strh	r2, [r3, #8]
			device.Endpoints[i].IsHalted = 0;
 800c9d6:	f241 3378 	movw	r3, #4984	; 0x1378
 800c9da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c9de:	68fa      	ldr	r2, [r7, #12]
 800c9e0:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800c9e4:	fb01 f202 	mul.w	r2, r1, r2
 800c9e8:	189a      	adds	r2, r3, r2
 800c9ea:	7a13      	ldrb	r3, [r2, #8]
 800c9ec:	f36f 0382 	bfc	r3, #2, #1
 800c9f0:	7213      	strb	r3, [r2, #8]
			if (i!=0 && device.Endpoints[i].IsConfigured) {
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d03e      	beq.n	800ca76 <USBD_SignalDeviceEventHandler+0x152>
 800c9f8:	f241 3378 	movw	r3, #4984	; 0x1378
 800c9fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca00:	68fa      	ldr	r2, [r7, #12]
 800ca02:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800ca06:	fb01 f202 	mul.w	r2, r1, r2
 800ca0a:	189b      	adds	r3, r3, r2
 800ca0c:	7a1b      	ldrb	r3, [r3, #8]
 800ca0e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ca12:	b2db      	uxtb	r3, r3
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d02e      	beq.n	800ca76 <USBD_SignalDeviceEventHandler+0x152>
				device.Driver->EndpointUnconfigure(device.Endpoints[i].Address);
 800ca18:	f241 3378 	movw	r3, #4984	; 0x1378
 800ca1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	6a1a      	ldr	r2, [r3, #32]
 800ca24:	f241 3378 	movw	r3, #4984	; 0x1378
 800ca28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca2c:	68f9      	ldr	r1, [r7, #12]
 800ca2e:	f04f 002c 	mov.w	r0, #44	; 0x2c
 800ca32:	fb00 f101 	mul.w	r1, r0, r1
 800ca36:	185b      	adds	r3, r3, r1
 800ca38:	791b      	ldrb	r3, [r3, #4]
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	4790      	blx	r2
				device.Endpoints[i].IsConfigured = 0;
 800ca3e:	f241 3378 	movw	r3, #4984	; 0x1378
 800ca42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca46:	68fa      	ldr	r2, [r7, #12]
 800ca48:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800ca4c:	fb01 f202 	mul.w	r2, r1, r2
 800ca50:	189a      	adds	r2, r3, r2
 800ca52:	7a13      	ldrb	r3, [r2, #8]
 800ca54:	f36f 0300 	bfc	r3, #0, #1
 800ca58:	7213      	strb	r3, [r2, #8]
				device.Endpoints[i].IsEnabled = 0;
 800ca5a:	f241 3378 	movw	r3, #4984	; 0x1378
 800ca5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca62:	68fa      	ldr	r2, [r7, #12]
 800ca64:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800ca68:	fb01 f202 	mul.w	r2, r1, r2
 800ca6c:	189a      	adds	r2, r3, r2
 800ca6e:	7a13      	ldrb	r3, [r2, #8]
 800ca70:	f36f 0341 	bfc	r3, #1, #1
 800ca74:	7213      	strb	r3, [r2, #8]
	case USB_USBD_EVENT_RESET:
		USB_DeviceState = DEVICE_STATE_Default;
		device.EP0_State = IDLE;
		device.RemoteWakeUp = 0;
		/* Reset endpoints and configuration */
		for (i=0;i<USB_NUM_EPS; i++) {
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	f103 0301 	add.w	r3, r3, #1
 800ca7c:	60fb      	str	r3, [r7, #12]
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	2b06      	cmp	r3, #6
 800ca82:	d98c      	bls.n	800c99e <USBD_SignalDeviceEventHandler+0x7a>
				device.Driver->EndpointUnconfigure(device.Endpoints[i].Address);
				device.Endpoints[i].IsConfigured = 0;
				device.Endpoints[i].IsEnabled = 0;
			}
		}
		device.Configuration = 0;
 800ca84:	f241 3378 	movw	r3, #4984	; 0x1378
 800ca88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca8c:	f04f 0200 	mov.w	r2, #0
 800ca90:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
		for (i=0;i<NUM_INTERFACES;i++) {
 800ca94:	f04f 0300 	mov.w	r3, #0
 800ca98:	60fb      	str	r3, [r7, #12]
 800ca9a:	e00e      	b.n	800caba <USBD_SignalDeviceEventHandler+0x196>
			device.InterfaceSettings[i] = 0;
 800ca9c:	f241 3378 	movw	r3, #4984	; 0x1378
 800caa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800caa4:	68fa      	ldr	r2, [r7, #12]
 800caa6:	189b      	adds	r3, r3, r2
 800caa8:	f503 739c 	add.w	r3, r3, #312	; 0x138
 800caac:	f04f 0200 	mov.w	r2, #0
 800cab0:	701a      	strb	r2, [r3, #0]
				device.Endpoints[i].IsConfigured = 0;
				device.Endpoints[i].IsEnabled = 0;
			}
		}
		device.Configuration = 0;
		for (i=0;i<NUM_INTERFACES;i++) {
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	f103 0301 	add.w	r3, r3, #1
 800cab8:	60fb      	str	r3, [r7, #12]
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d0ed      	beq.n	800ca9c <USBD_SignalDeviceEventHandler+0x178>
			device.InterfaceSettings[i] = 0;
		}
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,
 800cac0:	f241 3378 	movw	r3, #4984	; 0x1378
 800cac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800cacc:	f241 3378 	movw	r3, #4984	; 0x1378
 800cad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cad4:	791a      	ldrb	r2, [r3, #4]
 800cad6:	f241 3378 	movw	r3, #4984	; 0x1378
 800cada:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cade:	695b      	ldr	r3, [r3, #20]
 800cae0:	4610      	mov	r0, r2
 800cae2:	4619      	mov	r1, r3
 800cae4:	f04f 0218 	mov.w	r2, #24
 800cae8:	47a0      	blx	r4
										device.Endpoints[0].OutBuffer,24);
		break;
 800caea:	e0ae      	b.n	800cc4a <USBD_SignalDeviceEventHandler+0x326>
	case USB_USBD_EVENT_SOF:
		if(device.evnts->sof != NULL)
 800caec:	f241 3378 	movw	r3, #4984	; 0x1378
 800caf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800caf4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800caf8:	6a1b      	ldr	r3, [r3, #32]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	f000 809a 	beq.w	800cc34 <USBD_SignalDeviceEventHandler+0x310>
		{
			device.evnts->sof();
 800cb00:	f241 3378 	movw	r3, #4984	; 0x1378
 800cb04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb08:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cb0c:	6a1b      	ldr	r3, [r3, #32]
 800cb0e:	4798      	blx	r3
		}
		break;
 800cb10:	e090      	b.n	800cc34 <USBD_SignalDeviceEventHandler+0x310>
	case USB_USBD_EVENT_CONNECT:
		if(device.evnts->Connect != NULL)
 800cb12:	f241 3378 	movw	r3, #4984	; 0x1378
 800cb16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	f000 8089 	beq.w	800cc38 <USBD_SignalDeviceEventHandler+0x314>
		{
			device.evnts->Connect();
 800cb26:	f241 3378 	movw	r3, #4984	; 0x1378
 800cb2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb2e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	4798      	blx	r3
		}
		break;
 800cb36:	e07f      	b.n	800cc38 <USBD_SignalDeviceEventHandler+0x314>
	case USB_USBD_EVENT_DISCONNECT:
		USB_DeviceState = DEVICE_STATE_Powered;
 800cb38:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800cb3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb40:	f04f 0201 	mov.w	r2, #1
 800cb44:	701a      	strb	r2, [r3, #0]
		if(device.evnts->Disconnect != NULL)
 800cb46:	f241 3378 	movw	r3, #4984	; 0x1378
 800cb4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb4e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cb52:	685b      	ldr	r3, [r3, #4]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d071      	beq.n	800cc3c <USBD_SignalDeviceEventHandler+0x318>
		{
			device.evnts->Disconnect();
 800cb58:	f241 3378 	movw	r3, #4984	; 0x1378
 800cb5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb60:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cb64:	685b      	ldr	r3, [r3, #4]
 800cb66:	4798      	blx	r3
		}
		break;
 800cb68:	e068      	b.n	800cc3c <USBD_SignalDeviceEventHandler+0x318>
	case USB_USBD_EVENT_POWER_OFF:
		USB_DeviceState = DEVICE_STATE_Unattached;
 800cb6a:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800cb6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb72:	f04f 0200 	mov.w	r2, #0
 800cb76:	701a      	strb	r2, [r3, #0]
		if(device.evnts->Disconnect != NULL)
 800cb78:	f241 3378 	movw	r3, #4984	; 0x1378
 800cb7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb80:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cb84:	685b      	ldr	r3, [r3, #4]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d05a      	beq.n	800cc40 <USBD_SignalDeviceEventHandler+0x31c>
		{
			device.evnts->Disconnect();
 800cb8a:	f241 3378 	movw	r3, #4984	; 0x1378
 800cb8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb92:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cb96:	685b      	ldr	r3, [r3, #4]
 800cb98:	4798      	blx	r3
		}
		break;
 800cb9a:	e051      	b.n	800cc40 <USBD_SignalDeviceEventHandler+0x31c>
	case USB_USBD_EVENT_POWER_ON:
		USB_DeviceState = DEVICE_STATE_Powered;
 800cb9c:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800cba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cba4:	f04f 0201 	mov.w	r2, #1
 800cba8:	701a      	strb	r2, [r3, #0]
		break;
 800cbaa:	e04e      	b.n	800cc4a <USBD_SignalDeviceEventHandler+0x326>
	case USB_USBD_EVENT_REMOTE_WAKEUP:
		break;
	case USB_USBD_EVENT_RESUME:
		USB_DeviceState = device.PreSuspendDeviceState;
 800cbac:	f241 3378 	movw	r3, #4984	; 0x1378
 800cbb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbb4:	f893 213a 	ldrb.w	r2, [r3, #314]	; 0x13a
 800cbb8:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800cbbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbc0:	701a      	strb	r2, [r3, #0]
		if(device.evnts->WakeUp != NULL)
 800cbc2:	f241 3378 	movw	r3, #4984	; 0x1378
 800cbc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbca:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cbce:	699b      	ldr	r3, [r3, #24]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d037      	beq.n	800cc44 <USBD_SignalDeviceEventHandler+0x320>
		{
			device.evnts->WakeUp();
 800cbd4:	f241 3378 	movw	r3, #4984	; 0x1378
 800cbd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbdc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cbe0:	699b      	ldr	r3, [r3, #24]
 800cbe2:	4798      	blx	r3
		}
		break;
 800cbe4:	e02e      	b.n	800cc44 <USBD_SignalDeviceEventHandler+0x320>
	case USB_USBD_EVENT_SUSPEND:
		device.PreSuspendDeviceState = USB_DeviceState;
 800cbe6:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800cbea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	b2da      	uxtb	r2, r3
 800cbf2:	f241 3378 	movw	r3, #4984	; 0x1378
 800cbf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbfa:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
		USB_DeviceState = DEVICE_STATE_Suspended;
 800cbfe:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800cc02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc06:	f04f 0205 	mov.w	r2, #5
 800cc0a:	701a      	strb	r2, [r3, #0]
		if(device.evnts->Suspend != NULL)
 800cc0c:	f241 3378 	movw	r3, #4984	; 0x1378
 800cc10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc14:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cc18:	69db      	ldr	r3, [r3, #28]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d014      	beq.n	800cc48 <USBD_SignalDeviceEventHandler+0x324>
		{
			device.evnts->Suspend();
 800cc1e:	f241 3378 	movw	r3, #4984	; 0x1378
 800cc22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc26:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800cc2a:	69db      	ldr	r3, [r3, #28]
 800cc2c:	4798      	blx	r3
		}
		break;
 800cc2e:	e00b      	b.n	800cc48 <USBD_SignalDeviceEventHandler+0x324>
	default:
		return;
 800cc30:	bf00      	nop
 800cc32:	e00a      	b.n	800cc4a <USBD_SignalDeviceEventHandler+0x326>
	case USB_USBD_EVENT_SOF:
		if(device.evnts->sof != NULL)
		{
			device.evnts->sof();
		}
		break;
 800cc34:	bf00      	nop
 800cc36:	e008      	b.n	800cc4a <USBD_SignalDeviceEventHandler+0x326>
	case USB_USBD_EVENT_CONNECT:
		if(device.evnts->Connect != NULL)
		{
			device.evnts->Connect();
		}
		break;
 800cc38:	bf00      	nop
 800cc3a:	e006      	b.n	800cc4a <USBD_SignalDeviceEventHandler+0x326>
		USB_DeviceState = DEVICE_STATE_Powered;
		if(device.evnts->Disconnect != NULL)
		{
			device.evnts->Disconnect();
		}
		break;
 800cc3c:	bf00      	nop
 800cc3e:	e004      	b.n	800cc4a <USBD_SignalDeviceEventHandler+0x326>
		USB_DeviceState = DEVICE_STATE_Unattached;
		if(device.evnts->Disconnect != NULL)
		{
			device.evnts->Disconnect();
		}
		break;
 800cc40:	bf00      	nop
 800cc42:	e002      	b.n	800cc4a <USBD_SignalDeviceEventHandler+0x326>
		USB_DeviceState = device.PreSuspendDeviceState;
		if(device.evnts->WakeUp != NULL)
		{
			device.evnts->WakeUp();
		}
		break;
 800cc44:	bf00      	nop
 800cc46:	e000      	b.n	800cc4a <USBD_SignalDeviceEventHandler+0x326>
		USB_DeviceState = DEVICE_STATE_Suspended;
		if(device.evnts->Suspend != NULL)
		{
			device.evnts->Suspend();
		}
		break;
 800cc48:	bf00      	nop
	default:
		return;
	}
}
 800cc4a:	f107 0714 	add.w	r7, r7, #20
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	bd90      	pop	{r4, r7, pc}
 800cc52:	bf00      	nop

0800cc54 <USBD_SignalEndpointEvent_Handler>:
 * \param[in] ep_event Endpoint event type
 *
 */
void USBD_SignalEndpointEvent_Handler (uint8_t ep_addr,
										USB_USBD_EP_EVENT_t ep_event)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b086      	sub	sp, #24
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	4602      	mov	r2, r0
 800cc5c:	460b      	mov	r3, r1
 800cc5e:	71fa      	strb	r2, [r7, #7]
 800cc60:	71bb      	strb	r3, [r7, #6]
	USBD_Endpoint_t *ep =  &device.Endpoints[ep_addr & ENDPOINT_EPNUM_MASK];
 800cc62:	79fb      	ldrb	r3, [r7, #7]
 800cc64:	f003 030f 	and.w	r3, r3, #15
 800cc68:	f04f 022c 	mov.w	r2, #44	; 0x2c
 800cc6c:	fb02 f203 	mul.w	r2, r2, r3
 800cc70:	f241 3378 	movw	r3, #4984	; 0x1378
 800cc74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc78:	18d3      	adds	r3, r2, r3
 800cc7a:	f103 0304 	add.w	r3, r3, #4
 800cc7e:	617b      	str	r3, [r7, #20]
	uint8_t temp_num,temp_dir;
	int32_t data_count;
	/* store CurrentEndpoint and direction for restore after handling */
	temp_num = device.CurrentEndpoint;
 800cc80:	f241 3378 	movw	r3, #4984	; 0x1378
 800cc84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc88:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800cc8c:	74fb      	strb	r3, [r7, #19]
	temp_dir = device.CurrentDirection;
 800cc8e:	f241 3378 	movw	r3, #4984	; 0x1378
 800cc92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc96:	f893 313d 	ldrb.w	r3, [r3, #317]	; 0x13d
 800cc9a:	74bb      	strb	r3, [r7, #18]
	/* select the given endpoint */
	device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 800cc9c:	79fb      	ldrb	r3, [r7, #7]
 800cc9e:	f003 030f 	and.w	r3, r3, #15
 800cca2:	b2da      	uxtb	r2, r3
 800cca4:	f241 3378 	movw	r3, #4984	; 0x1378
 800cca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ccac:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
	device.CurrentDirection = ep_addr & ENDPOINT_DIR_MASK;
 800ccb0:	79fb      	ldrb	r3, [r7, #7]
 800ccb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ccb6:	b2da      	uxtb	r2, r3
 800ccb8:	f241 3378 	movw	r3, #4984	; 0x1378
 800ccbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ccc0:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	/* choose what to do based on the event */
	switch (ep_event) {
 800ccc4:	79bb      	ldrb	r3, [r7, #6]
 800ccc6:	2b01      	cmp	r3, #1
 800ccc8:	d016      	beq.n	800ccf8 <USBD_SignalEndpointEvent_Handler+0xa4>
 800ccca:	2b02      	cmp	r3, #2
 800cccc:	d044      	beq.n	800cd58 <USBD_SignalEndpointEvent_Handler+0x104>
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	f040 80a8 	bne.w	800ce24 <USBD_SignalEndpointEvent_Handler+0x1d0>
	case USB_USBD_EP_EVENT_SETUP:
		ep->OutInUse = 0;
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	889a      	ldrh	r2, [r3, #4]
 800ccd8:	f022 0208 	bic.w	r2, r2, #8
 800ccdc:	809a      	strh	r2, [r3, #4]
		switch(device.CurrentEndpoint) {
 800ccde:	f241 3378 	movw	r3, #4984	; 0x1378
 800cce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cce6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d102      	bne.n	800ccf4 <USBD_SignalEndpointEvent_Handler+0xa0>
		case 0:
			USBD_HandleEP0_SETUP();
 800ccee:	f7ff fd9f 	bl	800c830 <USBD_HandleEP0_SETUP>
			break;
 800ccf2:	e000      	b.n	800ccf6 <USBD_SignalEndpointEvent_Handler+0xa2>
		default:
			break;
 800ccf4:	bf00      	nop
		}
		break;
 800ccf6:	e095      	b.n	800ce24 <USBD_SignalEndpointEvent_Handler+0x1d0>
	case USB_USBD_EP_EVENT_OUT:
		ep->IsOutRecieved = 1;
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	889a      	ldrh	r2, [r3, #4]
 800ccfc:	f042 0220 	orr.w	r2, r2, #32
 800cd00:	809a      	strh	r2, [r3, #4]
		if (ep->OutBytesAvailable == 0) {
 800cd02:	697b      	ldr	r3, [r7, #20]
 800cd04:	689b      	ldr	r3, [r3, #8]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d114      	bne.n	800cd34 <USBD_SignalEndpointEvent_Handler+0xe0>
			ep->OutOffset = 0; /* clear offset, new data is there */
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	f04f 0200 	mov.w	r2, #0
 800cd10:	60da      	str	r2, [r3, #12]
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,
 800cd12:	f241 3378 	movw	r3, #4984	; 0x1378
 800cd16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd1e:	697a      	ldr	r2, [r7, #20]
 800cd20:	7810      	ldrb	r0, [r2, #0]
										ep->OutBuffer,ep->OutBufferLength);
 800cd22:	697a      	ldr	r2, [r7, #20]
		break;
	case USB_USBD_EP_EVENT_OUT:
		ep->IsOutRecieved = 1;
		if (ep->OutBytesAvailable == 0) {
			ep->OutOffset = 0; /* clear offset, new data is there */
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,
 800cd24:	6911      	ldr	r1, [r2, #16]
										ep->OutBuffer,ep->OutBufferLength);
 800cd26:	697a      	ldr	r2, [r7, #20]
		break;
	case USB_USBD_EP_EVENT_OUT:
		ep->IsOutRecieved = 1;
		if (ep->OutBytesAvailable == 0) {
			ep->OutOffset = 0; /* clear offset, new data is there */
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,
 800cd28:	6952      	ldr	r2, [r2, #20]
 800cd2a:	4798      	blx	r3
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	461a      	mov	r2, r3
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	609a      	str	r2, [r3, #8]
										ep->OutBuffer,ep->OutBufferLength);
		}
		ep->OutInUse = 0;
 800cd34:	697b      	ldr	r3, [r7, #20]
 800cd36:	889a      	ldrh	r2, [r3, #4]
 800cd38:	f022 0208 	bic.w	r2, r2, #8
 800cd3c:	809a      	strh	r2, [r3, #4]
		switch(device.CurrentEndpoint) {
 800cd3e:	f241 3378 	movw	r3, #4984	; 0x1378
 800cd42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cd46:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d102      	bne.n	800cd54 <USBD_SignalEndpointEvent_Handler+0x100>
		case 0:
			USBD_HandleEP0_OUT();
 800cd4e:	f7ff fd27 	bl	800c7a0 <USBD_HandleEP0_OUT>
			break;
 800cd52:	e000      	b.n	800cd56 <USBD_SignalEndpointEvent_Handler+0x102>
		default:
			break;
 800cd54:	bf00      	nop
		}
		break;
 800cd56:	e065      	b.n	800ce24 <USBD_SignalEndpointEvent_Handler+0x1d0>
	case USB_USBD_EP_EVENT_IN:
		/* loop write transfers */
		if (ep->InDataLeft> 0) {
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d01a      	beq.n	800cd96 <USBD_SignalEndpointEvent_Handler+0x142>
			data_count = device.Driver->EndpointWrite(ep->Address,
 800cd60:	f241 3378 	movw	r3, #4984	; 0x1378
 800cd64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd6c:	697a      	ldr	r2, [r7, #20]
 800cd6e:	7810      	ldrb	r0, [r2, #0]
									ep->InDataBuffer,ep->InDataLeft);
 800cd70:	697a      	ldr	r2, [r7, #20]
 800cd72:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800cd74:	697a      	ldr	r2, [r7, #20]
		}
		break;
	case USB_USBD_EP_EVENT_IN:
		/* loop write transfers */
		if (ep->InDataLeft> 0) {
			data_count = device.Driver->EndpointWrite(ep->Address,
 800cd76:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800cd78:	4798      	blx	r3
 800cd7a:	60f8      	str	r0, [r7, #12]
									ep->InDataBuffer,ep->InDataLeft);
			ep->InDataLeft -= data_count;
 800cd7c:	697b      	ldr	r3, [r7, #20]
 800cd7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	1ad2      	subs	r2, r2, r3
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	625a      	str	r2, [r3, #36]	; 0x24
			ep->InDataBuffer+= data_count;
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	18d2      	adds	r2, r2, r3
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	629a      	str	r2, [r3, #40]	; 0x28
			return;
 800cd94:	e054      	b.n	800ce40 <USBD_SignalEndpointEvent_Handler+0x1ec>
		} else if (ep->Number == 0 && ep->InBytesAvailable > 0 &&
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	781b      	ldrb	r3, [r3, #0]
 800cd9a:	f003 030f 	and.w	r3, r3, #15
 800cd9e:	b2db      	uxtb	r3, r3
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d129      	bne.n	800cdf8 <USBD_SignalEndpointEvent_Handler+0x1a4>
 800cda4:	697b      	ldr	r3, [r7, #20]
 800cda6:	699b      	ldr	r3, [r3, #24]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d025      	beq.n	800cdf8 <USBD_SignalEndpointEvent_Handler+0x1a4>
						ep->InBytesAvailable!=USB_ControlRequest.wLength &&
 800cdac:	697b      	ldr	r3, [r7, #20]
 800cdae:	699a      	ldr	r2, [r3, #24]
 800cdb0:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800cdb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cdb8:	88db      	ldrh	r3, [r3, #6]
 800cdba:	b29b      	uxth	r3, r3
			data_count = device.Driver->EndpointWrite(ep->Address,
									ep->InDataBuffer,ep->InDataLeft);
			ep->InDataLeft -= data_count;
			ep->InDataBuffer+= data_count;
			return;
		} else if (ep->Number == 0 && ep->InBytesAvailable > 0 &&
 800cdbc:	429a      	cmp	r2, r3
 800cdbe:	d01b      	beq.n	800cdf8 <USBD_SignalEndpointEvent_Handler+0x1a4>
						ep->InBytesAvailable!=USB_ControlRequest.wLength &&
						ep->InBytesAvailable % ep->MaxPacketSize == 0)
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	699b      	ldr	r3, [r3, #24]
 800cdc4:	697a      	ldr	r2, [r7, #20]
 800cdc6:	8892      	ldrh	r2, [r2, #4]
 800cdc8:	f3c2 1286 	ubfx	r2, r2, #6, #7
 800cdcc:	b2d2      	uxtb	r2, r2
 800cdce:	fbb3 f1f2 	udiv	r1, r3, r2
 800cdd2:	fb02 f201 	mul.w	r2, r2, r1
 800cdd6:	1a9b      	subs	r3, r3, r2
									ep->InDataBuffer,ep->InDataLeft);
			ep->InDataLeft -= data_count;
			ep->InDataBuffer+= data_count;
			return;
		} else if (ep->Number == 0 && ep->InBytesAvailable > 0 &&
						ep->InBytesAvailable!=USB_ControlRequest.wLength &&
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d10d      	bne.n	800cdf8 <USBD_SignalEndpointEvent_Handler+0x1a4>
						ep->InBytesAvailable % ep->MaxPacketSize == 0)
		{
			/* if the amount of data for endpoint 0 is exact the requested
			 * amount, then no zlp has to be send */
			device.Driver->EndpointWrite(ep->Address,0,0);
 800cddc:	f241 3378 	movw	r3, #4984	; 0x1378
 800cde0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cde8:	697a      	ldr	r2, [r7, #20]
 800cdea:	7812      	ldrb	r2, [r2, #0]
 800cdec:	4610      	mov	r0, r2
 800cdee:	f04f 0100 	mov.w	r1, #0
 800cdf2:	f04f 0200 	mov.w	r2, #0
 800cdf6:	4798      	blx	r3
		}
		ep->InBytesAvailable = 0;
 800cdf8:	697b      	ldr	r3, [r7, #20]
 800cdfa:	f04f 0200 	mov.w	r2, #0
 800cdfe:	619a      	str	r2, [r3, #24]
		ep->InInUse = 0;
 800ce00:	697b      	ldr	r3, [r7, #20]
 800ce02:	889a      	ldrh	r2, [r3, #4]
 800ce04:	f022 0210 	bic.w	r2, r2, #16
 800ce08:	809a      	strh	r2, [r3, #4]
		switch(device.CurrentEndpoint) {
 800ce0a:	f241 3378 	movw	r3, #4984	; 0x1378
 800ce0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ce12:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d102      	bne.n	800ce20 <USBD_SignalEndpointEvent_Handler+0x1cc>
		case 0:
			USBD_HandleEP0_IN();
 800ce1a:	f7ff fc7b 	bl	800c714 <USBD_HandleEP0_IN>
			break;
 800ce1e:	e000      	b.n	800ce22 <USBD_SignalEndpointEvent_Handler+0x1ce>
		default:
			break;
 800ce20:	bf00      	nop
		}
		break;
 800ce22:	bf00      	nop
	}
	device.CurrentEndpoint = temp_num;
 800ce24:	f241 3378 	movw	r3, #4984	; 0x1378
 800ce28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ce2c:	7cfa      	ldrb	r2, [r7, #19]
 800ce2e:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
	device.CurrentDirection = temp_dir;
 800ce32:	f241 3378 	movw	r3, #4984	; 0x1378
 800ce36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ce3a:	7cba      	ldrb	r2, [r7, #18]
 800ce3c:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
}
 800ce40:	f107 0718 	add.w	r7, r7, #24
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}

0800ce48 <USBD_Initialize>:
 *
 * Intializes the USB driver core data structures and sets it into default
 * state. Afterwards it initializes the USB device controller driver and prepare
 *  it for connection via \ref USBD_Connect.
 */
int USBD_Initialize(USBD_event_CB_t *evnt_CB) {
 800ce48:	b590      	push	{r4, r7, lr}
 800ce4a:	b087      	sub	sp, #28
 800ce4c:	af02      	add	r7, sp, #8
 800ce4e:	6078      	str	r0, [r7, #4]
	int32_t status = 0;
 800ce50:	f04f 0300 	mov.w	r3, #0
 800ce54:	60fb      	str	r3, [r7, #12]
	memset(&device,0x0,sizeof(USBD_Device_t));
 800ce56:	f241 3078 	movw	r0, #4984	; 0x1378
 800ce5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800ce5e:	f04f 0100 	mov.w	r1, #0
 800ce62:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800ce66:	f00d fd25 	bl	801a8b4 <memset>
	USB_DeviceState = DEVICE_STATE_Unattached;
 800ce6a:	f241 43bd 	movw	r3, #5309	; 0x14bd
 800ce6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ce72:	f04f 0200 	mov.w	r2, #0
 800ce76:	701a      	strb	r2, [r3, #0]
	device.Driver = &Driver_USBD0;
 800ce78:	f241 3378 	movw	r3, #4984	; 0x1378
 800ce7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ce80:	f640 52b4 	movw	r2, #3508	; 0xdb4
 800ce84:	f6c0 0202 	movt	r2, #2050	; 0x802
 800ce88:	601a      	str	r2, [r3, #0]
	device.EP0_State = IDLE;
 800ce8a:	f241 3378 	movw	r3, #4984	; 0x1378
 800ce8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ce92:	f04f 0201 	mov.w	r2, #1
 800ce96:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 800ce9a:	f241 3378 	movw	r3, #4984	; 0x1378
 800ce9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cea2:	f241 1274 	movw	r2, #4468	; 0x1174
 800cea6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ceaa:	621a      	str	r2, [r3, #32]
	device.Endpoints[0].InBufferLength = 256;
 800ceac:	f241 3378 	movw	r3, #4984	; 0x1378
 800ceb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ceb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ceb8:	625a      	str	r2, [r3, #36]	; 0x24
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 800ceba:	f241 3378 	movw	r3, #4984	; 0x1378
 800cebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cec2:	f241 2278 	movw	r2, #4728	; 0x1278
 800cec6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ceca:	615a      	str	r2, [r3, #20]
	device.Endpoints[0].OutBufferLength = 256;
 800cecc:	f241 3378 	movw	r3, #4984	; 0x1378
 800ced0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ced4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ced8:	619a      	str	r2, [r3, #24]
	device.Endpoints[0].Direction = 0;
 800ceda:	f241 3378 	movw	r3, #4984	; 0x1378
 800cede:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cee2:	791a      	ldrb	r2, [r3, #4]
 800cee4:	f36f 12c7 	bfc	r2, #7, #1
 800cee8:	711a      	strb	r2, [r3, #4]
	device.Endpoints[0].IsConfigured = 1;
 800ceea:	f241 3378 	movw	r3, #4984	; 0x1378
 800ceee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cef2:	7a1a      	ldrb	r2, [r3, #8]
 800cef4:	f042 0201 	orr.w	r2, r2, #1
 800cef8:	721a      	strb	r2, [r3, #8]
	device.Endpoints[0].IsEnabled = 1;
 800cefa:	f241 3378 	movw	r3, #4984	; 0x1378
 800cefe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf02:	7a1a      	ldrb	r2, [r3, #8]
 800cf04:	f042 0202 	orr.w	r2, r2, #2
 800cf08:	721a      	strb	r2, [r3, #8]
	device.Endpoints[0].MaxPacketSize = 64;
 800cf0a:	f241 3378 	movw	r3, #4984	; 0x1378
 800cf0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf12:	891a      	ldrh	r2, [r3, #8]
 800cf14:	f04f 0140 	mov.w	r1, #64	; 0x40
 800cf18:	f361 128c 	bfi	r2, r1, #6, #7
 800cf1c:	811a      	strh	r2, [r3, #8]

	device.evnts = evnt_CB;
 800cf1e:	f241 3378 	movw	r3, #4984	; 0x1378
 800cf22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140

	usb_init.usb_max_num_packets_in_rx_fifo = MAX_PKTS_RXFIFO;
 800cf2c:	f241 136c 	movw	r3, #4460	; 0x116c
 800cf30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf34:	f04f 0204 	mov.w	r2, #4
 800cf38:	809a      	strh	r2, [r3, #4]
	usb_init.usb_max_num_control_eps =
 800cf3a:	f241 136c 	movw	r3, #4460	; 0x116c
 800cf3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf42:	f04f 0201 	mov.w	r2, #1
 800cf46:	701a      	strb	r2, [r3, #0]
						(USB_MAX_NUM_CONTROL_EPS_t)NUM_CONTROL_EPS;
	usb_init.usb_max_num_in_eps = (USB_MAX_NUM_IN_EPS_t)NUM_IN_EPS;
 800cf48:	f241 136c 	movw	r3, #4460	; 0x116c
 800cf4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf50:	f04f 0201 	mov.w	r2, #1
 800cf54:	709a      	strb	r2, [r3, #2]
	usb_init.usb_max_num_out_eps = (USB_MAX_NUM_OUT_EPS_t)NUM_OUT_EPS;
 800cf56:	f241 136c 	movw	r3, #4460	; 0x116c
 800cf5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf5e:	f04f 0201 	mov.w	r2, #1
 800cf62:	705a      	strb	r2, [r3, #1]
	usb_init.usb_max_num_eps = (USB_MAX_NUM_EPS_t)(usb_init.usb_max_num_in_eps+
 800cf64:	f241 136c 	movw	r3, #4460	; 0x116c
 800cf68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf6c:	789a      	ldrb	r2, [r3, #2]
								usb_init.usb_max_num_out_eps+
 800cf6e:	f241 136c 	movw	r3, #4460	; 0x116c
 800cf72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf76:	785b      	ldrb	r3, [r3, #1]
	usb_init.usb_max_num_packets_in_rx_fifo = MAX_PKTS_RXFIFO;
	usb_init.usb_max_num_control_eps =
						(USB_MAX_NUM_CONTROL_EPS_t)NUM_CONTROL_EPS;
	usb_init.usb_max_num_in_eps = (USB_MAX_NUM_IN_EPS_t)NUM_IN_EPS;
	usb_init.usb_max_num_out_eps = (USB_MAX_NUM_OUT_EPS_t)NUM_OUT_EPS;
	usb_init.usb_max_num_eps = (USB_MAX_NUM_EPS_t)(usb_init.usb_max_num_in_eps+
 800cf78:	18d3      	adds	r3, r2, r3
 800cf7a:	b2da      	uxtb	r2, r3
								usb_init.usb_max_num_out_eps+
								usb_init.usb_max_num_control_eps+1);
 800cf7c:	f241 136c 	movw	r3, #4460	; 0x116c
 800cf80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf84:	781b      	ldrb	r3, [r3, #0]
	usb_init.usb_max_num_packets_in_rx_fifo = MAX_PKTS_RXFIFO;
	usb_init.usb_max_num_control_eps =
						(USB_MAX_NUM_CONTROL_EPS_t)NUM_CONTROL_EPS;
	usb_init.usb_max_num_in_eps = (USB_MAX_NUM_IN_EPS_t)NUM_IN_EPS;
	usb_init.usb_max_num_out_eps = (USB_MAX_NUM_OUT_EPS_t)NUM_OUT_EPS;
	usb_init.usb_max_num_eps = (USB_MAX_NUM_EPS_t)(usb_init.usb_max_num_in_eps+
 800cf86:	18d3      	adds	r3, r2, r3
 800cf88:	b2db      	uxtb	r3, r3
 800cf8a:	f103 0301 	add.w	r3, r3, #1
 800cf8e:	b2da      	uxtb	r2, r3
 800cf90:	f241 136c 	movw	r3, #4460	; 0x116c
 800cf94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf98:	70da      	strb	r2, [r3, #3]
								usb_init.usb_max_num_out_eps+
								usb_init.usb_max_num_control_eps+1);

	/*The following values for priority, USB transfer mode should be
	 * replaced with the values from UI*/
	usb_preemption_priority = USB_PRE_PRIORITY;
 800cf9a:	f241 2374 	movw	r3, #4724	; 0x1274
 800cf9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cfa2:	f04f 023f 	mov.w	r2, #63	; 0x3f
 800cfa6:	601a      	str	r2, [r3, #0]
	usb_sub_priority = USB_SUB_PRIORITY;
 800cfa8:	f241 1368 	movw	r3, #4456	; 0x1168
 800cfac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cfb0:	f04f 0200 	mov.w	r2, #0
 800cfb4:	601a      	str	r2, [r3, #0]
	usb_init.usb_transfer_mode = (USB_TRANSFER_MODE_t)USB_XFER_FIFO_MODE;
 800cfb6:	f241 136c 	movw	r3, #4460	; 0x116c
 800cfba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cfbe:	f04f 0200 	mov.w	r2, #0
 800cfc2:	719a      	strb	r2, [r3, #6]
	/*Enable clock gating*/
	#if(UC_SERIES == XMC44||UC_SERIES == XMC42)
	SCU_CLK->CGATCLR2 |=SCU_CLK_CGATCLR2_USB_Msk;
	#endif
	/* Disable Reset and power up */
	SCU_RESET->PRCLR2 = SCU_RESET_PRCLR2_USBRS_Msk;
 800cfc4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800cfc8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800cfcc:	f04f 0280 	mov.w	r2, #128	; 0x80
 800cfd0:	62da      	str	r2, [r3, #44]	; 0x2c
#if (UC_SERIES == XMC42) || (UC_SERIES == XMC41)
	SCU_POWER->PWRSET |= SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#else
	SCU_POWER->PWRSET |= SCU_POWER_PWRSET_USBOTGEN_Msk
 800cfd2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 800cfd6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800cfda:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 800cfde:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800cfe2:	6852      	ldr	r2, [r2, #4]
 800cfe4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800cfe8:	605a      	str	r2, [r3, #4]
			| SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#endif

	/* First initalize the device */
	status = device.Driver->Initialize(&USBD_SignalDeviceEventHandler,
 800cfea:	f241 3378 	movw	r3, #4984	; 0x1378
 800cfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	685c      	ldr	r4, [r3, #4]
 800cff6:	f241 136c 	movw	r3, #4460	; 0x116c
 800cffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cffe:	f64c 1025 	movw	r0, #51493	; 0xc925
 800d002:	f6c0 0000 	movt	r0, #2048	; 0x800
 800d006:	f64c 4155 	movw	r1, #52309	; 0xcc55
 800d00a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800d00e:	cb0c      	ldmia	r3, {r2, r3}
 800d010:	47a0      	blx	r4
 800d012:	4603      	mov	r3, r0
 800d014:	60fb      	str	r3, [r7, #12]
							&USBD_SignalEndpointEvent_Handler,usb_init);
	if (status != USB_USBD_OK)
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d002      	beq.n	800d022 <USBD_Initialize+0x1da>
		return -1;
 800d01c:	f04f 33ff 	mov.w	r3, #4294967295
 800d020:	e022      	b.n	800d068 <USBD_Initialize+0x220>

	/* then configure endpoint 0 */
	device.Driver->EndpointConfigure(0,USB_ENDPOINT_CONTROL,
 800d022:	f241 3378 	movw	r3, #4984	; 0x1378
 800d026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	69dc      	ldr	r4, [r3, #28]
 800d02e:	f241 136c 	movw	r3, #4460	; 0x116c
 800d032:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d036:	685a      	ldr	r2, [r3, #4]
 800d038:	9200      	str	r2, [sp, #0]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	f04f 0000 	mov.w	r0, #0
 800d040:	f04f 0100 	mov.w	r1, #0
 800d044:	f04f 0240 	mov.w	r2, #64	; 0x40
 800d048:	47a0      	blx	r4
			USB_MAX_PACKET_SIZE,usb_init);
	if (status != USB_USBD_OK) {
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d009      	beq.n	800d064 <USBD_Initialize+0x21c>
		device.Driver->Uninitialize();
 800d050:	f241 3378 	movw	r3, #4984	; 0x1378
 800d054:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	689b      	ldr	r3, [r3, #8]
 800d05c:	4798      	blx	r3
		return -1;
 800d05e:	f04f 33ff 	mov.w	r3, #4294967295
 800d062:	e001      	b.n	800d068 <USBD_Initialize+0x220>
	}

	return 0;
 800d064:	f04f 0300 	mov.w	r3, #0
}
 800d068:	4618      	mov	r0, r3
 800d06a:	f107 0714 	add.w	r7, r7, #20
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd90      	pop	{r4, r7, pc}
 800d072:	bf00      	nop

0800d074 <USBD_Connect>:
 *
 * Tell the USB device controller driver to conect to the bus. Successful
 * connection will be shown through update of the device status
 * (\ref USB_DeviceState) and a firing of the \ref EVENT_USB_Device_Connect.
 */
int USBD_Connect() {
 800d074:	b580      	push	{r7, lr}
 800d076:	af00      	add	r7, sp, #0
	return device.Driver->DeviceConnect();
 800d078:	f241 3378 	movw	r3, #4984	; 0x1378
 800d07c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	68db      	ldr	r3, [r3, #12]
 800d084:	4798      	blx	r3
 800d086:	4603      	mov	r3, r0
}
 800d088:	4618      	mov	r0, r3
 800d08a:	bd80      	pop	{r7, pc}

0800d08c <USBD_IsEnumDone>:
 * \brief Is the enumeration finished?
 *
 * Tell the USB device controller driver if the enumeration interrupt have been
 * reached
 */
int USBD_IsEnumDone(){
 800d08c:	b580      	push	{r7, lr}
 800d08e:	af00      	add	r7, sp, #0
	if (device.Driver->IsEnumDone())
 800d090:	f241 3378 	movw	r3, #4984	; 0x1378
 800d094:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d09c:	4798      	blx	r3
 800d09e:	4603      	mov	r3, r0
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d002      	beq.n	800d0aa <USBD_IsEnumDone+0x1e>
		return 1;
 800d0a4:	f04f 0301 	mov.w	r3, #1
 800d0a8:	e001      	b.n	800d0ae <USBD_IsEnumDone+0x22>
	else
		return 0;
 800d0aa:	f04f 0300 	mov.w	r3, #0
 }
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	bd80      	pop	{r7, pc}
 800d0b2:	bf00      	nop

0800d0b4 <USBD_SetEndpointBuffer>:
 * \param[in] addr Endpoint address
 * \param[in] buf Buffer pointer
 * \param[in] len Buffer length
 */
void USBD_SetEndpointBuffer(uint8_t addr,uint8_t *buf,uint16_t len)
{
 800d0b4:	b480      	push	{r7}
 800d0b6:	b085      	sub	sp, #20
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6039      	str	r1, [r7, #0]
 800d0bc:	4613      	mov	r3, r2
 800d0be:	4602      	mov	r2, r0
 800d0c0:	71fa      	strb	r2, [r7, #7]
 800d0c2:	80bb      	strh	r3, [r7, #4]
	uint8_t number  = addr & ENDPOINT_EPNUM_MASK;
 800d0c4:	79fb      	ldrb	r3, [r7, #7]
 800d0c6:	f003 030f 	and.w	r3, r3, #15
 800d0ca:	73fb      	strb	r3, [r7, #15]
	if (addr & ENDPOINT_DIR_MASK) {
 800d0cc:	79fb      	ldrb	r3, [r7, #7]
 800d0ce:	b25b      	sxtb	r3, r3
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	da1c      	bge.n	800d10e <USBD_SetEndpointBuffer+0x5a>
		device.Endpoints[number].InBuffer = buf;
 800d0d4:	7bfa      	ldrb	r2, [r7, #15]
 800d0d6:	f241 3378 	movw	r3, #4984	; 0x1378
 800d0da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d0de:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800d0e2:	fb01 f202 	mul.w	r2, r1, r2
 800d0e6:	189b      	adds	r3, r3, r2
 800d0e8:	f103 0320 	add.w	r3, r3, #32
 800d0ec:	683a      	ldr	r2, [r7, #0]
 800d0ee:	601a      	str	r2, [r3, #0]
		device.Endpoints[number].InBufferLength = len;
 800d0f0:	7bf9      	ldrb	r1, [r7, #15]
 800d0f2:	88ba      	ldrh	r2, [r7, #4]
 800d0f4:	f241 3378 	movw	r3, #4984	; 0x1378
 800d0f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d0fc:	f04f 002c 	mov.w	r0, #44	; 0x2c
 800d100:	fb00 f101 	mul.w	r1, r0, r1
 800d104:	185b      	adds	r3, r3, r1
 800d106:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800d10a:	601a      	str	r2, [r3, #0]
 800d10c:	e01b      	b.n	800d146 <USBD_SetEndpointBuffer+0x92>
	} else {
		device.Endpoints[number].OutBuffer = buf;
 800d10e:	7bfa      	ldrb	r2, [r7, #15]
 800d110:	f241 3378 	movw	r3, #4984	; 0x1378
 800d114:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d118:	f04f 012c 	mov.w	r1, #44	; 0x2c
 800d11c:	fb01 f202 	mul.w	r2, r1, r2
 800d120:	189b      	adds	r3, r3, r2
 800d122:	f103 0314 	add.w	r3, r3, #20
 800d126:	683a      	ldr	r2, [r7, #0]
 800d128:	601a      	str	r2, [r3, #0]
		device.Endpoints[number].OutBufferLength = len;
 800d12a:	7bf9      	ldrb	r1, [r7, #15]
 800d12c:	88ba      	ldrh	r2, [r7, #4]
 800d12e:	f241 3378 	movw	r3, #4984	; 0x1378
 800d132:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d136:	f04f 002c 	mov.w	r0, #44	; 0x2c
 800d13a:	fb00 f101 	mul.w	r1, r0, r1
 800d13e:	185b      	adds	r3, r3, r1
 800d140:	f103 0318 	add.w	r3, r3, #24
 800d144:	601a      	str	r2, [r3, #0]
	}


}
 800d146:	f107 0714 	add.w	r7, r7, #20
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bc80      	pop	{r7}
 800d14e:	4770      	bx	lr

0800d150 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 800d150:	b480      	push	{r7}
 800d152:	b085      	sub	sp, #20
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d162:	f023 0202 	bic.w	r2, r3, #2
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	68db      	ldr	r3, [r3, #12]
 800d16e:	f043 0203 	orr.w	r2, r3, #3
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	691b      	ldr	r3, [r3, #16]
 800d17a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	691a      	ldr	r2, [r3, #16]
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d18a:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800d18e:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800d192:	431a      	orrs	r2, r3
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d1a2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800d1a6:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d1ae:	ea4f 2383 	mov.w	r3, r3, lsl #10
 800d1b2:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 800d1b6:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d1bc:	ea4f 4003 	mov.w	r0, r3, lsl #16
 800d1c0:	f04f 0300 	mov.w	r3, #0
 800d1c4:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800d1c8:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 800d1ca:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 800d1cc:	431a      	orrs	r2, r3
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1d6:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	8b9b      	ldrh	r3, [r3, #28]
 800d1e6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800d1ea:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	8b9b      	ldrh	r3, [r3, #28]
 800d1f2:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800d1f6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 800d1fa:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 800d1fc:	431a      	orrs	r2, r3
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d206:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	7d5b      	ldrb	r3, [r3, #21]
 800d216:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d21a:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d222:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800d226:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 800d22a:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 800d22c:	4313      	orrs	r3, r2
 800d22e:	f043 0201 	orr.w	r2, r3, #1
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d005      	beq.n	800d24c <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d244:	f043 0220 	orr.w	r2, r3, #32
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800d252:	2b00      	cmp	r3, #0
 800d254:	d005      	beq.n	800d262 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d25a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d005      	beq.n	800d278 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d270:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	7f9b      	ldrb	r3, [r3, #30]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d00e      	beq.n	800d29e <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d28c:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 800d290:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 800d294:	431a      	orrs	r2, r3
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 800d29c:	e005      	b.n	800d2aa <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d2a2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	7fdb      	ldrb	r3, [r3, #31]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d00f      	beq.n	800d2d2 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800d2be:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 800d2c2:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800d2c6:	4313      	orrs	r3, r2
 800d2c8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	7d9b      	ldrb	r3, [r3, #22]
 800d2da:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800d2de:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800d2e2:	4313      	orrs	r3, r2
 800d2e4:	f043 0202 	orr.w	r2, r3, #2
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 800d2ec:	f107 0714 	add.w	r7, r7, #20
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	bc80      	pop	{r7}
 800d2f4:	4770      	bx	lr
 800d2f6:	bf00      	nop

0800d2f8 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b085      	sub	sp, #20
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	685b      	ldr	r3, [r3, #4]
 800d304:	687a      	ldr	r2, [r7, #4]
 800d306:	6852      	ldr	r2, [r2, #4]
 800d308:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 800d30a:	687a      	ldr	r2, [r7, #4]
 800d30c:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 800d30e:	f04f 0001 	mov.w	r0, #1
 800d312:	fa00 f202 	lsl.w	r2, r0, r2
 800d316:	430a      	orrs	r2, r1
 800d318:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	7a1b      	ldrb	r3, [r3, #8]
 800d31e:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	2b03      	cmp	r3, #3
 800d324:	d810      	bhi.n	800d348 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	685b      	ldr	r3, [r3, #4]
 800d32a:	687a      	ldr	r2, [r7, #4]
 800d32c:	6852      	ldr	r2, [r2, #4]
 800d32e:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800d330:	68fa      	ldr	r2, [r7, #12]
 800d332:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800d336:	f102 0203 	add.w	r2, r2, #3
 800d33a:	f04f 0018 	mov.w	r0, #24
 800d33e:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800d342:	430a      	orrs	r2, r1
 800d344:	611a      	str	r2, [r3, #16]
 800d346:	e04f      	b.n	800d3e8 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	2b03      	cmp	r3, #3
 800d34c:	d917      	bls.n	800d37e <UART001_lConfigTXPin+0x86>
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	2b07      	cmp	r3, #7
 800d352:	d814      	bhi.n	800d37e <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	f1a3 0304 	sub.w	r3, r3, #4
 800d35a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	685b      	ldr	r3, [r3, #4]
 800d360:	687a      	ldr	r2, [r7, #4]
 800d362:	6852      	ldr	r2, [r2, #4]
 800d364:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800d366:	68fa      	ldr	r2, [r7, #12]
 800d368:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800d36c:	f102 0203 	add.w	r2, r2, #3
 800d370:	f04f 0018 	mov.w	r0, #24
 800d374:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 800d378:	430a      	orrs	r2, r1
 800d37a:	615a      	str	r2, [r3, #20]
 800d37c:	e034      	b.n	800d3e8 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	2b07      	cmp	r3, #7
 800d382:	d917      	bls.n	800d3b4 <UART001_lConfigTXPin+0xbc>
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	2b0b      	cmp	r3, #11
 800d388:	d814      	bhi.n	800d3b4 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	f1a3 0308 	sub.w	r3, r3, #8
 800d390:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	685b      	ldr	r3, [r3, #4]
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	6852      	ldr	r2, [r2, #4]
 800d39a:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800d39c:	68fa      	ldr	r2, [r7, #12]
 800d39e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800d3a2:	f102 0203 	add.w	r2, r2, #3
 800d3a6:	f04f 0018 	mov.w	r0, #24
 800d3aa:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 800d3ae:	430a      	orrs	r2, r1
 800d3b0:	619a      	str	r2, [r3, #24]
 800d3b2:	e019      	b.n	800d3e8 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	2b0b      	cmp	r3, #11
 800d3b8:	d916      	bls.n	800d3e8 <UART001_lConfigTXPin+0xf0>
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	2b0f      	cmp	r3, #15
 800d3be:	d813      	bhi.n	800d3e8 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	f1a3 030c 	sub.w	r3, r3, #12
 800d3c6:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	685b      	ldr	r3, [r3, #4]
 800d3cc:	687a      	ldr	r2, [r7, #4]
 800d3ce:	6852      	ldr	r2, [r2, #4]
 800d3d0:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800d3d8:	f102 0203 	add.w	r2, r2, #3
 800d3dc:	f04f 0018 	mov.w	r0, #24
 800d3e0:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 800d3e4:	430a      	orrs	r2, r1
 800d3e6:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 800d3e8:	f107 0714 	add.w	r7, r7, #20
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bc80      	pop	{r7}
 800d3f0:	4770      	bx	lr
 800d3f2:	bf00      	nop

0800d3f4 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b085      	sub	sp, #20
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 800d3fc:	edd7 7a01 	vldr	s15, [r7, #4]
 800d400:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d408:	d506      	bpl.n	800d418 <UART001_labsRealType+0x24>
		return_value = -Number;
 800d40a:	edd7 7a01 	vldr	s15, [r7, #4]
 800d40e:	eef1 7a67 	vneg.f32	s15, s15
 800d412:	edc7 7a03 	vstr	s15, [r7, #12]
 800d416:	e001      	b.n	800d41c <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 800d41c:	68fb      	ldr	r3, [r7, #12]
}
 800d41e:	4618      	mov	r0, r3
 800d420:	f107 0714 	add.w	r7, r7, #20
 800d424:	46bd      	mov	sp, r7
 800d426:	bc80      	pop	{r7}
 800d428:	4770      	bx	lr
 800d42a:	bf00      	nop

0800d42c <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	ed2d 8b02 	vpush	{d8}
 800d432:	b0ae      	sub	sp, #184	; 0xb8
 800d434:	af00      	add	r7, sp, #0
 800d436:	60f8      	str	r0, [r7, #12]
 800d438:	60b9      	str	r1, [r7, #8]
 800d43a:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 800d43c:	f04f 0300 	mov.w	r3, #0
 800d440:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 800d444:	f04f 0300 	mov.w	r3, #0
 800d448:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 800d452:	f04f 0300 	mov.w	r3, #0
 800d456:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 800d45a:	f04f 0300 	mov.w	r3, #0
 800d45e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 800d462:	f04f 0300 	mov.w	r3, #0
 800d466:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 800d468:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 800d46c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 800d470:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800d474:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d478:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800d47c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d480:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800d484:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 800d488:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800d48c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800d490:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d498:	dd12      	ble.n	800d4c0 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 800d49a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d49e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 800d4a2:	f04f 0301 	mov.w	r3, #1
 800d4a6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 800d4aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d4ae:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 800d4b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d4b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 800d4b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d4ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800d4be:	e007      	b.n	800d4d0 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 800d4c0:	f04f 0300 	mov.w	r3, #0
 800d4c4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 800d4c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d4cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 800d4d0:	f04f 0300 	mov.w	r3, #0
 800d4d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 800d4d8:	f04f 0300 	mov.w	r3, #0
 800d4dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 800d4e0:	f04f 0300 	mov.w	r3, #0
 800d4e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 800d4e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d4ec:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 800d4ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d4f2:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 800d4f4:	f04f 0301 	mov.w	r3, #1
 800d4f8:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 800d4fa:	f04f 0300 	mov.w	r3, #0
 800d4fe:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 800d500:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d504:	f103 0301 	add.w	r3, r3, #1
 800d508:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 800d50c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d510:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 800d512:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d516:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 800d51a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d51e:	f003 0303 	and.w	r3, r3, #3
 800d522:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 800d526:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d52a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d52e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d532:	18cb      	adds	r3, r1, r3
 800d534:	f853 2c58 	ldr.w	r2, [r3, #-88]
 800d538:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d53c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d540:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d544:	18cb      	adds	r3, r1, r3
 800d546:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 800d54a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d54e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d552:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d556:	18d3      	adds	r3, r2, r3
 800d558:	f853 2c78 	ldr.w	r2, [r3, #-120]
 800d55c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d560:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d564:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d568:	18cb      	adds	r3, r1, r3
 800d56a:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 800d56e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d572:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d576:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d57a:	18d3      	adds	r3, r2, r3
 800d57c:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800d580:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d584:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d588:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d58c:	18cb      	adds	r3, r1, r3
 800d58e:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800d592:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 800d596:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d59a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d59e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d5a2:	18cb      	adds	r3, r1, r3
 800d5a4:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 800d5a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d5ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d5b0:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d5b4:	18d3      	adds	r3, r2, r3
 800d5b6:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800d5ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d5be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d5c2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d5c6:	18cb      	adds	r3, r1, r3
 800d5c8:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800d5cc:	fbb2 f1f3 	udiv	r1, r2, r3
 800d5d0:	fb03 f301 	mul.w	r3, r3, r1
 800d5d4:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 800d5d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d5da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d5de:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d5e2:	18cb      	adds	r3, r1, r3
 800d5e4:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 800d5e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d5ec:	2b01      	cmp	r3, #1
 800d5ee:	d105      	bne.n	800d5fc <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 800d5f4:	f04f 0301 	mov.w	r3, #1
 800d5f8:	627b      	str	r3, [r7, #36]	; 0x24
 800d5fa:	e04b      	b.n	800d694 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 800d5fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d600:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d604:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d608:	18d3      	adds	r3, r2, r3
 800d60a:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 800d60e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d612:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d616:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d61a:	18cb      	adds	r3, r1, r3
 800d61c:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800d620:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 800d624:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d626:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d62a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d62e:	18cb      	adds	r3, r1, r3
 800d630:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 800d634:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 800d636:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d63a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d63e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d642:	18cb      	adds	r3, r1, r3
 800d644:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 800d648:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d64c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d650:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d654:	18d3      	adds	r3, r2, r3
 800d656:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 800d65a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d65e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d662:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d666:	18cb      	adds	r3, r1, r3
 800d668:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800d66c:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 800d670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d672:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d676:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d67a:	18cb      	adds	r3, r1, r3
 800d67c:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 800d680:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 800d682:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d686:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d68a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d68e:	18cb      	adds	r3, r1, r3
 800d690:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 800d694:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d698:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d69c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d6a0:	18d3      	adds	r3, r2, r3
 800d6a2:	f853 2c98 	ldr.w	r2, [r3, #-152]
 800d6a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800d6aa:	429a      	cmp	r2, r3
 800d6ac:	f240 80df 	bls.w	800d86e <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 800d6b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d6b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d6b8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d6bc:	18cb      	adds	r3, r1, r3
 800d6be:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800d6c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 800d6c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d6ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d6ce:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d6d2:	18d3      	adds	r3, r2, r3
 800d6d4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800d6d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 800d6dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d6de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d6e2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d6e6:	18cb      	adds	r3, r1, r3
 800d6e8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800d6ec:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800d6f0:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 800d6f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d6f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d6fa:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d6fe:	18cb      	adds	r3, r1, r3
 800d700:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 800d704:	fbb2 f3f3 	udiv	r3, r2, r3
 800d708:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 800d70a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d70e:	f103 33ff 	add.w	r3, r3, #4294967295
 800d712:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d716:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d71a:	18d3      	adds	r3, r2, r3
 800d71c:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800d720:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d722:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 800d726:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d72a:	f1a3 0302 	sub.w	r3, r3, #2
 800d72e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d732:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d736:	18cb      	adds	r3, r1, r3
 800d738:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 800d73c:	18d3      	adds	r3, r2, r3
 800d73e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 800d742:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d746:	f103 33ff 	add.w	r3, r3, #4294967295
 800d74a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d74e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d752:	18d3      	adds	r3, r2, r3
 800d754:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800d758:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d75a:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 800d75e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d760:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d764:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d768:	18cb      	adds	r3, r1, r3
 800d76a:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 800d76e:	18d3      	adds	r3, r2, r3
 800d770:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 800d774:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d013      	beq.n	800d7a4 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 800d77c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d780:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 800d782:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d786:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 800d78a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d78c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 800d790:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d794:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 800d796:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d79a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 800d79e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d7a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 800d7a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d003      	beq.n	800d7b4 <UART001_lConfigureBaudRate+0x388>
 800d7ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d108      	bne.n	800d7c6 <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 800d7b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d7b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 800d7bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d7c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d7c4:	e04e      	b.n	800d864 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 800d7c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d003      	beq.n	800d7d6 <UART001_lConfigureBaudRate+0x3aa>
 800d7ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d108      	bne.n	800d7e8 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 800d7d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d7da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 800d7de:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d7e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d7e6:	e03d      	b.n	800d864 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 800d7e8:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800d7ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d7f0:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800d7f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7f8:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 800d7fc:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800d800:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d804:	ee17 0a90 	vmov	r0, s15
 800d808:	f7ff fdf4 	bl	800d3f4 <UART001_labsRealType>
 800d80c:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 800d810:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800d814:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d818:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800d81c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d820:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 800d824:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800d828:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d82c:	ee17 0a90 	vmov	r0, s15
 800d830:	f7ff fde0 	bl	800d3f4 <UART001_labsRealType>
 800d834:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 800d838:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d83c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d840:	dd08      	ble.n	800d854 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 800d842:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d846:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 800d84a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d84e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d852:	e007      	b.n	800d864 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 800d854:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d858:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 800d85c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d860:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 800d864:	f04f 0305 	mov.w	r3, #5
 800d868:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800d86c:	e032      	b.n	800d8d4 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 800d86e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d872:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d876:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d87a:	18d3      	adds	r3, r2, r3
 800d87c:	f853 3c78 	ldr.w	r3, [r3, #-120]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d127      	bne.n	800d8d4 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 800d884:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d888:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d88c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800d890:	18cb      	adds	r3, r1, r3
 800d892:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800d896:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 800d89a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d89e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d8a2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800d8a6:	18d3      	adds	r3, r2, r3
 800d8a8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800d8ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 800d8b0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d009      	beq.n	800d8cc <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 800d8b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d8bc:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 800d8be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d8c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 800d8c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d8c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 800d8cc:	f04f 0305 	mov.w	r3, #5
 800d8d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 800d8d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d8d8:	2b05      	cmp	r3, #5
 800d8da:	f47f ae11 	bne.w	800d500 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 800d8de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800d8e2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800d8e6:	429a      	cmp	r2, r3
 800d8e8:	d903      	bls.n	800d8f2 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 800d8ea:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800d8ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800d8f8:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 800d8fa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d8fe:	f103 32ff 	add.w	r2, r3, #4294967295
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	601a      	str	r2, [r3, #0]
}
 800d906:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 800d90a:	46bd      	mov	sp, r7
 800d90c:	ecbd 8b02 	vpop	{d8}
 800d910:	bd80      	pop	{r7, pc}
 800d912:	bf00      	nop

0800d914 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b082      	sub	sp, #8
 800d918:	af00      	add	r7, sp, #0
   #if ((__TARGET_DEVICE__ == XMC45) || \
	    (__TARGET_DEVICE__ == XMC44) || \
	    (__TARGET_DEVICE__ == XMC42))
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
 800d91a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d91e:	f000 ff35 	bl	800e78c <RESET001_DeassertReset>
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 800d922:	f04f 0080 	mov.w	r0, #128	; 0x80
 800d926:	f2c1 0000 	movt	r0, #4096	; 0x1000
 800d92a:	f000 ff2f 	bl	800e78c <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 800d92e:	f04f 0300 	mov.w	r3, #0
 800d932:	607b      	str	r3, [r7, #4]
 800d934:	e021      	b.n	800d97a <UART001_Init+0x66>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 800d936:	f240 0360 	movw	r3, #96	; 0x60
 800d93a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d93e:	687a      	ldr	r2, [r7, #4]
 800d940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d944:	7d1b      	ldrb	r3, [r3, #20]
 800d946:	2b01      	cmp	r3, #1
 800d948:	d109      	bne.n	800d95e <UART001_Init+0x4a>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 800d94a:	f240 0360 	movw	r3, #96	; 0x60
 800d94e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d952:	687a      	ldr	r2, [r7, #4]
 800d954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d958:	4618      	mov	r0, r3
 800d95a:	f7ff fccd 	bl	800d2f8 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 800d95e:	f240 0360 	movw	r3, #96	; 0x60
 800d962:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d96c:	4618      	mov	r0, r3
 800d96e:	f7ff fbef 	bl	800d150 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	f103 0301 	add.w	r3, r3, #1
 800d978:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2b02      	cmp	r3, #2
 800d97e:	d9da      	bls.n	800d936 <UART001_Init+0x22>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 800d980:	f107 0708 	add.w	r7, r7, #8
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}

0800d988 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 800d988:	b480      	push	{r7}
 800d98a:	b083      	sub	sp, #12
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 800d990:	f107 070c 	add.w	r7, r7, #12
 800d994:	46bd      	mov	sp, r7
 800d996:	bc80      	pop	{r7}
 800d998:	4770      	bx	lr
 800d99a:	bf00      	nop

0800d99c <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b08a      	sub	sp, #40	; 0x28
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	60f8      	str	r0, [r7, #12]
 800d9a4:	60b9      	str	r1, [r7, #8]
 800d9a6:	71fa      	strb	r2, [r7, #7]
 800d9a8:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 800d9aa:	f04f 0300 	mov.w	r3, #0
 800d9ae:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 800d9b0:	f04f 0300 	mov.w	r3, #0
 800d9b4:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 800d9bc:	f04f 0305 	mov.w	r3, #5
 800d9c0:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 800d9c2:	6a3b      	ldr	r3, [r7, #32]
 800d9c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 800d9c6:	f003 0301 	and.w	r3, r3, #1
 800d9ca:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 800d9cc:	6a3b      	ldr	r3, [r7, #32]
 800d9ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9d0:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 800d9d4:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800d9d8:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 800d9da:	69fa      	ldr	r2, [r7, #28]
 800d9dc:	69bb      	ldr	r3, [r7, #24]
 800d9de:	4013      	ands	r3, r2
 800d9e0:	2b01      	cmp	r3, #1
 800d9e2:	d15b      	bne.n	800da9c <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 800d9e4:	6a3b      	ldr	r3, [r7, #32]
 800d9e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9e8:	f023 0202 	bic.w	r2, r3, #2
 800d9ec:	6a3b      	ldr	r3, [r7, #32]
 800d9ee:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 800d9f0:	f107 0214 	add.w	r2, r7, #20
 800d9f4:	f107 0310 	add.w	r3, r7, #16
 800d9f8:	68b8      	ldr	r0, [r7, #8]
 800d9fa:	4611      	mov	r1, r2
 800d9fc:	461a      	mov	r2, r3
 800d9fe:	f7ff fd15 	bl	800d42c <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 800da02:	6a3b      	ldr	r3, [r7, #32]
 800da04:	691b      	ldr	r3, [r3, #16]
 800da06:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800da0a:	f023 0303 	bic.w	r3, r3, #3
 800da0e:	6a3a      	ldr	r2, [r7, #32]
 800da10:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 800da12:	6a3b      	ldr	r3, [r7, #32]
 800da14:	691a      	ldr	r2, [r3, #16]
 800da16:	693b      	ldr	r3, [r7, #16]
 800da18:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800da1c:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800da20:	431a      	orrs	r2, r3
 800da22:	6a3b      	ldr	r3, [r7, #32]
 800da24:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 800da26:	6a3b      	ldr	r3, [r7, #32]
 800da28:	695b      	ldr	r3, [r3, #20]
 800da2a:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800da2e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800da32:	6a3a      	ldr	r2, [r7, #32]
 800da34:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 800da36:	6a3b      	ldr	r3, [r7, #32]
 800da38:	695a      	ldr	r2, [r3, #20]
 800da3a:	697b      	ldr	r3, [r7, #20]
 800da3c:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 800da40:	f04f 0300 	mov.w	r3, #0
 800da44:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800da48:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 800da4a:	431a      	orrs	r2, r3
 800da4c:	6a3b      	ldr	r3, [r7, #32]
 800da4e:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 800da50:	6a3b      	ldr	r3, [r7, #32]
 800da52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da54:	f023 0202 	bic.w	r2, r3, #2
 800da58:	6a3b      	ldr	r3, [r7, #32]
 800da5a:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 800da5c:	6a3b      	ldr	r3, [r7, #32]
 800da5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 800da60:	79bb      	ldrb	r3, [r7, #6]
 800da62:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800da66:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 800da6a:	431a      	orrs	r2, r3
 800da6c:	6a3b      	ldr	r3, [r7, #32]
 800da6e:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 800da70:	6a3b      	ldr	r3, [r7, #32]
 800da72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800da78:	6a3b      	ldr	r3, [r7, #32]
 800da7a:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800da7c:	6a3b      	ldr	r3, [r7, #32]
 800da7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 800da80:	79fb      	ldrb	r3, [r7, #7]
 800da82:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800da86:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800da8a:	4313      	orrs	r3, r2
 800da8c:	f043 0202 	orr.w	r2, r3, #2
 800da90:	6a3b      	ldr	r3, [r7, #32]
 800da92:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 800da94:	f04f 0300 	mov.w	r3, #0
 800da98:	627b      	str	r3, [r7, #36]	; 0x24
 800da9a:	e002      	b.n	800daa2 <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 800da9c:	f04f 0303 	mov.w	r3, #3
 800daa0:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 800daa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800daa4:	4618      	mov	r0, r3
 800daa6:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}
 800daae:	bf00      	nop

0800dab0 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 800dab0:	b480      	push	{r7}
 800dab2:	b087      	sub	sp, #28
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	60f8      	str	r0, [r7, #12]
 800dab8:	60b9      	str	r1, [r7, #8]
 800daba:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 800dabc:	f04f 0300 	mov.w	r3, #0
 800dac0:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	7fdb      	ldrb	r3, [r3, #31]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d01f      	beq.n	800db10 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800dad0:	e011      	b.n	800daf6 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 800dad2:	693b      	ldr	r3, [r7, #16]
 800dad4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800dad8:	b29a      	uxth	r2, r3
 800dada:	68bb      	ldr	r3, [r7, #8]
 800dadc:	801a      	strh	r2, [r3, #0]
		Count--;
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f103 33ff 	add.w	r3, r3, #4294967295
 800dae4:	607b      	str	r3, [r7, #4]
		ReadCount++;
 800dae6:	697b      	ldr	r3, [r7, #20]
 800dae8:	f103 0301 	add.w	r3, r3, #1
 800daec:	617b      	str	r3, [r7, #20]
		DataPtr++;
 800daee:	68bb      	ldr	r3, [r7, #8]
 800daf0:	f103 0302 	add.w	r3, r3, #2
 800daf4:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800daf6:	693b      	ldr	r3, [r7, #16]
 800daf8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800dafc:	f003 0308 	and.w	r3, r3, #8
 800db00:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800db04:	2b00      	cmp	r3, #0
 800db06:	d10c      	bne.n	800db22 <UART001_ReadDataMultiple+0x72>
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d1e1      	bne.n	800dad2 <UART001_ReadDataMultiple+0x22>
 800db0e:	e008      	b.n	800db22 <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 800db10:	693b      	ldr	r3, [r7, #16]
 800db12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db14:	b29a      	uxth	r2, r3
 800db16:	68bb      	ldr	r3, [r7, #8]
 800db18:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	f103 0301 	add.w	r3, r3, #1
 800db20:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 800db22:	697b      	ldr	r3, [r7, #20]
}
 800db24:	4618      	mov	r0, r3
 800db26:	f107 071c 	add.w	r7, r7, #28
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bc80      	pop	{r7}
 800db2e:	4770      	bx	lr

0800db30 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 800db30:	b480      	push	{r7}
 800db32:	b087      	sub	sp, #28
 800db34:	af00      	add	r7, sp, #0
 800db36:	60f8      	str	r0, [r7, #12]
 800db38:	60b9      	str	r1, [r7, #8]
 800db3a:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 800db3c:	f04f 0300 	mov.w	r3, #0
 800db40:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	7fdb      	ldrb	r3, [r3, #31]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d01f      	beq.n	800db90 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800db50:	e011      	b.n	800db76 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800db58:	b2da      	uxtb	r2, r3
 800db5a:	68bb      	ldr	r3, [r7, #8]
 800db5c:	701a      	strb	r2, [r3, #0]
		Count--;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	f103 33ff 	add.w	r3, r3, #4294967295
 800db64:	607b      	str	r3, [r7, #4]
		ReadCount++;
 800db66:	697b      	ldr	r3, [r7, #20]
 800db68:	f103 0301 	add.w	r3, r3, #1
 800db6c:	617b      	str	r3, [r7, #20]
		DataPtr++;
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	f103 0301 	add.w	r3, r3, #1
 800db74:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800db76:	693b      	ldr	r3, [r7, #16]
 800db78:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800db7c:	f003 0308 	and.w	r3, r3, #8
 800db80:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800db84:	2b00      	cmp	r3, #0
 800db86:	d10c      	bne.n	800dba2 <UART001_ReadDataBytes+0x72>
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d1e1      	bne.n	800db52 <UART001_ReadDataBytes+0x22>
 800db8e:	e008      	b.n	800dba2 <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 800db90:	693b      	ldr	r3, [r7, #16]
 800db92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db94:	b2da      	uxtb	r2, r3
 800db96:	68bb      	ldr	r3, [r7, #8]
 800db98:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	f103 0301 	add.w	r3, r3, #1
 800dba0:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 800dba2:	697b      	ldr	r3, [r7, #20]
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	f107 071c 	add.w	r7, r7, #28
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bc80      	pop	{r7}
 800dbae:	4770      	bx	lr

0800dbb0 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 800dbb0:	b480      	push	{r7}
 800dbb2:	b087      	sub	sp, #28
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	60f8      	str	r0, [r7, #12]
 800dbb8:	60b9      	str	r1, [r7, #8]
 800dbba:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 800dbbc:	f04f 0300 	mov.w	r3, #0
 800dbc0:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	7f9b      	ldrb	r3, [r3, #30]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d01f      	beq.n	800dc10 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800dbd0:	e011      	b.n	800dbf6 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	881b      	ldrh	r3, [r3, #0]
 800dbd6:	461a      	mov	r2, r3
 800dbd8:	693b      	ldr	r3, [r7, #16]
 800dbda:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	f103 33ff 	add.w	r3, r3, #4294967295
 800dbe4:	607b      	str	r3, [r7, #4]
		WriteCount++;
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	f103 0301 	add.w	r3, r3, #1
 800dbec:	617b      	str	r3, [r7, #20]
		DataPtr++;
 800dbee:	68bb      	ldr	r3, [r7, #8]
 800dbf0:	f103 0302 	add.w	r3, r3, #2
 800dbf4:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800dbf6:	693b      	ldr	r3, [r7, #16]
 800dbf8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800dbfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dc00:	ea4f 3313 	mov.w	r3, r3, lsr #12
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d113      	bne.n	800dc30 <UART001_WriteDataMultiple+0x80>
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d1e1      	bne.n	800dbd2 <UART001_WriteDataMultiple+0x22>
 800dc0e:	e00f      	b.n	800dc30 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 800dc10:	693b      	ldr	r3, [r7, #16]
 800dc12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d109      	bne.n	800dc30 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	881b      	ldrh	r3, [r3, #0]
 800dc20:	461a      	mov	r2, r3
 800dc22:	693b      	ldr	r3, [r7, #16]
 800dc24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	f103 0301 	add.w	r3, r3, #1
 800dc2e:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 800dc30:	697b      	ldr	r3, [r7, #20]
}
 800dc32:	4618      	mov	r0, r3
 800dc34:	f107 071c 	add.w	r7, r7, #28
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bc80      	pop	{r7}
 800dc3c:	4770      	bx	lr
 800dc3e:	bf00      	nop

0800dc40 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 800dc40:	b480      	push	{r7}
 800dc42:	b087      	sub	sp, #28
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	60f8      	str	r0, [r7, #12]
 800dc48:	60b9      	str	r1, [r7, #8]
 800dc4a:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 800dc4c:	f04f 0300 	mov.w	r3, #0
 800dc50:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	7f9b      	ldrb	r3, [r3, #30]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d01f      	beq.n	800dca0 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800dc60:	e011      	b.n	800dc86 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 800dc62:	68bb      	ldr	r3, [r7, #8]
 800dc64:	781b      	ldrb	r3, [r3, #0]
 800dc66:	461a      	mov	r2, r3
 800dc68:	693b      	ldr	r3, [r7, #16]
 800dc6a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	f103 33ff 	add.w	r3, r3, #4294967295
 800dc74:	607b      	str	r3, [r7, #4]
		WriteCount++;
 800dc76:	697b      	ldr	r3, [r7, #20]
 800dc78:	f103 0301 	add.w	r3, r3, #1
 800dc7c:	617b      	str	r3, [r7, #20]
		DataPtr++;
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	f103 0301 	add.w	r3, r3, #1
 800dc84:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800dc86:	693b      	ldr	r3, [r7, #16]
 800dc88:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800dc8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dc90:	ea4f 3313 	mov.w	r3, r3, lsr #12
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d113      	bne.n	800dcc0 <UART001_WriteDataBytes+0x80>
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d1e1      	bne.n	800dc62 <UART001_WriteDataBytes+0x22>
 800dc9e:	e00f      	b.n	800dcc0 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 800dca0:	693b      	ldr	r3, [r7, #16]
 800dca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d109      	bne.n	800dcc0 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 800dcac:	68bb      	ldr	r3, [r7, #8]
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	461a      	mov	r2, r3
 800dcb2:	693b      	ldr	r3, [r7, #16]
 800dcb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 800dcb8:	697b      	ldr	r3, [r7, #20]
 800dcba:	f103 0301 	add.w	r3, r3, #1
 800dcbe:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 800dcc0:	697b      	ldr	r3, [r7, #20]
}
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f107 071c 	add.w	r7, r7, #28
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bc80      	pop	{r7}
 800dccc:	4770      	bx	lr
 800dcce:	bf00      	nop

0800dcd0 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 800dcd0:	b480      	push	{r7}
 800dcd2:	b087      	sub	sp, #28
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]
 800dcd8:	460b      	mov	r3, r1
 800dcda:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 800dcdc:	f04f 0301 	mov.w	r3, #1
 800dce0:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 800dce2:	f04f 0300 	mov.w	r3, #0
 800dce6:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 800dcee:	78fb      	ldrb	r3, [r7, #3]
 800dcf0:	2b0f      	cmp	r3, #15
 800dcf2:	d80b      	bhi.n	800dd0c <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dcf8:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 800dcfa:	78fb      	ldrb	r3, [r7, #3]
 800dcfc:	f04f 0201 	mov.w	r2, #1
 800dd00:	fa02 f303 	lsl.w	r3, r2, r3
 800dd04:	693a      	ldr	r2, [r7, #16]
 800dd06:	4013      	ands	r3, r2
 800dd08:	613b      	str	r3, [r7, #16]
 800dd0a:	e01f      	b.n	800dd4c <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 800dd0c:	78fb      	ldrb	r3, [r7, #3]
 800dd0e:	2b12      	cmp	r3, #18
 800dd10:	d80e      	bhi.n	800dd30 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800dd18:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 800dd1a:	78fb      	ldrb	r3, [r7, #3]
 800dd1c:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 800dd20:	f04f 0201 	mov.w	r2, #1
 800dd24:	fa02 f303 	lsl.w	r3, r2, r3
 800dd28:	693a      	ldr	r2, [r7, #16]
 800dd2a:	4013      	ands	r3, r2
 800dd2c:	613b      	str	r3, [r7, #16]
 800dd2e:	e00d      	b.n	800dd4c <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800dd36:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 800dd38:	78fb      	ldrb	r3, [r7, #3]
 800dd3a:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 800dd3e:	f04f 0201 	mov.w	r2, #1
 800dd42:	fa02 f303 	lsl.w	r3, r2, r3
 800dd46:	693a      	ldr	r2, [r7, #16]
 800dd48:	4013      	ands	r3, r2
 800dd4a:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 800dd4c:	693b      	ldr	r3, [r7, #16]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d002      	beq.n	800dd58 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 800dd52:	f04f 0302 	mov.w	r3, #2
 800dd56:	617b      	str	r3, [r7, #20]
  }
  return Status;
 800dd58:	697b      	ldr	r3, [r7, #20]
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f107 071c 	add.w	r7, r7, #28
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bc80      	pop	{r7}
 800dd64:	4770      	bx	lr
 800dd66:	bf00      	nop

0800dd68 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 800dd68:	b480      	push	{r7}
 800dd6a:	b085      	sub	sp, #20
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
 800dd70:	460b      	mov	r3, r1
 800dd72:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 800dd7a:	78fb      	ldrb	r3, [r7, #3]
 800dd7c:	2b0f      	cmp	r3, #15
 800dd7e:	d80a      	bhi.n	800dd96 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dd84:	78fb      	ldrb	r3, [r7, #3]
 800dd86:	f04f 0101 	mov.w	r1, #1
 800dd8a:	fa01 f303 	lsl.w	r3, r1, r3
 800dd8e:	431a      	orrs	r2, r3
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	64da      	str	r2, [r3, #76]	; 0x4c
 800dd94:	e01f      	b.n	800ddd6 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 800dd96:	78fb      	ldrb	r3, [r7, #3]
 800dd98:	2b12      	cmp	r3, #18
 800dd9a:	d80e      	bhi.n	800ddba <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 800dda2:	78fb      	ldrb	r3, [r7, #3]
 800dda4:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 800dda8:	f04f 0101 	mov.w	r1, #1
 800ddac:	fa01 f303 	lsl.w	r3, r1, r3
 800ddb0:	431a      	orrs	r2, r3
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 800ddb8:	e00d      	b.n	800ddd6 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 800ddc0:	78fb      	ldrb	r3, [r7, #3]
 800ddc2:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 800ddc6:	f04f 0101 	mov.w	r1, #1
 800ddca:	fa01 f303 	lsl.w	r3, r1, r3
 800ddce:	431a      	orrs	r2, r3
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 800ddd6:	f107 0714 	add.w	r7, r7, #20
 800ddda:	46bd      	mov	sp, r7
 800dddc:	bc80      	pop	{r7}
 800ddde:	4770      	bx	lr

0800dde0 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800dde0:	b480      	push	{r7}
 800dde2:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 800dde4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800dde8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800ddec:	68db      	ldr	r3, [r3, #12]
 800ddee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ddf2:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bc80      	pop	{r7}
 800ddfc:	4770      	bx	lr
 800ddfe:	bf00      	nop

0800de00 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800de00:	b480      	push	{r7}
 800de02:	b083      	sub	sp, #12
 800de04:	af00      	add	r7, sp, #0
 800de06:	4603      	mov	r3, r0
 800de08:	6039      	str	r1, [r7, #0]
 800de0a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800de0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800de10:	2b00      	cmp	r3, #0
 800de12:	da10      	bge.n	800de36 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800de14:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800de18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800de1c:	79fa      	ldrb	r2, [r7, #7]
 800de1e:	f002 020f 	and.w	r2, r2, #15
 800de22:	f1a2 0104 	sub.w	r1, r2, #4
 800de26:	683a      	ldr	r2, [r7, #0]
 800de28:	b2d2      	uxtb	r2, r2
 800de2a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800de2e:	b2d2      	uxtb	r2, r2
 800de30:	185b      	adds	r3, r3, r1
 800de32:	761a      	strb	r2, [r3, #24]
 800de34:	e00d      	b.n	800de52 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800de36:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800de3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800de3e:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800de42:	683a      	ldr	r2, [r7, #0]
 800de44:	b2d2      	uxtb	r2, r2
 800de46:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800de4a:	b2d2      	uxtb	r2, r2
 800de4c:	185b      	adds	r3, r3, r1
 800de4e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800de52:	f107 070c 	add.w	r7, r7, #12
 800de56:	46bd      	mov	sp, r7
 800de58:	bc80      	pop	{r7}
 800de5a:	4770      	bx	lr

0800de5c <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800de5c:	b480      	push	{r7}
 800de5e:	b089      	sub	sp, #36	; 0x24
 800de60:	af00      	add	r7, sp, #0
 800de62:	60f8      	str	r0, [r7, #12]
 800de64:	60b9      	str	r1, [r7, #8]
 800de66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	f003 0307 	and.w	r3, r3, #7
 800de6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	f1c3 0307 	rsb	r3, r3, #7
 800de76:	2b06      	cmp	r3, #6
 800de78:	bf28      	it	cs
 800de7a:	2306      	movcs	r3, #6
 800de7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800de7e:	69fb      	ldr	r3, [r7, #28]
 800de80:	f103 0306 	add.w	r3, r3, #6
 800de84:	2b06      	cmp	r3, #6
 800de86:	d903      	bls.n	800de90 <NVIC_EncodePriority+0x34>
 800de88:	69fb      	ldr	r3, [r7, #28]
 800de8a:	f103 33ff 	add.w	r3, r3, #4294967295
 800de8e:	e001      	b.n	800de94 <NVIC_EncodePriority+0x38>
 800de90:	f04f 0300 	mov.w	r3, #0
 800de94:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 800de96:	69bb      	ldr	r3, [r7, #24]
 800de98:	f04f 0201 	mov.w	r2, #1
 800de9c:	fa02 f303 	lsl.w	r3, r2, r3
 800dea0:	f103 33ff 	add.w	r3, r3, #4294967295
 800dea4:	461a      	mov	r2, r3
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	401a      	ands	r2, r3
 800deaa:	697b      	ldr	r3, [r7, #20]
 800deac:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	f04f 0101 	mov.w	r1, #1
 800deb6:	fa01 f303 	lsl.w	r3, r1, r3
 800deba:	f103 33ff 	add.w	r3, r3, #4294967295
 800debe:	4619      	mov	r1, r3
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 800dec4:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 800dec6:	4618      	mov	r0, r3
 800dec8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800decc:	46bd      	mov	sp, r7
 800dece:	bc80      	pop	{r7}
 800ded0:	4770      	bx	lr
 800ded2:	bf00      	nop

0800ded4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b082      	sub	sp, #8
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f103 32ff 	add.w	r2, r3, #4294967295
 800dee2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800dee6:	429a      	cmp	r2, r3
 800dee8:	d902      	bls.n	800def0 <SysTick_Config+0x1c>
 800deea:	f04f 0301 	mov.w	r3, #1
 800deee:	e01d      	b.n	800df2c <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 800def0:	f24e 0310 	movw	r3, #57360	; 0xe010
 800def4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800def8:	687a      	ldr	r2, [r7, #4]
 800defa:	f102 32ff 	add.w	r2, r2, #4294967295
 800defe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800df00:	f04f 30ff 	mov.w	r0, #4294967295
 800df04:	f04f 013f 	mov.w	r1, #63	; 0x3f
 800df08:	f7ff ff7a 	bl	800de00 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800df0c:	f24e 0310 	movw	r3, #57360	; 0xe010
 800df10:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800df14:	f04f 0200 	mov.w	r2, #0
 800df18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800df1a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800df1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800df22:	f04f 0207 	mov.w	r2, #7
 800df26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800df28:	f04f 0300 	mov.w	r3, #0
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	f107 0708 	add.w	r7, r7, #8
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}
 800df36:	bf00      	nop

0800df38 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 800df38:	b480      	push	{r7}
 800df3a:	b087      	sub	sp, #28
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 800df40:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800df44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df48:	687a      	ldr	r2, [r7, #4]
 800df4a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800df4e:	189b      	adds	r3, r3, r2
 800df50:	f103 0308 	add.w	r3, r3, #8
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 800df58:	f640 533c 	movw	r3, #3388	; 0xd3c
 800df5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d10d      	bne.n	800df82 <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800df6c:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800df70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df74:	18d2      	adds	r2, r2, r3
 800df76:	f640 533c 	movw	r3, #3388	; 0xd3c
 800df7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df7e:	601a      	str	r2, [r3, #0]
 800df80:	e0de      	b.n	800e140 <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 800df82:	f640 533c 	movw	r3, #3388	; 0xd3c
 800df86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800df92:	e0d1      	b.n	800e138 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 800df94:	697b      	ldr	r3, [r7, #20]
 800df96:	689b      	ldr	r3, [r3, #8]
 800df98:	693a      	ldr	r2, [r7, #16]
 800df9a:	1ad3      	subs	r3, r2, r3
 800df9c:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	f280 809c 	bge.w	800e0de <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 800dfa6:	697b      	ldr	r3, [r7, #20]
 800dfa8:	69db      	ldr	r3, [r3, #28]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d02e      	beq.n	800e00c <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 800dfae:	697b      	ldr	r3, [r7, #20]
 800dfb0:	69da      	ldr	r2, [r3, #28]
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	ea4f 1143 	mov.w	r1, r3, lsl #5
 800dfb8:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800dfbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dfc0:	18cb      	adds	r3, r1, r3
 800dfc2:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 800dfc4:	697b      	ldr	r3, [r7, #20]
 800dfc6:	69da      	ldr	r2, [r3, #28]
 800dfc8:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800dfcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dfd0:	6879      	ldr	r1, [r7, #4]
 800dfd2:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800dfd6:	185b      	adds	r3, r3, r1
 800dfd8:	f103 031c 	add.w	r3, r3, #28
 800dfdc:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 800dfde:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800dfe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dfe6:	687a      	ldr	r2, [r7, #4]
 800dfe8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800dfec:	189b      	adds	r3, r3, r2
 800dfee:	f103 0318 	add.w	r3, r3, #24
 800dff2:	697a      	ldr	r2, [r7, #20]
 800dff4:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800dffc:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e000:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e004:	18d2      	adds	r2, r2, r3
 800e006:	697b      	ldr	r3, [r7, #20]
 800e008:	61da      	str	r2, [r3, #28]
 800e00a:	e02a      	b.n	800e062 <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 800e00c:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e010:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e014:	681a      	ldr	r2, [r3, #0]
 800e016:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e01a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e01e:	6879      	ldr	r1, [r7, #4]
 800e020:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800e024:	185b      	adds	r3, r3, r1
 800e026:	f103 0318 	add.w	r3, r3, #24
 800e02a:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 800e02c:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e030:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e034:	681a      	ldr	r2, [r3, #0]
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	ea4f 1143 	mov.w	r1, r3, lsl #5
 800e03c:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e040:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e044:	18cb      	adds	r3, r1, r3
 800e046:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800e04e:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e056:	18d2      	adds	r2, r2, r3
 800e058:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e05c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e060:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 800e062:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e06a:	687a      	ldr	r2, [r7, #4]
 800e06c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e070:	189b      	adds	r3, r3, r2
 800e072:	f103 0318 	add.w	r3, r3, #24
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	689a      	ldr	r2, [r3, #8]
 800e07a:	693b      	ldr	r3, [r7, #16]
 800e07c:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 800e07e:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e086:	6879      	ldr	r1, [r7, #4]
 800e088:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800e08c:	185b      	adds	r3, r3, r1
 800e08e:	f103 0308 	add.w	r3, r3, #8
 800e092:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 800e094:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e098:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e09c:	687a      	ldr	r2, [r7, #4]
 800e09e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e0a2:	189b      	adds	r3, r3, r2
 800e0a4:	f103 0318 	add.w	r3, r3, #24
 800e0a8:	681a      	ldr	r2, [r3, #0]
 800e0aa:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e0ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e0b2:	6879      	ldr	r1, [r7, #4]
 800e0b4:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800e0b8:	185b      	adds	r3, r3, r1
 800e0ba:	f103 0318 	add.w	r3, r3, #24
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	6899      	ldr	r1, [r3, #8]
 800e0c2:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e0c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	ea4f 1040 	mov.w	r0, r0, lsl #5
 800e0d0:	181b      	adds	r3, r3, r0
 800e0d2:	f103 0308 	add.w	r3, r3, #8
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	1acb      	subs	r3, r1, r3
 800e0da:	6093      	str	r3, [r2, #8]
        break;
 800e0dc:	e030      	b.n	800e140 <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 800e0de:	693b      	ldr	r3, [r7, #16]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	db26      	blt.n	800e132 <SYSTM001_lInsertTimerList+0x1fa>
 800e0e4:	697b      	ldr	r3, [r7, #20]
 800e0e6:	699b      	ldr	r3, [r3, #24]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d122      	bne.n	800e132 <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 800e0ec:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e0f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e0f4:	687a      	ldr	r2, [r7, #4]
 800e0f6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e0fa:	189b      	adds	r3, r3, r2
 800e0fc:	f103 031c 	add.w	r3, r3, #28
 800e100:	697a      	ldr	r2, [r7, #20]
 800e102:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800e10a:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e10e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e112:	18d2      	adds	r2, r2, r3
 800e114:	697b      	ldr	r3, [r7, #20]
 800e116:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 800e118:	693a      	ldr	r2, [r7, #16]
 800e11a:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e11e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e122:	6879      	ldr	r1, [r7, #4]
 800e124:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800e128:	185b      	adds	r3, r3, r1
 800e12a:	f103 0308 	add.w	r3, r3, #8
 800e12e:	601a      	str	r2, [r3, #0]
          break;
 800e130:	e006      	b.n	800e140 <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 800e132:	697b      	ldr	r3, [r7, #20]
 800e134:	699b      	ldr	r3, [r3, #24]
 800e136:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800e138:	697b      	ldr	r3, [r7, #20]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	f47f af2a 	bne.w	800df94 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 800e140:	f107 071c 	add.w	r7, r7, #28
 800e144:	46bd      	mov	sp, r7
 800e146:	bc80      	pop	{r7}
 800e148:	4770      	bx	lr
 800e14a:	bf00      	nop

0800e14c <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 800e14c:	b480      	push	{r7}
 800e14e:	b085      	sub	sp, #20
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800e15a:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e15e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e162:	18d3      	adds	r3, r2, r3
 800e164:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	69db      	ldr	r3, [r3, #28]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d10b      	bne.n	800e186 <SYSTM001_lRemoveTimerList+0x3a>
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	699b      	ldr	r3, [r3, #24]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d107      	bne.n	800e186 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 800e176:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e17a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e17e:	f04f 0200 	mov.w	r2, #0
 800e182:	601a      	str	r2, [r3, #0]
 800e184:	e049      	b.n	800e21a <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	69db      	ldr	r3, [r3, #28]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d11c      	bne.n	800e1c8 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	699a      	ldr	r2, [r3, #24]
 800e192:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e19a:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 800e19c:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e1a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	f04f 0200 	mov.w	r2, #0
 800e1aa:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	699b      	ldr	r3, [r3, #24]
 800e1b0:	68fa      	ldr	r2, [r7, #12]
 800e1b2:	6992      	ldr	r2, [r2, #24]
 800e1b4:	6891      	ldr	r1, [r2, #8]
 800e1b6:	68fa      	ldr	r2, [r7, #12]
 800e1b8:	6892      	ldr	r2, [r2, #8]
 800e1ba:	188a      	adds	r2, r1, r2
 800e1bc:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	f04f 0200 	mov.w	r2, #0
 800e1c4:	619a      	str	r2, [r3, #24]
 800e1c6:	e028      	b.n	800e21a <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	699b      	ldr	r3, [r3, #24]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d109      	bne.n	800e1e4 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	69db      	ldr	r3, [r3, #28]
 800e1d4:	f04f 0200 	mov.w	r2, #0
 800e1d8:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	f04f 0200 	mov.w	r2, #0
 800e1e0:	61da      	str	r2, [r3, #28]
 800e1e2:	e01a      	b.n	800e21a <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	69db      	ldr	r3, [r3, #28]
 800e1e8:	68fa      	ldr	r2, [r7, #12]
 800e1ea:	6992      	ldr	r2, [r2, #24]
 800e1ec:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	699b      	ldr	r3, [r3, #24]
 800e1f2:	68fa      	ldr	r2, [r7, #12]
 800e1f4:	69d2      	ldr	r2, [r2, #28]
 800e1f6:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	699b      	ldr	r3, [r3, #24]
 800e1fc:	68fa      	ldr	r2, [r7, #12]
 800e1fe:	6992      	ldr	r2, [r2, #24]
 800e200:	6891      	ldr	r1, [r2, #8]
 800e202:	68fa      	ldr	r2, [r7, #12]
 800e204:	6892      	ldr	r2, [r2, #8]
 800e206:	188a      	adds	r2, r1, r2
 800e208:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	f04f 0200 	mov.w	r2, #0
 800e210:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	f04f 0200 	mov.w	r2, #0
 800e218:	61da      	str	r2, [r3, #28]
  }
}
 800e21a:	f107 0714 	add.w	r7, r7, #20
 800e21e:	46bd      	mov	sp, r7
 800e220:	bc80      	pop	{r7}
 800e222:	4770      	bx	lr

0800e224 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b082      	sub	sp, #8
 800e228:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 800e22a:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e22e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 800e236:	e031      	b.n	800e29c <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	791b      	ldrb	r3, [r3, #4]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d10f      	bne.n	800e260 <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	4618      	mov	r0, r3
 800e246:	f7ff ff81 	bl	800e14c <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	f04f 0201 	mov.w	r2, #1
 800e250:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	691b      	ldr	r3, [r3, #16]
 800e256:	687a      	ldr	r2, [r7, #4]
 800e258:	6952      	ldr	r2, [r2, #20]
 800e25a:	4610      	mov	r0, r2
 800e25c:	4798      	blx	r3
 800e25e:	e017      	b.n	800e290 <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	791b      	ldrb	r3, [r3, #4]
 800e264:	2b01      	cmp	r3, #1
 800e266:	d121      	bne.n	800e2ac <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	4618      	mov	r0, r3
 800e26e:	f7ff ff6d 	bl	800e14c <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	68da      	ldr	r2, [r3, #12]
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	4618      	mov	r0, r3
 800e280:	f7ff fe5a 	bl	800df38 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	691b      	ldr	r3, [r3, #16]
 800e288:	687a      	ldr	r2, [r7, #4]
 800e28a:	6952      	ldr	r2, [r2, #20]
 800e28c:	4610      	mov	r0, r2
 800e28e:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 800e290:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d005      	beq.n	800e2ae <SYSTM001_lTimerHandler+0x8a>
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	689b      	ldr	r3, [r3, #8]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d0c6      	beq.n	800e238 <SYSTM001_lTimerHandler+0x14>
 800e2aa:	e000      	b.n	800e2ae <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 800e2ac:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 800e2ae:	f107 0708 	add.w	r7, r7, #8
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}
 800e2b6:	bf00      	nop

0800e2b8 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b082      	sub	sp, #8
 800e2bc:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 800e2be:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e2c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 800e2ca:	f640 5344 	movw	r3, #3396	; 0xd44
 800e2ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	f103 0201 	add.w	r2, r3, #1
 800e2d8:	f640 5344 	movw	r3, #3396	; 0xd44
 800e2dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e2e0:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d010      	beq.n	800e30a <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	689b      	ldr	r3, [r3, #8]
 800e2ec:	2b01      	cmp	r3, #1
 800e2ee:	d906      	bls.n	800e2fe <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	689b      	ldr	r3, [r3, #8]
 800e2f4:	f103 32ff 	add.w	r2, r3, #4294967295
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	609a      	str	r2, [r3, #8]
 800e2fc:	e005      	b.n	800e30a <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	f04f 0200 	mov.w	r2, #0
 800e304:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 800e306:	f7ff ff8d 	bl	800e224 <SYSTM001_lTimerHandler>
    }
  }
}
 800e30a:	f107 0708 	add.w	r7, r7, #8
 800e30e:	46bd      	mov	sp, r7
 800e310:	bd80      	pop	{r7, pc}
 800e312:	bf00      	nop

0800e314 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 800e314:	b580      	push	{r7, lr}
 800e316:	b082      	sub	sp, #8
 800e318:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 800e31a:	f04f 0300 	mov.w	r3, #0
 800e31e:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 800e320:	f640 533c 	movw	r3, #3388	; 0xd3c
 800e324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e328:	f04f 0200 	mov.w	r2, #0
 800e32c:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 800e32e:	f007 fe95 	bl	801605c <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 800e332:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 800e336:	f2c0 0001 	movt	r0, #1
 800e33a:	f7ff fdcb 	bl	800ded4 <SysTick_Config>
 800e33e:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 800e340:	f7ff fd4e 	bl	800dde0 <NVIC_GetPriorityGrouping>
 800e344:	4603      	mov	r3, r0
 800e346:	4618      	mov	r0, r3
 800e348:	f04f 010a 	mov.w	r1, #10
 800e34c:	f04f 0200 	mov.w	r2, #0
 800e350:	f7ff fd84 	bl	800de5c <NVIC_EncodePriority>
 800e354:	4603      	mov	r3, r0
 800e356:	f04f 30ff 	mov.w	r0, #4294967295
 800e35a:	4619      	mov	r1, r3
 800e35c:	f7ff fd50 	bl	800de00 <NVIC_SetPriority>
  TimerTracker = 0UL;
 800e360:	f640 5340 	movw	r3, #3392	; 0xd40
 800e364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e368:	f04f 0200 	mov.w	r2, #0
 800e36c:	601a      	str	r2, [r3, #0]

}
 800e36e:	f107 0708 	add.w	r7, r7, #8
 800e372:	46bd      	mov	sp, r7
 800e374:	bd80      	pop	{r7, pc}
 800e376:	bf00      	nop

0800e378 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 800e378:	b480      	push	{r7}
 800e37a:	b089      	sub	sp, #36	; 0x24
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	60f8      	str	r0, [r7, #12]
 800e380:	607a      	str	r2, [r7, #4]
 800e382:	603b      	str	r3, [r7, #0]
 800e384:	460b      	mov	r3, r1
 800e386:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 800e388:	f04f 0300 	mov.w	r3, #0
 800e38c:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 800e38e:	f04f 0300 	mov.w	r3, #0
 800e392:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 800e394:	f04f 0300 	mov.w	r3, #0
 800e398:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 800e39a:	7afb      	ldrb	r3, [r7, #11]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d005      	beq.n	800e3ac <SYSTM001_CreateTimer+0x34>
 800e3a0:	7afb      	ldrb	r3, [r7, #11]
 800e3a2:	2b01      	cmp	r3, #1
 800e3a4:	d002      	beq.n	800e3ac <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 800e3a6:	f04f 0301 	mov.w	r3, #1
 800e3aa:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d102      	bne.n	800e3b8 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 800e3b2:	f04f 0301 	mov.w	r3, #1
 800e3b6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d102      	bne.n	800e3c4 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 800e3be:	f04f 0301 	mov.w	r3, #1
 800e3c2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d102      	bne.n	800e3d0 <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 800e3ca:	f04f 0301 	mov.w	r3, #1
 800e3ce:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 800e3d0:	697b      	ldr	r3, [r7, #20]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	f040 8098 	bne.w	800e508 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 800e3d8:	f04f 0300 	mov.w	r3, #0
 800e3dc:	61bb      	str	r3, [r7, #24]
 800e3de:	e08f      	b.n	800e500 <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 800e3e0:	f640 5340 	movw	r3, #3392	; 0xd40
 800e3e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e3e8:	681a      	ldr	r2, [r3, #0]
 800e3ea:	69bb      	ldr	r3, [r7, #24]
 800e3ec:	fa22 f303 	lsr.w	r3, r2, r3
 800e3f0:	f003 0301 	and.w	r3, r3, #1
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d17f      	bne.n	800e4f8 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 800e3f8:	69bb      	ldr	r3, [r7, #24]
 800e3fa:	f04f 0201 	mov.w	r2, #1
 800e3fe:	fa02 f203 	lsl.w	r2, r2, r3
 800e402:	f640 5340 	movw	r3, #3392	; 0xd40
 800e406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	431a      	orrs	r2, r3
 800e40e:	f640 5340 	movw	r3, #3392	; 0xd40
 800e412:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e416:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 800e418:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e41c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e420:	69ba      	ldr	r2, [r7, #24]
 800e422:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e426:	189b      	adds	r3, r3, r2
 800e428:	69ba      	ldr	r2, [r7, #24]
 800e42a:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 800e42c:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e434:	69ba      	ldr	r2, [r7, #24]
 800e436:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e43a:	189b      	adds	r3, r3, r2
 800e43c:	7afa      	ldrb	r2, [r7, #11]
 800e43e:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 800e440:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e448:	69ba      	ldr	r2, [r7, #24]
 800e44a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e44e:	189b      	adds	r3, r3, r2
 800e450:	f04f 0201 	mov.w	r2, #1
 800e454:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 800e45c:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e460:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e464:	69b9      	ldr	r1, [r7, #24]
 800e466:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800e46a:	185b      	adds	r3, r3, r1
 800e46c:	f103 0308 	add.w	r3, r3, #8
 800e470:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 800e472:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e476:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e47a:	69ba      	ldr	r2, [r7, #24]
 800e47c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e480:	189b      	adds	r3, r3, r2
 800e482:	f103 030c 	add.w	r3, r3, #12
 800e486:	68fa      	ldr	r2, [r7, #12]
 800e488:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 800e48a:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e48e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e492:	69ba      	ldr	r2, [r7, #24]
 800e494:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e498:	189b      	adds	r3, r3, r2
 800e49a:	f103 0310 	add.w	r3, r3, #16
 800e49e:	687a      	ldr	r2, [r7, #4]
 800e4a0:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 800e4a2:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e4a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e4aa:	69ba      	ldr	r2, [r7, #24]
 800e4ac:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e4b0:	189b      	adds	r3, r3, r2
 800e4b2:	f103 0314 	add.w	r3, r3, #20
 800e4b6:	683a      	ldr	r2, [r7, #0]
 800e4b8:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 800e4ba:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e4c2:	69ba      	ldr	r2, [r7, #24]
 800e4c4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e4c8:	189b      	adds	r3, r3, r2
 800e4ca:	f103 031c 	add.w	r3, r3, #28
 800e4ce:	f04f 0200 	mov.w	r2, #0
 800e4d2:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 800e4d4:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e4d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e4dc:	69ba      	ldr	r2, [r7, #24]
 800e4de:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e4e2:	189b      	adds	r3, r3, r2
 800e4e4:	f103 0318 	add.w	r3, r3, #24
 800e4e8:	f04f 0200 	mov.w	r2, #0
 800e4ec:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 800e4ee:	69bb      	ldr	r3, [r7, #24]
 800e4f0:	f103 0301 	add.w	r3, r3, #1
 800e4f4:	61fb      	str	r3, [r7, #28]
               break;
 800e4f6:	e007      	b.n	800e508 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 800e4f8:	69bb      	ldr	r3, [r7, #24]
 800e4fa:	f103 0301 	add.w	r3, r3, #1
 800e4fe:	61bb      	str	r3, [r7, #24]
 800e500:	69bb      	ldr	r3, [r7, #24]
 800e502:	2b1f      	cmp	r3, #31
 800e504:	f67f af6c 	bls.w	800e3e0 <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 800e508:	69fb      	ldr	r3, [r7, #28]
}  
 800e50a:	4618      	mov	r0, r3
 800e50c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800e510:	46bd      	mov	sp, r7
 800e512:	bc80      	pop	{r7}
 800e514:	4770      	bx	lr
 800e516:	bf00      	nop

0800e518 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b084      	sub	sp, #16
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 800e520:	f04f 0300 	mov.w	r3, #0
 800e524:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	2b20      	cmp	r3, #32
 800e52a:	d902      	bls.n	800e532 <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 800e52c:	f04f 0301 	mov.w	r3, #1
 800e530:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800e532:	f640 5340 	movw	r3, #3392	; 0xd40
 800e536:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e53a:	681a      	ldr	r2, [r3, #0]
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e542:	fa22 f303 	lsr.w	r3, r2, r3
 800e546:	f003 0301 	and.w	r3, r3, #1
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d102      	bne.n	800e554 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800e54e:	f04f 0301 	mov.w	r3, #1
 800e552:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f103 32ff 	add.w	r2, r3, #4294967295
 800e55a:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e562:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e566:	189b      	adds	r3, r3, r2
 800e568:	f103 0308 	add.w	r3, r3, #8
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d102      	bne.n	800e578 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800e572:	f04f 0301 	mov.w	r3, #1
 800e576:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d11f      	bne.n	800e5be <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	f103 32ff 	add.w	r2, r3, #4294967295
 800e584:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e588:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e58c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e590:	189b      	adds	r3, r3, r2
 800e592:	795b      	ldrb	r3, [r3, #5]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d012      	beq.n	800e5be <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f103 32ff 	add.w	r2, r3, #4294967295
 800e59e:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e5a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e5a6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e5aa:	189b      	adds	r3, r3, r2
 800e5ac:	f04f 0200 	mov.w	r2, #0
 800e5b0:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	f103 33ff 	add.w	r3, r3, #4294967295
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	f7ff fcbd 	bl	800df38 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 800e5be:	68fb      	ldr	r3, [r7, #12]
}
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f107 0710 	add.w	r7, r7, #16
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}
 800e5ca:	bf00      	nop

0800e5cc <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b084      	sub	sp, #16
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 800e5d4:	f04f 0300 	mov.w	r3, #0
 800e5d8:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2b20      	cmp	r3, #32
 800e5de:	d902      	bls.n	800e5e6 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800e5e0:	f04f 0301 	mov.w	r3, #1
 800e5e4:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800e5e6:	f640 5340 	movw	r3, #3392	; 0xd40
 800e5ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e5ee:	681a      	ldr	r2, [r3, #0]
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800e5f6:	fa22 f303 	lsr.w	r3, r2, r3
 800e5fa:	f003 0301 	and.w	r3, r3, #1
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d102      	bne.n	800e608 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800e602:	f04f 0301 	mov.w	r3, #1
 800e606:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d11f      	bne.n	800e64e <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	f103 32ff 	add.w	r2, r3, #4294967295
 800e614:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e618:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e61c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e620:	189b      	adds	r3, r3, r2
 800e622:	795b      	ldrb	r3, [r3, #5]
 800e624:	2b01      	cmp	r3, #1
 800e626:	d012      	beq.n	800e64e <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e62e:	4618      	mov	r0, r3
 800e630:	f7ff fd8c 	bl	800e14c <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f103 32ff 	add.w	r2, r3, #4294967295
 800e63a:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e63e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e642:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e646:	189b      	adds	r3, r3, r2
 800e648:	f04f 0201 	mov.w	r2, #1
 800e64c:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 800e64e:	68fb      	ldr	r3, [r7, #12]
}
 800e650:	4618      	mov	r0, r3
 800e652:	f107 0710 	add.w	r7, r7, #16
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}
 800e65a:	bf00      	nop

0800e65c <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b084      	sub	sp, #16
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 800e664:	f04f 0300 	mov.w	r3, #0
 800e668:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2b20      	cmp	r3, #32
 800e66e:	d902      	bls.n	800e676 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800e670:	f04f 0301 	mov.w	r3, #1
 800e674:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800e676:	f640 5340 	movw	r3, #3392	; 0xd40
 800e67a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e67e:	681a      	ldr	r2, [r3, #0]
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	f103 33ff 	add.w	r3, r3, #4294967295
 800e686:	fa22 f303 	lsr.w	r3, r2, r3
 800e68a:	f003 0301 	and.w	r3, r3, #1
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d102      	bne.n	800e698 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800e692:	f04f 0301 	mov.w	r3, #1
 800e696:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d126      	bne.n	800e6ec <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f103 32ff 	add.w	r2, r3, #4294967295
 800e6a4:	f241 43c8 	movw	r3, #5320	; 0x14c8
 800e6a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e6ac:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800e6b0:	189b      	adds	r3, r3, r2
 800e6b2:	795b      	ldrb	r3, [r3, #5]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d105      	bne.n	800e6c4 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800e6be:	4618      	mov	r0, r3
 800e6c0:	f7ff fd44 	bl	800e14c <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	f103 33ff 	add.w	r3, r3, #4294967295
 800e6ca:	f04f 0201 	mov.w	r2, #1
 800e6ce:	fa02 f303 	lsl.w	r3, r2, r3
 800e6d2:	ea6f 0203 	mvn.w	r2, r3
 800e6d6:	f640 5340 	movw	r3, #3392	; 0xd40
 800e6da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	401a      	ands	r2, r3
 800e6e2:	f640 5340 	movw	r3, #3392	; 0xd40
 800e6e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e6ea:	601a      	str	r2, [r3, #0]
  }

  return Error;
 800e6ec:	68fb      	ldr	r3, [r7, #12]

}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	f107 0710 	add.w	r7, r7, #16
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	bd80      	pop	{r7, pc}

0800e6f8 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 800e6f8:	b480      	push	{r7}
 800e6fa:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 800e6fc:	f640 5344 	movw	r3, #3396	; 0xd44
 800e700:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e704:	681b      	ldr	r3, [r3, #0]
}
 800e706:	4618      	mov	r0, r3
 800e708:	46bd      	mov	sp, r7
 800e70a:	bc80      	pop	{r7}
 800e70c:	4770      	bx	lr
 800e70e:	bf00      	nop

0800e710 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 800e710:	b480      	push	{r7}
 800e712:	b085      	sub	sp, #20
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 800e718:	687a      	ldr	r2, [r7, #4]
 800e71a:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 800e71e:	f2c0 0301 	movt	r3, #1
 800e722:	fb03 f302 	mul.w	r3, r3, r2
 800e726:	60fb      	str	r3, [r7, #12]
  return Count;
 800e728:	68fb      	ldr	r3, [r7, #12]
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	f107 0714 	add.w	r7, r7, #20
 800e730:	46bd      	mov	sp, r7
 800e732:	bc80      	pop	{r7}
 800e734:	4770      	bx	lr
 800e736:	bf00      	nop

0800e738 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 800e738:	b480      	push	{r7}
 800e73a:	b087      	sub	sp, #28
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 800e740:	f04f 0300 	mov.w	r3, #0
 800e744:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 800e746:	f04f 0300 	mov.w	r3, #0
 800e74a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800e74c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800e750:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800e754:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800e75c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	f103 0310 	add.w	r3, r3, #16
 800e764:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 800e766:	697a      	ldr	r2, [r7, #20]
 800e768:	4613      	mov	r3, r2
 800e76a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e76e:	189b      	adds	r3, r3, r2
 800e770:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800e774:	18cb      	adds	r3, r1, r3
 800e776:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800e77e:	693b      	ldr	r3, [r7, #16]
 800e780:	601a      	str	r2, [r3, #0]
}
 800e782:	f107 071c 	add.w	r7, r7, #28
 800e786:	46bd      	mov	sp, r7
 800e788:	bc80      	pop	{r7}
 800e78a:	4770      	bx	lr

0800e78c <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 800e78c:	b480      	push	{r7}
 800e78e:	b087      	sub	sp, #28
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 800e794:	f04f 0300 	mov.w	r3, #0
 800e798:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 800e79a:	f04f 0300 	mov.w	r3, #0
 800e79e:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 800e7a0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800e7a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800e7a8:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800e7b0:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	f103 0314 	add.w	r3, r3, #20
 800e7b8:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 800e7ba:	697a      	ldr	r2, [r7, #20]
 800e7bc:	4613      	mov	r3, r2
 800e7be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e7c2:	189b      	adds	r3, r3, r2
 800e7c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 800e7c8:	18cb      	adds	r3, r1, r3
 800e7ca:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800e7d2:	693b      	ldr	r3, [r7, #16]
 800e7d4:	601a      	str	r2, [r3, #0]
}
 800e7d6:	f107 071c 	add.w	r7, r7, #28
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bc80      	pop	{r7}
 800e7de:	4770      	bx	lr

0800e7e0 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 800e7e0:	b480      	push	{r7}
 800e7e2:	b083      	sub	sp, #12
 800e7e4:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 800e7e6:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800e7ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800e7ee:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 800e7f0:	f04f 0300 	mov.w	r3, #0
 800e7f4:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 800e7fc:	78fb      	ldrb	r3, [r7, #3]
}
 800e7fe:	4618      	mov	r0, r3
 800e800:	f107 070c 	add.w	r7, r7, #12
 800e804:	46bd      	mov	sp, r7
 800e806:	bc80      	pop	{r7}
 800e808:	4770      	bx	lr
 800e80a:	bf00      	nop

0800e80c <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 800e80c:	b480      	push	{r7}
 800e80e:	b089      	sub	sp, #36	; 0x24
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 800e814:	f04f 030f 	mov.w	r3, #15
 800e818:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 800e81a:	f04f 0300 	mov.w	r3, #0
 800e81e:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 800e820:	f04f 0300 	mov.w	r3, #0
 800e824:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 800e826:	f04f 0300 	mov.w	r3, #0
 800e82a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800e82c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800e830:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800e834:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800e83c:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	f103 030c 	add.w	r3, r3, #12
 800e844:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 800e846:	69ba      	ldr	r2, [r7, #24]
 800e848:	4613      	mov	r3, r2
 800e84a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e84e:	189b      	adds	r3, r3, r2
 800e850:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800e854:	18cb      	adds	r3, r1, r3
 800e856:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 800e858:	697b      	ldr	r3, [r7, #20]
 800e85a:	681a      	ldr	r2, [r3, #0]
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	4013      	ands	r3, r2
 800e860:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e864:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 800e866:	693b      	ldr	r3, [r7, #16]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d003      	beq.n	800e874 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 800e86c:	f04f 0301 	mov.w	r3, #1
 800e870:	61fb      	str	r3, [r7, #28]
 800e872:	e002      	b.n	800e87a <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 800e874:	f04f 0300 	mov.w	r3, #0
 800e878:	61fb      	str	r3, [r7, #28]
  }
  return status;
 800e87a:	69fb      	ldr	r3, [r7, #28]
}
 800e87c:	4618      	mov	r0, r3
 800e87e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800e882:	46bd      	mov	sp, r7
 800e884:	bc80      	pop	{r7}
 800e886:	4770      	bx	lr

0800e888 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 800e888:	b480      	push	{r7}
 800e88a:	b083      	sub	sp, #12
 800e88c:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 800e88e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800e892:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800e896:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	689b      	ldr	r3, [r3, #8]
 800e89c:	f043 0201 	orr.w	r2, r3, #1
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	609a      	str	r2, [r3, #8]

}
 800e8a4:	f107 070c 	add.w	r7, r7, #12
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	bc80      	pop	{r7}
 800e8ac:	4770      	bx	lr
 800e8ae:	bf00      	nop

0800e8b0 <PWMSP003_lSetCompareEdgeAlign>:
/**
 * This function is used to change the compare register value
 * in edge-aligned mode.
 */
void PWMSP003_lSetCompareEdgeAlign( void* Handle, uint32_t Compare)
{
 800e8b0:	b480      	push	{r7}
 800e8b2:	b087      	sub	sp, #28
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
 800e8b8:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP003_HandleType* HandlePtr = (PWMSP003_HandleType*)Handle;
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	617b      	str	r3, [r7, #20]

  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 800e8be:	697b      	ldr	r3, [r7, #20]
 800e8c0:	69da      	ldr	r2, [r3, #28]
 800e8c2:	683b      	ldr	r3, [r7, #0]
 800e8c4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800e8c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800e8cc:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Request shadow transfer */
  Temp2 = (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);
 800e8ce:	697b      	ldr	r3, [r7, #20]
 800e8d0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800e8d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e8d8:	613b      	str	r3, [r7, #16]
  Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + Temp2;
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 800e8de:	697b      	ldr	r3, [r7, #20]
 800e8e0:	699b      	ldr	r3, [r3, #24]
 800e8e2:	697a      	ldr	r2, [r7, #20]
 800e8e4:	6992      	ldr	r2, [r2, #24]
 800e8e6:	6911      	ldr	r1, [r2, #16]
 800e8e8:	68fa      	ldr	r2, [r7, #12]
 800e8ea:	f04f 0001 	mov.w	r0, #1
 800e8ee:	fa00 f202 	lsl.w	r2, r0, r2
 800e8f2:	430a      	orrs	r2, r1
 800e8f4:	611a      	str	r2, [r3, #16]
}
 800e8f6:	f107 071c 	add.w	r7, r7, #28
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bc80      	pop	{r7}
 800e8fe:	4770      	bx	lr

0800e900 <PWMSP003_lSetCompareCenterAlign>:
/**
 * This function is used to change the compare register value
 * in center-aligned mode.
 */
void PWMSP003_lSetCompareCenterAlign(void* Handle, uint32_t Compare)
{
 800e900:	b480      	push	{r7}
 800e902:	b085      	sub	sp, #20
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
 800e908:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;

  PWMSP003_HandleType* HandlePtr = (PWMSP003_HandleType*)Handle;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	60fb      	str	r3, [r7, #12]

  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	69da      	ldr	r2, [r3, #28]
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800e918:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800e91c:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos +\
                          (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice));
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
  PWMSP003_HandleType* HandlePtr = (PWMSP003_HandleType*)Handle;

  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);

  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos +\
 800e924:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e928:	60bb      	str	r3, [r7, #8]
                          (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice));
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	699b      	ldr	r3, [r3, #24]
 800e92e:	68fa      	ldr	r2, [r7, #12]
 800e930:	6992      	ldr	r2, [r2, #24]
 800e932:	6911      	ldr	r1, [r2, #16]
 800e934:	68ba      	ldr	r2, [r7, #8]
 800e936:	f04f 0001 	mov.w	r0, #1
 800e93a:	fa00 f202 	lsl.w	r2, r0, r2
 800e93e:	430a      	orrs	r2, r1
 800e940:	611a      	str	r2, [r3, #16]
}
 800e942:	f107 0714 	add.w	r7, r7, #20
 800e946:	46bd      	mov	sp, r7
 800e948:	bc80      	pop	{r7}
 800e94a:	4770      	bx	lr

0800e94c <PWMSP003_lSetDutyEdgeAlign>:
/**
 * This function is used to change the duty cycle of the PWM waveform
 * in edge-aligned mode
 */
void PWMSP003_lSetDutyEdgeAlign( void* Handle, float Duty)
{
 800e94c:	b480      	push	{r7}
 800e94e:	b089      	sub	sp, #36	; 0x24
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
 800e954:	6039      	str	r1, [r7, #0]
  uint32_t CompareVal = (uint32_t)0;
 800e956:	f04f 0300 	mov.w	r3, #0
 800e95a:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP003_HandleType* HandlePtr = (PWMSP003_HandleType*)Handle;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 800e960:	683b      	ldr	r3, [r7, #0]
 800e962:	617b      	str	r3, [r7, #20]



  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 800e964:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800e9e4 <PWMSP003_lSetDutyEdgeAlign+0x98>
 800e968:	edd7 7a05 	vldr	s15, [r7, #20]
 800e96c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e970:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800e9e4 <PWMSP003_lSetDutyEdgeAlign+0x98>
 800e974:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800e978:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
 800e97c:	69bb      	ldr	r3, [r7, #24]
 800e97e:	69db      	ldr	r3, [r3, #28]
 800e980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e982:	f103 0301 	add.w	r3, r3, #1
 800e986:	ee07 3a10 	vmov	s14, r3
 800e98a:	eef8 7a47 	vcvt.f32.u32	s15, s14
 800e98e:	edc7 7a04 	vstr	s15, [r7, #16]
  CompareVal = (uint32_t)( fPRS * fDuty);
 800e992:	ed97 7a04 	vldr	s14, [r7, #16]
 800e996:	edd7 7a05 	vldr	s15, [r7, #20]
 800e99a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e99e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e9a2:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = CompareVal  & 0xFFFFU;
 800e9a6:	69bb      	ldr	r3, [r7, #24]
 800e9a8:	69da      	ldr	r2, [r3, #28]
 800e9aa:	69fb      	ldr	r3, [r7, #28]
 800e9ac:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800e9b0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800e9b4:	63d3      	str	r3, [r2, #60]	; 0x3c

  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos +\
                ((uint32_t)PWMSP003_NO_OF_SLICES *(uint32_t)HandlePtr->Slice));
 800e9b6:	69bb      	ldr	r3, [r7, #24]
 800e9b8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
  CompareVal = (uint32_t)( fPRS * fDuty);
  HandlePtr->CC4yRegsPtr->CRS = CompareVal  & 0xFFFFU;

  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos +\
 800e9bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e9c0:	60fb      	str	r3, [r7, #12]
                ((uint32_t)PWMSP003_NO_OF_SLICES *(uint32_t)HandlePtr->Slice));
  HandlePtr->CC4yKernRegsPtr->GCSS |=\
 800e9c2:	69bb      	ldr	r3, [r7, #24]
 800e9c4:	699b      	ldr	r3, [r3, #24]
 800e9c6:	69ba      	ldr	r2, [r7, #24]
 800e9c8:	6992      	ldr	r2, [r2, #24]
 800e9ca:	6911      	ldr	r1, [r2, #16]
                                 (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 800e9cc:	68fa      	ldr	r2, [r7, #12]
 800e9ce:	f04f 0001 	mov.w	r0, #1
 800e9d2:	fa00 f202 	lsl.w	r2, r0, r2
  HandlePtr->CC4yRegsPtr->CRS = CompareVal  & 0xFFFFU;

  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos +\
                ((uint32_t)PWMSP003_NO_OF_SLICES *(uint32_t)HandlePtr->Slice));
  HandlePtr->CC4yKernRegsPtr->GCSS |=\
 800e9d6:	430a      	orrs	r2, r1
 800e9d8:	611a      	str	r2, [r3, #16]
                                 (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);

}
 800e9da:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bc80      	pop	{r7}
 800e9e2:	4770      	bx	lr
 800e9e4:	42c80000 	.word	0x42c80000

0800e9e8 <PWMSP003_lSetDutyCenterAlign>:
/**
 * This function is used to change the duty cycle of the PWM waveform
 * in center-aligned mode
 */
void PWMSP003_lSetDutyCenterAlign(void* Handle, float Duty)
{
 800e9e8:	b480      	push	{r7}
 800e9ea:	b089      	sub	sp, #36	; 0x24
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
 800e9f0:	6039      	str	r1, [r7, #0]
  uint32_t CompareVal = (uint32_t)0x00;
 800e9f2:	f04f 0300 	mov.w	r3, #0
 800e9f6:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP003_HandleType* HandlePtr = (PWMSP003_HandleType*)Handle;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 800e9fc:	683b      	ldr	r3, [r7, #0]
 800e9fe:	617b      	str	r3, [r7, #20]

  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 800ea00:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800ea7c <PWMSP003_lSetDutyCenterAlign+0x94>
 800ea04:	edd7 7a05 	vldr	s15, [r7, #20]
 800ea08:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ea0c:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800ea7c <PWMSP003_lSetDutyCenterAlign+0x94>
 800ea10:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800ea14:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
 800ea18:	69bb      	ldr	r3, [r7, #24]
 800ea1a:	69db      	ldr	r3, [r3, #28]
 800ea1c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ea20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea24:	edc7 7a04 	vstr	s15, [r7, #16]
  CompareVal = (uint32_t)( fPRS * fDuty);
 800ea28:	ed97 7a04 	vldr	s14, [r7, #16]
 800ea2c:	edd7 7a05 	vldr	s15, [r7, #20]
 800ea30:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ea38:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)CompareVal  & 0xFFFFU;
 800ea3c:	69bb      	ldr	r3, [r7, #24]
 800ea3e:	69da      	ldr	r2, [r3, #28]
 800ea40:	69fb      	ldr	r3, [r7, #28]
 800ea42:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800ea46:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800ea4a:	63d3      	str	r3, [r2, #60]	; 0x3c

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos +\
                         (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice));
 800ea4c:	69bb      	ldr	r3, [r7, #24]
 800ea4e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
  CompareVal = (uint32_t)( fPRS * fDuty);
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)CompareVal  & 0xFFFFU;

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos +\
 800ea52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ea56:	60fb      	str	r3, [r7, #12]
                         (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice));
  HandlePtr->CC4yKernRegsPtr->GCSS |=\
 800ea58:	69bb      	ldr	r3, [r7, #24]
 800ea5a:	699b      	ldr	r3, [r3, #24]
 800ea5c:	69ba      	ldr	r2, [r7, #24]
 800ea5e:	6992      	ldr	r2, [r2, #24]
 800ea60:	6911      	ldr	r1, [r2, #16]
                                 (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 800ea62:	68fa      	ldr	r2, [r7, #12]
 800ea64:	f04f 0001 	mov.w	r0, #1
 800ea68:	fa00 f202 	lsl.w	r2, r0, r2
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)CompareVal  & 0xFFFFU;

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos +\
                         (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice));
  HandlePtr->CC4yKernRegsPtr->GCSS |=\
 800ea6c:	430a      	orrs	r2, r1
 800ea6e:	611a      	str	r2, [r3, #16]
                                 (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
}
 800ea70:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bc80      	pop	{r7}
 800ea78:	4770      	bx	lr
 800ea7a:	bf00      	nop
 800ea7c:	42c80000 	.word	0x42c80000

0800ea80 <PWMSP003_Init>:

/**
 * This function initializes the app
 */
void PWMSP003_Init(void)
{
 800ea80:	b580      	push	{r7, lr}
 800ea82:	b082      	sub	sp, #8
 800ea84:	af00      	add	r7, sp, #0
  status_t Error = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800ea86:	f04f 0301 	mov.w	r3, #1
 800ea8a:	603b      	str	r3, [r7, #0]
  uint8_t HandleNum;

  for(HandleNum = 0; HandleNum < PWMSP003_NUM_INSTANCES; HandleNum++)
 800ea8c:	f04f 0300 	mov.w	r3, #0
 800ea90:	71fb      	strb	r3, [r7, #7]
 800ea92:	e026      	b.n	800eae2 <PWMSP003_Init+0x62>
  {
    Error = PWMSP003_lInit((PWMSP003_HandleType*)PWMSP003_HandleArr[HandleNum]);
 800ea94:	79fa      	ldrb	r2, [r7, #7]
 800ea96:	f240 036c 	movw	r3, #108	; 0x6c
 800ea9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ea9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f000 f824 	bl	800eaf0 <PWMSP003_lInit>
 800eaa8:	6038      	str	r0, [r7, #0]

    /* Start the app if "Start after initialization" is checked */
    if(Error == (uint32_t)DAVEApp_SUCCESS)
 800eaaa:	683b      	ldr	r3, [r7, #0]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d114      	bne.n	800eada <PWMSP003_Init+0x5a>
    {
      if (PWMSP003_HandleArr[HandleNum]->StartControl == (uint8_t)SET)
 800eab0:	79fa      	ldrb	r2, [r7, #7]
 800eab2:	f240 036c 	movw	r3, #108	; 0x6c
 800eab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800eaba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eabe:	781b      	ldrb	r3, [r3, #0]
 800eac0:	2b01      	cmp	r3, #1
 800eac2:	d10a      	bne.n	800eada <PWMSP003_Init+0x5a>
      {
        Error = PWMSP003_Start((PWMSP003_HandleType*)
 800eac4:	79fa      	ldrb	r2, [r7, #7]
 800eac6:	f240 036c 	movw	r3, #108	; 0x6c
 800eaca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800eace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ead2:	4618      	mov	r0, r3
 800ead4:	f000 fc2c 	bl	800f330 <PWMSP003_Start>
 800ead8:	6038      	str	r0, [r7, #0]
void PWMSP003_Init(void)
{
  status_t Error = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
  uint8_t HandleNum;

  for(HandleNum = 0; HandleNum < PWMSP003_NUM_INSTANCES; HandleNum++)
 800eada:	79fb      	ldrb	r3, [r7, #7]
 800eadc:	f103 0301 	add.w	r3, r3, #1
 800eae0:	71fb      	strb	r3, [r7, #7]
 800eae2:	79fb      	ldrb	r3, [r7, #7]
 800eae4:	2b01      	cmp	r3, #1
 800eae6:	d9d5      	bls.n	800ea94 <PWMSP003_Init+0x14>
        Error = PWMSP003_Start((PWMSP003_HandleType*)
                                            PWMSP003_HandleArr[HandleNum]);
      }
    }
  }
}
 800eae8:	f107 0708 	add.w	r7, r7, #8
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}

0800eaf0 <PWMSP003_lInit>:

/**
 * This function initializes an instance of the app
 */
status_t PWMSP003_lInit(const PWMSP003_HandleType* HandlePtr)
{
 800eaf0:	b490      	push	{r4, r7}
 800eaf2:	b086      	sub	sp, #24
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800eaf8:	f04f 0301 	mov.w	r3, #1
 800eafc:	617b      	str	r3, [r7, #20]
  uint32_t Temp;
  PWMSP003_EdgeTriggerType EdgeSelection = PWMSP003_NO_TRIGGER;
 800eafe:	f04f 0300 	mov.w	r3, #0
 800eb02:	73fb      	strb	r3, [r7, #15]
  PWMSP003_ActiveLevelType LevelSelection = PWMSP003_ACTIVE_ON_HIGH;
 800eb04:	f04f 0300 	mov.w	r3, #0
 800eb08:	73bb      	strb	r3, [r7, #14]

  do
  {
    if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eb0e:	781b      	ldrb	r3, [r3, #0]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	f040 8405 	bne.w	800f320 <PWMSP003_lInit+0x830>
    {
      break;
    }
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP003_SLICE_CLEAR;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	69db      	ldr	r3, [r3, #28]
 800eb1a:	f04f 0207 	mov.w	r2, #7
 800eb1e:	611a      	str	r2, [r3, #16]

    if(HandlePtr->kEvent0Function != PWMSP003_NO_FUNCTION)
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eb26:	b25b      	sxtb	r3, r3
 800eb28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb2c:	f000 80a2 	beq.w	800ec74 <PWMSP003_lInit+0x184>
    {
      if(HandlePtr->kEvent0Function == PWMSP003_EXTERNAL_START)
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d104      	bne.n	800eb44 <PWMSP003_lInit+0x54>
      {
        EdgeSelection = HandlePtr->kStartEdge;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800eb40:	73fb      	strb	r3, [r7, #15]
 800eb42:	e023      	b.n	800eb8c <PWMSP003_lInit+0x9c>
      }
      else if(HandlePtr->kEvent0Function == PWMSP003_EXTERNAL_STOP)
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eb4a:	b25b      	sxtb	r3, r3
 800eb4c:	2b02      	cmp	r3, #2
 800eb4e:	d104      	bne.n	800eb5a <PWMSP003_lInit+0x6a>
      {
        EdgeSelection = HandlePtr->kStopEdge;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800eb56:	73fb      	strb	r3, [r7, #15]
 800eb58:	e018      	b.n	800eb8c <PWMSP003_lInit+0x9c>
      }
      else if(HandlePtr->kEvent0Function == PWMSP003_EXTERNAL_LOAD)
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eb60:	b25b      	sxtb	r3, r3
 800eb62:	2b0c      	cmp	r3, #12
 800eb64:	d104      	bne.n	800eb70 <PWMSP003_lInit+0x80>
      {
        EdgeSelection = HandlePtr->kLoadEventEdge;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800eb6c:	73fb      	strb	r3, [r7, #15]
 800eb6e:	e00d      	b.n	800eb8c <PWMSP003_lInit+0x9c>
      }
      else if(HandlePtr->kEvent0Function == PWMSP003_EXTERNAL_COUNT)
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eb76:	b25b      	sxtb	r3, r3
 800eb78:	2b0e      	cmp	r3, #14
 800eb7a:	d104      	bne.n	800eb86 <PWMSP003_lInit+0x96>
      {
        EdgeSelection = HandlePtr->kCountEventEdge;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800eb82:	73fb      	strb	r3, [r7, #15]
 800eb84:	e002      	b.n	800eb8c <PWMSP003_lInit+0x9c>
      }
      else
      {
        EdgeSelection = PWMSP003_RISING_EDGE;
 800eb86:	f04f 0301 	mov.w	r3, #1
 800eb8a:	73fb      	strb	r3, [r7, #15]
      }

      if(HandlePtr->kEvent0Function == PWMSP003_EXTERNAL_COUNT_DIRECTION)
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eb92:	b25b      	sxtb	r3, r3
 800eb94:	2b0a      	cmp	r3, #10
 800eb96:	d104      	bne.n	800eba2 <PWMSP003_lInit+0xb2>
      {
        LevelSelection = HandlePtr->kCntDirActiveLevel;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800eb9e:	73bb      	strb	r3, [r7, #14]
 800eba0:	e014      	b.n	800ebcc <PWMSP003_lInit+0xdc>
      }
      else if(HandlePtr->kEvent0Function == PWMSP003_EXTERNAL_MODULATION)
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800eba8:	b25b      	sxtb	r3, r3
 800ebaa:	2b12      	cmp	r3, #18
 800ebac:	d104      	bne.n	800ebb8 <PWMSP003_lInit+0xc8>
      {
        LevelSelection = HandlePtr->kModulationActiveLevel;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800ebb4:	73bb      	strb	r3, [r7, #14]
 800ebb6:	e009      	b.n	800ebcc <PWMSP003_lInit+0xdc>
      }
      else if(HandlePtr->kEvent0Function == PWMSP003_EXTERNAL_GATING)
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ebbe:	b25b      	sxtb	r3, r3
 800ebc0:	2b08      	cmp	r3, #8
 800ebc2:	d103      	bne.n	800ebcc <PWMSP003_lInit+0xdc>
      {
        LevelSelection = HandlePtr->kGateEventActiveLevel;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ebca:	73bb      	strb	r3, [r7, #14]
      else
      {
        /** */
      }

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_EV0EM_Msk,\
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	69db      	ldr	r3, [r3, #28]
 800ebd0:	7bfa      	ldrb	r2, [r7, #15]
 800ebd2:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800ebd6:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800ebda:	687a      	ldr	r2, [r7, #4]
 800ebdc:	69d2      	ldr	r2, [r2, #28]
 800ebde:	6812      	ldr	r2, [r2, #0]
 800ebe0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800ebe4:	430a      	orrs	r2, r1
 800ebe6:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_EV0EM_Pos, (uint32_t)EdgeSelection);

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_EV0LM_Msk,\
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	69db      	ldr	r3, [r3, #28]
 800ebec:	7bba      	ldrb	r2, [r7, #14]
 800ebee:	ea4f 5282 	mov.w	r2, r2, lsl #22
 800ebf2:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 800ebf6:	687a      	ldr	r2, [r7, #4]
 800ebf8:	69d2      	ldr	r2, [r2, #28]
 800ebfa:	6812      	ldr	r2, [r2, #0]
 800ebfc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800ec00:	430a      	orrs	r2, r1
 800ec02:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_EV0LM_Pos, (uint32_t)LevelSelection);

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_LPF0M_Msk,\
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	69db      	ldr	r3, [r3, #28]
 800ec08:	687a      	ldr	r2, [r7, #4]
 800ec0a:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800ec0e:	ea4f 6242 	mov.w	r2, r2, lsl #25
 800ec12:	f002 61c0 	and.w	r1, r2, #100663296	; 0x6000000
 800ec16:	687a      	ldr	r2, [r7, #4]
 800ec18:	69d2      	ldr	r2, [r2, #28]
 800ec1a:	6812      	ldr	r2, [r2, #0]
 800ec1c:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 800ec20:	430a      	orrs	r2, r1
 800ec22:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_LPF0M_Pos, HandlePtr->kEvent0_lpfconfig);

      if(HandlePtr->kEvent0Function != PWMSP003_EXTERNAL_START)
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d022      	beq.n	800ec74 <PWMSP003_lInit+0x184>
      {
        WR_REG(HandlePtr->CC4yRegsPtr->CMC,\
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	69db      	ldr	r3, [r3, #28]
 800ec32:	687a      	ldr	r2, [r7, #4]
 800ec34:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800ec38:	b252      	sxtb	r2, r2
 800ec3a:	f04f 0101 	mov.w	r1, #1
 800ec3e:	fa01 f102 	lsl.w	r1, r1, r2
 800ec42:	687a      	ldr	r2, [r7, #4]
 800ec44:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800ec48:	b252      	sxtb	r2, r2
 800ec4a:	f04f 0003 	mov.w	r0, #3
 800ec4e:	fa00 f202 	lsl.w	r2, r0, r2
 800ec52:	4011      	ands	r1, r2
 800ec54:	687a      	ldr	r2, [r7, #4]
 800ec56:	69d2      	ldr	r2, [r2, #28]
 800ec58:	6850      	ldr	r0, [r2, #4]
 800ec5a:	687a      	ldr	r2, [r7, #4]
 800ec5c:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800ec60:	b252      	sxtb	r2, r2
 800ec62:	f04f 0403 	mov.w	r4, #3
 800ec66:	fa04 f202 	lsl.w	r2, r4, r2
 800ec6a:	ea6f 0202 	mvn.w	r2, r2
 800ec6e:	4002      	ands	r2, r0
 800ec70:	430a      	orrs	r2, r1
 800ec72:	605a      	str	r2, [r3, #4]
               PWMSP003_EVENT_0);
      }
    }

    /* Reset to default */
    EdgeSelection = PWMSP003_NO_TRIGGER;
 800ec74:	f04f 0300 	mov.w	r3, #0
 800ec78:	73fb      	strb	r3, [r7, #15]
    LevelSelection = PWMSP003_ACTIVE_ON_HIGH;
 800ec7a:	f04f 0300 	mov.w	r3, #0
 800ec7e:	73bb      	strb	r3, [r7, #14]

    if(HandlePtr->kEvent1Function != PWMSP003_NO_FUNCTION)
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ec86:	b25b      	sxtb	r3, r3
 800ec88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec8c:	f000 80e8 	beq.w	800ee60 <PWMSP003_lInit+0x370>
    {
      if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_START)
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d104      	bne.n	800eca4 <PWMSP003_lInit+0x1b4>
      {
        EdgeSelection = HandlePtr->kStartEdge;
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800eca0:	73fb      	strb	r3, [r7, #15]
 800eca2:	e023      	b.n	800ecec <PWMSP003_lInit+0x1fc>
      }
      else if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_STOP)
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ecaa:	b25b      	sxtb	r3, r3
 800ecac:	2b02      	cmp	r3, #2
 800ecae:	d104      	bne.n	800ecba <PWMSP003_lInit+0x1ca>
      {
        EdgeSelection = HandlePtr->kStopEdge;
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ecb6:	73fb      	strb	r3, [r7, #15]
 800ecb8:	e018      	b.n	800ecec <PWMSP003_lInit+0x1fc>
      }
      else if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_LOAD)
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ecc0:	b25b      	sxtb	r3, r3
 800ecc2:	2b0c      	cmp	r3, #12
 800ecc4:	d104      	bne.n	800ecd0 <PWMSP003_lInit+0x1e0>
      {
        EdgeSelection = HandlePtr->kLoadEventEdge;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800eccc:	73fb      	strb	r3, [r7, #15]
 800ecce:	e00d      	b.n	800ecec <PWMSP003_lInit+0x1fc>
      }
      else if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_COUNT)
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ecd6:	b25b      	sxtb	r3, r3
 800ecd8:	2b0e      	cmp	r3, #14
 800ecda:	d104      	bne.n	800ece6 <PWMSP003_lInit+0x1f6>
      {
        EdgeSelection = HandlePtr->kCountEventEdge;
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ece2:	73fb      	strb	r3, [r7, #15]
 800ece4:	e002      	b.n	800ecec <PWMSP003_lInit+0x1fc>
      }
      else
      {
        EdgeSelection = PWMSP003_RISING_EDGE;
 800ece6:	f04f 0301 	mov.w	r3, #1
 800ecea:	73fb      	strb	r3, [r7, #15]
      }

      if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_COUNT_DIRECTION)
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ecf2:	b25b      	sxtb	r3, r3
 800ecf4:	2b0a      	cmp	r3, #10
 800ecf6:	d104      	bne.n	800ed02 <PWMSP003_lInit+0x212>
      {
        LevelSelection = HandlePtr->kCntDirActiveLevel;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800ecfe:	73bb      	strb	r3, [r7, #14]
 800ed00:	e01f      	b.n	800ed42 <PWMSP003_lInit+0x252>
      }
      else if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_MODULATION)
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ed08:	b25b      	sxtb	r3, r3
 800ed0a:	2b12      	cmp	r3, #18
 800ed0c:	d104      	bne.n	800ed18 <PWMSP003_lInit+0x228>
      {
        LevelSelection = HandlePtr->kModulationActiveLevel;
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800ed14:	73bb      	strb	r3, [r7, #14]
 800ed16:	e014      	b.n	800ed42 <PWMSP003_lInit+0x252>
      }
      else if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_OVERRIDE)
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ed1e:	b25b      	sxtb	r3, r3
 800ed20:	2b10      	cmp	r3, #16
 800ed22:	d104      	bne.n	800ed2e <PWMSP003_lInit+0x23e>
      {
        LevelSelection = HandlePtr->kOverrideActiveLevel;
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ed2a:	73bb      	strb	r3, [r7, #14]
 800ed2c:	e009      	b.n	800ed42 <PWMSP003_lInit+0x252>
      }
      else if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_GATING)
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ed34:	b25b      	sxtb	r3, r3
 800ed36:	2b08      	cmp	r3, #8
 800ed38:	d103      	bne.n	800ed42 <PWMSP003_lInit+0x252>
      {
        LevelSelection = HandlePtr->kGateEventActiveLevel;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ed40:	73bb      	strb	r3, [r7, #14]
      else
      {
        /** */
      }

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_EV1EM_Msk,\
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	69db      	ldr	r3, [r3, #28]
 800ed46:	7bfa      	ldrb	r2, [r7, #15]
 800ed48:	ea4f 4282 	mov.w	r2, r2, lsl #18
 800ed4c:	f402 2140 	and.w	r1, r2, #786432	; 0xc0000
 800ed50:	687a      	ldr	r2, [r7, #4]
 800ed52:	69d2      	ldr	r2, [r2, #28]
 800ed54:	6812      	ldr	r2, [r2, #0]
 800ed56:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800ed5a:	430a      	orrs	r2, r1
 800ed5c:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_EV1EM_Pos, (uint32_t)EdgeSelection);

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_EV1LM_Msk,\
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	69db      	ldr	r3, [r3, #28]
 800ed62:	7bba      	ldrb	r2, [r7, #14]
 800ed64:	ea4f 52c2 	mov.w	r2, r2, lsl #23
 800ed68:	f402 0100 	and.w	r1, r2, #8388608	; 0x800000
 800ed6c:	687a      	ldr	r2, [r7, #4]
 800ed6e:	69d2      	ldr	r2, [r2, #28]
 800ed70:	6812      	ldr	r2, [r2, #0]
 800ed72:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800ed76:	430a      	orrs	r2, r1
 800ed78:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_EV1LM_Pos, (uint32_t)LevelSelection);

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_LPF1M_Msk,\
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	69db      	ldr	r3, [r3, #28]
 800ed7e:	687a      	ldr	r2, [r7, #4]
 800ed80:	f892 2031 	ldrb.w	r2, [r2, #49]	; 0x31
 800ed84:	ea4f 62c2 	mov.w	r2, r2, lsl #27
 800ed88:	f002 51c0 	and.w	r1, r2, #402653184	; 0x18000000
 800ed8c:	687a      	ldr	r2, [r7, #4]
 800ed8e:	69d2      	ldr	r2, [r2, #28]
 800ed90:	6812      	ldr	r2, [r2, #0]
 800ed92:	f022 52c0 	bic.w	r2, r2, #402653184	; 0x18000000
 800ed96:	430a      	orrs	r2, r1
 800ed98:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_LPF1M_Pos, HandlePtr->kEvent1_lpfconfig);

      if(HandlePtr->kEvent1Function != PWMSP003_EXTERNAL_START)
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d05d      	beq.n	800ee60 <PWMSP003_lInit+0x370>
      {
        /* Override Config in CMC Register is only one bit each */
        /* START/STOP etc. are 2 bits each */
        if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_OVERRIDE)
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800edaa:	b25b      	sxtb	r3, r3
 800edac:	2b10      	cmp	r3, #16
 800edae:	d103      	bne.n	800edb8 <PWMSP003_lInit+0x2c8>
        {
          /* Mask for Trap, 1 bit */
          Temp = PWMSP003_OVERRIDEEVENT_BITMASK;
 800edb0:	f04f 0301 	mov.w	r3, #1
 800edb4:	613b      	str	r3, [r7, #16]
 800edb6:	e002      	b.n	800edbe <PWMSP003_lInit+0x2ce>
        }
        else
        {
          /* Mask for START,STOP etc. functions, 2 bits */
          Temp = PWMSP003_STARTEVENT_BITMASK;
 800edb8:	f04f 0303 	mov.w	r3, #3
 800edbc:	613b      	str	r3, [r7, #16]
        }

        if(HandlePtr->kEvent1Function == PWMSP003_EXTERNAL_OVERRIDE)
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800edc4:	b25b      	sxtb	r3, r3
 800edc6:	2b10      	cmp	r3, #16
 800edc8:	d125      	bne.n	800ee16 <PWMSP003_lInit+0x326>
        {
          WR_REG(HandlePtr->CC4yRegsPtr->CMC,\
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	69db      	ldr	r3, [r3, #28]
 800edce:	687a      	ldr	r2, [r7, #4]
 800edd0:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800edd4:	b252      	sxtb	r2, r2
 800edd6:	f04f 0101 	mov.w	r1, #1
 800edda:	fa01 f102 	lsl.w	r1, r1, r2
 800edde:	693a      	ldr	r2, [r7, #16]
 800ede0:	f002 0003 	and.w	r0, r2, #3
 800ede4:	687a      	ldr	r2, [r7, #4]
 800ede6:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800edea:	b252      	sxtb	r2, r2
 800edec:	fa00 f202 	lsl.w	r2, r0, r2
 800edf0:	4011      	ands	r1, r2
 800edf2:	687a      	ldr	r2, [r7, #4]
 800edf4:	69d2      	ldr	r2, [r2, #28]
 800edf6:	6850      	ldr	r0, [r2, #4]
 800edf8:	693a      	ldr	r2, [r7, #16]
 800edfa:	f002 0403 	and.w	r4, r2, #3
 800edfe:	687a      	ldr	r2, [r7, #4]
 800ee00:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800ee04:	b252      	sxtb	r2, r2
 800ee06:	fa04 f202 	lsl.w	r2, r4, r2
 800ee0a:	ea6f 0202 	mvn.w	r2, r2
 800ee0e:	4002      	ands	r2, r0
 800ee10:	430a      	orrs	r2, r1
 800ee12:	605a      	str	r2, [r3, #4]
 800ee14:	e024      	b.n	800ee60 <PWMSP003_lInit+0x370>
              (uint32_t)(CCU4_CC4_CMC_STRTS_Pos + HandlePtr->kEvent1Function),\
              0x01U);
        }
        else
        {
          WR_REG(HandlePtr->CC4yRegsPtr->CMC,\
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	69db      	ldr	r3, [r3, #28]
 800ee1a:	687a      	ldr	r2, [r7, #4]
 800ee1c:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800ee20:	b252      	sxtb	r2, r2
 800ee22:	f04f 0102 	mov.w	r1, #2
 800ee26:	fa01 f102 	lsl.w	r1, r1, r2
 800ee2a:	693a      	ldr	r2, [r7, #16]
 800ee2c:	f002 0003 	and.w	r0, r2, #3
 800ee30:	687a      	ldr	r2, [r7, #4]
 800ee32:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800ee36:	b252      	sxtb	r2, r2
 800ee38:	fa00 f202 	lsl.w	r2, r0, r2
 800ee3c:	4011      	ands	r1, r2
 800ee3e:	687a      	ldr	r2, [r7, #4]
 800ee40:	69d2      	ldr	r2, [r2, #28]
 800ee42:	6850      	ldr	r0, [r2, #4]
 800ee44:	693a      	ldr	r2, [r7, #16]
 800ee46:	f002 0403 	and.w	r4, r2, #3
 800ee4a:	687a      	ldr	r2, [r7, #4]
 800ee4c:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800ee50:	b252      	sxtb	r2, r2
 800ee52:	fa04 f202 	lsl.w	r2, r4, r2
 800ee56:	ea6f 0202 	mvn.w	r2, r2
 800ee5a:	4002      	ands	r2, r0
 800ee5c:	430a      	orrs	r2, r1
 800ee5e:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /* Reset to default */
    EdgeSelection = PWMSP003_NO_TRIGGER;
 800ee60:	f04f 0300 	mov.w	r3, #0
 800ee64:	73fb      	strb	r3, [r7, #15]
    LevelSelection = PWMSP003_ACTIVE_ON_HIGH;
 800ee66:	f04f 0300 	mov.w	r3, #0
 800ee6a:	73bb      	strb	r3, [r7, #14]

    if(HandlePtr->kEvent2Function != PWMSP003_NO_FUNCTION)
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800ee72:	b25b      	sxtb	r3, r3
 800ee74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee78:	f000 80fc 	beq.w	800f074 <PWMSP003_lInit+0x584>
    {
      if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_START)
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d104      	bne.n	800ee90 <PWMSP003_lInit+0x3a0>
      {
        EdgeSelection = HandlePtr->kStartEdge;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ee8c:	73fb      	strb	r3, [r7, #15]
 800ee8e:	e023      	b.n	800eed8 <PWMSP003_lInit+0x3e8>
      }
      else if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_STOP)
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800ee96:	b25b      	sxtb	r3, r3
 800ee98:	2b02      	cmp	r3, #2
 800ee9a:	d104      	bne.n	800eea6 <PWMSP003_lInit+0x3b6>
      {
        EdgeSelection = HandlePtr->kStopEdge;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800eea2:	73fb      	strb	r3, [r7, #15]
 800eea4:	e018      	b.n	800eed8 <PWMSP003_lInit+0x3e8>
      }
      else if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_LOAD)
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800eeac:	b25b      	sxtb	r3, r3
 800eeae:	2b0c      	cmp	r3, #12
 800eeb0:	d104      	bne.n	800eebc <PWMSP003_lInit+0x3cc>
      {
        EdgeSelection = HandlePtr->kLoadEventEdge;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800eeb8:	73fb      	strb	r3, [r7, #15]
 800eeba:	e00d      	b.n	800eed8 <PWMSP003_lInit+0x3e8>
      }
      else if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_COUNT)
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800eec2:	b25b      	sxtb	r3, r3
 800eec4:	2b0e      	cmp	r3, #14
 800eec6:	d104      	bne.n	800eed2 <PWMSP003_lInit+0x3e2>
      {
        EdgeSelection = HandlePtr->kCountEventEdge;
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800eece:	73fb      	strb	r3, [r7, #15]
 800eed0:	e002      	b.n	800eed8 <PWMSP003_lInit+0x3e8>
      }
      else
      {
        EdgeSelection = PWMSP003_RISING_EDGE;
 800eed2:	f04f 0301 	mov.w	r3, #1
 800eed6:	73fb      	strb	r3, [r7, #15]
      }

      if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_COUNT_DIRECTION)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800eede:	b25b      	sxtb	r3, r3
 800eee0:	2b0a      	cmp	r3, #10
 800eee2:	d104      	bne.n	800eeee <PWMSP003_lInit+0x3fe>
      {
        LevelSelection = HandlePtr->kCntDirActiveLevel;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800eeea:	73bb      	strb	r3, [r7, #14]
 800eeec:	e029      	b.n	800ef42 <PWMSP003_lInit+0x452>
      }
      else if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_TRAP)
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800eef4:	b25b      	sxtb	r3, r3
 800eef6:	2b11      	cmp	r3, #17
 800eef8:	d103      	bne.n	800ef02 <PWMSP003_lInit+0x412>
      {
        LevelSelection = HandlePtr->kTrapLevel;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	7c9b      	ldrb	r3, [r3, #18]
 800eefe:	73bb      	strb	r3, [r7, #14]
 800ef00:	e01f      	b.n	800ef42 <PWMSP003_lInit+0x452>
      }
      else if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_MODULATION)
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800ef08:	b25b      	sxtb	r3, r3
 800ef0a:	2b12      	cmp	r3, #18
 800ef0c:	d104      	bne.n	800ef18 <PWMSP003_lInit+0x428>
      {
        LevelSelection = HandlePtr->kModulationActiveLevel;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800ef14:	73bb      	strb	r3, [r7, #14]
 800ef16:	e014      	b.n	800ef42 <PWMSP003_lInit+0x452>
      }
      else if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_OVERRIDE)
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800ef1e:	b25b      	sxtb	r3, r3
 800ef20:	2b10      	cmp	r3, #16
 800ef22:	d104      	bne.n	800ef2e <PWMSP003_lInit+0x43e>
      {
        LevelSelection = HandlePtr->kOverrideActiveLevel;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ef2a:	73bb      	strb	r3, [r7, #14]
 800ef2c:	e009      	b.n	800ef42 <PWMSP003_lInit+0x452>
      }
      else if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_GATING)
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800ef34:	b25b      	sxtb	r3, r3
 800ef36:	2b08      	cmp	r3, #8
 800ef38:	d103      	bne.n	800ef42 <PWMSP003_lInit+0x452>
      {
        LevelSelection = HandlePtr->kGateEventActiveLevel;
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ef40:	73bb      	strb	r3, [r7, #14]
      else
      {
       /** */
      }

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_EV2EM_Msk,\
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	69db      	ldr	r3, [r3, #28]
 800ef46:	7bfa      	ldrb	r2, [r7, #15]
 800ef48:	ea4f 5202 	mov.w	r2, r2, lsl #20
 800ef4c:	f402 1140 	and.w	r1, r2, #3145728	; 0x300000
 800ef50:	687a      	ldr	r2, [r7, #4]
 800ef52:	69d2      	ldr	r2, [r2, #28]
 800ef54:	6812      	ldr	r2, [r2, #0]
 800ef56:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800ef5a:	430a      	orrs	r2, r1
 800ef5c:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_EV2EM_Pos, (uint32_t)EdgeSelection);

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_EV2LM_Msk,\
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	69db      	ldr	r3, [r3, #28]
 800ef62:	7bba      	ldrb	r2, [r7, #14]
 800ef64:	ea4f 6202 	mov.w	r2, r2, lsl #24
 800ef68:	f002 7180 	and.w	r1, r2, #16777216	; 0x1000000
 800ef6c:	687a      	ldr	r2, [r7, #4]
 800ef6e:	69d2      	ldr	r2, [r2, #28]
 800ef70:	6812      	ldr	r2, [r2, #0]
 800ef72:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800ef76:	430a      	orrs	r2, r1
 800ef78:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_EV2LM_Pos, (uint32_t)LevelSelection);

      WR_REG(HandlePtr->CC4yRegsPtr->INS, (uint32_t)CCU4_CC4_INS_LPF2M_Msk,\
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	69db      	ldr	r3, [r3, #28]
 800ef7e:	687a      	ldr	r2, [r7, #4]
 800ef80:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 800ef84:	ea4f 7242 	mov.w	r2, r2, lsl #29
 800ef88:	f002 41c0 	and.w	r1, r2, #1610612736	; 0x60000000
 800ef8c:	687a      	ldr	r2, [r7, #4]
 800ef8e:	69d2      	ldr	r2, [r2, #28]
 800ef90:	6812      	ldr	r2, [r2, #0]
 800ef92:	f022 42c0 	bic.w	r2, r2, #1610612736	; 0x60000000
 800ef96:	430a      	orrs	r2, r1
 800ef98:	601a      	str	r2, [r3, #0]
               (uint32_t)CCU4_CC4_INS_LPF2M_Pos, HandlePtr->kEvent2_lpfconfig);

      if(HandlePtr->kEvent2Function != PWMSP003_EXTERNAL_START)
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d067      	beq.n	800f074 <PWMSP003_lInit+0x584>
      {
        /* Trap and Override Config in CMC Register is only one bit each */
        /* START/STOP etc. are 2 bits each */
        if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_OVERRIDE)
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800efaa:	b25b      	sxtb	r3, r3
 800efac:	2b10      	cmp	r3, #16
 800efae:	d103      	bne.n	800efb8 <PWMSP003_lInit+0x4c8>
        {
          /* Mask for Trap, 1 bit */
          Temp = PWMSP003_OVERRIDEEVENT_BITMASK;
 800efb0:	f04f 0301 	mov.w	r3, #1
 800efb4:	613b      	str	r3, [r7, #16]
 800efb6:	e00c      	b.n	800efd2 <PWMSP003_lInit+0x4e2>
        }
        else if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_TRAP)
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800efbe:	b25b      	sxtb	r3, r3
 800efc0:	2b11      	cmp	r3, #17
 800efc2:	d103      	bne.n	800efcc <PWMSP003_lInit+0x4dc>
        {
          /* Mask for Trap, 1 bit */
          Temp = PWMSP003_TRAPEVENT_BITMASK;
 800efc4:	f04f 0301 	mov.w	r3, #1
 800efc8:	613b      	str	r3, [r7, #16]
 800efca:	e002      	b.n	800efd2 <PWMSP003_lInit+0x4e2>
        }
        else
        {
          /* Mask for START,STOP etc. functions, 2 bits */
          Temp = PWMSP003_STARTEVENT_BITMASK;
 800efcc:	f04f 0303 	mov.w	r3, #3
 800efd0:	613b      	str	r3, [r7, #16]
        }

        if(HandlePtr->kEvent2Function == PWMSP003_EXTERNAL_OVERRIDE)
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800efd8:	b25b      	sxtb	r3, r3
 800efda:	2b10      	cmp	r3, #16
 800efdc:	d125      	bne.n	800f02a <PWMSP003_lInit+0x53a>
        {
          WR_REG(HandlePtr->CC4yRegsPtr->CMC,\
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	69db      	ldr	r3, [r3, #28]
 800efe2:	687a      	ldr	r2, [r7, #4]
 800efe4:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800efe8:	b252      	sxtb	r2, r2
 800efea:	f04f 0101 	mov.w	r1, #1
 800efee:	fa01 f102 	lsl.w	r1, r1, r2
 800eff2:	693a      	ldr	r2, [r7, #16]
 800eff4:	f002 0003 	and.w	r0, r2, #3
 800eff8:	687a      	ldr	r2, [r7, #4]
 800effa:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800effe:	b252      	sxtb	r2, r2
 800f000:	fa00 f202 	lsl.w	r2, r0, r2
 800f004:	4011      	ands	r1, r2
 800f006:	687a      	ldr	r2, [r7, #4]
 800f008:	69d2      	ldr	r2, [r2, #28]
 800f00a:	6850      	ldr	r0, [r2, #4]
 800f00c:	693a      	ldr	r2, [r7, #16]
 800f00e:	f002 0403 	and.w	r4, r2, #3
 800f012:	687a      	ldr	r2, [r7, #4]
 800f014:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800f018:	b252      	sxtb	r2, r2
 800f01a:	fa04 f202 	lsl.w	r2, r4, r2
 800f01e:	ea6f 0202 	mvn.w	r2, r2
 800f022:	4002      	ands	r2, r0
 800f024:	430a      	orrs	r2, r1
 800f026:	605a      	str	r2, [r3, #4]
 800f028:	e024      	b.n	800f074 <PWMSP003_lInit+0x584>
              (uint32_t)(CCU4_CC4_CMC_STRTS_Pos + HandlePtr->kEvent2Function),\
              0x01U);
        }
        else
        {
          WR_REG(HandlePtr->CC4yRegsPtr->CMC,\
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	69db      	ldr	r3, [r3, #28]
 800f02e:	687a      	ldr	r2, [r7, #4]
 800f030:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800f034:	b252      	sxtb	r2, r2
 800f036:	f04f 0103 	mov.w	r1, #3
 800f03a:	fa01 f102 	lsl.w	r1, r1, r2
 800f03e:	693a      	ldr	r2, [r7, #16]
 800f040:	f002 0003 	and.w	r0, r2, #3
 800f044:	687a      	ldr	r2, [r7, #4]
 800f046:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800f04a:	b252      	sxtb	r2, r2
 800f04c:	fa00 f202 	lsl.w	r2, r0, r2
 800f050:	4011      	ands	r1, r2
 800f052:	687a      	ldr	r2, [r7, #4]
 800f054:	69d2      	ldr	r2, [r2, #28]
 800f056:	6850      	ldr	r0, [r2, #4]
 800f058:	693a      	ldr	r2, [r7, #16]
 800f05a:	f002 0403 	and.w	r4, r2, #3
 800f05e:	687a      	ldr	r2, [r7, #4]
 800f060:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800f064:	b252      	sxtb	r2, r2
 800f066:	fa04 f202 	lsl.w	r2, r4, r2
 800f06a:	ea6f 0202 	mvn.w	r2, r2
 800f06e:	4002      	ands	r2, r0
 800f070:	430a      	orrs	r2, r1
 800f072:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /* Slice Timer Control */
    HandlePtr->CC4yRegsPtr->TC &= ~(CCU4_CC4_TC_TCM_Msk |\
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	69da      	ldr	r2, [r3, #28]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	69db      	ldr	r3, [r3, #28]
 800f07c:	695b      	ldr	r3, [r3, #20]
 800f07e:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 800f082:	f023 030b 	bic.w	r3, r3, #11
 800f086:	6153      	str	r3, [r2, #20]
      CCU4_CC4_TC_TSSM_Msk | CCU4_CC4_TC_CMOD_Msk |\
        CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk | CCU4_CC4_TC_DITHE_Msk);

    /* Timer control configurations */
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType <<\
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	69db      	ldr	r3, [r3, #28]
 800f08c:	687a      	ldr	r2, [r7, #4]
 800f08e:	69d2      	ldr	r2, [r2, #28]
 800f090:	6951      	ldr	r1, [r2, #20]
 800f092:	687a      	ldr	r2, [r7, #4]
 800f094:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
        CCU4_CC4_TC_TCM_Pos) & CCU4_CC4_TC_TCM_Msk) |\
 800f098:	f002 0001 	and.w	r0, r2, #1
        (((uint32_t)HandlePtr->kTimerMode  << CCU4_CC4_TC_TSSM_Pos) &\
 800f09c:	687a      	ldr	r2, [r7, #4]
 800f09e:	7b12      	ldrb	r2, [r2, #12]
 800f0a0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f0a4:	f002 0202 	and.w	r2, r2, #2
        CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP003_COMPARE_MODE <<\
 800f0a8:	4310      	orrs	r0, r2
        CCU4_CC4_TC_CMOD_Pos)& CCU4_CC4_TC_CMOD_Msk) |\
        (((uint32_t)HandlePtr->ExtStartConfigType <<CCU4_CC4_TC_STRM_Pos) &\
 800f0aa:	687a      	ldr	r2, [r7, #4]
 800f0ac:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800f0b0:	ea4f 2282 	mov.w	r2, r2, lsl #10
 800f0b4:	f402 6280 	and.w	r2, r2, #1024	; 0x400
    /* Timer control configurations */
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType <<\
        CCU4_CC4_TC_TCM_Pos) & CCU4_CC4_TC_TCM_Msk) |\
        (((uint32_t)HandlePtr->kTimerMode  << CCU4_CC4_TC_TSSM_Pos) &\
        CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP003_COMPARE_MODE <<\
        CCU4_CC4_TC_CMOD_Pos)& CCU4_CC4_TC_CMOD_Msk) |\
 800f0b8:	4310      	orrs	r0, r2
        (((uint32_t)HandlePtr->ExtStartConfigType <<CCU4_CC4_TC_STRM_Pos) &\
        CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 800f0ba:	687a      	ldr	r2, [r7, #4]
 800f0bc:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800f0c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
        CCU4_CC4_TC_ENDM_Pos)& CCU4_CC4_TC_ENDM_Msk);
 800f0c4:	f402 7240 	and.w	r2, r2, #768	; 0x300
        CCU4_CC4_TC_TCM_Pos) & CCU4_CC4_TC_TCM_Msk) |\
        (((uint32_t)HandlePtr->kTimerMode  << CCU4_CC4_TC_TSSM_Pos) &\
        CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP003_COMPARE_MODE <<\
        CCU4_CC4_TC_CMOD_Pos)& CCU4_CC4_TC_CMOD_Msk) |\
        (((uint32_t)HandlePtr->ExtStartConfigType <<CCU4_CC4_TC_STRM_Pos) &\
        CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 800f0c8:	4302      	orrs	r2, r0
    HandlePtr->CC4yRegsPtr->TC &= ~(CCU4_CC4_TC_TCM_Msk |\
      CCU4_CC4_TC_TSSM_Msk | CCU4_CC4_TC_CMOD_Msk |\
        CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk | CCU4_CC4_TC_DITHE_Msk);

    /* Timer control configurations */
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType <<\
 800f0ca:	430a      	orrs	r2, r1
 800f0cc:	615a      	str	r2, [r3, #20]
        (((uint32_t)HandlePtr->ExtStartConfigType <<CCU4_CC4_TC_STRM_Pos) &\
        CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
        CCU4_CC4_TC_ENDM_Pos)& CCU4_CC4_TC_ENDM_Msk);

    /*Set the dither mode setting*/
    WR_REG(HandlePtr->CC4yRegsPtr->TC,(uint32_t)CCU4_CC4_TC_DITHE_Msk,\
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	69db      	ldr	r3, [r3, #28]
 800f0d2:	687a      	ldr	r2, [r7, #4]
 800f0d4:	f892 2020 	ldrb.w	r2, [r2, #32]
 800f0d8:	ea4f 3242 	mov.w	r2, r2, lsl #13
 800f0dc:	f402 41c0 	and.w	r1, r2, #24576	; 0x6000
 800f0e0:	687a      	ldr	r2, [r7, #4]
 800f0e2:	69d2      	ldr	r2, [r2, #28]
 800f0e4:	6952      	ldr	r2, [r2, #20]
 800f0e6:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800f0ea:	430a      	orrs	r2, r1
 800f0ec:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_DITHE_Pos, HandlePtr->kDitherSetting);

    /* Set the floating point prescaler mode */
    WR_REG(HandlePtr->CC4yRegsPtr->TC,(uint32_t)CCU4_CC4_TC_FPE_Msk,\
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	69db      	ldr	r3, [r3, #28]
 800f0f2:	687a      	ldr	r2, [r7, #4]
 800f0f4:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 800f0f8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800f0fc:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 800f100:	687a      	ldr	r2, [r7, #4]
 800f102:	69d2      	ldr	r2, [r2, #28]
 800f104:	6952      	ldr	r2, [r2, #20]
 800f106:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800f10a:	430a      	orrs	r2, r1
 800f10c:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_FPE_Pos, HandlePtr->kPrescalerMode);

    WR_REG(HandlePtr->CC4yRegsPtr->DITS,(uint32_t)CCU4_CC4_DITS_DCVS_Msk,\
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	69db      	ldr	r3, [r3, #28]
 800f112:	687a      	ldr	r2, [r7, #4]
 800f114:	7b52      	ldrb	r2, [r2, #13]
 800f116:	f002 010f 	and.w	r1, r2, #15
 800f11a:	687a      	ldr	r2, [r7, #4]
 800f11c:	69d2      	ldr	r2, [r2, #28]
 800f11e:	6a12      	ldr	r2, [r2, #32]
 800f120:	f022 020f 	bic.w	r2, r2, #15
 800f124:	430a      	orrs	r2, r1
 800f126:	621a      	str	r2, [r3, #32]
      (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

    /* Configure Trap mode */
    WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,\
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	69db      	ldr	r3, [r3, #28]
 800f12c:	687a      	ldr	r2, [r7, #4]
 800f12e:	7cd2      	ldrb	r2, [r2, #19]
 800f130:	ea4f 5242 	mov.w	r2, r2, lsl #21
 800f134:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 800f138:	687a      	ldr	r2, [r7, #4]
 800f13a:	69d2      	ldr	r2, [r2, #28]
 800f13c:	6952      	ldr	r2, [r2, #20]
 800f13e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800f142:	430a      	orrs	r2, r1
 800f144:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

    /* Configure Trap exit mode */
    WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,\
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	69db      	ldr	r3, [r3, #28]
 800f14a:	687a      	ldr	r2, [r7, #4]
 800f14c:	7d12      	ldrb	r2, [r2, #20]
 800f14e:	ea4f 5282 	mov.w	r2, r2, lsl #22
 800f152:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 800f156:	687a      	ldr	r2, [r7, #4]
 800f158:	69d2      	ldr	r2, [r2, #28]
 800f15a:	6952      	ldr	r2, [r2, #20]
 800f15c:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800f160:	430a      	orrs	r2, r1
 800f162:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);

    /* External modulation sync  */
    WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_EMS_Msk,\
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	69db      	ldr	r3, [r3, #28]
 800f168:	687a      	ldr	r2, [r7, #4]
 800f16a:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 800f16e:	ea4f 52c2 	mov.w	r2, r2, lsl #23
 800f172:	f402 0100 	and.w	r1, r2, #8388608	; 0x800000
 800f176:	687a      	ldr	r2, [r7, #4]
 800f178:	69d2      	ldr	r2, [r2, #28]
 800f17a:	6952      	ldr	r2, [r2, #20]
 800f17c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800f180:	430a      	orrs	r2, r1
 800f182:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_EMS_Pos, HandlePtr->kModulationSync);

    /* External modulation type  */
    WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_EMT_Msk,\
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	69db      	ldr	r3, [r3, #28]
 800f188:	687a      	ldr	r2, [r7, #4]
 800f18a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800f18e:	ea4f 6202 	mov.w	r2, r2, lsl #24
 800f192:	f002 7180 	and.w	r1, r2, #16777216	; 0x1000000
 800f196:	687a      	ldr	r2, [r7, #4]
 800f198:	69d2      	ldr	r2, [r2, #28]
 800f19a:	6952      	ldr	r2, [r2, #20]
 800f19c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800f1a0:	430a      	orrs	r2, r1
 800f1a2:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_EMT_Pos, HandlePtr->kModulationMode);

    /* Set the prescaler divider and passive level of the o/p signal */
    WR_REG(HandlePtr->CC4yRegsPtr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk,\
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	69db      	ldr	r3, [r3, #28]
 800f1a8:	687a      	ldr	r2, [r7, #4]
 800f1aa:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800f1ae:	f002 010f 	and.w	r1, r2, #15
 800f1b2:	687a      	ldr	r2, [r7, #4]
 800f1b4:	69d2      	ldr	r2, [r2, #28]
 800f1b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800f1b8:	f022 020f 	bic.w	r2, r2, #15
 800f1bc:	430a      	orrs	r2, r1
 800f1be:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescaler);

    /* if Selected prescaler is Floating Prescaler, set FP register */
    if(HandlePtr->kPrescalerMode ==
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800f1c6:	2b01      	cmp	r3, #1
 800f1c8:	d105      	bne.n	800f1d6 <PWMSP003_lInit+0x6e6>
                        (PWMSP003_PrescalerModeType)PWMSP003_FLOATING_PRESCALER)
    {
      HandlePtr->CC4yRegsPtr->FPCS =\
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	69db      	ldr	r3, [r3, #28]
                        (uint32_t)HandlePtr->kFloatingPrescalepcmpvalue;
 800f1ce:	687a      	ldr	r2, [r7, #4]
 800f1d0:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22

    /* if Selected prescaler is Floating Prescaler, set FP register */
    if(HandlePtr->kPrescalerMode ==
                        (PWMSP003_PrescalerModeType)PWMSP003_FLOATING_PRESCALER)
    {
      HandlePtr->CC4yRegsPtr->FPCS =\
 800f1d4:	62da      	str	r2, [r3, #44]	; 0x2c
                        (uint32_t)HandlePtr->kFloatingPrescalepcmpvalue;
    }
    HandlePtr->CC4yRegsPtr->PSL = HandlePtr->kPassiveLevel;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	69db      	ldr	r3, [r3, #28]
 800f1da:	687a      	ldr	r2, [r7, #4]
 800f1dc:	7c12      	ldrb	r2, [r2, #16]
 800f1de:	619a      	str	r2, [r3, #24]

    /* Setting period register's value */
    HandlePtr->CC4yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xFFFFU);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	69da      	ldr	r2, [r3, #28]
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f1e8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800f1ec:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800f1f0:	6353      	str	r3, [r2, #52]	; 0x34
    /*Setting compare register's value*/
    HandlePtr->CC4yRegsPtr->CRS = (uint32_t)(HandlePtr->kCompareValue &0xFFFFU);
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	69da      	ldr	r2, [r3, #28]
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	689b      	ldr	r3, [r3, #8]
 800f1fa:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800f1fe:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800f202:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->SWR |= PWMSP003_ALL_CCU4_INTR_CLEAR;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	69da      	ldr	r2, [r3, #28]
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	69db      	ldr	r3, [r3, #28]
 800f20c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f210:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 800f214:	f043 030f 	orr.w	r3, r3, #15
 800f218:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    /* Applying Interrupt settings */
    HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	69db      	ldr	r3, [r3, #28]
 800f220:	687a      	ldr	r2, [r7, #4]
 800f222:	69d2      	ldr	r2, [r2, #28]
 800f224:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 800f228:	687a      	ldr	r2, [r7, #4]
 800f22a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800f22c:	430a      	orrs	r2, r1
 800f22e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Request SW shadow transfer for period, compare, dither and prescaler */
    HandlePtr->CC4yKernRegsPtr->GCSS |=\
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	699b      	ldr	r3, [r3, #24]
 800f236:	687a      	ldr	r2, [r7, #4]
 800f238:	6992      	ldr	r2, [r2, #24]
 800f23a:	6911      	ldr	r1, [r2, #16]
    (((uint32_t)0x1U << (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice)) |\
 800f23c:	687a      	ldr	r2, [r7, #4]
 800f23e:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
 800f242:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800f246:	f04f 0001 	mov.w	r0, #1
 800f24a:	fa00 f002 	lsl.w	r0, r0, r2
    ((uint32_t)0x1U <<\
    ((PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice) + (uint32_t)0x1U)) |\
 800f24e:	687a      	ldr	r2, [r7, #4]
 800f250:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
 800f254:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800f258:	f102 0201 	add.w	r2, r2, #1
    HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;

    /* Request SW shadow transfer for period, compare, dither and prescaler */
    HandlePtr->CC4yKernRegsPtr->GCSS |=\
    (((uint32_t)0x1U << (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice)) |\
    ((uint32_t)0x1U <<\
 800f25c:	f04f 0401 	mov.w	r4, #1
 800f260:	fa04 f202 	lsl.w	r2, r4, r2
    /* Applying Interrupt settings */
    HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;

    /* Request SW shadow transfer for period, compare, dither and prescaler */
    HandlePtr->CC4yKernRegsPtr->GCSS |=\
    (((uint32_t)0x1U << (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice)) |\
 800f264:	4310      	orrs	r0, r2
    ((uint32_t)0x1U <<\
    ((PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice) + (uint32_t)0x1U)) |\
    ((uint32_t)0x1U <<\
    ((PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice) + (uint32_t)0x2U)));
 800f266:	687a      	ldr	r2, [r7, #4]
 800f268:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
 800f26c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800f270:	f102 0202 	add.w	r2, r2, #2
    /* Request SW shadow transfer for period, compare, dither and prescaler */
    HandlePtr->CC4yKernRegsPtr->GCSS |=\
    (((uint32_t)0x1U << (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice)) |\
    ((uint32_t)0x1U <<\
    ((PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice) + (uint32_t)0x1U)) |\
    ((uint32_t)0x1U <<\
 800f274:	f04f 0401 	mov.w	r4, #1
 800f278:	fa04 f202 	lsl.w	r2, r4, r2

    /* Request SW shadow transfer for period, compare, dither and prescaler */
    HandlePtr->CC4yKernRegsPtr->GCSS |=\
    (((uint32_t)0x1U << (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice)) |\
    ((uint32_t)0x1U <<\
    ((PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice) + (uint32_t)0x1U)) |\
 800f27c:	4302      	orrs	r2, r0

    /* Applying Interrupt settings */
    HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;

    /* Request SW shadow transfer for period, compare, dither and prescaler */
    HandlePtr->CC4yKernRegsPtr->GCSS |=\
 800f27e:	430a      	orrs	r2, r1
 800f280:	611a      	str	r2, [r3, #16]
    ((PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice) + (uint32_t)0x1U)) |\
    ((uint32_t)0x1U <<\
    ((PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice) + (uint32_t)0x2U)));

    /* Multi channel shadow transfer enable or disable */
    WR_REG(HandlePtr->CC4yRegsPtr->TC,  (uint32_t)CCU4_CC4_TC_MCME_Msk,\
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	69db      	ldr	r3, [r3, #28]
 800f286:	687a      	ldr	r2, [r7, #4]
 800f288:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
 800f28c:	ea4f 6242 	mov.w	r2, r2, lsl #25
 800f290:	f002 7100 	and.w	r1, r2, #33554432	; 0x2000000
 800f294:	687a      	ldr	r2, [r7, #4]
 800f296:	69d2      	ldr	r2, [r2, #28]
 800f298:	6952      	ldr	r2, [r2, #20]
 800f29a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800f29e:	430a      	orrs	r2, r1
 800f2a0:	615a      	str	r2, [r3, #20]
                        (uint32_t)CCU4_CC4_TC_MCME_Pos, HandlePtr->kMCMode);

    /* Multi channel shadow transfer source select */
    WR_REG(HandlePtr->CC4yKernRegsPtr->GCTRL,
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	699b      	ldr	r3, [r3, #24]
 800f2a6:	687a      	ldr	r2, [r7, #4]
 800f2a8:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 800f2ac:	4611      	mov	r1, r2
 800f2ae:	687a      	ldr	r2, [r7, #4]
 800f2b0:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
 800f2b4:	f102 020a 	add.w	r2, r2, #10
 800f2b8:	fa01 f102 	lsl.w	r1, r1, r2
 800f2bc:	687a      	ldr	r2, [r7, #4]
 800f2be:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
 800f2c2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800f2c6:	fa00 f202 	lsl.w	r2, r0, r2
 800f2ca:	4011      	ands	r1, r2
 800f2cc:	687a      	ldr	r2, [r7, #4]
 800f2ce:	6992      	ldr	r2, [r2, #24]
 800f2d0:	6810      	ldr	r0, [r2, #0]
 800f2d2:	687a      	ldr	r2, [r7, #4]
 800f2d4:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
 800f2d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800f2dc:	fa04 f202 	lsl.w	r2, r4, r2
 800f2e0:	ea6f 0202 	mvn.w	r2, r2
 800f2e4:	4002      	ands	r2, r0
 800f2e6:	430a      	orrs	r2, r1
 800f2e8:	601a      	str	r2, [r3, #0]
            (uint32_t)(CCU4_GCTRL_MSE0_Msk << HandlePtr->Slice),\
            (uint32_t)(CCU4_GCTRL_MSE0_Pos + HandlePtr->Slice),\
            (uint32_t)HandlePtr->kMCModeShadowRequest);

    /* Multi channel shadow transfer configuration */
    WR_REG(HandlePtr->CC4yKernRegsPtr->GCTRL,
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	699a      	ldr	r2, [r3, #24]
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f2f4:	ea4f 3383 	mov.w	r3, r3, lsl #14
 800f2f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800f2fc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800f300:	6879      	ldr	r1, [r7, #4]
 800f302:	6989      	ldr	r1, [r1, #24]
 800f304:	6809      	ldr	r1, [r1, #0]
 800f306:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 800f30a:	430b      	orrs	r3, r1
 800f30c:	6013      	str	r3, [r2, #0]
              (uint32_t)CCU4_GCTRL_MSDE_Msk,\
            (uint32_t)CCU4_GCTRL_MSDE_Pos,
            (uint32_t)HandlePtr->kMCModeShadowConfig);

    Status = (uint32_t)DAVEApp_SUCCESS;
 800f30e:	f04f 0300 	mov.w	r3, #0
 800f312:	617b      	str	r3, [r7, #20]
    HandlePtr->DynamicDataType->StateType = PWMSP003_INITIALIZED;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f318:	f04f 0201 	mov.w	r2, #1
 800f31c:	701a      	strb	r2, [r3, #0]
 800f31e:	e000      	b.n	800f322 <PWMSP003_lInit+0x832>

  do
  {
    if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
    {
      break;
 800f320:	bf00      	nop

    Status = (uint32_t)DAVEApp_SUCCESS;
    HandlePtr->DynamicDataType->StateType = PWMSP003_INITIALIZED;
  } while (0);

  return Status;
 800f322:	697b      	ldr	r3, [r7, #20]
}
 800f324:	4618      	mov	r0, r3
 800f326:	f107 0718 	add.w	r7, r7, #24
 800f32a:	46bd      	mov	sp, r7
 800f32c:	bc90      	pop	{r4, r7}
 800f32e:	4770      	bx	lr

0800f330 <PWMSP003_Start>:
/**
 * This function starts the app.
 * This function should be called even if external start is configured.
 */
status_t PWMSP003_Start(const PWMSP003_HandleType* HandlePtr)
{
 800f330:	b480      	push	{r7}
 800f332:	b085      	sub	sp, #20
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f338:	f04f 0301 	mov.w	r3, #1
 800f33c:	60fb      	str	r3, [r7, #12]

  do
  {
    if((HandlePtr->DynamicDataType->StateType == PWMSP003_UNINITIALIZED) ||
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f342:	781b      	ldrb	r3, [r3, #0]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d053      	beq.n	800f3f0 <PWMSP003_Start+0xc0>
       (HandlePtr->DynamicDataType->StateType == PWMSP003_RUNNING))
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f34c:	781b      	ldrb	r3, [r3, #0]
{
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;

  do
  {
    if((HandlePtr->DynamicDataType->StateType == PWMSP003_UNINITIALIZED) ||
 800f34e:	2b02      	cmp	r3, #2
 800f350:	d04e      	beq.n	800f3f0 <PWMSP003_Start+0xc0>
       (HandlePtr->DynamicDataType->StateType == PWMSP003_RUNNING))
    {
      break;
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP003_ALL_CCU4_INTR_CLEAR;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	69db      	ldr	r3, [r3, #28]
 800f356:	f640 720f 	movw	r2, #3855	; 0xf0f
 800f35a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    /* Start the Prescaler */
    HandlePtr->CC4yKernRegsPtr->GIDLC |=\
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	699b      	ldr	r3, [r3, #24]
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	6992      	ldr	r2, [r2, #24]
 800f366:	68d2      	ldr	r2, [r2, #12]
 800f368:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f36c:	60da      	str	r2, [r3, #12]
            ((uint32_t)0x1U << ((uint32_t)CCU4_GIDLC_SPRB_Pos));

    /* Start the timer slice */
    HandlePtr->CC4yKernRegsPtr->GIDLC |=\
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	699b      	ldr	r3, [r3, #24]
 800f372:	687a      	ldr	r2, [r7, #4]
 800f374:	6992      	ldr	r2, [r2, #24]
 800f376:	68d1      	ldr	r1, [r2, #12]
        ((uint32_t)0x1U << ((uint32_t)CCU4_GIDLC_CS0I_Pos +\
            (uint32_t)HandlePtr->Slice));
 800f378:	687a      	ldr	r2, [r7, #4]
 800f37a:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
    HandlePtr->CC4yKernRegsPtr->GIDLC |=\
            ((uint32_t)0x1U << ((uint32_t)CCU4_GIDLC_SPRB_Pos));

    /* Start the timer slice */
    HandlePtr->CC4yKernRegsPtr->GIDLC |=\
        ((uint32_t)0x1U << ((uint32_t)CCU4_GIDLC_CS0I_Pos +\
 800f37e:	f04f 0001 	mov.w	r0, #1
 800f382:	fa00 f202 	lsl.w	r2, r0, r2
    /* Start the Prescaler */
    HandlePtr->CC4yKernRegsPtr->GIDLC |=\
            ((uint32_t)0x1U << ((uint32_t)CCU4_GIDLC_SPRB_Pos));

    /* Start the timer slice */
    HandlePtr->CC4yKernRegsPtr->GIDLC |=\
 800f386:	430a      	orrs	r2, r1
 800f388:	60da      	str	r2, [r3, #12]
        ((uint32_t)0x1U << ((uint32_t)CCU4_GIDLC_CS0I_Pos +\
            (uint32_t)HandlePtr->Slice));

    WR_REG(HandlePtr->CC4yRegsPtr->TC, CCU4_CC4_TC_TRAPE_Msk,\
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	69db      	ldr	r3, [r3, #28]
 800f38e:	687a      	ldr	r2, [r7, #4]
 800f390:	7c52      	ldrb	r2, [r2, #17]
 800f392:	ea4f 4242 	mov.w	r2, r2, lsl #17
 800f396:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 800f39a:	687a      	ldr	r2, [r7, #4]
 800f39c:	69d2      	ldr	r2, [r2, #28]
 800f39e:	6952      	ldr	r2, [r2, #20]
 800f3a0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800f3a4:	430a      	orrs	r2, r1
 800f3a6:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);

    /* Set run bit of slices if external start is not configured */
    if (HandlePtr->kStartEvent == PWMSP003_NO_EVENT)
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d108      	bne.n	800f3c4 <PWMSP003_Start+0x94>
    {
      HandlePtr->CC4yRegsPtr->TCSET |= (uint32_t)0x1U;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	69db      	ldr	r3, [r3, #28]
 800f3b6:	687a      	ldr	r2, [r7, #4]
 800f3b8:	69d2      	ldr	r2, [r2, #28]
 800f3ba:	68d2      	ldr	r2, [r2, #12]
 800f3bc:	f042 0201 	orr.w	r2, r2, #1
 800f3c0:	60da      	str	r2, [r3, #12]
 800f3c2:	e00d      	b.n	800f3e0 <PWMSP003_Start+0xb0>
    }
    else
    {
      WR_REG(HandlePtr->CC4yRegsPtr->CMC,\
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	69db      	ldr	r3, [r3, #28]
 800f3c8:	687a      	ldr	r2, [r7, #4]
 800f3ca:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 800f3ce:	f002 0103 	and.w	r1, r2, #3
 800f3d2:	687a      	ldr	r2, [r7, #4]
 800f3d4:	69d2      	ldr	r2, [r2, #28]
 800f3d6:	6852      	ldr	r2, [r2, #4]
 800f3d8:	f022 0203 	bic.w	r2, r2, #3
 800f3dc:	430a      	orrs	r2, r1
 800f3de:	605a      	str	r2, [r3, #4]
               (uint32_t)CCU4_CC4_CMC_STRTS_Msk,\
               (uint32_t)CCU4_CC4_CMC_STRTS_Pos,\
               HandlePtr->kStartEvent);
    }

    HandlePtr->DynamicDataType->StateType = PWMSP003_RUNNING;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f3e4:	f04f 0202 	mov.w	r2, #2
 800f3e8:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 800f3ea:	f04f 0300 	mov.w	r3, #0
 800f3ee:	60fb      	str	r3, [r7, #12]
  } while (0);

  return Status;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
}
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	f107 0714 	add.w	r7, r7, #20
 800f3f8:	46bd      	mov	sp, r7
 800f3fa:	bc80      	pop	{r7}
 800f3fc:	4770      	bx	lr
 800f3fe:	bf00      	nop

0800f400 <PWMSP003_Deinit>:

/**
 * This function will reset CCU4_CCy slice registers with default values.
 */
status_t PWMSP003_Deinit(const PWMSP003_HandleType* HandlePtr)
{
 800f400:	b480      	push	{r7}
 800f402:	b085      	sub	sp, #20
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f408:	f04f 0301 	mov.w	r3, #1
 800f40c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f412:	781b      	ldrb	r3, [r3, #0]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d050      	beq.n	800f4ba <PWMSP003_Deinit+0xba>
  {
    /* Stop and Clear the timer */
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP003_SLICE_CLEAR;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	69db      	ldr	r3, [r3, #28]
 800f41c:	f04f 0207 	mov.w	r2, #7
 800f420:	611a      	str	r2, [r3, #16]
    /* Clear the interrupts */
    HandlePtr->CC4yRegsPtr->SWR = PWMSP003_ALL_CCU4_INTR_CLEAR;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	69db      	ldr	r3, [r3, #28]
 800f426:	f640 720f 	movw	r2, #3855	; 0xf0f
 800f42a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    /* Disable all CCU4 Interrupts */
    HandlePtr->CC4yRegsPtr->INTE = RESET;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	69db      	ldr	r3, [r3, #28]
 800f432:	f04f 0200 	mov.w	r2, #0
 800f436:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x1U <<\
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	699b      	ldr	r3, [r3, #24]
 800f43e:	687a      	ldr	r2, [r7, #4]
 800f440:	6992      	ldr	r2, [r2, #24]
 800f442:	6891      	ldr	r1, [r2, #8]
                            ((uint32_t)CCU4_GIDLS_SS0I_Pos +\
                            (uint32_t)HandlePtr->Slice)) |\
 800f444:	687a      	ldr	r2, [r7, #4]
 800f446:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
    HandlePtr->CC4yRegsPtr->SWR = PWMSP003_ALL_CCU4_INTR_CLEAR;
    /* Disable all CCU4 Interrupts */
    HandlePtr->CC4yRegsPtr->INTE = RESET;

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x1U <<\
 800f44a:	f04f 0001 	mov.w	r0, #1
 800f44e:	fa00 f202 	lsl.w	r2, r0, r2
 800f452:	430a      	orrs	r2, r1
 800f454:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800f458:	609a      	str	r2, [r3, #8]
                            (uint32_t)HandlePtr->Slice)) |\
                            ((uint32_t)0x1U << (uint32_t)CCU4_GIDLS_CPRB_Pos) |\
                            ((uint32_t)0x1U << (uint32_t)CCU4_GIDLS_PSIC_Pos));

    /*Clear all the registers*/
    HandlePtr->CC4yRegsPtr->INS = RESET;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	69db      	ldr	r3, [r3, #28]
 800f45e:	f04f 0200 	mov.w	r2, #0
 800f462:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegsPtr->CMC = RESET;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	69db      	ldr	r3, [r3, #28]
 800f468:	f04f 0200 	mov.w	r2, #0
 800f46c:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegsPtr->TC = RESET;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	69db      	ldr	r3, [r3, #28]
 800f472:	f04f 0200 	mov.w	r2, #0
 800f476:	615a      	str	r2, [r3, #20]
    HandlePtr->CC4yRegsPtr->PSC = RESET;
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	69db      	ldr	r3, [r3, #28]
 800f47c:	f04f 0200 	mov.w	r2, #0
 800f480:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC4yRegsPtr->PSL = RESET;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	69db      	ldr	r3, [r3, #28]
 800f486:	f04f 0200 	mov.w	r2, #0
 800f48a:	619a      	str	r2, [r3, #24]
    HandlePtr->CC4yRegsPtr->DITS = RESET;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	69db      	ldr	r3, [r3, #28]
 800f490:	f04f 0200 	mov.w	r2, #0
 800f494:	621a      	str	r2, [r3, #32]
    HandlePtr->CC4yRegsPtr->CRS = RESET;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	69db      	ldr	r3, [r3, #28]
 800f49a:	f04f 0200 	mov.w	r2, #0
 800f49e:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->PRS = RESET;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	69db      	ldr	r3, [r3, #28]
 800f4a4:	f04f 0200 	mov.w	r2, #0
 800f4a8:	635a      	str	r2, [r3, #52]	; 0x34

    HandlePtr->DynamicDataType->StateType = PWMSP003_UNINITIALIZED;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f4ae:	f04f 0200 	mov.w	r2, #0
 800f4b2:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 800f4b4:	f04f 0300 	mov.w	r3, #0
 800f4b8:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800f4ba:	68fb      	ldr	r3, [r7, #12]
}
 800f4bc:	4618      	mov	r0, r3
 800f4be:	f107 0714 	add.w	r7, r7, #20
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bc80      	pop	{r7}
 800f4c6:	4770      	bx	lr

0800f4c8 <PWMSP003_Stop>:
 * This function will stop the Single Phase PWM APP which will eventually
 * stop the CCU4_CCy slice. This disables the interrupts and sets the IDLE mode
 * of the CCU slice.
 */
status_t PWMSP003_Stop(const PWMSP003_HandleType* HandlePtr)
{
 800f4c8:	b480      	push	{r7}
 800f4ca:	b087      	sub	sp, #28
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f4d0:	f04f 0301 	mov.w	r3, #1
 800f4d4:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;
  uint32_t Temp2;

  do
  {
    if (HandlePtr->DynamicDataType->StateType != PWMSP003_RUNNING)
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f4da:	781b      	ldrb	r3, [r3, #0]
 800f4dc:	2b02      	cmp	r3, #2
 800f4de:	d122      	bne.n	800f526 <PWMSP003_Stop+0x5e>
      break;
    }
    else
    {
      /* Clear the timer run bits, Reset the Prescaler */
      Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->Slice);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f4e6:	613b      	str	r3, [r7, #16]
      Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 800f4e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f4ec:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yRegsPtr->TCCLR = PWMSP003_SLICE_CLEAR;
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	69db      	ldr	r3, [r3, #28]
 800f4f2:	f04f 0207 	mov.w	r2, #7
 800f4f6:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1) | Temp2 );
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	699b      	ldr	r3, [r3, #24]
 800f4fc:	687a      	ldr	r2, [r7, #4]
 800f4fe:	6992      	ldr	r2, [r2, #24]
 800f500:	6891      	ldr	r1, [r2, #8]
 800f502:	693a      	ldr	r2, [r7, #16]
 800f504:	f04f 0001 	mov.w	r0, #1
 800f508:	fa00 f002 	lsl.w	r0, r0, r2
 800f50c:	68fa      	ldr	r2, [r7, #12]
 800f50e:	4302      	orrs	r2, r0
 800f510:	430a      	orrs	r2, r1
 800f512:	609a      	str	r2, [r3, #8]

      HandlePtr->DynamicDataType->StateType = PWMSP003_STOPPED;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f518:	f04f 0203 	mov.w	r2, #3
 800f51c:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
 800f51e:	f04f 0300 	mov.w	r3, #0
 800f522:	617b      	str	r3, [r7, #20]
 800f524:	e000      	b.n	800f528 <PWMSP003_Stop+0x60>

  do
  {
    if (HandlePtr->DynamicDataType->StateType != PWMSP003_RUNNING)
    {
      break;
 800f526:	bf00      	nop
      HandlePtr->DynamicDataType->StateType = PWMSP003_STOPPED;
      Status = (uint32_t)DAVEApp_SUCCESS;
    }
  } while (0);

  return Status;
 800f528:	697b      	ldr	r3, [r7, #20]
}
 800f52a:	4618      	mov	r0, r3
 800f52c:	f107 071c 	add.w	r7, r7, #28
 800f530:	46bd      	mov	sp, r7
 800f532:	bc80      	pop	{r7}
 800f534:	4770      	bx	lr
 800f536:	bf00      	nop

0800f538 <PWMSP003_GetSliceIdleStatus>:
/**
 * This function reads the idle status of the given CCU4 slice
 */
status_t PWMSP003_GetSliceIdleStatus(const PWMSP003_HandleType * HandlePtr,
                                     uint32_t * State)
{
 800f538:	b480      	push	{r7}
 800f53a:	b085      	sub	sp, #20
 800f53c:	af00      	add	r7, sp, #0
 800f53e:	6078      	str	r0, [r7, #4]
 800f540:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f542:	f04f 0301 	mov.w	r3, #1
 800f546:	60fb      	str	r3, [r7, #12]

  if(HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f54c:	781b      	ldrb	r3, [r3, #0]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d014      	beq.n	800f57c <PWMSP003_GetSliceIdleStatus+0x44>
  {
    /* Get the slice idle status */
    *State = (uint32_t)RD_REG(HandlePtr->CC4yKernRegsPtr->GSTAT,\
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	699b      	ldr	r3, [r3, #24]
 800f556:	685a      	ldr	r2, [r3, #4]
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f55e:	f04f 0101 	mov.w	r1, #1
 800f562:	fa01 f303 	lsl.w	r3, r1, r3
 800f566:	401a      	ands	r2, r3
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f56e:	fa22 f203 	lsr.w	r2, r2, r3
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	601a      	str	r2, [r3, #0]
             (uint32_t)(CCU4_GSTAT_S0I_Msk << (uint32_t)HandlePtr->Slice),\
             (uint32_t)(CCU4_GSTAT_S0I_Pos + (uint32_t)HandlePtr->Slice));

    Status = (uint32_t)DAVEApp_SUCCESS;
 800f576:	f04f 0300 	mov.w	r3, #0
 800f57a:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800f57c:	68fb      	ldr	r3, [r7, #12]
}
 800f57e:	4618      	mov	r0, r3
 800f580:	f107 0714 	add.w	r7, r7, #20
 800f584:	46bd      	mov	sp, r7
 800f586:	bc80      	pop	{r7}
 800f588:	4770      	bx	lr
 800f58a:	bf00      	nop

0800f58c <PWMSP003_SetSliceIdleState>:

/**
 * This function sets the given CCU4 slice to idle state
 */
status_t PWMSP003_SetSliceIdleState(const PWMSP003_HandleType * HandlePtr)
{
 800f58c:	b480      	push	{r7}
 800f58e:	b085      	sub	sp, #20
 800f590:	af00      	add	r7, sp, #0
 800f592:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f594:	f04f 0301 	mov.w	r3, #1
 800f598:	60fb      	str	r3, [r7, #12]

  if(HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f59e:	781b      	ldrb	r3, [r3, #0]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d010      	beq.n	800f5c6 <PWMSP003_SetSliceIdleState+0x3a>
  {
    /* Set the slice idle state */
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(CCU4_GIDLS_SS0I_Msk << \
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	699b      	ldr	r3, [r3, #24]
 800f5a8:	687a      	ldr	r2, [r7, #4]
 800f5aa:	6992      	ldr	r2, [r2, #24]
 800f5ac:	6891      	ldr	r1, [r2, #8]
                                             (uint32_t)HandlePtr->Slice);
 800f5ae:	687a      	ldr	r2, [r7, #4]
 800f5b0:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;

  if(HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
  {
    /* Set the slice idle state */
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(CCU4_GIDLS_SS0I_Msk << \
 800f5b4:	f04f 0001 	mov.w	r0, #1
 800f5b8:	fa00 f202 	lsl.w	r2, r0, r2
 800f5bc:	430a      	orrs	r2, r1
 800f5be:	609a      	str	r2, [r3, #8]
                                             (uint32_t)HandlePtr->Slice);

    Status = (uint32_t)DAVEApp_SUCCESS;
 800f5c0:	f04f 0300 	mov.w	r3, #0
 800f5c4:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800f5c6:	68fb      	ldr	r3, [r7, #12]
}
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	f107 0714 	add.w	r7, r7, #20
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bc80      	pop	{r7}
 800f5d2:	4770      	bx	lr

0800f5d4 <PWMSP003_RemoveSliceIdleState>:

/**
 * This function brings the given CCU4 slice out of idle state
 */
status_t PWMSP003_RemoveSliceIdleState(const PWMSP003_HandleType * HandlePtr)
{
 800f5d4:	b480      	push	{r7}
 800f5d6:	b085      	sub	sp, #20
 800f5d8:	af00      	add	r7, sp, #0
 800f5da:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f5dc:	f04f 0301 	mov.w	r3, #1
 800f5e0:	60fb      	str	r3, [r7, #12]

  if(HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f5e6:	781b      	ldrb	r3, [r3, #0]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d010      	beq.n	800f60e <PWMSP003_RemoveSliceIdleState+0x3a>
  {
    /* Clear the slice idle state */
    HandlePtr->CC4yKernRegsPtr->GIDLC |= (uint32_t)(CCU4_GIDLC_CS0I_Msk << \
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	699b      	ldr	r3, [r3, #24]
 800f5f0:	687a      	ldr	r2, [r7, #4]
 800f5f2:	6992      	ldr	r2, [r2, #24]
 800f5f4:	68d1      	ldr	r1, [r2, #12]
                                             (uint32_t)HandlePtr->Slice);
 800f5f6:	687a      	ldr	r2, [r7, #4]
 800f5f8:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;

  if(HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
  {
    /* Clear the slice idle state */
    HandlePtr->CC4yKernRegsPtr->GIDLC |= (uint32_t)(CCU4_GIDLC_CS0I_Msk << \
 800f5fc:	f04f 0001 	mov.w	r0, #1
 800f600:	fa00 f202 	lsl.w	r2, r0, r2
 800f604:	430a      	orrs	r2, r1
 800f606:	60da      	str	r2, [r3, #12]
                                             (uint32_t)HandlePtr->Slice);
    Status = (uint32_t)DAVEApp_SUCCESS;
 800f608:	f04f 0300 	mov.w	r3, #0
 800f60c:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800f60e:	68fb      	ldr	r3, [r7, #12]
}
 800f610:	4618      	mov	r0, r3
 800f612:	f107 0714 	add.w	r7, r7, #20
 800f616:	46bd      	mov	sp, r7
 800f618:	bc80      	pop	{r7}
 800f61a:	4770      	bx	lr

0800f61c <PWMSP003_StartTimer>:

/**
 * This function starts the timer
 */
status_t PWMSP003_StartTimer(const PWMSP003_HandleType * HandlePtr)
{
 800f61c:	b480      	push	{r7}
 800f61e:	b085      	sub	sp, #20
 800f620:	af00      	add	r7, sp, #0
 800f622:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f624:	f04f 0301 	mov.w	r3, #1
 800f628:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f62e:	781b      	ldrb	r3, [r3, #0]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d00a      	beq.n	800f64a <PWMSP003_StartTimer+0x2e>
  {
    SET_BIT(HandlePtr->CC4yRegsPtr->TCSET, CCU4_CC4_TCSET_TRBS_Pos);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	69db      	ldr	r3, [r3, #28]
 800f638:	687a      	ldr	r2, [r7, #4]
 800f63a:	69d2      	ldr	r2, [r2, #28]
 800f63c:	68d2      	ldr	r2, [r2, #12]
 800f63e:	f042 0201 	orr.w	r2, r2, #1
 800f642:	60da      	str	r2, [r3, #12]
    Status = (uint32_t)DAVEApp_SUCCESS;
 800f644:	f04f 0300 	mov.w	r3, #0
 800f648:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800f64a:	68fb      	ldr	r3, [r7, #12]
}
 800f64c:	4618      	mov	r0, r3
 800f64e:	f107 0714 	add.w	r7, r7, #20
 800f652:	46bd      	mov	sp, r7
 800f654:	bc80      	pop	{r7}
 800f656:	4770      	bx	lr

0800f658 <PWMSP003_StopTimer>:

/**
 * This function stops the timer of the given slice
 */
status_t PWMSP003_StopTimer(const PWMSP003_HandleType * HandlePtr)
{
 800f658:	b480      	push	{r7}
 800f65a:	b085      	sub	sp, #20
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f660:	f04f 0301 	mov.w	r3, #1
 800f664:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP003_RUNNING)
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f66a:	781b      	ldrb	r3, [r3, #0]
 800f66c:	2b02      	cmp	r3, #2
 800f66e:	d10a      	bne.n	800f686 <PWMSP003_StopTimer+0x2e>
  {
    SET_BIT(HandlePtr->CC4yRegsPtr->TCCLR, CCU4_CC4_TCCLR_TRBC_Pos);
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	69db      	ldr	r3, [r3, #28]
 800f674:	687a      	ldr	r2, [r7, #4]
 800f676:	69d2      	ldr	r2, [r2, #28]
 800f678:	6912      	ldr	r2, [r2, #16]
 800f67a:	f042 0201 	orr.w	r2, r2, #1
 800f67e:	611a      	str	r2, [r3, #16]
    Status = (uint32_t)DAVEApp_SUCCESS;
 800f680:	f04f 0300 	mov.w	r3, #0
 800f684:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800f686:	68fb      	ldr	r3, [r7, #12]
}
 800f688:	4618      	mov	r0, r3
 800f68a:	f107 0714 	add.w	r7, r7, #20
 800f68e:	46bd      	mov	sp, r7
 800f690:	bc80      	pop	{r7}
 800f692:	4770      	bx	lr

0800f694 <PWMSP003_GetTimerValue>:
/**
 * This function returns the timer registers of the given slice
 */
status_t PWMSP003_GetTimerValue(const PWMSP003_HandleType * HandlePtr,
                                      PWMSP003_TimerRegsType* TimerRegs)
{
 800f694:	b480      	push	{r7}
 800f696:	b085      	sub	sp, #20
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
 800f69c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f69e:	f04f 0301 	mov.w	r3, #1
 800f6a2:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f6a8:	781b      	ldrb	r3, [r3, #0]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d014      	beq.n	800f6d8 <PWMSP003_GetTimerValue+0x44>
  {
    TimerRegs->TimerReg = (uint32_t)RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	69db      	ldr	r3, [r3, #28]
 800f6b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6b4:	b29a      	uxth	r2, r3
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	809a      	strh	r2, [r3, #4]
        CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos);

    TimerRegs->CompReg = HandlePtr->CC4yRegsPtr->CRS;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	69db      	ldr	r3, [r3, #28]
 800f6be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f6c0:	b29a      	uxth	r2, r3
 800f6c2:	683b      	ldr	r3, [r7, #0]
 800f6c4:	801a      	strh	r2, [r3, #0]
    TimerRegs->PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	69db      	ldr	r3, [r3, #28]
 800f6ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6cc:	b29a      	uxth	r2, r3
 800f6ce:	683b      	ldr	r3, [r7, #0]
 800f6d0:	805a      	strh	r2, [r3, #2]

    Status = (uint32_t)DAVEApp_SUCCESS;
 800f6d2:	f04f 0300 	mov.w	r3, #0
 800f6d6:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 800f6d8:	68fb      	ldr	r3, [r7, #12]
}
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f107 0714 	add.w	r7, r7, #20
 800f6e0:	46bd      	mov	sp, r7
 800f6e2:	bc80      	pop	{r7}
 800f6e4:	4770      	bx	lr
 800f6e6:	bf00      	nop

0800f6e8 <PWMSP003_GetTimerStatus>:
/**
 * This function returns the timer status - Running or Idle
 */
status_t PWMSP003_GetTimerStatus(const PWMSP003_HandleType * HandlePtr,
                                 uint32_t* TimerStatus)
{
 800f6e8:	b480      	push	{r7}
 800f6ea:	b085      	sub	sp, #20
 800f6ec:	af00      	add	r7, sp, #0
 800f6ee:	6078      	str	r0, [r7, #4]
 800f6f0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f6f2:	f04f 0301 	mov.w	r3, #1
 800f6f6:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f6fc:	781b      	ldrb	r3, [r3, #0]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d009      	beq.n	800f716 <PWMSP003_GetTimerStatus+0x2e>
  {
    *TimerStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	69db      	ldr	r3, [r3, #28]
 800f706:	689b      	ldr	r3, [r3, #8]
 800f708:	f003 0201 	and.w	r2, r3, #1
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	601a      	str	r2, [r3, #0]
                              CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos);

    Status = (uint32_t)DAVEApp_SUCCESS;
 800f710:	f04f 0300 	mov.w	r3, #0
 800f714:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800f716:	68fb      	ldr	r3, [r7, #12]
}
 800f718:	4618      	mov	r0, r3
 800f71a:	f107 0714 	add.w	r7, r7, #20
 800f71e:	46bd      	mov	sp, r7
 800f720:	bc80      	pop	{r7}
 800f722:	4770      	bx	lr

0800f724 <PWMSP003_GetCompareMatchStatus>:
/**
 * This function reads the compare match status (ST bit) of the given slice.
 */
status_t PWMSP003_GetCompareMatchStatus(const PWMSP003_HandleType * HandlePtr,
                                        uint8_t * CompareMatchStatus)
{
 800f724:	b480      	push	{r7}
 800f726:	b085      	sub	sp, #20
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
 800f72c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f72e:	f04f 0301 	mov.w	r3, #1
 800f732:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f738:	781b      	ldrb	r3, [r3, #0]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d017      	beq.n	800f76e <PWMSP003_GetCompareMatchStatus+0x4a>
  {
    *CompareMatchStatus = (uint32_t) RD_REG(HandlePtr->CC4yKernRegsPtr->GCST,\
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	699b      	ldr	r3, [r3, #24]
 800f742:	699a      	ldr	r2, [r3, #24]
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f74a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800f74e:	fa01 f303 	lsl.w	r3, r1, r3
 800f752:	401a      	ands	r2, r3
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f75a:	f103 0310 	add.w	r3, r3, #16
 800f75e:	fa22 f303 	lsr.w	r3, r2, r3
 800f762:	b2da      	uxtb	r2, r3
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	701a      	strb	r2, [r3, #0]
                          (CCU4_GCST_CC40ST_Msk << (uint32_t)HandlePtr->Slice),\
                          (CCU4_GCST_CC40ST_Pos + (uint32_t)HandlePtr->Slice));

    Status = (uint32_t)DAVEApp_SUCCESS;
 800f768:	f04f 0300 	mov.w	r3, #0
 800f76c:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 800f76e:	68fb      	ldr	r3, [r7, #12]
}
 800f770:	4618      	mov	r0, r3
 800f772:	f107 0714 	add.w	r7, r7, #20
 800f776:	46bd      	mov	sp, r7
 800f778:	bc80      	pop	{r7}
 800f77a:	4770      	bx	lr

0800f77c <PWMSP003_UpdatePeriod>:
 * This function changes the PWM frequency.
 * Input parameter is the period register value.
 */
status_t PWMSP003_UpdatePeriod(const PWMSP003_HandleType * HandlePtr,
                                uint32_t Period, uint8_t Recall)
{
 800f77c:	b480      	push	{r7}
 800f77e:	b087      	sub	sp, #28
 800f780:	af00      	add	r7, sp, #0
 800f782:	60f8      	str	r0, [r7, #12]
 800f784:	60b9      	str	r1, [r7, #8]
 800f786:	4613      	mov	r3, r2
 800f788:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f78a:	f04f 0301 	mov.w	r3, #1
 800f78e:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;

  if ((HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED))
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f794:	781b      	ldrb	r3, [r3, #0]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d042      	beq.n	800f820 <PWMSP003_UpdatePeriod+0xa4>
  {
    if(Recall != TRUE)
 800f79a:	79fb      	ldrb	r3, [r7, #7]
 800f79c:	2b01      	cmp	r3, #1
 800f79e:	d02d      	beq.n	800f7fc <PWMSP003_UpdatePeriod+0x80>
    {
      if(Period == (uint32_t)0)
 800f7a0:	68bb      	ldr	r3, [r7, #8]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d103      	bne.n	800f7ae <PWMSP003_UpdatePeriod+0x32>
      {
        Status = (uint32_t)PWMSP003_INVALID_PARAM_ERROR;
 800f7a6:	f04f 0302 	mov.w	r3, #2
 800f7aa:	617b      	str	r3, [r7, #20]
 800f7ac:	e038      	b.n	800f820 <PWMSP003_UpdatePeriod+0xa4>
      }
      else
      {
        if(Period > (uint32_t)HandlePtr->kMaxPeriodVal)
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	429a      	cmp	r2, r3
 800f7b6:	d203      	bcs.n	800f7c0 <PWMSP003_UpdatePeriod+0x44>
        {
          Status = (uint32_t)PWMSP003_INVALID_PARAM_ERROR;
 800f7b8:	f04f 0302 	mov.w	r3, #2
 800f7bc:	617b      	str	r3, [r7, #20]
 800f7be:	e02f      	b.n	800f820 <PWMSP003_UpdatePeriod+0xa4>
        }
        else
        {

          HandlePtr->CC4yRegsPtr->PRS = (Period & 0xFFFFU);
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	69da      	ldr	r2, [r3, #28]
 800f7c4:	68bb      	ldr	r3, [r7, #8]
 800f7c6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800f7ca:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800f7ce:	6353      	str	r3, [r2, #52]	; 0x34

          /*Request shadow transfer for the slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos +\
                  ((uint32_t)PWMSP003_NO_OF_SLICES*(uint32_t)HandlePtr->Slice);
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
        {

          HandlePtr->CC4yRegsPtr->PRS = (Period & 0xFFFFU);

          /*Request shadow transfer for the slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos +\
 800f7d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f7da:	613b      	str	r3, [r7, #16]
                  ((uint32_t)PWMSP003_NO_OF_SLICES*(uint32_t)HandlePtr->Slice);

          HandlePtr->CC4yKernRegsPtr->GCSS |=    ((uint32_t)0x01 << Temp1);
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	699b      	ldr	r3, [r3, #24]
 800f7e0:	68fa      	ldr	r2, [r7, #12]
 800f7e2:	6992      	ldr	r2, [r2, #24]
 800f7e4:	6911      	ldr	r1, [r2, #16]
 800f7e6:	693a      	ldr	r2, [r7, #16]
 800f7e8:	f04f 0001 	mov.w	r0, #1
 800f7ec:	fa00 f202 	lsl.w	r2, r0, r2
 800f7f0:	430a      	orrs	r2, r1
 800f7f2:	611a      	str	r2, [r3, #16]

          Status = (uint32_t)DAVEApp_SUCCESS;
 800f7f4:	f04f 0300 	mov.w	r3, #0
 800f7f8:	617b      	str	r3, [r7, #20]
 800f7fa:	e011      	b.n	800f820 <PWMSP003_UpdatePeriod+0xa4>

    else
    {
      /* Cancel any pending shadow transfer for the slice */
      Temp1 = (uint32_t)CCU4_GCSC_S0SC_Pos +\
              ((uint32_t)PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
    }

    else
    {
      /* Cancel any pending shadow transfer for the slice */
      Temp1 = (uint32_t)CCU4_GCSC_S0SC_Pos +\
 800f802:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f806:	613b      	str	r3, [r7, #16]
              ((uint32_t)PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);

      HandlePtr->CC4yKernRegsPtr->GCSC |=  ((uint32_t)0x01 << Temp1);
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	699b      	ldr	r3, [r3, #24]
 800f80c:	68fa      	ldr	r2, [r7, #12]
 800f80e:	6992      	ldr	r2, [r2, #24]
 800f810:	6951      	ldr	r1, [r2, #20]
 800f812:	693a      	ldr	r2, [r7, #16]
 800f814:	f04f 0001 	mov.w	r0, #1
 800f818:	fa00 f202 	lsl.w	r2, r0, r2
 800f81c:	430a      	orrs	r2, r1
 800f81e:	615a      	str	r2, [r3, #20]
    }
  }
  return Status;
 800f820:	697b      	ldr	r3, [r7, #20]
}
 800f822:	4618      	mov	r0, r3
 800f824:	f107 071c 	add.w	r7, r7, #28
 800f828:	46bd      	mov	sp, r7
 800f82a:	bc80      	pop	{r7}
 800f82c:	4770      	bx	lr
 800f82e:	bf00      	nop

0800f830 <PWMSP003_UpdateCompare>:
/**
 * This function changes the compare register value.
 */
status_t PWMSP003_UpdateCompare(const PWMSP003_HandleType * HandlePtr,
                                uint32_t CompareVal, uint8_t Recall)
{
 800f830:	b480      	push	{r7}
 800f832:	b087      	sub	sp, #28
 800f834:	af00      	add	r7, sp, #0
 800f836:	60f8      	str	r0, [r7, #12]
 800f838:	60b9      	str	r1, [r7, #8]
 800f83a:	4613      	mov	r3, r2
 800f83c:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f83e:	f04f 0301 	mov.w	r3, #1
 800f842:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;

  if ((HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED))
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f848:	781b      	ldrb	r3, [r3, #0]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d032      	beq.n	800f8b4 <PWMSP003_UpdateCompare+0x84>
  {
    if(Recall != TRUE)
 800f84e:	79fb      	ldrb	r3, [r7, #7]
 800f850:	2b01      	cmp	r3, #1
 800f852:	d01d      	beq.n	800f890 <PWMSP003_UpdateCompare+0x60>
    {
      HandlePtr->CC4yRegsPtr->CRS = (CompareVal & 0xFFFFU);
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	69da      	ldr	r2, [r3, #28]
 800f858:	68bb      	ldr	r3, [r7, #8]
 800f85a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800f85e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800f862:	63d3      	str	r3, [r2, #60]	; 0x3c

      /*Request shadow transfer for the slice*/
      Temp1 = CCU4_GCSS_S0SE_Pos +\
                       (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
    if(Recall != TRUE)
    {
      HandlePtr->CC4yRegsPtr->CRS = (CompareVal & 0xFFFFU);

      /*Request shadow transfer for the slice*/
      Temp1 = CCU4_GCSS_S0SE_Pos +\
 800f86a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f86e:	613b      	str	r3, [r7, #16]
                       (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);

      HandlePtr->CC4yKernRegsPtr->GCSS |=    ((uint32_t)0x01 << Temp1);
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	699b      	ldr	r3, [r3, #24]
 800f874:	68fa      	ldr	r2, [r7, #12]
 800f876:	6992      	ldr	r2, [r2, #24]
 800f878:	6911      	ldr	r1, [r2, #16]
 800f87a:	693a      	ldr	r2, [r7, #16]
 800f87c:	f04f 0001 	mov.w	r0, #1
 800f880:	fa00 f202 	lsl.w	r2, r0, r2
 800f884:	430a      	orrs	r2, r1
 800f886:	611a      	str	r2, [r3, #16]

      Status = (uint32_t)DAVEApp_SUCCESS;
 800f888:	f04f 0300 	mov.w	r3, #0
 800f88c:	617b      	str	r3, [r7, #20]
 800f88e:	e011      	b.n	800f8b4 <PWMSP003_UpdateCompare+0x84>

    else
    {
      /* Cancel any pending shadow transfer of the slice */
      Temp1 = CCU4_GCSC_S0SC_Pos +\
                      (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
    }

    else
    {
      /* Cancel any pending shadow transfer of the slice */
      Temp1 = CCU4_GCSC_S0SC_Pos +\
 800f896:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f89a:	613b      	str	r3, [r7, #16]
                      (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);

      HandlePtr->CC4yKernRegsPtr->GCSC |=  ((uint32_t)0x01 << Temp1);
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	699b      	ldr	r3, [r3, #24]
 800f8a0:	68fa      	ldr	r2, [r7, #12]
 800f8a2:	6992      	ldr	r2, [r2, #24]
 800f8a4:	6951      	ldr	r1, [r2, #20]
 800f8a6:	693a      	ldr	r2, [r7, #16]
 800f8a8:	f04f 0001 	mov.w	r0, #1
 800f8ac:	fa00 f202 	lsl.w	r2, r0, r2
 800f8b0:	430a      	orrs	r2, r1
 800f8b2:	615a      	str	r2, [r3, #20]
    }
  }

  return Status;
 800f8b4:	697b      	ldr	r3, [r7, #20]
}
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	f107 071c 	add.w	r7, r7, #28
 800f8bc:	46bd      	mov	sp, r7
 800f8be:	bc80      	pop	{r7}
 800f8c0:	4770      	bx	lr
 800f8c2:	bf00      	nop

0800f8c4 <PWMSP003_SetDutyCycle>:
/**
 * This function is used to change the duty cycle of the PWM waveform
 */
status_t PWMSP003_SetDutyCycle(const PWMSP003_HandleType* HandlePtr,
                               float Duty)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b084      	sub	sp, #16
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
 800f8cc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f8ce:	f04f 0301 	mov.w	r3, #1
 800f8d2:	60fb      	str	r3, [r7, #12]

  if ( HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f8d8:	781b      	ldrb	r3, [r3, #0]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d01b      	beq.n	800f916 <PWMSP003_SetDutyCycle+0x52>
  {
    if((Duty > (float)100) || (Duty < (float)0))
 800f8de:	ed97 7a00 	vldr	s14, [r7]
 800f8e2:	eddf 7a10 	vldr	s15, [pc, #64]	; 800f924 <PWMSP003_SetDutyCycle+0x60>
 800f8e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f8ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8ee:	dc06      	bgt.n	800f8fe <PWMSP003_SetDutyCycle+0x3a>
 800f8f0:	edd7 7a00 	vldr	s15, [r7]
 800f8f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f8f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8fc:	d503      	bpl.n	800f906 <PWMSP003_SetDutyCycle+0x42>
    {
      Status = (uint32_t)PWMSP003_INVALID_PARAM_ERROR;
 800f8fe:	f04f 0302 	mov.w	r3, #2
 800f902:	60fb      	str	r3, [r7, #12]
 800f904:	e007      	b.n	800f916 <PWMSP003_SetDutyCycle+0x52>
    }
    else
    {
      /* Call the function as per configured mode */
      HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f90a:	6878      	ldr	r0, [r7, #4]
 800f90c:	6839      	ldr	r1, [r7, #0]
 800f90e:	4798      	blx	r3
      Status = (uint32_t)DAVEApp_SUCCESS;
 800f910:	f04f 0300 	mov.w	r3, #0
 800f914:	60fb      	str	r3, [r7, #12]
    }
  }

  return (Status);
 800f916:	68fb      	ldr	r3, [r7, #12]
}
 800f918:	4618      	mov	r0, r3
 800f91a:	f107 0710 	add.w	r7, r7, #16
 800f91e:	46bd      	mov	sp, r7
 800f920:	bd80      	pop	{r7, pc}
 800f922:	bf00      	nop
 800f924:	42c80000 	.word	0x42c80000

0800f928 <PWMSP003_UpdateFloatingPrescaler>:
/**
 * This function changes the floating prescaler register value
 */
status_t PWMSP003_UpdateFloatingPrescaler(const PWMSP003_HandleType * HandlePtr,
                                          uint16_t FloatingPS, uint8_t Recall)
{
 800f928:	b480      	push	{r7}
 800f92a:	b085      	sub	sp, #20
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	6078      	str	r0, [r7, #4]
 800f930:	4613      	mov	r3, r2
 800f932:	460a      	mov	r2, r1
 800f934:	807a      	strh	r2, [r7, #2]
 800f936:	707b      	strb	r3, [r7, #1]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f938:	f04f 0301 	mov.w	r3, #1
 800f93c:	60fb      	str	r3, [r7, #12]
  uint32_t Temp1;

  if ((HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED))
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f942:	781b      	ldrb	r3, [r3, #0]
 800f944:	2b00      	cmp	r3, #0
 800f946:	d03b      	beq.n	800f9c0 <PWMSP003_UpdateFloatingPrescaler+0x98>
  {
    if(Recall != TRUE)
 800f948:	787b      	ldrb	r3, [r7, #1]
 800f94a:	2b01      	cmp	r3, #1
 800f94c:	d024      	beq.n	800f998 <PWMSP003_UpdateFloatingPrescaler+0x70>
    {
      if(FloatingPS > (uint16_t)0xFU)
 800f94e:	887b      	ldrh	r3, [r7, #2]
 800f950:	2b0f      	cmp	r3, #15
 800f952:	d903      	bls.n	800f95c <PWMSP003_UpdateFloatingPrescaler+0x34>
      {
        Status = (uint32_t)PWMSP003_INVALID_PARAM_ERROR;
 800f954:	f04f 0302 	mov.w	r3, #2
 800f958:	60fb      	str	r3, [r7, #12]
 800f95a:	e031      	b.n	800f9c0 <PWMSP003_UpdateFloatingPrescaler+0x98>
      }
      else
      {
        HandlePtr->CC4yRegsPtr->FPCS = (FloatingPS & 0xFU);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	69db      	ldr	r3, [r3, #28]
 800f960:	887a      	ldrh	r2, [r7, #2]
 800f962:	f002 020f 	and.w	r2, r2, #15
 800f966:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Request shadow transfer for the slice */
        Temp1 = (uint32_t)CCU4_GCSS_S0PSE_Pos +\
                    (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f96e:	ea4f 0383 	mov.w	r3, r3, lsl #2
      else
      {
        HandlePtr->CC4yRegsPtr->FPCS = (FloatingPS & 0xFU);

        /* Request shadow transfer for the slice */
        Temp1 = (uint32_t)CCU4_GCSS_S0PSE_Pos +\
 800f972:	f103 0302 	add.w	r3, r3, #2
 800f976:	60bb      	str	r3, [r7, #8]
                    (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);

        HandlePtr->CC4yKernRegsPtr->GCSS |=    ((uint32_t)0x01 << Temp1);
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	699b      	ldr	r3, [r3, #24]
 800f97c:	687a      	ldr	r2, [r7, #4]
 800f97e:	6992      	ldr	r2, [r2, #24]
 800f980:	6911      	ldr	r1, [r2, #16]
 800f982:	68ba      	ldr	r2, [r7, #8]
 800f984:	f04f 0001 	mov.w	r0, #1
 800f988:	fa00 f202 	lsl.w	r2, r0, r2
 800f98c:	430a      	orrs	r2, r1
 800f98e:	611a      	str	r2, [r3, #16]

        Status = (uint32_t)DAVEApp_SUCCESS;
 800f990:	f04f 0300 	mov.w	r3, #0
 800f994:	60fb      	str	r3, [r7, #12]
 800f996:	e013      	b.n	800f9c0 <PWMSP003_UpdateFloatingPrescaler+0x98>

    else
    {
      /* Cancel any pending shadow transfer for the slice */
      Temp1 = (uint32_t)CCU4_GCSC_S0PSC_Pos +\
                  (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f99e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    }

    else
    {
      /* Cancel any pending shadow transfer for the slice */
      Temp1 = (uint32_t)CCU4_GCSC_S0PSC_Pos +\
 800f9a2:	f103 0302 	add.w	r3, r3, #2
 800f9a6:	60bb      	str	r3, [r7, #8]
                  (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);

      HandlePtr->CC4yKernRegsPtr->GCSC |=  ((uint32_t)0x01 << Temp1);
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	699b      	ldr	r3, [r3, #24]
 800f9ac:	687a      	ldr	r2, [r7, #4]
 800f9ae:	6992      	ldr	r2, [r2, #24]
 800f9b0:	6951      	ldr	r1, [r2, #20]
 800f9b2:	68ba      	ldr	r2, [r7, #8]
 800f9b4:	f04f 0001 	mov.w	r0, #1
 800f9b8:	fa00 f202 	lsl.w	r2, r0, r2
 800f9bc:	430a      	orrs	r2, r1
 800f9be:	615a      	str	r2, [r3, #20]
    }
  }

  return Status;
 800f9c0:	68fb      	ldr	r3, [r7, #12]
}
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f107 0714 	add.w	r7, r7, #20
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bc80      	pop	{r7}
 800f9cc:	4770      	bx	lr
 800f9ce:	bf00      	nop

0800f9d0 <PWMSP003_UpdateDither>:
/**
 * This function changes the dither register value.
 */
status_t PWMSP003_UpdateDither(const PWMSP003_HandleType * HandlePtr,
                               uint32_t DitherVal, uint8_t Recall)
{
 800f9d0:	b480      	push	{r7}
 800f9d2:	b087      	sub	sp, #28
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	60f8      	str	r0, [r7, #12]
 800f9d8:	60b9      	str	r1, [r7, #8]
 800f9da:	4613      	mov	r3, r2
 800f9dc:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800f9de:	f04f 0301 	mov.w	r3, #1
 800f9e2:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;

  if ((HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED))
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f9e8:	781b      	ldrb	r3, [r3, #0]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d034      	beq.n	800fa58 <PWMSP003_UpdateDither+0x88>
  {
    if(Recall != TRUE)
 800f9ee:	79fb      	ldrb	r3, [r7, #7]
 800f9f0:	2b01      	cmp	r3, #1
 800f9f2:	d01d      	beq.n	800fa30 <PWMSP003_UpdateDither+0x60>
    {
      HandlePtr->CC4yRegsPtr->DITS = (DitherVal & 0xFU);
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	69db      	ldr	r3, [r3, #28]
 800f9f8:	68ba      	ldr	r2, [r7, #8]
 800f9fa:	f002 020f 	and.w	r2, r2, #15
 800f9fe:	621a      	str	r2, [r3, #32]

      /*Request shadow transfer for the slice*/
      Temp1 = CCU4_GCSS_S0DSE_Pos +\
                  (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800fa06:	ea4f 0383 	mov.w	r3, r3, lsl #2
    if(Recall != TRUE)
    {
      HandlePtr->CC4yRegsPtr->DITS = (DitherVal & 0xFU);

      /*Request shadow transfer for the slice*/
      Temp1 = CCU4_GCSS_S0DSE_Pos +\
 800fa0a:	f103 0301 	add.w	r3, r3, #1
 800fa0e:	613b      	str	r3, [r7, #16]
                  (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);

      HandlePtr->CC4yKernRegsPtr->GCSS |=    ((uint32_t)0x01 << Temp1);
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	699b      	ldr	r3, [r3, #24]
 800fa14:	68fa      	ldr	r2, [r7, #12]
 800fa16:	6992      	ldr	r2, [r2, #24]
 800fa18:	6911      	ldr	r1, [r2, #16]
 800fa1a:	693a      	ldr	r2, [r7, #16]
 800fa1c:	f04f 0001 	mov.w	r0, #1
 800fa20:	fa00 f202 	lsl.w	r2, r0, r2
 800fa24:	430a      	orrs	r2, r1
 800fa26:	611a      	str	r2, [r3, #16]

      Status = (uint32_t)DAVEApp_SUCCESS;
 800fa28:	f04f 0300 	mov.w	r3, #0
 800fa2c:	617b      	str	r3, [r7, #20]
 800fa2e:	e013      	b.n	800fa58 <PWMSP003_UpdateDither+0x88>

    else
    {
      /* Cancel any pending shadow transfer for the slice */
      Temp1 = (uint32_t)CCU4_GCSC_S0DSC_Pos +\
              (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800fa36:	ea4f 0383 	mov.w	r3, r3, lsl #2
    }

    else
    {
      /* Cancel any pending shadow transfer for the slice */
      Temp1 = (uint32_t)CCU4_GCSC_S0DSC_Pos +\
 800fa3a:	f103 0301 	add.w	r3, r3, #1
 800fa3e:	613b      	str	r3, [r7, #16]
              (PWMSP003_NO_OF_SLICES * (uint32_t)HandlePtr->Slice);

      HandlePtr->CC4yKernRegsPtr->GCSC |=  ((uint32_t)0x01 << Temp1);
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	699b      	ldr	r3, [r3, #24]
 800fa44:	68fa      	ldr	r2, [r7, #12]
 800fa46:	6992      	ldr	r2, [r2, #24]
 800fa48:	6951      	ldr	r1, [r2, #20]
 800fa4a:	693a      	ldr	r2, [r7, #16]
 800fa4c:	f04f 0001 	mov.w	r0, #1
 800fa50:	fa00 f202 	lsl.w	r2, r0, r2
 800fa54:	430a      	orrs	r2, r1
 800fa56:	615a      	str	r2, [r3, #20]
    }
  }

  return Status;
 800fa58:	697b      	ldr	r3, [r7, #20]
}
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	f107 071c 	add.w	r7, r7, #28
 800fa60:	46bd      	mov	sp, r7
 800fa62:	bc80      	pop	{r7}
 800fa64:	4770      	bx	lr
 800fa66:	bf00      	nop

0800fa68 <PWMSP003_GetShadowTransferStatus>:
 * This function reads the shadow transfer status of the given slice
 */
status_t PWMSP003_GetShadowTransferStatus(const PWMSP003_HandleType * HandlePtr,
                                          PWMSP003_ShadowTransferType Function,
                                          uint8_t * State)
{
 800fa68:	b480      	push	{r7}
 800fa6a:	b087      	sub	sp, #28
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	60f8      	str	r0, [r7, #12]
 800fa70:	460b      	mov	r3, r1
 800fa72:	607a      	str	r2, [r7, #4]
 800fa74:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800fa76:	f04f 0301 	mov.w	r3, #1
 800fa7a:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d011      	beq.n	800faaa <PWMSP003_GetShadowTransferStatus+0x42>
  {
    *State = (uint8_t)RD_REG(HandlePtr->CC4yKernRegsPtr->GCST,\
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	699b      	ldr	r3, [r3, #24]
 800fa8a:	699a      	ldr	r2, [r3, #24]
 800fa8c:	7afb      	ldrb	r3, [r7, #11]
 800fa8e:	f04f 0101 	mov.w	r1, #1
 800fa92:	fa01 f303 	lsl.w	r3, r1, r3
 800fa96:	401a      	ands	r2, r3
 800fa98:	7afb      	ldrb	r3, [r7, #11]
 800fa9a:	fa22 f303 	lsr.w	r3, r2, r3
 800fa9e:	b2da      	uxtb	r2, r3
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	701a      	strb	r2, [r3, #0]
                           (uint32_t)(CCU4_GCST_S0SS_Msk << (uint32_t)Function),
                           (uint32_t)(CCU4_GCST_S0SS_Pos + (uint32_t)Function));

    Status = (uint32_t)DAVEApp_SUCCESS;
 800faa4:	f04f 0300 	mov.w	r3, #0
 800faa8:	617b      	str	r3, [r7, #20]
  }

  return Status;
 800faaa:	697b      	ldr	r3, [r7, #20]
}
 800faac:	4618      	mov	r0, r3
 800faae:	f107 071c 	add.w	r7, r7, #28
 800fab2:	46bd      	mov	sp, r7
 800fab4:	bc80      	pop	{r7}
 800fab6:	4770      	bx	lr

0800fab8 <PWMSP003_GetCountingDirection>:
/**
 * This function reads the counting direction of the given slice
 */
status_t PWMSP003_GetCountingDirection(const PWMSP003_HandleType * HandlePtr,
                                       PWMSP003_CountDirectionType * CountDir)
{
 800fab8:	b480      	push	{r7}
 800faba:	b085      	sub	sp, #20
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800fac2:	f04f 0301 	mov.w	r3, #1
 800fac6:	60fb      	str	r3, [r7, #12]

  if ((HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED))
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800facc:	781b      	ldrb	r3, [r3, #0]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d00c      	beq.n	800faec <PWMSP003_GetCountingDirection+0x34>
  {
    *CountDir =
             (PWMSP003_CountDirectionType)RD_REG(HandlePtr->CC4yRegsPtr->TCST,\
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	69db      	ldr	r3, [r3, #28]
 800fad6:	689b      	ldr	r3, [r3, #8]
 800fad8:	f003 0302 	and.w	r3, r3, #2
 800fadc:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800fae0:	b2da      	uxtb	r2, r3
{
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;

  if ((HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED))
  {
    *CountDir =
 800fae2:	683b      	ldr	r3, [r7, #0]
 800fae4:	701a      	strb	r2, [r3, #0]
             (PWMSP003_CountDirectionType)RD_REG(HandlePtr->CC4yRegsPtr->TCST,\
             CCU4_CC4_TCST_CDIR_Msk,
             CCU4_CC4_TCST_CDIR_Pos);

    Status = (uint32_t)DAVEApp_SUCCESS;
 800fae6:	f04f 0300 	mov.w	r3, #0
 800faea:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800faec:	68fb      	ldr	r3, [r7, #12]
}
 800faee:	4618      	mov	r0, r3
 800faf0:	f107 0714 	add.w	r7, r7, #20
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bc80      	pop	{r7}
 800faf8:	4770      	bx	lr
 800fafa:	bf00      	nop

0800fafc <PWMSP003_RemapInput>:
 * for the given event.
 */
status_t PWMSP003_RemapInput(const PWMSP003_HandleType * HandlePtr,
                             PWMSP003_InputSelectionType Input,
                             PWMSP003_ExtEventType ExtEvent)
{
 800fafc:	b490      	push	{r4, r7}
 800fafe:	b084      	sub	sp, #16
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
 800fb04:	4613      	mov	r3, r2
 800fb06:	460a      	mov	r2, r1
 800fb08:	70fa      	strb	r2, [r7, #3]
 800fb0a:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800fb0c:	f04f 0301 	mov.w	r3, #1
 800fb10:	60fb      	str	r3, [r7, #12]

  if ((HandlePtr->DynamicDataType->StateType != PWMSP003_RUNNING))
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb16:	781b      	ldrb	r3, [r3, #0]
 800fb18:	2b02      	cmp	r3, #2
 800fb1a:	d02d      	beq.n	800fb78 <PWMSP003_RemapInput+0x7c>
  {
    WR_REG(HandlePtr->CC4yRegsPtr->INS,\
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	69da      	ldr	r2, [r3, #28]
 800fb20:	78f9      	ldrb	r1, [r7, #3]
 800fb22:	78bb      	ldrb	r3, [r7, #2]
 800fb24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fb28:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800fb30:	fa01 f103 	lsl.w	r1, r1, r3
 800fb34:	78bb      	ldrb	r3, [r7, #2]
 800fb36:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fb3a:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800fb42:	f04f 000f 	mov.w	r0, #15
 800fb46:	fa00 f303 	lsl.w	r3, r0, r3
 800fb4a:	4019      	ands	r1, r3
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	69db      	ldr	r3, [r3, #28]
 800fb50:	6818      	ldr	r0, [r3, #0]
 800fb52:	78bb      	ldrb	r3, [r7, #2]
 800fb54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fb58:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800fb60:	f04f 040f 	mov.w	r4, #15
 800fb64:	fa04 f303 	lsl.w	r3, r4, r3
 800fb68:	ea6f 0303 	mvn.w	r3, r3
 800fb6c:	4003      	ands	r3, r0
 800fb6e:	430b      	orrs	r3, r1
 800fb70:	6013      	str	r3, [r2, #0]
          (uint32_t)(((uint32_t)ExtEvent - 1U) * PWMSP003_NO_OF_SLICES)),\
          ((uint32_t)CCU4_CC4_INS_EV0IS_Pos +\
          (uint32_t)(((uint32_t)ExtEvent - 1U) * PWMSP003_NO_OF_SLICES)),\
          (uint32_t)Input);

    Status = (uint32_t)DAVEApp_SUCCESS;
 800fb72:	f04f 0300 	mov.w	r3, #0
 800fb76:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800fb78:	68fb      	ldr	r3, [r7, #12]
}
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f107 0710 	add.w	r7, r7, #16
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bc90      	pop	{r4, r7}
 800fb84:	4770      	bx	lr
 800fb86:	bf00      	nop

0800fb88 <PWMSP003_RemapEvent>:
 * for the given external event.
 */
status_t PWMSP003_RemapEvent(const PWMSP003_HandleType * HandlePtr,
                             PWMSP003_ExtEventType ExtEvent,
                             PWMSP003_ExtEventFunctionType Function)
{
 800fb88:	b490      	push	{r4, r7}
 800fb8a:	b084      	sub	sp, #16
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
 800fb90:	4613      	mov	r3, r2
 800fb92:	460a      	mov	r2, r1
 800fb94:	70fa      	strb	r2, [r7, #3]
 800fb96:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800fb98:	f04f 0301 	mov.w	r3, #1
 800fb9c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_RUNNING)
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fba2:	781b      	ldrb	r3, [r3, #0]
 800fba4:	2b02      	cmp	r3, #2
 800fba6:	d063      	beq.n	800fc70 <PWMSP003_RemapEvent+0xe8>
  {
    /* Trap can be configured only for event 2 */
    if(((uint32_t)ExtEvent == PWMSP003_EVENT_2) &&
 800fba8:	78fb      	ldrb	r3, [r7, #3]
 800fbaa:	2b03      	cmp	r3, #3
 800fbac:	d10f      	bne.n	800fbce <PWMSP003_RemapEvent+0x46>
 800fbae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800fbb2:	2b11      	cmp	r3, #17
 800fbb4:	d10b      	bne.n	800fbce <PWMSP003_RemapEvent+0x46>
                                 ((uint32_t)Function == PWMSP003_EXTERNAL_TRAP))
    {
      WR_REG(HandlePtr->CC4yRegsPtr->CMC, (uint32_t)CCU4_CC4_CMC_TS_Msk,\
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	69db      	ldr	r3, [r3, #28]
 800fbba:	687a      	ldr	r2, [r7, #4]
 800fbbc:	69d2      	ldr	r2, [r2, #28]
 800fbbe:	6852      	ldr	r2, [r2, #4]
 800fbc0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800fbc4:	605a      	str	r2, [r3, #4]
                              (uint32_t)CCU4_CC4_CMC_TS_Pos, PWMSP003_EVENT_2);

      Status = (uint32_t)DAVEApp_SUCCESS;
 800fbc6:	f04f 0300 	mov.w	r3, #0
 800fbca:	60fb      	str	r3, [r7, #12]
 800fbcc:	e050      	b.n	800fc70 <PWMSP003_RemapEvent+0xe8>
    }
    else if(((uint32_t)ExtEvent!=PWMSP003_EVENT_2) &&
 800fbce:	78fb      	ldrb	r3, [r7, #3]
 800fbd0:	2b03      	cmp	r3, #3
 800fbd2:	d007      	beq.n	800fbe4 <PWMSP003_RemapEvent+0x5c>
 800fbd4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800fbd8:	2b11      	cmp	r3, #17
 800fbda:	d103      	bne.n	800fbe4 <PWMSP003_RemapEvent+0x5c>
                                   ((uint32_t)Function==PWMSP003_EXTERNAL_TRAP))
    {
      Status = PWMSP003_INVALID_PARAM_ERROR;
 800fbdc:	f04f 0302 	mov.w	r3, #2
 800fbe0:	60fb      	str	r3, [r7, #12]
 800fbe2:	e045      	b.n	800fc70 <PWMSP003_RemapEvent+0xe8>
    }
    /* Override can be configured only for event 1 and event 2 */
    else if(((ExtEvent == PWMSP003_EVENT_1)
 800fbe4:	78fb      	ldrb	r3, [r7, #3]
 800fbe6:	2b02      	cmp	r3, #2
 800fbe8:	d002      	beq.n	800fbf0 <PWMSP003_RemapEvent+0x68>
            || ((uint32_t)ExtEvent == PWMSP003_EVENT_2))
 800fbea:	78fb      	ldrb	r3, [r7, #3]
 800fbec:	2b03      	cmp	r3, #3
 800fbee:	d115      	bne.n	800fc1c <PWMSP003_RemapEvent+0x94>
            && ((uint32_t)Function == PWMSP003_EXTERNAL_OVERRIDE))
 800fbf0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800fbf4:	2b10      	cmp	r3, #16
 800fbf6:	d111      	bne.n	800fc1c <PWMSP003_RemapEvent+0x94>
    {
      WR_REG(HandlePtr->CC4yRegsPtr->CMC, (uint32_t)CCU4_CC4_CMC_OFS_Msk,\
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	69db      	ldr	r3, [r3, #28]
 800fbfc:	78fa      	ldrb	r2, [r7, #3]
 800fbfe:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800fc02:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 800fc06:	687a      	ldr	r2, [r7, #4]
 800fc08:	69d2      	ldr	r2, [r2, #28]
 800fc0a:	6852      	ldr	r2, [r2, #4]
 800fc0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800fc10:	430a      	orrs	r2, r1
 800fc12:	605a      	str	r2, [r3, #4]
                            (uint32_t)CCU4_CC4_CMC_OFS_Pos, (uint32_t)ExtEvent);

      Status = (uint32_t)DAVEApp_SUCCESS;
 800fc14:	f04f 0300 	mov.w	r3, #0
 800fc18:	60fb      	str	r3, [r7, #12]
 800fc1a:	e029      	b.n	800fc70 <PWMSP003_RemapEvent+0xe8>
    }
    else if(((uint32_t)ExtEvent == PWMSP003_EVENT_0) &&\
 800fc1c:	78fb      	ldrb	r3, [r7, #3]
 800fc1e:	2b01      	cmp	r3, #1
 800fc20:	d107      	bne.n	800fc32 <PWMSP003_RemapEvent+0xaa>
 800fc22:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800fc26:	2b10      	cmp	r3, #16
 800fc28:	d103      	bne.n	800fc32 <PWMSP003_RemapEvent+0xaa>
               ((uint32_t)Function == PWMSP003_EXTERNAL_OVERRIDE))
    {
      Status = PWMSP003_INVALID_PARAM_ERROR;
 800fc2a:	f04f 0302 	mov.w	r3, #2
 800fc2e:	60fb      	str	r3, [r7, #12]
 800fc30:	e01e      	b.n	800fc70 <PWMSP003_RemapEvent+0xe8>
    }
    else
    {
      WR_REG(HandlePtr->CC4yRegsPtr->CMC,\
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	69db      	ldr	r3, [r3, #28]
 800fc36:	78f9      	ldrb	r1, [r7, #3]
 800fc38:	f997 2002 	ldrsb.w	r2, [r7, #2]
 800fc3c:	fa01 f102 	lsl.w	r1, r1, r2
 800fc40:	f997 2002 	ldrsb.w	r2, [r7, #2]
 800fc44:	f04f 0003 	mov.w	r0, #3
 800fc48:	fa00 f202 	lsl.w	r2, r0, r2
 800fc4c:	4011      	ands	r1, r2
 800fc4e:	687a      	ldr	r2, [r7, #4]
 800fc50:	69d2      	ldr	r2, [r2, #28]
 800fc52:	6850      	ldr	r0, [r2, #4]
 800fc54:	f997 2002 	ldrsb.w	r2, [r7, #2]
 800fc58:	f04f 0403 	mov.w	r4, #3
 800fc5c:	fa04 f202 	lsl.w	r2, r4, r2
 800fc60:	ea6f 0202 	mvn.w	r2, r2
 800fc64:	4002      	ands	r2, r0
 800fc66:	430a      	orrs	r2, r1
 800fc68:	605a      	str	r2, [r3, #4]
                ((uint32_t)CCU4_CC4_CMC_STRTS_Msk << (uint32_t)Function),\
                ((uint32_t)CCU4_CC4_CMC_STRTS_Pos  + (uint32_t)Function),\
                (uint32_t)ExtEvent);
      Status = (uint32_t)DAVEApp_SUCCESS;
 800fc6a:	f04f 0300 	mov.w	r3, #0
 800fc6e:	60fb      	str	r3, [r7, #12]
    }
  }

  return Status;
 800fc70:	68fb      	ldr	r3, [r7, #12]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	f107 0710 	add.w	r7, r7, #16
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	bc90      	pop	{r4, r7}
 800fc7c:	4770      	bx	lr
 800fc7e:	bf00      	nop

0800fc80 <PWMSP003_ClearTrapFlag>:

/**
 * This function resets the trap flag if trap condition is inactive
 */
status_t PWMSP003_ClearTrapFlag(const PWMSP003_HandleType * HandlePtr)
{
 800fc80:	b480      	push	{r7}
 800fc82:	b085      	sub	sp, #20
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800fc88:	f04f 0301 	mov.w	r3, #1
 800fc8c:	60fb      	str	r3, [r7, #12]

  if ((HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED))
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc92:	781b      	ldrb	r3, [r3, #0]
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d01a      	beq.n	800fcce <PWMSP003_ClearTrapFlag+0x4e>
  {
    if (HandlePtr->kTrapExitControl == (uint8_t)SET)
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	7d1b      	ldrb	r3, [r3, #20]
 800fc9c:	2b01      	cmp	r3, #1
 800fc9e:	d109      	bne.n	800fcb4 <PWMSP003_ClearTrapFlag+0x34>
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP003_EXTERNALEVENT_2_INTERRUPT);
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	69db      	ldr	r3, [r3, #28]
 800fca4:	687a      	ldr	r2, [r7, #4]
 800fca6:	69d2      	ldr	r2, [r2, #28]
 800fca8:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 800fcac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fcb0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
    SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP003_EXTERNALTRAP_INTERRUPT);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	69db      	ldr	r3, [r3, #28]
 800fcb8:	687a      	ldr	r2, [r7, #4]
 800fcba:	69d2      	ldr	r2, [r2, #28]
 800fcbc:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 800fcc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fcc4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    Status = (uint32_t)DAVEApp_SUCCESS;
 800fcc8:	f04f 0300 	mov.w	r3, #0
 800fccc:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 800fcce:	68fb      	ldr	r3, [r7, #12]
}
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	f107 0714 	add.w	r7, r7, #20
 800fcd6:	46bd      	mov	sp, r7
 800fcd8:	bc80      	pop	{r7}
 800fcda:	4770      	bx	lr

0800fcdc <PWMSP003_GetInterruptStatus>:
 *  This function reads the requested event status for the given slice
 */
status_t PWMSP003_GetInterruptStatus(const PWMSP003_HandleType * HandlePtr,
                                     PWMSP003_InterruptType Event,
                                     uint8_t * InterruptStatus)
{
 800fcdc:	b480      	push	{r7}
 800fcde:	b087      	sub	sp, #28
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	460b      	mov	r3, r1
 800fce6:	607a      	str	r2, [r7, #4]
 800fce8:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800fcea:	f04f 0301 	mov.w	r3, #1
 800fcee:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcf4:	781b      	ldrb	r3, [r3, #0]
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d012      	beq.n	800fd20 <PWMSP003_GetInterruptStatus+0x44>
  {
    *InterruptStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->INTS,\
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	69db      	ldr	r3, [r3, #28]
 800fcfe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800fd02:	7afb      	ldrb	r3, [r7, #11]
 800fd04:	f04f 0101 	mov.w	r1, #1
 800fd08:	fa01 f303 	lsl.w	r3, r1, r3
 800fd0c:	401a      	ands	r2, r3
 800fd0e:	7afb      	ldrb	r3, [r7, #11]
 800fd10:	fa22 f303 	lsr.w	r3, r2, r3
 800fd14:	b2da      	uxtb	r2, r3
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	701a      	strb	r2, [r3, #0]
                          (CCU4_CC4_INTS_PMUS_Msk << (uint32_t)Event),\
                          (CCU4_CC4_INTS_PMUS_Pos + (uint32_t)Event));

    Status = (uint32_t)DAVEApp_SUCCESS;
 800fd1a:	f04f 0300 	mov.w	r3, #0
 800fd1e:	617b      	str	r3, [r7, #20]
  }

  return Status;
 800fd20:	697b      	ldr	r3, [r7, #20]
}
 800fd22:	4618      	mov	r0, r3
 800fd24:	f107 071c 	add.w	r7, r7, #28
 800fd28:	46bd      	mov	sp, r7
 800fd2a:	bc80      	pop	{r7}
 800fd2c:	4770      	bx	lr
 800fd2e:	bf00      	nop

0800fd30 <PWMSP003_TriggerInterrupt>:
/**
 * This function triggers the requested event for the given slice
 */
status_t PWMSP003_TriggerInterrupt(const PWMSP003_HandleType * HandlePtr,
                                   PWMSP003_InterruptType Event)
{
 800fd30:	b490      	push	{r4, r7}
 800fd32:	b084      	sub	sp, #16
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	6078      	str	r0, [r7, #4]
 800fd38:	460b      	mov	r3, r1
 800fd3a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800fd3c:	f04f 0301 	mov.w	r3, #1
 800fd40:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd46:	781b      	ldrb	r3, [r3, #0]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d018      	beq.n	800fd7e <PWMSP003_TriggerInterrupt+0x4e>
  {
    WR_REG(HandlePtr->CC4yRegsPtr->SWS,\
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	69db      	ldr	r3, [r3, #28]
 800fd50:	78fa      	ldrb	r2, [r7, #3]
 800fd52:	f04f 0101 	mov.w	r1, #1
 800fd56:	fa01 f102 	lsl.w	r1, r1, r2
 800fd5a:	687a      	ldr	r2, [r7, #4]
 800fd5c:	69d2      	ldr	r2, [r2, #28]
 800fd5e:	f8d2 00ac 	ldr.w	r0, [r2, #172]	; 0xac
 800fd62:	78fa      	ldrb	r2, [r7, #3]
 800fd64:	f04f 0401 	mov.w	r4, #1
 800fd68:	fa04 f202 	lsl.w	r2, r4, r2
 800fd6c:	ea6f 0202 	mvn.w	r2, r2
 800fd70:	4002      	ands	r2, r0
 800fd72:	430a      	orrs	r2, r1
 800fd74:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                       (CCU4_CC4_SWS_SPM_Msk << (uint32_t)Event),\
                       (CCU4_CC4_SWS_SPM_Pos + (uint32_t)Event),\
                       (uint32_t)0x1U);

    Status = (uint32_t)DAVEApp_SUCCESS;
 800fd78:	f04f 0300 	mov.w	r3, #0
 800fd7c:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800fd7e:	68fb      	ldr	r3, [r7, #12]
}
 800fd80:	4618      	mov	r0, r3
 800fd82:	f107 0710 	add.w	r7, r7, #16
 800fd86:	46bd      	mov	sp, r7
 800fd88:	bc90      	pop	{r4, r7}
 800fd8a:	4770      	bx	lr

0800fd8c <PWMSP003_AcknowledgeInterrupt>:
/**
 * This function clear the requested event flag for the given slice
 */
status_t PWMSP003_AcknowledgeInterrupt(const PWMSP003_HandleType * HandlePtr,
                                       PWMSP003_InterruptType Event)
{
 800fd8c:	b490      	push	{r4, r7}
 800fd8e:	b084      	sub	sp, #16
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
 800fd94:	460b      	mov	r3, r1
 800fd96:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)PWMSP003_OPER_NOT_ALLOWED_ERROR;
 800fd98:	f04f 0301 	mov.w	r3, #1
 800fd9c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType != PWMSP003_UNINITIALIZED)
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d018      	beq.n	800fdda <PWMSP003_AcknowledgeInterrupt+0x4e>
  {
    WR_REG(HandlePtr->CC4yRegsPtr->SWR,\
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	69db      	ldr	r3, [r3, #28]
 800fdac:	78fa      	ldrb	r2, [r7, #3]
 800fdae:	f04f 0101 	mov.w	r1, #1
 800fdb2:	fa01 f102 	lsl.w	r1, r1, r2
 800fdb6:	687a      	ldr	r2, [r7, #4]
 800fdb8:	69d2      	ldr	r2, [r2, #28]
 800fdba:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 800fdbe:	78fa      	ldrb	r2, [r7, #3]
 800fdc0:	f04f 0401 	mov.w	r4, #1
 800fdc4:	fa04 f202 	lsl.w	r2, r4, r2
 800fdc8:	ea6f 0202 	mvn.w	r2, r2
 800fdcc:	4002      	ands	r2, r0
 800fdce:	430a      	orrs	r2, r1
 800fdd0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                       (CCU4_CC4_SWR_RPM_Msk << (uint32_t)Event),\
                       (CCU4_CC4_SWR_RPM_Pos + (uint32_t)Event),\
                       (uint32_t)0x1U);

    Status = (uint32_t)DAVEApp_SUCCESS;
 800fdd4:	f04f 0300 	mov.w	r3, #0
 800fdd8:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 800fdda:	68fb      	ldr	r3, [r7, #12]
}
 800fddc:	4618      	mov	r0, r3
 800fdde:	f107 0710 	add.w	r7, r7, #16
 800fde2:	46bd      	mov	sp, r7
 800fde4:	bc90      	pop	{r4, r7}
 800fde6:	4770      	bx	lr

0800fde8 <PWMSP001_Init>:
 **                 Function definitions                                       **
 *******************************************************************************/
   
/* This function initializes the app */
void PWMSP001_Init(void)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b082      	sub	sp, #8
 800fdec:	af00      	add	r7, sp, #0
  status_t Error = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 800fdee:	f04f 0301 	mov.w	r3, #1
 800fdf2:	607b      	str	r3, [r7, #4]
  CCU4GLOBAL_Init();
 800fdf4:	f006 f99e 	bl	8016134 <CCU4GLOBAL_Init>
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle0);
 800fdf8:	f640 7060 	movw	r0, #3936	; 0xf60
 800fdfc:	f6c0 0002 	movt	r0, #2050	; 0x802
 800fe00:	f000 f9a0 	bl	8010144 <PWMSP001_lInit>
 800fe04:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d10d      	bne.n	800fe28 <PWMSP001_Init+0x40>
  {   
    if (PWMSP001_Handle0.StartControl == (uint8_t)SET)
 800fe0c:	f640 7360 	movw	r3, #3936	; 0xf60
 800fe10:	f6c0 0302 	movt	r3, #2050	; 0x802
 800fe14:	785b      	ldrb	r3, [r3, #1]
 800fe16:	2b01      	cmp	r3, #1
 800fe18:	d106      	bne.n	800fe28 <PWMSP001_Init+0x40>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle0);
 800fe1a:	f640 7060 	movw	r0, #3936	; 0xf60
 800fe1e:	f6c0 0002 	movt	r0, #2050	; 0x802
 800fe22:	f000 fbcd 	bl	80105c0 <PWMSP001_Start>
 800fe26:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.0 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 800fe28:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800fe2c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800fe30:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800fe34:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800fe38:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800fe3a:	f022 0207 	bic.w	r2, r2, #7
 800fe3e:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD0_Pos) & \
 800fe40:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800fe44:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800fe48:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800fe4c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800fe50:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800fe52:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD0_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC0_PO_Msk));
 800fe54:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800fe58:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800fe5c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800fe60:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800fe64:	6912      	ldr	r2, [r2, #16]
 800fe66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fe6a:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)1 << (uint32_t)PORT_IOCR_PC0_PO_Pos) & \
 800fe6c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800fe70:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800fe74:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800fe78:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800fe7c:	6912      	ldr	r2, [r2, #16]
 800fe7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fe82:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC0_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle1);
 800fe84:	f640 70a8 	movw	r0, #4008	; 0xfa8
 800fe88:	f6c0 0002 	movt	r0, #2050	; 0x802
 800fe8c:	f000 f95a 	bl	8010144 <PWMSP001_lInit>
 800fe90:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d10d      	bne.n	800feb4 <PWMSP001_Init+0xcc>
  {   
    if (PWMSP001_Handle1.StartControl == (uint8_t)SET)
 800fe98:	f640 73a8 	movw	r3, #4008	; 0xfa8
 800fe9c:	f6c0 0302 	movt	r3, #2050	; 0x802
 800fea0:	785b      	ldrb	r3, [r3, #1]
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	d106      	bne.n	800feb4 <PWMSP001_Init+0xcc>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle1);
 800fea6:	f640 70a8 	movw	r0, #4008	; 0xfa8
 800feaa:	f6c0 0002 	movt	r0, #2050	; 0x802
 800feae:	f000 fb87 	bl	80105c0 <PWMSP001_Start>
 800feb2:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.1 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 800feb4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800feb8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800febc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800fec0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800fec4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800fec6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800feca:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD1_Pos) & \
 800fecc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800fed0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800fed4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800fed8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800fedc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800fede:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD1_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC1_PO_Msk));
 800fee0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800fee4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800fee8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800feec:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800fef0:	6912      	ldr	r2, [r2, #16]
 800fef2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800fef6:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)1 << (uint32_t)PORT_IOCR_PC1_PO_Pos) & \
 800fef8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800fefc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800ff00:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800ff04:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800ff08:	6912      	ldr	r2, [r2, #16]
 800ff0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ff0e:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC1_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle2);
 800ff10:	f640 70f0 	movw	r0, #4080	; 0xff0
 800ff14:	f6c0 0002 	movt	r0, #2050	; 0x802
 800ff18:	f000 f914 	bl	8010144 <PWMSP001_lInit>
 800ff1c:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d10d      	bne.n	800ff40 <PWMSP001_Init+0x158>
  {   
    if (PWMSP001_Handle2.StartControl == (uint8_t)SET)
 800ff24:	f640 73f0 	movw	r3, #4080	; 0xff0
 800ff28:	f6c0 0302 	movt	r3, #2050	; 0x802
 800ff2c:	785b      	ldrb	r3, [r3, #1]
 800ff2e:	2b01      	cmp	r3, #1
 800ff30:	d106      	bne.n	800ff40 <PWMSP001_Init+0x158>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle2);
 800ff32:	f640 70f0 	movw	r0, #4080	; 0xff0
 800ff36:	f6c0 0002 	movt	r0, #2050	; 0x802
 800ff3a:	f000 fb41 	bl	80105c0 <PWMSP001_Start>
 800ff3e:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.2 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD2_Msk));
 800ff40:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800ff44:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800ff48:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800ff4c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800ff50:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ff52:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ff56:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD2_Pos) & \
 800ff58:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800ff5c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800ff60:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800ff64:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800ff68:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ff6a:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD2_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC2_PO_Msk));
 800ff6c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800ff70:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800ff74:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800ff78:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800ff7c:	6912      	ldr	r2, [r2, #16]
 800ff7e:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800ff82:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)1 << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 800ff84:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800ff88:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800ff8c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800ff90:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800ff94:	6912      	ldr	r2, [r2, #16]
 800ff96:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800ff9a:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC2_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle3);
 800ff9c:	f241 0038 	movw	r0, #4152	; 0x1038
 800ffa0:	f6c0 0002 	movt	r0, #2050	; 0x802
 800ffa4:	f000 f8ce 	bl	8010144 <PWMSP001_lInit>
 800ffa8:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d10d      	bne.n	800ffcc <PWMSP001_Init+0x1e4>
  {   
    if (PWMSP001_Handle3.StartControl == (uint8_t)SET)
 800ffb0:	f241 0338 	movw	r3, #4152	; 0x1038
 800ffb4:	f6c0 0302 	movt	r3, #2050	; 0x802
 800ffb8:	785b      	ldrb	r3, [r3, #1]
 800ffba:	2b01      	cmp	r3, #1
 800ffbc:	d106      	bne.n	800ffcc <PWMSP001_Init+0x1e4>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle3);
 800ffbe:	f241 0038 	movw	r0, #4152	; 0x1038
 800ffc2:	f6c0 0002 	movt	r0, #2050	; 0x802
 800ffc6:	f000 fafb 	bl	80105c0 <PWMSP001_Start>
 800ffca:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.3 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD3_Msk));
 800ffcc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800ffd0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800ffd4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800ffd8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800ffdc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ffde:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ffe2:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD3_Pos) & \
 800ffe4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800ffe8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800ffec:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800fff0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800fff4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800fff6:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD3_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC3_PO_Msk));
 800fff8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800fffc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8010000:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8010004:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8010008:	6912      	ldr	r2, [r2, #16]
 801000a:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 801000e:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC3_PO_Pos) & \
 8010010:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8010014:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8010018:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801001c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8010020:	6912      	ldr	r2, [r2, #16]
 8010022:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC3_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle4);
 8010024:	f241 0080 	movw	r0, #4224	; 0x1080
 8010028:	f6c0 0002 	movt	r0, #2050	; 0x802
 801002c:	f000 f88a 	bl	8010144 <PWMSP001_lInit>
 8010030:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d10d      	bne.n	8010054 <PWMSP001_Init+0x26c>
  {   
    if (PWMSP001_Handle4.StartControl == (uint8_t)SET)
 8010038:	f241 0380 	movw	r3, #4224	; 0x1080
 801003c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8010040:	785b      	ldrb	r3, [r3, #1]
 8010042:	2b01      	cmp	r3, #1
 8010044:	d106      	bne.n	8010054 <PWMSP001_Init+0x26c>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle4);
 8010046:	f241 0080 	movw	r0, #4224	; 0x1080
 801004a:	f6c0 0002 	movt	r0, #2050	; 0x802
 801004e:	f000 fab7 	bl	80105c0 <PWMSP001_Start>
 8010052:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle5);
 8010054:	f241 00c8 	movw	r0, #4296	; 0x10c8
 8010058:	f6c0 0002 	movt	r0, #2050	; 0x802
 801005c:	f000 f872 	bl	8010144 <PWMSP001_lInit>
 8010060:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d10d      	bne.n	8010084 <PWMSP001_Init+0x29c>
  {   
    if (PWMSP001_Handle5.StartControl == (uint8_t)SET)
 8010068:	f241 03c8 	movw	r3, #4296	; 0x10c8
 801006c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8010070:	785b      	ldrb	r3, [r3, #1]
 8010072:	2b01      	cmp	r3, #1
 8010074:	d106      	bne.n	8010084 <PWMSP001_Init+0x29c>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle5);
 8010076:	f241 00c8 	movw	r0, #4296	; 0x10c8
 801007a:	f6c0 0002 	movt	r0, #2050	; 0x802
 801007e:	f000 fa9f 	bl	80105c0 <PWMSP001_Start>
 8010082:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle6);
 8010084:	f241 1010 	movw	r0, #4368	; 0x1110
 8010088:	f6c0 0002 	movt	r0, #2050	; 0x802
 801008c:	f000 f85a 	bl	8010144 <PWMSP001_lInit>
 8010090:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d10d      	bne.n	80100b4 <PWMSP001_Init+0x2cc>
  {   
    if (PWMSP001_Handle6.StartControl == (uint8_t)SET)
 8010098:	f241 1310 	movw	r3, #4368	; 0x1110
 801009c:	f6c0 0302 	movt	r3, #2050	; 0x802
 80100a0:	785b      	ldrb	r3, [r3, #1]
 80100a2:	2b01      	cmp	r3, #1
 80100a4:	d106      	bne.n	80100b4 <PWMSP001_Init+0x2cc>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle6);
 80100a6:	f241 1010 	movw	r0, #4368	; 0x1110
 80100aa:	f6c0 0002 	movt	r0, #2050	; 0x802
 80100ae:	f000 fa87 	bl	80105c0 <PWMSP001_Start>
 80100b2:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle7);
 80100b4:	f241 1058 	movw	r0, #4440	; 0x1158
 80100b8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80100bc:	f000 f842 	bl	8010144 <PWMSP001_lInit>
 80100c0:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d10d      	bne.n	80100e4 <PWMSP001_Init+0x2fc>
  {   
    if (PWMSP001_Handle7.StartControl == (uint8_t)SET)
 80100c8:	f241 1358 	movw	r3, #4440	; 0x1158
 80100cc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80100d0:	785b      	ldrb	r3, [r3, #1]
 80100d2:	2b01      	cmp	r3, #1
 80100d4:	d106      	bne.n	80100e4 <PWMSP001_Init+0x2fc>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle7);
 80100d6:	f241 1058 	movw	r0, #4440	; 0x1158
 80100da:	f6c0 0002 	movt	r0, #2050	; 0x802
 80100de:	f000 fa6f 	bl	80105c0 <PWMSP001_Start>
 80100e2:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 3.5 based on User configuration */
      PORT3->PDR0  &= (uint32_t)(~(PORT3_PDR0_PD5_Msk));
 80100e4:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80100e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80100ec:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 80100f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80100f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80100f6:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 80100fa:	641a      	str	r2, [r3, #64]	; 0x40
      PORT3->PDR0  |= (((uint32_t)0 << (uint32_t)PORT3_PDR0_PD5_Pos) & \
 80100fc:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8010100:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8010104:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8010108:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801010c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801010e:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT3_PDR0_PD5_Msk);
      PORT3->IOCR4  &= (uint32_t)(~(PORT_IOCR_PC1_PO_Msk));
 8010110:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8010114:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8010118:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 801011c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8010120:	6952      	ldr	r2, [r2, #20]
 8010122:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8010126:	615a      	str	r2, [r3, #20]
      PORT3->IOCR4  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC1_PO_Pos) & \
 8010128:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 801012c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8010130:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8010134:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8010138:	6952      	ldr	r2, [r2, #20]
 801013a:	615a      	str	r2, [r3, #20]
                                   (uint32_t)PORT_IOCR_PC1_PO_Msk);
}
 801013c:	f107 0708 	add.w	r7, r7, #8
 8010140:	46bd      	mov	sp, r7
 8010142:	bd80      	pop	{r7, pc}

08010144 <PWMSP001_lInit>:

/*<<<DD_PWMSP001_API_1>>>*/
/* This function initializes an instance of the app */
status_t PWMSP001_lInit(const PWMSP001_HandleType* HandlePtr)
{
 8010144:	b590      	push	{r4, r7, lr}
 8010146:	b085      	sub	sp, #20
 8010148:	af00      	add	r7, sp, #0
 801014a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801014c:	f04f 0301 	mov.w	r3, #1
 8010150:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010156:	781b      	ldrb	r3, [r3, #0]
 8010158:	2b00      	cmp	r3, #0
 801015a:	f040 8169 	bne.w	8010430 <PWMSP001_lInit+0x2ec>
    {
      break;
    }
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	699b      	ldr	r3, [r3, #24]
 8010162:	f04f 0207 	mov.w	r2, #7
 8010166:	611a      	str	r2, [r3, #16]

    /*<<<DD_PWMSP001_API_1_3>>>*/
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	7bdb      	ldrb	r3, [r3, #15]
 801016c:	2b01      	cmp	r3, #1
 801016e:	d127      	bne.n	80101c0 <PWMSP001_lInit+0x7c>
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	699a      	ldr	r2, [r3, #24]
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	699b      	ldr	r3, [r3, #24]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 801017e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8010182:	6013      	str	r3, [r2, #0]
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	699b      	ldr	r3, [r3, #24]
 8010188:	687a      	ldr	r2, [r7, #4]
 801018a:	6992      	ldr	r2, [r2, #24]
 801018c:	6852      	ldr	r2, [r2, #4]
 801018e:	f022 020c 	bic.w	r2, r2, #12
 8010192:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	699b      	ldr	r3, [r3, #24]
 8010198:	687a      	ldr	r2, [r7, #4]
 801019a:	6992      	ldr	r2, [r2, #24]
 801019c:	6811      	ldr	r1, [r2, #0]
 801019e:	687a      	ldr	r2, [r7, #4]
 80101a0:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80101a4:	ea4f 4282 	mov.w	r2, r2, lsl #18
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
 80101a8:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 80101ac:	430a      	orrs	r2, r1
 80101ae:	601a      	str	r2, [r3, #0]
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
		  & (uint32_t)CCU4_CC4_INS_LPF1M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	699b      	ldr	r3, [r3, #24]
 80101b4:	687a      	ldr	r2, [r7, #4]
 80101b6:	6992      	ldr	r2, [r2, #24]
 80101b8:	6852      	ldr	r2, [r2, #4]
 80101ba:	f042 0208 	orr.w	r2, r2, #8
 80101be:	605a      	str	r2, [r3, #4]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	7c5b      	ldrb	r3, [r3, #17]
 80101c4:	2b01      	cmp	r3, #1
 80101c6:	d12b      	bne.n	8010220 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	f893 3020 	ldrb.w	r3, [r3, #32]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 80101ce:	2b01      	cmp	r3, #1
 80101d0:	d026      	beq.n	8010220 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	699a      	ldr	r2, [r3, #24]
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	699b      	ldr	r3, [r3, #24]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 80101e0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80101e4:	6013      	str	r3, [r2, #0]
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	699b      	ldr	r3, [r3, #24]
 80101ea:	687a      	ldr	r2, [r7, #4]
 80101ec:	6992      	ldr	r2, [r2, #24]
 80101ee:	6852      	ldr	r2, [r2, #4]
 80101f0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80101f4:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	699b      	ldr	r3, [r3, #24]
 80101fa:	687a      	ldr	r2, [r7, #4]
 80101fc:	6992      	ldr	r2, [r2, #24]
 80101fe:	6811      	ldr	r1, [r2, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
 8010200:	687a      	ldr	r2, [r7, #4]
 8010202:	7812      	ldrb	r2, [r2, #0]
 8010204:	ea4f 6202 	mov.w	r2, r2, lsl #24
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
 8010208:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 801020c:	430a      	orrs	r2, r1
 801020e:	601a      	str	r2, [r3, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
		    (((uint32_t)0 << (uint32_t)CCU4_CC4_INS_LPF2M_Pos)& \
			  (uint32_t)CCU4_CC4_INS_LPF2M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= ((uint32_t)1 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	699b      	ldr	r3, [r3, #24]
 8010214:	687a      	ldr	r2, [r7, #4]
 8010216:	6992      	ldr	r2, [r2, #24]
 8010218:	6852      	ldr	r2, [r2, #4]
 801021a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801021e:	605a      	str	r2, [r3, #4]
    }/* End of  if (HandlePtr->kTrapEnable == (uint8_t)SET)*/
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	699a      	ldr	r2, [r3, #24]
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	699b      	ldr	r3, [r3, #24]
 8010228:	695b      	ldr	r3, [r3, #20]
 801022a:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 801022e:	f023 0309 	bic.w	r3, r3, #9
 8010232:	6153      	str	r3, [r2, #20]
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	699b      	ldr	r3, [r3, #24]
 8010238:	687a      	ldr	r2, [r7, #4]
 801023a:	6992      	ldr	r2, [r2, #24]
 801023c:	6951      	ldr	r1, [r2, #20]
 801023e:	687a      	ldr	r2, [r7, #4]
 8010240:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
 8010244:	f002 0001 	and.w	r0, r2, #1
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 8010248:	687a      	ldr	r2, [r7, #4]
 801024a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 801024e:	ea4f 2282 	mov.w	r2, r2, lsl #10
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 8010252:	f402 6280 	and.w	r2, r2, #1024	; 0x400
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 8010256:	4310      	orrs	r0, r2
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 8010258:	687a      	ldr	r2, [r7, #4]
 801025a:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 801025e:	ea4f 2202 	mov.w	r2, r2, lsl #8
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 8010262:	f402 7240 	and.w	r2, r2, #768	; 0x300
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 8010266:	4302      	orrs	r2, r0
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 8010268:	430a      	orrs	r2, r1
 801026a:	615a      	str	r2, [r3, #20]
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
    /*
     * If timer concatenation is enabled during single shot mode lower timer 
     * should be free running
     */
	if (HandlePtr->kTimerConcatenation != (uint8_t)SET)
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010272:	2b01      	cmp	r3, #1
 8010274:	d00e      	beq.n	8010294 <PWMSP001_lInit+0x150>
	{
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	699b      	ldr	r3, [r3, #24]
 801027a:	687a      	ldr	r2, [r7, #4]
 801027c:	7b12      	ldrb	r2, [r2, #12]
 801027e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8010282:	f002 0102 	and.w	r1, r2, #2
 8010286:	687a      	ldr	r2, [r7, #4]
 8010288:	6992      	ldr	r2, [r2, #24]
 801028a:	6952      	ldr	r2, [r2, #20]
 801028c:	f022 0202 	bic.w	r2, r2, #2
 8010290:	430a      	orrs	r2, r1
 8010292:	615a      	str	r2, [r3, #20]
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	699b      	ldr	r3, [r3, #24]
 8010298:	687a      	ldr	r2, [r7, #4]
 801029a:	6992      	ldr	r2, [r2, #24]
 801029c:	6951      	ldr	r1, [r2, #20]
 801029e:	687a      	ldr	r2, [r7, #4]
 80102a0:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80102a4:	ea4f 3242 	mov.w	r2, r2, lsl #13
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
 80102a8:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 80102ac:	430a      	orrs	r2, r1
 80102ae:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
    
    WR_REG(HandlePtr->CC4yRegsPtr->DITS,(uint32_t)CCU4_CC4_DITS_DCVS_Msk,\
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	699b      	ldr	r3, [r3, #24]
 80102b4:	687a      	ldr	r2, [r7, #4]
 80102b6:	7b52      	ldrb	r2, [r2, #13]
 80102b8:	f002 010f 	and.w	r1, r2, #15
 80102bc:	687a      	ldr	r2, [r7, #4]
 80102be:	6992      	ldr	r2, [r2, #24]
 80102c0:	6a12      	ldr	r2, [r2, #32]
 80102c2:	f022 020f 	bic.w	r2, r2, #15
 80102c6:	430a      	orrs	r2, r1
 80102c8:	621a      	str	r2, [r3, #32]
      (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

    /*Configure Trap mode as per GUI*/
    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80102d0:	2b01      	cmp	r3, #1
 80102d2:	d02c      	beq.n	801032e <PWMSP001_lInit+0x1ea>
    {
      /*<<<DD_PWMSP001_API_1_6>>>*/
      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	699b      	ldr	r3, [r3, #24]
 80102d8:	687a      	ldr	r2, [r7, #4]
 80102da:	7c92      	ldrb	r2, [r2, #18]
 80102dc:	ea4f 5242 	mov.w	r2, r2, lsl #21
 80102e0:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 80102e4:	687a      	ldr	r2, [r7, #4]
 80102e6:	6992      	ldr	r2, [r2, #24]
 80102e8:	6952      	ldr	r2, [r2, #20]
 80102ea:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80102ee:	430a      	orrs	r2, r1
 80102f0:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	699b      	ldr	r3, [r3, #24]
 80102f6:	687a      	ldr	r2, [r7, #4]
 80102f8:	7cd2      	ldrb	r2, [r2, #19]
 80102fa:	ea4f 5282 	mov.w	r2, r2, lsl #22
 80102fe:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 8010302:	687a      	ldr	r2, [r7, #4]
 8010304:	6992      	ldr	r2, [r2, #24]
 8010306:	6952      	ldr	r2, [r2, #20]
 8010308:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801030c:	430a      	orrs	r2, r1
 801030e:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
      
	  WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk, \
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	699b      	ldr	r3, [r3, #24]
 8010314:	687a      	ldr	r2, [r7, #4]
 8010316:	7c52      	ldrb	r2, [r2, #17]
 8010318:	ea4f 4242 	mov.w	r2, r2, lsl #17
 801031c:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8010320:	687a      	ldr	r2, [r7, #4]
 8010322:	6992      	ldr	r2, [r2, #24]
 8010324:	6952      	ldr	r2, [r2, #20]
 8010326:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801032a:	430a      	orrs	r2, r1
 801032c:	615a      	str	r2, [r3, #20]
		  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC4yRegsPtr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk,\
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	699b      	ldr	r3, [r3, #24]
 8010332:	687a      	ldr	r2, [r7, #4]
 8010334:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8010338:	f002 010f 	and.w	r1, r2, #15
 801033c:	687a      	ldr	r2, [r7, #4]
 801033e:	6992      	ldr	r2, [r2, #24]
 8010340:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8010342:	f022 020f 	bic.w	r2, r2, #15
 8010346:	430a      	orrs	r2, r1
 8010348:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC4yRegsPtr->PSL = HandlePtr->kPassiveLevel;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	699b      	ldr	r3, [r3, #24]
 801034e:	687a      	ldr	r2, [r7, #4]
 8010350:	7c12      	ldrb	r2, [r2, #16]
 8010352:	619a      	str	r2, [r3, #24]

    /*<<<DD_PWMSP001_API_1_7>>>*/
    /*Setting period register's value*/
    HandlePtr->CC4yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xFFFFU);
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	699a      	ldr	r2, [r3, #24]
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801035c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010360:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010364:	6353      	str	r3, [r2, #52]	; 0x34
    /*Setting compare register's value*/
    HandlePtr->CC4yRegsPtr->CRS = (uint32_t)(HandlePtr->kCompareValue & 0xFFFFU);
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	699a      	ldr	r2, [r3, #24]
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	689b      	ldr	r3, [r3, #8]
 801036e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010372:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010376:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->SWR |= PWMSP001_ALL_CCU4_INTR_CLEAR;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	699a      	ldr	r2, [r3, #24]
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	699b      	ldr	r3, [r3, #24]
 8010380:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8010384:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8010388:	f043 030f 	orr.w	r3, r3, #15
 801038c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    /*Applying register's settings for the second slice if timer concatenation
     * is set */
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010396:	2b01      	cmp	r3, #1
 8010398:	d10e      	bne.n	80103b8 <PWMSP001_lInit+0x274>
    {
      PWMSP001_lConfigureSecondSlice(HandlePtr);
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f001 f858 	bl	8011450 <PWMSP001_lConfigureSecondSlice>
      HandlePtr->CC4yRegs1Ptr->INTE |= HandlePtr->InterruptControl;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	69db      	ldr	r3, [r3, #28]
 80103a4:	687a      	ldr	r2, [r7, #4]
 80103a6:	69d2      	ldr	r2, [r2, #28]
 80103a8:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 80103ac:	687a      	ldr	r2, [r7, #4]
 80103ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80103b0:	430a      	orrs	r2, r1
 80103b2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 80103b6:	e00a      	b.n	80103ce <PWMSP001_lInit+0x28a>

    } /*End of if (HandlePtr->kTimerConcatenation == SET)*/
    else
    {
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	699b      	ldr	r3, [r3, #24]
 80103bc:	687a      	ldr	r2, [r7, #4]
 80103be:	6992      	ldr	r2, [r2, #24]
 80103c0:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 80103c4:	687a      	ldr	r2, [r7, #4]
 80103c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80103c8:	430a      	orrs	r2, r1
 80103ca:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	695b      	ldr	r3, [r3, #20]
 80103d2:	687a      	ldr	r2, [r7, #4]
 80103d4:	6952      	ldr	r2, [r2, #20]
 80103d6:	6911      	ldr	r1, [r2, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 80103d8:	687a      	ldr	r2, [r7, #4]
 80103da:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 80103de:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80103e2:	f04f 0001 	mov.w	r0, #1
 80103e6:	fa00 f002 	lsl.w	r0, r0, r2
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 80103ea:	687a      	ldr	r2, [r7, #4]
 80103ec:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 80103f0:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 80103f4:	f102 0201 	add.w	r2, r2, #1
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 80103f8:	f04f 0401 	mov.w	r4, #1
 80103fc:	fa04 f202 	lsl.w	r2, r4, r2
 8010400:	4310      	orrs	r0, r2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));
 8010402:	687a      	ldr	r2, [r7, #4]
 8010404:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
 8010408:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801040c:	f102 0202 	add.w	r2, r2, #2
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 8010410:	f04f 0401 	mov.w	r4, #1
 8010414:	fa04 f202 	lsl.w	r2, r4, r2
 8010418:	4302      	orrs	r2, r0
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801041a:	430a      	orrs	r2, r1
 801041c:	611a      	str	r2, [r3, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));

    Status = (uint32_t)DAVEApp_SUCCESS;
 801041e:	f04f 0300 	mov.w	r3, #0
 8010422:	60fb      	str	r3, [r7, #12]
    HandlePtr->DynamicDataType->StateType = PWMSP001_INITIALIZED;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010428:	f04f 0201 	mov.w	r2, #1
 801042c:	701a      	strb	r2, [r3, #0]
 801042e:	e000      	b.n	8010432 <PWMSP001_lInit+0x2ee>
  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
    {
      break;
 8010430:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 8010432:	68fb      	ldr	r3, [r7, #12]
}
 8010434:	4618      	mov	r0, r3
 8010436:	f107 0714 	add.w	r7, r7, #20
 801043a:	46bd      	mov	sp, r7
 801043c:	bd90      	pop	{r4, r7, pc}
 801043e:	bf00      	nop

08010440 <PWMSP001_Deinit>:

/*<<<DD_PWMSP001_API_2>>>*/
/* This function de-initializes the app */
status_t PWMSP001_Deinit(const PWMSP001_HandleType* HandlePtr)
{
 8010440:	b480      	push	{r7}
 8010442:	b089      	sub	sp, #36	; 0x24
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8010448:	f04f 0301 	mov.w	r3, #1
 801044c:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  uint32_t Temp4;

     /*<<<DD_PWMSP001_API_2_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010452:	781b      	ldrb	r3, [r3, #0]
 8010454:	2b00      	cmp	r3, #0
 8010456:	f000 80ab 	beq.w	80105b0 <PWMSP001_Deinit+0x170>
    {
    /*<<<DD_PWMSP001_API_2_3>>>*/
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	699b      	ldr	r3, [r3, #24]
 801045e:	f04f 0207 	mov.w	r2, #7
 8010462:	611a      	str	r2, [r3, #16]
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	699b      	ldr	r3, [r3, #24]
 8010468:	f640 720f 	movw	r2, #3855	; 0xf0f
 801046c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	699b      	ldr	r3, [r3, #24]
 8010474:	f04f 0200 	mov.w	r2, #0
 8010478:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	695b      	ldr	r3, [r3, #20]
 8010480:	687a      	ldr	r2, [r7, #4]
 8010482:	6952      	ldr	r2, [r2, #20]
 8010484:	6891      	ldr	r1, [r2, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
 8010486:	687a      	ldr	r2, [r7, #4]
 8010488:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 801048c:	f04f 0001 	mov.w	r0, #1
 8010490:	fa00 f202 	lsl.w	r2, r0, r2
 8010494:	430a      	orrs	r2, r1
 8010496:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 801049a:	609a      	str	r2, [r3, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
	    |((uint32_t)1 << (uint32_t)CCU4_GIDLS_PSIC_Pos));

    /*Clear all the registers*/
    HandlePtr->CC4yRegsPtr->INS = 0x00U;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	699b      	ldr	r3, [r3, #24]
 80104a0:	f04f 0200 	mov.w	r2, #0
 80104a4:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegsPtr->CMC = 0x00U;
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	699b      	ldr	r3, [r3, #24]
 80104aa:	f04f 0200 	mov.w	r2, #0
 80104ae:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegsPtr->TC = 0x00U;
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	699b      	ldr	r3, [r3, #24]
 80104b4:	f04f 0200 	mov.w	r2, #0
 80104b8:	615a      	str	r2, [r3, #20]
    HandlePtr->CC4yRegsPtr->PSC = 0x00U;
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	699b      	ldr	r3, [r3, #24]
 80104be:	f04f 0200 	mov.w	r2, #0
 80104c2:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC4yRegsPtr->PSL = 0x00U;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	699b      	ldr	r3, [r3, #24]
 80104c8:	f04f 0200 	mov.w	r2, #0
 80104cc:	619a      	str	r2, [r3, #24]
    HandlePtr->CC4yRegsPtr->DITS = 0x00U;
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	699b      	ldr	r3, [r3, #24]
 80104d2:	f04f 0200 	mov.w	r2, #0
 80104d6:	621a      	str	r2, [r3, #32]
    HandlePtr->CC4yRegsPtr->CRS = 0x00U;
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	699b      	ldr	r3, [r3, #24]
 80104dc:	f04f 0200 	mov.w	r2, #0
 80104e0:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->PRS = 0x00U;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	699b      	ldr	r3, [r3, #24]
 80104e6:	f04f 0200 	mov.w	r2, #0
 80104ea:	635a      	str	r2, [r3, #52]	; 0x34

    /*<<<DD_PWMSP001_API_2_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80104f2:	2b01      	cmp	r3, #1
 80104f4:	d154      	bne.n	80105a0 <PWMSP001_Deinit+0x160>
    {
      /*<<<DD_PWMSP001_API_2_3>>>*/
      HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	69db      	ldr	r3, [r3, #28]
 80104fa:	f04f 0207 	mov.w	r2, #7
 80104fe:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yRegs1Ptr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	69db      	ldr	r3, [r3, #28]
 8010504:	f640 720f 	movw	r2, #3855	; 0xf0f
 8010508:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      HandlePtr->CC4yRegs1Ptr->INTE = 0x00U;
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	69db      	ldr	r3, [r3, #28]
 8010510:	f04f 0200 	mov.w	r2, #0
 8010514:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /*Set IDLE mode for selected slice*/
      Temp4 = ((uint32_t)0x01 << (uint32_t)CCU4_GIDLS_PSIC_Pos);
 8010518:	f44f 7300 	mov.w	r3, #512	; 0x200
 801051c:	61bb      	str	r3, [r7, #24]
      Temp3 = ((uint32_t)0x01 << CCU4_GIDLS_CPRB_Pos);
 801051e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010522:	617b      	str	r3, [r7, #20]
      Temp2 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801052a:	613b      	str	r3, [r7, #16]
      Temp1 = Temp3 | Temp4;
 801052c:	697a      	ldr	r2, [r7, #20]
 801052e:	69bb      	ldr	r3, [r7, #24]
 8010530:	4313      	orrs	r3, r2
 8010532:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | Temp1);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	695b      	ldr	r3, [r3, #20]
 8010538:	687a      	ldr	r2, [r7, #4]
 801053a:	6952      	ldr	r2, [r2, #20]
 801053c:	6891      	ldr	r1, [r2, #8]
 801053e:	693a      	ldr	r2, [r7, #16]
 8010540:	f04f 0001 	mov.w	r0, #1
 8010544:	fa00 f002 	lsl.w	r0, r0, r2
 8010548:	68fa      	ldr	r2, [r7, #12]
 801054a:	4302      	orrs	r2, r0
 801054c:	430a      	orrs	r2, r1
 801054e:	609a      	str	r2, [r3, #8]
      /*   Temp3 | Temp4 ); */

      /*Clear all the registers*/
      HandlePtr->CC4yRegs1Ptr->INS = 0x00U;
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	69db      	ldr	r3, [r3, #28]
 8010554:	f04f 0200 	mov.w	r2, #0
 8010558:	601a      	str	r2, [r3, #0]
      HandlePtr->CC4yRegs1Ptr->CMC = 0x00U;
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	69db      	ldr	r3, [r3, #28]
 801055e:	f04f 0200 	mov.w	r2, #0
 8010562:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegs1Ptr->TC = 0x00U;
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	69db      	ldr	r3, [r3, #28]
 8010568:	f04f 0200 	mov.w	r2, #0
 801056c:	615a      	str	r2, [r3, #20]
      HandlePtr->CC4yRegs1Ptr->PSC = 0x00U;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	69db      	ldr	r3, [r3, #28]
 8010572:	f04f 0200 	mov.w	r2, #0
 8010576:	625a      	str	r2, [r3, #36]	; 0x24
      HandlePtr->CC4yRegs1Ptr->PSL = 0x00U;
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	69db      	ldr	r3, [r3, #28]
 801057c:	f04f 0200 	mov.w	r2, #0
 8010580:	619a      	str	r2, [r3, #24]
      HandlePtr->CC4yRegs1Ptr->DITS = 0x00U;
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	69db      	ldr	r3, [r3, #28]
 8010586:	f04f 0200 	mov.w	r2, #0
 801058a:	621a      	str	r2, [r3, #32]
      HandlePtr->CC4yRegs1Ptr->CRS = 0x00U;
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	69db      	ldr	r3, [r3, #28]
 8010590:	f04f 0200 	mov.w	r2, #0
 8010594:	63da      	str	r2, [r3, #60]	; 0x3c
      HandlePtr->CC4yRegs1Ptr->PRS = 0x00U;
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	69db      	ldr	r3, [r3, #28]
 801059a:	f04f 0200 	mov.w	r2, #0
 801059e:	635a      	str	r2, [r3, #52]	; 0x34
    }/*End of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

    HandlePtr->DynamicDataType->StateType = PWMSP001_UNINITIALIZED;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80105a4:	f04f 0200 	mov.w	r2, #0
 80105a8:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 80105aa:	f04f 0300 	mov.w	r3, #0
 80105ae:	61fb      	str	r3, [r7, #28]

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 80105b0:	69fb      	ldr	r3, [r7, #28]
}
 80105b2:	4618      	mov	r0, r3
 80105b4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80105b8:	46bd      	mov	sp, r7
 80105ba:	bc80      	pop	{r7}
 80105bc:	4770      	bx	lr
 80105be:	bf00      	nop

080105c0 <PWMSP001_Start>:

/*<<<DD_PWMSP001_API_3>>>*/
/* This function starts the app. 
 * This needs to be called even if external start is configured.*/
status_t PWMSP001_Start(const PWMSP001_HandleType* HandlePtr)
{
 80105c0:	b480      	push	{r7}
 80105c2:	b085      	sub	sp, #20
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80105c8:	f04f 0301 	mov.w	r3, #1
 80105cc:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80105d2:	781b      	ldrb	r3, [r3, #0]
 80105d4:	2b01      	cmp	r3, #1
 80105d6:	d005      	beq.n	80105e4 <PWMSP001_Start+0x24>
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80105dc:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 80105de:	2b03      	cmp	r3, #3
 80105e0:	f040 80a7 	bne.w	8010732 <PWMSP001_Start+0x172>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	699b      	ldr	r3, [r3, #24]
 80105e8:	f640 720f 	movw	r2, #3855	; 0xf0f
 80105ec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	695b      	ldr	r3, [r3, #20]
 80105f4:	687a      	ldr	r2, [r7, #4]
 80105f6:	6952      	ldr	r2, [r2, #20]
 80105f8:	68d1      	ldr	r1, [r2, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
 80105fa:	687a      	ldr	r2, [r7, #4]
 80105fc:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 8010600:	f04f 0001 	mov.w	r0, #1
 8010604:	fa00 f202 	lsl.w	r2, r0, r2
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8010608:	430a      	orrs	r2, r1
 801060a:	60da      	str	r2, [r3, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010612:	2b01      	cmp	r3, #1
 8010614:	d10d      	bne.n	8010632 <PWMSP001_Start+0x72>
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	695b      	ldr	r3, [r3, #20]
 801061a:	687a      	ldr	r2, [r7, #4]
 801061c:	6952      	ldr	r2, [r2, #20]
 801061e:	68d1      	ldr	r1, [r2, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
 8010620:	687a      	ldr	r2, [r7, #4]
 8010622:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 8010626:	f04f 0001 	mov.w	r0, #1
 801062a:	fa00 f202 	lsl.w	r2, r0, r2
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801062e:	430a      	orrs	r2, r1
 8010630:	60da      	str	r2, [r3, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
	} /*End if (HandlePtr->kTimerConcatenation == SET)*/
	
    /*Set run bit of slices if external start is not configured*/
    if (HandlePtr->kExtStartTrig == (uint8_t)RESET)
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	7b9b      	ldrb	r3, [r3, #14]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d115      	bne.n	8010666 <PWMSP001_Start+0xa6>
    {
      HandlePtr->CC4yRegsPtr->TCSET |= (uint32_t)1;
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	699b      	ldr	r3, [r3, #24]
 801063e:	687a      	ldr	r2, [r7, #4]
 8010640:	6992      	ldr	r2, [r2, #24]
 8010642:	68d2      	ldr	r2, [r2, #12]
 8010644:	f042 0201 	orr.w	r2, r2, #1
 8010648:	60da      	str	r2, [r3, #12]
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010650:	2b01      	cmp	r3, #1
 8010652:	d165      	bne.n	8010720 <PWMSP001_Start+0x160>
      {
        HandlePtr->CC4yRegs1Ptr->TCSET |= (uint32_t)1;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	69db      	ldr	r3, [r3, #28]
 8010658:	687a      	ldr	r2, [r7, #4]
 801065a:	69d2      	ldr	r2, [r2, #28]
 801065c:	68d2      	ldr	r2, [r2, #12]
 801065e:	f042 0201 	orr.w	r2, r2, #1
 8010662:	60da      	str	r2, [r3, #12]
 8010664:	e05c      	b.n	8010720 <PWMSP001_Start+0x160>
      }
    }/*End of  if (HandlePtr->kExtStartTrig == (uint8_t)RESET)*/
    else
    {
      /*<<<DD_PWMSP001_API_1_2>>>*/
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	7b9b      	ldrb	r3, [r3, #14]
 801066a:	2b01      	cmp	r3, #1
 801066c:	d127      	bne.n	80106be <PWMSP001_Start+0xfe>
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	699a      	ldr	r2, [r3, #24]
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	699b      	ldr	r3, [r3, #24]
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801067c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8010680:	6013      	str	r3, [r2, #0]
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	699b      	ldr	r3, [r3, #24]
 8010686:	687a      	ldr	r2, [r7, #4]
 8010688:	6992      	ldr	r2, [r2, #24]
 801068a:	6852      	ldr	r2, [r2, #4]
 801068c:	f022 0203 	bic.w	r2, r2, #3
 8010690:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegsPtr->INS |=
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	699b      	ldr	r3, [r3, #24]
 8010696:	687a      	ldr	r2, [r7, #4]
 8010698:	6992      	ldr	r2, [r2, #24]
 801069a:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 801069c:	687a      	ldr	r2, [r7, #4]
 801069e:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 80106a2:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
 80106a6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
        HandlePtr->CC4yRegsPtr->INS |=
 80106aa:	430a      	orrs	r2, r1
 80106ac:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	699b      	ldr	r3, [r3, #24]
 80106b2:	687a      	ldr	r2, [r7, #4]
 80106b4:	6992      	ldr	r2, [r2, #24]
 80106b6:	6852      	ldr	r2, [r2, #4]
 80106b8:	f042 0201 	orr.w	r2, r2, #1
 80106bc:	605a      	str	r2, [r3, #4]
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	7b9b      	ldrb	r3, [r3, #14]
 80106c2:	2b01      	cmp	r3, #1
 80106c4:	d12c      	bne.n	8010720 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	f893 3020 	ldrb.w	r3, [r3, #32]
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 80106cc:	2b01      	cmp	r3, #1
 80106ce:	d127      	bne.n	8010720 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	69da      	ldr	r2, [r3, #28]
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	69db      	ldr	r3, [r3, #28]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80106de:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80106e2:	6013      	str	r3, [r2, #0]
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	69db      	ldr	r3, [r3, #28]
 80106e8:	687a      	ldr	r2, [r7, #4]
 80106ea:	69d2      	ldr	r2, [r2, #28]
 80106ec:	6852      	ldr	r2, [r2, #4]
 80106ee:	f022 0203 	bic.w	r2, r2, #3
 80106f2:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegs1Ptr->INS |=
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	69db      	ldr	r3, [r3, #28]
 80106f8:	687a      	ldr	r2, [r7, #4]
 80106fa:	69d2      	ldr	r2, [r2, #28]
 80106fc:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 80106fe:	687a      	ldr	r2, [r7, #4]
 8010700:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8010704:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
 8010708:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
        HandlePtr->CC4yRegs1Ptr->INS |=
 801070c:	430a      	orrs	r2, r1
 801070e:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
                    (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_0  << \
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	69db      	ldr	r3, [r3, #28]
 8010714:	687a      	ldr	r2, [r7, #4]
 8010716:	69d2      	ldr	r2, [r2, #28]
 8010718:	6852      	ldr	r2, [r2, #4]
 801071a:	f042 0201 	orr.w	r2, r2, #1
 801071e:	605a      	str	r2, [r3, #4]
		  (uint32_t)CCU4_CC4_CMC_STRTS_Pos) & (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == SET)*/
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010724:	f04f 0202 	mov.w	r2, #2
 8010728:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 801072a:	f04f 0300 	mov.w	r3, #0
 801072e:	60fb      	str	r3, [r7, #12]
 8010730:	e000      	b.n	8010734 <PWMSP001_Start+0x174>
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
 8010732:	bf00      	nop
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
    Status = (uint32_t)DAVEApp_SUCCESS;
  } while (0);
  return Status;
 8010734:	68fb      	ldr	r3, [r7, #12]
}
 8010736:	4618      	mov	r0, r3
 8010738:	f107 0714 	add.w	r7, r7, #20
 801073c:	46bd      	mov	sp, r7
 801073e:	bc80      	pop	{r7}
 8010740:	4770      	bx	lr
 8010742:	bf00      	nop

08010744 <PWMSP001_Stop>:

/*<<<DD_PWMSP001_API_4>>>*/
/* This function stops the app */
status_t PWMSP001_Stop(const PWMSP001_HandleType* HandlePtr)
{
 8010744:	b480      	push	{r7}
 8010746:	b087      	sub	sp, #28
 8010748:	af00      	add	r7, sp, #0
 801074a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801074c:	f04f 0301 	mov.w	r3, #1
 8010750:	617b      	str	r3, [r7, #20]
  uint32_t Temp2;
  
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010756:	781b      	ldrb	r3, [r3, #0]
 8010758:	2b02      	cmp	r3, #2
 801075a:	d141      	bne.n	80107e0 <PWMSP001_Stop+0x9c>
    {
      break;
    }
    else
    {
      Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->FirstSlice);
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8010762:	613b      	str	r3, [r7, #16]
      Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 8010764:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010768:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	699b      	ldr	r3, [r3, #24]
 801076e:	f04f 0207 	mov.w	r2, #7
 8010772:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1 ) | Temp2 );
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	695b      	ldr	r3, [r3, #20]
 8010778:	687a      	ldr	r2, [r7, #4]
 801077a:	6952      	ldr	r2, [r2, #20]
 801077c:	6891      	ldr	r1, [r2, #8]
 801077e:	693a      	ldr	r2, [r7, #16]
 8010780:	f04f 0001 	mov.w	r0, #1
 8010784:	fa00 f002 	lsl.w	r0, r0, r2
 8010788:	68fa      	ldr	r2, [r7, #12]
 801078a:	4302      	orrs	r2, r0
 801078c:	430a      	orrs	r2, r1
 801078e:	609a      	str	r2, [r3, #8]

      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010796:	2b01      	cmp	r3, #1
 8010798:	d119      	bne.n	80107ce <PWMSP001_Stop+0x8a>
      {
        HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	69db      	ldr	r3, [r3, #28]
 801079e:	f04f 0207 	mov.w	r2, #7
 80107a2:	611a      	str	r2, [r3, #16]
        Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80107aa:	613b      	str	r3, [r7, #16]
        Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 80107ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80107b0:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1) | Temp2 );
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	695b      	ldr	r3, [r3, #20]
 80107b6:	687a      	ldr	r2, [r7, #4]
 80107b8:	6952      	ldr	r2, [r2, #20]
 80107ba:	6891      	ldr	r1, [r2, #8]
 80107bc:	693a      	ldr	r2, [r7, #16]
 80107be:	f04f 0001 	mov.w	r0, #1
 80107c2:	fa00 f002 	lsl.w	r0, r0, r2
 80107c6:	68fa      	ldr	r2, [r7, #12]
 80107c8:	4302      	orrs	r2, r0
 80107ca:	430a      	orrs	r2, r1
 80107cc:	609a      	str	r2, [r3, #8]
      }/*End of  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

      HandlePtr->DynamicDataType->StateType = PWMSP001_STOPPED;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80107d2:	f04f 0203 	mov.w	r2, #3
 80107d6:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
 80107d8:	f04f 0300 	mov.w	r3, #0
 80107dc:	617b      	str	r3, [r7, #20]
 80107de:	e000      	b.n	80107e2 <PWMSP001_Stop+0x9e>
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
    {
      break;
 80107e0:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 80107e2:	697b      	ldr	r3, [r7, #20]
}
 80107e4:	4618      	mov	r0, r3
 80107e6:	f107 071c 	add.w	r7, r7, #28
 80107ea:	46bd      	mov	sp, r7
 80107ec:	bc80      	pop	{r7}
 80107ee:	4770      	bx	lr

080107f0 <PWMSP001_SetCompare>:
status_t PWMSP001_SetCompare
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Compare
)
{
 80107f0:	b580      	push	{r7, lr}
 80107f2:	b084      	sub	sp, #16
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]
 80107f8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80107fa:	f04f 0301 	mov.w	r3, #1
 80107fe:	60fb      	str	r3, [r7, #12]
  uint32_t period;

  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010806:	2b01      	cmp	r3, #1
 8010808:	d10a      	bne.n	8010820 <PWMSP001_SetCompare+0x30>
	  period=(uint32_t)(((uint32_t)HandlePtr->CC4yRegs1Ptr->PRS<<16U)|(uint32_t)HandlePtr->CC4yRegsPtr->PRS);
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	69db      	ldr	r3, [r3, #28]
 801080e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010810:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	699b      	ldr	r3, [r3, #24]
 8010818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801081a:	4313      	orrs	r3, r2
 801081c:	60bb      	str	r3, [r7, #8]
 801081e:	e003      	b.n	8010828 <PWMSP001_SetCompare+0x38>
  else
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	699b      	ldr	r3, [r3, #24]
 8010824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010826:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801082c:	781b      	ldrb	r3, [r3, #0]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d01d      	beq.n	801086e <PWMSP001_SetCompare+0x7e>
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010836:	683b      	ldr	r3, [r7, #0]
 8010838:	429a      	cmp	r2, r3
 801083a:	d208      	bcs.n	801084e <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	f893 3020 	ldrb.w	r3, [r3, #32]
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8010842:	2b00      	cmp	r3, #0
 8010844:	d103      	bne.n	801084e <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010846:	f04f 0302 	mov.w	r3, #2
 801084a:	60fb      	str	r3, [r7, #12]
 801084c:	e00f      	b.n	801086e <PWMSP001_SetCompare+0x7e>
    }
    else
    {
      /*if compare value is greater or equal to the period value, output should be with 0% dutycycle.
	  Since setting exact period value will create the spikes,we are adding 1 and setting to the register*/
	  if (Compare >= (uint32_t)period)
 801084e:	683a      	ldr	r2, [r7, #0]
 8010850:	68bb      	ldr	r3, [r7, #8]
 8010852:	429a      	cmp	r2, r3
 8010854:	d303      	bcc.n	801085e <PWMSP001_SetCompare+0x6e>
	  {
		  Compare = (uint32_t)period + 1U;
 8010856:	68bb      	ldr	r3, [r7, #8]
 8010858:	f103 0301 	add.w	r3, r3, #1
 801085c:	603b      	str	r3, [r7, #0]
	  }
      /* Call function as per the configured mode */
      HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010862:	6878      	ldr	r0, [r7, #4]
 8010864:	6839      	ldr	r1, [r7, #0]
 8010866:	4798      	blx	r3
      Status = (uint32_t)DAVEApp_SUCCESS;
 8010868:	f04f 0300 	mov.w	r3, #0
 801086c:	60fb      	str	r3, [r7, #12]
    }
  }
  return Status;
 801086e:	68fb      	ldr	r3, [r7, #12]
}
 8010870:	4618      	mov	r0, r3
 8010872:	f107 0710 	add.w	r7, r7, #16
 8010876:	46bd      	mov	sp, r7
 8010878:	bd80      	pop	{r7, pc}
 801087a:	bf00      	nop

0801087c <PWMSP001_lSetCompareEdgeAlign>:
void PWMSP001_lSetCompareEdgeAlign
(
    void* Handle,
    uint32_t Compare
)
{
 801087c:	b480      	push	{r7}
 801087e:	b087      	sub	sp, #28
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
 8010884:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	617b      	str	r3, [r7, #20]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 801088a:	697b      	ldr	r3, [r7, #20]
 801088c:	699a      	ldr	r2, [r3, #24]
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010894:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010898:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp2 = (4U*(uint32_t)HandlePtr->FirstSlice);
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80108a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80108a4:	613b      	str	r3, [r7, #16]
  Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + Temp2;
 80108a6:	693b      	ldr	r3, [r7, #16]
 80108a8:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	695b      	ldr	r3, [r3, #20]
 80108ae:	697a      	ldr	r2, [r7, #20]
 80108b0:	6952      	ldr	r2, [r2, #20]
 80108b2:	6911      	ldr	r1, [r2, #16]
 80108b4:	68fa      	ldr	r2, [r7, #12]
 80108b6:	f04f 0001 	mov.w	r0, #1
 80108ba:	fa00 f202 	lsl.w	r2, r0, r2
 80108be:	430a      	orrs	r2, r1
 80108c0:	611a      	str	r2, [r3, #16]
}
 80108c2:	f107 071c 	add.w	r7, r7, #28
 80108c6:	46bd      	mov	sp, r7
 80108c8:	bc80      	pop	{r7}
 80108ca:	4770      	bx	lr

080108cc <PWMSP001_lSetCompareEdgeAlignTimerConcat>:
void PWMSP001_lSetCompareEdgeAlignTimerConcat
(
    void* Handle,
    uint32_t Compare
)
{
 80108cc:	b490      	push	{r4, r7}
 80108ce:	b088      	sub	sp, #32
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
 80108d4:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = 0x00U;
 80108d6:	f04f 0300 	mov.w	r3, #0
 80108da:	61fb      	str	r3, [r7, #28]
  uint32_t SecondSliceCompareVal = 0x00U;
 80108dc:	f04f 0300 	mov.w	r3, #0
 80108e0:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	617b      	str	r3, [r7, #20]
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 80108e6:	697b      	ldr	r3, [r7, #20]
 80108e8:	699b      	ldr	r3, [r3, #24]
 80108ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80108ec:	b29b      	uxth	r3, r3
   * compare register of first slice and quotient is written in compare
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
 80108ee:	461a      	mov	r2, r3
 80108f0:	683b      	ldr	r3, [r7, #0]
 80108f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80108f6:	fb02 f201 	mul.w	r2, r2, r1
 80108fa:	1a9b      	subs	r3, r3, r2
 80108fc:	61fb      	str	r3, [r7, #28]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 80108fe:	697b      	ldr	r3, [r7, #20]
 8010900:	699b      	ldr	r3, [r3, #24]
 8010902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010904:	b29b      	uxth	r3, r3
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
 8010906:	683a      	ldr	r2, [r7, #0]
 8010908:	fbb2 f3f3 	udiv	r3, r2, r3
 801090c:	61bb      	str	r3, [r7, #24]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  
  HandlePtr->CC4yRegsPtr->CRS = (FirstSliceCompareVal & 0xFFFFU);
 801090e:	697b      	ldr	r3, [r7, #20]
 8010910:	699a      	ldr	r2, [r3, #24]
 8010912:	69fb      	ldr	r3, [r7, #28]
 8010914:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010918:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801091c:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC4yRegs1Ptr->CRS = (SecondSliceCompareVal & 0xFFFFU);
 801091e:	697b      	ldr	r3, [r7, #20]
 8010920:	69da      	ldr	r2, [r3, #28]
 8010922:	69bb      	ldr	r3, [r7, #24]
 8010924:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010928:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801092c:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 801092e:	697b      	ldr	r3, [r7, #20]
 8010930:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010934:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010938:	613b      	str	r3, [r7, #16]
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801093a:	697b      	ldr	r3, [r7, #20]
 801093c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8010940:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010944:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | ((uint32_t)0x01 << Temp1));
 8010946:	697b      	ldr	r3, [r7, #20]
 8010948:	695b      	ldr	r3, [r3, #20]
 801094a:	697a      	ldr	r2, [r7, #20]
 801094c:	6952      	ldr	r2, [r2, #20]
 801094e:	6911      	ldr	r1, [r2, #16]
 8010950:	68fa      	ldr	r2, [r7, #12]
 8010952:	f04f 0001 	mov.w	r0, #1
 8010956:	fa00 f002 	lsl.w	r0, r0, r2
 801095a:	693a      	ldr	r2, [r7, #16]
 801095c:	f04f 0401 	mov.w	r4, #1
 8010960:	fa04 f202 	lsl.w	r2, r4, r2
 8010964:	4302      	orrs	r2, r0
 8010966:	430a      	orrs	r2, r1
 8010968:	611a      	str	r2, [r3, #16]
}
 801096a:	f107 0720 	add.w	r7, r7, #32
 801096e:	46bd      	mov	sp, r7
 8010970:	bc90      	pop	{r4, r7}
 8010972:	4770      	bx	lr

08010974 <PWMSP001_lSetCompareCenterAlign>:
void PWMSP001_lSetCompareCenterAlign
(
    void* Handle,
    uint32_t Compare
)
{
 8010974:	b480      	push	{r7}
 8010976:	b085      	sub	sp, #20
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
 801097c:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  /*<<<DD_PWMSP001_API_5_3>>>*/
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	699a      	ldr	r2, [r3, #24]
 8010986:	683b      	ldr	r3, [r7, #0]
 8010988:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801098c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010990:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U*(uint32_t)HandlePtr->FirstSlice));
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8010998:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801099c:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	695b      	ldr	r3, [r3, #20]
 80109a2:	68fa      	ldr	r2, [r7, #12]
 80109a4:	6952      	ldr	r2, [r2, #20]
 80109a6:	6911      	ldr	r1, [r2, #16]
 80109a8:	68ba      	ldr	r2, [r7, #8]
 80109aa:	f04f 0001 	mov.w	r0, #1
 80109ae:	fa00 f202 	lsl.w	r2, r0, r2
 80109b2:	430a      	orrs	r2, r1
 80109b4:	611a      	str	r2, [r3, #16]
}
 80109b6:	f107 0714 	add.w	r7, r7, #20
 80109ba:	46bd      	mov	sp, r7
 80109bc:	bc80      	pop	{r7}
 80109be:	4770      	bx	lr

080109c0 <PWMSP001_SetDutyCycle>:
status_t PWMSP001_SetDutyCycle
(
    const PWMSP001_HandleType* HandlePtr,
    float Duty
)
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b084      	sub	sp, #16
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
 80109c8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80109ca:	f04f 0301 	mov.w	r3, #1
 80109ce:	60fb      	str	r3, [r7, #12]

  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80109d4:	781b      	ldrb	r3, [r3, #0]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d01b      	beq.n	8010a12 <PWMSP001_SetDutyCycle+0x52>
  {
  if((Duty > (float)100) || ((float)Duty < (float)0))
 80109da:	ed97 7a00 	vldr	s14, [r7]
 80109de:	eddf 7a10 	vldr	s15, [pc, #64]	; 8010a20 <PWMSP001_SetDutyCycle+0x60>
 80109e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80109e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109ea:	dc06      	bgt.n	80109fa <PWMSP001_SetDutyCycle+0x3a>
 80109ec:	edd7 7a00 	vldr	s15, [r7]
 80109f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80109f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109f8:	d503      	bpl.n	8010a02 <PWMSP001_SetDutyCycle+0x42>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80109fa:	f04f 0302 	mov.w	r3, #2
 80109fe:	60fb      	str	r3, [r7, #12]
 8010a00:	e007      	b.n	8010a12 <PWMSP001_SetDutyCycle+0x52>
  }
  else
  {
    /* Call the function as per configured mode */
    HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a06:	6878      	ldr	r0, [r7, #4]
 8010a08:	6839      	ldr	r1, [r7, #0]
 8010a0a:	4798      	blx	r3
    Status = (uint32_t)DAVEApp_SUCCESS;
 8010a0c:	f04f 0300 	mov.w	r3, #0
 8010a10:	60fb      	str	r3, [r7, #12]
  }
  }
  return (Status);
 8010a12:	68fb      	ldr	r3, [r7, #12]
}
 8010a14:	4618      	mov	r0, r3
 8010a16:	f107 0710 	add.w	r7, r7, #16
 8010a1a:	46bd      	mov	sp, r7
 8010a1c:	bd80      	pop	{r7, pc}
 8010a1e:	bf00      	nop
 8010a20:	42c80000 	.word	0x42c80000

08010a24 <PWMSP001_lSetDutyEdgeAlign>:
void PWMSP001_lSetDutyEdgeAlign
(
    void* Handle,
    float Duty
)
{
 8010a24:	b480      	push	{r7}
 8010a26:	b089      	sub	sp, #36	; 0x24
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
 8010a2c:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 8010a2e:	f04f 0300 	mov.w	r3, #0
 8010a32:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	617b      	str	r3, [r7, #20]
  
  /*<<<DD_PWMSP001_API_15_3>>>*/
  
  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 8010a3c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8010abc <PWMSP001_lSetDutyEdgeAlign+0x98>
 8010a40:	edd7 7a05 	vldr	s15, [r7, #20]
 8010a44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010a48:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8010abc <PWMSP001_lSetDutyEdgeAlign+0x98>
 8010a4c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8010a50:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
 8010a54:	69bb      	ldr	r3, [r7, #24]
 8010a56:	699b      	ldr	r3, [r3, #24]
 8010a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a5a:	f103 0301 	add.w	r3, r3, #1
 8010a5e:	ee07 3a10 	vmov	s14, r3
 8010a62:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8010a66:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 8010a6a:	ed97 7a04 	vldr	s14, [r7, #16]
 8010a6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8010a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010a7a:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = FirstSliceCompareVal  & 0xFFFFU;
 8010a7e:	69bb      	ldr	r3, [r7, #24]
 8010a80:	699a      	ldr	r2, [r3, #24]
 8010a82:	69fb      	ldr	r3, [r7, #28]
 8010a84:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010a88:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010a8c:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 *(uint32_t)HandlePtr->FirstSlice));
 8010a8e:	69bb      	ldr	r3, [r7, #24]
 8010a90:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8010a94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010a98:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 8010a9a:	69bb      	ldr	r3, [r7, #24]
 8010a9c:	695b      	ldr	r3, [r3, #20]
 8010a9e:	69ba      	ldr	r2, [r7, #24]
 8010aa0:	6952      	ldr	r2, [r2, #20]
 8010aa2:	6911      	ldr	r1, [r2, #16]
 8010aa4:	68fa      	ldr	r2, [r7, #12]
 8010aa6:	f04f 0001 	mov.w	r0, #1
 8010aaa:	fa00 f202 	lsl.w	r2, r0, r2
 8010aae:	430a      	orrs	r2, r1
 8010ab0:	611a      	str	r2, [r3, #16]
  /*Update dynamic handle */
}
 8010ab2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8010ab6:	46bd      	mov	sp, r7
 8010ab8:	bc80      	pop	{r7}
 8010aba:	4770      	bx	lr
 8010abc:	42c80000 	.word	0x42c80000

08010ac0 <PWMSP001_lSetDutyEdgeAlignTimerConcat>:
void PWMSP001_lSetDutyEdgeAlignTimerConcat
(
    void* Handle,
    float Duty
)
{
 8010ac0:	b490      	push	{r4, r7}
 8010ac2:	b08a      	sub	sp, #40	; 0x28
 8010ac4:	af00      	add	r7, sp, #0
 8010ac6:	6078      	str	r0, [r7, #4]
 8010ac8:	6039      	str	r1, [r7, #0]
  uint32_t Compare = (uint32_t)0;
 8010aca:	f04f 0300 	mov.w	r3, #0
 8010ace:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 8010ad0:	f04f 0300 	mov.w	r3, #0
 8010ad4:	623b      	str	r3, [r7, #32]
  uint32_t SecondSliceCompareVal = (uint32_t)0;
 8010ad6:	f04f 0300 	mov.w	r3, #0
 8010ada:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	61bb      	str	r3, [r7, #24]
  
  fDuty = Duty;
 8010ae0:	683b      	ldr	r3, [r7, #0]
 8010ae2:	617b      	str	r3, [r7, #20]
  /*<<<DD_PWMSP001_API_15_4>>>*/
  /* Find the compare register value from the duty cycle and period register value */
  Compare =(uint32_t)HandlePtr->CC4yRegs1Ptr->PRS + 1U;
 8010ae4:	69bb      	ldr	r3, [r7, #24]
 8010ae6:	69db      	ldr	r3, [r3, #28]
 8010ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010aea:	f103 0301 	add.w	r3, r3, #1
 8010aee:	627b      	str	r3, [r7, #36]	; 0x24
  Compare *= ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U); 
 8010af0:	69bb      	ldr	r3, [r7, #24]
 8010af2:	699b      	ldr	r3, [r3, #24]
 8010af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010af6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010afa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010afe:	f103 0201 	add.w	r2, r3, #1
 8010b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b04:	fb02 f303 	mul.w	r3, r2, r3
 8010b08:	627b      	str	r3, [r7, #36]	; 0x24
  Compare +=  (uint32_t)1;
 8010b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b0c:	f103 0301 	add.w	r3, r3, #1
 8010b10:	627b      	str	r3, [r7, #36]	; 0x24
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
 8010b12:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8010be4 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 8010b16:	edd7 7a05 	vldr	s15, [r7, #20]
 8010b1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010b1e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8010be4 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 8010b22:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8010b26:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)(Compare);
 8010b2a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010b32:	edc7 7a04 	vstr	s15, [r7, #16]
  Compare = (uint32_t)( fPRS * fDuty);
 8010b36:	ed97 7a04 	vldr	s14, [r7, #16]
 8010b3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8010b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010b46:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 8010b4a:	69bb      	ldr	r3, [r7, #24]
 8010b4c:	699b      	ldr	r3, [r3, #24]
 8010b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b50:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010b54:	ea4f 4313 	mov.w	r3, r3, lsr #16
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
  fPRS = (float)(Compare);
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
 8010b58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b5a:	fbb2 f1f3 	udiv	r1, r2, r3
 8010b5e:	fb03 f301 	mul.w	r3, r3, r1
 8010b62:	1ad3      	subs	r3, r2, r3
 8010b64:	623b      	str	r3, [r7, #32]
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 8010b66:	69bb      	ldr	r3, [r7, #24]
 8010b68:	699a      	ldr	r2, [r3, #24]
 8010b6a:	6a3b      	ldr	r3, [r7, #32]
 8010b6c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010b70:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010b74:	63d3      	str	r3, [r2, #60]	; 0x3c
  SecondSliceCompareVal = (uint32_t)
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 8010b76:	69bb      	ldr	r3, [r7, #24]
 8010b78:	699b      	ldr	r3, [r3, #24]
 8010b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b7c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010b80:	ea4f 4313 	mov.w	r3, r3, lsr #16
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
  SecondSliceCompareVal = (uint32_t)
 8010b84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8010b8a:	61fb      	str	r3, [r7, #28]
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegs1Ptr->CRS = (uint32_t)SecondSliceCompareVal  & 0xFFFFU;
 8010b8c:	69bb      	ldr	r3, [r7, #24]
 8010b8e:	69da      	ldr	r2, [r3, #28]
 8010b90:	69fb      	ldr	r3, [r7, #28]
 8010b92:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010b96:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010b9a:	63d3      	str	r3, [r2, #60]	; 0x3c

  /** shadow transfer */
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 8010b9c:	69bb      	ldr	r3, [r7, #24]
 8010b9e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8010ba2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010ba6:	60fb      	str	r3, [r7, #12]
  Temp3 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 8010ba8:	69bb      	ldr	r3, [r7, #24]
 8010baa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010bae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010bb2:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)1 << (uint32_t)Temp2 ) | ((uint32_t)1 << (uint32_t)Temp3));
 8010bb4:	69bb      	ldr	r3, [r7, #24]
 8010bb6:	695b      	ldr	r3, [r3, #20]
 8010bb8:	69ba      	ldr	r2, [r7, #24]
 8010bba:	6952      	ldr	r2, [r2, #20]
 8010bbc:	6911      	ldr	r1, [r2, #16]
 8010bbe:	68fa      	ldr	r2, [r7, #12]
 8010bc0:	f04f 0001 	mov.w	r0, #1
 8010bc4:	fa00 f002 	lsl.w	r0, r0, r2
 8010bc8:	68ba      	ldr	r2, [r7, #8]
 8010bca:	f04f 0401 	mov.w	r4, #1
 8010bce:	fa04 f202 	lsl.w	r2, r4, r2
 8010bd2:	4302      	orrs	r2, r0
 8010bd4:	430a      	orrs	r2, r1
 8010bd6:	611a      	str	r2, [r3, #16]
}
 8010bd8:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8010bdc:	46bd      	mov	sp, r7
 8010bde:	bc90      	pop	{r4, r7}
 8010be0:	4770      	bx	lr
 8010be2:	bf00      	nop
 8010be4:	42c80000 	.word	0x42c80000

08010be8 <PWMSP001_lSetDutyCenterAlign>:
void PWMSP001_lSetDutyCenterAlign
(
    void* Handle,
    float Duty
)
{
 8010be8:	b480      	push	{r7}
 8010bea:	b089      	sub	sp, #36	; 0x24
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
 8010bf0:	6039      	str	r1, [r7, #0]
  /*<<<DD_PWMSP001_API_15_5>>>*/
  uint32_t FirstSliceCompareVal = (uint32_t)0x00;
 8010bf2:	f04f 0300 	mov.w	r3, #0
 8010bf6:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 8010bfc:	683b      	ldr	r3, [r7, #0]
 8010bfe:	617b      	str	r3, [r7, #20]

  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 8010c00:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8010c7c <PWMSP001_lSetDutyCenterAlign+0x94>
 8010c04:	edd7 7a05 	vldr	s15, [r7, #20]
 8010c08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010c0c:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8010c7c <PWMSP001_lSetDutyCenterAlign+0x94>
 8010c10:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8010c14:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
 8010c18:	69bb      	ldr	r3, [r7, #24]
 8010c1a:	699b      	ldr	r3, [r3, #24]
 8010c1c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8010c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010c24:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 8010c28:	ed97 7a04 	vldr	s14, [r7, #16]
 8010c2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8010c30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010c34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010c38:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 8010c3c:	69bb      	ldr	r3, [r7, #24]
 8010c3e:	699a      	ldr	r2, [r3, #24]
 8010c40:	69fb      	ldr	r3, [r7, #28]
 8010c42:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010c46:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010c4a:	63d3      	str	r3, [r2, #60]	; 0x3c

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 8010c4c:	69bb      	ldr	r3, [r7, #24]
 8010c4e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8010c52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010c56:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 8010c58:	69bb      	ldr	r3, [r7, #24]
 8010c5a:	695b      	ldr	r3, [r3, #20]
 8010c5c:	69ba      	ldr	r2, [r7, #24]
 8010c5e:	6952      	ldr	r2, [r2, #20]
 8010c60:	6911      	ldr	r1, [r2, #16]
 8010c62:	68fa      	ldr	r2, [r7, #12]
 8010c64:	f04f 0001 	mov.w	r0, #1
 8010c68:	fa00 f202 	lsl.w	r2, r0, r2
 8010c6c:	430a      	orrs	r2, r1
 8010c6e:	611a      	str	r2, [r3, #16]
}
 8010c70:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8010c74:	46bd      	mov	sp, r7
 8010c76:	bc80      	pop	{r7}
 8010c78:	4770      	bx	lr
 8010c7a:	bf00      	nop
 8010c7c:	42c80000 	.word	0x42c80000

08010c80 <PWMSP001_SetPeriodAndCompare>:
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period,
    uint32_t Compare
)
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b086      	sub	sp, #24
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	60f8      	str	r0, [r7, #12]
 8010c88:	60b9      	str	r1, [r7, #8]
 8010c8a:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8010c8c:	f04f 0301 	mov.w	r3, #1
 8010c90:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0UL;
 8010c92:	f04f 0300 	mov.w	r3, #0
 8010c96:	613b      	str	r3, [r7, #16]
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c9c:	781b      	ldrb	r3, [r3, #0]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d03b      	beq.n	8010d1a <PWMSP001_SetPeriodAndCompare+0x9a>
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8010ca2:	68bb      	ldr	r3, [r7, #8]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d009      	beq.n	8010cbc <PWMSP001_SetPeriodAndCompare+0x3c>
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	429a      	cmp	r2, r3
 8010cb0:	d208      	bcs.n	8010cc4 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	f893 3020 	ldrb.w	r3, [r3, #32]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  uint32_t PeriodVal = 0UL;
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d103      	bne.n	8010cc4 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010cbc:	f04f 0302 	mov.w	r3, #2
 8010cc0:	617b      	str	r3, [r7, #20]
 8010cc2:	e02a      	b.n	8010d1a <PWMSP001_SetPeriodAndCompare+0x9a>
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cc8:	68bb      	ldr	r3, [r7, #8]
 8010cca:	429a      	cmp	r2, r3
 8010ccc:	d208      	bcs.n	8010ce0 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 8010cd4:	2b01      	cmp	r3, #1
 8010cd6:	d003      	beq.n	8010ce0 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
          )
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010cd8:	f04f 0302 	mov.w	r3, #2
 8010cdc:	617b      	str	r3, [r7, #20]
 8010cde:	e01c      	b.n	8010d1a <PWMSP001_SetPeriodAndCompare+0x9a>
      }
      else
      {
        PeriodVal = Period;
 8010ce0:	68bb      	ldr	r3, [r7, #8]
 8010ce2:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010cea:	2b01      	cmp	r3, #1
 8010cec:	d105      	bne.n	8010cfa <PWMSP001_SetPeriodAndCompare+0x7a>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	69db      	ldr	r3, [r3, #28]
 8010cf2:	693a      	ldr	r2, [r7, #16]
 8010cf4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8010cf8:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /*<<<DD_PWMSP001_API_6_3>>>*/
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	699a      	ldr	r2, [r3, #24]
 8010cfe:	693b      	ldr	r3, [r7, #16]
 8010d00:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010d04:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010d08:	6353      	str	r3, [r2, #52]	; 0x34
        /* Call function as per the configured mode */
        HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d0e:	68f8      	ldr	r0, [r7, #12]
 8010d10:	6879      	ldr	r1, [r7, #4]
 8010d12:	4798      	blx	r3
        Status = (uint32_t)DAVEApp_SUCCESS;
 8010d14:	f04f 0300 	mov.w	r3, #0
 8010d18:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 8010d1a:	697b      	ldr	r3, [r7, #20]
}
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	f107 0718 	add.w	r7, r7, #24
 8010d22:	46bd      	mov	sp, r7
 8010d24:	bd80      	pop	{r7, pc}
 8010d26:	bf00      	nop

08010d28 <PWMSP001_SetPeriod>:
status_t PWMSP001_SetPeriod
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period
)
{
 8010d28:	b480      	push	{r7}
 8010d2a:	b087      	sub	sp, #28
 8010d2c:	af00      	add	r7, sp, #0
 8010d2e:	6078      	str	r0, [r7, #4]
 8010d30:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8010d32:	f04f 0301 	mov.w	r3, #1
 8010d36:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0X00U;
 8010d38:	f04f 0300 	mov.w	r3, #0
 8010d3c:	613b      	str	r3, [r7, #16]
  uint32_t Temp1;
  
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010d42:	781b      	ldrb	r3, [r3, #0]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d055      	beq.n	8010df4 <PWMSP001_SetPeriod+0xcc>
  {
    if(Period == (uint32_t)0)
 8010d48:	683b      	ldr	r3, [r7, #0]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d103      	bne.n	8010d56 <PWMSP001_SetPeriod+0x2e>
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010d4e:	f04f 0302 	mov.w	r3, #2
 8010d52:	617b      	str	r3, [r7, #20]
 8010d54:	e04e      	b.n	8010df4 <PWMSP001_SetPeriod+0xcc>
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d5a:	683b      	ldr	r3, [r7, #0]
 8010d5c:	429a      	cmp	r2, r3
 8010d5e:	d208      	bcs.n	8010d72 <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 8010d66:	2b01      	cmp	r3, #1
 8010d68:	d003      	beq.n	8010d72 <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010d6a:	f04f 0302 	mov.w	r3, #2
 8010d6e:	617b      	str	r3, [r7, #20]
 8010d70:	e040      	b.n	8010df4 <PWMSP001_SetPeriod+0xcc>
      }
      else
      {
        PeriodVal = Period;
 8010d72:	683b      	ldr	r3, [r7, #0]
 8010d74:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010d7c:	2b01      	cmp	r3, #1
 8010d7e:	d105      	bne.n	8010d8c <PWMSP001_SetPeriod+0x64>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	69db      	ldr	r3, [r3, #28]
 8010d84:	693a      	ldr	r2, [r7, #16]
 8010d86:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8010d8a:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	699a      	ldr	r2, [r3, #24]
 8010d90:	693b      	ldr	r3, [r7, #16]
 8010d92:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8010d96:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8010d9a:	6353      	str	r3, [r2, #52]	; 0x34
        /*Request shadow transfer for the First slice*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8010da2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010da6:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GCSS |=	((uint32_t)0x01 << Temp1);
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	695b      	ldr	r3, [r3, #20]
 8010dac:	687a      	ldr	r2, [r7, #4]
 8010dae:	6952      	ldr	r2, [r2, #20]
 8010db0:	6911      	ldr	r1, [r2, #16]
 8010db2:	68fa      	ldr	r2, [r7, #12]
 8010db4:	f04f 0001 	mov.w	r0, #1
 8010db8:	fa00 f202 	lsl.w	r2, r0, r2
 8010dbc:	430a      	orrs	r2, r1
 8010dbe:	611a      	str	r2, [r3, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010dc6:	2b01      	cmp	r3, #1
 8010dc8:	d111      	bne.n	8010dee <PWMSP001_SetPeriod+0xc6>
        {
          /*Request shadow transfer for the First slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010dd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010dd4:	60fb      	str	r3, [r7, #12]
          HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	695b      	ldr	r3, [r3, #20]
 8010dda:	687a      	ldr	r2, [r7, #4]
 8010ddc:	6952      	ldr	r2, [r2, #20]
 8010dde:	6911      	ldr	r1, [r2, #16]
 8010de0:	68fa      	ldr	r2, [r7, #12]
 8010de2:	f04f 0001 	mov.w	r0, #1
 8010de6:	fa00 f202 	lsl.w	r2, r0, r2
 8010dea:	430a      	orrs	r2, r1
 8010dec:	611a      	str	r2, [r3, #16]
        }/*End Of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/
        Status = (uint32_t)DAVEApp_SUCCESS;
 8010dee:	f04f 0300 	mov.w	r3, #0
 8010df2:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 8010df4:	697b      	ldr	r3, [r7, #20]
}
 8010df6:	4618      	mov	r0, r3
 8010df8:	f107 071c 	add.w	r7, r7, #28
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bc80      	pop	{r7}
 8010e00:	4770      	bx	lr
 8010e02:	bf00      	nop

08010e04 <PWMSP001_SetPwmFreqAndDutyCycle>:
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq,
    float Duty
)
{
 8010e04:	b580      	push	{r7, lr}
 8010e06:	b088      	sub	sp, #32
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	60f8      	str	r0, [r7, #12]
 8010e0c:	60b9      	str	r1, [r7, #8]
 8010e0e:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8010e10:	f04f 0301 	mov.w	r3, #1
 8010e14:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0UL;
 8010e16:	f04f 0300 	mov.w	r3, #0
 8010e1a:	61bb      	str	r3, [r7, #24]
  float fPwmFreq ;
  /*<<<DD_PWMSP001_API_16_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e20:	781b      	ldrb	r3, [r3, #0]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d070      	beq.n	8010f08 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  {
  if((PwmFreq == (float)0) || (Duty > (float)100) || (Duty < (float)0))
 8010e26:	edd7 7a02 	vldr	s15, [r7, #8]
 8010e2a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e32:	d00f      	beq.n	8010e54 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 8010e34:	ed97 7a01 	vldr	s14, [r7, #4]
 8010e38:	eddf 7a36 	vldr	s15, [pc, #216]	; 8010f14 <PWMSP001_SetPwmFreqAndDutyCycle+0x110>
 8010e3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e44:	dc06      	bgt.n	8010e54 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 8010e46:	edd7 7a01 	vldr	s15, [r7, #4]
 8010e4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e52:	d503      	bpl.n	8010e5c <PWMSP001_SetPwmFreqAndDutyCycle+0x58>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010e54:	f04f 0302 	mov.w	r3, #2
 8010e58:	61fb      	str	r3, [r7, #28]
 8010e5a:	e055      	b.n	8010f08 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  }
  else
  {
      fPwmFreq=(float)HandlePtr->kResolution;
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	685b      	ldr	r3, [r3, #4]
 8010e60:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 8010e62:	ed97 7a05 	vldr	s14, [r7, #20]
 8010e66:	edd7 7a02 	vldr	s15, [r7, #8]
 8010e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010e6e:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 8010e72:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8010f18 <PWMSP001_SetPwmFreqAndDutyCycle+0x114>
 8010e76:	edd7 7a05 	vldr	s15, [r7, #20]
 8010e7a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8010e7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010e82:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d120      	bne.n	8010ed2 <PWMSP001_SetPwmFreqAndDutyCycle+0xce>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 8010e90:	69ba      	ldr	r2, [r7, #24]
 8010e92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010e96:	429a      	cmp	r2, r3
 8010e98:	d903      	bls.n	8010ea2 <PWMSP001_SetPwmFreqAndDutyCycle+0x9e>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010e9a:	f04f 0302 	mov.w	r3, #2
 8010e9e:	61fb      	str	r3, [r7, #28]
 8010ea0:	e02a      	b.n	8010ef8 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 8010ea2:	68fb      	ldr	r3, [r7, #12]
 8010ea4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d106      	bne.n	8010eba <PWMSP001_SetPwmFreqAndDutyCycle+0xb6>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	699b      	ldr	r3, [r3, #24]
 8010eb0:	69ba      	ldr	r2, [r7, #24]
 8010eb2:	f102 32ff 	add.w	r2, r2, #4294967295
 8010eb6:	635a      	str	r2, [r3, #52]	; 0x34
 8010eb8:	e007      	b.n	8010eca <PWMSP001_SetPwmFreqAndDutyCycle+0xc6>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 8010eba:	68fb      	ldr	r3, [r7, #12]
 8010ebc:	699b      	ldr	r3, [r3, #24]
 8010ebe:	69ba      	ldr	r2, [r7, #24]
 8010ec0:	f102 32ff 	add.w	r2, r2, #4294967295
 8010ec4:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010ec8:	635a      	str	r2, [r3, #52]	; 0x34
        }
        Status = (uint32_t)DAVEApp_SUCCESS;
 8010eca:	f04f 0300 	mov.w	r3, #0
 8010ece:	61fb      	str	r3, [r7, #28]
 8010ed0:	e012      	b.n	8010ef8 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
    }
    else if((HandlePtr->kTimerConcatenation == (uint8_t)SET) &&\
 8010ed2:	68fb      	ldr	r3, [r7, #12]
 8010ed4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010ed8:	2b01      	cmp	r3, #1
 8010eda:	d108      	bne.n	8010eee <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
 8010edc:	69ba      	ldr	r2, [r7, #24]
 8010ede:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010ee2:	429a      	cmp	r2, r3
 8010ee4:	d803      	bhi.n	8010eee <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
    		                                   (PwmTime <= PWMSP001_MAX_VALUE))
    {
    	Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010ee6:	f04f 0302 	mov.w	r3, #2
 8010eea:	61fb      	str	r3, [r7, #28]
 8010eec:	e004      	b.n	8010ef8 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 8010eee:	68f8      	ldr	r0, [r7, #12]
 8010ef0:	69b9      	ldr	r1, [r7, #24]
 8010ef2:	f000 f8a9 	bl	8011048 <PWMSP001_lSetPwmFreqTimerConcat>
 8010ef6:	61f8      	str	r0, [r7, #28]
    }
    if(Status == (uint32_t)DAVEApp_SUCCESS)
 8010ef8:	69fb      	ldr	r3, [r7, #28]
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d104      	bne.n	8010f08 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
    {
     /* Call the function as per configured mode */
     HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f02:	68f8      	ldr	r0, [r7, #12]
 8010f04:	6879      	ldr	r1, [r7, #4]
 8010f06:	4798      	blx	r3
    }
   }
  }
  return (Status);
 8010f08:	69fb      	ldr	r3, [r7, #28]
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	f107 0720 	add.w	r7, r7, #32
 8010f10:	46bd      	mov	sp, r7
 8010f12:	bd80      	pop	{r7, pc}
 8010f14:	42c80000 	.word	0x42c80000
 8010f18:	4e6e6b28 	.word	0x4e6e6b28

08010f1c <PWMSP001_SetPwmFreq>:
status_t PWMSP001_SetPwmFreq
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq
)
{
 8010f1c:	b590      	push	{r4, r7, lr}
 8010f1e:	b089      	sub	sp, #36	; 0x24
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
 8010f24:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8010f26:	f04f 0301 	mov.w	r3, #1
 8010f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0x00U;
 8010f2c:	f04f 0300 	mov.w	r3, #0
 8010f30:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;
  float fPwmFreq ;
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f36:	781b      	ldrb	r3, [r3, #0]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d07d      	beq.n	8011038 <PWMSP001_SetPwmFreq+0x11c>
  {
  if(PwmFreq == (float)0)
 8010f3c:	edd7 7a00 	vldr	s15, [r7]
 8010f40:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f48:	d103      	bne.n	8010f52 <PWMSP001_SetPwmFreq+0x36>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010f4a:	f04f 0302 	mov.w	r3, #2
 8010f4e:	61fb      	str	r3, [r7, #28]
 8010f50:	e072      	b.n	8011038 <PWMSP001_SetPwmFreq+0x11c>
  }
  else
  {
	  fPwmFreq=(float)HandlePtr->kResolution;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	685b      	ldr	r3, [r3, #4]
 8010f56:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 8010f58:	ed97 7a05 	vldr	s14, [r7, #20]
 8010f5c:	edd7 7a00 	vldr	s15, [r7]
 8010f60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010f64:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 8010f68:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8011044 <PWMSP001_SetPwmFreq+0x128>
 8010f6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8010f70:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8010f74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010f78:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d132      	bne.n	8010fec <PWMSP001_SetPwmFreq+0xd0>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 8010f86:	69ba      	ldr	r2, [r7, #24]
 8010f88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010f8c:	429a      	cmp	r2, r3
 8010f8e:	d903      	bls.n	8010f98 <PWMSP001_SetPwmFreq+0x7c>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8010f90:	f04f 0302 	mov.w	r3, #2
 8010f94:	61fb      	str	r3, [r7, #28]
 8010f96:	e04f      	b.n	8011038 <PWMSP001_SetPwmFreq+0x11c>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d106      	bne.n	8010fb0 <PWMSP001_SetPwmFreq+0x94>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	699b      	ldr	r3, [r3, #24]
 8010fa6:	69ba      	ldr	r2, [r7, #24]
 8010fa8:	f102 32ff 	add.w	r2, r2, #4294967295
 8010fac:	635a      	str	r2, [r3, #52]	; 0x34
 8010fae:	e007      	b.n	8010fc0 <PWMSP001_SetPwmFreq+0xa4>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	699b      	ldr	r3, [r3, #24]
 8010fb4:	69ba      	ldr	r2, [r7, #24]
 8010fb6:	f102 32ff 	add.w	r2, r2, #4294967295
 8010fba:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010fbe:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /** Update dynamic handle*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->FirstSlice); 
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8010fc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010fca:	613b      	str	r3, [r7, #16]
        HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1 );
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	695b      	ldr	r3, [r3, #20]
 8010fd0:	687a      	ldr	r2, [r7, #4]
 8010fd2:	6952      	ldr	r2, [r2, #20]
 8010fd4:	6911      	ldr	r1, [r2, #16]
 8010fd6:	693a      	ldr	r2, [r7, #16]
 8010fd8:	f04f 0001 	mov.w	r0, #1
 8010fdc:	fa00 f202 	lsl.w	r2, r0, r2
 8010fe0:	430a      	orrs	r2, r1
 8010fe2:	611a      	str	r2, [r3, #16]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8010fe4:	f04f 0300 	mov.w	r3, #0
 8010fe8:	61fb      	str	r3, [r7, #28]
 8010fea:	e025      	b.n	8011038 <PWMSP001_SetPwmFreq+0x11c>
      }
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 8010fec:	6878      	ldr	r0, [r7, #4]
 8010fee:	69b9      	ldr	r1, [r7, #24]
 8010ff0:	f000 f82a 	bl	8011048 <PWMSP001_lSetPwmFreqTimerConcat>
 8010ff4:	61f8      	str	r0, [r7, #28]
      if(Status == (uint32_t)DAVEApp_SUCCESS)
 8010ff6:	69fb      	ldr	r3, [r7, #28]
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d11d      	bne.n	8011038 <PWMSP001_SetPwmFreq+0x11c>
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8011002:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011006:	60fb      	str	r3, [r7, #12]
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801100e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011012:	60bb      	str	r3, [r7, #8]
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	695b      	ldr	r3, [r3, #20]
 8011018:	687a      	ldr	r2, [r7, #4]
 801101a:	6952      	ldr	r2, [r2, #20]
 801101c:	6911      	ldr	r1, [r2, #16]
 801101e:	68fa      	ldr	r2, [r7, #12]
 8011020:	f04f 0001 	mov.w	r0, #1
 8011024:	fa00 f002 	lsl.w	r0, r0, r2
            ((uint32_t)0x01 << Temp3));
 8011028:	68ba      	ldr	r2, [r7, #8]
 801102a:	f04f 0401 	mov.w	r4, #1
 801102e:	fa04 f202 	lsl.w	r2, r4, r2
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
      if(Status == (uint32_t)DAVEApp_SUCCESS)
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 8011032:	4302      	orrs	r2, r0
 8011034:	430a      	orrs	r2, r1
 8011036:	611a      	str	r2, [r3, #16]
            ((uint32_t)0x01 << Temp3));
      }
    }
  }
 }
  return (Status);
 8011038:	69fb      	ldr	r3, [r7, #28]
}
 801103a:	4618      	mov	r0, r3
 801103c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8011040:	46bd      	mov	sp, r7
 8011042:	bd90      	pop	{r4, r7, pc}
 8011044:	4e6e6b28 	.word	0x4e6e6b28

08011048 <PWMSP001_lSetPwmFreqTimerConcat>:
status_t PWMSP001_lSetPwmFreqTimerConcat
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t PwmTime
)
{
 8011048:	b480      	push	{r7}
 801104a:	b089      	sub	sp, #36	; 0x24
 801104c:	af00      	add	r7, sp, #0
 801104e:	6078      	str	r0, [r7, #4]
 8011050:	6039      	str	r1, [r7, #0]
  uint32_t PeriodVal = PwmTime;
 8011052:	683b      	ldr	r3, [r7, #0]
 8011054:	61fb      	str	r3, [r7, #28]
  uint32_t MsbPeriodVal, LsbPeriodVal;
  uint8_t Count = 0x00U;
 8011056:	f04f 0300 	mov.w	r3, #0
 801105a:	74fb      	strb	r3, [r7, #19]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801105c:	f04f 0301 	mov.w	r3, #1
 8011060:	60fb      	str	r3, [r7, #12]

  if(PwmTime >= PWMSP001_TC_MAX_VALUE)
 8011062:	683b      	ldr	r3, [r7, #0]
 8011064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011068:	d103      	bne.n	8011072 <PWMSP001_lSetPwmFreqTimerConcat+0x2a>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801106a:	f04f 0302 	mov.w	r3, #2
 801106e:	60fb      	str	r3, [r7, #12]
 8011070:	e041      	b.n	80110f6 <PWMSP001_lSetPwmFreqTimerConcat+0xae>
  }

  else
  {

    if(PwmTime > PWMSP001_MAX_VALUE)
 8011072:	683a      	ldr	r2, [r7, #0]
 8011074:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011078:	429a      	cmp	r2, r3
 801107a:	d917      	bls.n	80110ac <PWMSP001_lSetPwmFreqTimerConcat+0x64>
    {
      do
      {
        PeriodVal = PeriodVal >> 1;
 801107c:	69fb      	ldr	r3, [r7, #28]
 801107e:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8011082:	61fb      	str	r3, [r7, #28]
        Count++;
 8011084:	7cfb      	ldrb	r3, [r7, #19]
 8011086:	f103 0301 	add.w	r3, r3, #1
 801108a:	74fb      	strb	r3, [r7, #19]
      }while(PeriodVal >= PWMSP001_MAX_VALUE);
 801108c:	69fa      	ldr	r2, [r7, #28]
 801108e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8011092:	429a      	cmp	r2, r3
 8011094:	d8f2      	bhi.n	801107c <PWMSP001_lSetPwmFreqTimerConcat+0x34>

      MsbPeriodVal = ((uint32_t)1 << Count) -(uint32_t)1;
 8011096:	7cfb      	ldrb	r3, [r7, #19]
 8011098:	f04f 0201 	mov.w	r2, #1
 801109c:	fa02 f303 	lsl.w	r3, r2, r3
 80110a0:	f103 33ff 	add.w	r3, r3, #4294967295
 80110a4:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = PeriodVal;
 80110a6:	69fb      	ldr	r3, [r7, #28]
 80110a8:	617b      	str	r3, [r7, #20]
 80110aa:	e004      	b.n	80110b6 <PWMSP001_lSetPwmFreqTimerConcat+0x6e>
    }
    else
    {
      LsbPeriodVal = PwmTime;
 80110ac:	683b      	ldr	r3, [r7, #0]
 80110ae:	617b      	str	r3, [r7, #20]
      MsbPeriodVal = (uint32_t)0x00;
 80110b0:	f04f 0300 	mov.w	r3, #0
 80110b4:	61bb      	str	r3, [r7, #24]
    }

    /*<<<DD_PWMSP001_API_16_4>>>*/
    if(HandlePtr->CountingModeType == PWMSP001_CENTER_ALIGNED)
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80110bc:	2b01      	cmp	r3, #1
 80110be:	d107      	bne.n	80110d0 <PWMSP001_lSetPwmFreqTimerConcat+0x88>
    {
      MsbPeriodVal = MsbPeriodVal >> (uint32_t)1;
 80110c0:	69bb      	ldr	r3, [r7, #24]
 80110c2:	ea4f 0353 	mov.w	r3, r3, lsr #1
 80110c6:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = LsbPeriodVal >> (uint32_t)1;
 80110c8:	697b      	ldr	r3, [r7, #20]
 80110ca:	ea4f 0353 	mov.w	r3, r3, lsr #1
 80110ce:	617b      	str	r3, [r7, #20]
    }

    HandlePtr->CC4yRegsPtr->PRS = LsbPeriodVal & 0xFFFFU;
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	699a      	ldr	r2, [r3, #24]
 80110d4:	697b      	ldr	r3, [r7, #20]
 80110d6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80110da:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80110de:	6353      	str	r3, [r2, #52]	; 0x34
    HandlePtr->CC4yRegs1Ptr->PRS =MsbPeriodVal & 0xFFFFU;
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	69da      	ldr	r2, [r3, #28]
 80110e4:	69bb      	ldr	r3, [r7, #24]
 80110e6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80110ea:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80110ee:	6353      	str	r3, [r2, #52]	; 0x34

    /*<<<DD_PWMSP001_API_16_5>>>*/
    Status = (uint32_t)DAVEApp_SUCCESS;
 80110f0:	f04f 0300 	mov.w	r3, #0
 80110f4:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 80110f6:	68fb      	ldr	r3, [r7, #12]
}
 80110f8:	4618      	mov	r0, r3
 80110fa:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80110fe:	46bd      	mov	sp, r7
 8011100:	bc80      	pop	{r7}
 8011102:	4770      	bx	lr

08011104 <PWMSP001_SetTimerVal>:
status_t PWMSP001_SetTimerVal
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t TimerVal
)
{
 8011104:	b480      	push	{r7}
 8011106:	b085      	sub	sp, #20
 8011108:	af00      	add	r7, sp, #0
 801110a:	6078      	str	r0, [r7, #4]
 801110c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801110e:	f04f 0301 	mov.w	r3, #1
 8011112:	60fb      	str	r3, [r7, #12]
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011118:	781b      	ldrb	r3, [r3, #0]
 801111a:	2b01      	cmp	r3, #1
 801111c:	d004      	beq.n	8011128 <PWMSP001_SetTimerVal+0x24>
      (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011122:	781b      	ldrb	r3, [r3, #0]
    uint32_t TimerVal
)
{
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 8011124:	2b03      	cmp	r3, #3
 8011126:	d115      	bne.n	8011154 <PWMSP001_SetTimerVal+0x50>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_7_1>>>*/
  else
  {
    HandlePtr->CC4yRegsPtr->TIMER = (uint32_t)TimerVal&0xFFFFU;
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	699a      	ldr	r2, [r3, #24]
 801112c:	683b      	ldr	r3, [r7, #0]
 801112e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8011132:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011136:	6713      	str	r3, [r2, #112]	; 0x70
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801113e:	2b01      	cmp	r3, #1
 8011140:	d105      	bne.n	801114e <PWMSP001_SetTimerVal+0x4a>
    {
      HandlePtr->CC4yRegs1Ptr->TIMER = (uint32_t)((uint32_t)TimerVal>>16U)&0xFFFFU;
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	69db      	ldr	r3, [r3, #28]
 8011146:	683a      	ldr	r2, [r7, #0]
 8011148:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801114c:	671a      	str	r2, [r3, #112]	; 0x70
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801114e:	f04f 0300 	mov.w	r3, #0
 8011152:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 8011154:	68fb      	ldr	r3, [r7, #12]
}
 8011156:	4618      	mov	r0, r3
 8011158:	f107 0714 	add.w	r7, r7, #20
 801115c:	46bd      	mov	sp, r7
 801115e:	bc80      	pop	{r7}
 8011160:	4770      	bx	lr
 8011162:	bf00      	nop

08011164 <PWMSP001_GetTimerStatus>:
status_t PWMSP001_GetTimerStatus
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* TimerStatus
)
{
 8011164:	b480      	push	{r7}
 8011166:	b085      	sub	sp, #20
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
 801116c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801116e:	f04f 0301 	mov.w	r3, #1
 8011172:	60fb      	str	r3, [r7, #12]
  uint32_t SecondTimerStatus = (uint32_t)0;
 8011174:	f04f 0300 	mov.w	r3, #0
 8011178:	60bb      	str	r3, [r7, #8]
  /*<<<DD_PWMSP001_API_8_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801117e:	781b      	ldrb	r3, [r3, #0]
 8011180:	2b00      	cmp	r3, #0
 8011182:	d01e      	beq.n	80111c2 <PWMSP001_GetTimerStatus+0x5e>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_8_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	f893 3020 	ldrb.w	r3, [r3, #32]
 801118a:	2b01      	cmp	r3, #1
 801118c:	d10f      	bne.n	80111ae <PWMSP001_GetTimerStatus+0x4a>
    {
      SecondTimerStatus = (uint32_t)(RD_REG(HandlePtr->CC4yRegs1Ptr->TCST,
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	69db      	ldr	r3, [r3, #28]
 8011192:	689b      	ldr	r3, [r3, #8]
 8011194:	f003 0301 	and.w	r3, r3, #1
 8011198:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos));
      *TimerStatus = (uint32_t)((RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	699b      	ldr	r3, [r3, #24]
 801119e:	689a      	ldr	r2, [r3, #8]
 80111a0:	68bb      	ldr	r3, [r7, #8]
 80111a2:	4013      	ands	r3, r2
 80111a4:	f003 0201 	and.w	r2, r3, #1
 80111a8:	683b      	ldr	r3, [r7, #0]
 80111aa:	601a      	str	r2, [r3, #0]
 80111ac:	e006      	b.n	80111bc <PWMSP001_GetTimerStatus+0x58>
          SecondTimerStatus
      );
    }
    else
    {
      *TimerStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	699b      	ldr	r3, [r3, #24]
 80111b2:	689b      	ldr	r3, [r3, #8]
 80111b4:	f003 0201 	and.w	r2, r3, #1
 80111b8:	683b      	ldr	r3, [r7, #0]
 80111ba:	601a      	str	r2, [r3, #0]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos);
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80111bc:	f04f 0300 	mov.w	r3, #0
 80111c0:	60fb      	str	r3, [r7, #12]
  }
  return Status; 
 80111c2:	68fb      	ldr	r3, [r7, #12]
}
 80111c4:	4618      	mov	r0, r3
 80111c6:	f107 0714 	add.w	r7, r7, #20
 80111ca:	46bd      	mov	sp, r7
 80111cc:	bc80      	pop	{r7}
 80111ce:	4770      	bx	lr

080111d0 <PWMSP001_GetTimerRegsVal>:
status_t PWMSP001_GetTimerRegsVal
(
    const PWMSP001_HandleType* HandlePtr,
    PWMSP001_TimerRegsType* TimerRegs
)
{
 80111d0:	b480      	push	{r7}
 80111d2:	b085      	sub	sp, #20
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	6078      	str	r0, [r7, #4]
 80111d8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80111da:	f04f 0301 	mov.w	r3, #1
 80111de:	60fb      	str	r3, [r7, #12]
  uint32_t ScndSlTMRVal = 0UL;
 80111e0:	f04f 0300 	mov.w	r3, #0
 80111e4:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_9_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80111ea:	781b      	ldrb	r3, [r3, #0]
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d05e      	beq.n	80112ae <PWMSP001_GetTimerRegsVal+0xde>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_9_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80111f6:	2b01      	cmp	r3, #1
 80111f8:	d143      	bne.n	8011282 <PWMSP001_GetTimerRegsVal+0xb2>
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	69db      	ldr	r3, [r3, #28]
 80111fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011200:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8011204:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	699b      	ldr	r3, [r3, #24]
 801120a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801120c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8011210:	ea4f 4313 	mov.w	r3, r3, lsr #16
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
 8011214:	68ba      	ldr	r2, [r7, #8]
 8011216:	431a      	orrs	r2, r3
 8011218:	683b      	ldr	r3, [r7, #0]
 801121a:	609a      	str	r2, [r3, #8]
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
              CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos)));

      TimerRegs->CompReg = HandlePtr->CC4yRegs1Ptr->CRS; 
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	69db      	ldr	r3, [r3, #28]
 8011220:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011222:	683b      	ldr	r3, [r7, #0]
 8011224:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg*= HandlePtr->CC4yRegsPtr->PRS;
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	687a      	ldr	r2, [r7, #4]
 801122c:	6992      	ldr	r2, [r2, #24]
 801122e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8011230:	fb02 f203 	mul.w	r2, r2, r3
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg += HandlePtr->CC4yRegsPtr->CRS;
 8011238:	683b      	ldr	r3, [r7, #0]
 801123a:	681a      	ldr	r2, [r3, #0]
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	699b      	ldr	r3, [r3, #24]
 8011240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011242:	18d2      	adds	r2, r2, r3
 8011244:	683b      	ldr	r3, [r7, #0]
 8011246:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegs1Ptr->PRS+ 1U;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	69db      	ldr	r3, [r3, #28]
 801124c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801124e:	f103 0201 	add.w	r2, r3, #1
 8011252:	683b      	ldr	r3, [r7, #0]
 8011254:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg *= (uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 8011256:	683b      	ldr	r3, [r7, #0]
 8011258:	685a      	ldr	r2, [r3, #4]
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	699b      	ldr	r3, [r3, #24]
 801125e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011260:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8011264:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011268:	f103 0301 	add.w	r3, r3, #1
 801126c:	fb03 f202 	mul.w	r2, r3, r2
 8011270:	683b      	ldr	r3, [r7, #0]
 8011272:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg += 1U ;
 8011274:	683b      	ldr	r3, [r7, #0]
 8011276:	685b      	ldr	r3, [r3, #4]
 8011278:	f103 0201 	add.w	r2, r3, #1
 801127c:	683b      	ldr	r3, [r7, #0]
 801127e:	605a      	str	r2, [r3, #4]
 8011280:	e012      	b.n	80112a8 <PWMSP001_GetTimerRegsVal+0xd8>
    }

    else
    {
      TimerRegs->TimerReg = (uint32_t)RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	699b      	ldr	r3, [r3, #24]
 8011286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011288:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801128c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011290:	683a      	ldr	r2, [r7, #0]
 8011292:	6093      	str	r3, [r2, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos);

      TimerRegs->CompReg = HandlePtr->CC4yRegsPtr->CRS;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	699b      	ldr	r3, [r3, #24]
 8011298:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801129a:	683b      	ldr	r3, [r7, #0]
 801129c:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	699b      	ldr	r3, [r3, #24]
 80112a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	605a      	str	r2, [r3, #4]

    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80112a8:	f04f 0300 	mov.w	r3, #0
 80112ac:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 80112ae:	68fb      	ldr	r3, [r7, #12]
}
 80112b0:	4618      	mov	r0, r3
 80112b2:	f107 0714 	add.w	r7, r7, #20
 80112b6:	46bd      	mov	sp, r7
 80112b8:	bc80      	pop	{r7}
 80112ba:	4770      	bx	lr

080112bc <PWMSP001_GetPeriodReg>:
status_t PWMSP001_GetPeriodReg
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* PeriodReg
)
{
 80112bc:	b480      	push	{r7}
 80112be:	b085      	sub	sp, #20
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	6078      	str	r0, [r7, #4]
 80112c4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80112c6:	f04f 0301 	mov.w	r3, #1
 80112ca:	60fb      	str	r3, [r7, #12]

  /*<<<DD_PWMSP001_API_15_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80112d0:	781b      	ldrb	r3, [r3, #0]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d029      	beq.n	801132a <PWMSP001_GetPeriodReg+0x6e>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80112dc:	2b01      	cmp	r3, #1
 80112de:	d11c      	bne.n	801131a <PWMSP001_GetPeriodReg+0x5e>
    {
      *PeriodReg = (HandlePtr->CC4yRegs1Ptr->PRS + 1U);
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	69db      	ldr	r3, [r3, #28]
 80112e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80112e6:	f103 0201 	add.w	r2, r3, #1
 80112ea:	683b      	ldr	r3, [r7, #0]
 80112ec:	601a      	str	r2, [r3, #0]
      *PeriodReg  *=(uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 80112ee:	683b      	ldr	r3, [r7, #0]
 80112f0:	681a      	ldr	r2, [r3, #0]
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	699b      	ldr	r3, [r3, #24]
 80112f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80112f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80112fc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011300:	f103 0301 	add.w	r3, r3, #1
 8011304:	fb03 f202 	mul.w	r2, r3, r2
 8011308:	683b      	ldr	r3, [r7, #0]
 801130a:	601a      	str	r2, [r3, #0]
      *PeriodReg  += 1U;
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	f103 0201 	add.w	r2, r3, #1
 8011314:	683b      	ldr	r3, [r7, #0]
 8011316:	601a      	str	r2, [r3, #0]
 8011318:	e004      	b.n	8011324 <PWMSP001_GetPeriodReg+0x68>
    }
    else
    {
      *PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	699b      	ldr	r3, [r3, #24]
 801131e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011320:	683b      	ldr	r3, [r7, #0]
 8011322:	601a      	str	r2, [r3, #0]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8011324:	f04f 0300 	mov.w	r3, #0
 8011328:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801132a:	68fb      	ldr	r3, [r7, #12]
}
 801132c:	4618      	mov	r0, r3
 801132e:	f107 0714 	add.w	r7, r7, #20
 8011332:	46bd      	mov	sp, r7
 8011334:	bc80      	pop	{r7}
 8011336:	4770      	bx	lr

08011338 <PWMSP001_SWRequestShadowTransfer>:
 */
status_t PWMSP001_SWRequestShadowTransfer
(
    const PWMSP001_HandleType* HandlePtr
)
{
 8011338:	b490      	push	{r4, r7}
 801133a:	b086      	sub	sp, #24
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8011340:	f04f 0301 	mov.w	r3, #1
 8011344:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;

  /*<<<DD_PWMSP001_API_10_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801134a:	781b      	ldrb	r3, [r3, #0]
 801134c:	2b00      	cmp	r3, #0
 801134e:	d038      	beq.n	80113c2 <PWMSP001_SWRequestShadowTransfer+0x8a>
  }
  /*<<<DD_PWMSP001_API_10_2>>>*/
  else
  {
    /*Request shadow transfer for the First Slice*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011356:	2b01      	cmp	r3, #1
 8011358:	d11e      	bne.n	8011398 <PWMSP001_SWRequestShadowTransfer+0x60>
    {
      /*Request shadow transfer for the Second Slice*/
      Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8011360:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011364:	613b      	str	r3, [r7, #16]
      Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->SecondSlice);
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801136c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011370:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GCSS |=  ((uint32_t)0x01 << Temp1) | ((uint32_t)0x01 << Temp2);
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	695b      	ldr	r3, [r3, #20]
 8011376:	687a      	ldr	r2, [r7, #4]
 8011378:	6952      	ldr	r2, [r2, #20]
 801137a:	6911      	ldr	r1, [r2, #16]
 801137c:	693a      	ldr	r2, [r7, #16]
 801137e:	f04f 0001 	mov.w	r0, #1
 8011382:	fa00 f002 	lsl.w	r0, r0, r2
 8011386:	68fa      	ldr	r2, [r7, #12]
 8011388:	f04f 0401 	mov.w	r4, #1
 801138c:	fa04 f202 	lsl.w	r2, r4, r2
 8011390:	4302      	orrs	r2, r0
 8011392:	430a      	orrs	r2, r1
 8011394:	611a      	str	r2, [r3, #16]
 8011396:	e011      	b.n	80113bc <PWMSP001_SWRequestShadowTransfer+0x84>
    }
    else
    {
      Temp3 =  (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801139e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80113a2:	60bb      	str	r3, [r7, #8]
      HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp3);
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	695b      	ldr	r3, [r3, #20]
 80113a8:	687a      	ldr	r2, [r7, #4]
 80113aa:	6952      	ldr	r2, [r2, #20]
 80113ac:	6911      	ldr	r1, [r2, #16]
 80113ae:	68ba      	ldr	r2, [r7, #8]
 80113b0:	f04f 0001 	mov.w	r0, #1
 80113b4:	fa00 f202 	lsl.w	r2, r0, r2
 80113b8:	430a      	orrs	r2, r1
 80113ba:	611a      	str	r2, [r3, #16]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80113bc:	f04f 0300 	mov.w	r3, #0
 80113c0:	617b      	str	r3, [r7, #20]
  }
  return Status;
 80113c2:	697b      	ldr	r3, [r7, #20]
}
 80113c4:	4618      	mov	r0, r3
 80113c6:	f107 0718 	add.w	r7, r7, #24
 80113ca:	46bd      	mov	sp, r7
 80113cc:	bc90      	pop	{r4, r7}
 80113ce:	4770      	bx	lr

080113d0 <PWMSP001_ResetTrapFlag>:
/*<<<DD_PWMSP001_API_13>>>*/
/*
 * This function resets the trap flag if trap condition is inactive
 */
void PWMSP001_ResetTrapFlag(const PWMSP001_HandleType* HandlePtr)
{
 80113d0:	b480      	push	{r7}
 80113d2:	b083      	sub	sp, #12
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	6078      	str	r0, [r7, #4]
   if (HandlePtr->kTrapExitControl == (uint8_t)SET)
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	7cdb      	ldrb	r3, [r3, #19]
 80113dc:	2b01      	cmp	r3, #1
 80113de:	d118      	bne.n	8011412 <PWMSP001_ResetTrapFlag+0x42>
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_EVENT2_INTERRUPT);
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	699b      	ldr	r3, [r3, #24]
 80113e4:	687a      	ldr	r2, [r7, #4]
 80113e6:	6992      	ldr	r2, [r2, #24]
 80113e8:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 80113ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80113f0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80113fa:	2b01      	cmp	r3, #1
 80113fc:	d109      	bne.n	8011412 <PWMSP001_ResetTrapFlag+0x42>
      {
        SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_EVENT2_INTERRUPT);
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	69db      	ldr	r3, [r3, #28]
 8011402:	687a      	ldr	r2, [r7, #4]
 8011404:	69d2      	ldr	r2, [r2, #28]
 8011406:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801140a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801140e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
    SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	699b      	ldr	r3, [r3, #24]
 8011416:	687a      	ldr	r2, [r7, #4]
 8011418:	6992      	ldr	r2, [r2, #24]
 801141a:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801141e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011422:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	f893 3020 	ldrb.w	r3, [r3, #32]
 801142c:	2b01      	cmp	r3, #1
 801142e:	d109      	bne.n	8011444 <PWMSP001_ResetTrapFlag+0x74>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	69db      	ldr	r3, [r3, #28]
 8011434:	687a      	ldr	r2, [r7, #4]
 8011436:	69d2      	ldr	r2, [r2, #28]
 8011438:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801143c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011440:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
}
 8011444:	f107 070c 	add.w	r7, r7, #12
 8011448:	46bd      	mov	sp, r7
 801144a:	bc80      	pop	{r7}
 801144c:	4770      	bx	lr
 801144e:	bf00      	nop

08011450 <PWMSP001_lConfigureSecondSlice>:
/*
 * This function configures second slice.
 */

void PWMSP001_lConfigureSecondSlice(const PWMSP001_HandleType* HandlePtr)
{
 8011450:	b490      	push	{r4, r7}
 8011452:	b082      	sub	sp, #8
 8011454:	af00      	add	r7, sp, #0
 8011456:	6078      	str	r0, [r7, #4]
  HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	69db      	ldr	r3, [r3, #28]
 801145c:	f04f 0207 	mov.w	r2, #7
 8011460:	611a      	str	r2, [r3, #16]

  /*Set period and compare values for second slice*/
  HandlePtr->CC4yRegs1Ptr->PRS = (uint32_t)((HandlePtr->kPeriodVal & 0xFFFF0000U)
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	69db      	ldr	r3, [r3, #28]
 8011466:	687a      	ldr	r2, [r7, #4]
 8011468:	6a92      	ldr	r2, [r2, #40]	; 0x28
 801146a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801146e:	635a      	str	r2, [r3, #52]	; 0x34
      >> 16U);
  HandlePtr->CC4yRegs1Ptr->CRS =(uint32_t)((HandlePtr->kCompareValue & 0xFFFF0000U)
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	69db      	ldr	r3, [r3, #28]
 8011474:	687a      	ldr	r2, [r7, #4]
 8011476:	6892      	ldr	r2, [r2, #8]
 8011478:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801147c:	63da      	str	r2, [r3, #60]	; 0x3c
      >> 16U);

  HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TCE_Pos);
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	69db      	ldr	r3, [r3, #28]
 8011482:	687a      	ldr	r2, [r7, #4]
 8011484:	69d2      	ldr	r2, [r2, #28]
 8011486:	6852      	ldr	r2, [r2, #4]
 8011488:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801148c:	605a      	str	r2, [r3, #4]

  /*<<<DD_PWMSP001_nonAPI_1_3>>>*/
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	7bdb      	ldrb	r3, [r3, #15]
 8011492:	2b01      	cmp	r3, #1
 8011494:	d127      	bne.n	80114e6 <PWMSP001_lConfigureSecondSlice+0x96>
  {
    HandlePtr->CC4yRegs1Ptr->INS &=(uint32_t) ~(CCU4_CC4_INS_EV1EM_Msk | (uint32_t)CCU4_CC4_INS_LPF1M_Msk);
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	69da      	ldr	r2, [r3, #28]
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	69db      	ldr	r3, [r3, #28]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 80114a4:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80114a8:	6013      	str	r3, [r2, #0]
    HandlePtr->CC4yRegs1Ptr->CMC &=(uint32_t) ~(CCU4_CC4_CMC_ENDS_Msk);
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	69db      	ldr	r3, [r3, #28]
 80114ae:	687a      	ldr	r2, [r7, #4]
 80114b0:	69d2      	ldr	r2, [r2, #28]
 80114b2:	6852      	ldr	r2, [r2, #4]
 80114b4:	f022 020c 	bic.w	r2, r2, #12
 80114b8:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr->INS |=(uint32_t)((((uint32_t)HandlePtr->kStopEdge  <<   \
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	69db      	ldr	r3, [r3, #28]
 80114be:	687a      	ldr	r2, [r7, #4]
 80114c0:	69d2      	ldr	r2, [r2, #28]
 80114c2:	6811      	ldr	r1, [r2, #0]
 80114c4:	687a      	ldr	r2, [r7, #4]
 80114c6:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80114ca:	ea4f 4282 	mov.w	r2, r2, lsl #18
 80114ce:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 80114d2:	430a      	orrs	r2, r1
 80114d4:	601a      	str	r2, [r3, #0]
      (uint32_t)CCU4_CC4_INS_EV1EM_Pos)& (uint32_t)CCU4_CC4_INS_EV1EM_Msk) | \
	    (((uint32_t)PWMSP001_LPF << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)& \
		  (uint32_t)CCU4_CC4_INS_LPF1M_Msk));
    HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<  \
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	69db      	ldr	r3, [r3, #28]
 80114da:	687a      	ldr	r2, [r7, #4]
 80114dc:	69d2      	ldr	r2, [r2, #28]
 80114de:	6852      	ldr	r2, [r2, #4]
 80114e0:	f042 0208 	orr.w	r2, r2, #8
 80114e4:	605a      	str	r2, [r3, #4]
      (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
  }/*End of if (HandlePtr->kExtStopTrig == SET)*/

  /*<<<DD_PWMSP001_nonAPI_1_4>>>*/
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	7c5b      	ldrb	r3, [r3, #17]
 80114ea:	2b01      	cmp	r3, #1
 80114ec:	d126      	bne.n	801153c <PWMSP001_lConfigureSecondSlice+0xec>
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	69da      	ldr	r2, [r3, #28]
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	69db      	ldr	r3, [r3, #28]
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 80114fc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8011500:	6013      	str	r3, [r2, #0]
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	69db      	ldr	r3, [r3, #28]
 8011506:	687a      	ldr	r2, [r7, #4]
 8011508:	69d2      	ldr	r2, [r2, #28]
 801150a:	6852      	ldr	r2, [r2, #4]
 801150c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8011510:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	69db      	ldr	r3, [r3, #28]
 8011516:	687a      	ldr	r2, [r7, #4]
 8011518:	69d2      	ldr	r2, [r2, #28]
 801151a:	6811      	ldr	r1, [r2, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
 801151c:	687a      	ldr	r2, [r7, #4]
 801151e:	7812      	ldrb	r2, [r2, #0]
 8011520:	ea4f 6202 	mov.w	r2, r2, lsl #24
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 8011524:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8011528:	430a      	orrs	r2, r1
 801152a:	601a      	str	r2, [r3, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
                CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk) | (((uint32_t)0x00  << \
                    CCU4_CC4_INS_LPF2M_Pos)& (uint32_t)CCU4_CC4_INS_LPF2M_Msk)));
    HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	69db      	ldr	r3, [r3, #28]
 8011530:	687a      	ldr	r2, [r7, #4]
 8011532:	69d2      	ldr	r2, [r2, #28]
 8011534:	6852      	ldr	r2, [r2, #4]
 8011536:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801153a:	605a      	str	r2, [r3, #4]
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	69da      	ldr	r2, [r3, #28]
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	69db      	ldr	r3, [r3, #28]
 8011544:	695b      	ldr	r3, [r3, #20]
 8011546:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 801154a:	f023 030b 	bic.w	r3, r3, #11
 801154e:	6153      	str	r3, [r2, #20]
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	69db      	ldr	r3, [r3, #28]
 8011554:	687a      	ldr	r2, [r7, #4]
 8011556:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
 801155a:	f002 0101 	and.w	r1, r2, #1
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
 801155e:	687a      	ldr	r2, [r7, #4]
 8011560:	7b12      	ldrb	r2, [r2, #12]
 8011562:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8011566:	f002 0202 	and.w	r2, r2, #2
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
 801156a:	4311      	orrs	r1, r2
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 801156c:	687a      	ldr	r2, [r7, #4]
 801156e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8011572:	ea4f 2282 	mov.w	r2, r2, lsl #10
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 8011576:	f402 6280 	and.w	r2, r2, #1024	; 0x400
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 801157a:	4311      	orrs	r1, r2
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801157c:	687a      	ldr	r2, [r7, #4]
 801157e:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 8011582:	ea4f 2202 	mov.w	r2, r2, lsl #8
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 8011586:	f402 7240 	and.w	r2, r2, #768	; 0x300
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801158a:	430a      	orrs	r2, r1
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 801158c:	615a      	str	r2, [r3, #20]
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	69db      	ldr	r3, [r3, #28]
 8011592:	687a      	ldr	r2, [r7, #4]
 8011594:	69d2      	ldr	r2, [r2, #28]
 8011596:	6951      	ldr	r1, [r2, #20]
 8011598:	687a      	ldr	r2, [r7, #4]
 801159a:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 801159e:	ea4f 3242 	mov.w	r2, r2, lsl #13
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
 80115a2:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 80115a6:	430a      	orrs	r2, r1
 80115a8:	615a      	str	r2, [r3, #20]
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
  WR_REG(HandlePtr->CC4yRegs1Ptr->DITS, (uint32_t)CCU4_CC4_DITS_DCVS_Msk, \
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	69db      	ldr	r3, [r3, #28]
 80115ae:	687a      	ldr	r2, [r7, #4]
 80115b0:	7b52      	ldrb	r2, [r2, #13]
 80115b2:	f002 010f 	and.w	r1, r2, #15
 80115b6:	687a      	ldr	r2, [r7, #4]
 80115b8:	69d2      	ldr	r2, [r2, #28]
 80115ba:	6a12      	ldr	r2, [r2, #32]
 80115bc:	f022 020f 	bic.w	r2, r2, #15
 80115c0:	430a      	orrs	r2, r1
 80115c2:	621a      	str	r2, [r3, #32]
    (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

  /*<<<DD_PWMSP001_API_non1_6>>>*/
  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	69db      	ldr	r3, [r3, #28]
 80115c8:	687a      	ldr	r2, [r7, #4]
 80115ca:	7c92      	ldrb	r2, [r2, #18]
 80115cc:	ea4f 5242 	mov.w	r2, r2, lsl #21
 80115d0:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 80115d4:	687a      	ldr	r2, [r7, #4]
 80115d6:	69d2      	ldr	r2, [r2, #28]
 80115d8:	6952      	ldr	r2, [r2, #20]
 80115da:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80115de:	430a      	orrs	r2, r1
 80115e0:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	69db      	ldr	r3, [r3, #28]
 80115e6:	687a      	ldr	r2, [r7, #4]
 80115e8:	7cd2      	ldrb	r2, [r2, #19]
 80115ea:	ea4f 5282 	mov.w	r2, r2, lsl #22
 80115ee:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 80115f2:	687a      	ldr	r2, [r7, #4]
 80115f4:	69d2      	ldr	r2, [r2, #28]
 80115f6:	6952      	ldr	r2, [r2, #20]
 80115f8:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80115fc:	430a      	orrs	r2, r1
 80115fe:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk,\
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	69db      	ldr	r3, [r3, #28]
 8011604:	687a      	ldr	r2, [r7, #4]
 8011606:	7c52      	ldrb	r2, [r2, #17]
 8011608:	ea4f 4242 	mov.w	r2, r2, lsl #17
 801160c:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8011610:	687a      	ldr	r2, [r7, #4]
 8011612:	69d2      	ldr	r2, [r2, #28]
 8011614:	6952      	ldr	r2, [r2, #20]
 8011616:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801161a:	430a      	orrs	r2, r1
 801161c:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
  
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	69db      	ldr	r3, [r3, #28]
 8011622:	687a      	ldr	r2, [r7, #4]
 8011624:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8011628:	f002 010f 	and.w	r1, r2, #15
 801162c:	687a      	ldr	r2, [r7, #4]
 801162e:	69d2      	ldr	r2, [r2, #28]
 8011630:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8011632:	f022 020f 	bic.w	r2, r2, #15
 8011636:	430a      	orrs	r2, r1
 8011638:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	69db      	ldr	r3, [r3, #28]
 801163e:	687a      	ldr	r2, [r7, #4]
 8011640:	7c12      	ldrb	r2, [r2, #16]
 8011642:	619a      	str	r2, [r3, #24]

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	695b      	ldr	r3, [r3, #20]
 8011648:	687a      	ldr	r2, [r7, #4]
 801164a:	6952      	ldr	r2, [r2, #20]
 801164c:	6911      	ldr	r1, [r2, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 801164e:	687a      	ldr	r2, [r7, #4]
 8011650:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8011654:	ea4f 0282 	mov.w	r2, r2, lsl #2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 8011658:	f04f 0001 	mov.w	r0, #1
 801165c:	fa00 f002 	lsl.w	r0, r0, r2
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 8011660:	687a      	ldr	r2, [r7, #4]
 8011662:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 8011666:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 801166a:	f102 0201 	add.w	r2, r2, #1

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 801166e:	f04f 0401 	mov.w	r4, #1
 8011672:	fa04 f202 	lsl.w	r2, r4, r2
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 8011676:	4310      	orrs	r0, r2
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 8011678:	687a      	ldr	r2, [r7, #4]
 801167a:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 801167e:	ea4f 0282 	mov.w	r2, r2, lsl #2
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 8011682:	f102 0202 	add.w	r2, r2, #2

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 8011686:	f04f 0401 	mov.w	r4, #1
 801168a:	fa04 f202 	lsl.w	r2, r4, r2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801168e:	4302      	orrs	r2, r0
 8011690:	430a      	orrs	r2, r1
 8011692:	611a      	str	r2, [r3, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
}
 8011694:	f107 0708 	add.w	r7, r7, #8
 8011698:	46bd      	mov	sp, r7
 801169a:	bc90      	pop	{r4, r7}
 801169c:	4770      	bx	lr
 801169e:	bf00      	nop

080116a0 <PWMSP001_EnableEvent>:
status_t PWMSP001_EnableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 80116a0:	b480      	push	{r7}
 80116a2:	b085      	sub	sp, #20
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	6078      	str	r0, [r7, #4]
 80116a8:	460b      	mov	r3, r1
 80116aa:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80116ac:	f04f 0301 	mov.w	r3, #1
 80116b0:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80116b6:	781b      	ldrb	r3, [r3, #0]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d103      	bne.n	80116c4 <PWMSP001_EnableEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80116bc:	f04f 0301 	mov.w	r3, #1
 80116c0:	60fb      	str	r3, [r7, #12]
 80116c2:	e024      	b.n	801170e <PWMSP001_EnableEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80116ca:	2b01      	cmp	r3, #1
 80116cc:	d10e      	bne.n	80116ec <PWMSP001_EnableEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	69db      	ldr	r3, [r3, #28]
 80116d2:	687a      	ldr	r2, [r7, #4]
 80116d4:	69d2      	ldr	r2, [r2, #28]
 80116d6:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 80116da:	78fa      	ldrb	r2, [r7, #3]
 80116dc:	f04f 0001 	mov.w	r0, #1
 80116e0:	fa00 f202 	lsl.w	r2, r0, r2
 80116e4:	430a      	orrs	r2, r1
 80116e6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 80116ea:	e00d      	b.n	8011708 <PWMSP001_EnableEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	699b      	ldr	r3, [r3, #24]
 80116f0:	687a      	ldr	r2, [r7, #4]
 80116f2:	6992      	ldr	r2, [r2, #24]
 80116f4:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 80116f8:	78fa      	ldrb	r2, [r7, #3]
 80116fa:	f04f 0001 	mov.w	r0, #1
 80116fe:	fa00 f202 	lsl.w	r2, r0, r2
 8011702:	430a      	orrs	r2, r1
 8011704:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8011708:	f04f 0300 	mov.w	r3, #0
 801170c:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801170e:	68fb      	ldr	r3, [r7, #12]
}
 8011710:	4618      	mov	r0, r3
 8011712:	f107 0714 	add.w	r7, r7, #20
 8011716:	46bd      	mov	sp, r7
 8011718:	bc80      	pop	{r7}
 801171a:	4770      	bx	lr

0801171c <PWMSP001_DisableEvent>:
status_t PWMSP001_DisableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801171c:	b480      	push	{r7}
 801171e:	b085      	sub	sp, #20
 8011720:	af00      	add	r7, sp, #0
 8011722:	6078      	str	r0, [r7, #4]
 8011724:	460b      	mov	r3, r1
 8011726:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8011728:	f04f 0301 	mov.w	r3, #1
 801172c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011732:	781b      	ldrb	r3, [r3, #0]
 8011734:	2b00      	cmp	r3, #0
 8011736:	d103      	bne.n	8011740 <PWMSP001_DisableEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8011738:	f04f 0301 	mov.w	r3, #1
 801173c:	60fb      	str	r3, [r7, #12]
 801173e:	e028      	b.n	8011792 <PWMSP001_DisableEvent+0x76>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011746:	2b01      	cmp	r3, #1
 8011748:	d110      	bne.n	801176c <PWMSP001_DisableEvent+0x50>
    {
      CLR_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	69db      	ldr	r3, [r3, #28]
 801174e:	687a      	ldr	r2, [r7, #4]
 8011750:	69d2      	ldr	r2, [r2, #28]
 8011752:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8011756:	78fa      	ldrb	r2, [r7, #3]
 8011758:	f04f 0001 	mov.w	r0, #1
 801175c:	fa00 f202 	lsl.w	r2, r0, r2
 8011760:	ea6f 0202 	mvn.w	r2, r2
 8011764:	400a      	ands	r2, r1
 8011766:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801176a:	e00f      	b.n	801178c <PWMSP001_DisableEvent+0x70>
    }
    else
    {
      CLR_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	699b      	ldr	r3, [r3, #24]
 8011770:	687a      	ldr	r2, [r7, #4]
 8011772:	6992      	ldr	r2, [r2, #24]
 8011774:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8011778:	78fa      	ldrb	r2, [r7, #3]
 801177a:	f04f 0001 	mov.w	r0, #1
 801177e:	fa00 f202 	lsl.w	r2, r0, r2
 8011782:	ea6f 0202 	mvn.w	r2, r2
 8011786:	400a      	ands	r2, r1
 8011788:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801178c:	f04f 0300 	mov.w	r3, #0
 8011790:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 8011792:	68fb      	ldr	r3, [r7, #12]
}
 8011794:	4618      	mov	r0, r3
 8011796:	f107 0714 	add.w	r7, r7, #20
 801179a:	46bd      	mov	sp, r7
 801179c:	bc80      	pop	{r7}
 801179e:	4770      	bx	lr

080117a0 <PWMSP001_ClearPendingEvent>:
status_t PWMSP001_ClearPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 80117a0:	b480      	push	{r7}
 80117a2:	b085      	sub	sp, #20
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	6078      	str	r0, [r7, #4]
 80117a8:	460b      	mov	r3, r1
 80117aa:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80117ac:	f04f 0301 	mov.w	r3, #1
 80117b0:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80117b6:	781b      	ldrb	r3, [r3, #0]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d103      	bne.n	80117c4 <PWMSP001_ClearPendingEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80117bc:	f04f 0301 	mov.w	r3, #1
 80117c0:	60fb      	str	r3, [r7, #12]
 80117c2:	e024      	b.n	801180e <PWMSP001_ClearPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80117ca:	2b01      	cmp	r3, #1
 80117cc:	d10e      	bne.n	80117ec <PWMSP001_ClearPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR,(uint8_t) Event);
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	69db      	ldr	r3, [r3, #28]
 80117d2:	687a      	ldr	r2, [r7, #4]
 80117d4:	69d2      	ldr	r2, [r2, #28]
 80117d6:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80117da:	78fa      	ldrb	r2, [r7, #3]
 80117dc:	f04f 0001 	mov.w	r0, #1
 80117e0:	fa00 f202 	lsl.w	r2, r0, r2
 80117e4:	430a      	orrs	r2, r1
 80117e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80117ea:	e00d      	b.n	8011808 <PWMSP001_ClearPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, (uint8_t)Event);
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	699b      	ldr	r3, [r3, #24]
 80117f0:	687a      	ldr	r2, [r7, #4]
 80117f2:	6992      	ldr	r2, [r2, #24]
 80117f4:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80117f8:	78fa      	ldrb	r2, [r7, #3]
 80117fa:	f04f 0001 	mov.w	r0, #1
 80117fe:	fa00 f202 	lsl.w	r2, r0, r2
 8011802:	430a      	orrs	r2, r1
 8011804:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8011808:	f04f 0300 	mov.w	r3, #0
 801180c:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801180e:	68fb      	ldr	r3, [r7, #12]
}
 8011810:	4618      	mov	r0, r3
 8011812:	f107 0714 	add.w	r7, r7, #20
 8011816:	46bd      	mov	sp, r7
 8011818:	bc80      	pop	{r7}
 801181a:	4770      	bx	lr

0801181c <PWMSP001_SetPendingEvent>:
status_t PWMSP001_SetPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801181c:	b480      	push	{r7}
 801181e:	b085      	sub	sp, #20
 8011820:	af00      	add	r7, sp, #0
 8011822:	6078      	str	r0, [r7, #4]
 8011824:	460b      	mov	r3, r1
 8011826:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8011828:	f04f 0301 	mov.w	r3, #1
 801182c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011832:	781b      	ldrb	r3, [r3, #0]
 8011834:	2b00      	cmp	r3, #0
 8011836:	d103      	bne.n	8011840 <PWMSP001_SetPendingEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8011838:	f04f 0301 	mov.w	r3, #1
 801183c:	60fb      	str	r3, [r7, #12]
 801183e:	e024      	b.n	801188a <PWMSP001_SetPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011846:	2b01      	cmp	r3, #1
 8011848:	d10e      	bne.n	8011868 <PWMSP001_SetPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWS,(uint8_t)Event);
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	69db      	ldr	r3, [r3, #28]
 801184e:	687a      	ldr	r2, [r7, #4]
 8011850:	69d2      	ldr	r2, [r2, #28]
 8011852:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 8011856:	78fa      	ldrb	r2, [r7, #3]
 8011858:	f04f 0001 	mov.w	r0, #1
 801185c:	fa00 f202 	lsl.w	r2, r0, r2
 8011860:	430a      	orrs	r2, r1
 8011862:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8011866:	e00d      	b.n	8011884 <PWMSP001_SetPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWS, (uint8_t)Event);
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	699b      	ldr	r3, [r3, #24]
 801186c:	687a      	ldr	r2, [r7, #4]
 801186e:	6992      	ldr	r2, [r2, #24]
 8011870:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 8011874:	78fa      	ldrb	r2, [r7, #3]
 8011876:	f04f 0001 	mov.w	r0, #1
 801187a:	fa00 f202 	lsl.w	r2, r0, r2
 801187e:	430a      	orrs	r2, r1
 8011880:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8011884:	f04f 0300 	mov.w	r3, #0
 8011888:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801188a:	68fb      	ldr	r3, [r7, #12]
}
 801188c:	4618      	mov	r0, r3
 801188e:	f107 0714 	add.w	r7, r7, #20
 8011892:	46bd      	mov	sp, r7
 8011894:	bc80      	pop	{r7}
 8011896:	4770      	bx	lr

08011898 <PWMSP001_GetPendingEvent>:
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event,
    uint8_t*EvtStatus
)
{
 8011898:	b480      	push	{r7}
 801189a:	b087      	sub	sp, #28
 801189c:	af00      	add	r7, sp, #0
 801189e:	60f8      	str	r0, [r7, #12]
 80118a0:	460b      	mov	r3, r1
 80118a2:	607a      	str	r2, [r7, #4]
 80118a4:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80118a6:	f04f 0301 	mov.w	r3, #1
 80118aa:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80118b0:	781b      	ldrb	r3, [r3, #0]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d103      	bne.n	80118be <PWMSP001_GetPendingEvent+0x26>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80118b6:	f04f 0301 	mov.w	r3, #1
 80118ba:	617b      	str	r3, [r7, #20]
 80118bc:	e038      	b.n	8011930 <PWMSP001_GetPendingEvent+0x98>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80118c4:	2b01      	cmp	r3, #1
 80118c6:	d118      	bne.n	80118fa <PWMSP001_GetPendingEvent+0x62>
    {

      if(RD_REG(HandlePtr->CC4yRegs1Ptr->INTS, ((uint32_t)0x01 <<(uint32_t)Event), (uint32_t)Event))
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	69db      	ldr	r3, [r3, #28]
 80118cc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80118d0:	7afb      	ldrb	r3, [r7, #11]
 80118d2:	f04f 0101 	mov.w	r1, #1
 80118d6:	fa01 f303 	lsl.w	r3, r1, r3
 80118da:	401a      	ands	r2, r3
 80118dc:	7afb      	ldrb	r3, [r7, #11]
 80118de:	fa22 f303 	lsr.w	r3, r2, r3
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d004      	beq.n	80118f0 <PWMSP001_GetPendingEvent+0x58>
	  {
	      *EvtStatus = (uint8_t)SET;
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	f04f 0201 	mov.w	r2, #1
 80118ec:	701a      	strb	r2, [r3, #0]
 80118ee:	e01c      	b.n	801192a <PWMSP001_GetPendingEvent+0x92>
	  }
	  else
	  {
	      *EvtStatus = (uint8_t)RESET;
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	f04f 0200 	mov.w	r2, #0
 80118f6:	701a      	strb	r2, [r3, #0]
 80118f8:	e017      	b.n	801192a <PWMSP001_GetPendingEvent+0x92>
	  }
    }
    else
    {
      if(RD_REG(HandlePtr->CC4yRegsPtr->INTS, ((uint32_t)0x01 << (uint32_t)Event),(uint32_t)Event))
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	699b      	ldr	r3, [r3, #24]
 80118fe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8011902:	7afb      	ldrb	r3, [r7, #11]
 8011904:	f04f 0101 	mov.w	r1, #1
 8011908:	fa01 f303 	lsl.w	r3, r1, r3
 801190c:	401a      	ands	r2, r3
 801190e:	7afb      	ldrb	r3, [r7, #11]
 8011910:	fa22 f303 	lsr.w	r3, r2, r3
 8011914:	2b00      	cmp	r3, #0
 8011916:	d004      	beq.n	8011922 <PWMSP001_GetPendingEvent+0x8a>
      {
        *EvtStatus = (uint8_t)SET;
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	f04f 0201 	mov.w	r2, #1
 801191e:	701a      	strb	r2, [r3, #0]
 8011920:	e003      	b.n	801192a <PWMSP001_GetPendingEvent+0x92>
      }
      else
      {
        *EvtStatus = (uint8_t)RESET;
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	f04f 0200 	mov.w	r2, #0
 8011928:	701a      	strb	r2, [r3, #0]
      }
      /* *EvtStatus = RD_REG(HandlePtr->CC4yRegsPtr->INTS, (0x01 << (uint8_t)Event),(uint8_t) Event)\
	   ? (uint8_t)SET : (uint8_t)RESET;	*/
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801192a:	f04f 0300 	mov.w	r3, #0
 801192e:	617b      	str	r3, [r7, #20]
  }
  return (Status);
 8011930:	697b      	ldr	r3, [r7, #20]
}
 8011932:	4618      	mov	r0, r3
 8011934:	f107 071c 	add.w	r7, r7, #28
 8011938:	46bd      	mov	sp, r7
 801193a:	bc80      	pop	{r7}
 801193c:	4770      	bx	lr
 801193e:	bf00      	nop

08011940 <PWMMP001_Init>:

/**
 * This function initializes all instances of the PWMMP001 App.
 */
void PWMMP001_Init(void)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b082      	sub	sp, #8
 8011944:	af00      	add	r7, sp, #0
  status_t Status;
  /*Clock initialization - if it is not already done by DAVE3.h */
  CLK001_Init();
 8011946:	f004 fb89 	bl	801605c <CLK001_Init>
  /* CCU8 global init to start the prescalar and de-assert the module */
  CCU8GLOBAL_Init();
 801194a:	f004 fbb3 	bl	80160b4 <CCU8GLOBAL_Init>
  Status = PWMMP001_lInit(&PWMMP001_Handle0);
 801194e:	f241 2058 	movw	r0, #4696	; 0x1258
 8011952:	f6c0 0002 	movt	r0, #2050	; 0x802
 8011956:	f000 f8c7 	bl	8011ae8 <PWMMP001_lInit>
 801195a:	6078      	str	r0, [r7, #4]
  if(Status == (uint32_t)DAVEApp_SUCCESS)
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d10d      	bne.n	801197e <PWMMP001_Init+0x3e>
  {
    if (PWMMP001_Handle0.StartControl == (uint8_t)SET)
 8011962:	f241 2358 	movw	r3, #4696	; 0x1258
 8011966:	f6c0 0302 	movt	r3, #2050	; 0x802
 801196a:	791b      	ldrb	r3, [r3, #4]
 801196c:	2b01      	cmp	r3, #1
 801196e:	d106      	bne.n	801197e <PWMMP001_Init+0x3e>
    {
      Status = PWMMP001_Start(&PWMMP001_Handle0);
 8011970:	f241 2058 	movw	r0, #4696	; 0x1258
 8011974:	f6c0 0002 	movt	r0, #2050	; 0x802
 8011978:	f000 f998 	bl	8011cac <PWMMP001_Start>
 801197c:	6078      	str	r0, [r7, #4]
  {
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }	  
	        
    /* Configuration of Phase 1 Direct Output Pin 1.14 based on User configuration */
  PORT1->PDR1 &= (~((uint32_t)PORT1_PDR1_PD14_Msk));
 801197e:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011982:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011986:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801198a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801198e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8011990:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8011994:	645a      	str	r2, [r3, #68]	; 0x44
  PORT1->PDR1 |= (((uint32_t)0U << (uint32_t)PORT1_PDR1_PD14_Pos) & \
 8011996:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801199a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801199e:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80119a2:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80119a6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80119a8:	645a      	str	r2, [r3, #68]	; 0x44
                               (uint32_t)PORT1_PDR1_PD14_Msk);
  PORT1->IOCR12  &= (~((uint32_t)PORT_IOCR_PC2_PO_Msk));
 80119aa:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80119ae:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80119b2:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80119b6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80119ba:	69d2      	ldr	r2, [r2, #28]
 80119bc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80119c0:	61da      	str	r2, [r3, #28]
  PORT1->IOCR12  |= (((uint32_t)0U << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 80119c2:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80119c6:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80119ca:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80119ce:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80119d2:	69d2      	ldr	r2, [r2, #28]
 80119d4:	61da      	str	r2, [r3, #28]
                               (uint32_t)PORT_IOCR_PC2_PO_Msk);   
    /* Configuration of Phase 1 Inverted Output Pin 1.11 based on User configuration */
  PORT1->PDR1 &= (~((uint32_t)PORT1_PDR1_PD11_Msk));
 80119d6:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80119da:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80119de:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80119e2:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80119e6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80119e8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80119ec:	645a      	str	r2, [r3, #68]	; 0x44
  PORT1->PDR1 |= (((uint32_t)0U << (uint32_t)PORT1_PDR1_PD11_Pos) & \
 80119ee:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80119f2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80119f6:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80119fa:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80119fe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8011a00:	645a      	str	r2, [r3, #68]	; 0x44
                             (uint32_t)PORT1_PDR1_PD11_Msk);
  PORT1->IOCR8  &= (~((uint32_t)PORT_IOCR_PC3_PO_Msk));
 8011a02:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011a06:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011a0a:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011a0e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011a12:	6992      	ldr	r2, [r2, #24]
 8011a14:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8011a18:	619a      	str	r2, [r3, #24]
  PORT1->IOCR8  |= (((uint32_t)0U << (uint32_t)PORT_IOCR_PC3_PO_Pos) & \
 8011a1a:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011a1e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011a22:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011a26:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011a2a:	6992      	ldr	r2, [r2, #24]
 8011a2c:	619a      	str	r2, [r3, #24]
                               (uint32_t)PORT_IOCR_PC3_PO_Msk);
    /* Configuration of Phase 2 Direct Output Pin 1.4 based on User configuration */
  PORT1->PDR0  &= (~(PORT1_PDR0_PD4_Msk));
 8011a2e:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011a32:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011a36:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011a3a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011a3e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8011a40:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8011a44:	641a      	str	r2, [r3, #64]	; 0x40
  PORT1->PDR0  |= ((0 << PORT1_PDR0_PD4_Pos) & \
 8011a46:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011a4a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011a4e:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011a52:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011a56:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8011a58:	641a      	str	r2, [r3, #64]	; 0x40
                             PORT1_PDR0_PD4_Msk);
  PORT1->IOCR4  &= (~((uint32_t)PORT_IOCR_PC0_PO_Msk));
 8011a5a:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011a5e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011a62:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011a66:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011a6a:	6952      	ldr	r2, [r2, #20]
 8011a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011a70:	615a      	str	r2, [r3, #20]
  PORT1->IOCR4  |= (((uint32_t)0U << (uint32_t)PORT_IOCR_PC0_PO_Pos) & \
 8011a72:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011a76:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011a7a:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011a7e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011a82:	6952      	ldr	r2, [r2, #20]
 8011a84:	615a      	str	r2, [r3, #20]
                               (uint32_t)PORT_IOCR_PC0_PO_Msk);
    /* Configuration of Phase 2 Inverted Output Pin 1.10 based on User configuration */
  PORT1->PDR1 &= (~(PORT1_PDR1_PD10_Msk));
 8011a86:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011a8a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011a8e:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011a92:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011a96:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8011a98:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8011a9c:	645a      	str	r2, [r3, #68]	; 0x44
  PORT1->PDR1 |= ((0 << PORT1_PDR1_PD10_Pos) & \
 8011a9e:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011aa2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011aa6:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011aaa:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011aae:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8011ab0:	645a      	str	r2, [r3, #68]	; 0x44
                             PORT1_PDR1_PD10_Msk);
  PORT1->IOCR8  &= (~((uint32_t)PORT_IOCR_PC2_PO_Msk));
 8011ab2:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011ab6:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011aba:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011abe:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011ac2:	6992      	ldr	r2, [r2, #24]
 8011ac4:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8011ac8:	619a      	str	r2, [r3, #24]
  PORT1->IOCR8  |= (((uint32_t)0U << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 8011aca:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8011ace:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8011ad2:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8011ad6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8011ada:	6992      	ldr	r2, [r2, #24]
 8011adc:	619a      	str	r2, [r3, #24]
                               (uint32_t)PORT_IOCR_PC2_PO_Msk);
}
 8011ade:	f107 0708 	add.w	r7, r7, #8
 8011ae2:	46bd      	mov	sp, r7
 8011ae4:	bd80      	pop	{r7, pc}
 8011ae6:	bf00      	nop

08011ae8 <PWMMP001_lInit>:
/**
 * This function initializes all instances of the PWMMP001 app and changes state to INITIALIZED.
 */
/*<<<DD_PWMMP001_API_1>>>*/
status_t PWMMP001_lInit(const PWMMP001_HandleType* HandlePtr)
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	b084      	sub	sp, #16
 8011aec:	af00      	add	r7, sp, #0
 8011aee:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8011af0:	f04f 0301 	mov.w	r3, #1
 8011af4:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = 0U;
 8011af6:	f04f 0300 	mov.w	r3, #0
 8011afa:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);
  do
  {
/*<<<DD_PWMMP001_API_1_1>>>*/
    if (HandlePtr->DynamicHandle->State != PWMMP001_UNINITIALIZED)
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	69db      	ldr	r3, [r3, #28]
 8011b00:	781b      	ldrb	r3, [r3, #0]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d158      	bne.n	8011bb8 <PWMMP001_lInit+0xd0>
      break;
    }
/*<<<DD_PWMMP001_API_1_1>>>*/
    do
    {
      Status = CCU8PWMLIB_Init(HandlePtr->PhaseHandlePtr[PhaseNumber]);
 8011b06:	7afa      	ldrb	r2, [r7, #11]
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	f102 0202 	add.w	r2, r2, #2
 8011b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b12:	4618      	mov	r0, r3
 8011b14:	f000 ff1c 	bl	8012950 <CCU8PWMLIB_Init>
 8011b18:	60f8      	str	r0, [r7, #12]
      /* Enable multi channel mode */
      if (HandlePtr->kMultiChanModeSupport == 1U)
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	785b      	ldrb	r3, [r3, #1]
 8011b1e:	2b01      	cmp	r3, #1
 8011b20:	d130      	bne.n	8011b84 <PWMMP001_lInit+0x9c>
      {
        SET_BIT(HandlePtr->PhaseHandlePtr[PhaseNumber]->CC8yRegsPtr->TC,
 8011b22:	7afa      	ldrb	r2, [r7, #11]
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	f102 0202 	add.w	r2, r2, #2
 8011b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011b30:	7af9      	ldrb	r1, [r7, #11]
 8011b32:	687a      	ldr	r2, [r7, #4]
 8011b34:	f101 0102 	add.w	r1, r1, #2
 8011b38:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8011b3c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8011b3e:	6952      	ldr	r2, [r2, #20]
 8011b40:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8011b44:	615a      	str	r2, [r3, #20]
              CCU8_CC8_TC_MCME1_Pos);
        HandlePtr->PhaseHandlePtr[PhaseNumber]->CC8yKernRegsPtr->GCTRL |= 
 8011b46:	7afa      	ldrb	r2, [r7, #11]
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	f102 0202 	add.w	r2, r2, #2
 8011b4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b54:	7af9      	ldrb	r1, [r7, #11]
 8011b56:	687a      	ldr	r2, [r7, #4]
 8011b58:	f101 0102 	add.w	r1, r1, #2
 8011b5c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8011b60:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8011b62:	6811      	ldr	r1, [r2, #0]
          (uint32_t)1U << ((uint32_t)HandlePtr->PhaseHandlePtr[PhaseNumber]->FirstSlice + (uint32_t)10U);
 8011b64:	7af8      	ldrb	r0, [r7, #11]
 8011b66:	687a      	ldr	r2, [r7, #4]
 8011b68:	f100 0002 	add.w	r0, r0, #2
 8011b6c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8011b70:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 8011b74:	f102 020a 	add.w	r2, r2, #10
 8011b78:	f04f 0001 	mov.w	r0, #1
 8011b7c:	fa00 f202 	lsl.w	r2, r0, r2
      /* Enable multi channel mode */
      if (HandlePtr->kMultiChanModeSupport == 1U)
      {
        SET_BIT(HandlePtr->PhaseHandlePtr[PhaseNumber]->CC8yRegsPtr->TC,
              CCU8_CC8_TC_MCME1_Pos);
        HandlePtr->PhaseHandlePtr[PhaseNumber]->CC8yKernRegsPtr->GCTRL |= 
 8011b80:	430a      	orrs	r2, r1
 8011b82:	601a      	str	r2, [r3, #0]
          (uint32_t)1U << ((uint32_t)HandlePtr->PhaseHandlePtr[PhaseNumber]->FirstSlice + (uint32_t)10U);
      }
      PhaseNumber++;
 8011b84:	7afb      	ldrb	r3, [r7, #11]
 8011b86:	f103 0301 	add.w	r3, r3, #1
 8011b8a:	72fb      	strb	r3, [r7, #11]
    } while ((PhaseNumber < HandlePtr->kNumPhases) && (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	789b      	ldrb	r3, [r3, #2]
 8011b90:	7afa      	ldrb	r2, [r7, #11]
 8011b92:	429a      	cmp	r2, r3
 8011b94:	d207      	bcs.n	8011ba6 <PWMMP001_lInit+0xbe>
 8011b96:	7afa      	ldrb	r2, [r7, #11]
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	f102 0202 	add.w	r2, r2, #2
 8011b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d1af      	bne.n	8011b06 <PWMMP001_lInit+0x1e>

    HandlePtr->DynamicHandle->State = PWMMP001_INITIALIZED;
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	69db      	ldr	r3, [r3, #28]
 8011baa:	f04f 0201 	mov.w	r2, #1
 8011bae:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8011bb0:	f04f 0300 	mov.w	r3, #0
 8011bb4:	60fb      	str	r3, [r7, #12]
 8011bb6:	e000      	b.n	8011bba <PWMMP001_lInit+0xd2>
  do
  {
/*<<<DD_PWMMP001_API_1_1>>>*/
    if (HandlePtr->DynamicHandle->State != PWMMP001_UNINITIALIZED)
    {
      break;
 8011bb8:	bf00      	nop
  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8011bba:	68fb      	ldr	r3, [r7, #12]
}
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	f107 0710 	add.w	r7, r7, #16
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}
 8011bc6:	bf00      	nop

08011bc8 <PWMMP001_Deinit>:
/*<<<DD_PWMMP001_API_2>>>*/
/**
 * This function de-initializes the PWMMP001 app. 
 */
status_t PWMMP001_Deinit(const PWMMP001_HandleType* HandlePtr)
{
 8011bc8:	b580      	push	{r7, lr}
 8011bca:	b084      	sub	sp, #16
 8011bcc:	af00      	add	r7, sp, #0
 8011bce:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8011bd0:	f04f 0301 	mov.w	r3, #1
 8011bd4:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = 0U;
 8011bd6:	f04f 0300 	mov.w	r3, #0
 8011bda:	72fb      	strb	r3, [r7, #11]

/*<<<DD_PWMMP001_API_2_1>>>*/
    if (HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED)
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	69db      	ldr	r3, [r3, #28]
 8011be0:	781b      	ldrb	r3, [r3, #0]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d022      	beq.n	8011c2c <PWMMP001_Deinit+0x64>
/*<<<DD_PWMMP001_API_2_2>>>*/
    else
    {
      do
      {
        Status = CCU8PWMLIB_Deinit(HandlePtr->PhaseHandlePtr[PhaseNumber]);
 8011be6:	7afa      	ldrb	r2, [r7, #11]
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	f102 0202 	add.w	r2, r2, #2
 8011bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	f001 fa68 	bl	80130c8 <CCU8PWMLIB_Deinit>
 8011bf8:	60f8      	str	r0, [r7, #12]
        PhaseNumber++;
 8011bfa:	7afb      	ldrb	r3, [r7, #11]
 8011bfc:	f103 0301 	add.w	r3, r3, #1
 8011c00:	72fb      	strb	r3, [r7, #11]
      } while ( (PhaseNumber < HandlePtr->kNumPhases) && (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));      
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	789b      	ldrb	r3, [r3, #2]
 8011c06:	7afa      	ldrb	r2, [r7, #11]
 8011c08:	429a      	cmp	r2, r3
 8011c0a:	d207      	bcs.n	8011c1c <PWMMP001_Deinit+0x54>
 8011c0c:	7afa      	ldrb	r2, [r7, #11]
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	f102 0202 	add.w	r2, r2, #2
 8011c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d1e4      	bne.n	8011be6 <PWMMP001_Deinit+0x1e>
      HandlePtr->DynamicHandle->State = PWMMP001_UNINITIALIZED;
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	69db      	ldr	r3, [r3, #28]
 8011c20:	f04f 0200 	mov.w	r2, #0
 8011c24:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
 8011c26:	f04f 0300 	mov.w	r3, #0
 8011c2a:	60fb      	str	r3, [r7, #12]
    }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8011c2c:	68fb      	ldr	r3, [r7, #12]
}
 8011c2e:	4618      	mov	r0, r3
 8011c30:	f107 0710 	add.w	r7, r7, #16
 8011c34:	46bd      	mov	sp, r7
 8011c36:	bd80      	pop	{r7, pc}

08011c38 <PWMMP001_DisableGlobalStart>:
/*
 * This will clear the respective CCU8 module bit in the CCUCON register.
 */
void PWMMP001_DisableGlobalStart(const PWMMP001_HandleType* HandlePtr)
{
 8011c38:	b480      	push	{r7}
 8011c3a:	b083      	sub	sp, #12
 8011c3c:	af00      	add	r7, sp, #0
 8011c3e:	6078      	str	r0, [r7, #4]
  CLR_BIT(SCU_GENERAL->CCUCON, (((uint32_t)HandlePtr->kModuleNo + 8U)));
 8011c40:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8011c44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8011c48:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8011c4c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8011c50:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8011c52:	687a      	ldr	r2, [r7, #4]
 8011c54:	78d2      	ldrb	r2, [r2, #3]
 8011c56:	f102 0208 	add.w	r2, r2, #8
 8011c5a:	f04f 0001 	mov.w	r0, #1
 8011c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8011c62:	ea6f 0202 	mvn.w	r2, r2
 8011c66:	400a      	ands	r2, r1
 8011c68:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8011c6a:	f107 070c 	add.w	r7, r7, #12
 8011c6e:	46bd      	mov	sp, r7
 8011c70:	bc80      	pop	{r7}
 8011c72:	4770      	bx	lr

08011c74 <PWMMP001_EnableGlobalStart>:
/*
 * This will set the respective CCU8 module bit in the CCUCON register.
 */
void PWMMP001_EnableGlobalStart(const PWMMP001_HandleType* HandlePtr)    
{
 8011c74:	b480      	push	{r7}
 8011c76:	b083      	sub	sp, #12
 8011c78:	af00      	add	r7, sp, #0
 8011c7a:	6078      	str	r0, [r7, #4]
	SET_BIT(SCU_GENERAL->CCUCON,(((uint32_t)HandlePtr->kModuleNo + 8U)));
 8011c7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8011c80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8011c84:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8011c88:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8011c8c:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8011c8e:	687a      	ldr	r2, [r7, #4]
 8011c90:	78d2      	ldrb	r2, [r2, #3]
 8011c92:	f102 0208 	add.w	r2, r2, #8
 8011c96:	f04f 0001 	mov.w	r0, #1
 8011c9a:	fa00 f202 	lsl.w	r2, r0, r2
 8011c9e:	430a      	orrs	r2, r1
 8011ca0:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8011ca2:	f107 070c 	add.w	r7, r7, #12
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	bc80      	pop	{r7}
 8011caa:	4770      	bx	lr

08011cac <PWMMP001_Start>:
 * It enables the interrupts and clears
 * IDLE mode of the CCU8 slices by calling CCU8PWMLIB_Start API.
 * It sets the CCUCON bit to 1 for simultaneous start of the slices.
 */
status_t PWMMP001_Start(const PWMMP001_HandleType* HandlePtr)
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b084      	sub	sp, #16
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8011cb4:	f04f 0301 	mov.w	r3, #1
 8011cb8:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 8011cba:	f04f 0300 	mov.w	r3, #0
 8011cbe:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_3_1>>>*/
  if ((HandlePtr->DynamicHandle->State != PWMMP001_INITIALIZED) &&
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	69db      	ldr	r3, [r3, #28]
 8011cc4:	781b      	ldrb	r3, [r3, #0]
 8011cc6:	2b01      	cmp	r3, #1
 8011cc8:	d004      	beq.n	8011cd4 <PWMMP001_Start+0x28>
      (HandlePtr->DynamicHandle->State != PWMMP001_STOPPED))
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	69db      	ldr	r3, [r3, #28]
 8011cce:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
  uint8_t PhaseNumber = (uint8_t)0;
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_3_1>>>*/
  if ((HandlePtr->DynamicHandle->State != PWMMP001_INITIALIZED) &&
 8011cd0:	2b03      	cmp	r3, #3
 8011cd2:	d17c      	bne.n	8011dce <PWMMP001_Start+0x122>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->SCUSyncStart == 0U)
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	781b      	ldrb	r3, [r3, #0]
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d11e      	bne.n	8011d1a <PWMMP001_Start+0x6e>
    {
      do
      {
        Status = CCU8PWMLIB_Start(HandlePtr->PhaseHandlePtr[PhaseNumber]);
 8011cdc:	7afa      	ldrb	r2, [r7, #11]
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	f102 0202 	add.w	r2, r2, #2
 8011ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ce8:	4618      	mov	r0, r3
 8011cea:	f001 fad1 	bl	8013290 <CCU8PWMLIB_Start>
 8011cee:	60f8      	str	r0, [r7, #12]
        PhaseNumber++;
 8011cf0:	7afb      	ldrb	r3, [r7, #11]
 8011cf2:	f103 0301 	add.w	r3, r3, #1
 8011cf6:	72fb      	strb	r3, [r7, #11]
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	789b      	ldrb	r3, [r3, #2]
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011cfc:	7afa      	ldrb	r2, [r7, #11]
 8011cfe:	429a      	cmp	r2, r3
 8011d00:	d25d      	bcs.n	8011dbe <PWMMP001_Start+0x112>
    {
      do
      {
        Status = CCU8PWMLIB_Start(HandlePtr->PhaseHandlePtr[PhaseNumber]);
        PhaseNumber++;
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d15a      	bne.n	8011dbe <PWMMP001_Start+0x112>
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011d08:	7afa      	ldrb	r2, [r7, #11]
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f102 0202 	add.w	r2, r2, #2
 8011d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d1e1      	bne.n	8011cdc <PWMMP001_Start+0x30>
 8011d18:	e051      	b.n	8011dbe <PWMMP001_Start+0x112>
    }
    else
    {
      PWMMP001_DisableGlobalStart(HandlePtr);
 8011d1a:	6878      	ldr	r0, [r7, #4]
 8011d1c:	f7ff ff8c 	bl	8011c38 <PWMMP001_DisableGlobalStart>
      do
      {
        Status = CCU8PWMLIB_EnableExtStart(HandlePtr->PhaseHandlePtr[PhaseNumber]);
 8011d20:	7afa      	ldrb	r2, [r7, #11]
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	f102 0202 	add.w	r2, r2, #2
 8011d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d2c:	4618      	mov	r0, r3
 8011d2e:	f001 fb45 	bl	80133bc <CCU8PWMLIB_EnableExtStart>
 8011d32:	60f8      	str	r0, [r7, #12]
        Status = CCU8PWMLIB_Start(HandlePtr->PhaseHandlePtr[PhaseNumber]);
 8011d34:	7afa      	ldrb	r2, [r7, #11]
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	f102 0202 	add.w	r2, r2, #2
 8011d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d40:	4618      	mov	r0, r3
 8011d42:	f001 faa5 	bl	8013290 <CCU8PWMLIB_Start>
 8011d46:	60f8      	str	r0, [r7, #12]
        PhaseNumber++;
 8011d48:	7afb      	ldrb	r3, [r7, #11]
 8011d4a:	f103 0301 	add.w	r3, r3, #1
 8011d4e:	72fb      	strb	r3, [r7, #11]
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	789b      	ldrb	r3, [r3, #2]
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011d54:	7afa      	ldrb	r2, [r7, #11]
 8011d56:	429a      	cmp	r2, r3
 8011d58:	d20a      	bcs.n	8011d70 <PWMMP001_Start+0xc4>
      do
      {
        Status = CCU8PWMLIB_EnableExtStart(HandlePtr->PhaseHandlePtr[PhaseNumber]);
        Status = CCU8PWMLIB_Start(HandlePtr->PhaseHandlePtr[PhaseNumber]);
        PhaseNumber++;
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d107      	bne.n	8011d70 <PWMMP001_Start+0xc4>
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011d60:	7afa      	ldrb	r2, [r7, #11]
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	f102 0202 	add.w	r2, r2, #2
 8011d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d1d7      	bne.n	8011d20 <PWMMP001_Start+0x74>

      /*<<<DD_PWMMP001_API_3_2>>>*/
      /* Set the CCUCON register bit and then immediately reset to 
       * avoid spurious start
       */ 
      PWMMP001_EnableGlobalStart(HandlePtr);
 8011d70:	6878      	ldr	r0, [r7, #4]
 8011d72:	f7ff ff7f 	bl	8011c74 <PWMMP001_EnableGlobalStart>
      PWMMP001_DisableGlobalStart(HandlePtr);
 8011d76:	6878      	ldr	r0, [r7, #4]
 8011d78:	f7ff ff5e 	bl	8011c38 <PWMMP001_DisableGlobalStart>
      PhaseNumber = 0U;
 8011d7c:	f04f 0300 	mov.w	r3, #0
 8011d80:	72fb      	strb	r3, [r7, #11]
      /* Disable External start feature to avoid spurious restarting of the slices */
      do
      {
        Status = CCU8PWMLIB_DisableExtStart(HandlePtr->PhaseHandlePtr[PhaseNumber]);
 8011d82:	7afa      	ldrb	r2, [r7, #11]
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	f102 0202 	add.w	r2, r2, #2
 8011d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d8e:	4618      	mov	r0, r3
 8011d90:	f001 fb56 	bl	8013440 <CCU8PWMLIB_DisableExtStart>
 8011d94:	60f8      	str	r0, [r7, #12]
        PhaseNumber++;
 8011d96:	7afb      	ldrb	r3, [r7, #11]
 8011d98:	f103 0301 	add.w	r3, r3, #1
 8011d9c:	72fb      	strb	r3, [r7, #11]
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	789b      	ldrb	r3, [r3, #2]
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011da2:	7afa      	ldrb	r2, [r7, #11]
 8011da4:	429a      	cmp	r2, r3
 8011da6:	d20a      	bcs.n	8011dbe <PWMMP001_Start+0x112>
      /* Disable External start feature to avoid spurious restarting of the slices */
      do
      {
        Status = CCU8PWMLIB_DisableExtStart(HandlePtr->PhaseHandlePtr[PhaseNumber]);
        PhaseNumber++;
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d107      	bne.n	8011dbe <PWMMP001_Start+0x112>
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011dae:	7afa      	ldrb	r2, [r7, #11]
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	f102 0202 	add.w	r2, r2, #2
 8011db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d1e1      	bne.n	8011d82 <PWMMP001_Start+0xd6>
    }
    HandlePtr->DynamicHandle->State = PWMMP001_RUNNING;
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	69db      	ldr	r3, [r3, #28]
 8011dc2:	f04f 0202 	mov.w	r2, #2
 8011dc6:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8011dc8:	f04f 0300 	mov.w	r3, #0
 8011dcc:	60fb      	str	r3, [r7, #12]
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8011dce:	68fb      	ldr	r3, [r7, #12]
}
 8011dd0:	4618      	mov	r0, r3
 8011dd2:	f107 0710 	add.w	r7, r7, #16
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	bd80      	pop	{r7, pc}
 8011dda:	bf00      	nop

08011ddc <PWMMP001_Stop>:
 * This function stops the PWMMP001 app. 
 * It clears all the interrupts, clears the RUN bit of the required slices by
 * calling CCU8PWMLIB_Stop API.
 */
status_t PWMMP001_Stop(const PWMMP001_HandleType* HandlePtr)
{
 8011ddc:	b580      	push	{r7, lr}
 8011dde:	b084      	sub	sp, #16
 8011de0:	af00      	add	r7, sp, #0
 8011de2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8011de4:	f04f 0301 	mov.w	r3, #1
 8011de8:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 8011dea:	f04f 0300 	mov.w	r3, #0
 8011dee:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_4_1>>>*/
  if ((HandlePtr->DynamicHandle->State != PWMMP001_RUNNING))
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	69db      	ldr	r3, [r3, #28]
 8011df4:	781b      	ldrb	r3, [r3, #0]
 8011df6:	2b02      	cmp	r3, #2
 8011df8:	d125      	bne.n	8011e46 <PWMMP001_Stop+0x6a>
  }
  else
  {
    do
    {
      Status = CCU8PWMLIB_Stop(HandlePtr->PhaseHandlePtr[PhaseNumber]);
 8011dfa:	7afa      	ldrb	r2, [r7, #11]
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	f102 0202 	add.w	r2, r2, #2
 8011e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e06:	4618      	mov	r0, r3
 8011e08:	f001 fb40 	bl	801348c <CCU8PWMLIB_Stop>
 8011e0c:	60f8      	str	r0, [r7, #12]
      PhaseNumber++;
 8011e0e:	7afb      	ldrb	r3, [r7, #11]
 8011e10:	f103 0301 	add.w	r3, r3, #1
 8011e14:	72fb      	strb	r3, [r7, #11]
    } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	789b      	ldrb	r3, [r3, #2]
             (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011e1a:	7afa      	ldrb	r2, [r7, #11]
 8011e1c:	429a      	cmp	r2, r3
 8011e1e:	d20a      	bcs.n	8011e36 <PWMMP001_Stop+0x5a>
  {
    do
    {
      Status = CCU8PWMLIB_Stop(HandlePtr->PhaseHandlePtr[PhaseNumber]);
      PhaseNumber++;
    } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d107      	bne.n	8011e36 <PWMMP001_Stop+0x5a>
             (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011e26:	7afa      	ldrb	r2, [r7, #11]
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	f102 0202 	add.w	r2, r2, #2
 8011e2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d1e1      	bne.n	8011dfa <PWMMP001_Stop+0x1e>

/*<<<DD_PWMMP001_API_4_2>>>*/
    HandlePtr->DynamicHandle->State = PWMMP001_STOPPED;
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	69db      	ldr	r3, [r3, #28]
 8011e3a:	f04f 0203 	mov.w	r2, #3
 8011e3e:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8011e40:	f04f 0300 	mov.w	r3, #0
 8011e44:	60fb      	str	r3, [r7, #12]
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8011e46:	68fb      	ldr	r3, [r7, #12]
}
 8011e48:	4618      	mov	r0, r3
 8011e4a:	f107 0710 	add.w	r7, r7, #16
 8011e4e:	46bd      	mov	sp, r7
 8011e50:	bd80      	pop	{r7, pc}
 8011e52:	bf00      	nop

08011e54 <PWMMP001_SetCompare>:
status_t PWMMP001_SetCompare
(
  const PWMMP001_HandleType* HandlePtr,
  const PWMMP001_DutyCycleType* DutyCyclePtr
)
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b084      	sub	sp, #16
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	6078      	str	r0, [r7, #4]
 8011e5c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8011e5e:	f04f 0301 	mov.w	r3, #1
 8011e62:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 8011e64:	f04f 0300 	mov.w	r3, #0
 8011e68:	72fb      	strb	r3, [r7, #11]
  uint8_t Index = (uint8_t)0;
 8011e6a:	f04f 0300 	mov.w	r3, #0
 8011e6e:	72bb      	strb	r3, [r7, #10]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

  do
  {
/*<<<DD_PWMMP001_API_15_1>>>*/
    if ((HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED))
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	69db      	ldr	r3, [r3, #28]
 8011e74:	781b      	ldrb	r3, [r3, #0]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d035      	beq.n	8011ee6 <PWMMP001_SetCompare+0x92>
      break;
    }
/*<<<DD_PWMMP001_API_15_2>>>*/
/*<<<DD_PWMMP001_API_15_3>>>*/
/*Call CCU8PWMLIB_SetCompare() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
    PhaseNumber  = 0U;
 8011e7a:	f04f 0300 	mov.w	r3, #0
 8011e7e:	72fb      	strb	r3, [r7, #11]
    do
    {
      Status = CCU8PWMLIB_SetCompare(
 8011e80:	7afa      	ldrb	r2, [r7, #11]
               HandlePtr->PhaseHandlePtr[PhaseNumber],
 8011e82:	687b      	ldr	r3, [r7, #4]
/*<<<DD_PWMMP001_API_15_3>>>*/
/*Call CCU8PWMLIB_SetCompare() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
    PhaseNumber  = 0U;
    do
    {
      Status = CCU8PWMLIB_SetCompare(
 8011e84:	f102 0202 	add.w	r2, r2, #2
 8011e88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011e8c:	7abb      	ldrb	r3, [r7, #10]
               HandlePtr->PhaseHandlePtr[PhaseNumber],
               DutyCyclePtr->CompReg[Index],
 8011e8e:	683a      	ldr	r2, [r7, #0]
/*<<<DD_PWMMP001_API_15_3>>>*/
/*Call CCU8PWMLIB_SetCompare() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
    PhaseNumber  = 0U;
    do
    {
      Status = CCU8PWMLIB_SetCompare(
 8011e90:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011e94:	18d3      	adds	r3, r2, r3
 8011e96:	685a      	ldr	r2, [r3, #4]
               HandlePtr->PhaseHandlePtr[PhaseNumber],
               DutyCyclePtr->CompReg[Index],
               DutyCyclePtr->CompReg[Index+1U]
 8011e98:	7abb      	ldrb	r3, [r7, #10]
 8011e9a:	f103 0301 	add.w	r3, r3, #1
 8011e9e:	6838      	ldr	r0, [r7, #0]
/*<<<DD_PWMMP001_API_15_3>>>*/
/*Call CCU8PWMLIB_SetCompare() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
    PhaseNumber  = 0U;
    do
    {
      Status = CCU8PWMLIB_SetCompare(
 8011ea0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011ea4:	18c3      	adds	r3, r0, r3
 8011ea6:	685b      	ldr	r3, [r3, #4]
 8011ea8:	4608      	mov	r0, r1
 8011eaa:	4611      	mov	r1, r2
 8011eac:	461a      	mov	r2, r3
 8011eae:	f001 fb17 	bl	80134e0 <CCU8PWMLIB_SetCompare>
 8011eb2:	60f8      	str	r0, [r7, #12]
               HandlePtr->PhaseHandlePtr[PhaseNumber],
               DutyCyclePtr->CompReg[Index],
               DutyCyclePtr->CompReg[Index+1U]
              );
      Index = Index + 2U;
 8011eb4:	7abb      	ldrb	r3, [r7, #10]
 8011eb6:	f103 0302 	add.w	r3, r3, #2
 8011eba:	72bb      	strb	r3, [r7, #10]
      PhaseNumber++;
 8011ebc:	7afb      	ldrb	r3, [r7, #11]
 8011ebe:	f103 0301 	add.w	r3, r3, #1
 8011ec2:	72fb      	strb	r3, [r7, #11]
    } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	789b      	ldrb	r3, [r3, #2]
             (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011ec8:	7afa      	ldrb	r2, [r7, #11]
 8011eca:	429a      	cmp	r2, r3
 8011ecc:	d20c      	bcs.n	8011ee8 <PWMMP001_SetCompare+0x94>
               DutyCyclePtr->CompReg[Index],
               DutyCyclePtr->CompReg[Index+1U]
              );
      Index = Index + 2U;
      PhaseNumber++;
    } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d109      	bne.n	8011ee8 <PWMMP001_SetCompare+0x94>
             (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011ed4:	7afa      	ldrb	r2, [r7, #11]
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	f102 0202 	add.w	r2, r2, #2
 8011edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d1cd      	bne.n	8011e80 <PWMMP001_SetCompare+0x2c>
 8011ee4:	e000      	b.n	8011ee8 <PWMMP001_SetCompare+0x94>
  do
  {
/*<<<DD_PWMMP001_API_15_1>>>*/
    if ((HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED))
    {
      break;
 8011ee6:	bf00      	nop
  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8011ee8:	68fb      	ldr	r3, [r7, #12]
}
 8011eea:	4618      	mov	r0, r3
 8011eec:	f107 0710 	add.w	r7, r7, #16
 8011ef0:	46bd      	mov	sp, r7
 8011ef2:	bd80      	pop	{r7, pc}

08011ef4 <PWMMP001_SetDutyCycle>:
status_t PWMMP001_SetDutyCycle
(
  const PWMMP001_HandleType* HandlePtr,
  const PWMMP001_DutyCycleType* DutyCyclePtr
)
{
 8011ef4:	b590      	push	{r4, r7, lr}
 8011ef6:	b085      	sub	sp, #20
 8011ef8:	af00      	add	r7, sp, #0
 8011efa:	6078      	str	r0, [r7, #4]
 8011efc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8011efe:	f04f 0301 	mov.w	r3, #1
 8011f02:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 8011f04:	f04f 0300 	mov.w	r3, #0
 8011f08:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

  if(HandlePtr->DynamicHandle->State != PWMMP001_UNINITIALIZED)
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	69db      	ldr	r3, [r3, #28]
 8011f0e:	781b      	ldrb	r3, [r3, #0]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d06a      	beq.n	8011fea <PWMMP001_SetDutyCycle+0xf6>
  {
    /*<<<DD_PWMMP001_API_5_1>>>*/
    /*<<<DD_PWMMP001_API_5_2>>>*/
    for (PhaseNumber = 0U; PhaseNumber < HandlePtr->kNumPhases; ++PhaseNumber)
 8011f14:	f04f 0300 	mov.w	r3, #0
 8011f18:	72fb      	strb	r3, [r7, #11]
 8011f1a:	e029      	b.n	8011f70 <PWMMP001_SetDutyCycle+0x7c>
    {
      /* check if duty cycle is within 0 to 100 */
      if ((DutyCyclePtr->DutyCycle[PhaseNumber] > (float)100.0) ||
 8011f1c:	7afb      	ldrb	r3, [r7, #11]
 8011f1e:	683a      	ldr	r2, [r7, #0]
 8011f20:	f103 030c 	add.w	r3, r3, #12
 8011f24:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011f28:	18d3      	adds	r3, r2, r3
 8011f2a:	f103 0304 	add.w	r3, r3, #4
 8011f2e:	ed93 7a00 	vldr	s14, [r3]
 8011f32:	eddf 7a31 	vldr	s15, [pc, #196]	; 8011ff8 <PWMMP001_SetDutyCycle+0x104>
 8011f36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f3e:	dc0f      	bgt.n	8011f60 <PWMMP001_SetDutyCycle+0x6c>
          (DutyCyclePtr->DutyCycle[PhaseNumber] < (float)0.0))
 8011f40:	7afb      	ldrb	r3, [r7, #11]
 8011f42:	683a      	ldr	r2, [r7, #0]
 8011f44:	f103 030c 	add.w	r3, r3, #12
 8011f48:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011f4c:	18d3      	adds	r3, r2, r3
 8011f4e:	f103 0304 	add.w	r3, r3, #4
 8011f52:	edd3 7a00 	vldr	s15, [r3]
    /*<<<DD_PWMMP001_API_5_1>>>*/
    /*<<<DD_PWMMP001_API_5_2>>>*/
    for (PhaseNumber = 0U; PhaseNumber < HandlePtr->kNumPhases; ++PhaseNumber)
    {
      /* check if duty cycle is within 0 to 100 */
      if ((DutyCyclePtr->DutyCycle[PhaseNumber] > (float)100.0) ||
 8011f56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f5e:	d503      	bpl.n	8011f68 <PWMMP001_SetDutyCycle+0x74>
          (DutyCyclePtr->DutyCycle[PhaseNumber] < (float)0.0))
      {
        Status  = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
 8011f60:	f04f 0302 	mov.w	r3, #2
 8011f64:	60fb      	str	r3, [r7, #12]
        break;
 8011f66:	e008      	b.n	8011f7a <PWMMP001_SetDutyCycle+0x86>

  if(HandlePtr->DynamicHandle->State != PWMMP001_UNINITIALIZED)
  {
    /*<<<DD_PWMMP001_API_5_1>>>*/
    /*<<<DD_PWMMP001_API_5_2>>>*/
    for (PhaseNumber = 0U; PhaseNumber < HandlePtr->kNumPhases; ++PhaseNumber)
 8011f68:	7afb      	ldrb	r3, [r7, #11]
 8011f6a:	f103 0301 	add.w	r3, r3, #1
 8011f6e:	72fb      	strb	r3, [r7, #11]
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	789b      	ldrb	r3, [r3, #2]
 8011f74:	7afa      	ldrb	r2, [r7, #11]
 8011f76:	429a      	cmp	r2, r3
 8011f78:	d3d0      	bcc.n	8011f1c <PWMMP001_SetDutyCycle+0x28>
      {
        Status  = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
        break;
      }
    }
    if (Status != (uint32_t)PWMMP001_INVALID_PARAM_ERROR)
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	2b02      	cmp	r3, #2
 8011f7e:	d034      	beq.n	8011fea <PWMMP001_SetDutyCycle+0xf6>
    {

      /*<<<DD_PWMMP001_API_5_3>>>*/
      /*Call CCU8PWMLIB_SetDutyCycle() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
      PhaseNumber  = 0U;
 8011f80:	f04f 0300 	mov.w	r3, #0
 8011f84:	72fb      	strb	r3, [r7, #11]
      do
      {
        Status = CCU8PWMLIB_SetDutyCenterAlignAsymmetric(
 8011f86:	7afa      	ldrb	r2, [r7, #11]
                 (const void*)HandlePtr->PhaseHandlePtr[PhaseNumber],
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f102 0202 	add.w	r2, r2, #2
 8011f8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
      /*<<<DD_PWMMP001_API_5_3>>>*/
      /*Call CCU8PWMLIB_SetDutyCycle() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
      PhaseNumber  = 0U;
      do
      {
        Status = CCU8PWMLIB_SetDutyCenterAlignAsymmetric(
 8011f92:	7afb      	ldrb	r3, [r7, #11]
                 (const void*)HandlePtr->PhaseHandlePtr[PhaseNumber],
                 DutyCyclePtr->DutyCycle[PhaseNumber],
 8011f94:	683a      	ldr	r2, [r7, #0]
      /*<<<DD_PWMMP001_API_5_3>>>*/
      /*Call CCU8PWMLIB_SetDutyCycle() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
      PhaseNumber  = 0U;
      do
      {
        Status = CCU8PWMLIB_SetDutyCenterAlignAsymmetric(
 8011f96:	f103 030c 	add.w	r3, r3, #12
 8011f9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011f9e:	18d3      	adds	r3, r2, r3
 8011fa0:	f103 0304 	add.w	r3, r3, #4
 8011fa4:	6819      	ldr	r1, [r3, #0]
 8011fa6:	7afb      	ldrb	r3, [r7, #11]
                 (const void*)HandlePtr->PhaseHandlePtr[PhaseNumber],
                 DutyCyclePtr->DutyCycle[PhaseNumber],
                 DutyCyclePtr->Offset[PhaseNumber],
 8011fa8:	683a      	ldr	r2, [r7, #0]
      /*<<<DD_PWMMP001_API_5_3>>>*/
      /*Call CCU8PWMLIB_SetDutyCycle() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
      PhaseNumber  = 0U;
      do
      {
        Status = CCU8PWMLIB_SetDutyCenterAlignAsymmetric(
 8011faa:	f103 0308 	add.w	r3, r3, #8
 8011fae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011fb2:	18d3      	adds	r3, r2, r3
 8011fb4:	685a      	ldr	r2, [r3, #4]
 8011fb6:	7afb      	ldrb	r3, [r7, #11]
                 (const void*)HandlePtr->PhaseHandlePtr[PhaseNumber],
                 DutyCyclePtr->DutyCycle[PhaseNumber],
                 DutyCyclePtr->Offset[PhaseNumber],
                 DutyCyclePtr->Sign[PhaseNumber]);
 8011fb8:	683c      	ldr	r4, [r7, #0]
      /*<<<DD_PWMMP001_API_5_3>>>*/
      /*Call CCU8PWMLIB_SetDutyCycle() API from CCU8_PWMSinglePhaseDT_CCU8PWMLIB*/
      PhaseNumber  = 0U;
      do
      {
        Status = CCU8PWMLIB_SetDutyCenterAlignAsymmetric(
 8011fba:	5ce3      	ldrb	r3, [r4, r3]
 8011fbc:	f001 fcdc 	bl	8013978 <CCU8PWMLIB_SetDutyCenterAlignAsymmetric>
 8011fc0:	60f8      	str	r0, [r7, #12]
                 (const void*)HandlePtr->PhaseHandlePtr[PhaseNumber],
                 DutyCyclePtr->DutyCycle[PhaseNumber],
                 DutyCyclePtr->Offset[PhaseNumber],
                 DutyCyclePtr->Sign[PhaseNumber]);
                 PhaseNumber++;
 8011fc2:	7afb      	ldrb	r3, [r7, #11]
 8011fc4:	f103 0301 	add.w	r3, r3, #1
 8011fc8:	72fb      	strb	r3, [r7, #11]
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	789b      	ldrb	r3, [r3, #2]
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011fce:	7afa      	ldrb	r2, [r7, #11]
 8011fd0:	429a      	cmp	r2, r3
 8011fd2:	d20a      	bcs.n	8011fea <PWMMP001_SetDutyCycle+0xf6>
                 (const void*)HandlePtr->PhaseHandlePtr[PhaseNumber],
                 DutyCyclePtr->DutyCycle[PhaseNumber],
                 DutyCyclePtr->Offset[PhaseNumber],
                 DutyCyclePtr->Sign[PhaseNumber]);
                 PhaseNumber++;
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d107      	bne.n	8011fea <PWMMP001_SetDutyCycle+0xf6>
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8011fda:	7afa      	ldrb	r2, [r7, #11]
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	f102 0202 	add.w	r2, r2, #2
 8011fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d1cd      	bne.n	8011f86 <PWMMP001_SetDutyCycle+0x92>
  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8011fea:	68fb      	ldr	r3, [r7, #12]
}
 8011fec:	4618      	mov	r0, r3
 8011fee:	f107 0714 	add.w	r7, r7, #20
 8011ff2:	46bd      	mov	sp, r7
 8011ff4:	bd90      	pop	{r4, r7, pc}
 8011ff6:	bf00      	nop
 8011ff8:	42c80000 	.word	0x42c80000

08011ffc <PWMMP001_SetPwmFreqAndDutyCycle>:
(
  const PWMMP001_HandleType* HandlePtr,
  float PwmFreq,
  const PWMMP001_DutyCycleType* DutyCyclePtr
)
{
 8011ffc:	b590      	push	{r4, r7, lr}
 8011ffe:	b089      	sub	sp, #36	; 0x24
 8012000:	af02      	add	r7, sp, #8
 8012002:	60f8      	str	r0, [r7, #12]
 8012004:	60b9      	str	r1, [r7, #8]
 8012006:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012008:	f04f 0301 	mov.w	r3, #1
 801200c:	617b      	str	r3, [r7, #20]
  uint8_t PhaseNumber = (uint8_t)0;
 801200e:	f04f 0300 	mov.w	r3, #0
 8012012:	74fb      	strb	r3, [r7, #19]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

  if(HandlePtr->DynamicHandle->State != PWMMP001_UNINITIALIZED)
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	69db      	ldr	r3, [r3, #28]
 8012018:	781b      	ldrb	r3, [r3, #0]
 801201a:	2b00      	cmp	r3, #0
 801201c:	d078      	beq.n	8012110 <PWMMP001_SetPwmFreqAndDutyCycle+0x114>
  {
    /*<<<DD_PWMMP001_API_16_1>>>*/
    /*<<<DD_PWMMP001_API_16_2>>>*/
    /* check if frequency is not zero */
    if (PwmFreq == (float)RESET)
 801201e:	edd7 7a02 	vldr	s15, [r7, #8]
 8012022:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801202a:	d103      	bne.n	8012034 <PWMMP001_SetPwmFreqAndDutyCycle+0x38>
    {
      Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
 801202c:	f04f 0302 	mov.w	r3, #2
 8012030:	617b      	str	r3, [r7, #20]
 8012032:	e06d      	b.n	8012110 <PWMMP001_SetPwmFreqAndDutyCycle+0x114>
    }
    else
    {
      /*<<<DD_PWMMP001_API_16_2>>>*/
      for (PhaseNumber = 0U; PhaseNumber < HandlePtr->kNumPhases; ++PhaseNumber)
 8012034:	f04f 0300 	mov.w	r3, #0
 8012038:	74fb      	strb	r3, [r7, #19]
 801203a:	e029      	b.n	8012090 <PWMMP001_SetPwmFreqAndDutyCycle+0x94>
      {
        /* check if duty cycle is within 0 to 100 */
        if ((DutyCyclePtr->DutyCycle[PhaseNumber] > (float)100.0) ||
 801203c:	7cfb      	ldrb	r3, [r7, #19]
 801203e:	687a      	ldr	r2, [r7, #4]
 8012040:	f103 030c 	add.w	r3, r3, #12
 8012044:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012048:	18d3      	adds	r3, r2, r3
 801204a:	f103 0304 	add.w	r3, r3, #4
 801204e:	ed93 7a00 	vldr	s14, [r3]
 8012052:	eddf 7a32 	vldr	s15, [pc, #200]	; 801211c <PWMMP001_SetPwmFreqAndDutyCycle+0x120>
 8012056:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801205a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801205e:	dc0f      	bgt.n	8012080 <PWMMP001_SetPwmFreqAndDutyCycle+0x84>
            (DutyCyclePtr->DutyCycle[PhaseNumber] < (float)0.0))
 8012060:	7cfb      	ldrb	r3, [r7, #19]
 8012062:	687a      	ldr	r2, [r7, #4]
 8012064:	f103 030c 	add.w	r3, r3, #12
 8012068:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801206c:	18d3      	adds	r3, r2, r3
 801206e:	f103 0304 	add.w	r3, r3, #4
 8012072:	edd3 7a00 	vldr	s15, [r3]
    {
      /*<<<DD_PWMMP001_API_16_2>>>*/
      for (PhaseNumber = 0U; PhaseNumber < HandlePtr->kNumPhases; ++PhaseNumber)
      {
        /* check if duty cycle is within 0 to 100 */
        if ((DutyCyclePtr->DutyCycle[PhaseNumber] > (float)100.0) ||
 8012076:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801207a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801207e:	d503      	bpl.n	8012088 <PWMMP001_SetPwmFreqAndDutyCycle+0x8c>
            (DutyCyclePtr->DutyCycle[PhaseNumber] < (float)0.0))
        {
          Status  = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
 8012080:	f04f 0302 	mov.w	r3, #2
 8012084:	617b      	str	r3, [r7, #20]
          break;
 8012086:	e008      	b.n	801209a <PWMMP001_SetPwmFreqAndDutyCycle+0x9e>
      Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
    }
    else
    {
      /*<<<DD_PWMMP001_API_16_2>>>*/
      for (PhaseNumber = 0U; PhaseNumber < HandlePtr->kNumPhases; ++PhaseNumber)
 8012088:	7cfb      	ldrb	r3, [r7, #19]
 801208a:	f103 0301 	add.w	r3, r3, #1
 801208e:	74fb      	strb	r3, [r7, #19]
 8012090:	68fb      	ldr	r3, [r7, #12]
 8012092:	789b      	ldrb	r3, [r3, #2]
 8012094:	7cfa      	ldrb	r2, [r7, #19]
 8012096:	429a      	cmp	r2, r3
 8012098:	d3d0      	bcc.n	801203c <PWMMP001_SetPwmFreqAndDutyCycle+0x40>
        {
          Status  = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
          break;
        }
      }
      if (Status != (uint32_t)PWMMP001_INVALID_PARAM_ERROR)
 801209a:	697b      	ldr	r3, [r7, #20]
 801209c:	2b02      	cmp	r3, #2
 801209e:	d037      	beq.n	8012110 <PWMMP001_SetPwmFreqAndDutyCycle+0x114>
      {
        PhaseNumber  = 0U;
 80120a0:	f04f 0300 	mov.w	r3, #0
 80120a4:	74fb      	strb	r3, [r7, #19]
    /*<<<DD_PWMMP001_API_16_3>>>*/
        do
        {
          Status = CCU8PWMLIB_SetPwmFreqAndDutyCycle(
 80120a6:	7cfa      	ldrb	r2, [r7, #19]
                      HandlePtr->PhaseHandlePtr[PhaseNumber],
 80120a8:	68fb      	ldr	r3, [r7, #12]
      {
        PhaseNumber  = 0U;
    /*<<<DD_PWMMP001_API_16_3>>>*/
        do
        {
          Status = CCU8PWMLIB_SetPwmFreqAndDutyCycle(
 80120aa:	f102 0202 	add.w	r2, r2, #2
 80120ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80120b2:	7cfb      	ldrb	r3, [r7, #19]
                      HandlePtr->PhaseHandlePtr[PhaseNumber],
                      PwmFreq,
                      DutyCyclePtr->DutyCycle[PhaseNumber],
 80120b4:	687a      	ldr	r2, [r7, #4]
      {
        PhaseNumber  = 0U;
    /*<<<DD_PWMMP001_API_16_3>>>*/
        do
        {
          Status = CCU8PWMLIB_SetPwmFreqAndDutyCycle(
 80120b6:	f103 030c 	add.w	r3, r3, #12
 80120ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80120be:	18d3      	adds	r3, r2, r3
 80120c0:	f103 0304 	add.w	r3, r3, #4
 80120c4:	681a      	ldr	r2, [r3, #0]
 80120c6:	7cfb      	ldrb	r3, [r7, #19]
                      HandlePtr->PhaseHandlePtr[PhaseNumber],
                      PwmFreq,
                      DutyCyclePtr->DutyCycle[PhaseNumber],
                      DutyCyclePtr->Offset[PhaseNumber],
 80120c8:	6878      	ldr	r0, [r7, #4]
      {
        PhaseNumber  = 0U;
    /*<<<DD_PWMMP001_API_16_3>>>*/
        do
        {
          Status = CCU8PWMLIB_SetPwmFreqAndDutyCycle(
 80120ca:	f103 0308 	add.w	r3, r3, #8
 80120ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80120d2:	18c3      	adds	r3, r0, r3
 80120d4:	685b      	ldr	r3, [r3, #4]
 80120d6:	7cf8      	ldrb	r0, [r7, #19]
                      HandlePtr->PhaseHandlePtr[PhaseNumber],
                      PwmFreq,
                      DutyCyclePtr->DutyCycle[PhaseNumber],
                      DutyCyclePtr->Offset[PhaseNumber],
                      DutyCyclePtr->Sign[PhaseNumber]
 80120d8:	687c      	ldr	r4, [r7, #4]
      {
        PhaseNumber  = 0U;
    /*<<<DD_PWMMP001_API_16_3>>>*/
        do
        {
          Status = CCU8PWMLIB_SetPwmFreqAndDutyCycle(
 80120da:	5c20      	ldrb	r0, [r4, r0]
 80120dc:	9000      	str	r0, [sp, #0]
 80120de:	4608      	mov	r0, r1
 80120e0:	68b9      	ldr	r1, [r7, #8]
 80120e2:	f001 fd13 	bl	8013b0c <CCU8PWMLIB_SetPwmFreqAndDutyCycle>
 80120e6:	6178      	str	r0, [r7, #20]
                      PwmFreq,
                      DutyCyclePtr->DutyCycle[PhaseNumber],
                      DutyCyclePtr->Offset[PhaseNumber],
                      DutyCyclePtr->Sign[PhaseNumber]
                      );
                      PhaseNumber++;
 80120e8:	7cfb      	ldrb	r3, [r7, #19]
 80120ea:	f103 0301 	add.w	r3, r3, #1
 80120ee:	74fb      	strb	r3, [r7, #19]
        } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	789b      	ldrb	r3, [r3, #2]
                 (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 80120f4:	7cfa      	ldrb	r2, [r7, #19]
 80120f6:	429a      	cmp	r2, r3
 80120f8:	d20a      	bcs.n	8012110 <PWMMP001_SetPwmFreqAndDutyCycle+0x114>
                      DutyCyclePtr->DutyCycle[PhaseNumber],
                      DutyCyclePtr->Offset[PhaseNumber],
                      DutyCyclePtr->Sign[PhaseNumber]
                      );
                      PhaseNumber++;
        } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 80120fa:	697b      	ldr	r3, [r7, #20]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d107      	bne.n	8012110 <PWMMP001_SetPwmFreqAndDutyCycle+0x114>
                 (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012100:	7cfa      	ldrb	r2, [r7, #19]
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	f102 0202 	add.w	r2, r2, #2
 8012108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801210c:	2b00      	cmp	r3, #0
 801210e:	d1ca      	bne.n	80120a6 <PWMMP001_SetPwmFreqAndDutyCycle+0xaa>
  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8012110:	697b      	ldr	r3, [r7, #20]
}
 8012112:	4618      	mov	r0, r3
 8012114:	f107 071c 	add.w	r7, r7, #28
 8012118:	46bd      	mov	sp, r7
 801211a:	bd90      	pop	{r4, r7, pc}
 801211c:	42c80000 	.word	0x42c80000

08012120 <PWMMP001_SetPwmFreq>:
status_t PWMMP001_SetPwmFreq
(
  const PWMMP001_HandleType* HandlePtr,
  float PwmFreq
)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b084      	sub	sp, #16
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
 8012128:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 801212a:	f04f 0301 	mov.w	r3, #1
 801212e:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 8012130:	f04f 0300 	mov.w	r3, #0
 8012134:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

  if ((HandlePtr->DynamicHandle->State != PWMMP001_UNINITIALIZED))
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	69db      	ldr	r3, [r3, #28]
 801213a:	781b      	ldrb	r3, [r3, #0]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d029      	beq.n	8012194 <PWMMP001_SetPwmFreq+0x74>
  {
    /*<<<DD_PWMMP001_API_16_1>>>*/
    
    /*<<<DD_PWMMP001_API_16_2>>>*/
    /* check if frequency is not zero */
    if (PwmFreq == (float)0.0)
 8012140:	edd7 7a00 	vldr	s15, [r7]
 8012144:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801214c:	d103      	bne.n	8012156 <PWMMP001_SetPwmFreq+0x36>
    {
      Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
 801214e:	f04f 0302 	mov.w	r3, #2
 8012152:	60fb      	str	r3, [r7, #12]
 8012154:	e01e      	b.n	8012194 <PWMMP001_SetPwmFreq+0x74>
    else
    {
      /*<<<DD_PWMMP001_API_16_3>>>*/
      do
      {
        Status = CCU8PWMLIB_SetPwmFreq(HandlePtr->PhaseHandlePtr[PhaseNumber],
 8012156:	7afa      	ldrb	r2, [r7, #11]
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	f102 0202 	add.w	r2, r2, #2
 801215e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012162:	4618      	mov	r0, r3
 8012164:	6839      	ldr	r1, [r7, #0]
 8012166:	f001 fd3b 	bl	8013be0 <CCU8PWMLIB_SetPwmFreq>
 801216a:	60f8      	str	r0, [r7, #12]
                 PwmFreq);
        PhaseNumber++;
 801216c:	7afb      	ldrb	r3, [r7, #11]
 801216e:	f103 0301 	add.w	r3, r3, #1
 8012172:	72fb      	strb	r3, [r7, #11]
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	789b      	ldrb	r3, [r3, #2]
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012178:	7afa      	ldrb	r2, [r7, #11]
 801217a:	429a      	cmp	r2, r3
 801217c:	d20a      	bcs.n	8012194 <PWMMP001_SetPwmFreq+0x74>
      do
      {
        Status = CCU8PWMLIB_SetPwmFreq(HandlePtr->PhaseHandlePtr[PhaseNumber],
                 PwmFreq);
        PhaseNumber++;
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 801217e:	68fb      	ldr	r3, [r7, #12]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d107      	bne.n	8012194 <PWMMP001_SetPwmFreq+0x74>
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012184:	7afa      	ldrb	r2, [r7, #11]
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	f102 0202 	add.w	r2, r2, #2
 801218c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d1e0      	bne.n	8012156 <PWMMP001_SetPwmFreq+0x36>
  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8012194:	68fb      	ldr	r3, [r7, #12]
}
 8012196:	4618      	mov	r0, r3
 8012198:	f107 0710 	add.w	r7, r7, #16
 801219c:	46bd      	mov	sp, r7
 801219e:	bd80      	pop	{r7, pc}

080121a0 <PWMMP001_SetPeriodAndCompare>:
(
  const PWMMP001_HandleType* HandlePtr,
  uint32_t PwmFreq,
  const PWMMP001_DutyCycleType* DutyCyclePtr
)
{
 80121a0:	b580      	push	{r7, lr}
 80121a2:	b086      	sub	sp, #24
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	60f8      	str	r0, [r7, #12]
 80121a8:	60b9      	str	r1, [r7, #8]
 80121aa:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80121ac:	f04f 0301 	mov.w	r3, #1
 80121b0:	617b      	str	r3, [r7, #20]
  uint8_t PhaseNumber = (uint8_t)0;
 80121b2:	f04f 0300 	mov.w	r3, #0
 80121b6:	74fb      	strb	r3, [r7, #19]
  uint8_t Index = (uint8_t)0;
 80121b8:	f04f 0300 	mov.w	r3, #0
 80121bc:	74bb      	strb	r3, [r7, #18]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

  if(HandlePtr->DynamicHandle->State != PWMMP001_UNINITIALIZED)
 80121be:	68fb      	ldr	r3, [r7, #12]
 80121c0:	69db      	ldr	r3, [r3, #28]
 80121c2:	781b      	ldrb	r3, [r3, #0]
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d03c      	beq.n	8012242 <PWMMP001_SetPeriodAndCompare+0xa2>
  {

    /*<<<DD_PWMMP001_API_6_2>>>*/
    if ((PwmFreq > (uint32_t)PWMMP001_MAXVAL) || (PwmFreq == (uint32_t)RESET))
 80121c8:	68ba      	ldr	r2, [r7, #8]
 80121ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80121ce:	429a      	cmp	r2, r3
 80121d0:	d802      	bhi.n	80121d8 <PWMMP001_SetPeriodAndCompare+0x38>
 80121d2:	68bb      	ldr	r3, [r7, #8]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d103      	bne.n	80121e0 <PWMMP001_SetPeriodAndCompare+0x40>
    {
      Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
 80121d8:	f04f 0302 	mov.w	r3, #2
 80121dc:	617b      	str	r3, [r7, #20]
 80121de:	e030      	b.n	8012242 <PWMMP001_SetPeriodAndCompare+0xa2>
    }
    else
    {
      do
      {
        Status = CCU8PWMLIB_SetPeriodAndCompare(
 80121e0:	7cfa      	ldrb	r2, [r7, #19]
                      HandlePtr->PhaseHandlePtr[PhaseNumber],
 80121e2:	68fb      	ldr	r3, [r7, #12]
    }
    else
    {
      do
      {
        Status = CCU8PWMLIB_SetPeriodAndCompare(
 80121e4:	f102 0202 	add.w	r2, r2, #2
 80121e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80121ec:	7cbb      	ldrb	r3, [r7, #18]
                      HandlePtr->PhaseHandlePtr[PhaseNumber],
                      PwmFreq,
                      DutyCyclePtr->CompReg[Index],
 80121ee:	687a      	ldr	r2, [r7, #4]
    }
    else
    {
      do
      {
        Status = CCU8PWMLIB_SetPeriodAndCompare(
 80121f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80121f4:	18d3      	adds	r3, r2, r3
 80121f6:	685a      	ldr	r2, [r3, #4]
                      HandlePtr->PhaseHandlePtr[PhaseNumber],
                      PwmFreq,
                      DutyCyclePtr->CompReg[Index],
                      DutyCyclePtr->CompReg[Index+1U]
 80121f8:	7cbb      	ldrb	r3, [r7, #18]
 80121fa:	f103 0301 	add.w	r3, r3, #1
 80121fe:	6878      	ldr	r0, [r7, #4]
    }
    else
    {
      do
      {
        Status = CCU8PWMLIB_SetPeriodAndCompare(
 8012200:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012204:	18c3      	adds	r3, r0, r3
 8012206:	685b      	ldr	r3, [r3, #4]
 8012208:	4608      	mov	r0, r1
 801220a:	68b9      	ldr	r1, [r7, #8]
 801220c:	f001 fc20 	bl	8013a50 <CCU8PWMLIB_SetPeriodAndCompare>
 8012210:	6178      	str	r0, [r7, #20]
                      HandlePtr->PhaseHandlePtr[PhaseNumber],
                      PwmFreq,
                      DutyCyclePtr->CompReg[Index],
                      DutyCyclePtr->CompReg[Index+1U]
                      );
        Index = Index + 2U; 
 8012212:	7cbb      	ldrb	r3, [r7, #18]
 8012214:	f103 0302 	add.w	r3, r3, #2
 8012218:	74bb      	strb	r3, [r7, #18]
        PhaseNumber++;
 801221a:	7cfb      	ldrb	r3, [r7, #19]
 801221c:	f103 0301 	add.w	r3, r3, #1
 8012220:	74fb      	strb	r3, [r7, #19]
        /*HandlePtr->DynamicHandle->PeriodReg = PwmFreq;*/
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8012222:	68fb      	ldr	r3, [r7, #12]
 8012224:	789b      	ldrb	r3, [r3, #2]
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012226:	7cfa      	ldrb	r2, [r7, #19]
 8012228:	429a      	cmp	r2, r3
 801222a:	d20a      	bcs.n	8012242 <PWMMP001_SetPeriodAndCompare+0xa2>
                      DutyCyclePtr->CompReg[Index+1U]
                      );
        Index = Index + 2U; 
        PhaseNumber++;
        /*HandlePtr->DynamicHandle->PeriodReg = PwmFreq;*/
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 801222c:	697b      	ldr	r3, [r7, #20]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d107      	bne.n	8012242 <PWMMP001_SetPeriodAndCompare+0xa2>
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012232:	7cfa      	ldrb	r2, [r7, #19]
 8012234:	68fb      	ldr	r3, [r7, #12]
 8012236:	f102 0202 	add.w	r2, r2, #2
 801223a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d1ce      	bne.n	80121e0 <PWMMP001_SetPeriodAndCompare+0x40>
  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8012242:	697b      	ldr	r3, [r7, #20]
}
 8012244:	4618      	mov	r0, r3
 8012246:	f107 0718 	add.w	r7, r7, #24
 801224a:	46bd      	mov	sp, r7
 801224c:	bd80      	pop	{r7, pc}
 801224e:	bf00      	nop

08012250 <PWMMP001_SetPeriod>:
status_t PWMMP001_SetPeriod
(
  const PWMMP001_HandleType* HandlePtr,
  uint32_t PwmFreq
)
{
 8012250:	b580      	push	{r7, lr}
 8012252:	b084      	sub	sp, #16
 8012254:	af00      	add	r7, sp, #0
 8012256:	6078      	str	r0, [r7, #4]
 8012258:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 801225a:	f04f 0301 	mov.w	r3, #1
 801225e:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 8012260:	f04f 0300 	mov.w	r3, #0
 8012264:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

  if(HandlePtr->DynamicHandle->State != PWMMP001_UNINITIALIZED)
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	69db      	ldr	r3, [r3, #28]
 801226a:	781b      	ldrb	r3, [r3, #0]
 801226c:	2b00      	cmp	r3, #0
 801226e:	d02a      	beq.n	80122c6 <PWMMP001_SetPeriod+0x76>
  {
/*<<<DD_PWMMP001_API_6_2>>>*/
    if ((PwmFreq > (uint32_t)PWMMP001_MAXVAL) || (PwmFreq == (uint32_t)RESET))
 8012270:	683a      	ldr	r2, [r7, #0]
 8012272:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012276:	429a      	cmp	r2, r3
 8012278:	d802      	bhi.n	8012280 <PWMMP001_SetPeriod+0x30>
 801227a:	683b      	ldr	r3, [r7, #0]
 801227c:	2b00      	cmp	r3, #0
 801227e:	d103      	bne.n	8012288 <PWMMP001_SetPeriod+0x38>
    {
      Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
 8012280:	f04f 0302 	mov.w	r3, #2
 8012284:	60fb      	str	r3, [r7, #12]
 8012286:	e01e      	b.n	80122c6 <PWMMP001_SetPeriod+0x76>
    {

      /*<<<DD_PWMMP001_API_6_3>>>*/
      do
      {
        Status = CCU8PWMLIB_SetPeriod(HandlePtr->PhaseHandlePtr[PhaseNumber],
 8012288:	7afa      	ldrb	r2, [r7, #11]
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	f102 0202 	add.w	r2, r2, #2
 8012290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012294:	4618      	mov	r0, r3
 8012296:	6839      	ldr	r1, [r7, #0]
 8012298:	f001 fc0c 	bl	8013ab4 <CCU8PWMLIB_SetPeriod>
 801229c:	60f8      	str	r0, [r7, #12]
                 PwmFreq);
        PhaseNumber++;
 801229e:	7afb      	ldrb	r3, [r7, #11]
 80122a0:	f103 0301 	add.w	r3, r3, #1
 80122a4:	72fb      	strb	r3, [r7, #11]
        /*HandlePtr->DynamicHandle->PeriodReg = PwmFreq;*/
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	789b      	ldrb	r3, [r3, #2]
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 80122aa:	7afa      	ldrb	r2, [r7, #11]
 80122ac:	429a      	cmp	r2, r3
 80122ae:	d20a      	bcs.n	80122c6 <PWMMP001_SetPeriod+0x76>
      {
        Status = CCU8PWMLIB_SetPeriod(HandlePtr->PhaseHandlePtr[PhaseNumber],
                 PwmFreq);
        PhaseNumber++;
        /*HandlePtr->DynamicHandle->PeriodReg = PwmFreq;*/
      } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d107      	bne.n	80122c6 <PWMMP001_SetPeriod+0x76>
               (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 80122b6:	7afa      	ldrb	r2, [r7, #11]
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	f102 0202 	add.w	r2, r2, #2
 80122be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d1e0      	bne.n	8012288 <PWMMP001_SetPeriod+0x38>
  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 80122c6:	68fb      	ldr	r3, [r7, #12]
}
 80122c8:	4618      	mov	r0, r3
 80122ca:	f107 0710 	add.w	r7, r7, #16
 80122ce:	46bd      	mov	sp, r7
 80122d0:	bd80      	pop	{r7, pc}
 80122d2:	bf00      	nop

080122d4 <PWMMP001_SetTimerVal>:
status_t PWMMP001_SetTimerVal
(
  const PWMMP001_HandleType* HandlePtr,
  uint32_t TimerVal
)
{
 80122d4:	b580      	push	{r7, lr}
 80122d6:	b084      	sub	sp, #16
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
 80122dc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80122de:	f04f 0301 	mov.w	r3, #1
 80122e2:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 80122e4:	f04f 0300 	mov.w	r3, #0
 80122e8:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_7_1>>>*/
  if ((HandlePtr->DynamicHandle->State == PWMMP001_RUNNING) ||
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	69db      	ldr	r3, [r3, #28]
 80122ee:	781b      	ldrb	r3, [r3, #0]
 80122f0:	2b02      	cmp	r3, #2
 80122f2:	d023      	beq.n	801233c <PWMMP001_SetTimerVal+0x68>
      (HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED))
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	69db      	ldr	r3, [r3, #28]
 80122f8:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
  uint8_t PhaseNumber = (uint8_t)0;
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_7_1>>>*/
  if ((HandlePtr->DynamicHandle->State == PWMMP001_RUNNING) ||
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d01e      	beq.n	801233c <PWMMP001_SetTimerVal+0x68>
/*<<<DD_PWMMP001_API_7_2>>>*/
  else
  {
    do
    {
      Status = CCU8PWMLIB_SetTimerVal(HandlePtr->PhaseHandlePtr[PhaseNumber], TimerVal);
 80122fe:	7afa      	ldrb	r2, [r7, #11]
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	f102 0202 	add.w	r2, r2, #2
 8012306:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801230a:	4618      	mov	r0, r3
 801230c:	6839      	ldr	r1, [r7, #0]
 801230e:	f001 fd13 	bl	8013d38 <CCU8PWMLIB_SetTimerVal>
 8012312:	60f8      	str	r0, [r7, #12]
      PhaseNumber++;
 8012314:	7afb      	ldrb	r3, [r7, #11]
 8012316:	f103 0301 	add.w	r3, r3, #1
 801231a:	72fb      	strb	r3, [r7, #11]
    }while ((PhaseNumber < HandlePtr->kNumPhases) &&
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	789b      	ldrb	r3, [r3, #2]
        (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012320:	7afa      	ldrb	r2, [r7, #11]
 8012322:	429a      	cmp	r2, r3
 8012324:	d20a      	bcs.n	801233c <PWMMP001_SetTimerVal+0x68>
  {
    do
    {
      Status = CCU8PWMLIB_SetTimerVal(HandlePtr->PhaseHandlePtr[PhaseNumber], TimerVal);
      PhaseNumber++;
    }while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	2b00      	cmp	r3, #0
 801232a:	d107      	bne.n	801233c <PWMMP001_SetTimerVal+0x68>
        (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 801232c:	7afa      	ldrb	r2, [r7, #11]
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	f102 0202 	add.w	r2, r2, #2
 8012334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012338:	2b00      	cmp	r3, #0
 801233a:	d1e0      	bne.n	80122fe <PWMMP001_SetTimerVal+0x2a>
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
    }
  }

  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 801233c:	68fb      	ldr	r3, [r7, #12]
}
 801233e:	4618      	mov	r0, r3
 8012340:	f107 0710 	add.w	r7, r7, #16
 8012344:	46bd      	mov	sp, r7
 8012346:	bd80      	pop	{r7, pc}

08012348 <PWMMP001_GetTimerStatus>:
status_t PWMMP001_GetTimerStatus
(
  const PWMMP001_HandleType* HandlePtr,
  uint32_t * TimerStatusPtr
)
{
 8012348:	b580      	push	{r7, lr}
 801234a:	b086      	sub	sp, #24
 801234c:	af00      	add	r7, sp, #0
 801234e:	6078      	str	r0, [r7, #4]
 8012350:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012352:	f04f 0301 	mov.w	r3, #1
 8012356:	617b      	str	r3, [r7, #20]
  uint8_t PhaseNumber = (uint8_t)0;
 8012358:	f04f 0300 	mov.w	r3, #0
 801235c:	74fb      	strb	r3, [r7, #19]
  uint32_t LocalTimerStatusPtr = (uint32_t)0;
 801235e:	f04f 0300 	mov.w	r3, #0
 8012362:	60fb      	str	r3, [r7, #12]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_8_1>>>*/
  if ((HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED))
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	69db      	ldr	r3, [r3, #28]
 8012368:	781b      	ldrb	r3, [r3, #0]
 801236a:	2b00      	cmp	r3, #0
 801236c:	d030      	beq.n	80123d0 <PWMMP001_GetTimerStatus+0x88>
/*<<<DD_PWMMP001_API_8_2>>>*/
  else
  {
    do
    {
      if (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL)
 801236e:	7cfa      	ldrb	r2, [r7, #19]
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	f102 0202 	add.w	r2, r2, #2
 8012376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d019      	beq.n	80123b2 <PWMMP001_GetTimerStatus+0x6a>
      {
      /* Read the timer status of all the phases. */  
        Status = CCU8PWMLIB_GetTimerStatus(
 801237e:	7cfa      	ldrb	r2, [r7, #19]
                 HandlePtr->PhaseHandlePtr[PhaseNumber],
 8012380:	687b      	ldr	r3, [r7, #4]
    do
    {
      if (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL)
      {
      /* Read the timer status of all the phases. */  
        Status = CCU8PWMLIB_GetTimerStatus(
 8012382:	f102 0202 	add.w	r2, r2, #2
 8012386:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801238a:	f107 030c 	add.w	r3, r7, #12
 801238e:	4610      	mov	r0, r2
 8012390:	4619      	mov	r1, r3
 8012392:	f001 fcf3 	bl	8013d7c <CCU8PWMLIB_GetTimerStatus>
 8012396:	6178      	str	r0, [r7, #20]
                 HandlePtr->PhaseHandlePtr[PhaseNumber],
                 &LocalTimerStatusPtr);
        *TimerStatusPtr = LocalTimerStatusPtr;
 8012398:	68fa      	ldr	r2, [r7, #12]
 801239a:	683b      	ldr	r3, [r7, #0]
 801239c:	601a      	str	r2, [r3, #0]
      {
        Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
        DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
        break;
      }
      PhaseNumber++;
 801239e:	7cfb      	ldrb	r3, [r7, #19]
 80123a0:	f103 0301 	add.w	r3, r3, #1
 80123a4:	74fb      	strb	r3, [r7, #19]
    } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	789b      	ldrb	r3, [r3, #2]
             (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 80123aa:	7cfa      	ldrb	r2, [r7, #19]
 80123ac:	429a      	cmp	r2, r3
 80123ae:	d304      	bcc.n	80123ba <PWMMP001_GetTimerStatus+0x72>
 80123b0:	e00e      	b.n	80123d0 <PWMMP001_GetTimerStatus+0x88>
                 &LocalTimerStatusPtr);
        *TimerStatusPtr = LocalTimerStatusPtr;
      }
      else
      {
        Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
 80123b2:	f04f 0302 	mov.w	r3, #2
 80123b6:	617b      	str	r3, [r7, #20]
        DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
        break;
 80123b8:	e00a      	b.n	80123d0 <PWMMP001_GetTimerStatus+0x88>
      }
      PhaseNumber++;
    } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 80123ba:	697b      	ldr	r3, [r7, #20]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d107      	bne.n	80123d0 <PWMMP001_GetTimerStatus+0x88>
             (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 80123c0:	7cfa      	ldrb	r2, [r7, #19]
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	f102 0202 	add.w	r2, r2, #2
 80123c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d1ce      	bne.n	801236e <PWMMP001_GetTimerStatus+0x26>
  }
  return Status;
 80123d0:	697b      	ldr	r3, [r7, #20]
}
 80123d2:	4618      	mov	r0, r3
 80123d4:	f107 0718 	add.w	r7, r7, #24
 80123d8:	46bd      	mov	sp, r7
 80123da:	bd80      	pop	{r7, pc}

080123dc <PWMMP001_GetTimerRegsVal>:
status_t PWMMP001_GetTimerRegsVal
(
  const PWMMP001_HandleType * HandlePtr,
  CCU8PWMLIB_TimerRegsType * const*TimerRegsPtr
)
{
 80123dc:	b580      	push	{r7, lr}
 80123de:	b084      	sub	sp, #16
 80123e0:	af00      	add	r7, sp, #0
 80123e2:	6078      	str	r0, [r7, #4]
 80123e4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80123e6:	f04f 0301 	mov.w	r3, #1
 80123ea:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 80123ec:	f04f 0300 	mov.w	r3, #0
 80123f0:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_9_1>>>*/
  if ((HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED))
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	69db      	ldr	r3, [r3, #28]
 80123f6:	781b      	ldrb	r3, [r3, #0]
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d031      	beq.n	8012460 <PWMMP001_GetTimerRegsVal+0x84>
  else
  {
/*<<<DD_PWMMP001_API_9_2>>>*/
    do
    {
      if (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL)
 80123fc:	7afa      	ldrb	r2, [r7, #11]
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	f102 0202 	add.w	r2, r2, #2
 8012404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d01a      	beq.n	8012442 <PWMMP001_GetTimerRegsVal+0x66>
      {
        Status = CCU8PWMLIB_GetTimerRegsVal(
 801240c:	7afa      	ldrb	r2, [r7, #11]
                                      HandlePtr->PhaseHandlePtr[PhaseNumber],
 801240e:	687b      	ldr	r3, [r7, #4]
/*<<<DD_PWMMP001_API_9_2>>>*/
    do
    {
      if (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL)
      {
        Status = CCU8PWMLIB_GetTimerRegsVal(
 8012410:	f102 0202 	add.w	r2, r2, #2
 8012414:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
                                      HandlePtr->PhaseHandlePtr[PhaseNumber],
                                      TimerRegsPtr[PhaseNumber]);
 8012418:	7afb      	ldrb	r3, [r7, #11]
 801241a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801241e:	6839      	ldr	r1, [r7, #0]
 8012420:	18cb      	adds	r3, r1, r3
/*<<<DD_PWMMP001_API_9_2>>>*/
    do
    {
      if (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL)
      {
        Status = CCU8PWMLIB_GetTimerRegsVal(
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	4610      	mov	r0, r2
 8012426:	4619      	mov	r1, r3
 8012428:	f001 fcd6 	bl	8013dd8 <CCU8PWMLIB_GetTimerRegsVal>
 801242c:	60f8      	str	r0, [r7, #12]
      {
        Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
        DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
        break;
      }
      PhaseNumber++;
 801242e:	7afb      	ldrb	r3, [r7, #11]
 8012430:	f103 0301 	add.w	r3, r3, #1
 8012434:	72fb      	strb	r3, [r7, #11]
    } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	789b      	ldrb	r3, [r3, #2]
             (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 801243a:	7afa      	ldrb	r2, [r7, #11]
 801243c:	429a      	cmp	r2, r3
 801243e:	d304      	bcc.n	801244a <PWMMP001_GetTimerRegsVal+0x6e>
 8012440:	e00e      	b.n	8012460 <PWMMP001_GetTimerRegsVal+0x84>
                                      HandlePtr->PhaseHandlePtr[PhaseNumber],
                                      TimerRegsPtr[PhaseNumber]);
      }
      else
      {
        Status = (uint32_t)PWMMP001_INVALID_PARAM_ERROR;
 8012442:	f04f 0302 	mov.w	r3, #2
 8012446:	60fb      	str	r3, [r7, #12]
        DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
        break;
 8012448:	e00a      	b.n	8012460 <PWMMP001_GetTimerRegsVal+0x84>
      }
      PhaseNumber++;
    } while ((PhaseNumber < HandlePtr->kNumPhases) &&
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d107      	bne.n	8012460 <PWMMP001_GetTimerRegsVal+0x84>
             (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012450:	7afa      	ldrb	r2, [r7, #11]
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	f102 0202 	add.w	r2, r2, #2
 8012458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801245c:	2b00      	cmp	r3, #0
 801245e:	d1cd      	bne.n	80123fc <PWMMP001_GetTimerRegsVal+0x20>
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8012460:	68fb      	ldr	r3, [r7, #12]
}
 8012462:	4618      	mov	r0, r3
 8012464:	f107 0710 	add.w	r7, r7, #16
 8012468:	46bd      	mov	sp, r7
 801246a:	bd80      	pop	{r7, pc}

0801246c <PWMMP001_SWRequestShadowTransfer>:
 */
status_t PWMMP001_SWRequestShadowTransfer
(
  const PWMMP001_HandleType* HandlePtr
)
{
 801246c:	b580      	push	{r7, lr}
 801246e:	b084      	sub	sp, #16
 8012470:	af00      	add	r7, sp, #0
 8012472:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012474:	f04f 0301 	mov.w	r3, #1
 8012478:	60fb      	str	r3, [r7, #12]

  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_10_1>>>*/
  if ((HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED))
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	69db      	ldr	r3, [r3, #28]
 801247e:	781b      	ldrb	r3, [r3, #0]
 8012480:	2b00      	cmp	r3, #0
 8012482:	d00c      	beq.n	801249e <PWMMP001_SWRequestShadowTransfer+0x32>
  {
    /* Call the last phase shadow transfer API which will initiate
     * shadow transfer for all the phases to ensure concurrent update.
     */
    Status = CCU8PWMLIB_SWRequestShadowTransfer
        (HandlePtr->PhaseHandlePtr[HandlePtr->kNumPhases - 1U]);
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	789b      	ldrb	r3, [r3, #2]
 8012488:	f103 32ff 	add.w	r2, r3, #4294967295
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	f102 0202 	add.w	r2, r2, #2
 8012492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  else
  {
    /* Call the last phase shadow transfer API which will initiate
     * shadow transfer for all the phases to ensure concurrent update.
     */
    Status = CCU8PWMLIB_SWRequestShadowTransfer
 8012496:	4618      	mov	r0, r3
 8012498:	f001 fd44 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 801249c:	60f8      	str	r0, [r7, #12]
        (HandlePtr->PhaseHandlePtr[HandlePtr->kNumPhases - 1U]);
  }

  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 801249e:	68fb      	ldr	r3, [r7, #12]
}
 80124a0:	4618      	mov	r0, r3
 80124a2:	f107 0710 	add.w	r7, r7, #16
 80124a6:	46bd      	mov	sp, r7
 80124a8:	bd80      	pop	{r7, pc}
 80124aa:	bf00      	nop

080124ac <PWMMP001_GetPeriodReg>:
status_t PWMMP001_GetPeriodReg
(
  const PWMMP001_HandleType * HandlePtr,
  uint32_t * PeriodRegPtr
)
{
 80124ac:	b580      	push	{r7, lr}
 80124ae:	b084      	sub	sp, #16
 80124b0:	af00      	add	r7, sp, #0
 80124b2:	6078      	str	r0, [r7, #4]
 80124b4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80124b6:	f04f 0301 	mov.w	r3, #1
 80124ba:	60fb      	str	r3, [r7, #12]
  uint32_t LocalPeriod = 0U;
 80124bc:	f04f 0300 	mov.w	r3, #0
 80124c0:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_15_1>>>*/
  if ((HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED))
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	69db      	ldr	r3, [r3, #28]
 80124c6:	781b      	ldrb	r3, [r3, #0]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d00b      	beq.n	80124e4 <PWMMP001_GetPeriodReg+0x38>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
/*<<<DD_PWMMP001_API_15_2>>>*/
  else
  {
    Status = CCU8PWMLIB_GetPeriodReg(HandlePtr->PhaseHandlePtr[0], &LocalPeriod);
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	689a      	ldr	r2, [r3, #8]
 80124d0:	f107 0308 	add.w	r3, r7, #8
 80124d4:	4610      	mov	r0, r2
 80124d6:	4619      	mov	r1, r3
 80124d8:	f001 fcfc 	bl	8013ed4 <CCU8PWMLIB_GetPeriodReg>
 80124dc:	60f8      	str	r0, [r7, #12]
    *PeriodRegPtr = LocalPeriod;
 80124de:	68ba      	ldr	r2, [r7, #8]
 80124e0:	683b      	ldr	r3, [r7, #0]
 80124e2:	601a      	str	r2, [r3, #0]
  }

  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 80124e4:	68fb      	ldr	r3, [r7, #12]
}
 80124e6:	4618      	mov	r0, r3
 80124e8:	f107 0710 	add.w	r7, r7, #16
 80124ec:	46bd      	mov	sp, r7
 80124ee:	bd80      	pop	{r7, pc}

080124f0 <PWMMP001_ResetTrapFlag>:
 */
status_t PWMMP001_ResetTrapFlag
(
  const PWMMP001_HandleType* HandlePtr
)
{
 80124f0:	b580      	push	{r7, lr}
 80124f2:	b084      	sub	sp, #16
 80124f4:	af00      	add	r7, sp, #0
 80124f6:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80124f8:	f04f 0301 	mov.w	r3, #1
 80124fc:	60fb      	str	r3, [r7, #12]
  uint8_t PhaseNumber = (uint8_t)0;
 80124fe:	f04f 0300 	mov.w	r3, #0
 8012502:	72fb      	strb	r3, [r7, #11]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_13_1>>>*/
  if ((HandlePtr->DynamicHandle->State == PWMMP001_RUNNING) ||
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	69db      	ldr	r3, [r3, #28]
 8012508:	781b      	ldrb	r3, [r3, #0]
 801250a:	2b02      	cmp	r3, #2
 801250c:	d022      	beq.n	8012554 <PWMMP001_ResetTrapFlag+0x64>
      (HandlePtr->DynamicHandle->State == PWMMP001_INITIALIZED))
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	69db      	ldr	r3, [r3, #28]
 8012512:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMMP001_OPER_NOT_ALLOWED_ERROR;
  uint8_t PhaseNumber = (uint8_t)0;
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_ENTRY);

/*<<<DD_PWMMP001_API_13_1>>>*/
  if ((HandlePtr->DynamicHandle->State == PWMMP001_RUNNING) ||
 8012514:	2b01      	cmp	r3, #1
 8012516:	d01d      	beq.n	8012554 <PWMMP001_ResetTrapFlag+0x64>
/*<<<DD_PWMMP001_API_13_2>>>*/
  else
  {
    do
    {
      Status = CCU8PWMLIB_ResetTrapFlag(
 8012518:	7afa      	ldrb	r2, [r7, #11]
                      HandlePtr->PhaseHandlePtr[PhaseNumber]);
 801251a:	687b      	ldr	r3, [r7, #4]
/*<<<DD_PWMMP001_API_13_2>>>*/
  else
  {
    do
    {
      Status = CCU8PWMLIB_ResetTrapFlag(
 801251c:	f102 0202 	add.w	r2, r2, #2
 8012520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012524:	4618      	mov	r0, r3
 8012526:	f001 fd19 	bl	8013f5c <CCU8PWMLIB_ResetTrapFlag>
 801252a:	60f8      	str	r0, [r7, #12]
                      HandlePtr->PhaseHandlePtr[PhaseNumber]);
      PhaseNumber++;
 801252c:	7afb      	ldrb	r3, [r7, #11]
 801252e:	f103 0301 	add.w	r3, r3, #1
 8012532:	72fb      	strb	r3, [r7, #11]
    } while((PhaseNumber < HandlePtr->kNumPhases) &&
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	789b      	ldrb	r3, [r3, #2]
            (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012538:	7afa      	ldrb	r2, [r7, #11]
 801253a:	429a      	cmp	r2, r3
 801253c:	d20a      	bcs.n	8012554 <PWMMP001_ResetTrapFlag+0x64>
    do
    {
      Status = CCU8PWMLIB_ResetTrapFlag(
                      HandlePtr->PhaseHandlePtr[PhaseNumber]);
      PhaseNumber++;
    } while((PhaseNumber < HandlePtr->kNumPhases) &&
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	2b00      	cmp	r3, #0
 8012542:	d107      	bne.n	8012554 <PWMMP001_ResetTrapFlag+0x64>
            (Status == (uint32_t)DAVEApp_SUCCESS)&& (HandlePtr->PhaseHandlePtr[PhaseNumber] != NULL));
 8012544:	7afa      	ldrb	r2, [r7, #11]
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	f102 0202 	add.w	r2, r2, #2
 801254c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012550:	2b00      	cmp	r3, #0
 8012552:	d1e1      	bne.n	8012518 <PWMMP001_ResetTrapFlag+0x28>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
    }
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, (uint32_t)PWMMP001_FUNCTION_EXIT);
  return Status;
 8012554:	68fb      	ldr	r3, [r7, #12]
}
 8012556:	4618      	mov	r0, r3
 8012558:	f107 0710 	add.w	r7, r7, #16
 801255c:	46bd      	mov	sp, r7
 801255e:	bd80      	pop	{r7, pc}

08012560 <PWMMP001_EnableEvent>:
(
     const PWMMP001_HandleType * HandlePtr,
     const PWMMP001_PhaseType PhaseNo,
     const PWMMP001_EventNameType Event
)
 {
 8012560:	b580      	push	{r7, lr}
 8012562:	b084      	sub	sp, #16
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
 8012568:	4613      	mov	r3, r2
 801256a:	460a      	mov	r2, r1
 801256c:	70fa      	strb	r2, [r7, #3]
 801256e:	70bb      	strb	r3, [r7, #2]
   status_t Status =(uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012570:	f04f 0301 	mov.w	r3, #1
 8012574:	60fb      	str	r3, [r7, #12]
   DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_ENTRY);

   if (HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED)
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	69db      	ldr	r3, [r3, #28]
 801257a:	781b      	ldrb	r3, [r3, #0]
 801257c:	2b00      	cmp	r3, #0
 801257e:	d103      	bne.n	8012588 <PWMMP001_EnableEvent+0x28>
   {
     Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012580:	f04f 0301 	mov.w	r3, #1
 8012584:	60fb      	str	r3, [r7, #12]
 8012586:	e01b      	b.n	80125c0 <PWMMP001_EnableEvent+0x60>
     DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
   }
   else if(HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U] == NULL)
 8012588:	78fb      	ldrb	r3, [r7, #3]
 801258a:	f103 32ff 	add.w	r2, r3, #4294967295
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	f102 0202 	add.w	r2, r2, #2
 8012594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012598:	2b00      	cmp	r3, #0
 801259a:	d103      	bne.n	80125a4 <PWMMP001_EnableEvent+0x44>
   {
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
 801259c:	f04f 0302 	mov.w	r3, #2
 80125a0:	60fb      	str	r3, [r7, #12]
 80125a2:	e00d      	b.n	80125c0 <PWMMP001_EnableEvent+0x60>
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
   }   
   else
   {
      Status = CCU8PWMLIB_EnableEvent(
          HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
 80125a4:	78fb      	ldrb	r3, [r7, #3]
 80125a6:	f103 32ff 	add.w	r2, r3, #4294967295
 80125aa:	687b      	ldr	r3, [r7, #4]
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
   }   
   else
   {
      Status = CCU8PWMLIB_EnableEvent(
 80125ac:	f102 0202 	add.w	r2, r2, #2
 80125b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80125b4:	78bb      	ldrb	r3, [r7, #2]
 80125b6:	4610      	mov	r0, r2
 80125b8:	4619      	mov	r1, r3
 80125ba:	f001 fd11 	bl	8013fe0 <CCU8PWMLIB_EnableEvent>
 80125be:	60f8      	str	r0, [r7, #12]
          HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
          (CCU8PWMLIB_EventNameType)Event);
   }
   DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_EXIT);
   return (Status);
 80125c0:	68fb      	ldr	r3, [r7, #12]
 }
 80125c2:	4618      	mov	r0, r3
 80125c4:	f107 0710 	add.w	r7, r7, #16
 80125c8:	46bd      	mov	sp, r7
 80125ca:	bd80      	pop	{r7, pc}

080125cc <PWMMP001_DisableEvent>:
(
    const PWMMP001_HandleType * HandlePtr,
    const PWMMP001_PhaseType PhaseNo,
    const PWMMP001_EventNameType Event
)
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	b084      	sub	sp, #16
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]
 80125d4:	4613      	mov	r3, r2
 80125d6:	460a      	mov	r2, r1
 80125d8:	70fa      	strb	r2, [r7, #3]
 80125da:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80125dc:	f04f 0301 	mov.w	r3, #1
 80125e0:	60fb      	str	r3, [r7, #12]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED)
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	69db      	ldr	r3, [r3, #28]
 80125e6:	781b      	ldrb	r3, [r3, #0]
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d103      	bne.n	80125f4 <PWMMP001_DisableEvent+0x28>
  {
    Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80125ec:	f04f 0301 	mov.w	r3, #1
 80125f0:	60fb      	str	r3, [r7, #12]
 80125f2:	e01b      	b.n	801262c <PWMMP001_DisableEvent+0x60>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else if(HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U] == NULL)
 80125f4:	78fb      	ldrb	r3, [r7, #3]
 80125f6:	f103 32ff 	add.w	r2, r3, #4294967295
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	f102 0202 	add.w	r2, r2, #2
 8012600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d103      	bne.n	8012610 <PWMMP001_DisableEvent+0x44>
  {
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
 8012608:	f04f 0302 	mov.w	r3, #2
 801260c:	60fb      	str	r3, [r7, #12]
 801260e:	e00d      	b.n	801262c <PWMMP001_DisableEvent+0x60>
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }  
  else
  {
    Status = CCU8PWMLIB_DisableEvent( 
        HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
 8012610:	78fb      	ldrb	r3, [r7, #3]
 8012612:	f103 32ff 	add.w	r2, r3, #4294967295
 8012616:	687b      	ldr	r3, [r7, #4]
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }  
  else
  {
    Status = CCU8PWMLIB_DisableEvent( 
 8012618:	f102 0202 	add.w	r2, r2, #2
 801261c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8012620:	78bb      	ldrb	r3, [r7, #2]
 8012622:	4610      	mov	r0, r2
 8012624:	4619      	mov	r1, r3
 8012626:	f001 fd0d 	bl	8014044 <CCU8PWMLIB_DisableEvent>
 801262a:	60f8      	str	r0, [r7, #12]
        HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
        (CCU8PWMLIB_EventNameType)Event);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_EXIT);
  return (Status);
 801262c:	68fb      	ldr	r3, [r7, #12]
}
 801262e:	4618      	mov	r0, r3
 8012630:	f107 0710 	add.w	r7, r7, #16
 8012634:	46bd      	mov	sp, r7
 8012636:	bd80      	pop	{r7, pc}

08012638 <PWMMP001_ClearPendingEvent>:
(
    const PWMMP001_HandleType * HandlePtr,
    const PWMMP001_PhaseType PhaseNo,
    const PWMMP001_EventNameType Event
)
{
 8012638:	b580      	push	{r7, lr}
 801263a:	b084      	sub	sp, #16
 801263c:	af00      	add	r7, sp, #0
 801263e:	6078      	str	r0, [r7, #4]
 8012640:	4613      	mov	r3, r2
 8012642:	460a      	mov	r2, r1
 8012644:	70fa      	strb	r2, [r7, #3]
 8012646:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012648:	f04f 0301 	mov.w	r3, #1
 801264c:	60fb      	str	r3, [r7, #12]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED)
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	69db      	ldr	r3, [r3, #28]
 8012652:	781b      	ldrb	r3, [r3, #0]
 8012654:	2b00      	cmp	r3, #0
 8012656:	d103      	bne.n	8012660 <PWMMP001_ClearPendingEvent+0x28>
  {
    Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012658:	f04f 0301 	mov.w	r3, #1
 801265c:	60fb      	str	r3, [r7, #12]
 801265e:	e01b      	b.n	8012698 <PWMMP001_ClearPendingEvent+0x60>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else if(HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U] == NULL)
 8012660:	78fb      	ldrb	r3, [r7, #3]
 8012662:	f103 32ff 	add.w	r2, r3, #4294967295
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	f102 0202 	add.w	r2, r2, #2
 801266c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d103      	bne.n	801267c <PWMMP001_ClearPendingEvent+0x44>
  {
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
 8012674:	f04f 0302 	mov.w	r3, #2
 8012678:	60fb      	str	r3, [r7, #12]
 801267a:	e00d      	b.n	8012698 <PWMMP001_ClearPendingEvent+0x60>
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else
  {
    Status = CCU8PWMLIB_ClearPendingEvent(
        HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
 801267c:	78fb      	ldrb	r3, [r7, #3]
 801267e:	f103 32ff 	add.w	r2, r3, #4294967295
 8012682:	687b      	ldr	r3, [r7, #4]
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else
  {
    Status = CCU8PWMLIB_ClearPendingEvent(
 8012684:	f102 0202 	add.w	r2, r2, #2
 8012688:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801268c:	78bb      	ldrb	r3, [r7, #2]
 801268e:	4610      	mov	r0, r2
 8012690:	4619      	mov	r1, r3
 8012692:	f001 fd0d 	bl	80140b0 <CCU8PWMLIB_ClearPendingEvent>
 8012696:	60f8      	str	r0, [r7, #12]
        HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
         (CCU8PWMLIB_EventNameType)Event);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_EXIT);
  return (Status);
 8012698:	68fb      	ldr	r3, [r7, #12]
}
 801269a:	4618      	mov	r0, r3
 801269c:	f107 0710 	add.w	r7, r7, #16
 80126a0:	46bd      	mov	sp, r7
 80126a2:	bd80      	pop	{r7, pc}

080126a4 <PWMMP001_SetPendingEvent>:
(
    const PWMMP001_HandleType * HandlePtr,
    const PWMMP001_PhaseType PhaseNo,
    const PWMMP001_EventNameType Event
)
{
 80126a4:	b580      	push	{r7, lr}
 80126a6:	b084      	sub	sp, #16
 80126a8:	af00      	add	r7, sp, #0
 80126aa:	6078      	str	r0, [r7, #4]
 80126ac:	4613      	mov	r3, r2
 80126ae:	460a      	mov	r2, r1
 80126b0:	70fa      	strb	r2, [r7, #3]
 80126b2:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80126b4:	f04f 0301 	mov.w	r3, #1
 80126b8:	60fb      	str	r3, [r7, #12]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED)
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	69db      	ldr	r3, [r3, #28]
 80126be:	781b      	ldrb	r3, [r3, #0]
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d103      	bne.n	80126cc <PWMMP001_SetPendingEvent+0x28>
  {
    Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 80126c4:	f04f 0301 	mov.w	r3, #1
 80126c8:	60fb      	str	r3, [r7, #12]
 80126ca:	e01b      	b.n	8012704 <PWMMP001_SetPendingEvent+0x60>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else if(HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U] == NULL)
 80126cc:	78fb      	ldrb	r3, [r7, #3]
 80126ce:	f103 32ff 	add.w	r2, r3, #4294967295
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	f102 0202 	add.w	r2, r2, #2
 80126d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d103      	bne.n	80126e8 <PWMMP001_SetPendingEvent+0x44>
  {
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
 80126e0:	f04f 0302 	mov.w	r3, #2
 80126e4:	60fb      	str	r3, [r7, #12]
 80126e6:	e00d      	b.n	8012704 <PWMMP001_SetPendingEvent+0x60>
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else
  {
    Status = CCU8PWMLIB_SetPendingEvent(
                 HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
 80126e8:	78fb      	ldrb	r3, [r7, #3]
 80126ea:	f103 32ff 	add.w	r2, r3, #4294967295
 80126ee:	687b      	ldr	r3, [r7, #4]
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else
  {
    Status = CCU8PWMLIB_SetPendingEvent(
 80126f0:	f102 0202 	add.w	r2, r2, #2
 80126f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80126f8:	78bb      	ldrb	r3, [r7, #2]
 80126fa:	4610      	mov	r0, r2
 80126fc:	4619      	mov	r1, r3
 80126fe:	f001 fd09 	bl	8014114 <CCU8PWMLIB_SetPendingEvent>
 8012702:	60f8      	str	r0, [r7, #12]
                 HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
                 (CCU8PWMLIB_EventNameType)Event);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_EXIT);
  return (Status);
 8012704:	68fb      	ldr	r3, [r7, #12]
}
 8012706:	4618      	mov	r0, r3
 8012708:	f107 0710 	add.w	r7, r7, #16
 801270c:	46bd      	mov	sp, r7
 801270e:	bd80      	pop	{r7, pc}

08012710 <PWMMP001_GetPendingEvent>:
    const PWMMP001_HandleType * HandlePtr,
    const PWMMP001_PhaseType PhaseNo,
    const PWMMP001_EventNameType Event,
    uint8_t* EvtStatus
)
{
 8012710:	b580      	push	{r7, lr}
 8012712:	b086      	sub	sp, #24
 8012714:	af00      	add	r7, sp, #0
 8012716:	60f8      	str	r0, [r7, #12]
 8012718:	607b      	str	r3, [r7, #4]
 801271a:	460b      	mov	r3, r1
 801271c:	72fb      	strb	r3, [r7, #11]
 801271e:	4613      	mov	r3, r2
 8012720:	72bb      	strb	r3, [r7, #10]
  status_t Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012722:	f04f 0301 	mov.w	r3, #1
 8012726:	617b      	str	r3, [r7, #20]
  DBG002_FUNCTION_ENTRY(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandle->State == PWMMP001_UNINITIALIZED)
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	69db      	ldr	r3, [r3, #28]
 801272c:	781b      	ldrb	r3, [r3, #0]
 801272e:	2b00      	cmp	r3, #0
 8012730:	d103      	bne.n	801273a <PWMMP001_GetPendingEvent+0x2a>
  {
    Status = (uint32_t) PWMMP001_OPER_NOT_ALLOWED_ERROR;
 8012732:	f04f 0301 	mov.w	r3, #1
 8012736:	617b      	str	r3, [r7, #20]
 8012738:	e01c      	b.n	8012774 <PWMMP001_GetPendingEvent+0x64>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else if(HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U] == NULL)
 801273a:	7afb      	ldrb	r3, [r7, #11]
 801273c:	f103 32ff 	add.w	r2, r3, #4294967295
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	f102 0202 	add.w	r2, r2, #2
 8012746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801274a:	2b00      	cmp	r3, #0
 801274c:	d103      	bne.n	8012756 <PWMMP001_GetPendingEvent+0x46>
  {
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
 801274e:	f04f 0302 	mov.w	r3, #2
 8012752:	617b      	str	r3, [r7, #20]
 8012754:	e00e      	b.n	8012774 <PWMMP001_GetPendingEvent+0x64>
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else
  {
    Status = CCU8PWMLIB_GetPendingEvent(
                 HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
 8012756:	7afb      	ldrb	r3, [r7, #11]
 8012758:	f103 32ff 	add.w	r2, r3, #4294967295
 801275c:	68fb      	ldr	r3, [r7, #12]
	 Status = (uint32_t) PWMMP001_INVALID_PARAM_ERROR;
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMMP001_STATUS_LEN, &Status);
  }
  else
  {
    Status = CCU8PWMLIB_GetPendingEvent(
 801275e:	f102 0202 	add.w	r2, r2, #2
 8012762:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8012766:	7abb      	ldrb	r3, [r7, #10]
 8012768:	4610      	mov	r0, r2
 801276a:	4619      	mov	r1, r3
 801276c:	687a      	ldr	r2, [r7, #4]
 801276e:	f001 fd03 	bl	8014178 <CCU8PWMLIB_GetPendingEvent>
 8012772:	6178      	str	r0, [r7, #20]
                 HandlePtr->PhaseHandlePtr[(uint32_t)PhaseNo -1U], 
                 (CCU8PWMLIB_EventNameType)Event, EvtStatus);
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_PWMMP001, PWMMP001_FUNCTION_EXIT);
  return (Status);
 8012774:	697b      	ldr	r3, [r7, #20]
}
 8012776:	4618      	mov	r0, r3
 8012778:	f107 0718 	add.w	r7, r7, #24
 801277c:	46bd      	mov	sp, r7
 801277e:	bd80      	pop	{r7, pc}

08012780 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8012780:	b480      	push	{r7}
 8012782:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8012784:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8012788:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801278c:	68db      	ldr	r3, [r3, #12]
 801278e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8012792:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8012796:	4618      	mov	r0, r3
 8012798:	46bd      	mov	sp, r7
 801279a:	bc80      	pop	{r7}
 801279c:	4770      	bx	lr
 801279e:	bf00      	nop

080127a0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80127a0:	b480      	push	{r7}
 80127a2:	b083      	sub	sp, #12
 80127a4:	af00      	add	r7, sp, #0
 80127a6:	4603      	mov	r3, r0
 80127a8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80127aa:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80127ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80127b2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80127b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80127ba:	79f9      	ldrb	r1, [r7, #7]
 80127bc:	f001 011f 	and.w	r1, r1, #31
 80127c0:	f04f 0001 	mov.w	r0, #1
 80127c4:	fa00 f101 	lsl.w	r1, r0, r1
 80127c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80127cc:	f107 070c 	add.w	r7, r7, #12
 80127d0:	46bd      	mov	sp, r7
 80127d2:	bc80      	pop	{r7}
 80127d4:	4770      	bx	lr
 80127d6:	bf00      	nop

080127d8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80127d8:	b480      	push	{r7}
 80127da:	b083      	sub	sp, #12
 80127dc:	af00      	add	r7, sp, #0
 80127de:	4603      	mov	r3, r0
 80127e0:	6039      	str	r1, [r7, #0]
 80127e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80127e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	da10      	bge.n	801280e <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80127ec:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80127f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80127f4:	79fa      	ldrb	r2, [r7, #7]
 80127f6:	f002 020f 	and.w	r2, r2, #15
 80127fa:	f1a2 0104 	sub.w	r1, r2, #4
 80127fe:	683a      	ldr	r2, [r7, #0]
 8012800:	b2d2      	uxtb	r2, r2
 8012802:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8012806:	b2d2      	uxtb	r2, r2
 8012808:	185b      	adds	r3, r3, r1
 801280a:	761a      	strb	r2, [r3, #24]
 801280c:	e00d      	b.n	801282a <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801280e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8012812:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8012816:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801281a:	683a      	ldr	r2, [r7, #0]
 801281c:	b2d2      	uxtb	r2, r2
 801281e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8012822:	b2d2      	uxtb	r2, r2
 8012824:	185b      	adds	r3, r3, r1
 8012826:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801282a:	f107 070c 	add.w	r7, r7, #12
 801282e:	46bd      	mov	sp, r7
 8012830:	bc80      	pop	{r7}
 8012832:	4770      	bx	lr

08012834 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8012834:	b480      	push	{r7}
 8012836:	b089      	sub	sp, #36	; 0x24
 8012838:	af00      	add	r7, sp, #0
 801283a:	60f8      	str	r0, [r7, #12]
 801283c:	60b9      	str	r1, [r7, #8]
 801283e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	f003 0307 	and.w	r3, r3, #7
 8012846:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8012848:	69fb      	ldr	r3, [r7, #28]
 801284a:	f1c3 0307 	rsb	r3, r3, #7
 801284e:	2b06      	cmp	r3, #6
 8012850:	bf28      	it	cs
 8012852:	2306      	movcs	r3, #6
 8012854:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8012856:	69fb      	ldr	r3, [r7, #28]
 8012858:	f103 0306 	add.w	r3, r3, #6
 801285c:	2b06      	cmp	r3, #6
 801285e:	d903      	bls.n	8012868 <NVIC_EncodePriority+0x34>
 8012860:	69fb      	ldr	r3, [r7, #28]
 8012862:	f103 33ff 	add.w	r3, r3, #4294967295
 8012866:	e001      	b.n	801286c <NVIC_EncodePriority+0x38>
 8012868:	f04f 0300 	mov.w	r3, #0
 801286c:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801286e:	69bb      	ldr	r3, [r7, #24]
 8012870:	f04f 0201 	mov.w	r2, #1
 8012874:	fa02 f303 	lsl.w	r3, r2, r3
 8012878:	f103 33ff 	add.w	r3, r3, #4294967295
 801287c:	461a      	mov	r2, r3
 801287e:	68bb      	ldr	r3, [r7, #8]
 8012880:	401a      	ands	r2, r3
 8012882:	697b      	ldr	r3, [r7, #20]
 8012884:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8012888:	697b      	ldr	r3, [r7, #20]
 801288a:	f04f 0101 	mov.w	r1, #1
 801288e:	fa01 f303 	lsl.w	r3, r1, r3
 8012892:	f103 33ff 	add.w	r3, r3, #4294967295
 8012896:	4619      	mov	r1, r3
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801289c:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801289e:	4618      	mov	r0, r3
 80128a0:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80128a4:	46bd      	mov	sp, r7
 80128a6:	bc80      	pop	{r7}
 80128a8:	4770      	bx	lr
 80128aa:	bf00      	nop

080128ac <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 80128ac:	b580      	push	{r7, lr}
 80128ae:	b082      	sub	sp, #8
 80128b0:	af00      	add	r7, sp, #0
 80128b2:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	781b      	ldrb	r3, [r3, #0]
 80128b8:	b2db      	uxtb	r3, r3
 80128ba:	b25b      	sxtb	r3, r3
 80128bc:	4618      	mov	r0, r3
 80128be:	f7ff ff6f 	bl	80127a0 <NVIC_EnableIRQ>
}
 80128c2:	f107 0708 	add.w	r7, r7, #8
 80128c6:	46bd      	mov	sp, r7
 80128c8:	bd80      	pop	{r7, pc}
 80128ca:	bf00      	nop

080128cc <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 80128cc:	b580      	push	{r7, lr}
 80128ce:	b082      	sub	sp, #8
 80128d0:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 80128d2:	f04f 0300 	mov.w	r3, #0
 80128d6:	607b      	str	r3, [r7, #4]
 80128d8:	e00d      	b.n	80128f6 <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 80128da:	f240 0374 	movw	r3, #116	; 0x74
 80128de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80128e2:	687a      	ldr	r2, [r7, #4]
 80128e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80128e8:	4618      	mov	r0, r3
 80128ea:	f000 f80b 	bl	8012904 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	f103 0301 	add.w	r3, r3, #1
 80128f4:	607b      	str	r3, [r7, #4]
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	2b0a      	cmp	r3, #10
 80128fa:	d9ee      	bls.n	80128da <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 80128fc:	f107 0708 	add.w	r7, r7, #8
 8012900:	46bd      	mov	sp, r7
 8012902:	bd80      	pop	{r7, pc}

08012904 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 8012904:	b590      	push	{r4, r7, lr}
 8012906:	b083      	sub	sp, #12
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	781b      	ldrb	r3, [r3, #0]
 8012910:	b2dc      	uxtb	r4, r3
 8012912:	f7ff ff35 	bl	8012780 <NVIC_GetPriorityGrouping>
 8012916:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801291c:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8012922:	4608      	mov	r0, r1
 8012924:	4611      	mov	r1, r2
 8012926:	461a      	mov	r2, r3
 8012928:	f7ff ff84 	bl	8012834 <NVIC_EncodePriority>
 801292c:	4603      	mov	r3, r0
 801292e:	b262      	sxtb	r2, r4
 8012930:	4610      	mov	r0, r2
 8012932:	4619      	mov	r1, r3
 8012934:	f7ff ff50 	bl	80127d8 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	78db      	ldrb	r3, [r3, #3]
 801293c:	2b01      	cmp	r3, #1
 801293e:	d102      	bne.n	8012946 <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 8012940:	6878      	ldr	r0, [r7, #4]
 8012942:	f7ff ffb3 	bl	80128ac <NVIC002_EnableIRQ>
	}
   
}
 8012946:	f107 070c 	add.w	r7, r7, #12
 801294a:	46bd      	mov	sp, r7
 801294c:	bd90      	pop	{r4, r7, pc}
 801294e:	bf00      	nop

08012950 <CCU8PWMLIB_Init>:
/*<<<DD_CCU8PWMLIB_API_1>>>*/
/**
 * This function initializes the app and CCU8x_CC8y slice.
 */
status_t CCU8PWMLIB_Init(const CCU8PWMLIB_HandleType* HandlePtr)
{
 8012950:	b590      	push	{r4, r7, lr}
 8012952:	b089      	sub	sp, #36	; 0x24
 8012954:	af00      	add	r7, sp, #0
 8012956:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8012958:	f04f 0300 	mov.w	r3, #0
 801295c:	61fb      	str	r3, [r7, #28]
    uint32_t DeadTimeConfVal[4] = {0x00UL, 0xDUL, 0x5UL, 0x9UL};
 801295e:	f241 23a4 	movw	r3, #4772	; 0x12a4
 8012962:	f6c0 0302 	movt	r3, #2050	; 0x802
 8012966:	f107 040c 	add.w	r4, r7, #12
 801296a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801296c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    /*Clear the Timer value*/
    HandlePtr->CC8yRegsPtr->TCCLR = (uint32_t)CCU8PWMLIB_SLICE_CLEAR;
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012974:	f04f 0207 	mov.w	r2, #7
 8012978:	611a      	str	r2, [r3, #16]
    HandlePtr->CC8yRegsPtr->TC = 0x00U;
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801297e:	f04f 0200 	mov.w	r2, #0
 8012982:	615a      	str	r2, [r3, #20]

    /*<<<DD_CCU8PWMLIB_API_1_3>>>*/
    /* Configure external stop feature */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	785b      	ldrb	r3, [r3, #1]
 8012988:	2b01      	cmp	r3, #1
 801298a:	d127      	bne.n	80129dc <CCU8PWMLIB_Init+0x8c>
    {
      HandlePtr->CC8yRegsPtr->INS &= ~((CCU8_CC8_INS_EV1EM_Msk)|
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 801299a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 801299e:	6013      	str	r3, [r2, #0]
       (CCU8_CC8_INS_LPF1M_Msk));
      HandlePtr->CC8yRegsPtr->CMC &=  ~CCU8_CC8_CMC_ENDS_Msk;
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129a4:	687a      	ldr	r2, [r7, #4]
 80129a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80129a8:	6852      	ldr	r2, [r2, #4]
 80129aa:	f022 020c 	bic.w	r2, r2, #12
 80129ae:	605a      	str	r2, [r3, #4]

      HandlePtr->CC8yRegsPtr->INS |=
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129b4:	687a      	ldr	r2, [r7, #4]
 80129b6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80129b8:	6811      	ldr	r1, [r2, #0]
      ((((uint32_t)HandlePtr->kStopEdge << \
 80129ba:	687a      	ldr	r2, [r7, #4]
 80129bc:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 80129c0:	ea4f 4282 	mov.w	r2, r2, lsl #18
      CCU8_CC8_INS_EV1EM_Pos)& CCU8_CC8_INS_EV1EM_Msk) |
 80129c4:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
    {
      HandlePtr->CC8yRegsPtr->INS &= ~((CCU8_CC8_INS_EV1EM_Msk)|
       (CCU8_CC8_INS_LPF1M_Msk));
      HandlePtr->CC8yRegsPtr->CMC &=  ~CCU8_CC8_CMC_ENDS_Msk;

      HandlePtr->CC8yRegsPtr->INS |=
 80129c8:	430a      	orrs	r2, r1
 80129ca:	601a      	str	r2, [r3, #0]
      ((((uint32_t)HandlePtr->kStopEdge << \
      CCU8_CC8_INS_EV1EM_Pos)& CCU8_CC8_INS_EV1EM_Msk) |
      ((CCU8PWMLIB_LPF  << CCU8_CC8_INS_LPF1M_Pos)& (uint32_t)CCU8_CC8_INS_LPF1M_Msk));
      HandlePtr->CC8yRegsPtr->CMC |=
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129d0:	687a      	ldr	r2, [r7, #4]
 80129d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80129d4:	6852      	ldr	r2, [r2, #4]
 80129d6:	f042 0208 	orr.w	r2, r2, #8
 80129da:	605a      	str	r2, [r3, #4]
      ((CCU8PWMLIB_EVENT_1  << CCU8_CC8_CMC_ENDS_Pos)& (uint32_t)CCU8_CC8_CMC_ENDS_Msk);
    }

    /*<<<DD_CCU8PWMLIB_API_1_4>>>*/
    /* Configure trap feature */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	7a1b      	ldrb	r3, [r3, #8]
 80129e0:	2b01      	cmp	r3, #1
 80129e2:	d122      	bne.n	8012a2a <CCU8PWMLIB_Init+0xda>
        (HandlePtr->kTimerConcatenation != (uint8_t)SET))
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	79db      	ldrb	r3, [r3, #7]
      ((CCU8PWMLIB_EVENT_1  << CCU8_CC8_CMC_ENDS_Pos)& (uint32_t)CCU8_CC8_CMC_ENDS_Msk);
    }

    /*<<<DD_CCU8PWMLIB_API_1_4>>>*/
    /* Configure trap feature */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 80129e8:	2b01      	cmp	r3, #1
 80129ea:	d01e      	beq.n	8012a2a <CCU8PWMLIB_Init+0xda>
        (HandlePtr->kTimerConcatenation != (uint8_t)SET))
    {
      HandlePtr->CC8yRegsPtr -> INS &= ~((CCU8_CC8_INS_EV2EM_Msk) |\
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 80129fa:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80129fe:	6013      	str	r3, [r2, #0]
          (CCU8_CC8_INS_EV2LM_Msk) | (CCU8_CC8_INS_LPF2M_Msk));
      HandlePtr->CC8yRegsPtr -> INS |=
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a04:	687a      	ldr	r2, [r7, #4]
 8012a06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012a08:	6811      	ldr	r1, [r2, #0]
          (((0x00 << CCU8_CC8_INS_EV2EM_Pos)& CCU8_CC8_INS_EV2EM_Msk) |
          (((uint32_t)HandlePtr->kTrapLevel << CCU8_CC8_INS_EV2LM_Pos)& CCU8_CC8_INS_EV2LM_Msk) |
 8012a0a:	687a      	ldr	r2, [r7, #4]
 8012a0c:	7a92      	ldrb	r2, [r2, #10]
 8012a0e:	ea4f 6202 	mov.w	r2, r2, lsl #24
 8012a12:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
        (HandlePtr->kTimerConcatenation != (uint8_t)SET))
    {
      HandlePtr->CC8yRegsPtr -> INS &= ~((CCU8_CC8_INS_EV2EM_Msk) |\
          (CCU8_CC8_INS_EV2LM_Msk) | (CCU8_CC8_INS_LPF2M_Msk));
      HandlePtr->CC8yRegsPtr -> INS |=
 8012a16:	430a      	orrs	r2, r1
 8012a18:	601a      	str	r2, [r3, #0]
          (((0x00 << CCU8_CC8_INS_EV2EM_Pos)& CCU8_CC8_INS_EV2EM_Msk) |
          (((uint32_t)HandlePtr->kTrapLevel << CCU8_CC8_INS_EV2LM_Pos)& CCU8_CC8_INS_EV2LM_Msk) |
          ((0x00 << CCU8_CC8_INS_LPF2M_Pos)& CCU8_CC8_INS_LPF2M_Msk));
      HandlePtr->CC8yRegsPtr->CMC |= (0x01 << CCU8_CC8_CMC_TS_Pos);
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a1e:	687a      	ldr	r2, [r7, #4]
 8012a20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012a22:	6852      	ldr	r2, [r2, #4]
 8012a24:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8012a28:	605a      	str	r2, [r3, #4]
    }/* End of  if (HandlePtr->kTrapEnable == (uint8_t)SET)*/
    
    /* Configure timer counting mode, compare mode, external start, stop controls */
    HandlePtr->CC8yRegsPtr->TC &= ~((CCU8_CC8_TC_TCM_Msk) |
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a32:	695b      	ldr	r3, [r3, #20]
 8012a34:	f423 63e1 	bic.w	r3, r3, #1800	; 0x708
 8012a38:	f023 0303 	bic.w	r3, r3, #3
 8012a3c:	6153      	str	r3, [r2, #20]
                           (CCU8_CC8_TC_TSSM_Msk) | (CCU8_CC8_TC_CMOD_Msk) |
                            (CCU8_CC8_TC_STRM_Msk) | (CCU8_CC8_TC_ENDM_Msk));
    HandlePtr->CC8yRegsPtr->TC =(((uint32_t)
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      HandlePtr->CountingMode << CCU8_CC8_TC_TCM_Pos)& CCU8_CC8_TC_TCM_Msk)|
 8012a42:	687a      	ldr	r2, [r7, #4]
 8012a44:	f892 2040 	ldrb.w	r2, [r2, #64]	; 0x40
 8012a48:	f002 0101 	and.w	r1, r2, #1
      ((CCU8PWMLIB_COMPARE_MODE  << CCU8_CC8_TC_CMOD_Pos)& CCU8_CC8_TC_CMOD_Msk)|
      (((uint32_t)
      HandlePtr->ExtStartConfig << CCU8_CC8_TC_STRM_Pos)& CCU8_CC8_TC_STRM_Msk)|
 8012a4c:	687a      	ldr	r2, [r7, #4]
 8012a4e:	f892 2044 	ldrb.w	r2, [r2, #68]	; 0x44
 8012a52:	ea4f 2282 	mov.w	r2, r2, lsl #10
 8012a56:	f402 6280 	and.w	r2, r2, #1024	; 0x400
    HandlePtr->CC8yRegsPtr->TC &= ~((CCU8_CC8_TC_TCM_Msk) |
                           (CCU8_CC8_TC_TSSM_Msk) | (CCU8_CC8_TC_CMOD_Msk) |
                            (CCU8_CC8_TC_STRM_Msk) | (CCU8_CC8_TC_ENDM_Msk));
    HandlePtr->CC8yRegsPtr->TC =(((uint32_t)
      HandlePtr->CountingMode << CCU8_CC8_TC_TCM_Pos)& CCU8_CC8_TC_TCM_Msk)|
      ((CCU8PWMLIB_COMPARE_MODE  << CCU8_CC8_TC_CMOD_Pos)& CCU8_CC8_TC_CMOD_Msk)|
 8012a5a:	4311      	orrs	r1, r2
      (((uint32_t)
      HandlePtr->ExtStartConfig << CCU8_CC8_TC_STRM_Pos)& CCU8_CC8_TC_STRM_Msk)|
      (((uint32_t)
      HandlePtr->ExtStopConfig  << CCU8_CC8_TC_ENDM_Pos)& CCU8_CC8_TC_ENDM_Msk);
 8012a5c:	687a      	ldr	r2, [r7, #4]
 8012a5e:	f892 2041 	ldrb.w	r2, [r2, #65]	; 0x41
 8012a62:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8012a66:	f402 7240 	and.w	r2, r2, #768	; 0x300
                            (CCU8_CC8_TC_STRM_Msk) | (CCU8_CC8_TC_ENDM_Msk));
    HandlePtr->CC8yRegsPtr->TC =(((uint32_t)
      HandlePtr->CountingMode << CCU8_CC8_TC_TCM_Pos)& CCU8_CC8_TC_TCM_Msk)|
      ((CCU8PWMLIB_COMPARE_MODE  << CCU8_CC8_TC_CMOD_Pos)& CCU8_CC8_TC_CMOD_Msk)|
      (((uint32_t)
      HandlePtr->ExtStartConfig << CCU8_CC8_TC_STRM_Pos)& CCU8_CC8_TC_STRM_Msk)|
 8012a6a:	430a      	orrs	r2, r1
    
    /* Configure timer counting mode, compare mode, external start, stop controls */
    HandlePtr->CC8yRegsPtr->TC &= ~((CCU8_CC8_TC_TCM_Msk) |
                           (CCU8_CC8_TC_TSSM_Msk) | (CCU8_CC8_TC_CMOD_Msk) |
                            (CCU8_CC8_TC_STRM_Msk) | (CCU8_CC8_TC_ENDM_Msk));
    HandlePtr->CC8yRegsPtr->TC =(((uint32_t)
 8012a6c:	615a      	str	r2, [r3, #20]
      (((uint32_t)
      HandlePtr->ExtStartConfig << CCU8_CC8_TC_STRM_Pos)& CCU8_CC8_TC_STRM_Msk)|
      (((uint32_t)
      HandlePtr->ExtStopConfig  << CCU8_CC8_TC_ENDM_Pos)& CCU8_CC8_TC_ENDM_Msk);

    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	79db      	ldrb	r3, [r3, #7]
 8012a72:	2b01      	cmp	r3, #1
 8012a74:	d00c      	beq.n	8012a90 <CCU8PWMLIB_Init+0x140>
    {
        HandlePtr->CC8yRegsPtr->TC |=(uint32_t)
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a7a:	687a      	ldr	r2, [r7, #4]
 8012a7c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012a7e:	6951      	ldr	r1, [r2, #20]
		 (HandlePtr->kTimerMode << CCU8_CC8_TC_TSSM_Pos)& CCU8_CC8_TC_TSSM_Msk;
 8012a80:	687a      	ldr	r2, [r7, #4]
 8012a82:	7992      	ldrb	r2, [r2, #6]
 8012a84:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8012a88:	f002 0202 	and.w	r2, r2, #2
      (((uint32_t)
      HandlePtr->ExtStopConfig  << CCU8_CC8_TC_ENDM_Pos)& CCU8_CC8_TC_ENDM_Msk);

    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
    {
        HandlePtr->CC8yRegsPtr->TC |=(uint32_t)
 8012a8c:	430a      	orrs	r2, r1
 8012a8e:	615a      	str	r2, [r3, #20]
		 (HandlePtr->kTimerMode << CCU8_CC8_TC_TSSM_Pos)& CCU8_CC8_TC_TSSM_Msk;
    }

 /*Set the dither mode setting*/
    HandlePtr->CC8yRegsPtr->TC |=
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a94:	687a      	ldr	r2, [r7, #4]
 8012a96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012a98:	6951      	ldr	r1, [r2, #20]
        (HandlePtr->kDitherSetting  << CCU8_CC8_TC_DITHE_Pos) & CCU8_CC8_TC_DITHE_Msk;
 8012a9a:	687a      	ldr	r2, [r7, #4]
 8012a9c:	7b92      	ldrb	r2, [r2, #14]
 8012a9e:	ea4f 3242 	mov.w	r2, r2, lsl #13
 8012aa2:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
        HandlePtr->CC8yRegsPtr->TC |=(uint32_t)
		 (HandlePtr->kTimerMode << CCU8_CC8_TC_TSSM_Pos)& CCU8_CC8_TC_TSSM_Msk;
    }

 /*Set the dither mode setting*/
    HandlePtr->CC8yRegsPtr->TC |=
 8012aa6:	430a      	orrs	r2, r1
 8012aa8:	615a      	str	r2, [r3, #20]
        (HandlePtr->kDitherSetting  << CCU8_CC8_TC_DITHE_Pos) & CCU8_CC8_TC_DITHE_Msk;

    HandlePtr->CC8yRegsPtr->DITS =
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    (HandlePtr->kDitherCompare  << CCU8_CC8_DITS_DCVS_Pos) & CCU8_CC8_DITS_DCVS_Msk;
 8012aae:	687a      	ldr	r2, [r7, #4]
 8012ab0:	7b12      	ldrb	r2, [r2, #12]
 8012ab2:	f002 020f 	and.w	r2, r2, #15

 /*Set the dither mode setting*/
    HandlePtr->CC8yRegsPtr->TC |=
        (HandlePtr->kDitherSetting  << CCU8_CC8_TC_DITHE_Pos) & CCU8_CC8_TC_DITHE_Msk;

    HandlePtr->CC8yRegsPtr->DITS =
 8012ab6:	621a      	str	r2, [r3, #32]
    (HandlePtr->kDitherCompare  << CCU8_CC8_DITS_DCVS_Pos) & CCU8_CC8_DITS_DCVS_Msk;

/*Configure Trap mode*/
/*<<<DD_CCU8PWMLIB_API_1_6>>>*/
    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	79db      	ldrb	r3, [r3, #7]
 8012abc:	2b01      	cmp	r3, #1
 8012abe:	d03b      	beq.n	8012b38 <CCU8PWMLIB_Init+0x1e8>
    {
      WR_REG(HandlePtr->CC8yRegsPtr->TC, CCU8_CC8_TC_TRPSE_Msk,
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012ac4:	687a      	ldr	r2, [r7, #4]
 8012ac6:	7a52      	ldrb	r2, [r2, #9]
 8012ac8:	ea4f 5242 	mov.w	r2, r2, lsl #21
 8012acc:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 8012ad0:	687a      	ldr	r2, [r7, #4]
 8012ad2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012ad4:	6952      	ldr	r2, [r2, #20]
 8012ad6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8012ada:	430a      	orrs	r2, r1
 8012adc:	615a      	str	r2, [r3, #20]
             CCU8_CC8_TC_TRPSE_Pos, HandlePtr->kTrapSync);
      WR_REG(HandlePtr->CC8yRegsPtr->TC, CCU8_CC8_TC_TRPSW_Msk,
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012ae2:	687a      	ldr	r2, [r7, #4]
 8012ae4:	7ad2      	ldrb	r2, [r2, #11]
 8012ae6:	ea4f 5282 	mov.w	r2, r2, lsl #22
 8012aea:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 8012aee:	687a      	ldr	r2, [r7, #4]
 8012af0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012af2:	6952      	ldr	r2, [r2, #20]
 8012af4:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8012af8:	430a      	orrs	r2, r1
 8012afa:	615a      	str	r2, [r3, #20]
         CCU8_CC8_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
      /*enable the Trap*/
      WR_REG(HandlePtr->CC8yRegsPtr->TC, CCU8_CC8_TC_TRAPE0_Msk,
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012b00:	687a      	ldr	r2, [r7, #4]
 8012b02:	7a12      	ldrb	r2, [r2, #8]
 8012b04:	ea4f 4242 	mov.w	r2, r2, lsl #17
 8012b08:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8012b0c:	687a      	ldr	r2, [r7, #4]
 8012b0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012b10:	6952      	ldr	r2, [r2, #20]
 8012b12:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8012b16:	430a      	orrs	r2, r1
 8012b18:	615a      	str	r2, [r3, #20]
               CCU8_CC8_TC_TRAPE0_Pos, HandlePtr->kTrapEnable);
      WR_REG(HandlePtr->CC8yRegsPtr->TC, CCU8_CC8_TC_TRAPE1_Msk,
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012b1e:	687a      	ldr	r2, [r7, #4]
 8012b20:	7a12      	ldrb	r2, [r2, #8]
 8012b22:	ea4f 4282 	mov.w	r2, r2, lsl #18
 8012b26:	f402 2180 	and.w	r1, r2, #262144	; 0x40000
 8012b2a:	687a      	ldr	r2, [r7, #4]
 8012b2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012b2e:	6952      	ldr	r2, [r2, #20]
 8012b30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8012b34:	430a      	orrs	r2, r1
 8012b36:	615a      	str	r2, [r3, #20]
               CCU8_CC8_TC_TRAPE1_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC8yRegsPtr->PSC,CCU8_CC8_PSC_PSIV_Msk,
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012b3c:	687a      	ldr	r2, [r7, #4]
 8012b3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8012b40:	f002 010f 	and.w	r1, r2, #15
 8012b44:	687a      	ldr	r2, [r7, #4]
 8012b46:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012b48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8012b4a:	f022 020f 	bic.w	r2, r2, #15
 8012b4e:	430a      	orrs	r2, r1
 8012b50:	625a      	str	r2, [r3, #36]	; 0x24
        CCU8_CC8_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC8yRegsPtr->PSL =
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            ((HandlePtr->kPassiveLevel0 << CCU8_CC8_PSL_PSL11_Pos) |
 8012b56:	687a      	ldr	r2, [r7, #4]
 8012b58:	7912      	ldrb	r2, [r2, #4]
 8012b5a:	4611      	mov	r1, r2
            (HandlePtr->kPassiveLevel1 << CCU8_CC8_PSL_PSL12_Pos));
 8012b5c:	687a      	ldr	r2, [r7, #4]
 8012b5e:	7952      	ldrb	r2, [r2, #5]
 8012b60:	ea4f 0242 	mov.w	r2, r2, lsl #1
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC8yRegsPtr->PSC,CCU8_CC8_PSC_PSIV_Msk,
        CCU8_CC8_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC8yRegsPtr->PSL =
            ((HandlePtr->kPassiveLevel0 << CCU8_CC8_PSL_PSL11_Pos) |
 8012b64:	430a      	orrs	r2, r1
               CCU8_CC8_TC_TRAPE1_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC8yRegsPtr->PSC,CCU8_CC8_PSC_PSIV_Msk,
        CCU8_CC8_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC8yRegsPtr->PSL =
 8012b66:	619a      	str	r2, [r3, #24]
            ((HandlePtr->kPassiveLevel0 << CCU8_CC8_PSL_PSL11_Pos) |
            (HandlePtr->kPassiveLevel1 << CCU8_CC8_PSL_PSL12_Pos));

/*Set the symmetric or asymmetric PWM setting*/
    WR_REG(HandlePtr->CC8yRegsPtr->CHC, CCU8_CC8_CHC_ASE_Msk,\
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012b6c:	687a      	ldr	r2, [r7, #4]
 8012b6e:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 8012b72:	f002 0101 	and.w	r1, r2, #1
 8012b76:	687a      	ldr	r2, [r7, #4]
 8012b78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012b7a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8012b7c:	f022 0201 	bic.w	r2, r2, #1
 8012b80:	430a      	orrs	r2, r1
 8012b82:	649a      	str	r2, [r3, #72]	; 0x48
            CCU8_CC8_CHC_ASE_Pos,(uint32_t)HandlePtr->CompareMode);

/*Configure output connections as per passive state.*/
    HandlePtr->CC8yRegsPtr->CHC &= ~((CCU8_CC8_CHC_OCS2_Msk)|(CCU8_CC8_CHC_OCS2_Msk));
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012b88:	687a      	ldr	r2, [r7, #4]
 8012b8a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012b8c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8012b8e:	f022 0204 	bic.w	r2, r2, #4
 8012b92:	649a      	str	r2, [r3, #72]	; 0x48
    HandlePtr->CC8yRegsPtr->CHC |=
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012b98:	687a      	ldr	r2, [r7, #4]
 8012b9a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012b9c:	6c91      	ldr	r1, [r2, #72]	; 0x48
        (((uint32_t)HandlePtr->kPassiveState0 << CCU8_CC8_CHC_OCS1_Pos) |
 8012b9e:	687a      	ldr	r2, [r7, #4]
 8012ba0:	7892      	ldrb	r2, [r2, #2]
 8012ba2:	ea4f 0042 	mov.w	r0, r2, lsl #1
        (((~(uint32_t)HandlePtr->kPassiveState1 )<< CCU8_CC8_CHC_OCS2_Pos) & CCU8_CC8_CHC_OCS2_Msk));
 8012ba6:	687a      	ldr	r2, [r7, #4]
 8012ba8:	78d2      	ldrb	r2, [r2, #3]
 8012baa:	ea6f 0202 	mvn.w	r2, r2
 8012bae:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8012bb2:	f002 0204 	and.w	r2, r2, #4
            CCU8_CC8_CHC_ASE_Pos,(uint32_t)HandlePtr->CompareMode);

/*Configure output connections as per passive state.*/
    HandlePtr->CC8yRegsPtr->CHC &= ~((CCU8_CC8_CHC_OCS2_Msk)|(CCU8_CC8_CHC_OCS2_Msk));
    HandlePtr->CC8yRegsPtr->CHC |=
        (((uint32_t)HandlePtr->kPassiveState0 << CCU8_CC8_CHC_OCS1_Pos) |
 8012bb6:	4302      	orrs	r2, r0
    WR_REG(HandlePtr->CC8yRegsPtr->CHC, CCU8_CC8_CHC_ASE_Msk,\
            CCU8_CC8_CHC_ASE_Pos,(uint32_t)HandlePtr->CompareMode);

/*Configure output connections as per passive state.*/
    HandlePtr->CC8yRegsPtr->CHC &= ~((CCU8_CC8_CHC_OCS2_Msk)|(CCU8_CC8_CHC_OCS2_Msk));
    HandlePtr->CC8yRegsPtr->CHC |=
 8012bb8:	430a      	orrs	r2, r1
 8012bba:	649a      	str	r2, [r3, #72]	; 0x48
        (((uint32_t)HandlePtr->kPassiveState0 << CCU8_CC8_CHC_OCS1_Pos) |
        (((~(uint32_t)HandlePtr->kPassiveState1 )<< CCU8_CC8_CHC_OCS2_Pos) & CCU8_CC8_CHC_OCS2_Msk));

    /* Configure the dead time mode and rising and falling dead time*/
    HandlePtr->CC8yRegsPtr->DTC &= ~((CCU8_CC8_DTC_DTCC_Msk) |
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012bc0:	687a      	ldr	r2, [r7, #4]
 8012bc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012bc4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8012bc6:	f022 02cf 	bic.w	r2, r2, #207	; 0xcf
 8012bca:	64da      	str	r2, [r3, #76]	; 0x4c
        (CCU8_CC8_DTC_DTE1_Msk)| (CCU8_CC8_DTC_DTE2_Msk) |
        (CCU8_CC8_DTC_DCEN1_Msk)|(CCU8_CC8_DTC_DCEN2_Msk));
    HandlePtr->CC8yRegsPtr->DTC = (uint32_t)
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
        (((HandlePtr->kDeadTimePrescalar  << CCU8_CC8_DTC_DTCC_Pos) & CCU8_CC8_DTC_DTCC_Msk)|
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	7b5b      	ldrb	r3, [r3, #13]
 8012bd4:	ea4f 1383 	mov.w	r3, r3, lsl #6
 8012bd8:	b2d9      	uxtb	r1, r3
        DeadTimeConfVal[HandlePtr->DeadTimeConf]);
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012be0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012be4:	f107 0020 	add.w	r0, r7, #32
 8012be8:	18c3      	adds	r3, r0, r3
 8012bea:	f853 3c14 	ldr.w	r3, [r3, #-20]

    /* Configure the dead time mode and rising and falling dead time*/
    HandlePtr->CC8yRegsPtr->DTC &= ~((CCU8_CC8_DTC_DTCC_Msk) |
        (CCU8_CC8_DTC_DTE1_Msk)| (CCU8_CC8_DTC_DTE2_Msk) |
        (CCU8_CC8_DTC_DCEN1_Msk)|(CCU8_CC8_DTC_DCEN2_Msk));
    HandlePtr->CC8yRegsPtr->DTC = (uint32_t)
 8012bee:	430b      	orrs	r3, r1
 8012bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
        (((HandlePtr->kDeadTimePrescalar  << CCU8_CC8_DTC_DTCC_Pos) & CCU8_CC8_DTC_DTCC_Msk)|
        DeadTimeConfVal[HandlePtr->DeadTimeConf]);

    HandlePtr->CC8yRegsPtr->DC1R &= ~((CCU8_CC8_DC1R_DT1R_Msk) |
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012bfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012bfc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012c00:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8012c04:	6513      	str	r3, [r2, #80]	; 0x50
        (CCU8_CC8_DC1R_DT1F_Msk));
    HandlePtr->CC8yRegsPtr->DC1R = (uint32_t)
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
        (( HandlePtr->kRisingDeadTime << CCU8_CC8_DC1R_DT1R_Pos)
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	8a9b      	ldrh	r3, [r3, #20]
        (((HandlePtr->kDeadTimePrescalar  << CCU8_CC8_DTC_DTCC_Pos) & CCU8_CC8_DTC_DTCC_Msk)|
        DeadTimeConfVal[HandlePtr->DeadTimeConf]);

    HandlePtr->CC8yRegsPtr->DC1R &= ~((CCU8_CC8_DC1R_DT1R_Msk) |
        (CCU8_CC8_DC1R_DT1F_Msk));
    HandlePtr->CC8yRegsPtr->DC1R = (uint32_t)
 8012c0e:	b2d9      	uxtb	r1, r3
        (( HandlePtr->kRisingDeadTime << CCU8_CC8_DC1R_DT1R_Pos)
            & CCU8_CC8_DC1R_DT1R_Msk)|
        (( HandlePtr->kFallingDeadTime << CCU8_CC8_DC1R_DT1F_Pos)
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	8a5b      	ldrh	r3, [r3, #18]
 8012c14:	ea4f 2303 	mov.w	r3, r3, lsl #8
            & CCU8_CC8_DC1R_DT1F_Msk);
 8012c18:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8012c1c:	ea4f 4313 	mov.w	r3, r3, lsr #16

    HandlePtr->CC8yRegsPtr->DC1R &= ~((CCU8_CC8_DC1R_DT1R_Msk) |
        (CCU8_CC8_DC1R_DT1F_Msk));
    HandlePtr->CC8yRegsPtr->DC1R = (uint32_t)
        (( HandlePtr->kRisingDeadTime << CCU8_CC8_DC1R_DT1R_Pos)
            & CCU8_CC8_DC1R_DT1R_Msk)|
 8012c20:	430b      	orrs	r3, r1
        (((HandlePtr->kDeadTimePrescalar  << CCU8_CC8_DTC_DTCC_Pos) & CCU8_CC8_DTC_DTCC_Msk)|
        DeadTimeConfVal[HandlePtr->DeadTimeConf]);

    HandlePtr->CC8yRegsPtr->DC1R &= ~((CCU8_CC8_DC1R_DT1R_Msk) |
        (CCU8_CC8_DC1R_DT1F_Msk));
    HandlePtr->CC8yRegsPtr->DC1R = (uint32_t)
 8012c22:	6513      	str	r3, [r2, #80]	; 0x50
        (( HandlePtr->kFallingDeadTime << CCU8_CC8_DC1R_DT1F_Pos)
            & CCU8_CC8_DC1R_DT1F_Msk);

/*<<<DD_CCU8PWMLIB_API_1_7>>>*/
/*Set period register's value*/
    HandlePtr->CC8yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xffff);
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c2c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8012c30:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012c34:	6353      	str	r3, [r2, #52]	; 0x34

/*Set compare register's value*/
    HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
        (HandlePtr->kCompareValue1 & 0xffffU);
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	69db      	ldr	r3, [r3, #28]
/*<<<DD_CCU8PWMLIB_API_1_7>>>*/
/*Set period register's value*/
    HandlePtr->CC8yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xffff);

/*Set compare register's value*/
    HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)
 8012c3e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8012c42:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012c46:	63d3      	str	r3, [r2, #60]	; 0x3c
        (HandlePtr->kCompareValue1 & 0xffffU);
 /* Configure channel 2 register CR2 register in case of asymmetric mode*/
    if (HandlePtr->CompareMode == CCU8PWMLIB_ASYMMETRIC)
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012c4e:	2b01      	cmp	r3, #1
 8012c50:	d108      	bne.n	8012c64 <CCU8PWMLIB_Init+0x314>
    {
      HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
          (HandlePtr->kCompareValue2 & 0xffffU);
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	6a1b      	ldr	r3, [r3, #32]
    HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)
        (HandlePtr->kCompareValue1 & 0xffffU);
 /* Configure channel 2 register CR2 register in case of asymmetric mode*/
    if (HandlePtr->CompareMode == CCU8PWMLIB_ASYMMETRIC)
    {
      HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)
 8012c5a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8012c5e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012c62:	6453      	str	r3, [r2, #68]	; 0x44
          (HandlePtr->kCompareValue2 & 0xffffU);
    }

  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c68:	687a      	ldr	r2, [r7, #4]
 8012c6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8012c6c:	6911      	ldr	r1, [r2, #16]
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
 8012c6e:	687a      	ldr	r2, [r7, #4]
 8012c70:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 8012c74:	ea4f 0282 	mov.w	r2, r2, lsl #2
      HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)
          (HandlePtr->kCompareValue2 & 0xffffU);
    }

  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
 8012c78:	f04f 0001 	mov.w	r0, #1
 8012c7c:	fa00 f002 	lsl.w	r0, r0, r2
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
 8012c80:	687a      	ldr	r2, [r7, #4]
 8012c82:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 8012c86:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8012c8a:	f102 0201 	add.w	r2, r2, #1
    }

  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
 8012c8e:	f04f 0401 	mov.w	r4, #1
 8012c92:	fa04 f202 	lsl.w	r2, r4, r2
          (HandlePtr->kCompareValue2 & 0xffffU);
    }

  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
 8012c96:	4310      	orrs	r0, r2
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
 8012c98:	687a      	ldr	r2, [r7, #4]
 8012c9a:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 8012c9e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8012ca2:	f102 0202 	add.w	r2, r2, #2
  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
 8012ca6:	f04f 0401 	mov.w	r4, #1
 8012caa:	fa04 f202 	lsl.w	r2, r4, r2

  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
 8012cae:	4302      	orrs	r2, r0
      HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)
          (HandlePtr->kCompareValue2 & 0xffffU);
    }

  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
 8012cb0:	430a      	orrs	r2, r1
 8012cb2:	611a      	str	r2, [r3, #16]
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));

/*Clear all CCU8 interrupts*/
    HandlePtr->CC8yRegsPtr->SWR |= CCU8PWMLIB_ALL_CCU8_INTR_CLEAR;
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012cbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8012cc0:	f443 6373 	orr.w	r3, r3, #3888	; 0xf30
 8012cc4:	f043 030f 	orr.w	r3, r3, #15
 8012cc8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
    
/*Configure the second slice if timer concatenation is set */
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	79db      	ldrb	r3, [r3, #7]
 8012cd0:	2b01      	cmp	r3, #1
 8012cd2:	d10e      	bne.n	8012cf2 <CCU8PWMLIB_Init+0x3a2>
    {
      CCU8PWMLIB_lConfigureSecondSlice(HandlePtr);
 8012cd4:	6878      	ldr	r0, [r7, #4]
 8012cd6:	f000 f81d 	bl	8012d14 <CCU8PWMLIB_lConfigureSecondSlice>
      HandlePtr->CC8yRegs1Ptr->INTE |= HandlePtr->InterruptControl;
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012cde:	687a      	ldr	r2, [r7, #4]
 8012ce0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012ce2:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8012ce6:	687a      	ldr	r2, [r7, #4]
 8012ce8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8012cea:	430a      	orrs	r2, r1
 8012cec:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8012cf0:	e00a      	b.n	8012d08 <CCU8PWMLIB_Init+0x3b8>

    } /*End of if (HandlePtr->kTimerConcatenation == SET)*/
    else
    {
      HandlePtr->CC8yRegsPtr->INTE |= HandlePtr->InterruptControl;
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012cf6:	687a      	ldr	r2, [r7, #4]
 8012cf8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012cfa:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8012cfe:	687a      	ldr	r2, [r7, #4]
 8012d00:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8012d02:	430a      	orrs	r2, r1
 8012d04:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    return Status;
 8012d08:	69fb      	ldr	r3, [r7, #28]
}
 8012d0a:	4618      	mov	r0, r3
 8012d0c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8012d10:	46bd      	mov	sp, r7
 8012d12:	bd90      	pop	{r4, r7, pc}

08012d14 <CCU8PWMLIB_lConfigureSecondSlice>:
 */
void CCU8PWMLIB_lConfigureSecondSlice
(
  const CCU8PWMLIB_HandleType* HandlePtr
)
{
 8012d14:	b490      	push	{r4, r7}
 8012d16:	b086      	sub	sp, #24
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	6078      	str	r0, [r7, #4]
  uint32_t DeadTimeConfVal[4] = {0x00UL, 0xDUL, 0x5UL, 0x9UL};
 8012d1c:	f241 23a4 	movw	r3, #4772	; 0x12a4
 8012d20:	f6c0 0302 	movt	r3, #2050	; 0x802
 8012d24:	f107 0408 	add.w	r4, r7, #8
 8012d28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012d2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

/*Clear the timer */
  HandlePtr->CC8yRegs1Ptr->TCCLR = CCU8PWMLIB_SLICE_CLEAR;
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d32:	f04f 0207 	mov.w	r2, #7
 8012d36:	611a      	str	r2, [r3, #16]
  HandlePtr->CC8yRegs1Ptr->TC = 0x00U;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d3c:	f04f 0200 	mov.w	r2, #0
 8012d40:	615a      	str	r2, [r3, #20]

/*Set period and compare values for second slice*/
  HandlePtr->CC8yRegs1Ptr->PRS = (uint32_t)
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      ((HandlePtr->kPeriodVal & 0xFFFF0000U) >> 16U);
 8012d46:	687a      	ldr	r2, [r7, #4]
 8012d48:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
/*Clear the timer */
  HandlePtr->CC8yRegs1Ptr->TCCLR = CCU8PWMLIB_SLICE_CLEAR;
  HandlePtr->CC8yRegs1Ptr->TC = 0x00U;

/*Set period and compare values for second slice*/
  HandlePtr->CC8yRegs1Ptr->PRS = (uint32_t)
 8012d4a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8012d4e:	635a      	str	r2, [r3, #52]	; 0x34
      ((HandlePtr->kPeriodVal & 0xFFFF0000U) >> 16U);
  HandlePtr->CC8yRegs1Ptr->CR1S = (uint32_t)
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          ((HandlePtr->kCompareValue1 & 0xFFFF0000U) >> 16U);
 8012d54:	687a      	ldr	r2, [r7, #4]
 8012d56:	69d2      	ldr	r2, [r2, #28]
  HandlePtr->CC8yRegs1Ptr->TC = 0x00U;

/*Set period and compare values for second slice*/
  HandlePtr->CC8yRegs1Ptr->PRS = (uint32_t)
      ((HandlePtr->kPeriodVal & 0xFFFF0000U) >> 16U);
  HandlePtr->CC8yRegs1Ptr->CR1S = (uint32_t)
 8012d58:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8012d5c:	63da      	str	r2, [r3, #60]	; 0x3c
          ((HandlePtr->kCompareValue1 & 0xFFFF0000U) >> 16U);
  /*<<<DD_PWMSP002_API_non1_7>>>*/
/* Update channel 2 compare register CR2 if asymmetric mode is selected */
  if (HandlePtr->CompareMode == CCU8PWMLIB_ASYMMETRIC)
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012d64:	2b01      	cmp	r3, #1
 8012d66:	d106      	bne.n	8012d76 <CCU8PWMLIB_lConfigureSecondSlice+0x62>
  {
    HandlePtr->CC8yRegs1Ptr->CR2S = (uint32_t)
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
              ((HandlePtr->kCompareValue2 & 0xFFFF0000U) >> 16U);
 8012d6c:	687a      	ldr	r2, [r7, #4]
 8012d6e:	6a12      	ldr	r2, [r2, #32]
          ((HandlePtr->kCompareValue1 & 0xFFFF0000U) >> 16U);
  /*<<<DD_PWMSP002_API_non1_7>>>*/
/* Update channel 2 compare register CR2 if asymmetric mode is selected */
  if (HandlePtr->CompareMode == CCU8PWMLIB_ASYMMETRIC)
  {
    HandlePtr->CC8yRegs1Ptr->CR2S = (uint32_t)
 8012d70:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8012d74:	645a      	str	r2, [r3, #68]	; 0x44
              ((HandlePtr->kCompareValue2 & 0xFFFF0000U) >> 16U);
  }

/*<<<DD_CCU8PWMLIB_nonAPI_1_1>>>*/
  /* Set timer concatenation bit */
  HandlePtr->CC8yRegs1Ptr->CMC |= (0x01U << CCU8_CC8_CMC_TCE_Pos);
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d7a:	687a      	ldr	r2, [r7, #4]
 8012d7c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012d7e:	6852      	ldr	r2, [r2, #4]
 8012d80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8012d84:	605a      	str	r2, [r3, #4]


/*<<<DD_CCU8PWMLIB_nonAPI_1_3>>>*/
  /* Configure external stop feature */
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	785b      	ldrb	r3, [r3, #1]
 8012d8a:	2b01      	cmp	r3, #1
 8012d8c:	d127      	bne.n	8012dde <CCU8PWMLIB_lConfigureSecondSlice+0xca>
  {
    HandlePtr->CC8yRegs1Ptr->INS &= ~((CCU8_CC8_INS_EV1EM_Msk)|
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 8012d9c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8012da0:	6013      	str	r3, [r2, #0]
        (CCU8_CC8_INS_LPF1M_Msk));
    HandlePtr->CC8yRegs1Ptr->CMC &= ~(CCU8_CC8_CMC_ENDS_Msk);
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012da6:	687a      	ldr	r2, [r7, #4]
 8012da8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012daa:	6852      	ldr	r2, [r2, #4]
 8012dac:	f022 020c 	bic.w	r2, r2, #12
 8012db0:	605a      	str	r2, [r3, #4]
    HandlePtr->CC8yRegs1Ptr->INS |=
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012db6:	687a      	ldr	r2, [r7, #4]
 8012db8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012dba:	6811      	ldr	r1, [r2, #0]
    ((((uint32_t)HandlePtr->kStopEdge << CCU8_CC8_INS_EV1EM_Pos) & CCU8_CC8_INS_EV1EM_Msk)|
 8012dbc:	687a      	ldr	r2, [r7, #4]
 8012dbe:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 8012dc2:	ea4f 4282 	mov.w	r2, r2, lsl #18
 8012dc6:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
  {
    HandlePtr->CC8yRegs1Ptr->INS &= ~((CCU8_CC8_INS_EV1EM_Msk)|
        (CCU8_CC8_INS_LPF1M_Msk));
    HandlePtr->CC8yRegs1Ptr->CMC &= ~(CCU8_CC8_CMC_ENDS_Msk);
    HandlePtr->CC8yRegs1Ptr->INS |=
 8012dca:	430a      	orrs	r2, r1
 8012dcc:	601a      	str	r2, [r3, #0]
    ((((uint32_t)HandlePtr->kStopEdge << CCU8_CC8_INS_EV1EM_Pos) & CCU8_CC8_INS_EV1EM_Msk)|
        ((CCU8PWMLIB_LPF << CCU8_CC8_INS_LPF1M_Pos)& CCU8_CC8_INS_LPF1M_Msk));
    HandlePtr->CC8yRegs1Ptr->CMC |=
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012dd2:	687a      	ldr	r2, [r7, #4]
 8012dd4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012dd6:	6852      	ldr	r2, [r2, #4]
 8012dd8:	f042 0208 	orr.w	r2, r2, #8
 8012ddc:	605a      	str	r2, [r3, #4]
        ((CCU8PWMLIB_EVENT_1  << CCU8_CC8_CMC_ENDS_Pos)& CCU8_CC8_CMC_ENDS_Msk);
  }/*End of if (HandlePtr->kExtStopTrig == SET)*/

/*<<<DD_CCU8PWMLIB_nonAPI_1_4>>>*/
  /* Configure trap feature */
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	7a1b      	ldrb	r3, [r3, #8]
 8012de2:	2b01      	cmp	r3, #1
 8012de4:	d11e      	bne.n	8012e24 <CCU8PWMLIB_lConfigureSecondSlice+0x110>
  {
    HandlePtr->CC8yRegs1Ptr -> INS &= ~((CCU8_CC8_INS_EV2EM_Msk)|
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 8012df4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8012df8:	6013      	str	r3, [r2, #0]
       (CCU8_CC8_INS_EV2LM_Msk) | (CCU8_CC8_INS_LPF2M_Msk) );
    HandlePtr->CC8yRegs1Ptr -> INS |=
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012dfe:	687a      	ldr	r2, [r7, #4]
 8012e00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012e02:	6811      	ldr	r1, [r2, #0]
    (((0x00  << CCU8_CC8_INS_EV2EM_Pos)& CCU8_CC8_INS_EV2EM_Msk) |
     ((((uint32_t)HandlePtr->kTrapLevel  << CCU8_CC8_INS_EV2LM_Pos)& CCU8_CC8_INS_EV2LM_Msk) |
 8012e04:	687a      	ldr	r2, [r7, #4]
 8012e06:	7a92      	ldrb	r2, [r2, #10]
 8012e08:	ea4f 6202 	mov.w	r2, r2, lsl #24
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC8yRegs1Ptr -> INS &= ~((CCU8_CC8_INS_EV2EM_Msk)|
       (CCU8_CC8_INS_EV2LM_Msk) | (CCU8_CC8_INS_LPF2M_Msk) );
    HandlePtr->CC8yRegs1Ptr -> INS |=
    (((0x00  << CCU8_CC8_INS_EV2EM_Pos)& CCU8_CC8_INS_EV2EM_Msk) |
 8012e0c:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
  /* Configure trap feature */
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC8yRegs1Ptr -> INS &= ~((CCU8_CC8_INS_EV2EM_Msk)|
       (CCU8_CC8_INS_EV2LM_Msk) | (CCU8_CC8_INS_LPF2M_Msk) );
    HandlePtr->CC8yRegs1Ptr -> INS |=
 8012e10:	430a      	orrs	r2, r1
 8012e12:	601a      	str	r2, [r3, #0]
    (((0x00  << CCU8_CC8_INS_EV2EM_Pos)& CCU8_CC8_INS_EV2EM_Msk) |
     ((((uint32_t)HandlePtr->kTrapLevel  << CCU8_CC8_INS_EV2LM_Pos)& CCU8_CC8_INS_EV2LM_Msk) |
         ((0x00 << CCU8_CC8_INS_LPF2M_Pos)& CCU8_CC8_INS_LPF2M_Msk)));
    HandlePtr->CC8yRegs1Ptr->CMC |= (0x01U << CCU8_CC8_CMC_TS_Pos);
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e18:	687a      	ldr	r2, [r7, #4]
 8012e1a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012e1c:	6852      	ldr	r2, [r2, #4]
 8012e1e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8012e22:	605a      	str	r2, [r3, #4]
  }/*End of if (HandlePtr->kTrapEnable == SET)*/
/*Configure timer mode, external start, stop feature */
  HandlePtr->CC8yRegs1Ptr->TC &= ~((CCU8_CC8_TC_TCM_Msk) | \
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e2c:	695b      	ldr	r3, [r3, #20]
 8012e2e:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8012e32:	f023 030b 	bic.w	r3, r3, #11
 8012e36:	6153      	str	r3, [r2, #20]
      (CCU8_CC8_TC_TSSM_Msk) | (CCU8_CC8_TC_CMOD_Msk) |  \
      (CCU8_CC8_TC_STRM_Msk) | (CCU8_CC8_TC_ENDM_Msk)|( CCU8_CC8_TC_DITHE_Msk));
  HandlePtr->CC8yRegs1Ptr->TC =(((uint32_t)
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      HandlePtr->CountingMode  << CCU8_CC8_TC_TCM_Pos)& CCU8_CC8_TC_TCM_Msk)|
 8012e3c:	687a      	ldr	r2, [r7, #4]
 8012e3e:	f892 2040 	ldrb.w	r2, [r2, #64]	; 0x40
 8012e42:	f002 0101 	and.w	r1, r2, #1
      ((HandlePtr->kTimerMode  << CCU8_CC8_TC_TSSM_Pos)& CCU8_CC8_TC_TSSM_Msk)|
 8012e46:	687a      	ldr	r2, [r7, #4]
 8012e48:	7992      	ldrb	r2, [r2, #6]
 8012e4a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8012e4e:	f002 0202 	and.w	r2, r2, #2
 8012e52:	4311      	orrs	r1, r2
      ((CCU8PWMLIB_COMPARE_MODE  << CCU8_CC8_TC_CMOD_Pos)& CCU8_CC8_TC_CMOD_Msk)|
      (((uint32_t)
      HandlePtr->ExtStartConfig  << CCU8_CC8_TC_STRM_Pos)& CCU8_CC8_TC_STRM_Msk)|
 8012e54:	687a      	ldr	r2, [r7, #4]
 8012e56:	f892 2044 	ldrb.w	r2, [r2, #68]	; 0x44
 8012e5a:	ea4f 2282 	mov.w	r2, r2, lsl #10
 8012e5e:	f402 6280 	and.w	r2, r2, #1024	; 0x400
      (CCU8_CC8_TC_TSSM_Msk) | (CCU8_CC8_TC_CMOD_Msk) |  \
      (CCU8_CC8_TC_STRM_Msk) | (CCU8_CC8_TC_ENDM_Msk)|( CCU8_CC8_TC_DITHE_Msk));
  HandlePtr->CC8yRegs1Ptr->TC =(((uint32_t)
      HandlePtr->CountingMode  << CCU8_CC8_TC_TCM_Pos)& CCU8_CC8_TC_TCM_Msk)|
      ((HandlePtr->kTimerMode  << CCU8_CC8_TC_TSSM_Pos)& CCU8_CC8_TC_TSSM_Msk)|
      ((CCU8PWMLIB_COMPARE_MODE  << CCU8_CC8_TC_CMOD_Pos)& CCU8_CC8_TC_CMOD_Msk)|
 8012e62:	4311      	orrs	r1, r2
      (((uint32_t)
      HandlePtr->ExtStartConfig  << CCU8_CC8_TC_STRM_Pos)& CCU8_CC8_TC_STRM_Msk)|
      (((uint32_t)
      HandlePtr->ExtStopConfig << CCU8_CC8_TC_ENDM_Pos)& CCU8_CC8_TC_ENDM_Msk);
 8012e64:	687a      	ldr	r2, [r7, #4]
 8012e66:	f892 2041 	ldrb.w	r2, [r2, #65]	; 0x41
 8012e6a:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8012e6e:	f402 7240 	and.w	r2, r2, #768	; 0x300
  HandlePtr->CC8yRegs1Ptr->TC =(((uint32_t)
      HandlePtr->CountingMode  << CCU8_CC8_TC_TCM_Pos)& CCU8_CC8_TC_TCM_Msk)|
      ((HandlePtr->kTimerMode  << CCU8_CC8_TC_TSSM_Pos)& CCU8_CC8_TC_TSSM_Msk)|
      ((CCU8PWMLIB_COMPARE_MODE  << CCU8_CC8_TC_CMOD_Pos)& CCU8_CC8_TC_CMOD_Msk)|
      (((uint32_t)
      HandlePtr->ExtStartConfig  << CCU8_CC8_TC_STRM_Pos)& CCU8_CC8_TC_STRM_Msk)|
 8012e72:	430a      	orrs	r2, r1
  }/*End of if (HandlePtr->kTrapEnable == SET)*/
/*Configure timer mode, external start, stop feature */
  HandlePtr->CC8yRegs1Ptr->TC &= ~((CCU8_CC8_TC_TCM_Msk) | \
      (CCU8_CC8_TC_TSSM_Msk) | (CCU8_CC8_TC_CMOD_Msk) |  \
      (CCU8_CC8_TC_STRM_Msk) | (CCU8_CC8_TC_ENDM_Msk)|( CCU8_CC8_TC_DITHE_Msk));
  HandlePtr->CC8yRegs1Ptr->TC =(((uint32_t)
 8012e74:	615a      	str	r2, [r3, #20]
      (((uint32_t)
      HandlePtr->ExtStopConfig << CCU8_CC8_TC_ENDM_Pos)& CCU8_CC8_TC_ENDM_Msk);

/*<<<DD_CCU8PWMLIB_nonAPI_1_5>>>*/
  /* Configure dither setting */
  HandlePtr->CC8yRegs1Ptr->TC |= (HandlePtr->kDitherSetting << CCU8_CC8_TC_DITHE_Pos) \
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e7a:	687a      	ldr	r2, [r7, #4]
 8012e7c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012e7e:	6951      	ldr	r1, [r2, #20]
 8012e80:	687a      	ldr	r2, [r7, #4]
 8012e82:	7b92      	ldrb	r2, [r2, #14]
 8012e84:	ea4f 3242 	mov.w	r2, r2, lsl #13
      & CCU8_CC8_TC_DITHE_Msk;
 8012e88:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
      (((uint32_t)
      HandlePtr->ExtStopConfig << CCU8_CC8_TC_ENDM_Pos)& CCU8_CC8_TC_ENDM_Msk);

/*<<<DD_CCU8PWMLIB_nonAPI_1_5>>>*/
  /* Configure dither setting */
  HandlePtr->CC8yRegs1Ptr->TC |= (HandlePtr->kDitherSetting << CCU8_CC8_TC_DITHE_Pos) \
 8012e8c:	430a      	orrs	r2, r1
 8012e8e:	615a      	str	r2, [r3, #20]
      & CCU8_CC8_TC_DITHE_Msk;
  HandlePtr->CC8yRegs1Ptr->DITS &= ~(CCU8_CC8_DITS_DCVS_Msk);
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e94:	687a      	ldr	r2, [r7, #4]
 8012e96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012e98:	6a12      	ldr	r2, [r2, #32]
 8012e9a:	f022 020f 	bic.w	r2, r2, #15
 8012e9e:	621a      	str	r2, [r3, #32]
  HandlePtr->CC8yRegs1Ptr->DITS = (HandlePtr->kDitherCompare  << CCU8_CC8_DITS_DCVS_Pos)\
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ea4:	687a      	ldr	r2, [r7, #4]
 8012ea6:	7b12      	ldrb	r2, [r2, #12]
      & CCU8_CC8_DITS_DCVS_Msk;
 8012ea8:	f002 020f 	and.w	r2, r2, #15
/*<<<DD_CCU8PWMLIB_nonAPI_1_5>>>*/
  /* Configure dither setting */
  HandlePtr->CC8yRegs1Ptr->TC |= (HandlePtr->kDitherSetting << CCU8_CC8_TC_DITHE_Pos) \
      & CCU8_CC8_TC_DITHE_Msk;
  HandlePtr->CC8yRegs1Ptr->DITS &= ~(CCU8_CC8_DITS_DCVS_Msk);
  HandlePtr->CC8yRegs1Ptr->DITS = (HandlePtr->kDitherCompare  << CCU8_CC8_DITS_DCVS_Pos)\
 8012eac:	621a      	str	r2, [r3, #32]
      & CCU8_CC8_DITS_DCVS_Msk;

/*<<<DD_CCU8PWMLIB_API_non1_6>>>*/
  WR_REG(HandlePtr->CC8yRegs1Ptr->TC, CCU8_CC8_TC_TRPSE_Msk,
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012eb2:	687a      	ldr	r2, [r7, #4]
 8012eb4:	7a52      	ldrb	r2, [r2, #9]
 8012eb6:	ea4f 5242 	mov.w	r2, r2, lsl #21
 8012eba:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 8012ebe:	687a      	ldr	r2, [r7, #4]
 8012ec0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012ec2:	6952      	ldr	r2, [r2, #20]
 8012ec4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8012ec8:	430a      	orrs	r2, r1
 8012eca:	615a      	str	r2, [r3, #20]
               CCU8_CC8_TC_TRPSE_Pos, HandlePtr->kTrapSync);
  WR_REG(HandlePtr->CC8yRegs1Ptr->TC, CCU8_CC8_TC_TRPSW_Msk,
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ed0:	687a      	ldr	r2, [r7, #4]
 8012ed2:	7ad2      	ldrb	r2, [r2, #11]
 8012ed4:	ea4f 5282 	mov.w	r2, r2, lsl #22
 8012ed8:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 8012edc:	687a      	ldr	r2, [r7, #4]
 8012ede:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012ee0:	6952      	ldr	r2, [r2, #20]
 8012ee2:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8012ee6:	430a      	orrs	r2, r1
 8012ee8:	615a      	str	r2, [r3, #20]
        CCU8_CC8_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
  /*Trap enable*/
  WR_REG(HandlePtr->CC8yRegs1Ptr->TC, CCU8_CC8_TC_TRAPE0_Msk,
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012eee:	687a      	ldr	r2, [r7, #4]
 8012ef0:	7a12      	ldrb	r2, [r2, #8]
 8012ef2:	ea4f 4242 	mov.w	r2, r2, lsl #17
 8012ef6:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8012efa:	687a      	ldr	r2, [r7, #4]
 8012efc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012efe:	6952      	ldr	r2, [r2, #20]
 8012f00:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8012f04:	430a      	orrs	r2, r1
 8012f06:	615a      	str	r2, [r3, #20]
             CCU8_CC8_TC_TRAPE0_Pos, HandlePtr->kTrapEnable);
  WR_REG(HandlePtr->CC8yRegs1Ptr->TC, CCU8_CC8_TC_TRAPE1_Msk,
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f0c:	687a      	ldr	r2, [r7, #4]
 8012f0e:	7a12      	ldrb	r2, [r2, #8]
 8012f10:	ea4f 4282 	mov.w	r2, r2, lsl #18
 8012f14:	f402 2180 	and.w	r1, r2, #262144	; 0x40000
 8012f18:	687a      	ldr	r2, [r7, #4]
 8012f1a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012f1c:	6952      	ldr	r2, [r2, #20]
 8012f1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8012f22:	430a      	orrs	r2, r1
 8012f24:	615a      	str	r2, [r3, #20]
               CCU8_CC8_TC_TRAPE1_Pos, HandlePtr->kTrapEnable);

     /*Set the prescalar divider and passive level of the o/p signal.*/
  WR_REG(HandlePtr->CC8yRegs1Ptr->PSC, CCU8_CC8_PSC_PSIV_Msk,
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f2a:	687a      	ldr	r2, [r7, #4]
 8012f2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8012f2e:	f002 010f 	and.w	r1, r2, #15
 8012f32:	687a      	ldr	r2, [r7, #4]
 8012f34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012f36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8012f38:	f022 020f 	bic.w	r2, r2, #15
 8012f3c:	430a      	orrs	r2, r1
 8012f3e:	625a      	str	r2, [r3, #36]	; 0x24
      CCU8_CC8_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

/*Set passive level of the output signal*/
  HandlePtr->CC8yRegs1Ptr->PSL =
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ((HandlePtr->kPassiveLevel0 << CCU8_CC8_PSL_PSL11_Pos) |
 8012f44:	687a      	ldr	r2, [r7, #4]
 8012f46:	7912      	ldrb	r2, [r2, #4]
 8012f48:	4611      	mov	r1, r2
    (HandlePtr->kPassiveLevel1 << CCU8_CC8_PSL_PSL12_Pos));
 8012f4a:	687a      	ldr	r2, [r7, #4]
 8012f4c:	7952      	ldrb	r2, [r2, #5]
 8012f4e:	ea4f 0242 	mov.w	r2, r2, lsl #1
  WR_REG(HandlePtr->CC8yRegs1Ptr->PSC, CCU8_CC8_PSC_PSIV_Msk,
      CCU8_CC8_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

/*Set passive level of the output signal*/
  HandlePtr->CC8yRegs1Ptr->PSL =
    ((HandlePtr->kPassiveLevel0 << CCU8_CC8_PSL_PSL11_Pos) |
 8012f52:	430a      	orrs	r2, r1
     /*Set the prescalar divider and passive level of the o/p signal.*/
  WR_REG(HandlePtr->CC8yRegs1Ptr->PSC, CCU8_CC8_PSC_PSIV_Msk,
      CCU8_CC8_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

/*Set passive level of the output signal*/
  HandlePtr->CC8yRegs1Ptr->PSL =
 8012f54:	619a      	str	r2, [r3, #24]
    ((HandlePtr->kPassiveLevel0 << CCU8_CC8_PSL_PSL11_Pos) |
    (HandlePtr->kPassiveLevel1 << CCU8_CC8_PSL_PSL12_Pos));

/*Set the symmetric or asymmetric PWM setting*/
  WR_REG(HandlePtr->CC8yRegs1Ptr->CHC, CCU8_CC8_CHC_ASE_Msk,\
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f5a:	687a      	ldr	r2, [r7, #4]
 8012f5c:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 8012f60:	f002 0101 	and.w	r1, r2, #1
 8012f64:	687a      	ldr	r2, [r7, #4]
 8012f66:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012f68:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8012f6a:	f022 0201 	bic.w	r2, r2, #1
 8012f6e:	430a      	orrs	r2, r1
 8012f70:	649a      	str	r2, [r3, #72]	; 0x48
        CCU8_CC8_CHC_ASE_Pos,(uint32_t)HandlePtr->CompareMode);

/*Configure output connections as per passive state.*/
  HandlePtr->CC8yRegs1Ptr->CHC &= ~((CCU8_CC8_CHC_OCS1_Msk)|
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f76:	687a      	ldr	r2, [r7, #4]
 8012f78:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012f7a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8012f7c:	f022 0206 	bic.w	r2, r2, #6
 8012f80:	649a      	str	r2, [r3, #72]	; 0x48
      CCU8_CC8_CHC_OCS2_Msk);
  HandlePtr->CC8yRegs1Ptr->CHC |=
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f86:	687a      	ldr	r2, [r7, #4]
 8012f88:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012f8a:	6c91      	ldr	r1, [r2, #72]	; 0x48
    (((uint32_t)HandlePtr->kPassiveState0 << CCU8_CC8_CHC_OCS1_Pos) |
 8012f8c:	687a      	ldr	r2, [r7, #4]
 8012f8e:	7892      	ldrb	r2, [r2, #2]
 8012f90:	ea4f 0042 	mov.w	r0, r2, lsl #1
    ((~(uint32_t)HandlePtr->kPassiveState1) << CCU8_CC8_CHC_OCS2_Pos));
 8012f94:	687a      	ldr	r2, [r7, #4]
 8012f96:	78d2      	ldrb	r2, [r2, #3]
 8012f98:	ea6f 0202 	mvn.w	r2, r2
 8012f9c:	ea4f 0282 	mov.w	r2, r2, lsl #2

/*Configure output connections as per passive state.*/
  HandlePtr->CC8yRegs1Ptr->CHC &= ~((CCU8_CC8_CHC_OCS1_Msk)|
      CCU8_CC8_CHC_OCS2_Msk);
  HandlePtr->CC8yRegs1Ptr->CHC |=
    (((uint32_t)HandlePtr->kPassiveState0 << CCU8_CC8_CHC_OCS1_Pos) |
 8012fa0:	4302      	orrs	r2, r0
        CCU8_CC8_CHC_ASE_Pos,(uint32_t)HandlePtr->CompareMode);

/*Configure output connections as per passive state.*/
  HandlePtr->CC8yRegs1Ptr->CHC &= ~((CCU8_CC8_CHC_OCS1_Msk)|
      CCU8_CC8_CHC_OCS2_Msk);
  HandlePtr->CC8yRegs1Ptr->CHC |=
 8012fa2:	430a      	orrs	r2, r1
 8012fa4:	649a      	str	r2, [r3, #72]	; 0x48
    (((uint32_t)HandlePtr->kPassiveState0 << CCU8_CC8_CHC_OCS1_Pos) |
    ((~(uint32_t)HandlePtr->kPassiveState1) << CCU8_CC8_CHC_OCS2_Pos));
/*Configure dead time settings*/
  HandlePtr->CC8yRegs1Ptr->DTC &= ~((CCU8_CC8_DTC_DTCC_Msk) |
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012faa:	687a      	ldr	r2, [r7, #4]
 8012fac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8012fae:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8012fb0:	f022 02cf 	bic.w	r2, r2, #207	; 0xcf
 8012fb4:	64da      	str	r2, [r3, #76]	; 0x4c
      (CCU8_CC8_DTC_DTE1_Msk)| (CCU8_CC8_DTC_DTE2_Msk) |
      (CCU8_CC8_DTC_DCEN1_Msk)|(CCU8_CC8_DTC_DCEN2_Msk));
  HandlePtr->CC8yRegs1Ptr->DTC |= (uint32_t)
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012fbe:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
  (((HandlePtr->kDeadTimePrescalar  << CCU8_CC8_DTC_DTCC_Pos)& CCU8_CC8_DTC_DTCC_Msk) |
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	7b5b      	ldrb	r3, [r3, #13]
 8012fc4:	ea4f 1383 	mov.w	r3, r3, lsl #6
 8012fc8:	b2d8      	uxtb	r0, r3
      DeadTimeConfVal[HandlePtr->DeadTimeConf]);
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012fd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012fd4:	f107 0c18 	add.w	ip, r7, #24
 8012fd8:	4463      	add	r3, ip
 8012fda:	f853 3c10 	ldr.w	r3, [r3, #-16]
    ((~(uint32_t)HandlePtr->kPassiveState1) << CCU8_CC8_CHC_OCS2_Pos));
/*Configure dead time settings*/
  HandlePtr->CC8yRegs1Ptr->DTC &= ~((CCU8_CC8_DTC_DTCC_Msk) |
      (CCU8_CC8_DTC_DTE1_Msk)| (CCU8_CC8_DTC_DTE2_Msk) |
      (CCU8_CC8_DTC_DCEN1_Msk)|(CCU8_CC8_DTC_DCEN2_Msk));
  HandlePtr->CC8yRegs1Ptr->DTC |= (uint32_t)
 8012fde:	4303      	orrs	r3, r0
 8012fe0:	430b      	orrs	r3, r1
 8012fe2:	64d3      	str	r3, [r2, #76]	; 0x4c
  (((HandlePtr->kDeadTimePrescalar  << CCU8_CC8_DTC_DTCC_Pos)& CCU8_CC8_DTC_DTCC_Msk) |
      DeadTimeConfVal[HandlePtr->DeadTimeConf]);

  HandlePtr->CC8yRegs1Ptr->DC1R &= ~((CCU8_CC8_DC1R_DT1R_Msk)|
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012fee:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012ff2:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8012ff6:	6513      	str	r3, [r2, #80]	; 0x50
      (CCU8_CC8_DC1R_DT1F_Msk));
  HandlePtr->CC8yRegs1Ptr->DC1R |= (uint32_t)
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013000:	6d19      	ldr	r1, [r3, #80]	; 0x50
  (( HandlePtr->kRisingDeadTime  << CCU8_CC8_DC1R_DT1R_Pos)& CCU8_CC8_DC1R_DT1R_Msk) |
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	8a9b      	ldrh	r3, [r3, #20]
  (((HandlePtr->kDeadTimePrescalar  << CCU8_CC8_DTC_DTCC_Pos)& CCU8_CC8_DTC_DTCC_Msk) |
      DeadTimeConfVal[HandlePtr->DeadTimeConf]);

  HandlePtr->CC8yRegs1Ptr->DC1R &= ~((CCU8_CC8_DC1R_DT1R_Msk)|
      (CCU8_CC8_DC1R_DT1F_Msk));
  HandlePtr->CC8yRegs1Ptr->DC1R |= (uint32_t)
 8013006:	b2d8      	uxtb	r0, r3
  (( HandlePtr->kRisingDeadTime  << CCU8_CC8_DC1R_DT1R_Pos)& CCU8_CC8_DC1R_DT1R_Msk) |
  (( HandlePtr->kFallingDeadTime  << CCU8_CC8_DC1R_DT1F_Pos)& CCU8_CC8_DC1R_DT1F_Msk);
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	8a5b      	ldrh	r3, [r3, #18]
 801300c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8013010:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013014:	ea4f 4313 	mov.w	r3, r3, lsr #16
      DeadTimeConfVal[HandlePtr->DeadTimeConf]);

  HandlePtr->CC8yRegs1Ptr->DC1R &= ~((CCU8_CC8_DC1R_DT1R_Msk)|
      (CCU8_CC8_DC1R_DT1F_Msk));
  HandlePtr->CC8yRegs1Ptr->DC1R |= (uint32_t)
  (( HandlePtr->kRisingDeadTime  << CCU8_CC8_DC1R_DT1R_Pos)& CCU8_CC8_DC1R_DT1R_Msk) |
 8013018:	4303      	orrs	r3, r0
  (((HandlePtr->kDeadTimePrescalar  << CCU8_CC8_DTC_DTCC_Pos)& CCU8_CC8_DTC_DTCC_Msk) |
      DeadTimeConfVal[HandlePtr->DeadTimeConf]);

  HandlePtr->CC8yRegs1Ptr->DC1R &= ~((CCU8_CC8_DC1R_DT1R_Msk)|
      (CCU8_CC8_DC1R_DT1F_Msk));
  HandlePtr->CC8yRegs1Ptr->DC1R |= (uint32_t)
 801301a:	430b      	orrs	r3, r1
 801301c:	6513      	str	r3, [r2, #80]	; 0x50
  (( HandlePtr->kRisingDeadTime  << CCU8_CC8_DC1R_DT1R_Pos)& CCU8_CC8_DC1R_DT1R_Msk) |
  (( HandlePtr->kFallingDeadTime  << CCU8_CC8_DC1R_DT1F_Pos)& CCU8_CC8_DC1R_DT1F_Msk);
  
  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013022:	687a      	ldr	r2, [r7, #4]
 8013024:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8013026:	6911      	ldr	r1, [r2, #16]
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
 8013028:	687a      	ldr	r2, [r7, #4]
 801302a:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 801302e:	ea4f 0282 	mov.w	r2, r2, lsl #2
  HandlePtr->CC8yRegs1Ptr->DC1R |= (uint32_t)
  (( HandlePtr->kRisingDeadTime  << CCU8_CC8_DC1R_DT1R_Pos)& CCU8_CC8_DC1R_DT1R_Msk) |
  (( HandlePtr->kFallingDeadTime  << CCU8_CC8_DC1R_DT1F_Pos)& CCU8_CC8_DC1R_DT1F_Msk);
  
  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
 8013032:	f04f 0001 	mov.w	r0, #1
 8013036:	fa00 f002 	lsl.w	r0, r0, r2
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
 801303a:	687a      	ldr	r2, [r7, #4]
 801303c:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 8013040:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8013044:	f102 0201 	add.w	r2, r2, #1
  (( HandlePtr->kFallingDeadTime  << CCU8_CC8_DC1R_DT1F_Pos)& CCU8_CC8_DC1R_DT1F_Msk);
  
  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
 8013048:	f04f 0401 	mov.w	r4, #1
 801304c:	fa04 f202 	lsl.w	r2, r4, r2
  (( HandlePtr->kRisingDeadTime  << CCU8_CC8_DC1R_DT1R_Pos)& CCU8_CC8_DC1R_DT1R_Msk) |
  (( HandlePtr->kFallingDeadTime  << CCU8_CC8_DC1R_DT1F_Pos)& CCU8_CC8_DC1R_DT1F_Msk);
  
  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
 8013050:	4310      	orrs	r0, r2
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
 8013052:	687a      	ldr	r2, [r7, #4]
 8013054:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 8013058:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801305c:	f102 0202 	add.w	r2, r2, #2
  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
 8013060:	f04f 0401 	mov.w	r4, #1
 8013064:	fa04 f202 	lsl.w	r2, r4, r2
  
  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
 8013068:	4302      	orrs	r2, r0
  HandlePtr->CC8yRegs1Ptr->DC1R |= (uint32_t)
  (( HandlePtr->kRisingDeadTime  << CCU8_CC8_DC1R_DT1R_Pos)& CCU8_CC8_DC1R_DT1R_Msk) |
  (( HandlePtr->kFallingDeadTime  << CCU8_CC8_DC1R_DT1F_Pos)& CCU8_CC8_DC1R_DT1F_Msk);
  
  /*Request SW shadow transfer for period, compare, dither and prescalar level*/
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01UL <<
 801306a:	430a      	orrs	r2, r1
 801306c:	611a      	str	r2, [r3, #16]
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01U <<
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013072:	687a      	ldr	r2, [r7, #4]
 8013074:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8013076:	6911      	ldr	r1, [r2, #16]
                                      (4U * (uint32_t)HandlePtr->SecondSlice)) |
 8013078:	687a      	ldr	r2, [r7, #4]
 801307a:	f892 2046 	ldrb.w	r2, [r2, #70]	; 0x46
 801307e:	ea4f 0282 	mov.w	r2, r2, lsl #2
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01U <<
 8013082:	f04f 0001 	mov.w	r0, #1
 8013086:	fa00 f002 	lsl.w	r0, r0, r2
                                      (4U * (uint32_t)HandlePtr->SecondSlice)) |
                                      (0x01UL <<
                                ((4U * (uint32_t)HandlePtr->SecondSlice) + 1U)) |
 801308a:	687a      	ldr	r2, [r7, #4]
 801308c:	f892 2046 	ldrb.w	r2, [r2, #70]	; 0x46
 8013090:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8013094:	f102 0201 	add.w	r2, r2, #1
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01U <<
                                      (4U * (uint32_t)HandlePtr->SecondSlice)) |
                                      (0x01UL <<
 8013098:	f04f 0401 	mov.w	r4, #1
 801309c:	fa04 f202 	lsl.w	r2, r4, r2
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01U <<
                                      (4U * (uint32_t)HandlePtr->SecondSlice)) |
 80130a0:	4310      	orrs	r0, r2
                                      (0x01UL <<
                                ((4U * (uint32_t)HandlePtr->SecondSlice) + 1U)) |
                                     (0x01UL <<
                                ((4U * (uint32_t)HandlePtr->SecondSlice) + 2U)));
 80130a2:	687a      	ldr	r2, [r7, #4]
 80130a4:	f892 2046 	ldrb.w	r2, [r2, #70]	; 0x46
 80130a8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80130ac:	f102 0202 	add.w	r2, r2, #2
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01U <<
                                      (4U * (uint32_t)HandlePtr->SecondSlice)) |
                                      (0x01UL <<
                                ((4U * (uint32_t)HandlePtr->SecondSlice) + 1U)) |
                                     (0x01UL <<
 80130b0:	f04f 0401 	mov.w	r4, #1
 80130b4:	fa04 f202 	lsl.w	r2, r4, r2
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01U <<
                                      (4U * (uint32_t)HandlePtr->SecondSlice)) |
                                      (0x01UL <<
                                ((4U * (uint32_t)HandlePtr->SecondSlice) + 1U)) |
 80130b8:	4302      	orrs	r2, r0
                                  (4U * (uint32_t)HandlePtr->FirstSlice)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 1U)) |
                                  (0x01UL <<
                                  ((4U * (uint32_t)HandlePtr->FirstSlice) + 2U)));
  HandlePtr->CC8yKernRegsPtr->GCSS |= ((0x01U <<
 80130ba:	430a      	orrs	r2, r1
 80130bc:	611a      	str	r2, [r3, #16]
                                      (4U * (uint32_t)HandlePtr->SecondSlice)) |
                                      (0x01UL <<
                                ((4U * (uint32_t)HandlePtr->SecondSlice) + 1U)) |
                                     (0x01UL <<
                                ((4U * (uint32_t)HandlePtr->SecondSlice) + 2U)));
}
 80130be:	f107 0718 	add.w	r7, r7, #24
 80130c2:	46bd      	mov	sp, r7
 80130c4:	bc90      	pop	{r4, r7}
 80130c6:	4770      	bx	lr

080130c8 <CCU8PWMLIB_Deinit>:
/*<<<DD_CCU8PWMLIB_API_2>>>*/
/**
 * This function resets the app and the CCU8x_CC8y slice
 */
status_t CCU8PWMLIB_Deinit(const CCU8PWMLIB_HandleType* HandlePtr)
{
 80130c8:	b480      	push	{r7}
 80130ca:	b085      	sub	sp, #20
 80130cc:	af00      	add	r7, sp, #0
 80130ce:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80130d0:	f04f 0300 	mov.w	r3, #0
 80130d4:	60fb      	str	r3, [r7, #12]

/*<<<DD_CCU8PWMLIB_API_2_1>>>*/
/*<<<DD_CCU8PWMLIB_API_2_3>>>*/
/*Clear the RUN bit of the slice.*/
    HandlePtr->CC8yRegsPtr->TCCLR = CCU8PWMLIB_SLICE_CLEAR;
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80130da:	f04f 0207 	mov.w	r2, #7
 80130de:	611a      	str	r2, [r3, #16]
/*Clear all interrupts and disable the interrupts.*/
    HandlePtr->CC8yRegsPtr->SWR = CCU8PWMLIB_ALL_CCU8_INTR_CLEAR;
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80130e4:	f640 723f 	movw	r2, #3903	; 0xf3f
 80130e8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    HandlePtr->CC8yRegsPtr->INTE = 0x00UL;
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80130f0:	f04f 0200 	mov.w	r2, #0
 80130f4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

/*Clear all the registers.*/
    HandlePtr->CC8yRegsPtr->INS = 0x00UL;
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80130fc:	f04f 0200 	mov.w	r2, #0
 8013100:	601a      	str	r2, [r3, #0]
    HandlePtr->CC8yRegsPtr->CMC = 0x00UL;
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013106:	f04f 0200 	mov.w	r2, #0
 801310a:	605a      	str	r2, [r3, #4]
    HandlePtr->CC8yRegsPtr->TC = 0x00UL;
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013110:	f04f 0200 	mov.w	r2, #0
 8013114:	615a      	str	r2, [r3, #20]
    HandlePtr->CC8yRegsPtr->PSC = 0x00UL;
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801311a:	f04f 0200 	mov.w	r2, #0
 801311e:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC8yRegsPtr->PSL = 0x00UL;
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013124:	f04f 0200 	mov.w	r2, #0
 8013128:	619a      	str	r2, [r3, #24]
    HandlePtr->CC8yRegsPtr->DITS = 0x00UL;
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801312e:	f04f 0200 	mov.w	r2, #0
 8013132:	621a      	str	r2, [r3, #32]
    HandlePtr->CC8yRegsPtr->DTC = 0x00UL;
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013138:	f04f 0200 	mov.w	r2, #0
 801313c:	64da      	str	r2, [r3, #76]	; 0x4c
    HandlePtr->CC8yRegsPtr->DC1R = 0x00UL;
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013142:	f04f 0200 	mov.w	r2, #0
 8013146:	651a      	str	r2, [r3, #80]	; 0x50
    HandlePtr->CC8yRegsPtr->CHC = 0x00UL;
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801314c:	f04f 0200 	mov.w	r2, #0
 8013150:	649a      	str	r2, [r3, #72]	; 0x48
    HandlePtr->CC8yRegsPtr->CR1S = 0x00UL;
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013156:	f04f 0200 	mov.w	r2, #0
 801315a:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC8yRegsPtr->CR2S = 0x00UL;
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013160:	f04f 0200 	mov.w	r2, #0
 8013164:	645a      	str	r2, [r3, #68]	; 0x44
    HandlePtr->CC8yRegsPtr->PRS = 0x00UL;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801316a:	f04f 0200 	mov.w	r2, #0
 801316e:	635a      	str	r2, [r3, #52]	; 0x34

    HandlePtr->CC8yKernRegsPtr->GCSS |=
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013174:	687a      	ldr	r2, [r7, #4]
 8013176:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8013178:	6911      	ldr	r1, [r2, #16]
     (0x01U << (CCU8_GCSS_S0SE_Pos + 4U* (uint32_t)HandlePtr->FirstSlice));
 801317a:	687a      	ldr	r2, [r7, #4]
 801317c:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 8013180:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8013184:	f04f 0001 	mov.w	r0, #1
 8013188:	fa00 f202 	lsl.w	r2, r0, r2
    HandlePtr->CC8yRegsPtr->CHC = 0x00UL;
    HandlePtr->CC8yRegsPtr->CR1S = 0x00UL;
    HandlePtr->CC8yRegsPtr->CR2S = 0x00UL;
    HandlePtr->CC8yRegsPtr->PRS = 0x00UL;

    HandlePtr->CC8yKernRegsPtr->GCSS |=
 801318c:	430a      	orrs	r2, r1
 801318e:	611a      	str	r2, [r3, #16]
     (0x01U << (CCU8_GCSS_S0SE_Pos + 4U* (uint32_t)HandlePtr->FirstSlice));

  /*Set IDLE mode.*/
    HandlePtr->CC8yKernRegsPtr->GIDLS = ((0x01UL<< (CCU8_GIDLS_SS0I_Pos +
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                          (uint32_t)HandlePtr->FirstSlice)) |
 8013194:	687a      	ldr	r2, [r7, #4]
 8013196:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45

    HandlePtr->CC8yKernRegsPtr->GCSS |=
     (0x01U << (CCU8_GCSS_S0SE_Pos + 4U* (uint32_t)HandlePtr->FirstSlice));

  /*Set IDLE mode.*/
    HandlePtr->CC8yKernRegsPtr->GIDLS = ((0x01UL<< (CCU8_GIDLS_SS0I_Pos +
 801319a:	f04f 0101 	mov.w	r1, #1
 801319e:	fa01 f202 	lsl.w	r2, r1, r2
                                          (uint32_t)HandlePtr->FirstSlice)) |
                                         (0x01UL << CCU8_GIDLS_CPRB_Pos) |
 80131a2:	f442 7240 	orr.w	r2, r2, #768	; 0x300

    HandlePtr->CC8yKernRegsPtr->GCSS |=
     (0x01U << (CCU8_GCSS_S0SE_Pos + 4U* (uint32_t)HandlePtr->FirstSlice));

  /*Set IDLE mode.*/
    HandlePtr->CC8yKernRegsPtr->GIDLS = ((0x01UL<< (CCU8_GIDLS_SS0I_Pos +
 80131a6:	609a      	str	r2, [r3, #8]
                                          (uint32_t)HandlePtr->FirstSlice)) |
                                         (0x01UL << CCU8_GIDLS_CPRB_Pos) |
                                         (0x01UL << CCU8_GIDLS_PSIC_Pos));

/*<<<DD_CCU8PWMLIB_API_2_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	79db      	ldrb	r3, [r3, #7]
 80131ac:	2b01      	cmp	r3, #1
 80131ae:	d168      	bne.n	8013282 <CCU8PWMLIB_Deinit+0x1ba>
    {
/*Clear the RUN bit of the slice.*/
      HandlePtr->CC8yRegs1Ptr->TCCLR = CCU8PWMLIB_SLICE_CLEAR;
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131b4:	f04f 0207 	mov.w	r2, #7
 80131b8:	611a      	str	r2, [r3, #16]
/*Clear all interrupts and disable the interrupts.*/
      HandlePtr->CC8yRegs1Ptr->SWR = CCU8PWMLIB_ALL_CCU8_INTR_CLEAR;
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131be:	f640 723f 	movw	r2, #3903	; 0xf3f
 80131c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      HandlePtr->CC8yRegs1Ptr->INTE = 0x00UL;
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131ca:	f04f 0200 	mov.w	r2, #0
 80131ce:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

/*Clear all the registers.*/
      HandlePtr->CC8yRegs1Ptr->INS = 0x00UL;
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131d6:	f04f 0200 	mov.w	r2, #0
 80131da:	601a      	str	r2, [r3, #0]
      HandlePtr->CC8yRegs1Ptr->CMC = 0x00UL;
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131e0:	f04f 0200 	mov.w	r2, #0
 80131e4:	605a      	str	r2, [r3, #4]
      HandlePtr->CC8yRegs1Ptr->TC = 0x00UL;
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131ea:	f04f 0200 	mov.w	r2, #0
 80131ee:	615a      	str	r2, [r3, #20]
      HandlePtr->CC8yRegs1Ptr->PSC = 0x00UL;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131f4:	f04f 0200 	mov.w	r2, #0
 80131f8:	625a      	str	r2, [r3, #36]	; 0x24
      HandlePtr->CC8yRegs1Ptr->PSL = 0x00UL;
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131fe:	f04f 0200 	mov.w	r2, #0
 8013202:	619a      	str	r2, [r3, #24]
      HandlePtr->CC8yRegs1Ptr->DITS = 0x00UL;
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013208:	f04f 0200 	mov.w	r2, #0
 801320c:	621a      	str	r2, [r3, #32]
      HandlePtr->CC8yRegs1Ptr->DTC = 0x00UL;
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013212:	f04f 0200 	mov.w	r2, #0
 8013216:	64da      	str	r2, [r3, #76]	; 0x4c
      HandlePtr->CC8yRegs1Ptr->DC1R = 0x00UL;
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801321c:	f04f 0200 	mov.w	r2, #0
 8013220:	651a      	str	r2, [r3, #80]	; 0x50
      HandlePtr->CC8yRegs1Ptr->CHC = 0x00UL;
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013226:	f04f 0200 	mov.w	r2, #0
 801322a:	649a      	str	r2, [r3, #72]	; 0x48
      HandlePtr->CC8yRegs1Ptr->CR1S = 0x00UL;
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013230:	f04f 0200 	mov.w	r2, #0
 8013234:	63da      	str	r2, [r3, #60]	; 0x3c
      HandlePtr->CC8yRegs1Ptr->CR2S = 0x00UL;
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801323a:	f04f 0200 	mov.w	r2, #0
 801323e:	645a      	str	r2, [r3, #68]	; 0x44
      HandlePtr->CC8yRegs1Ptr->PRS = 0x00UL;
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013244:	f04f 0200 	mov.w	r2, #0
 8013248:	635a      	str	r2, [r3, #52]	; 0x34

      HandlePtr->CC8yKernRegsPtr->GCSS |=
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801324e:	687a      	ldr	r2, [r7, #4]
 8013250:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8013252:	6911      	ldr	r1, [r2, #16]
          (0x01 << (CCU8_GCSS_S0SE_Pos + 4U* (uint32_t)HandlePtr->SecondSlice));
 8013254:	687a      	ldr	r2, [r7, #4]
 8013256:	f892 2046 	ldrb.w	r2, [r2, #70]	; 0x46
 801325a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801325e:	f04f 0001 	mov.w	r0, #1
 8013262:	fa00 f202 	lsl.w	r2, r0, r2
      HandlePtr->CC8yRegs1Ptr->CHC = 0x00UL;
      HandlePtr->CC8yRegs1Ptr->CR1S = 0x00UL;
      HandlePtr->CC8yRegs1Ptr->CR2S = 0x00UL;
      HandlePtr->CC8yRegs1Ptr->PRS = 0x00UL;

      HandlePtr->CC8yKernRegsPtr->GCSS |=
 8013266:	430a      	orrs	r2, r1
 8013268:	611a      	str	r2, [r3, #16]
          (0x01 << (CCU8_GCSS_S0SE_Pos + 4U* (uint32_t)HandlePtr->SecondSlice));
   /*Set IDLE mode.*/
      HandlePtr->CC8yKernRegsPtr->GIDLS = ((0x01UL<< (CCU8_GIDLS_SS0I_Pos +
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                            (uint32_t)HandlePtr->SecondSlice)) |
 801326e:	687a      	ldr	r2, [r7, #4]
 8013270:	f892 2046 	ldrb.w	r2, [r2, #70]	; 0x46
      HandlePtr->CC8yRegs1Ptr->PRS = 0x00UL;

      HandlePtr->CC8yKernRegsPtr->GCSS |=
          (0x01 << (CCU8_GCSS_S0SE_Pos + 4U* (uint32_t)HandlePtr->SecondSlice));
   /*Set IDLE mode.*/
      HandlePtr->CC8yKernRegsPtr->GIDLS = ((0x01UL<< (CCU8_GIDLS_SS0I_Pos +
 8013274:	f04f 0101 	mov.w	r1, #1
 8013278:	fa01 f202 	lsl.w	r2, r1, r2
                                            (uint32_t)HandlePtr->SecondSlice)) |
                                           (0x01UL << CCU8_GIDLS_CPRB_Pos) |
 801327c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
      HandlePtr->CC8yRegs1Ptr->PRS = 0x00UL;

      HandlePtr->CC8yKernRegsPtr->GCSS |=
          (0x01 << (CCU8_GCSS_S0SE_Pos + 4U* (uint32_t)HandlePtr->SecondSlice));
   /*Set IDLE mode.*/
      HandlePtr->CC8yKernRegsPtr->GIDLS = ((0x01UL<< (CCU8_GIDLS_SS0I_Pos +
 8013280:	609a      	str	r2, [r3, #8]
                                            (uint32_t)HandlePtr->SecondSlice)) |
                                           (0x01UL << CCU8_GIDLS_CPRB_Pos) |
                                           (0x01UL << CCU8_GIDLS_PSIC_Pos));
    }
    return Status;
 8013282:	68fb      	ldr	r3, [r7, #12]
}
 8013284:	4618      	mov	r0, r3
 8013286:	f107 0714 	add.w	r7, r7, #20
 801328a:	46bd      	mov	sp, r7
 801328c:	bc80      	pop	{r7}
 801328e:	4770      	bx	lr

08013290 <CCU8PWMLIB_Start>:
/*<<<DD_CCU8PWMLIB_API_3>>>*/
/**
 * This function starts the app and sets the run bit of the timer
 */
status_t CCU8PWMLIB_Start(const CCU8PWMLIB_HandleType* HandlePtr)
{
 8013290:	b480      	push	{r7}
 8013292:	b085      	sub	sp, #20
 8013294:	af00      	add	r7, sp, #0
 8013296:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013298:	f04f 0300 	mov.w	r3, #0
 801329c:	60fb      	str	r3, [r7, #12]
    /*<<<DD_CCU8PWMLIB_API_3_1>>>*/

    /*<<<DD_CCU8PWMLIB_API_3_2>>>*/
    HandlePtr->CC8yRegsPtr->SWR = CCU8PWMLIB_ALL_CCU8_INTR_CLEAR;
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80132a2:	f640 723f 	movw	r2, #3903	; 0xf3f
 80132a6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    /**
     * App can be started from the top level app.
     * If Start is to be done by the App then clear the IDLE mode
     * If Start is 0 then clearing IDLE mode will be done by other App
     */
    if (HandlePtr->Start == (uint8_t)SET)
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	7c1b      	ldrb	r3, [r3, #16]
 80132ae:	2b01      	cmp	r3, #1
 80132b0:	d108      	bne.n	80132c4 <CCU8PWMLIB_Start+0x34>
    {
      HandlePtr->CC8yKernRegsPtr->GIDLC |= HandlePtr->StartMask;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80132b6:	687a      	ldr	r2, [r7, #4]
 80132b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80132ba:	68d1      	ldr	r1, [r2, #12]
 80132bc:	687a      	ldr	r2, [r7, #4]
 80132be:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80132c0:	430a      	orrs	r2, r1
 80132c2:	60da      	str	r2, [r3, #12]
    }
    
/* Set RUN bit if external start is not configured */
    if (HandlePtr->kExtStartTrig == (uint8_t)RESET)
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	781b      	ldrb	r3, [r3, #0]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d114      	bne.n	80132f6 <CCU8PWMLIB_Start+0x66>
    {     
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	79db      	ldrb	r3, [r3, #7]
 80132d0:	2b01      	cmp	r3, #1
 80132d2:	d107      	bne.n	80132e4 <CCU8PWMLIB_Start+0x54>
      {
        SET_BIT(HandlePtr->CC8yRegs1Ptr->TCSET, CCU8_CC8_TCSET_TRBS_Pos);
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80132d8:	687a      	ldr	r2, [r7, #4]
 80132da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80132dc:	68d2      	ldr	r2, [r2, #12]
 80132de:	f042 0201 	orr.w	r2, r2, #1
 80132e2:	60da      	str	r2, [r3, #12]
    /* Configure trap settings */
      }
      SET_BIT(HandlePtr->CC8yRegsPtr->TCSET, CCU8_CC8_TCSET_TRBS_Pos);
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80132e8:	687a      	ldr	r2, [r7, #4]
 80132ea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80132ec:	68d2      	ldr	r2, [r2, #12]
 80132ee:	f042 0201 	orr.w	r2, r2, #1
 80132f2:	60da      	str	r2, [r3, #12]
 80132f4:	e05b      	b.n	80133ae <CCU8PWMLIB_Start+0x11e>
    }
    else
    {
      /*<<<DD_CCU8PWMLIB_API_1_2>>>*/
       /* Configure external start feature */
    if (HandlePtr->kExtStartTrig == (uint8_t)SET)
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	781b      	ldrb	r3, [r3, #0]
 80132fa:	2b01      	cmp	r3, #1
 80132fc:	d127      	bne.n	801334e <CCU8PWMLIB_Start+0xbe>
    {
      HandlePtr->CC8yRegsPtr ->INS &= ~((CCU8_CC8_INS_EV0EM_Msk)|
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801330c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8013310:	6013      	str	r3, [r2, #0]
         (CCU8_CC8_INS_LPF0M_Msk));
      HandlePtr->CC8yRegsPtr->CMC &= ~CCU8_CC8_CMC_STRTS_Msk;
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013316:	687a      	ldr	r2, [r7, #4]
 8013318:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801331a:	6852      	ldr	r2, [r2, #4]
 801331c:	f022 0203 	bic.w	r2, r2, #3
 8013320:	605a      	str	r2, [r3, #4]
      HandlePtr->CC8yRegsPtr ->INS |=
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013326:	687a      	ldr	r2, [r7, #4]
 8013328:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801332a:	6811      	ldr	r1, [r2, #0]
        ((((uint32_t)HandlePtr->kStartEdge <<
 801332c:	687a      	ldr	r2, [r7, #4]
 801332e:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8013332:	ea4f 4202 	mov.w	r2, r2, lsl #16
         CCU8_CC8_INS_EV0EM_Pos)& CCU8_CC8_INS_EV0EM_Msk) |
 8013336:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
    if (HandlePtr->kExtStartTrig == (uint8_t)SET)
    {
      HandlePtr->CC8yRegsPtr ->INS &= ~((CCU8_CC8_INS_EV0EM_Msk)|
         (CCU8_CC8_INS_LPF0M_Msk));
      HandlePtr->CC8yRegsPtr->CMC &= ~CCU8_CC8_CMC_STRTS_Msk;
      HandlePtr->CC8yRegsPtr ->INS |=
 801333a:	430a      	orrs	r2, r1
 801333c:	601a      	str	r2, [r3, #0]
        ((((uint32_t)HandlePtr->kStartEdge <<
         CCU8_CC8_INS_EV0EM_Pos)& CCU8_CC8_INS_EV0EM_Msk) |
        ((CCU8PWMLIB_LPF  << CCU8_CC8_INS_LPF0M_Pos)& CCU8_CC8_INS_LPF0M_Msk));
      HandlePtr->CC8yRegsPtr->CMC |=((CCU8PWMLIB_EVENT_0  <<
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013342:	687a      	ldr	r2, [r7, #4]
 8013344:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013346:	6852      	ldr	r2, [r2, #4]
 8013348:	f042 0201 	orr.w	r2, r2, #1
 801334c:	605a      	str	r2, [r3, #4]
                  CCU8_CC8_CMC_STRTS_Pos)& CCU8_CC8_CMC_STRTS_Msk);
    }
    /*<<<DD_CCU8PWMLIB_nonAPI_1_2>>>*/
    /* Configure external start feature*/
    if ((HandlePtr->kExtStartTrig == (uint8_t)SET)&&\
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	781b      	ldrb	r3, [r3, #0]
 8013352:	2b01      	cmp	r3, #1
 8013354:	d12b      	bne.n	80133ae <CCU8PWMLIB_Start+0x11e>
      (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	79db      	ldrb	r3, [r3, #7]
      HandlePtr->CC8yRegsPtr->CMC |=((CCU8PWMLIB_EVENT_0  <<
                  CCU8_CC8_CMC_STRTS_Pos)& CCU8_CC8_CMC_STRTS_Msk);
    }
    /*<<<DD_CCU8PWMLIB_nonAPI_1_2>>>*/
    /* Configure external start feature*/
    if ((HandlePtr->kExtStartTrig == (uint8_t)SET)&&\
 801335a:	2b01      	cmp	r3, #1
 801335c:	d127      	bne.n	80133ae <CCU8PWMLIB_Start+0x11e>
      (HandlePtr->kTimerConcatenation == (uint8_t)SET)
        )
    {
      HandlePtr->CC8yRegs1Ptr->INS &= ~((CCU8_CC8_INS_EV0EM_Msk) |
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801336c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8013370:	6013      	str	r3, [r2, #0]
         (CCU8_CC8_INS_LPF0M_Msk));
      HandlePtr->CC8yRegs1Ptr->CMC &= ~(CCU8_CC8_CMC_STRTS_Msk);
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013376:	687a      	ldr	r2, [r7, #4]
 8013378:	6b92      	ldr	r2, [r2, #56]	; 0x38
 801337a:	6852      	ldr	r2, [r2, #4]
 801337c:	f022 0203 	bic.w	r2, r2, #3
 8013380:	605a      	str	r2, [r3, #4]
      HandlePtr->CC8yRegs1Ptr->INS |=
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013386:	687a      	ldr	r2, [r7, #4]
 8013388:	6b92      	ldr	r2, [r2, #56]	; 0x38
 801338a:	6811      	ldr	r1, [r2, #0]
      ((((uint32_t)HandlePtr->kStartEdge << CCU8_CC8_INS_EV0EM_Pos)& CCU8_CC8_INS_EV0EM_Msk) |
 801338c:	687a      	ldr	r2, [r7, #4]
 801338e:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8013392:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8013396:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
        )
    {
      HandlePtr->CC8yRegs1Ptr->INS &= ~((CCU8_CC8_INS_EV0EM_Msk) |
         (CCU8_CC8_INS_LPF0M_Msk));
      HandlePtr->CC8yRegs1Ptr->CMC &= ~(CCU8_CC8_CMC_STRTS_Msk);
      HandlePtr->CC8yRegs1Ptr->INS |=
 801339a:	430a      	orrs	r2, r1
 801339c:	601a      	str	r2, [r3, #0]
      ((((uint32_t)HandlePtr->kStartEdge << CCU8_CC8_INS_EV0EM_Pos)& CCU8_CC8_INS_EV0EM_Msk) |
        ((CCU8PWMLIB_LPF  << CCU8_CC8_INS_LPF0M_Pos)& CCU8_CC8_INS_LPF0M_Msk));
      HandlePtr->CC8yRegs1Ptr->CMC |=
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80133a2:	687a      	ldr	r2, [r7, #4]
 80133a4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80133a6:	6852      	ldr	r2, [r2, #4]
 80133a8:	f042 0201 	orr.w	r2, r2, #1
 80133ac:	605a      	str	r2, [r3, #4]
        ((CCU8PWMLIB_EVENT_0  << CCU8_CC8_CMC_STRTS_Pos)& CCU8_CC8_CMC_STRTS_Msk);
    }/*End of if (HandlePtr->kExtStartTrig == SET)*/

    }
    return Status;
 80133ae:	68fb      	ldr	r3, [r7, #12]
}
 80133b0:	4618      	mov	r0, r3
 80133b2:	f107 0714 	add.w	r7, r7, #20
 80133b6:	46bd      	mov	sp, r7
 80133b8:	bc80      	pop	{r7}
 80133ba:	4770      	bx	lr

080133bc <CCU8PWMLIB_EnableExtStart>:

/* This function enables the external start feature.
 */
status_t CCU8PWMLIB_EnableExtStart(const CCU8PWMLIB_HandleType* HandlePtr)
{
 80133bc:	b480      	push	{r7}
 80133be:	b085      	sub	sp, #20
 80133c0:	af00      	add	r7, sp, #0
 80133c2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80133c4:	f04f 0300 	mov.w	r3, #0
 80133c8:	60fb      	str	r3, [r7, #12]
  
  /*clear external start functionality */
  HandlePtr->CC8yRegsPtr->INS &= ~((CCU8_CC8_INS_EV0EM_Msk) |
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80133d8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80133dc:	6013      	str	r3, [r2, #0]
     (CCU8_CC8_INS_LPF0M_Msk));
  HandlePtr->CC8yRegsPtr->INS |= ((uint32_t)HandlePtr->kStartEdge <<
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80133e2:	687a      	ldr	r2, [r7, #4]
 80133e4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80133e6:	6811      	ldr	r1, [r2, #0]
 80133e8:	687a      	ldr	r2, [r7, #4]
 80133ea:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 80133ee:	ea4f 4202 	mov.w	r2, r2, lsl #16
             CCU8_CC8_INS_EV0EM_Pos) & CCU8_CC8_INS_EV0EM_Msk;
 80133f2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
  
  /*clear external start functionality */
  HandlePtr->CC8yRegsPtr->INS &= ~((CCU8_CC8_INS_EV0EM_Msk) |
     (CCU8_CC8_INS_LPF0M_Msk));
  HandlePtr->CC8yRegsPtr->INS |= ((uint32_t)HandlePtr->kStartEdge <<
 80133f6:	430a      	orrs	r2, r1
 80133f8:	601a      	str	r2, [r3, #0]
             CCU8_CC8_INS_EV0EM_Pos) & CCU8_CC8_INS_EV0EM_Msk;
  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	79db      	ldrb	r3, [r3, #7]
 80133fe:	2b01      	cmp	r3, #1
 8013400:	d117      	bne.n	8013432 <CCU8PWMLIB_EnableExtStart+0x76>
  {
    HandlePtr->CC8yRegs1Ptr->INS &= ~((CCU8_CC8_INS_EV0EM_Msk) |
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801340a:	681b      	ldr	r3, [r3, #0]
 801340c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8013410:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8013414:	6013      	str	r3, [r2, #0]
        (CCU8_CC8_INS_LPF0M_Msk));
    HandlePtr->CC8yRegs1Ptr->INS |= ((uint32_t)HandlePtr->kStartEdge <<
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801341a:	687a      	ldr	r2, [r7, #4]
 801341c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 801341e:	6811      	ldr	r1, [r2, #0]
 8013420:	687a      	ldr	r2, [r7, #4]
 8013422:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8013426:	ea4f 4202 	mov.w	r2, r2, lsl #16
             CCU8_CC8_INS_EV0EM_Pos) & CCU8_CC8_INS_EV0EM_Msk;
 801342a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
             CCU8_CC8_INS_EV0EM_Pos) & CCU8_CC8_INS_EV0EM_Msk;
  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
  {
    HandlePtr->CC8yRegs1Ptr->INS &= ~((CCU8_CC8_INS_EV0EM_Msk) |
        (CCU8_CC8_INS_LPF0M_Msk));
    HandlePtr->CC8yRegs1Ptr->INS |= ((uint32_t)HandlePtr->kStartEdge <<
 801342e:	430a      	orrs	r2, r1
 8013430:	601a      	str	r2, [r3, #0]
             CCU8_CC8_INS_EV0EM_Pos) & CCU8_CC8_INS_EV0EM_Msk;
  }
  return Status;
 8013432:	68fb      	ldr	r3, [r7, #12]
}
 8013434:	4618      	mov	r0, r3
 8013436:	f107 0714 	add.w	r7, r7, #20
 801343a:	46bd      	mov	sp, r7
 801343c:	bc80      	pop	{r7}
 801343e:	4770      	bx	lr

08013440 <CCU8PWMLIB_DisableExtStart>:
/* This function disables the external start feature.
 * This is useful for multiphase PWM app to disable this functionality to avoid spurious 
 * start of the slices due to other instances of the app. 
 */
status_t CCU8PWMLIB_DisableExtStart(const CCU8PWMLIB_HandleType* HandlePtr)
{
 8013440:	b480      	push	{r7}
 8013442:	b085      	sub	sp, #20
 8013444:	af00      	add	r7, sp, #0
 8013446:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013448:	f04f 0300 	mov.w	r3, #0
 801344c:	60fb      	str	r3, [r7, #12]
  
  /*clear external start functionality */
  HandlePtr->CC8yRegsPtr->INS &= ~((CCU8_CC8_INS_EV0EM_Msk) |
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801345c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8013460:	6013      	str	r3, [r2, #0]
     (CCU8_CC8_INS_LPF0M_Msk));
  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	79db      	ldrb	r3, [r3, #7]
 8013466:	2b01      	cmp	r3, #1
 8013468:	d109      	bne.n	801347e <CCU8PWMLIB_DisableExtStart+0x3e>
  {
    HandlePtr->CC8yRegs1Ptr->INS &= ~((CCU8_CC8_INS_EV0EM_Msk) |
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8013478:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801347c:	6013      	str	r3, [r2, #0]
        (CCU8_CC8_INS_LPF0M_Msk));
  }
  return Status;
 801347e:	68fb      	ldr	r3, [r7, #12]
}
 8013480:	4618      	mov	r0, r3
 8013482:	f107 0714 	add.w	r7, r7, #20
 8013486:	46bd      	mov	sp, r7
 8013488:	bc80      	pop	{r7}
 801348a:	4770      	bx	lr

0801348c <CCU8PWMLIB_Stop>:
/*<<<DD_CCU8PWMLIB_API_4>>>*/
/**
 * This function stops the app and the timer
 */
status_t CCU8PWMLIB_Stop(const CCU8PWMLIB_HandleType* HandlePtr)
{
 801348c:	b480      	push	{r7}
 801348e:	b085      	sub	sp, #20
 8013490:	af00      	add	r7, sp, #0
 8013492:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013494:	f04f 0300 	mov.w	r3, #0
 8013498:	60fb      	str	r3, [r7, #12]

/*<<<DD_CCU8PWMLIB_API_4_1>>>*/
/*Clear RUN bit of the slice in use*/
    HandlePtr->CC8yRegsPtr->TCCLR = CCU8PWMLIB_SLICE_CLEAR;
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801349e:	f04f 0207 	mov.w	r2, #7
 80134a2:	611a      	str	r2, [r3, #16]

/*<<<DD_CCU8PWMLIB_API_4_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	79db      	ldrb	r3, [r3, #7]
 80134a8:	2b01      	cmp	r3, #1
 80134aa:	d104      	bne.n	80134b6 <CCU8PWMLIB_Stop+0x2a>
    {
/*Clear RUN bit of the slice in use*/
      HandlePtr->CC8yRegs1Ptr->TCCLR = CCU8PWMLIB_SLICE_CLEAR;
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80134b0:	f04f 0207 	mov.w	r2, #7
 80134b4:	611a      	str	r2, [r3, #16]

    }/*End of "if (HandlePtr->kTimerConcatenation == (uint8_t)SET)"*/
    /**
     * Set the IDLE mode only if Start parameter is set
     */
    if(HandlePtr->Start == (uint8_t)SET)
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	7c1b      	ldrb	r3, [r3, #16]
 80134ba:	2b01      	cmp	r3, #1
 80134bc:	d108      	bne.n	80134d0 <CCU8PWMLIB_Stop+0x44>
    {
      HandlePtr->CC8yKernRegsPtr->GIDLS |= HandlePtr->StartMask;
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80134c2:	687a      	ldr	r2, [r7, #4]
 80134c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80134c6:	6891      	ldr	r1, [r2, #8]
 80134c8:	687a      	ldr	r2, [r7, #4]
 80134ca:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80134cc:	430a      	orrs	r2, r1
 80134ce:	609a      	str	r2, [r3, #8]
    }
    return Status;
 80134d0:	68fb      	ldr	r3, [r7, #12]
 }
 80134d2:	4618      	mov	r0, r3
 80134d4:	f107 0714 	add.w	r7, r7, #20
 80134d8:	46bd      	mov	sp, r7
 80134da:	bc80      	pop	{r7}
 80134dc:	4770      	bx	lr
 80134de:	bf00      	nop

080134e0 <CCU8PWMLIB_SetCompare>:
(
  const CCU8PWMLIB_HandleType* HandlePtr,
  uint32_t Compare1,
  uint32_t Compare2
)
{
 80134e0:	b580      	push	{r7, lr}
 80134e2:	b086      	sub	sp, #24
 80134e4:	af00      	add	r7, sp, #0
 80134e6:	60f8      	str	r0, [r7, #12]
 80134e8:	60b9      	str	r1, [r7, #8]
 80134ea:	607a      	str	r2, [r7, #4]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80134ec:	f04f 0300 	mov.w	r3, #0
 80134f0:	617b      	str	r3, [r7, #20]
/*<<<DD_CCU8PWMLIB_API_5_3>>>*/
    /* Call the function as per configured mode */
    Status = HandlePtr->SetCompareFuncPtr((void*)HandlePtr, Compare1, Compare2);
 80134f2:	68fb      	ldr	r3, [r7, #12]
 80134f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80134f6:	68f8      	ldr	r0, [r7, #12]
 80134f8:	68b9      	ldr	r1, [r7, #8]
 80134fa:	687a      	ldr	r2, [r7, #4]
 80134fc:	4798      	blx	r3
 80134fe:	6178      	str	r0, [r7, #20]
    return Status;
 8013500:	697b      	ldr	r3, [r7, #20]
}
 8013502:	4618      	mov	r0, r3
 8013504:	f107 0718 	add.w	r7, r7, #24
 8013508:	46bd      	mov	sp, r7
 801350a:	bd80      	pop	{r7, pc}

0801350c <CCU8PWMLIB_SetCompareAsymmetric>:
(
    const void* HdlPtr,
    uint32_t Compare1,
    uint32_t Compare2
)
{
 801350c:	b580      	push	{r7, lr}
 801350e:	b086      	sub	sp, #24
 8013510:	af00      	add	r7, sp, #0
 8013512:	60f8      	str	r0, [r7, #12]
 8013514:	60b9      	str	r1, [r7, #8]
 8013516:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013518:	f04f 0300 	mov.w	r3, #0
 801351c:	617b      	str	r3, [r7, #20]
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	613b      	str	r3, [r7, #16]
  
  HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)(Compare1 & 0xffffU);
 8013522:	693b      	ldr	r3, [r7, #16]
 8013524:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013526:	68bb      	ldr	r3, [r7, #8]
 8013528:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801352c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013530:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)(Compare2 & 0xffffU);
 8013532:	693b      	ldr	r3, [r7, #16]
 8013534:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801353c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013540:	6453      	str	r3, [r2, #68]	; 0x44
  
  /*Request for shadow transfer*/
  Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 8013542:	6938      	ldr	r0, [r7, #16]
 8013544:	f000 fcee 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 8013548:	6178      	str	r0, [r7, #20]
  return Status;
 801354a:	697b      	ldr	r3, [r7, #20]
}
 801354c:	4618      	mov	r0, r3
 801354e:	f107 0718 	add.w	r7, r7, #24
 8013552:	46bd      	mov	sp, r7
 8013554:	bd80      	pop	{r7, pc}
 8013556:	bf00      	nop

08013558 <CCU8PWMLIB_SetCompareSymmetric>:
(
    const void* HdlPtr,
    uint32_t Compare1,
    uint32_t Compare2
)
{
 8013558:	b580      	push	{r7, lr}
 801355a:	b088      	sub	sp, #32
 801355c:	af00      	add	r7, sp, #0
 801355e:	60f8      	str	r0, [r7, #12]
 8013560:	60b9      	str	r1, [r7, #8]
 8013562:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 8013564:	f04f 0301 	mov.w	r3, #1
 8013568:	61fb      	str	r3, [r7, #28]
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	61bb      	str	r3, [r7, #24]
  Compare2 = 0;
 801356e:	f04f 0300 	mov.w	r3, #0
 8013572:	617b      	str	r3, [r7, #20]
  HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)(Compare1 & 0xffffU);
 8013574:	69bb      	ldr	r3, [r7, #24]
 8013576:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013578:	68bb      	ldr	r3, [r7, #8]
 801357a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801357e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013582:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)(0);
 8013584:	69bb      	ldr	r3, [r7, #24]
 8013586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013588:	f04f 0200 	mov.w	r2, #0
 801358c:	645a      	str	r2, [r3, #68]	; 0x44
  /*Request for shadow transfer*/
  Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 801358e:	69b8      	ldr	r0, [r7, #24]
 8013590:	f000 fcc8 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 8013594:	61f8      	str	r0, [r7, #28]
  return Status;
 8013596:	69fb      	ldr	r3, [r7, #28]
}
 8013598:	4618      	mov	r0, r3
 801359a:	f107 0720 	add.w	r7, r7, #32
 801359e:	46bd      	mov	sp, r7
 80135a0:	bd80      	pop	{r7, pc}
 80135a2:	bf00      	nop

080135a4 <CCU8PWMLIB_SetCompareEdgeAlignSymmetricTimerConcat>:
(
    const void* HdlPtr,
    uint32_t Compare1,
    uint32_t Compare2
)
{
 80135a4:	b580      	push	{r7, lr}
 80135a6:	b08a      	sub	sp, #40	; 0x28
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	60f8      	str	r0, [r7, #12]
 80135ac:	60b9      	str	r1, [r7, #8]
 80135ae:	607a      	str	r2, [r7, #4]
  uint32_t FirstSliceCompareVal = 0U;
 80135b0:	f04f 0300 	mov.w	r3, #0
 80135b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t SecondSliceCompareVal = 0U;
 80135b6:	f04f 0300 	mov.w	r3, #0
 80135ba:	623b      	str	r3, [r7, #32]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 80135bc:	f04f 0301 	mov.w	r3, #1
 80135c0:	61fb      	str	r3, [r7, #28]
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	61bb      	str	r3, [r7, #24]
  Compare2 = 0;
 80135c6:	f04f 0300 	mov.w	r3, #0
 80135ca:	617b      	str	r3, [r7, #20]
  FirstSliceCompareVal = (uint32_t)Compare1 % \
      (uint16_t)HandlePtr->CC8yRegsPtr->PRS;
 80135cc:	69bb      	ldr	r3, [r7, #24]
 80135ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80135d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80135d2:	b29b      	uxth	r3, r3
  uint32_t FirstSliceCompareVal = 0U;
  uint32_t SecondSliceCompareVal = 0U;
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
  Compare2 = 0;
  FirstSliceCompareVal = (uint32_t)Compare1 % \
 80135d4:	461a      	mov	r2, r3
 80135d6:	68bb      	ldr	r3, [r7, #8]
 80135d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80135dc:	fb02 f201 	mul.w	r2, r2, r1
 80135e0:	1a9b      	subs	r3, r3, r2
 80135e2:	627b      	str	r3, [r7, #36]	; 0x24
      (uint16_t)HandlePtr->CC8yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare1 /
      (uint16_t)HandlePtr->CC8yRegsPtr->PRS;
 80135e4:	69bb      	ldr	r3, [r7, #24]
 80135e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80135e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80135ea:	b29b      	uxth	r3, r3
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
  Compare2 = 0;
  FirstSliceCompareVal = (uint32_t)Compare1 % \
      (uint16_t)HandlePtr->CC8yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare1 /
 80135ec:	68ba      	ldr	r2, [r7, #8]
 80135ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80135f2:	623b      	str	r3, [r7, #32]
      (uint16_t)HandlePtr->CC8yRegsPtr->PRS;
  HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)(FirstSliceCompareVal & 0xffffU);
 80135f4:	69bb      	ldr	r3, [r7, #24]
 80135f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80135f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135fa:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80135fe:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013602:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC8yRegs1Ptr->CR1S = (uint32_t)(SecondSliceCompareVal & 0xffffU);
 8013604:	69bb      	ldr	r3, [r7, #24]
 8013606:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013608:	6a3b      	ldr	r3, [r7, #32]
 801360a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801360e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013612:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC8yRegs1Ptr->CR2S = (uint32_t)(0);
 8013614:	69bb      	ldr	r3, [r7, #24]
 8013616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013618:	f04f 0200 	mov.w	r2, #0
 801361c:	645a      	str	r2, [r3, #68]	; 0x44
  HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)(0);
 801361e:	69bb      	ldr	r3, [r7, #24]
 8013620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013622:	f04f 0200 	mov.w	r2, #0
 8013626:	645a      	str	r2, [r3, #68]	; 0x44
  /*Request for shadow transfer*/
  Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 8013628:	69b8      	ldr	r0, [r7, #24]
 801362a:	f000 fc7b 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 801362e:	61f8      	str	r0, [r7, #28]
  return Status;
 8013630:	69fb      	ldr	r3, [r7, #28]
}
 8013632:	4618      	mov	r0, r3
 8013634:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8013638:	46bd      	mov	sp, r7
 801363a:	bd80      	pop	{r7, pc}

0801363c <CCU8PWMLIB_SetDutyCycle>:
  const CCU8PWMLIB_HandleType* HandlePtr,
  float DutyCycle,
  uint32_t Shift,
  uint8_t Sign
)
{
 801363c:	b590      	push	{r4, r7, lr}
 801363e:	b087      	sub	sp, #28
 8013640:	af00      	add	r7, sp, #0
 8013642:	60f8      	str	r0, [r7, #12]
 8013644:	60b9      	str	r1, [r7, #8]
 8013646:	607a      	str	r2, [r7, #4]
 8013648:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 801364a:	f04f 0300 	mov.w	r3, #0
 801364e:	617b      	str	r3, [r7, #20]
    /*<<<DD_CCU8PWMLIB_API_15_2>>>*/
    /* duty cycle has to be in between 0 and 100 */
    /* Call the function as per configured mode */
    Status = HandlePtr->SetDutyFuncPtr((void*)HandlePtr, DutyCycle, Shift, Sign);
 8013650:	68fb      	ldr	r3, [r7, #12]
 8013652:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 8013654:	78fb      	ldrb	r3, [r7, #3]
 8013656:	68f8      	ldr	r0, [r7, #12]
 8013658:	68b9      	ldr	r1, [r7, #8]
 801365a:	687a      	ldr	r2, [r7, #4]
 801365c:	47a0      	blx	r4
 801365e:	6178      	str	r0, [r7, #20]

    return Status;
 8013660:	697b      	ldr	r3, [r7, #20]
}
 8013662:	4618      	mov	r0, r3
 8013664:	f107 071c 	add.w	r7, r7, #28
 8013668:	46bd      	mov	sp, r7
 801366a:	bd90      	pop	{r4, r7, pc}

0801366c <CCU8PWMLIB_SetDutyEdgeAlignAsymmetric>:
  const void* HdlPtr,
  float DutyCycle,
  uint32_t Shift,
  uint8_t Sign
)
{
 801366c:	b580      	push	{r7, lr}
 801366e:	b088      	sub	sp, #32
 8013670:	af00      	add	r7, sp, #0
 8013672:	60f8      	str	r0, [r7, #12]
 8013674:	60b9      	str	r1, [r7, #8]
 8013676:	607a      	str	r2, [r7, #4]
 8013678:	70fb      	strb	r3, [r7, #3]
  uint32_t Comp = 0U;
 801367a:	f04f 0300 	mov.w	r3, #0
 801367e:	61bb      	str	r3, [r7, #24]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 8013680:	f04f 0301 	mov.w	r3, #1
 8013684:	61fb      	str	r3, [r7, #28]
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
 8013686:	68fb      	ldr	r3, [r7, #12]
 8013688:	617b      	str	r3, [r7, #20]
  /*<<<DD_CCU8PWMLIB_API_15_3>>>*/
  /*<<<DD_CCU8PWMLIB_API_15_4>>>*/ 
  Comp = (uint32_t)
      (((HandlePtr->CC8yRegsPtr->PRS + 1U) * (100U - DutyCycle))/100U);
 801368a:	697b      	ldr	r3, [r7, #20]
 801368c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801368e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013690:	f103 0301 	add.w	r3, r3, #1
 8013694:	ee07 3a90 	vmov	s15, r3
 8013698:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801369c:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8013718 <CCU8PWMLIB_SetDutyEdgeAlignAsymmetric+0xac>
 80136a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80136a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80136a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80136ac:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8013718 <CCU8PWMLIB_SetDutyEdgeAlignAsymmetric+0xac>
 80136b0:	eec7 7a27 	vdiv.f32	s15, s14, s15
  uint32_t Comp = 0U;
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
  /*<<<DD_CCU8PWMLIB_API_15_3>>>*/
  /*<<<DD_CCU8PWMLIB_API_15_4>>>*/ 
  Comp = (uint32_t)
 80136b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80136b8:	edc7 7a06 	vstr	s15, [r7, #24]
      (((HandlePtr->CC8yRegsPtr->PRS + 1U) * (100U - DutyCycle))/100U);

  /* If shift value is greater than compare register value or if sign is 0, report error */
  if(((Sign == (uint8_t)RESET)&& Shift >0U) || (Shift > Comp))
 80136bc:	78fb      	ldrb	r3, [r7, #3]
 80136be:	2b00      	cmp	r3, #0
 80136c0:	d102      	bne.n	80136c8 <CCU8PWMLIB_SetDutyEdgeAlignAsymmetric+0x5c>
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d103      	bne.n	80136d0 <CCU8PWMLIB_SetDutyEdgeAlignAsymmetric+0x64>
 80136c8:	687a      	ldr	r2, [r7, #4]
 80136ca:	69bb      	ldr	r3, [r7, #24]
 80136cc:	429a      	cmp	r2, r3
 80136ce:	d903      	bls.n	80136d8 <CCU8PWMLIB_SetDutyEdgeAlignAsymmetric+0x6c>
  {
    Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 80136d0:	f04f 0302 	mov.w	r3, #2
 80136d4:	61fb      	str	r3, [r7, #28]
 80136d6:	e019      	b.n	801370c <CCU8PWMLIB_SetDutyEdgeAlignAsymmetric+0xa0>
  }
  else
  {
    /*  <<<DD_CCU8PWMLIB_nonAPI_3_3>>>*/
    HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)((Comp - Shift) & 0xffffU);
 80136d8:	697b      	ldr	r3, [r7, #20]
 80136da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80136dc:	69b9      	ldr	r1, [r7, #24]
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	1acb      	subs	r3, r1, r3
 80136e2:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80136e6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80136ea:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)
 80136ec:	697b      	ldr	r3, [r7, #20]
 80136ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
          ((HandlePtr->CC8yRegsPtr->PRS - Shift) & 0xffffU);
 80136f0:	697b      	ldr	r3, [r7, #20]
 80136f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80136f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	1acb      	subs	r3, r1, r3
  }
  else
  {
    /*  <<<DD_CCU8PWMLIB_nonAPI_3_3>>>*/
    HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)((Comp - Shift) & 0xffffU);
    HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)
 80136fa:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80136fe:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013702:	6453      	str	r3, [r2, #68]	; 0x44
          ((HandlePtr->CC8yRegsPtr->PRS - Shift) & 0xffffU);
    /*Request for shadow transfer*/
    Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 8013704:	6978      	ldr	r0, [r7, #20]
 8013706:	f000 fc0d 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 801370a:	61f8      	str	r0, [r7, #28]
  }
  return (Status);
 801370c:	69fb      	ldr	r3, [r7, #28]
}
 801370e:	4618      	mov	r0, r3
 8013710:	f107 0720 	add.w	r7, r7, #32
 8013714:	46bd      	mov	sp, r7
 8013716:	bd80      	pop	{r7, pc}
 8013718:	42c80000 	.word	0x42c80000

0801371c <CCU8PWMLIB_SetDutyEdgeAlignSymmetric>:
  const void* HdlPtr,
  float DutyCycle,
  uint32_t Shift,
  uint8_t Sign
)
{
 801371c:	b580      	push	{r7, lr}
 801371e:	b088      	sub	sp, #32
 8013720:	af00      	add	r7, sp, #0
 8013722:	60f8      	str	r0, [r7, #12]
 8013724:	60b9      	str	r1, [r7, #8]
 8013726:	607a      	str	r2, [r7, #4]
 8013728:	70fb      	strb	r3, [r7, #3]
  uint32_t Comp = 0;
 801372a:	f04f 0300 	mov.w	r3, #0
 801372e:	61bb      	str	r3, [r7, #24]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 8013730:	f04f 0301 	mov.w	r3, #1
 8013734:	61fb      	str	r3, [r7, #28]
  
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr; 
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	617b      	str	r3, [r7, #20]
  /*<<<DD_CCU8PWMLIB_API_15_3>>>*/
  /*<<<DD_CCU8PWMLIB_API_15_4>>>*/
  Comp = (uint32_t)
      (((HandlePtr->CC8yRegsPtr->PRS + 1U) * (100U -DutyCycle))/100U);
 801373a:	697b      	ldr	r3, [r7, #20]
 801373c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801373e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013740:	f103 0301 	add.w	r3, r3, #1
 8013744:	ee07 3a90 	vmov	s15, r3
 8013748:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801374c:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80137b8 <CCU8PWMLIB_SetDutyEdgeAlignSymmetric+0x9c>
 8013750:	edd7 7a02 	vldr	s15, [r7, #8]
 8013754:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8013758:	ee27 7a27 	vmul.f32	s14, s14, s15
 801375c:	eddf 7a16 	vldr	s15, [pc, #88]	; 80137b8 <CCU8PWMLIB_SetDutyEdgeAlignSymmetric+0x9c>
 8013760:	eec7 7a27 	vdiv.f32	s15, s14, s15
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
  
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr; 
  /*<<<DD_CCU8PWMLIB_API_15_3>>>*/
  /*<<<DD_CCU8PWMLIB_API_15_4>>>*/
  Comp = (uint32_t)
 8013764:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013768:	edc7 7a06 	vstr	s15, [r7, #24]
      (((HandlePtr->CC8yRegsPtr->PRS + 1U) * (100U -DutyCycle))/100U);

  /* If shift value is greater than compare register value or if sign is 0, report error */
  if(((Sign == (uint8_t)RESET)&& Shift >0U) || (Shift > Comp))
 801376c:	78fb      	ldrb	r3, [r7, #3]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d102      	bne.n	8013778 <CCU8PWMLIB_SetDutyEdgeAlignSymmetric+0x5c>
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d103      	bne.n	8013780 <CCU8PWMLIB_SetDutyEdgeAlignSymmetric+0x64>
 8013778:	687a      	ldr	r2, [r7, #4]
 801377a:	69bb      	ldr	r3, [r7, #24]
 801377c:	429a      	cmp	r2, r3
 801377e:	d903      	bls.n	8013788 <CCU8PWMLIB_SetDutyEdgeAlignSymmetric+0x6c>
  {
    Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 8013780:	f04f 0302 	mov.w	r3, #2
 8013784:	61fb      	str	r3, [r7, #28]
 8013786:	e010      	b.n	80137aa <CCU8PWMLIB_SetDutyEdgeAlignSymmetric+0x8e>
  }
  else {
  
    HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)(Comp & 0xffff);
 8013788:	697b      	ldr	r3, [r7, #20]
 801378a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801378c:	69bb      	ldr	r3, [r7, #24]
 801378e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013792:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013796:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)(0);
 8013798:	697b      	ldr	r3, [r7, #20]
 801379a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801379c:	f04f 0200 	mov.w	r2, #0
 80137a0:	645a      	str	r2, [r3, #68]	; 0x44
    /*initiate the shadow transfer  */
    Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 80137a2:	6978      	ldr	r0, [r7, #20]
 80137a4:	f000 fbbe 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 80137a8:	61f8      	str	r0, [r7, #28]
  }
  return (Status);
 80137aa:	69fb      	ldr	r3, [r7, #28]
}
 80137ac:	4618      	mov	r0, r3
 80137ae:	f107 0720 	add.w	r7, r7, #32
 80137b2:	46bd      	mov	sp, r7
 80137b4:	bd80      	pop	{r7, pc}
 80137b6:	bf00      	nop
 80137b8:	42c80000 	.word	0x42c80000

080137bc <CCU8PWMLIB_SetDutyEdgeAlignSymmetricTimerConcat>:
  const void* HdlPtr,
  float DutyCycle,
  uint32_t Shift,
  uint8_t Sign
)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b08a      	sub	sp, #40	; 0x28
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	60f8      	str	r0, [r7, #12]
 80137c4:	60b9      	str	r1, [r7, #8]
 80137c6:	607a      	str	r2, [r7, #4]
 80137c8:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 80137ca:	f04f 0301 	mov.w	r3, #1
 80137ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t FirstSliceCompareVal1 = 0U;
 80137d0:	f04f 0300 	mov.w	r3, #0
 80137d4:	623b      	str	r3, [r7, #32]
  uint32_t SecondSliceCompareVal1 = 0U;
 80137d6:	f04f 0300 	mov.w	r3, #0
 80137da:	61fb      	str	r3, [r7, #28]
  uint32_t PeriodReg = 0U;
 80137dc:	f04f 0300 	mov.w	r3, #0
 80137e0:	61bb      	str	r3, [r7, #24]
  uint32_t Comp = 0U;
 80137e2:	f04f 0300 	mov.w	r3, #0
 80137e6:	617b      	str	r3, [r7, #20]
  
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	613b      	str	r3, [r7, #16]

  Comp = (HandlePtr->CC8yRegs1Ptr->PRS+ 1U);
 80137ec:	693b      	ldr	r3, [r7, #16]
 80137ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80137f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137f2:	f103 0301 	add.w	r3, r3, #1
 80137f6:	617b      	str	r3, [r7, #20]
  Comp *=(HandlePtr->CC8yRegsPtr->PRS +1U);
 80137f8:	693b      	ldr	r3, [r7, #16]
 80137fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137fe:	f103 0201 	add.w	r2, r3, #1
 8013802:	697b      	ldr	r3, [r7, #20]
 8013804:	fb02 f303 	mul.w	r3, r2, r3
 8013808:	617b      	str	r3, [r7, #20]
  Comp += 1U;
 801380a:	697b      	ldr	r3, [r7, #20]
 801380c:	f103 0301 	add.w	r3, r3, #1
 8013810:	617b      	str	r3, [r7, #20]
  Comp = (uint32_t)((Comp * (100U-DutyCycle))/100U);
 8013812:	edd7 7a05 	vldr	s15, [r7, #20]
 8013816:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801381a:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80138d8 <CCU8PWMLIB_SetDutyEdgeAlignSymmetricTimerConcat+0x11c>
 801381e:	edd7 7a02 	vldr	s15, [r7, #8]
 8013822:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8013826:	ee27 7a27 	vmul.f32	s14, s14, s15
 801382a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80138d8 <CCU8PWMLIB_SetDutyEdgeAlignSymmetricTimerConcat+0x11c>
 801382e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8013832:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013836:	edc7 7a05 	vstr	s15, [r7, #20]
  PeriodReg = ((HandlePtr->CC8yRegs1Ptr->PRS)<< 16UL);
 801383a:	693b      	ldr	r3, [r7, #16]
 801383c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801383e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013840:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013844:	61bb      	str	r3, [r7, #24]
  PeriodReg |= (HandlePtr->CC8yRegsPtr->PRS);
 8013846:	693b      	ldr	r3, [r7, #16]
 8013848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801384a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801384c:	69ba      	ldr	r2, [r7, #24]
 801384e:	4313      	orrs	r3, r2
 8013850:	61bb      	str	r3, [r7, #24]
   /* If shift value is greater than compare register value or if sign is 0, report error */
  if(((Sign == (uint8_t)RESET)&& Shift >0U) || (Shift > Comp))
 8013852:	78fb      	ldrb	r3, [r7, #3]
 8013854:	2b00      	cmp	r3, #0
 8013856:	d102      	bne.n	801385e <CCU8PWMLIB_SetDutyEdgeAlignSymmetricTimerConcat+0xa2>
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	2b00      	cmp	r3, #0
 801385c:	d103      	bne.n	8013866 <CCU8PWMLIB_SetDutyEdgeAlignSymmetricTimerConcat+0xaa>
 801385e:	687a      	ldr	r2, [r7, #4]
 8013860:	697b      	ldr	r3, [r7, #20]
 8013862:	429a      	cmp	r2, r3
 8013864:	d903      	bls.n	801386e <CCU8PWMLIB_SetDutyEdgeAlignSymmetricTimerConcat+0xb2>
  {
    Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 8013866:	f04f 0302 	mov.w	r3, #2
 801386a:	627b      	str	r3, [r7, #36]	; 0x24
 801386c:	e02d      	b.n	80138ca <CCU8PWMLIB_SetDutyEdgeAlignSymmetricTimerConcat+0x10e>

  else{
    /*  <<<DD_CCU8PWMLIB_nonAPI_2_1>>>*/
    /*  <<<DD_CCU8PWMLIB_nonAPI_2_2>>>*/
    FirstSliceCompareVal1 = (uint32_t)Comp % \
        (uint16_t)PeriodReg;
 801386e:	69bb      	ldr	r3, [r7, #24]
 8013870:	b29b      	uxth	r3, r3
  }

  else{
    /*  <<<DD_CCU8PWMLIB_nonAPI_2_1>>>*/
    /*  <<<DD_CCU8PWMLIB_nonAPI_2_2>>>*/
    FirstSliceCompareVal1 = (uint32_t)Comp % \
 8013872:	461a      	mov	r2, r3
 8013874:	697b      	ldr	r3, [r7, #20]
 8013876:	fbb3 f1f2 	udiv	r1, r3, r2
 801387a:	fb02 f201 	mul.w	r2, r2, r1
 801387e:	1a9b      	subs	r3, r3, r2
 8013880:	623b      	str	r3, [r7, #32]
        (uint16_t)PeriodReg;
    SecondSliceCompareVal1 = (uint32_t)Comp /
        (uint16_t)PeriodReg;
 8013882:	69bb      	ldr	r3, [r7, #24]
 8013884:	b29b      	uxth	r3, r3
  else{
    /*  <<<DD_CCU8PWMLIB_nonAPI_2_1>>>*/
    /*  <<<DD_CCU8PWMLIB_nonAPI_2_2>>>*/
    FirstSliceCompareVal1 = (uint32_t)Comp % \
        (uint16_t)PeriodReg;
    SecondSliceCompareVal1 = (uint32_t)Comp /
 8013886:	697a      	ldr	r2, [r7, #20]
 8013888:	fbb2 f3f3 	udiv	r3, r2, r3
 801388c:	61fb      	str	r3, [r7, #28]
        (uint16_t)PeriodReg;
    HandlePtr->CC8yRegsPtr->CR1S = (FirstSliceCompareVal1 & 0xFFFFU);
 801388e:	693b      	ldr	r3, [r7, #16]
 8013890:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013892:	6a3b      	ldr	r3, [r7, #32]
 8013894:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013898:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801389c:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC8yRegs1Ptr->CR1S = (SecondSliceCompareVal1 & 0xFFFFU);
 801389e:	693b      	ldr	r3, [r7, #16]
 80138a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80138a2:	69fb      	ldr	r3, [r7, #28]
 80138a4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80138a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80138ac:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC8yRegs1Ptr->CR2S = (uint32_t)(0);
 80138ae:	693b      	ldr	r3, [r7, #16]
 80138b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80138b2:	f04f 0200 	mov.w	r2, #0
 80138b6:	645a      	str	r2, [r3, #68]	; 0x44
    HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)(0);
 80138b8:	693b      	ldr	r3, [r7, #16]
 80138ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80138bc:	f04f 0200 	mov.w	r2, #0
 80138c0:	645a      	str	r2, [r3, #68]	; 0x44
    /*  <<<DD_CCU8PWMLIB_nonAPI_2_3>>>*/
    /*Request for shadow transfer*/
    Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 80138c2:	6938      	ldr	r0, [r7, #16]
 80138c4:	f000 fb2e 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 80138c8:	6278      	str	r0, [r7, #36]	; 0x24
  }
  return Status;
 80138ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80138cc:	4618      	mov	r0, r3
 80138ce:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80138d2:	46bd      	mov	sp, r7
 80138d4:	bd80      	pop	{r7, pc}
 80138d6:	bf00      	nop
 80138d8:	42c80000 	.word	0x42c80000

080138dc <CCU8PWMLIB_SetDutyCenterAlignSymmetric>:
  const void* HdlPtr,
  float DutyCycle,
  uint32_t Shift,
  uint8_t Sign
)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b088      	sub	sp, #32
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	60f8      	str	r0, [r7, #12]
 80138e4:	60b9      	str	r1, [r7, #8]
 80138e6:	607a      	str	r2, [r7, #4]
 80138e8:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 80138ea:	f04f 0301 	mov.w	r3, #1
 80138ee:	61fb      	str	r3, [r7, #28]
  uint32_t Comp = 0U;
 80138f0:	f04f 0300 	mov.w	r3, #0
 80138f4:	61bb      	str	r3, [r7, #24]
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;  
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	617b      	str	r3, [r7, #20]
  Sign = 0U;
 80138fa:	f04f 0300 	mov.w	r3, #0
 80138fe:	74fb      	strb	r3, [r7, #19]
  /* Find the compare register value for center-aligned mode. */
  Comp = (uint32_t)(((HandlePtr->CC8yRegsPtr->PRS ) * (100U-DutyCycle))/100U);
 8013900:	697b      	ldr	r3, [r7, #20]
 8013902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013904:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8013908:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801390c:	eddf 6a19 	vldr	s13, [pc, #100]	; 8013974 <CCU8PWMLIB_SetDutyCenterAlignSymmetric+0x98>
 8013910:	edd7 7a02 	vldr	s15, [r7, #8]
 8013914:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8013918:	ee27 7a27 	vmul.f32	s14, s14, s15
 801391c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8013974 <CCU8PWMLIB_SetDutyCenterAlignSymmetric+0x98>
 8013920:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8013924:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013928:	edc7 7a06 	vstr	s15, [r7, #24]
  if((HandlePtr->kTimerConcatenation == (uint8_t)SET) || (Shift>Comp))
 801392c:	697b      	ldr	r3, [r7, #20]
 801392e:	79db      	ldrb	r3, [r3, #7]
 8013930:	2b01      	cmp	r3, #1
 8013932:	d003      	beq.n	801393c <CCU8PWMLIB_SetDutyCenterAlignSymmetric+0x60>
 8013934:	687a      	ldr	r2, [r7, #4]
 8013936:	69bb      	ldr	r3, [r7, #24]
 8013938:	429a      	cmp	r2, r3
 801393a:	d903      	bls.n	8013944 <CCU8PWMLIB_SetDutyCenterAlignSymmetric+0x68>
  {
    Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 801393c:	f04f 0302 	mov.w	r3, #2
 8013940:	61fb      	str	r3, [r7, #28]
 8013942:	e010      	b.n	8013966 <CCU8PWMLIB_SetDutyCenterAlignSymmetric+0x8a>
  }
  else{
    /*  <<<DD_CCU8PWMLIB_nonAPI_3_1>>>*/
    HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)(Comp & 0xffff);
 8013944:	697b      	ldr	r3, [r7, #20]
 8013946:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013948:	69bb      	ldr	r3, [r7, #24]
 801394a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801394e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013952:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)(0);
 8013954:	697b      	ldr	r3, [r7, #20]
 8013956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013958:	f04f 0200 	mov.w	r2, #0
 801395c:	645a      	str	r2, [r3, #68]	; 0x44
      /* initiate the shadow transfer */
    Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 801395e:	6978      	ldr	r0, [r7, #20]
 8013960:	f000 fae0 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 8013964:	61f8      	str	r0, [r7, #28]
  }
  return (Status);
 8013966:	69fb      	ldr	r3, [r7, #28]

}
 8013968:	4618      	mov	r0, r3
 801396a:	f107 0720 	add.w	r7, r7, #32
 801396e:	46bd      	mov	sp, r7
 8013970:	bd80      	pop	{r7, pc}
 8013972:	bf00      	nop
 8013974:	42c80000 	.word	0x42c80000

08013978 <CCU8PWMLIB_SetDutyCenterAlignAsymmetric>:
    const void* HdlPtr,
    float DutyCycle,
    uint32_t Shift,
    uint8_t Sign
)
{
 8013978:	b580      	push	{r7, lr}
 801397a:	b088      	sub	sp, #32
 801397c:	af00      	add	r7, sp, #0
 801397e:	60f8      	str	r0, [r7, #12]
 8013980:	60b9      	str	r1, [r7, #8]
 8013982:	607a      	str	r2, [r7, #4]
 8013984:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;  
 8013986:	f04f 0301 	mov.w	r3, #1
 801398a:	61fb      	str	r3, [r7, #28]
  uint32_t Comp = 0U;
 801398c:	f04f 0300 	mov.w	r3, #0
 8013990:	61bb      	str	r3, [r7, #24]
  const CCU8PWMLIB_HandleType* HandlePtr = (CCU8PWMLIB_HandleType*) HdlPtr;
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	617b      	str	r3, [r7, #20]
  
  /* Find the compare register value for center-aligned mode. */
  Comp = (uint32_t)(((HandlePtr->CC8yRegsPtr->PRS) * (100U-DutyCycle))/100U);
 8013996:	697b      	ldr	r3, [r7, #20]
 8013998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801399a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 801399e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80139a2:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8013a4c <CCU8PWMLIB_SetDutyCenterAlignAsymmetric+0xd4>
 80139a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80139aa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80139ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80139b2:	eddf 7a26 	vldr	s15, [pc, #152]	; 8013a4c <CCU8PWMLIB_SetDutyCenterAlignAsymmetric+0xd4>
 80139b6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80139ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80139be:	edc7 7a06 	vstr	s15, [r7, #24]
  if((HandlePtr->kTimerConcatenation == (uint8_t)SET) || (Shift>Comp))
 80139c2:	697b      	ldr	r3, [r7, #20]
 80139c4:	79db      	ldrb	r3, [r3, #7]
 80139c6:	2b01      	cmp	r3, #1
 80139c8:	d003      	beq.n	80139d2 <CCU8PWMLIB_SetDutyCenterAlignAsymmetric+0x5a>
 80139ca:	687a      	ldr	r2, [r7, #4]
 80139cc:	69bb      	ldr	r3, [r7, #24]
 80139ce:	429a      	cmp	r2, r3
 80139d0:	d903      	bls.n	80139da <CCU8PWMLIB_SetDutyCenterAlignAsymmetric+0x62>
  {
    Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 80139d2:	f04f 0302 	mov.w	r3, #2
 80139d6:	61fb      	str	r3, [r7, #28]
 80139d8:	e032      	b.n	8013a40 <CCU8PWMLIB_SetDutyCenterAlignAsymmetric+0xc8>
  }
  
  else{
 /*  <<<DD_CCU8PWMLIB_nonAPI_3_3>>>*/  
    if (Sign == (uint8_t)RESET)
 80139da:	78fb      	ldrb	r3, [r7, #3]
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d114      	bne.n	8013a0a <CCU8PWMLIB_SetDutyCenterAlignAsymmetric+0x92>
    {

      HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)((Comp + Shift) & 0xffffU);
 80139e0:	697b      	ldr	r3, [r7, #20]
 80139e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80139e4:	69b9      	ldr	r1, [r7, #24]
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	18cb      	adds	r3, r1, r3
 80139ea:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80139ee:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80139f2:	63d3      	str	r3, [r2, #60]	; 0x3c
      HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)((Comp - Shift) & 0xffffU);
 80139f4:	697b      	ldr	r3, [r7, #20]
 80139f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80139f8:	69b9      	ldr	r1, [r7, #24]
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	1acb      	subs	r3, r1, r3
 80139fe:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013a02:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013a06:	6453      	str	r3, [r2, #68]	; 0x44
 8013a08:	e016      	b.n	8013a38 <CCU8PWMLIB_SetDutyCenterAlignAsymmetric+0xc0>
      /*  <<<DD_CCU8PWMLIB_nonAPI_3_5>>>*/
    } /*end of if (Sign == 0)*/
    /*  <<<DD_CCU8PWMLIB_nonAPI_3_4>>>*/
    else if (Sign == (uint8_t)SET)
 8013a0a:	78fb      	ldrb	r3, [r7, #3]
 8013a0c:	2b01      	cmp	r3, #1
 8013a0e:	d113      	bne.n	8013a38 <CCU8PWMLIB_SetDutyCenterAlignAsymmetric+0xc0>
    {
      HandlePtr->CC8yRegsPtr->CR1S = (uint32_t)((Comp - Shift) & 0xffffU);
 8013a10:	697b      	ldr	r3, [r7, #20]
 8013a12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013a14:	69b9      	ldr	r1, [r7, #24]
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	1acb      	subs	r3, r1, r3
 8013a1a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013a1e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013a22:	63d3      	str	r3, [r2, #60]	; 0x3c
      HandlePtr->CC8yRegsPtr->CR2S = (uint32_t)((Comp + Shift) & 0xffffU);
 8013a24:	697b      	ldr	r3, [r7, #20]
 8013a26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013a28:	69b9      	ldr	r1, [r7, #24]
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	18cb      	adds	r3, r1, r3
 8013a2e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013a32:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013a36:	6453      	str	r3, [r2, #68]	; 0x44
    }
    else
    {}
  /*  <<<DD_CCU8PWMLIB_nonAPI_3_6>>>*/
  /* initiate the shadow transfer */
    Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 8013a38:	6978      	ldr	r0, [r7, #20]
 8013a3a:	f000 fa73 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 8013a3e:	61f8      	str	r0, [r7, #28]
  }
  return (Status);
 8013a40:	69fb      	ldr	r3, [r7, #28]
}
 8013a42:	4618      	mov	r0, r3
 8013a44:	f107 0720 	add.w	r7, r7, #32
 8013a48:	46bd      	mov	sp, r7
 8013a4a:	bd80      	pop	{r7, pc}
 8013a4c:	42c80000 	.word	0x42c80000

08013a50 <CCU8PWMLIB_SetPeriodAndCompare>:
  const CCU8PWMLIB_HandleType* HandlePtr,
  uint32_t PwmFreq,
  uint32_t Compare1,
  uint32_t Compare2
)
{
 8013a50:	b580      	push	{r7, lr}
 8013a52:	b086      	sub	sp, #24
 8013a54:	af00      	add	r7, sp, #0
 8013a56:	60f8      	str	r0, [r7, #12]
 8013a58:	60b9      	str	r1, [r7, #8]
 8013a5a:	607a      	str	r2, [r7, #4]
 8013a5c:	603b      	str	r3, [r7, #0]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013a5e:	f04f 0300 	mov.w	r3, #0
 8013a62:	617b      	str	r3, [r7, #20]

    /* Update the period register after checking timer concatenation setting */
    HandlePtr->CC8yRegsPtr->PRS = PwmFreq & 0xffffU;
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013a68:	68bb      	ldr	r3, [r7, #8]
 8013a6a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013a6e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013a72:	6353      	str	r3, [r2, #52]	; 0x34
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	79db      	ldrb	r3, [r3, #7]
 8013a78:	2b01      	cmp	r3, #1
 8013a7a:	d10d      	bne.n	8013a98 <CCU8PWMLIB_SetPeriodAndCompare+0x48>
    {
      HandlePtr->CC8yRegs1Ptr->PRS = ((PwmFreq & 0xffff0000U) >> 16UL);
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a80:	68ba      	ldr	r2, [r7, #8]
 8013a82:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8013a86:	635a      	str	r2, [r3, #52]	; 0x34
      HandlePtr->CC8yRegsPtr->PRS = (PwmFreq & 0xffffU);
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013a8c:	68bb      	ldr	r3, [r7, #8]
 8013a8e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013a92:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013a96:	6353      	str	r3, [r2, #52]	; 0x34
    }
    /*<<<DD_CCU8PWMLIB_API_6_2>>>*/

    /*<<<DD_CCU8PWMLIB_API_6_3>>*/
/* Set compare register values and request shadow transfer */
    Status = HandlePtr->SetCompareFuncPtr((void*)HandlePtr, Compare1, Compare2);
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013a9c:	68f8      	ldr	r0, [r7, #12]
 8013a9e:	6879      	ldr	r1, [r7, #4]
 8013aa0:	683a      	ldr	r2, [r7, #0]
 8013aa2:	4798      	blx	r3
 8013aa4:	6178      	str	r0, [r7, #20]
    return Status;
 8013aa6:	697b      	ldr	r3, [r7, #20]
}
 8013aa8:	4618      	mov	r0, r3
 8013aaa:	f107 0718 	add.w	r7, r7, #24
 8013aae:	46bd      	mov	sp, r7
 8013ab0:	bd80      	pop	{r7, pc}
 8013ab2:	bf00      	nop

08013ab4 <CCU8PWMLIB_SetPeriod>:
status_t CCU8PWMLIB_SetPeriod
(
  const CCU8PWMLIB_HandleType* HandlePtr,
  uint32_t PwmFreq
)
{
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	b084      	sub	sp, #16
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]
 8013abc:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013abe:	f04f 0300 	mov.w	r3, #0
 8013ac2:	60fb      	str	r3, [r7, #12]

    /* Update the period register after checking timer concatenation setting */
    HandlePtr->CC8yRegsPtr->PRS = PwmFreq & 0xffffU;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013ac8:	683b      	ldr	r3, [r7, #0]
 8013aca:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013ace:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013ad2:	6353      	str	r3, [r2, #52]	; 0x34
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	79db      	ldrb	r3, [r3, #7]
 8013ad8:	2b01      	cmp	r3, #1
 8013ada:	d10d      	bne.n	8013af8 <CCU8PWMLIB_SetPeriod+0x44>
    {
      HandlePtr->CC8yRegs1Ptr->PRS = ((PwmFreq & 0xffff0000U) >> 16UL);
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ae0:	683a      	ldr	r2, [r7, #0]
 8013ae2:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8013ae6:	635a      	str	r2, [r3, #52]	; 0x34
      HandlePtr->CC8yRegsPtr->PRS = (PwmFreq & 0xffffU);
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013aec:	683b      	ldr	r3, [r7, #0]
 8013aee:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013af2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013af6:	6353      	str	r3, [r2, #52]	; 0x34
    /*<<<DD_CCU8PWMLIB_API_6_2>>>*/

    /*<<<DD_CCU8PWMLIB_API_6_3>>*/

    /*Request for shadow transfer*/
    Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 8013af8:	6878      	ldr	r0, [r7, #4]
 8013afa:	f000 fa13 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 8013afe:	60f8      	str	r0, [r7, #12]
   

    return Status;
 8013b00:	68fb      	ldr	r3, [r7, #12]
}
 8013b02:	4618      	mov	r0, r3
 8013b04:	f107 0710 	add.w	r7, r7, #16
 8013b08:	46bd      	mov	sp, r7
 8013b0a:	bd80      	pop	{r7, pc}

08013b0c <CCU8PWMLIB_SetPwmFreqAndDutyCycle>:
  float PwmFreq,
  float DutyCycle,
  uint32_t Shift,
  uint8_t Sign
)
{
 8013b0c:	b590      	push	{r4, r7, lr}
 8013b0e:	b087      	sub	sp, #28
 8013b10:	af00      	add	r7, sp, #0
 8013b12:	60f8      	str	r0, [r7, #12]
 8013b14:	60b9      	str	r1, [r7, #8]
 8013b16:	607a      	str	r2, [r7, #4]
 8013b18:	603b      	str	r3, [r7, #0]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 8013b1a:	f04f 0301 	mov.w	r3, #1
 8013b1e:	617b      	str	r3, [r7, #20]
  uint32_t PwmTime = 0UL;
 8013b20:	f04f 0300 	mov.w	r3, #0
 8013b24:	613b      	str	r3, [r7, #16]
  {
/* Find the time required for given frequency and then the period register value
 * depending upon edge-aligned or center-aligned
 */

    PwmTime = (uint32_t)((1000000000) / (HandlePtr->kResolution * PwmFreq));
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	ed93 7a06 	vldr	s14, [r3, #24]
 8013b2c:	edd7 7a02 	vldr	s15, [r7, #8]
 8013b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013b34:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8013bdc <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0xd0>
 8013b38:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8013b3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013b40:	edc7 7a04 	vstr	s15, [r7, #16]

    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 8013b44:	68fb      	ldr	r3, [r7, #12]
 8013b46:	79db      	ldrb	r3, [r3, #7]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d12e      	bne.n	8013baa <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0x9e>
    {
      if(HandlePtr->CountingMode == CCU8PWMLIB_EDGE_ALIGNED)
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	d10f      	bne.n	8013b76 <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0x6a>
      {
    	  if(PwmTime > CCU8PWMLIB_MAX_VALUE)
 8013b56:	693a      	ldr	r2, [r7, #16]
 8013b58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013b5c:	429a      	cmp	r2, r3
 8013b5e:	d903      	bls.n	8013b68 <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0x5c>
    		  Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 8013b60:	f04f 0302 	mov.w	r3, #2
 8013b64:	617b      	str	r3, [r7, #20]
 8013b66:	e020      	b.n	8013baa <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0x9e>
    	  else
    	      HandlePtr->CC8yRegsPtr->PRS = PwmTime - 1U;
 8013b68:	68fb      	ldr	r3, [r7, #12]
 8013b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013b6c:	693a      	ldr	r2, [r7, #16]
 8013b6e:	f102 32ff 	add.w	r2, r2, #4294967295
 8013b72:	635a      	str	r2, [r3, #52]	; 0x34
 8013b74:	e019      	b.n	8013baa <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0x9e>
      } /* End of "if(HandlePtr->CountingMode == CCU8PWMLIB_EDGE_ALIGNED)" */
      else if(HandlePtr->CountingMode == CCU8PWMLIB_CENTER_ALIGNED)
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8013b7c:	2b01      	cmp	r3, #1
 8013b7e:	d114      	bne.n	8013baa <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0x9e>
      {
    	  if(((PwmTime - 1U) >> 1U) > CCU8PWMLIB_MAX_VALUE)
 8013b80:	693b      	ldr	r3, [r7, #16]
 8013b82:	f103 33ff 	add.w	r3, r3, #4294967295
 8013b86:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8013b8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013b8e:	429a      	cmp	r2, r3
 8013b90:	d903      	bls.n	8013b9a <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0x8e>
    	      Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 8013b92:	f04f 0302 	mov.w	r3, #2
 8013b96:	617b      	str	r3, [r7, #20]
 8013b98:	e007      	b.n	8013baa <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0x9e>
    	  else
    		  HandlePtr->CC8yRegsPtr->PRS = (PwmTime - 1U) >> 1U;
 8013b9a:	68fb      	ldr	r3, [r7, #12]
 8013b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013b9e:	693a      	ldr	r2, [r7, #16]
 8013ba0:	f102 32ff 	add.w	r2, r2, #4294967295
 8013ba4:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8013ba8:	635a      	str	r2, [r3, #52]	; 0x34
      }/* End of "else if(HandlePtr->CountingMode == CCU8PWMLIB_CENTER_ALIGNED)" */
      else
      {}  
    } /* End of "if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)" */

    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	79db      	ldrb	r3, [r3, #7]
 8013bae:	2b01      	cmp	r3, #1
 8013bb0:	d104      	bne.n	8013bbc <CCU8PWMLIB_SetPwmFreqAndDutyCycle+0xb0>
    {
      Status = CCU8PWMLIB_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 8013bb2:	68f8      	ldr	r0, [r7, #12]
 8013bb4:	6939      	ldr	r1, [r7, #16]
 8013bb6:	f000 f879 	bl	8013cac <CCU8PWMLIB_lSetPwmFreqTimerConcat>
 8013bba:	6178      	str	r0, [r7, #20]
    }
  } while (0);

  /* Call the function as per configured mode and request shadow transfer*/
  Status = HandlePtr->SetDutyFuncPtr((void*)HandlePtr, DutyCycle, Shift, Sign);
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 8013bc0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013bc4:	68f8      	ldr	r0, [r7, #12]
 8013bc6:	6879      	ldr	r1, [r7, #4]
 8013bc8:	683a      	ldr	r2, [r7, #0]
 8013bca:	47a0      	blx	r4
 8013bcc:	6178      	str	r0, [r7, #20]
  return Status;
 8013bce:	697b      	ldr	r3, [r7, #20]
}
 8013bd0:	4618      	mov	r0, r3
 8013bd2:	f107 071c 	add.w	r7, r7, #28
 8013bd6:	46bd      	mov	sp, r7
 8013bd8:	bd90      	pop	{r4, r7, pc}
 8013bda:	bf00      	nop
 8013bdc:	4e6e6b28 	.word	0x4e6e6b28

08013be0 <CCU8PWMLIB_SetPwmFreq>:
status_t CCU8PWMLIB_SetPwmFreq
(
  const CCU8PWMLIB_HandleType* HandlePtr,
  float PwmFreq
)
{
 8013be0:	b580      	push	{r7, lr}
 8013be2:	b084      	sub	sp, #16
 8013be4:	af00      	add	r7, sp, #0
 8013be6:	6078      	str	r0, [r7, #4]
 8013be8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 8013bea:	f04f 0301 	mov.w	r3, #1
 8013bee:	60fb      	str	r3, [r7, #12]
  uint32_t PwmTime = 0UL;
 8013bf0:	f04f 0300 	mov.w	r3, #0
 8013bf4:	60bb      	str	r3, [r7, #8]
  {
/* Find the time required for given frequency and then the period register value
 * depending upon edge-aligned or center-aligned
 */

    PwmTime = (uint32_t)((1000000000) / (HandlePtr->kResolution * PwmFreq));
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	ed93 7a06 	vldr	s14, [r3, #24]
 8013bfc:	edd7 7a00 	vldr	s15, [r7]
 8013c00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013c04:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8013ca8 <CCU8PWMLIB_SetPwmFreq+0xc8>
 8013c08:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8013c0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013c10:	edc7 7a02 	vstr	s15, [r7, #8]

    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	79db      	ldrb	r3, [r3, #7]
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d132      	bne.n	8013c82 <CCU8PWMLIB_SetPwmFreq+0xa2>
	{
	  if(HandlePtr->CountingMode == CCU8PWMLIB_EDGE_ALIGNED)
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d10f      	bne.n	8013c46 <CCU8PWMLIB_SetPwmFreq+0x66>
	  {
		  if(PwmTime > CCU8PWMLIB_MAX_VALUE)
 8013c26:	68ba      	ldr	r2, [r7, #8]
 8013c28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013c2c:	429a      	cmp	r2, r3
 8013c2e:	d903      	bls.n	8013c38 <CCU8PWMLIB_SetPwmFreq+0x58>
			  Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 8013c30:	f04f 0302 	mov.w	r3, #2
 8013c34:	60fb      	str	r3, [r7, #12]
 8013c36:	e020      	b.n	8013c7a <CCU8PWMLIB_SetPwmFreq+0x9a>
		  else
			  HandlePtr->CC8yRegsPtr->PRS = PwmTime - 1U;
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c3c:	68ba      	ldr	r2, [r7, #8]
 8013c3e:	f102 32ff 	add.w	r2, r2, #4294967295
 8013c42:	635a      	str	r2, [r3, #52]	; 0x34
 8013c44:	e019      	b.n	8013c7a <CCU8PWMLIB_SetPwmFreq+0x9a>
	  } /* End of "if(HandlePtr->CountingMode == CCU8PWMLIB_EDGE_ALIGNED)" */
	  else if(HandlePtr->CountingMode == CCU8PWMLIB_CENTER_ALIGNED)
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8013c4c:	2b01      	cmp	r3, #1
 8013c4e:	d114      	bne.n	8013c7a <CCU8PWMLIB_SetPwmFreq+0x9a>
	  {
		  if(((PwmTime - 1U) >> 1U) > CCU8PWMLIB_MAX_VALUE)
 8013c50:	68bb      	ldr	r3, [r7, #8]
 8013c52:	f103 33ff 	add.w	r3, r3, #4294967295
 8013c56:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8013c5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013c5e:	429a      	cmp	r2, r3
 8013c60:	d903      	bls.n	8013c6a <CCU8PWMLIB_SetPwmFreq+0x8a>
			 Status = (uint32_t)CCU8PWMLIB_INVALID_PARAM_ERROR;
 8013c62:	f04f 0302 	mov.w	r3, #2
 8013c66:	60fb      	str	r3, [r7, #12]
 8013c68:	e007      	b.n	8013c7a <CCU8PWMLIB_SetPwmFreq+0x9a>
		  else
			 HandlePtr->CC8yRegsPtr->PRS = (PwmTime - 1U) >> 1U;
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c6e:	68ba      	ldr	r2, [r7, #8]
 8013c70:	f102 32ff 	add.w	r2, r2, #4294967295
 8013c74:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8013c78:	635a      	str	r2, [r3, #52]	; 0x34
	  }/* End of "else if(HandlePtr->CountingMode == CCU8PWMLIB_CENTER_ALIGNED)" */
	  else
	  {    	  
	  }
   /*Request for shadow transfer*/
  Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 8013c7a:	6878      	ldr	r0, [r7, #4]
 8013c7c:	f000 f952 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 8013c80:	60f8      	str	r0, [r7, #12]
    } /* End of "if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)" */

    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	79db      	ldrb	r3, [r3, #7]
 8013c86:	2b01      	cmp	r3, #1
 8013c88:	d108      	bne.n	8013c9c <CCU8PWMLIB_SetPwmFreq+0xbc>
    {
      Status = CCU8PWMLIB_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 8013c8a:	6878      	ldr	r0, [r7, #4]
 8013c8c:	68b9      	ldr	r1, [r7, #8]
 8013c8e:	f000 f80d 	bl	8013cac <CCU8PWMLIB_lSetPwmFreqTimerConcat>
 8013c92:	60f8      	str	r0, [r7, #12]
      /*Request for shadow transfer*/
      Status = CCU8PWMLIB_SWRequestShadowTransfer(HandlePtr);
 8013c94:	6878      	ldr	r0, [r7, #4]
 8013c96:	f000 f945 	bl	8013f24 <CCU8PWMLIB_SWRequestShadowTransfer>
 8013c9a:	60f8      	str	r0, [r7, #12]
    }
  } while (0);


  return Status;
 8013c9c:	68fb      	ldr	r3, [r7, #12]
}
 8013c9e:	4618      	mov	r0, r3
 8013ca0:	f107 0710 	add.w	r7, r7, #16
 8013ca4:	46bd      	mov	sp, r7
 8013ca6:	bd80      	pop	{r7, pc}
 8013ca8:	4e6e6b28 	.word	0x4e6e6b28

08013cac <CCU8PWMLIB_lSetPwmFreqTimerConcat>:
status_t CCU8PWMLIB_lSetPwmFreqTimerConcat
(
    const CCU8PWMLIB_HandleType* HandlePtr,
    uint32_t PwmTime
)
{
 8013cac:	b480      	push	{r7}
 8013cae:	b089      	sub	sp, #36	; 0x24
 8013cb0:	af00      	add	r7, sp, #0
 8013cb2:	6078      	str	r0, [r7, #4]
 8013cb4:	6039      	str	r1, [r7, #0]
  uint32_t PeriodVal = PwmTime;
 8013cb6:	683b      	ldr	r3, [r7, #0]
 8013cb8:	61fb      	str	r3, [r7, #28]
  uint32_t MsbPeriodVal, LsbPeriodVal;
  uint8_t Count = 0U;
 8013cba:	f04f 0300 	mov.w	r3, #0
 8013cbe:	74fb      	strb	r3, [r7, #19]
  status_t Status = (uint32_t)CCU8PWMLIB_OPER_NOT_ALLOWED_ERROR;
 8013cc0:	f04f 0301 	mov.w	r3, #1
 8013cc4:	60fb      	str	r3, [r7, #12]
 * In case of timer concatenation, period value of two slices needs to be found out.
 * Total Period = ((PR1 + 1) * PR2) + 1
 * PR1 is found out by dividing given period time by 2 till the value is less than
 * 65535. Quotient is the period register value of the second slice.
 */
  if(PwmTime > CCU8PWMLIB_MAX_VALUE)
 8013cc6:	683a      	ldr	r2, [r7, #0]
 8013cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013ccc:	429a      	cmp	r2, r3
 8013cce:	d917      	bls.n	8013d00 <CCU8PWMLIB_lSetPwmFreqTimerConcat+0x54>
  {
    do
    {
      PeriodVal = PeriodVal >> 1U;
 8013cd0:	69fb      	ldr	r3, [r7, #28]
 8013cd2:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8013cd6:	61fb      	str	r3, [r7, #28]
      Count++;
 8013cd8:	7cfb      	ldrb	r3, [r7, #19]
 8013cda:	f103 0301 	add.w	r3, r3, #1
 8013cde:	74fb      	strb	r3, [r7, #19]
    }while(PeriodVal >= CCU8PWMLIB_MAX_VALUE);
 8013ce0:	69fa      	ldr	r2, [r7, #28]
 8013ce2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8013ce6:	429a      	cmp	r2, r3
 8013ce8:	d8f2      	bhi.n	8013cd0 <CCU8PWMLIB_lSetPwmFreqTimerConcat+0x24>
    MsbPeriodVal = ((uint32_t)1 << Count) -1U;
 8013cea:	7cfb      	ldrb	r3, [r7, #19]
 8013cec:	f04f 0201 	mov.w	r2, #1
 8013cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8013cf4:	f103 33ff 	add.w	r3, r3, #4294967295
 8013cf8:	61bb      	str	r3, [r7, #24]
    LsbPeriodVal = PeriodVal;
 8013cfa:	69fb      	ldr	r3, [r7, #28]
 8013cfc:	617b      	str	r3, [r7, #20]
 8013cfe:	e004      	b.n	8013d0a <CCU8PWMLIB_lSetPwmFreqTimerConcat+0x5e>
  }
  else
  {
    LsbPeriodVal = PwmTime;
 8013d00:	683b      	ldr	r3, [r7, #0]
 8013d02:	617b      	str	r3, [r7, #20]
    MsbPeriodVal = 0U;
 8013d04:	f04f 0300 	mov.w	r3, #0
 8013d08:	61bb      	str	r3, [r7, #24]
  }
  /*<<<DD_CCU8PWMLIB_API_16_4>>>*/
  HandlePtr->CC8yRegsPtr->PRS = LsbPeriodVal & 0xffffU;
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013d0e:	697b      	ldr	r3, [r7, #20]
 8013d10:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013d14:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013d18:	6353      	str	r3, [r2, #52]	; 0x34
  HandlePtr->CC8yRegs1Ptr->PRS = MsbPeriodVal & 0xffffU;
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013d1e:	69bb      	ldr	r3, [r7, #24]
 8013d20:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013d24:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013d28:	6353      	str	r3, [r2, #52]	; 0x34
  /*<<<DD_CCU8PWMLIB_API_16_5>>>*/
  return (Status);
 8013d2a:	68fb      	ldr	r3, [r7, #12]
}
 8013d2c:	4618      	mov	r0, r3
 8013d2e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8013d32:	46bd      	mov	sp, r7
 8013d34:	bc80      	pop	{r7}
 8013d36:	4770      	bx	lr

08013d38 <CCU8PWMLIB_SetTimerVal>:
status_t CCU8PWMLIB_SetTimerVal
(
  const CCU8PWMLIB_HandleType* HandlePtr,
  uint32_t TimerVal
)
{
 8013d38:	b480      	push	{r7}
 8013d3a:	b085      	sub	sp, #20
 8013d3c:	af00      	add	r7, sp, #0
 8013d3e:	6078      	str	r0, [r7, #4]
 8013d40:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013d42:	f04f 0300 	mov.w	r3, #0
 8013d46:	60fb      	str	r3, [r7, #12]
    HandlePtr->CC8yRegsPtr->TIMER = TimerVal & 0xffffU;
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013d4c:	683b      	ldr	r3, [r7, #0]
 8013d4e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013d52:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013d56:	6713      	str	r3, [r2, #112]	; 0x70
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013d58:	687b      	ldr	r3, [r7, #4]
 8013d5a:	79db      	ldrb	r3, [r3, #7]
 8013d5c:	2b01      	cmp	r3, #1
 8013d5e:	d105      	bne.n	8013d6c <CCU8PWMLIB_SetTimerVal+0x34>
    {
      HandlePtr->CC8yRegs1Ptr->TIMER= ((TimerVal & 0xffff0000U) >> 16UL);
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d64:	683a      	ldr	r2, [r7, #0]
 8013d66:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8013d6a:	671a      	str	r2, [r3, #112]	; 0x70
    }
    return Status;
 8013d6c:	68fb      	ldr	r3, [r7, #12]
}
 8013d6e:	4618      	mov	r0, r3
 8013d70:	f107 0714 	add.w	r7, r7, #20
 8013d74:	46bd      	mov	sp, r7
 8013d76:	bc80      	pop	{r7}
 8013d78:	4770      	bx	lr
 8013d7a:	bf00      	nop

08013d7c <CCU8PWMLIB_GetTimerStatus>:
status_t CCU8PWMLIB_GetTimerStatus
(
 const CCU8PWMLIB_HandleType* HandlePtr,
 uint32_t* TimerStatusPtr
)
{
 8013d7c:	b480      	push	{r7}
 8013d7e:	b085      	sub	sp, #20
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	6078      	str	r0, [r7, #4]
 8013d84:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013d86:	f04f 0300 	mov.w	r3, #0
 8013d8a:	60fb      	str	r3, [r7, #12]
  uint32_t SecondTimerStatus = 0U;
 8013d8c:	f04f 0300 	mov.w	r3, #0
 8013d90:	60bb      	str	r3, [r7, #8]

/* In case of timer concatenation, both the timer status is read */
  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	79db      	ldrb	r3, [r3, #7]
 8013d96:	2b01      	cmp	r3, #1
 8013d98:	d10f      	bne.n	8013dba <CCU8PWMLIB_GetTimerStatus+0x3e>
  {
    SecondTimerStatus = (uint32_t)(RD_REG(HandlePtr->CC8yRegs1Ptr->TCST,
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d9e:	689b      	ldr	r3, [r3, #8]
 8013da0:	f003 0301 	and.w	r3, r3, #1
 8013da4:	60bb      	str	r3, [r7, #8]
                   CCU8_CC8_TCST_TRB_Msk, CCU8_CC8_TCST_TRB_Pos));
    *TimerStatusPtr = (uint32_t)((RD_REG(HandlePtr->CC8yRegsPtr->TCST,
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013daa:	689a      	ldr	r2, [r3, #8]
 8013dac:	68bb      	ldr	r3, [r7, #8]
 8013dae:	4013      	ands	r3, r2
 8013db0:	f003 0201 	and.w	r2, r3, #1
 8013db4:	683b      	ldr	r3, [r7, #0]
 8013db6:	601a      	str	r2, [r3, #0]
 8013db8:	e006      	b.n	8013dc8 <CCU8PWMLIB_GetTimerStatus+0x4c>
                 SecondTimerStatus
                 );
  }
  else
  {
    *TimerStatusPtr = (uint32_t) RD_REG(HandlePtr->CC8yRegsPtr->TCST,
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013dbe:	689b      	ldr	r3, [r3, #8]
 8013dc0:	f003 0201 	and.w	r2, r3, #1
 8013dc4:	683b      	ldr	r3, [r7, #0]
 8013dc6:	601a      	str	r2, [r3, #0]
                         CCU8_CC8_TCST_TRB_Msk, CCU8_CC8_TCST_TRB_Pos);
  }
  return Status;
 8013dc8:	68fb      	ldr	r3, [r7, #12]
}
 8013dca:	4618      	mov	r0, r3
 8013dcc:	f107 0714 	add.w	r7, r7, #20
 8013dd0:	46bd      	mov	sp, r7
 8013dd2:	bc80      	pop	{r7}
 8013dd4:	4770      	bx	lr
 8013dd6:	bf00      	nop

08013dd8 <CCU8PWMLIB_GetTimerRegsVal>:
status_t CCU8PWMLIB_GetTimerRegsVal
(
  const CCU8PWMLIB_HandleType* HandlePtr,
  CCU8PWMLIB_TimerRegsType* TimerRegsPtr
)
{
 8013dd8:	b480      	push	{r7}
 8013dda:	b085      	sub	sp, #20
 8013ddc:	af00      	add	r7, sp, #0
 8013dde:	6078      	str	r0, [r7, #4]
 8013de0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013de2:	f04f 0300 	mov.w	r3, #0
 8013de6:	60fb      	str	r3, [r7, #12]
  uint32_t ScndSlTMRVal = 0UL;
 8013de8:	f04f 0300 	mov.w	r3, #0
 8013dec:	60bb      	str	r3, [r7, #8]

/*<<<DD_CCU8PWMLIB_API_9_3>>>*/
  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	79db      	ldrb	r3, [r3, #7]
 8013df2:	2b01      	cmp	r3, #1
 8013df4:	d14e      	bne.n	8013e94 <CCU8PWMLIB_GetTimerRegsVal+0xbc>
  {
    TimerRegsPtr->CompReg1 = (uint32_t)(HandlePtr->CC8yRegs1Ptr->CR1S);
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013dfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8013dfc:	683b      	ldr	r3, [r7, #0]
 8013dfe:	601a      	str	r2, [r3, #0]
    TimerRegsPtr->CompReg1 *=(uint32_t)(HandlePtr->CC8yRegsPtr->PRS);
 8013e00:	683b      	ldr	r3, [r7, #0]
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	687a      	ldr	r2, [r7, #4]
 8013e06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013e08:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013e0a:	fb02 f203 	mul.w	r2, r2, r3
 8013e0e:	683b      	ldr	r3, [r7, #0]
 8013e10:	601a      	str	r2, [r3, #0]
    TimerRegsPtr->CompReg1 += (uint32_t)(HandlePtr->CC8yRegsPtr->CR1S);                      
 8013e12:	683b      	ldr	r3, [r7, #0]
 8013e14:	681a      	ldr	r2, [r3, #0]
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013e1c:	18d2      	adds	r2, r2, r3
 8013e1e:	683b      	ldr	r3, [r7, #0]
 8013e20:	601a      	str	r2, [r3, #0]
    TimerRegsPtr->CompReg2 = (uint32_t)(HandlePtr->CC8yRegs1Ptr->CR2S);
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013e28:	683b      	ldr	r3, [r7, #0]
 8013e2a:	605a      	str	r2, [r3, #4]
    TimerRegsPtr->CompReg2 *= (uint32_t)(HandlePtr->CC8yRegsPtr->PRS);
 8013e2c:	683b      	ldr	r3, [r7, #0]
 8013e2e:	685b      	ldr	r3, [r3, #4]
 8013e30:	687a      	ldr	r2, [r7, #4]
 8013e32:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013e34:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013e36:	fb02 f203 	mul.w	r2, r2, r3
 8013e3a:	683b      	ldr	r3, [r7, #0]
 8013e3c:	605a      	str	r2, [r3, #4]
    TimerRegsPtr->CompReg2 += (uint32_t)(HandlePtr->CC8yRegsPtr->CR2S);
 8013e3e:	683b      	ldr	r3, [r7, #0]
 8013e40:	685a      	ldr	r2, [r3, #4]
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013e48:	18d2      	adds	r2, r2, r3
 8013e4a:	683b      	ldr	r3, [r7, #0]
 8013e4c:	605a      	str	r2, [r3, #4]
    TimerRegsPtr->PeriodReg = (uint32_t)((HandlePtr->CC8yRegs1Ptr->PRS)<<16UL);
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e54:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8013e58:	683b      	ldr	r3, [r7, #0]
 8013e5a:	609a      	str	r2, [r3, #8]
    TimerRegsPtr->PeriodReg |= (HandlePtr->CC8yRegsPtr->PRS);
 8013e5c:	683b      	ldr	r3, [r7, #0]
 8013e5e:	689a      	ldr	r2, [r3, #8]
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e66:	431a      	orrs	r2, r3
 8013e68:	683b      	ldr	r3, [r7, #0]
 8013e6a:	609a      	str	r2, [r3, #8]
    ScndSlTMRVal = (HandlePtr->CC8yRegs1Ptr->TIMER,
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013e72:	f04f 0300 	mov.w	r3, #0
 8013e76:	60bb      	str	r3, [r7, #8]
        CCU8_CC8_TIMER_TVAL_Msk, CCU8_CC8_TIMER_TVAL_Pos);
    TimerRegsPtr->TimerReg = (uint32_t)((ScndSlTMRVal << 16UL) |
 8013e78:	68bb      	ldr	r3, [r7, #8]
 8013e7a:	ea4f 4203 	mov.w	r2, r3, lsl #16
        (RD_REG(HandlePtr->CC8yRegsPtr->TIMER,
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013e84:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013e88:	ea4f 4313 	mov.w	r3, r3, lsr #16
    TimerRegsPtr->CompReg2 += (uint32_t)(HandlePtr->CC8yRegsPtr->CR2S);
    TimerRegsPtr->PeriodReg = (uint32_t)((HandlePtr->CC8yRegs1Ptr->PRS)<<16UL);
    TimerRegsPtr->PeriodReg |= (HandlePtr->CC8yRegsPtr->PRS);
    ScndSlTMRVal = (HandlePtr->CC8yRegs1Ptr->TIMER,
        CCU8_CC8_TIMER_TVAL_Msk, CCU8_CC8_TIMER_TVAL_Pos);
    TimerRegsPtr->TimerReg = (uint32_t)((ScndSlTMRVal << 16UL) |
 8013e8c:	431a      	orrs	r2, r3
 8013e8e:	683b      	ldr	r3, [r7, #0]
 8013e90:	60da      	str	r2, [r3, #12]
 8013e92:	e017      	b.n	8013ec4 <CCU8PWMLIB_GetTimerRegsVal+0xec>
         CCU8_CC8_TIMER_TVAL_Msk, CCU8_CC8_TIMER_TVAL_Pos)));
  }
/*<<<DD_CCU8PWMLIB_API_9_2>>>*/
  else
  {
    TimerRegsPtr->CompReg1 = HandlePtr->CC8yRegsPtr->CR1S;
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8013e9a:	683b      	ldr	r3, [r7, #0]
 8013e9c:	601a      	str	r2, [r3, #0]
    TimerRegsPtr->CompReg2 = HandlePtr->CC8yRegsPtr->CR2S;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013ea2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013ea4:	683b      	ldr	r3, [r7, #0]
 8013ea6:	605a      	str	r2, [r3, #4]
    TimerRegsPtr->PeriodReg = HandlePtr->CC8yRegsPtr->PRS;
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013eac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013eae:	683b      	ldr	r3, [r7, #0]
 8013eb0:	609a      	str	r2, [r3, #8]
    TimerRegsPtr->TimerReg = (uint32_t)RD_REG(HandlePtr->CC8yRegsPtr->TIMER,
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013eb8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013ebc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013ec0:	683a      	ldr	r2, [r7, #0]
 8013ec2:	60d3      	str	r3, [r2, #12]
                           CCU8_CC8_TIMER_TVAL_Msk, CCU8_CC8_TIMER_TVAL_Pos);
  }

  return Status;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
}
 8013ec6:	4618      	mov	r0, r3
 8013ec8:	f107 0714 	add.w	r7, r7, #20
 8013ecc:	46bd      	mov	sp, r7
 8013ece:	bc80      	pop	{r7}
 8013ed0:	4770      	bx	lr
 8013ed2:	bf00      	nop

08013ed4 <CCU8PWMLIB_GetPeriodReg>:
status_t CCU8PWMLIB_GetPeriodReg
(
  const CCU8PWMLIB_HandleType* HandlePtr,
  uint32_t* PeriodRegPtr
)
{
 8013ed4:	b480      	push	{r7}
 8013ed6:	b085      	sub	sp, #20
 8013ed8:	af00      	add	r7, sp, #0
 8013eda:	6078      	str	r0, [r7, #4]
 8013edc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013ede:	f04f 0300 	mov.w	r3, #0
 8013ee2:	60fb      	str	r3, [r7, #12]
  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	79db      	ldrb	r3, [r3, #7]
 8013ee8:	2b01      	cmp	r3, #1
 8013eea:	d10f      	bne.n	8013f0c <CCU8PWMLIB_GetPeriodReg+0x38>
  {
    *PeriodRegPtr = ((HandlePtr->CC8yRegs1Ptr->PRS)<< 16UL);
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013ef2:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8013ef6:	683b      	ldr	r3, [r7, #0]
 8013ef8:	601a      	str	r2, [r3, #0]
    *PeriodRegPtr |= (HandlePtr->CC8yRegsPtr->PRS);
 8013efa:	683b      	ldr	r3, [r7, #0]
 8013efc:	681a      	ldr	r2, [r3, #0]
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013f04:	431a      	orrs	r2, r3
 8013f06:	683b      	ldr	r3, [r7, #0]
 8013f08:	601a      	str	r2, [r3, #0]
 8013f0a:	e004      	b.n	8013f16 <CCU8PWMLIB_GetPeriodReg+0x42>
  }
  else
  {
    *PeriodRegPtr = HandlePtr->CC8yRegsPtr->PRS;
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013f10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013f12:	683b      	ldr	r3, [r7, #0]
 8013f14:	601a      	str	r2, [r3, #0]
  }
  return Status;
 8013f16:	68fb      	ldr	r3, [r7, #12]
}
 8013f18:	4618      	mov	r0, r3
 8013f1a:	f107 0714 	add.w	r7, r7, #20
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	bc80      	pop	{r7}
 8013f22:	4770      	bx	lr

08013f24 <CCU8PWMLIB_SWRequestShadowTransfer>:
 */
status_t CCU8PWMLIB_SWRequestShadowTransfer
(
 const CCU8PWMLIB_HandleType* HandlePtr
)
{
 8013f24:	b480      	push	{r7}
 8013f26:	b085      	sub	sp, #20
 8013f28:	af00      	add	r7, sp, #0
 8013f2a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013f2c:	f04f 0300 	mov.w	r3, #0
 8013f30:	60fb      	str	r3, [r7, #12]
/*Request shadow transfer for the First Slice*/
  if(HandlePtr->ShadowTransfer == (uint32_t)SET)
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	7bdb      	ldrb	r3, [r3, #15]
 8013f36:	2b01      	cmp	r3, #1
 8013f38:	d108      	bne.n	8013f4c <CCU8PWMLIB_SWRequestShadowTransfer+0x28>
  {
    HandlePtr->CC8yKernRegsPtr->GCSS |= HandlePtr->ShadowTransferMask;
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013f3e:	687a      	ldr	r2, [r7, #4]
 8013f40:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8013f42:	6911      	ldr	r1, [r2, #16]
 8013f44:	687a      	ldr	r2, [r7, #4]
 8013f46:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8013f48:	430a      	orrs	r2, r1
 8013f4a:	611a      	str	r2, [r3, #16]
  }

  return Status;
 8013f4c:	68fb      	ldr	r3, [r7, #12]
}
 8013f4e:	4618      	mov	r0, r3
 8013f50:	f107 0714 	add.w	r7, r7, #20
 8013f54:	46bd      	mov	sp, r7
 8013f56:	bc80      	pop	{r7}
 8013f58:	4770      	bx	lr
 8013f5a:	bf00      	nop

08013f5c <CCU8PWMLIB_ResetTrapFlag>:
/*<<<DD_CCU8PWMLIB_API_13>>>*/
/**
 * This function resets the trap flag if SW exit from trap state is configured
 */
status_t CCU8PWMLIB_ResetTrapFlag(const CCU8PWMLIB_HandleType* HandlePtr)
{
 8013f5c:	b480      	push	{r7}
 8013f5e:	b085      	sub	sp, #20
 8013f60:	af00      	add	r7, sp, #0
 8013f62:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013f64:	f04f 0300 	mov.w	r3, #0
 8013f68:	60fb      	str	r3, [r7, #12]
  /* Clear the Trap interrupt is SW exit control is used */
  if (HandlePtr->kTrapExitControl == (uint8_t)SET)
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	7adb      	ldrb	r3, [r3, #11]
 8013f6e:	2b01      	cmp	r3, #1
 8013f70:	d117      	bne.n	8013fa2 <CCU8PWMLIB_ResetTrapFlag+0x46>
  {
    SET_BIT(HandlePtr->CC8yRegsPtr->SWR, CCU8PWMLIB_EVENT2_INTERRUPT);
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013f76:	687a      	ldr	r2, [r7, #4]
 8013f78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013f7a:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8013f7e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8013f82:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	79db      	ldrb	r3, [r3, #7]
 8013f8a:	2b01      	cmp	r3, #1
 8013f8c:	d109      	bne.n	8013fa2 <CCU8PWMLIB_ResetTrapFlag+0x46>
    {
      SET_BIT(HandlePtr->CC8yRegs1Ptr->SWR, CCU8PWMLIB_EVENT2_INTERRUPT);
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013f92:	687a      	ldr	r2, [r7, #4]
 8013f94:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8013f96:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8013f9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8013f9e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
  }
  /* Clear the trap flag */
  SET_BIT(HandlePtr->CC8yRegsPtr->SWR, CCU8PWMLIB_TRAP_FLAG_CLEAR);
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013fa6:	687a      	ldr	r2, [r7, #4]
 8013fa8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013faa:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8013fae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013fb2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	79db      	ldrb	r3, [r3, #7]
 8013fba:	2b01      	cmp	r3, #1
 8013fbc:	d109      	bne.n	8013fd2 <CCU8PWMLIB_ResetTrapFlag+0x76>
  {
    SET_BIT(HandlePtr->CC8yRegs1Ptr->SWR, CCU8PWMLIB_TRAP_FLAG_CLEAR);
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013fc2:	687a      	ldr	r2, [r7, #4]
 8013fc4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8013fc6:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8013fca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013fce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }
  return Status;
 8013fd2:	68fb      	ldr	r3, [r7, #12]
}
 8013fd4:	4618      	mov	r0, r3
 8013fd6:	f107 0714 	add.w	r7, r7, #20
 8013fda:	46bd      	mov	sp, r7
 8013fdc:	bc80      	pop	{r7}
 8013fde:	4770      	bx	lr

08013fe0 <CCU8PWMLIB_EnableEvent>:
status_t CCU8PWMLIB_EnableEvent
(
     const CCU8PWMLIB_HandleType * HandlePtr,
     const CCU8PWMLIB_EventNameType Event
)
 {
 8013fe0:	b480      	push	{r7}
 8013fe2:	b085      	sub	sp, #20
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	6078      	str	r0, [r7, #4]
 8013fe8:	460b      	mov	r3, r1
 8013fea:	70fb      	strb	r3, [r7, #3]
   status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8013fec:	f04f 0300 	mov.w	r3, #0
 8013ff0:	60fb      	str	r3, [r7, #12]
   if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	79db      	ldrb	r3, [r3, #7]
 8013ff6:	2b01      	cmp	r3, #1
 8013ff8:	d10e      	bne.n	8014018 <CCU8PWMLIB_EnableEvent+0x38>
   {
     SET_BIT(HandlePtr->CC8yRegs1Ptr->INTE, (uint8_t)Event);
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ffe:	687a      	ldr	r2, [r7, #4]
 8014000:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8014002:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8014006:	78fa      	ldrb	r2, [r7, #3]
 8014008:	f04f 0001 	mov.w	r0, #1
 801400c:	fa00 f202 	lsl.w	r2, r0, r2
 8014010:	430a      	orrs	r2, r1
 8014012:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8014016:	e00d      	b.n	8014034 <CCU8PWMLIB_EnableEvent+0x54>
   }
   else
   {
     SET_BIT(HandlePtr->CC8yRegsPtr->INTE,(uint8_t) Event);
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801401c:	687a      	ldr	r2, [r7, #4]
 801401e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8014020:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8014024:	78fa      	ldrb	r2, [r7, #3]
 8014026:	f04f 0001 	mov.w	r0, #1
 801402a:	fa00 f202 	lsl.w	r2, r0, r2
 801402e:	430a      	orrs	r2, r1
 8014030:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
   }
   return (Status);
 8014034:	68fb      	ldr	r3, [r7, #12]
 }
 8014036:	4618      	mov	r0, r3
 8014038:	f107 0714 	add.w	r7, r7, #20
 801403c:	46bd      	mov	sp, r7
 801403e:	bc80      	pop	{r7}
 8014040:	4770      	bx	lr
 8014042:	bf00      	nop

08014044 <CCU8PWMLIB_DisableEvent>:
status_t CCU8PWMLIB_DisableEvent
(
    const CCU8PWMLIB_HandleType * HandlePtr,
    const CCU8PWMLIB_EventNameType Event
)
{
 8014044:	b480      	push	{r7}
 8014046:	b085      	sub	sp, #20
 8014048:	af00      	add	r7, sp, #0
 801404a:	6078      	str	r0, [r7, #4]
 801404c:	460b      	mov	r3, r1
 801404e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8014050:	f04f 0300 	mov.w	r3, #0
 8014054:	60fb      	str	r3, [r7, #12]
  if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	79db      	ldrb	r3, [r3, #7]
 801405a:	2b01      	cmp	r3, #1
 801405c:	d110      	bne.n	8014080 <CCU8PWMLIB_DisableEvent+0x3c>
  {
    CLR_BIT(HandlePtr->CC8yRegs1Ptr->INTE,(uint8_t) Event);
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014062:	687a      	ldr	r2, [r7, #4]
 8014064:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8014066:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801406a:	78fa      	ldrb	r2, [r7, #3]
 801406c:	f04f 0001 	mov.w	r0, #1
 8014070:	fa00 f202 	lsl.w	r2, r0, r2
 8014074:	ea6f 0202 	mvn.w	r2, r2
 8014078:	400a      	ands	r2, r1
 801407a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801407e:	e00f      	b.n	80140a0 <CCU8PWMLIB_DisableEvent+0x5c>
  }
  else
  {
    CLR_BIT(HandlePtr->CC8yRegsPtr->INTE,(uint8_t) Event);
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014084:	687a      	ldr	r2, [r7, #4]
 8014086:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8014088:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801408c:	78fa      	ldrb	r2, [r7, #3]
 801408e:	f04f 0001 	mov.w	r0, #1
 8014092:	fa00 f202 	lsl.w	r2, r0, r2
 8014096:	ea6f 0202 	mvn.w	r2, r2
 801409a:	400a      	ands	r2, r1
 801409c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  }
  return (Status);
 80140a0:	68fb      	ldr	r3, [r7, #12]
}
 80140a2:	4618      	mov	r0, r3
 80140a4:	f107 0714 	add.w	r7, r7, #20
 80140a8:	46bd      	mov	sp, r7
 80140aa:	bc80      	pop	{r7}
 80140ac:	4770      	bx	lr
 80140ae:	bf00      	nop

080140b0 <CCU8PWMLIB_ClearPendingEvent>:
status_t CCU8PWMLIB_ClearPendingEvent
(
    const CCU8PWMLIB_HandleType * HandlePtr,
    const CCU8PWMLIB_EventNameType Event
)
{
 80140b0:	b480      	push	{r7}
 80140b2:	b085      	sub	sp, #20
 80140b4:	af00      	add	r7, sp, #0
 80140b6:	6078      	str	r0, [r7, #4]
 80140b8:	460b      	mov	r3, r1
 80140ba:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80140bc:	f04f 0300 	mov.w	r3, #0
 80140c0:	60fb      	str	r3, [r7, #12]
  if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	79db      	ldrb	r3, [r3, #7]
 80140c6:	2b01      	cmp	r3, #1
 80140c8:	d10e      	bne.n	80140e8 <CCU8PWMLIB_ClearPendingEvent+0x38>
  {
    SET_BIT(HandlePtr->CC8yRegs1Ptr->SWR,(uint8_t) Event);
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140ce:	687a      	ldr	r2, [r7, #4]
 80140d0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80140d2:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80140d6:	78fa      	ldrb	r2, [r7, #3]
 80140d8:	f04f 0001 	mov.w	r0, #1
 80140dc:	fa00 f202 	lsl.w	r2, r0, r2
 80140e0:	430a      	orrs	r2, r1
 80140e2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80140e6:	e00d      	b.n	8014104 <CCU8PWMLIB_ClearPendingEvent+0x54>
  }
  else
  {
    SET_BIT(HandlePtr->CC8yRegsPtr->SWR,(uint8_t) Event);
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80140ec:	687a      	ldr	r2, [r7, #4]
 80140ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80140f0:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80140f4:	78fa      	ldrb	r2, [r7, #3]
 80140f6:	f04f 0001 	mov.w	r0, #1
 80140fa:	fa00 f202 	lsl.w	r2, r0, r2
 80140fe:	430a      	orrs	r2, r1
 8014100:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }
  return (Status);
 8014104:	68fb      	ldr	r3, [r7, #12]
}
 8014106:	4618      	mov	r0, r3
 8014108:	f107 0714 	add.w	r7, r7, #20
 801410c:	46bd      	mov	sp, r7
 801410e:	bc80      	pop	{r7}
 8014110:	4770      	bx	lr
 8014112:	bf00      	nop

08014114 <CCU8PWMLIB_SetPendingEvent>:
status_t CCU8PWMLIB_SetPendingEvent
(
    const CCU8PWMLIB_HandleType * HandlePtr,
    const CCU8PWMLIB_EventNameType Event
)
{
 8014114:	b480      	push	{r7}
 8014116:	b085      	sub	sp, #20
 8014118:	af00      	add	r7, sp, #0
 801411a:	6078      	str	r0, [r7, #4]
 801411c:	460b      	mov	r3, r1
 801411e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8014120:	f04f 0300 	mov.w	r3, #0
 8014124:	60fb      	str	r3, [r7, #12]

  if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	79db      	ldrb	r3, [r3, #7]
 801412a:	2b01      	cmp	r3, #1
 801412c:	d10e      	bne.n	801414c <CCU8PWMLIB_SetPendingEvent+0x38>
  {
    SET_BIT(HandlePtr->CC8yRegs1Ptr->SWS, (uint8_t)Event);
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014132:	687a      	ldr	r2, [r7, #4]
 8014134:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8014136:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 801413a:	78fa      	ldrb	r2, [r7, #3]
 801413c:	f04f 0001 	mov.w	r0, #1
 8014140:	fa00 f202 	lsl.w	r2, r0, r2
 8014144:	430a      	orrs	r2, r1
 8014146:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 801414a:	e00d      	b.n	8014168 <CCU8PWMLIB_SetPendingEvent+0x54>
  }
  else
  {
    SET_BIT(HandlePtr->CC8yRegsPtr->SWS, (uint8_t)Event);
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014150:	687a      	ldr	r2, [r7, #4]
 8014152:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8014154:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 8014158:	78fa      	ldrb	r2, [r7, #3]
 801415a:	f04f 0001 	mov.w	r0, #1
 801415e:	fa00 f202 	lsl.w	r2, r0, r2
 8014162:	430a      	orrs	r2, r1
 8014164:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  }
  return (Status);
 8014168:	68fb      	ldr	r3, [r7, #12]
}
 801416a:	4618      	mov	r0, r3
 801416c:	f107 0714 	add.w	r7, r7, #20
 8014170:	46bd      	mov	sp, r7
 8014172:	bc80      	pop	{r7}
 8014174:	4770      	bx	lr
 8014176:	bf00      	nop

08014178 <CCU8PWMLIB_GetPendingEvent>:
(
    const CCU8PWMLIB_HandleType * HandlePtr,
    const CCU8PWMLIB_EventNameType Event,
    uint8_t* EvtStatus
)
{
 8014178:	b480      	push	{r7}
 801417a:	b087      	sub	sp, #28
 801417c:	af00      	add	r7, sp, #0
 801417e:	60f8      	str	r0, [r7, #12]
 8014180:	460b      	mov	r3, r1
 8014182:	607a      	str	r2, [r7, #4]
 8014184:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8014186:	f04f 0300 	mov.w	r3, #0
 801418a:	617b      	str	r3, [r7, #20]
  if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	79db      	ldrb	r3, [r3, #7]
 8014190:	2b01      	cmp	r3, #1
 8014192:	d115      	bne.n	80141c0 <CCU8PWMLIB_GetPendingEvent+0x48>
  {
    *EvtStatus = RD_REG(HandlePtr->CC8yRegs1Ptr->INTS, (0x01U <<(uint8_t) Event),(uint8_t) Event) ? (uint8_t)SET : (uint8_t)RESET;
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014198:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 801419c:	7afb      	ldrb	r3, [r7, #11]
 801419e:	f04f 0101 	mov.w	r1, #1
 80141a2:	fa01 f303 	lsl.w	r3, r1, r3
 80141a6:	401a      	ands	r2, r3
 80141a8:	7afb      	ldrb	r3, [r7, #11]
 80141aa:	fa22 f303 	lsr.w	r3, r2, r3
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	bf0c      	ite	eq
 80141b2:	2300      	moveq	r3, #0
 80141b4:	2301      	movne	r3, #1
 80141b6:	b2db      	uxtb	r3, r3
 80141b8:	461a      	mov	r2, r3
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	701a      	strb	r2, [r3, #0]
 80141be:	e014      	b.n	80141ea <CCU8PWMLIB_GetPendingEvent+0x72>
  }
  else
  {
    *EvtStatus = RD_REG(HandlePtr->CC8yRegsPtr->INTS, (0x01U <<(uint8_t) Event), (uint8_t)Event) ? (uint8_t)SET : (uint8_t)RESET;
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80141c4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80141c8:	7afb      	ldrb	r3, [r7, #11]
 80141ca:	f04f 0101 	mov.w	r1, #1
 80141ce:	fa01 f303 	lsl.w	r3, r1, r3
 80141d2:	401a      	ands	r2, r3
 80141d4:	7afb      	ldrb	r3, [r7, #11]
 80141d6:	fa22 f303 	lsr.w	r3, r2, r3
 80141da:	2b00      	cmp	r3, #0
 80141dc:	bf0c      	ite	eq
 80141de:	2300      	moveq	r3, #0
 80141e0:	2301      	movne	r3, #1
 80141e2:	b2db      	uxtb	r3, r3
 80141e4:	461a      	mov	r2, r3
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	701a      	strb	r2, [r3, #0]
  }
  return (Status);
 80141ea:	697b      	ldr	r3, [r7, #20]
}
 80141ec:	4618      	mov	r0, r3
 80141ee:	f107 071c 	add.w	r7, r7, #28
 80141f2:	46bd      	mov	sp, r7
 80141f4:	bc80      	pop	{r7}
 80141f6:	4770      	bx	lr

080141f8 <IO002_lInit>:
*******************************************************************************/
/*
*The function initialises the provided instance of IO002 app.
*/
static void IO002_lInit(const IO002_HandleType * handle)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b084      	sub	sp, #16
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
	/*Get the port pin assigned for the particular instance of IO002 handle*/
	uint32_t Pin = handle->PortPin;
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	785b      	ldrb	r3, [r3, #1]
 8014204:	60fb      	str	r3, [r7, #12]
		
	/* Configuration of port pins based on User configuration */
	if(handle->IOCR_OE == 1U )
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	69db      	ldr	r3, [r3, #28]
 801420a:	2b01      	cmp	r3, #1
 801420c:	d107      	bne.n	801421e <IO002_lInit+0x26>
	{
		handle->PortRegs->OMR = (handle->OMR_PS << Pin);
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014212:	687a      	ldr	r2, [r7, #4]
 8014214:	6851      	ldr	r1, [r2, #4]
 8014216:	68fa      	ldr	r2, [r7, #12]
 8014218:	fa01 f202 	lsl.w	r2, r1, r2
 801421c:	605a      	str	r2, [r3, #4]
	}
  
#if(UC_FAMILY == 4) 
	/*XMC 4 family specific initialisation*/
	IO002_XMC4_lInit(handle,Pin);
 801421e:	6878      	ldr	r0, [r7, #4]
 8014220:	68f9      	ldr	r1, [r7, #12]
 8014222:	f000 f825 	bl	8014270 <IO002_XMC4_lInit>
#endif

	/*Hardware control configuration*/
	if(handle->HW_SEL == 1U )
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	68db      	ldr	r3, [r3, #12]
 801422a:	2b01      	cmp	r3, #1
 801422c:	d10b      	bne.n	8014246 <IO002_lInit+0x4e>
	{
		handle->PortRegs->HWSEL  |= ((uint32_t)2U << Pin);
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014232:	687a      	ldr	r2, [r7, #4]
 8014234:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014236:	6f51      	ldr	r1, [r2, #116]	; 0x74
 8014238:	68fa      	ldr	r2, [r7, #12]
 801423a:	f04f 0002 	mov.w	r0, #2
 801423e:	fa00 f202 	lsl.w	r2, r0, r2
 8014242:	430a      	orrs	r2, r1
 8014244:	675a      	str	r2, [r3, #116]	; 0x74
	}

	/*Check input/output control output enable is true*/
	if(handle->IOCR_OE == 1U )
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	69db      	ldr	r3, [r3, #28]
 801424a:	2b01      	cmp	r3, #1
 801424c:	d103      	bne.n	8014256 <IO002_lInit+0x5e>
    {
	    IO002_IOCR_OE_Enabled_lInit(handle,Pin);
 801424e:	6878      	ldr	r0, [r7, #4]
 8014250:	68f9      	ldr	r1, [r7, #12]
 8014252:	f000 f85d 	bl	8014310 <IO002_IOCR_OE_Enabled_lInit>
    }

	/*If output enable is false*/
	if(handle->IOCR_OE == (uint32_t)0 )
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	69db      	ldr	r3, [r3, #28]
 801425a:	2b00      	cmp	r3, #0
 801425c:	d103      	bne.n	8014266 <IO002_lInit+0x6e>
	{
#if(UC_FAMILY == 1)
		IO002_XMC1_lInit(handle,Pin);
#endif

		IO002_IOCR_OE_Disabled_lInit(handle,Pin);
 801425e:	6878      	ldr	r0, [r7, #4]
 8014260:	68f9      	ldr	r1, [r7, #12]
 8014262:	f000 f8c3 	bl	80143ec <IO002_IOCR_OE_Disabled_lInit>
	}
}
 8014266:	f107 0710 	add.w	r7, r7, #16
 801426a:	46bd      	mov	sp, r7
 801426c:	bd80      	pop	{r7, pc}
 801426e:	bf00      	nop

08014270 <IO002_XMC4_lInit>:
#if(UC_FAMILY == 4)
/*
*This function initialises the pad driver register for XMC4000 devices.
*/
static void IO002_XMC4_lInit(const IO002_HandleType * handle,uint32_t Pin)
{
 8014270:	b480      	push	{r7}
 8014272:	b083      	sub	sp, #12
 8014274:	af00      	add	r7, sp, #0
 8014276:	6078      	str	r0, [r7, #4]
 8014278:	6039      	str	r1, [r7, #0]
	if(handle->IOCR_OE == 1U )
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	69db      	ldr	r3, [r3, #28]
 801427e:	2b01      	cmp	r3, #1
 8014280:	d141      	bne.n	8014306 <IO002_XMC4_lInit+0x96>
	{
		if(Pin < 8U)
 8014282:	683b      	ldr	r3, [r7, #0]
 8014284:	2b07      	cmp	r3, #7
 8014286:	d81f      	bhi.n	80142c8 <IO002_XMC4_lInit+0x58>
		{
		  if(handle->pdr0_ptr != NULL)
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801428c:	2b00      	cmp	r3, #0
 801428e:	d03a      	beq.n	8014306 <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014294:	687a      	ldr	r2, [r7, #4]
 8014296:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8014298:	6811      	ldr	r1, [r2, #0]
 801429a:	687a      	ldr	r2, [r7, #4]
 801429c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 801429e:	ea6f 0202 	mvn.w	r2, r2
 80142a2:	400a      	ands	r2, r1
 80142a4:	601a      	str	r2, [r3, #0]
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80142aa:	687a      	ldr	r2, [r7, #4]
 80142ac:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80142ae:	6811      	ldr	r1, [r2, #0]
 80142b0:	687a      	ldr	r2, [r7, #4]
 80142b2:	6890      	ldr	r0, [r2, #8]
 80142b4:	687a      	ldr	r2, [r7, #4]
 80142b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80142b8:	fa00 f002 	lsl.w	r0, r0, r2
														  & handle->PDR0_MSK);
 80142bc:	687a      	ldr	r2, [r7, #4]
 80142be:	6a92      	ldr	r2, [r2, #40]	; 0x28
		if(Pin < 8U)
		{
		  if(handle->pdr0_ptr != NULL)
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 80142c0:	4002      	ands	r2, r0
 80142c2:	430a      	orrs	r2, r1
 80142c4:	601a      	str	r2, [r3, #0]
 80142c6:	e01e      	b.n	8014306 <IO002_XMC4_lInit+0x96>
														  & handle->PDR0_MSK);
		  }
		}
		else
		{
		  if(handle->pdr1_ptr != NULL)
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d01a      	beq.n	8014306 <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80142d4:	687a      	ldr	r2, [r7, #4]
 80142d6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80142d8:	6811      	ldr	r1, [r2, #0]
 80142da:	687a      	ldr	r2, [r7, #4]
 80142dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80142de:	ea6f 0202 	mvn.w	r2, r2
 80142e2:	400a      	ands	r2, r1
 80142e4:	601a      	str	r2, [r3, #0]
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80142ea:	687a      	ldr	r2, [r7, #4]
 80142ec:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80142ee:	6811      	ldr	r1, [r2, #0]
 80142f0:	687a      	ldr	r2, [r7, #4]
 80142f2:	6890      	ldr	r0, [r2, #8]
 80142f4:	687a      	ldr	r2, [r7, #4]
 80142f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80142f8:	fa00 f002 	lsl.w	r0, r0, r2
														   & handle->PDR1_MSK);
 80142fc:	687a      	ldr	r2, [r7, #4]
 80142fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
		else
		{
		  if(handle->pdr1_ptr != NULL)
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 8014300:	4002      	ands	r2, r0
 8014302:	430a      	orrs	r2, r1
 8014304:	601a      	str	r2, [r3, #0]
														   & handle->PDR1_MSK);
		  }
		}
	}
}
 8014306:	f107 070c 	add.w	r7, r7, #12
 801430a:	46bd      	mov	sp, r7
 801430c:	bc80      	pop	{r7}
 801430e:	4770      	bx	lr

08014310 <IO002_IOCR_OE_Enabled_lInit>:
#endif

/*This function initialises the input/output control registers.*/
static void IO002_IOCR_OE_Enabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 8014310:	b480      	push	{r7}
 8014312:	b083      	sub	sp, #12
 8014314:	af00      	add	r7, sp, #0
 8014316:	6078      	str	r0, [r7, #4]
 8014318:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 801431a:	683b      	ldr	r3, [r7, #0]
 801431c:	2b03      	cmp	r3, #3
 801431e:	d810      	bhi.n	8014342 <IO002_IOCR_OE_Enabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR << (3U+(Pin*8U)));
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014324:	687a      	ldr	r2, [r7, #4]
 8014326:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014328:	6911      	ldr	r1, [r2, #16]
 801432a:	687a      	ldr	r2, [r7, #4]
 801432c:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801432e:	683a      	ldr	r2, [r7, #0]
 8014330:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8014334:	f102 0203 	add.w	r2, r2, #3
 8014338:	fa00 f202 	lsl.w	r2, r0, r2
 801433c:	430a      	orrs	r2, r1
 801433e:	611a      	str	r2, [r3, #16]
 8014340:	e04f      	b.n	80143e2 <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 8014342:	683b      	ldr	r3, [r7, #0]
 8014344:	2b03      	cmp	r3, #3
 8014346:	d917      	bls.n	8014378 <IO002_IOCR_OE_Enabled_lInit+0x68>
 8014348:	683b      	ldr	r3, [r7, #0]
 801434a:	2b07      	cmp	r3, #7
 801434c:	d814      	bhi.n	8014378 <IO002_IOCR_OE_Enabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 801434e:	683b      	ldr	r3, [r7, #0]
 8014350:	f1a3 0304 	sub.w	r3, r3, #4
 8014354:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR << (3U+(Pin*8U)));
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801435a:	687a      	ldr	r2, [r7, #4]
 801435c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801435e:	6951      	ldr	r1, [r2, #20]
 8014360:	687a      	ldr	r2, [r7, #4]
 8014362:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8014364:	683a      	ldr	r2, [r7, #0]
 8014366:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801436a:	f102 0203 	add.w	r2, r2, #3
 801436e:	fa00 f202 	lsl.w	r2, r0, r2
 8014372:	430a      	orrs	r2, r1
 8014374:	615a      	str	r2, [r3, #20]
 8014376:	e034      	b.n	80143e2 <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 8014378:	683b      	ldr	r3, [r7, #0]
 801437a:	2b07      	cmp	r3, #7
 801437c:	d917      	bls.n	80143ae <IO002_IOCR_OE_Enabled_lInit+0x9e>
 801437e:	683b      	ldr	r3, [r7, #0]
 8014380:	2b0b      	cmp	r3, #11
 8014382:	d814      	bhi.n	80143ae <IO002_IOCR_OE_Enabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 8014384:	683b      	ldr	r3, [r7, #0]
 8014386:	f1a3 0308 	sub.w	r3, r3, #8
 801438a:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR << (3U+(Pin*8U)));
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014390:	687a      	ldr	r2, [r7, #4]
 8014392:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014394:	6991      	ldr	r1, [r2, #24]
 8014396:	687a      	ldr	r2, [r7, #4]
 8014398:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801439a:	683a      	ldr	r2, [r7, #0]
 801439c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80143a0:	f102 0203 	add.w	r2, r2, #3
 80143a4:	fa00 f202 	lsl.w	r2, r0, r2
 80143a8:	430a      	orrs	r2, r1
 80143aa:	619a      	str	r2, [r3, #24]
 80143ac:	e019      	b.n	80143e2 <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 80143ae:	683b      	ldr	r3, [r7, #0]
 80143b0:	2b0b      	cmp	r3, #11
 80143b2:	d916      	bls.n	80143e2 <IO002_IOCR_OE_Enabled_lInit+0xd2>
 80143b4:	683b      	ldr	r3, [r7, #0]
 80143b6:	2b0f      	cmp	r3, #15
 80143b8:	d813      	bhi.n	80143e2 <IO002_IOCR_OE_Enabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 80143ba:	683b      	ldr	r3, [r7, #0]
 80143bc:	f1a3 030c 	sub.w	r3, r3, #12
 80143c0:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR << (3U+(Pin*8U)));
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80143c6:	687a      	ldr	r2, [r7, #4]
 80143c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80143ca:	69d1      	ldr	r1, [r2, #28]
 80143cc:	687a      	ldr	r2, [r7, #4]
 80143ce:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80143d0:	683a      	ldr	r2, [r7, #0]
 80143d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80143d6:	f102 0203 	add.w	r2, r2, #3
 80143da:	fa00 f202 	lsl.w	r2, r0, r2
 80143de:	430a      	orrs	r2, r1
 80143e0:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}

}
 80143e2:	f107 070c 	add.w	r7, r7, #12
 80143e6:	46bd      	mov	sp, r7
 80143e8:	bc80      	pop	{r7}
 80143ea:	4770      	bx	lr

080143ec <IO002_IOCR_OE_Disabled_lInit>:

/*This function initialises the input/output control registers when output 
enable is false*/
static void IO002_IOCR_OE_Disabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 80143ec:	b480      	push	{r7}
 80143ee:	b083      	sub	sp, #12
 80143f0:	af00      	add	r7, sp, #0
 80143f2:	6078      	str	r0, [r7, #4]
 80143f4:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 80143f6:	683b      	ldr	r3, [r7, #0]
 80143f8:	2b03      	cmp	r3, #3
 80143fa:	d810      	bhi.n	801441e <IO002_IOCR_OE_Disabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014400:	687a      	ldr	r2, [r7, #4]
 8014402:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014404:	6911      	ldr	r1, [r2, #16]
 8014406:	687a      	ldr	r2, [r7, #4]
 8014408:	6950      	ldr	r0, [r2, #20]
 801440a:	683a      	ldr	r2, [r7, #0]
 801440c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8014410:	f102 0203 	add.w	r2, r2, #3
 8014414:	fa00 f202 	lsl.w	r2, r0, r2
 8014418:	430a      	orrs	r2, r1
 801441a:	611a      	str	r2, [r3, #16]
 801441c:	e04f      	b.n	80144be <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 801441e:	683b      	ldr	r3, [r7, #0]
 8014420:	2b03      	cmp	r3, #3
 8014422:	d917      	bls.n	8014454 <IO002_IOCR_OE_Disabled_lInit+0x68>
 8014424:	683b      	ldr	r3, [r7, #0]
 8014426:	2b07      	cmp	r3, #7
 8014428:	d814      	bhi.n	8014454 <IO002_IOCR_OE_Disabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 801442a:	683b      	ldr	r3, [r7, #0]
 801442c:	f1a3 0304 	sub.w	r3, r3, #4
 8014430:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014436:	687a      	ldr	r2, [r7, #4]
 8014438:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801443a:	6951      	ldr	r1, [r2, #20]
 801443c:	687a      	ldr	r2, [r7, #4]
 801443e:	6950      	ldr	r0, [r2, #20]
 8014440:	683a      	ldr	r2, [r7, #0]
 8014442:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8014446:	f102 0203 	add.w	r2, r2, #3
 801444a:	fa00 f202 	lsl.w	r2, r0, r2
 801444e:	430a      	orrs	r2, r1
 8014450:	615a      	str	r2, [r3, #20]
 8014452:	e034      	b.n	80144be <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 8014454:	683b      	ldr	r3, [r7, #0]
 8014456:	2b07      	cmp	r3, #7
 8014458:	d917      	bls.n	801448a <IO002_IOCR_OE_Disabled_lInit+0x9e>
 801445a:	683b      	ldr	r3, [r7, #0]
 801445c:	2b0b      	cmp	r3, #11
 801445e:	d814      	bhi.n	801448a <IO002_IOCR_OE_Disabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 8014460:	683b      	ldr	r3, [r7, #0]
 8014462:	f1a3 0308 	sub.w	r3, r3, #8
 8014466:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801446c:	687a      	ldr	r2, [r7, #4]
 801446e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014470:	6991      	ldr	r1, [r2, #24]
 8014472:	687a      	ldr	r2, [r7, #4]
 8014474:	6950      	ldr	r0, [r2, #20]
 8014476:	683a      	ldr	r2, [r7, #0]
 8014478:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801447c:	f102 0203 	add.w	r2, r2, #3
 8014480:	fa00 f202 	lsl.w	r2, r0, r2
 8014484:	430a      	orrs	r2, r1
 8014486:	619a      	str	r2, [r3, #24]
 8014488:	e019      	b.n	80144be <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 801448a:	683b      	ldr	r3, [r7, #0]
 801448c:	2b0b      	cmp	r3, #11
 801448e:	d916      	bls.n	80144be <IO002_IOCR_OE_Disabled_lInit+0xd2>
 8014490:	683b      	ldr	r3, [r7, #0]
 8014492:	2b0f      	cmp	r3, #15
 8014494:	d813      	bhi.n	80144be <IO002_IOCR_OE_Disabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 8014496:	683b      	ldr	r3, [r7, #0]
 8014498:	f1a3 030c 	sub.w	r3, r3, #12
 801449c:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80144a2:	687a      	ldr	r2, [r7, #4]
 80144a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80144a6:	69d1      	ldr	r1, [r2, #28]
 80144a8:	687a      	ldr	r2, [r7, #4]
 80144aa:	6950      	ldr	r0, [r2, #20]
 80144ac:	683a      	ldr	r2, [r7, #0]
 80144ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80144b2:	f102 0203 	add.w	r2, r2, #3
 80144b6:	fa00 f202 	lsl.w	r2, r0, r2
 80144ba:	430a      	orrs	r2, r1
 80144bc:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}
}
 80144be:	f107 070c 	add.w	r7, r7, #12
 80144c2:	46bd      	mov	sp, r7
 80144c4:	bc80      	pop	{r7}
 80144c6:	4770      	bx	lr

080144c8 <IO002_Init>:

/* Function to configure Port Pins based on user configuration & Higher App 
 * configurations.
 */
void IO002_Init(void)
{
 80144c8:	b580      	push	{r7, lr}
 80144ca:	b082      	sub	sp, #8
 80144cc:	af00      	add	r7, sp, #0
	uint32_t i = (uint32_t)0;
 80144ce:	f04f 0300 	mov.w	r3, #0
 80144d2:	607b      	str	r3, [r7, #4]
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 80144d4:	e00d      	b.n	80144f2 <IO002_Init+0x2a>
	{
		IO002_lInit(IO002_HandleArr[i]);
 80144d6:	f240 03a0 	movw	r3, #160	; 0xa0
 80144da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80144de:	687a      	ldr	r2, [r7, #4]
 80144e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80144e4:	4618      	mov	r0, r3
 80144e6:	f7ff fe87 	bl	80141f8 <IO002_lInit>
 */
void IO002_Init(void)
{
	uint32_t i = (uint32_t)0;
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	f103 0301 	add.w	r3, r3, #1
 80144f0:	607b      	str	r3, [r7, #4]
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	2b01      	cmp	r3, #1
 80144f6:	d9ee      	bls.n	80144d6 <IO002_Init+0xe>
	{
		IO002_lInit(IO002_HandleArr[i]);
	}  
}
 80144f8:	f107 0708 	add.w	r7, r7, #8
 80144fc:	46bd      	mov	sp, r7
 80144fe:	bd80      	pop	{r7, pc}

08014500 <IO002_ReadPin>:

/* 
*Function to read the Port Pin.
*/
inline uint32_t IO002_ReadPin(IO002_HandleType Handle)
{
 8014500:	b084      	sub	sp, #16
 8014502:	b480      	push	{r7}
 8014504:	af00      	add	r7, sp, #0
 8014506:	f107 0c04 	add.w	ip, r7, #4
 801450a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	return ((Handle.PortRegs->IN >> Handle.PortPin) & (uint32_t)1U);
 801450e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014510:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014512:	797b      	ldrb	r3, [r7, #5]
 8014514:	fa22 f303 	lsr.w	r3, r2, r3
 8014518:	f003 0301 	and.w	r3, r3, #1
	
}
 801451c:	4618      	mov	r0, r3
 801451e:	46bd      	mov	sp, r7
 8014520:	bc80      	pop	{r7}
 8014522:	b004      	add	sp, #16
 8014524:	4770      	bx	lr
 8014526:	bf00      	nop

08014528 <IO002_SetPin>:

/*
* The function to set the chosen port pin to '1'
*/
inline void IO002_SetPin(IO002_HandleType Handle)
{
 8014528:	b084      	sub	sp, #16
 801452a:	b480      	push	{r7}
 801452c:	af00      	add	r7, sp, #0
 801452e:	f107 0c04 	add.w	ip, r7, #4
 8014532:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 8014536:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014538:	797a      	ldrb	r2, [r7, #5]
 801453a:	f04f 0101 	mov.w	r1, #1
 801453e:	fa01 f202 	lsl.w	r2, r1, r2
 8014542:	605a      	str	r2, [r3, #4]
}
 8014544:	46bd      	mov	sp, r7
 8014546:	bc80      	pop	{r7}
 8014548:	b004      	add	sp, #16
 801454a:	4770      	bx	lr

0801454c <IO002_ResetPin>:

/*
*The function to set the chosen port pin to '0'
*/
inline void IO002_ResetPin(IO002_HandleType Handle)
{
 801454c:	b084      	sub	sp, #16
 801454e:	b480      	push	{r7}
 8014550:	af00      	add	r7, sp, #0
 8014552:	f107 0c04 	add.w	ip, r7, #4
 8014556:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10000UL << Handle.PortPin);
 801455a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801455c:	797a      	ldrb	r2, [r7, #5]
 801455e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8014562:	fa01 f202 	lsl.w	r2, r1, r2
 8014566:	605a      	str	r2, [r3, #4]
}
 8014568:	46bd      	mov	sp, r7
 801456a:	bc80      	pop	{r7}
 801456c:	b004      	add	sp, #16
 801456e:	4770      	bx	lr

08014570 <IO002_SetOutputValue>:

/*
*This function sets the chosen port pin with the boolean 'value' provided
*/
inline void IO002_SetOutputValue(IO002_HandleType Handle,uint32_t Value)
{
 8014570:	b084      	sub	sp, #16
 8014572:	b480      	push	{r7}
 8014574:	af00      	add	r7, sp, #0
 8014576:	f107 0c04 	add.w	ip, r7, #4
 801457a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(Value > (uint32_t)0)
 801457e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014580:	2b00      	cmp	r3, #0
 8014582:	d007      	beq.n	8014594 <IO002_SetOutputValue+0x24>
	{
		Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 8014584:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014586:	797a      	ldrb	r2, [r7, #5]
 8014588:	f04f 0101 	mov.w	r1, #1
 801458c:	fa01 f202 	lsl.w	r2, r1, r2
 8014590:	605a      	str	r2, [r3, #4]
 8014592:	e006      	b.n	80145a2 <IO002_SetOutputValue+0x32>
	}
	else
	{
		Handle.PortRegs->OMR = (0x10000UL << Handle.PortPin);
 8014594:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014596:	797a      	ldrb	r2, [r7, #5]
 8014598:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 801459c:	fa01 f202 	lsl.w	r2, r1, r2
 80145a0:	605a      	str	r2, [r3, #4]
	}
}
 80145a2:	46bd      	mov	sp, r7
 80145a4:	bc80      	pop	{r7}
 80145a6:	b004      	add	sp, #16
 80145a8:	4770      	bx	lr
 80145aa:	bf00      	nop

080145ac <IO002_TogglePin>:

/*
* The function to toggle the chosen port pin.
*/
inline void IO002_TogglePin(IO002_HandleType Handle)
{
 80145ac:	b084      	sub	sp, #16
 80145ae:	b480      	push	{r7}
 80145b0:	af00      	add	r7, sp, #0
 80145b2:	f107 0c04 	add.w	ip, r7, #4
 80145b6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10001UL << Handle.PortPin);
 80145ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80145bc:	797a      	ldrb	r2, [r7, #5]
 80145be:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80145c2:	fa01 f202 	lsl.w	r2, r1, r2
 80145c6:	605a      	str	r2, [r3, #4]
}
 80145c8:	46bd      	mov	sp, r7
 80145ca:	bc80      	pop	{r7}
 80145cc:	b004      	add	sp, #16
 80145ce:	4770      	bx	lr

080145d0 <IO002_DisableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_DisableOutputDriver(const IO002_HandleType* Handle,
                                             IO002_InputModeType Mode)
{
 80145d0:	b480      	push	{r7}
 80145d2:	b083      	sub	sp, #12
 80145d4:	af00      	add	r7, sp, #0
 80145d6:	6078      	str	r0, [r7, #4]
 80145d8:	460b      	mov	r3, r1
 80145da:	70fb      	strb	r3, [r7, #3]
	  /* Removed the definition of this API in v1.0.18 Release, 
	  as output port pin configuration shall be done by higher level App */
}
 80145dc:	f107 070c 	add.w	r7, r7, #12
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bc80      	pop	{r7}
 80145e4:	4770      	bx	lr
 80145e6:	bf00      	nop

080145e8 <IO002_EnableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_EnableOutputDriver(const IO002_HandleType* Handle,IO002_OutputModeType Mode)
{
 80145e8:	b480      	push	{r7}
 80145ea:	b083      	sub	sp, #12
 80145ec:	af00      	add	r7, sp, #0
 80145ee:	6078      	str	r0, [r7, #4]
 80145f0:	460b      	mov	r3, r1
 80145f2:	70fb      	strb	r3, [r7, #3]
   /* Removed the definition of this API in v1.0.18 Release, as output port pin 
	  configuration shall be done by higher level App */
}
 80145f4:	f107 070c 	add.w	r7, r7, #12
 80145f8:	46bd      	mov	sp, r7
 80145fa:	bc80      	pop	{r7}
 80145fc:	4770      	bx	lr
 80145fe:	bf00      	nop

08014600 <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 8014600:	b580      	push	{r7, lr}
 8014602:	b086      	sub	sp, #24
 8014604:	af00      	add	r7, sp, #0
 8014606:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 8014608:	f04f 0300 	mov.w	r3, #0
 801460c:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 801460e:	f04f 0300 	mov.w	r3, #0
 8014612:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	685b      	ldr	r3, [r3, #4]
 8014618:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 801461a:	697b      	ldr	r3, [r7, #20]
 801461c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801461e:	f023 0204 	bic.w	r2, r3, #4
 8014622:	697b      	ldr	r3, [r7, #20]
 8014624:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 8014626:	697b      	ldr	r3, [r7, #20]
 8014628:	68db      	ldr	r3, [r3, #12]
 801462a:	f043 0203 	orr.w	r2, r3, #3
 801462e:	697b      	ldr	r3, [r7, #20]
 8014630:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	6899      	ldr	r1, [r3, #8]
 8014636:	f107 0210 	add.w	r2, r7, #16
 801463a:	f107 030c 	add.w	r3, r7, #12
 801463e:	4608      	mov	r0, r1
 8014640:	4611      	mov	r1, r2
 8014642:	461a      	mov	r2, r3
 8014644:	f000 f8ba 	bl	80147bc <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8014648:	697b      	ldr	r3, [r7, #20]
 801464a:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8014652:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8014656:	4313      	orrs	r3, r2
 8014658:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 801465c:	697b      	ldr	r3, [r7, #20]
 801465e:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	689b      	ldr	r3, [r3, #8]
 8014664:	2b64      	cmp	r3, #100	; 0x64
 8014666:	d80f      	bhi.n	8014688 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8014668:	697b      	ldr	r3, [r7, #20]
 801466a:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 801466c:	693b      	ldr	r3, [r7, #16]
 801466e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8014672:	f04f 0300 	mov.w	r3, #0
 8014676:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801467a:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801467c:	4313      	orrs	r3, r2
 801467e:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8014682:	697b      	ldr	r3, [r7, #20]
 8014684:	615a      	str	r2, [r3, #20]
 8014686:	e00e      	b.n	80146a6 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8014688:	697b      	ldr	r3, [r7, #20]
 801468a:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 801468c:	693b      	ldr	r3, [r7, #16]
 801468e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8014692:	f04f 0300 	mov.w	r3, #0
 8014696:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801469a:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 801469c:	4313      	orrs	r3, r2
 801469e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80146a2:	697b      	ldr	r3, [r7, #20]
 80146a4:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 80146a6:	697b      	ldr	r3, [r7, #20]
 80146a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80146aa:	f240 3303 	movw	r3, #771	; 0x303
 80146ae:	f2c0 733f 	movt	r3, #1855	; 0x73f
 80146b2:	4313      	orrs	r3, r2
 80146b4:	697a      	ldr	r2, [r7, #20]
 80146b6:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 80146b8:	697b      	ldr	r3, [r7, #20]
 80146ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80146bc:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80146c0:	697b      	ldr	r3, [r7, #20]
 80146c2:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	689b      	ldr	r3, [r3, #8]
 80146c8:	2b64      	cmp	r3, #100	; 0x64
 80146ca:	d804      	bhi.n	80146d6 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 80146cc:	697b      	ldr	r3, [r7, #20]
 80146ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80146d0:	697b      	ldr	r3, [r7, #20]
 80146d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80146d4:	e005      	b.n	80146e2 <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 80146d6:	697b      	ldr	r3, [r7, #20]
 80146d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80146da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80146de:	697b      	ldr	r3, [r7, #20]
 80146e0:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	7c1b      	ldrb	r3, [r3, #16]
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	d005      	beq.n	80146f6 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 80146ea:	697b      	ldr	r3, [r7, #20]
 80146ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80146ee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80146f2:	697b      	ldr	r3, [r7, #20]
 80146f4:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	7c5b      	ldrb	r3, [r3, #17]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d005      	beq.n	801470a <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 80146fe:	697b      	ldr	r3, [r7, #20]
 8014700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014702:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8014706:	697b      	ldr	r3, [r7, #20]
 8014708:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	7c9b      	ldrb	r3, [r3, #18]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d005      	beq.n	801471e <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 8014712:	697b      	ldr	r3, [r7, #20]
 8014714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014716:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 801471a:	697b      	ldr	r3, [r7, #20]
 801471c:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	7cdb      	ldrb	r3, [r3, #19]
 8014722:	2b00      	cmp	r3, #0
 8014724:	d005      	beq.n	8014732 <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 8014726:	697b      	ldr	r3, [r7, #20]
 8014728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801472a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 801472e:	697b      	ldr	r3, [r7, #20]
 8014730:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	7d1b      	ldrb	r3, [r3, #20]
 8014736:	2b00      	cmp	r3, #0
 8014738:	d005      	beq.n	8014746 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 801473a:	697b      	ldr	r3, [r7, #20]
 801473c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801473e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8014742:	697b      	ldr	r3, [r7, #20]
 8014744:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	7d5b      	ldrb	r3, [r3, #21]
 801474a:	2b00      	cmp	r3, #0
 801474c:	d005      	beq.n	801475a <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 801474e:	697b      	ldr	r3, [r7, #20]
 8014750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014752:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8014756:	697b      	ldr	r3, [r7, #20]
 8014758:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	7d9b      	ldrb	r3, [r3, #22]
 801475e:	2b00      	cmp	r3, #0
 8014760:	d005      	beq.n	801476e <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 8014762:	697b      	ldr	r3, [r7, #20]
 8014764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014766:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 801476a:	697b      	ldr	r3, [r7, #20]
 801476c:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 801476e:	697b      	ldr	r3, [r7, #20]
 8014770:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	7b1b      	ldrb	r3, [r3, #12]
 8014778:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801477c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8014780:	431a      	orrs	r2, r3
 8014782:	697b      	ldr	r3, [r7, #20]
 8014784:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 8014788:	697b      	ldr	r3, [r7, #20]
 801478a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	7b5b      	ldrb	r3, [r3, #13]
 8014792:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014796:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 801479a:	4313      	orrs	r3, r2
 801479c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80147a0:	697b      	ldr	r3, [r7, #20]
 80147a2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 80147a6:	697b      	ldr	r3, [r7, #20]
 80147a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80147aa:	f043 0204 	orr.w	r2, r3, #4
 80147ae:	697b      	ldr	r3, [r7, #20]
 80147b0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80147b2:	f107 0718 	add.w	r7, r7, #24
 80147b6:	46bd      	mov	sp, r7
 80147b8:	bd80      	pop	{r7, pc}
 80147ba:	bf00      	nop

080147bc <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 80147bc:	b480      	push	{r7}
 80147be:	b089      	sub	sp, #36	; 0x24
 80147c0:	af00      	add	r7, sp, #0
 80147c2:	60f8      	str	r0, [r7, #12]
 80147c4:	60b9      	str	r1, [r7, #8]
 80147c6:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 80147c8:	f04f 0300 	mov.w	r3, #0
 80147cc:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 80147ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80147d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80147d6:	eddf 7a59 	vldr	s15, [pc, #356]	; 801493c <I2C001_lConfigureBitRate+0x180>
 80147da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80147de:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 80147e2:	f04f 0300 	mov.w	r3, #0
 80147e6:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 80147e8:	f04f 0300 	mov.w	r3, #0
 80147ec:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 80147ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80147f2:	eddf 7a53 	vldr	s15, [pc, #332]	; 8014940 <I2C001_lConfigureBitRate+0x184>
 80147f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80147fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147fe:	d808      	bhi.n	8014812 <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 8014800:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8014944 <I2C001_lConfigureBitRate+0x188>
 8014804:	edd7 7a04 	vldr	s15, [r7, #16]
 8014808:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801480c:	edc7 7a07 	vstr	s15, [r7, #28]
 8014810:	e007      	b.n	8014822 <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 8014812:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8014948 <I2C001_lConfigureBitRate+0x18c>
 8014816:	edd7 7a04 	vldr	s15, [r7, #16]
 801481a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801481e:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 8014822:	ed97 7a07 	vldr	s14, [r7, #28]
 8014826:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801482a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801482e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014832:	d803      	bhi.n	801483c <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 8014834:	f04f 0300 	mov.w	r3, #0
 8014838:	61bb      	str	r3, [r7, #24]
 801483a:	e015      	b.n	8014868 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 801483c:	ed97 7a07 	vldr	s14, [r7, #28]
 8014840:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8014844:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014848:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 801484c:	ed97 7a06 	vldr	s14, [r7, #24]
 8014850:	eddf 7a3e 	vldr	s15, [pc, #248]	; 801494c <I2C001_lConfigureBitRate+0x190>
 8014854:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801485c:	dd04      	ble.n	8014868 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 801485e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8014862:	f2c4 437f 	movt	r3, #17535	; 0x447f
 8014866:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 8014868:	edd7 7a06 	vldr	s15, [r7, #24]
 801486c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014870:	68bb      	ldr	r3, [r7, #8]
 8014872:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 8014876:	ed97 7a04 	vldr	s14, [r7, #16]
 801487a:	eddf 7a31 	vldr	s15, [pc, #196]	; 8014940 <I2C001_lConfigureBitRate+0x184>
 801487e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014886:	d81f      	bhi.n	80148c8 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 8014888:	ed97 7a04 	vldr	s14, [r7, #16]
 801488c:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8014890:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014894:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8014950 <I2C001_lConfigureBitRate+0x194>
 8014898:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 801489c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8014954 <I2C001_lConfigureBitRate+0x198>
 80148a0:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 80148a4:	68bb      	ldr	r3, [r7, #8]
 80148a6:	edd3 7a00 	vldr	s15, [r3]
 80148aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80148ae:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80148b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 80148b6:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 80148ba:	eddf 7a27 	vldr	s15, [pc, #156]	; 8014958 <I2C001_lConfigureBitRate+0x19c>
 80148be:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80148c2:	edc7 7a05 	vstr	s15, [r7, #20]
 80148c6:	e01e      	b.n	8014906 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 80148c8:	ed97 7a04 	vldr	s14, [r7, #16]
 80148cc:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 80148d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80148d4:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8014950 <I2C001_lConfigureBitRate+0x194>
 80148d8:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 80148dc:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8014954 <I2C001_lConfigureBitRate+0x198>
 80148e0:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 80148e4:	68bb      	ldr	r3, [r7, #8]
 80148e6:	edd3 7a00 	vldr	s15, [r3]
 80148ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80148ee:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80148f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 80148f6:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 80148fa:	eddf 7a17 	vldr	s15, [pc, #92]	; 8014958 <I2C001_lConfigureBitRate+0x19c>
 80148fe:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8014902:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 8014906:	ed97 7a05 	vldr	s14, [r7, #20]
 801490a:	eddf 7a10 	vldr	s15, [pc, #64]	; 801494c <I2C001_lConfigureBitRate+0x190>
 801490e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014916:	dd04      	ble.n	8014922 <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 8014918:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 801491c:	f2c4 437f 	movt	r3, #17535	; 0x447f
 8014920:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 8014922:	edd7 7a05 	vldr	s15, [r7, #20]
 8014926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	edc3 7a00 	vstr	s15, [r3]
}
 8014930:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8014934:	46bd      	mov	sp, r7
 8014936:	bc80      	pop	{r7}
 8014938:	4770      	bx	lr
 801493a:	bf00      	nop
 801493c:	447a0000 	.word	0x447a0000
 8014940:	47c35000 	.word	0x47c35000
 8014944:	4ab2d05e 	.word	0x4ab2d05e
 8014948:	4a0f0d18 	.word	0x4a0f0d18
 801494c:	447fc000 	.word	0x447fc000
 8014950:	44800000 	.word	0x44800000
 8014954:	49742400 	.word	0x49742400
 8014958:	42f00000 	.word	0x42f00000

0801495c <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 801495c:	b580      	push	{r7, lr}
 801495e:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 8014960:	f44f 7080 	mov.w	r0, #256	; 0x100
 8014964:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8014968:	f7f9 ff10 	bl	800e78c <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 801496c:	f241 304c 	movw	r0, #4940	; 0x134c
 8014970:	f6c0 0002 	movt	r0, #2050	; 0x802
 8014974:	f7ff fe44 	bl	8014600 <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 8014978:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801497c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014980:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8014984:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014988:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801498a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801498e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 8014990:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8014994:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014998:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801499c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80149a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80149a2:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 80149a4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80149a8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80149ac:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80149b0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80149b4:	6912      	ldr	r2, [r2, #16]
 80149b6:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 80149ba:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 80149bc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80149c0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80149c4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80149c8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80149cc:	6852      	ldr	r2, [r2, #4]
 80149ce:	f042 0204 	orr.w	r2, r2, #4
 80149d2:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 80149d4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80149d8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80149dc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80149e0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80149e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80149e6:	f022 0207 	bic.w	r2, r2, #7
 80149ea:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 80149ec:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80149f0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80149f4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80149f8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80149fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80149fe:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 8014a00:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8014a04:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014a08:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8014a0c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014a10:	6912      	ldr	r2, [r2, #16]
 8014a12:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8014a16:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 8014a18:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8014a1c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014a20:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8014a24:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014a28:	6852      	ldr	r2, [r2, #4]
 8014a2a:	f042 0201 	orr.w	r2, r2, #1
 8014a2e:	605a      	str	r2, [r3, #4]

  RESET001_DeassertReset(PER0_USIC0);
 8014a30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8014a34:	f7f9 feaa 	bl	800e78c <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle1);        
 8014a38:	f241 3064 	movw	r0, #4964	; 0x1364
 8014a3c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8014a40:	f7ff fdde 	bl	8014600 <I2C001_lInit>
     /* Configuration of SCL Pin 2.4 based on User configuration */
  PORT2->PDR0  &= (~(PORT2_PDR0_PD4_Msk));
 8014a44:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8014a48:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014a4c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8014a50:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014a54:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014a56:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8014a5a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->PDR0  |= (((uint32_t)0 << PORT2_PDR0_PD4_Pos) & PORT2_PDR0_PD4_Msk);       
 8014a5c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8014a60:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014a64:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8014a68:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014a6c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014a6e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->IOCR4 |= ((uint32_t)24 << 3);
 8014a70:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8014a74:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014a78:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8014a7c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014a80:	6952      	ldr	r2, [r2, #20]
 8014a82:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8014a86:	615a      	str	r2, [r3, #20]
 	 
  PORT2->OMR |= ((uint32_t)0x01 << 4);          
 8014a88:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8014a8c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014a90:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8014a94:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014a98:	6852      	ldr	r2, [r2, #4]
 8014a9a:	f042 0210 	orr.w	r2, r2, #16
 8014a9e:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 2.5 based on User configuration */
  PORT2->PDR0  &= (~(PORT2_PDR0_PD5_Msk));
 8014aa0:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8014aa4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014aa8:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8014aac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014ab0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014ab2:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8014ab6:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->PDR0  |= (((uint32_t)0 << PORT2_PDR0_PD5_Pos) & PORT2_PDR0_PD5_Msk);
 8014ab8:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8014abc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014ac0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8014ac4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014ac8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8014aca:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT2->IOCR4 |= ((uint32_t)24 << 11);
 8014acc:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8014ad0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014ad4:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8014ad8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014adc:	6952      	ldr	r2, [r2, #20]
 8014ade:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8014ae2:	615a      	str	r2, [r3, #20]
 	 
  PORT2->OMR |= ((uint32_t)0x01 << 5);
 8014ae4:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8014ae8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8014aec:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8014af0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8014af4:	6852      	ldr	r2, [r2, #4]
 8014af6:	f042 0220 	orr.w	r2, r2, #32
 8014afa:	605a      	str	r2, [r3, #4]

}
 8014afc:	bd80      	pop	{r7, pc}
 8014afe:	bf00      	nop

08014b00 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 8014b00:	b480      	push	{r7}
 8014b02:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 8014b04:	46bd      	mov	sp, r7
 8014b06:	bc80      	pop	{r7}
 8014b08:	4770      	bx	lr
 8014b0a:	bf00      	nop

08014b0c <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 8014b0c:	b580      	push	{r7, lr}
 8014b0e:	b086      	sub	sp, #24
 8014b10:	af00      	add	r7, sp, #0
 8014b12:	6078      	str	r0, [r7, #4]
 8014b14:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 8014b16:	f04f 0300 	mov.w	r3, #0
 8014b1a:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 8014b1c:	f04f 0300 	mov.w	r3, #0
 8014b20:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	685b      	ldr	r3, [r3, #4]
 8014b26:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 8014b28:	f04f 0304 	mov.w	r3, #4
 8014b2c:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 8014b2e:	697b      	ldr	r3, [r7, #20]
 8014b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b32:	f023 0204 	bic.w	r2, r3, #4
 8014b36:	697b      	ldr	r3, [r7, #20]
 8014b38:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 8014b3a:	f107 020c 	add.w	r2, r7, #12
 8014b3e:	f107 0308 	add.w	r3, r7, #8
 8014b42:	6838      	ldr	r0, [r7, #0]
 8014b44:	4611      	mov	r1, r2
 8014b46:	461a      	mov	r2, r3
 8014b48:	f7ff fe38 	bl	80147bc <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8014b4c:	697b      	ldr	r3, [r7, #20]
 8014b4e:	691b      	ldr	r3, [r3, #16]
 8014b50:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8014b54:	f023 0303 	bic.w	r3, r3, #3
 8014b58:	697a      	ldr	r2, [r7, #20]
 8014b5a:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 8014b5c:	697b      	ldr	r3, [r7, #20]
 8014b5e:	691a      	ldr	r2, [r3, #16]
 8014b60:	68bb      	ldr	r3, [r7, #8]
 8014b62:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8014b66:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8014b6a:	431a      	orrs	r2, r3
 8014b6c:	697b      	ldr	r3, [r7, #20]
 8014b6e:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 8014b70:	697b      	ldr	r3, [r7, #20]
 8014b72:	695a      	ldr	r2, [r3, #20]
 8014b74:	f248 03ff 	movw	r3, #33023	; 0x80ff
 8014b78:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 8014b7c:	4013      	ands	r3, r2
 8014b7e:	697a      	ldr	r2, [r7, #20]
 8014b80:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 8014b82:	683b      	ldr	r3, [r7, #0]
 8014b84:	2b64      	cmp	r3, #100	; 0x64
 8014b86:	d80f      	bhi.n	8014ba8 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8014b88:	697b      	ldr	r3, [r7, #20]
 8014b8a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8014b92:	f04f 0300 	mov.w	r3, #0
 8014b96:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8014b9a:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8014b9c:	4313      	orrs	r3, r2
 8014b9e:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8014ba2:	697b      	ldr	r3, [r7, #20]
 8014ba4:	615a      	str	r2, [r3, #20]
 8014ba6:	e00e      	b.n	8014bc6 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8014ba8:	697b      	ldr	r3, [r7, #20]
 8014baa:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8014bac:	68fb      	ldr	r3, [r7, #12]
 8014bae:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8014bb2:	f04f 0300 	mov.w	r3, #0
 8014bb6:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8014bba:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8014bbc:	4313      	orrs	r3, r2
 8014bbe:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8014bc2:	697b      	ldr	r3, [r7, #20]
 8014bc4:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 8014bc6:	697b      	ldr	r3, [r7, #20]
 8014bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014bca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8014bce:	697b      	ldr	r3, [r7, #20]
 8014bd0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 8014bd2:	683b      	ldr	r3, [r7, #0]
 8014bd4:	2b64      	cmp	r3, #100	; 0x64
 8014bd6:	d804      	bhi.n	8014be2 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 8014bd8:	697b      	ldr	r3, [r7, #20]
 8014bda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8014bdc:	697b      	ldr	r3, [r7, #20]
 8014bde:	63da      	str	r2, [r3, #60]	; 0x3c
 8014be0:	e005      	b.n	8014bee <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 8014be2:	697b      	ldr	r3, [r7, #20]
 8014be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014be6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8014bea:	697b      	ldr	r3, [r7, #20]
 8014bec:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 8014bee:	f04f 0300 	mov.w	r3, #0
 8014bf2:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8014bf4:	697b      	ldr	r3, [r7, #20]
 8014bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014bf8:	f043 0204 	orr.w	r2, r3, #4
 8014bfc:	697b      	ldr	r3, [r7, #20]
 8014bfe:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 8014c00:	693b      	ldr	r3, [r7, #16]
}
 8014c02:	4618      	mov	r0, r3
 8014c04:	f107 0718 	add.w	r7, r7, #24
 8014c08:	46bd      	mov	sp, r7
 8014c0a:	bd80      	pop	{r7, pc}

08014c0c <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 8014c0c:	b480      	push	{r7}
 8014c0e:	b085      	sub	sp, #20
 8014c10:	af00      	add	r7, sp, #0
 8014c12:	6078      	str	r0, [r7, #4]
 8014c14:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8014c16:	f04f 0300 	mov.w	r3, #0
 8014c1a:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	685b      	ldr	r3, [r3, #4]
 8014c20:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 8014c22:	68bb      	ldr	r3, [r7, #8]
 8014c24:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8014c28:	f003 0308 	and.w	r3, r3, #8
 8014c2c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d003      	beq.n	8014c3c <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 8014c34:	f04f 0300 	mov.w	r3, #0
 8014c38:	73fb      	strb	r3, [r7, #15]
 8014c3a:	e009      	b.n	8014c50 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 8014c3c:	68bb      	ldr	r3, [r7, #8]
 8014c3e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8014c42:	b2db      	uxtb	r3, r3
 8014c44:	461a      	mov	r2, r3
 8014c46:	683b      	ldr	r3, [r7, #0]
 8014c48:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 8014c4a:	f04f 0301 	mov.w	r3, #1
 8014c4e:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 8014c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c52:	4618      	mov	r0, r3
 8014c54:	f107 0714 	add.w	r7, r7, #20
 8014c58:	46bd      	mov	sp, r7
 8014c5a:	bc80      	pop	{r7}
 8014c5c:	4770      	bx	lr
 8014c5e:	bf00      	nop

08014c60 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 8014c60:	b480      	push	{r7}
 8014c62:	b085      	sub	sp, #20
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	6078      	str	r0, [r7, #4]
 8014c68:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8014c6a:	f04f 0300 	mov.w	r3, #0
 8014c6e:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	685b      	ldr	r3, [r3, #4]
 8014c74:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 8014c76:	68bb      	ldr	r3, [r7, #8]
 8014c78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014c7a:	f003 0302 	and.w	r3, r3, #2
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d003      	beq.n	8014c8a <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 8014c82:	f04f 0300 	mov.w	r3, #0
 8014c86:	73fb      	strb	r3, [r7, #15]
       break;
 8014c88:	e019      	b.n	8014cbe <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 8014c8a:	68bb      	ldr	r3, [r7, #8]
 8014c8c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8014c90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8014c94:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d003      	beq.n	8014ca4 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 8014c9c:	f04f 0300 	mov.w	r3, #0
 8014ca0:	73fb      	strb	r3, [r7, #15]
 8014ca2:	e00c      	b.n	8014cbe <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 8014ca4:	683b      	ldr	r3, [r7, #0]
 8014ca6:	785b      	ldrb	r3, [r3, #1]
 8014ca8:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8014cac:	683b      	ldr	r3, [r7, #0]
 8014cae:	781b      	ldrb	r3, [r3, #0]
 8014cb0:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 8014cb2:	68bb      	ldr	r3, [r7, #8]
 8014cb4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 8014cb8:	f04f 0301 	mov.w	r3, #1
 8014cbc:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 8014cbe:	7bfb      	ldrb	r3, [r7, #15]

}
 8014cc0:	4618      	mov	r0, r3
 8014cc2:	f107 0714 	add.w	r7, r7, #20
 8014cc6:	46bd      	mov	sp, r7
 8014cc8:	bc80      	pop	{r7}
 8014cca:	4770      	bx	lr

08014ccc <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8014ccc:	b480      	push	{r7}
 8014cce:	b087      	sub	sp, #28
 8014cd0:	af00      	add	r7, sp, #0
 8014cd2:	6078      	str	r0, [r7, #4]
 8014cd4:	460b      	mov	r3, r1
 8014cd6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 8014cd8:	f04f 0302 	mov.w	r3, #2
 8014cdc:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8014cde:	f04f 0300 	mov.w	r3, #0
 8014ce2:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	685b      	ldr	r3, [r3, #4]
 8014ce8:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8014cea:	78fb      	ldrb	r3, [r7, #3]
 8014cec:	2b04      	cmp	r3, #4
 8014cee:	d80d      	bhi.n	8014d0c <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8014cf0:	68fb      	ldr	r3, [r7, #12]
 8014cf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014cf4:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 8014cf6:	78fb      	ldrb	r3, [r7, #3]
 8014cf8:	f103 030a 	add.w	r3, r3, #10
 8014cfc:	f04f 0201 	mov.w	r2, #1
 8014d00:	fa02 f303 	lsl.w	r3, r2, r3
 8014d04:	693a      	ldr	r2, [r7, #16]
 8014d06:	4013      	ands	r3, r2
 8014d08:	613b      	str	r3, [r7, #16]
 8014d0a:	e035      	b.n	8014d78 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8014d0c:	78fb      	ldrb	r3, [r7, #3]
 8014d0e:	2b06      	cmp	r3, #6
 8014d10:	d107      	bne.n	8014d22 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014d16:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8014d18:	693b      	ldr	r3, [r7, #16]
 8014d1a:	f003 0320 	and.w	r3, r3, #32
 8014d1e:	613b      	str	r3, [r7, #16]
 8014d20:	e02a      	b.n	8014d78 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8014d22:	78fb      	ldrb	r3, [r7, #3]
 8014d24:	2b05      	cmp	r3, #5
 8014d26:	d107      	bne.n	8014d38 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014d2c:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8014d2e:	693b      	ldr	r3, [r7, #16]
 8014d30:	f003 0302 	and.w	r3, r3, #2
 8014d34:	613b      	str	r3, [r7, #16]
 8014d36:	e01f      	b.n	8014d78 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8014d38:	78fb      	ldrb	r3, [r7, #3]
 8014d3a:	2b08      	cmp	r3, #8
 8014d3c:	d80e      	bhi.n	8014d5c <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8014d44:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 8014d46:	78fb      	ldrb	r3, [r7, #3]
 8014d48:	f1a3 0307 	sub.w	r3, r3, #7
 8014d4c:	f04f 0201 	mov.w	r2, #1
 8014d50:	fa02 f303 	lsl.w	r3, r2, r3
 8014d54:	693a      	ldr	r2, [r7, #16]
 8014d56:	4013      	ands	r3, r2
 8014d58:	613b      	str	r3, [r7, #16]
 8014d5a:	e00d      	b.n	8014d78 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 8014d5c:	68fb      	ldr	r3, [r7, #12]
 8014d5e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8014d62:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8014d64:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 8014d66:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8014d6a:	f04f 0201 	mov.w	r2, #1
 8014d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8014d72:	693a      	ldr	r2, [r7, #16]
 8014d74:	4013      	ands	r3, r2
 8014d76:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 8014d78:	693b      	ldr	r3, [r7, #16]
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d002      	beq.n	8014d84 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 8014d7e:	f04f 0303 	mov.w	r3, #3
 8014d82:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8014d84:	697b      	ldr	r3, [r7, #20]
}
 8014d86:	4618      	mov	r0, r3
 8014d88:	f107 071c 	add.w	r7, r7, #28
 8014d8c:	46bd      	mov	sp, r7
 8014d8e:	bc80      	pop	{r7}
 8014d90:	4770      	bx	lr
 8014d92:	bf00      	nop

08014d94 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8014d94:	b480      	push	{r7}
 8014d96:	b085      	sub	sp, #20
 8014d98:	af00      	add	r7, sp, #0
 8014d9a:	6078      	str	r0, [r7, #4]
 8014d9c:	460b      	mov	r3, r1
 8014d9e:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	685b      	ldr	r3, [r3, #4]
 8014da4:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8014da6:	78fb      	ldrb	r3, [r7, #3]
 8014da8:	2b04      	cmp	r3, #4
 8014daa:	d809      	bhi.n	8014dc0 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8014dac:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 8014dae:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8014db2:	f04f 0201 	mov.w	r2, #1
 8014db6:	fa02 f203 	lsl.w	r2, r2, r3
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	64da      	str	r2, [r3, #76]	; 0x4c
 8014dbe:	e025      	b.n	8014e0c <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8014dc0:	78fb      	ldrb	r3, [r7, #3]
 8014dc2:	2b06      	cmp	r3, #6
 8014dc4:	d104      	bne.n	8014dd0 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8014dc6:	68fb      	ldr	r3, [r7, #12]
 8014dc8:	f04f 0220 	mov.w	r2, #32
 8014dcc:	64da      	str	r2, [r3, #76]	; 0x4c
 8014dce:	e01d      	b.n	8014e0c <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8014dd0:	78fb      	ldrb	r3, [r7, #3]
 8014dd2:	2b05      	cmp	r3, #5
 8014dd4:	d104      	bne.n	8014de0 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	f04f 0202 	mov.w	r2, #2
 8014ddc:	64da      	str	r2, [r3, #76]	; 0x4c
 8014dde:	e015      	b.n	8014e0c <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8014de0:	78fb      	ldrb	r3, [r7, #3]
 8014de2:	2b08      	cmp	r3, #8
 8014de4:	d809      	bhi.n	8014dfa <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 8014de6:	78fb      	ldrb	r3, [r7, #3]
 8014de8:	f1a3 0307 	sub.w	r3, r3, #7
 8014dec:	f04f 0201 	mov.w	r2, #1
 8014df0:	fa02 f203 	lsl.w	r2, r2, r3
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	64da      	str	r2, [r3, #76]	; 0x4c
 8014df8:	e008      	b.n	8014e0c <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8014dfa:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 8014dfc:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8014e00:	f04f 0201 	mov.w	r2, #1
 8014e04:	fa02 f203 	lsl.w	r2, r2, r3
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 8014e0c:	f107 0714 	add.w	r7, r7, #20
 8014e10:	46bd      	mov	sp, r7
 8014e12:	bc80      	pop	{r7}
 8014e14:	4770      	bx	lr
 8014e16:	bf00      	nop

08014e18 <ERU002_Init>:
/*
 * Function to initialize ERU channel
 */

void ERU002_Init(void)
{
 8014e18:	b580      	push	{r7, lr}
 8014e1a:	b082      	sub	sp, #8
 8014e1c:	af00      	add	r7, sp, #0
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 8014e1e:	f04f 0300 	mov.w	r3, #0
 8014e22:	607b      	str	r3, [r7, #4]
 8014e24:	e00d      	b.n	8014e42 <ERU002_Init+0x2a>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
 8014e26:	f240 03a8 	movw	r3, #168	; 0xa8
 8014e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014e2e:	687a      	ldr	r2, [r7, #4]
 8014e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014e34:	4618      	mov	r0, r3
 8014e36:	f000 f80b 	bl	8014e50 <ERU002_lInit>

void ERU002_Init(void)
{
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	f103 0301 	add.w	r3, r3, #1
 8014e40:	607b      	str	r3, [r7, #4]
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	2b01      	cmp	r3, #1
 8014e46:	d9ee      	bls.n	8014e26 <ERU002_Init+0xe>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
  }
}
 8014e48:	f107 0708 	add.w	r7, r7, #8
 8014e4c:	46bd      	mov	sp, r7
 8014e4e:	bd80      	pop	{r7, pc}

08014e50 <ERU002_lInit>:

void ERU002_lInit(const ERU002_HandleType * Handle)
{
 8014e50:	b590      	push	{r4, r7, lr}
 8014e52:	b083      	sub	sp, #12
 8014e54:	af00      	add	r7, sp, #0
 8014e56:	6078      	str	r0, [r7, #4]
#if (UC_FAMILY == XMC4) 
  if (ERU1 == Handle->ERURegs)
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	681a      	ldr	r2, [r3, #0]
 8014e5c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8014e60:	f2c4 0304 	movt	r3, #16388	; 0x4004
 8014e64:	429a      	cmp	r2, r3
 8014e66:	d10a      	bne.n	8014e7e <ERU002_lInit+0x2e>
  {
	  /* Reset the ERU Unit 1*/
	  if(RESET001_GetStatus(PER0_ERU1) == 1)
 8014e68:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8014e6c:	f7f9 fcce 	bl	800e80c <RESET001_GetStatus>
 8014e70:	4603      	mov	r3, r0
 8014e72:	2b01      	cmp	r3, #1
 8014e74:	d103      	bne.n	8014e7e <ERU002_lInit+0x2e>
	  {
	    /* De-assert the module */
	    RESET001_DeassertReset(PER0_ERU1);
 8014e76:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8014e7a:	f7f9 fc87 	bl	800e78c <RESET001_DeassertReset>
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	681b      	ldr	r3, [r3, #0]
 8014e82:	687a      	ldr	r2, [r7, #4]
 8014e84:	6852      	ldr	r2, [r2, #4]
 8014e86:	6879      	ldr	r1, [r7, #4]
 8014e88:	6809      	ldr	r1, [r1, #0]
 8014e8a:	6878      	ldr	r0, [r7, #4]
 8014e8c:	6840      	ldr	r0, [r0, #4]
 8014e8e:	f100 0008 	add.w	r0, r0, #8
 8014e92:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
 8014e96:	6879      	ldr	r1, [r7, #4]
 8014e98:	6889      	ldr	r1, [r1, #8]
 8014e9a:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8014e9e:	f001 0430 	and.w	r4, r1, #48	; 0x30
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
 8014ea2:	6879      	ldr	r1, [r7, #4]
 8014ea4:	68c9      	ldr	r1, [r1, #12]
 8014ea6:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8014eaa:	f001 0104 	and.w	r1, r1, #4
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
 8014eae:	4321      	orrs	r1, r4
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 8014eb0:	4301      	orrs	r1, r0
 8014eb2:	f102 0208 	add.w	r2, r2, #8
 8014eb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
			ERU_EXOCON_GEEN_Msk));	  					 
 
}
 8014eba:	f107 070c 	add.w	r7, r7, #12
 8014ebe:	46bd      	mov	sp, r7
 8014ec0:	bd90      	pop	{r4, r7, pc}
 8014ec2:	bf00      	nop

08014ec4 <ERU002_SetPeripheralTrigInputSrc>:
 *  ERU_OGU_y = SIGNAL_ERU_OGU_y1 for signal 0
 */

uint32_t  ERU002_SetPeripheralTrigInputSrc(const ERU002_HandleType *Handle, 
                                           uint32_t ERU_OGU_y)
{
 8014ec4:	b480      	push	{r7}
 8014ec6:	b085      	sub	sp, #20
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	6078      	str	r0, [r7, #4]
 8014ecc:	6039      	str	r1, [r7, #0]
	 
	uint32_t status = 0;
 8014ece:	f04f 0300 	mov.w	r3, #0
 8014ed2:	60fb      	str	r3, [r7, #12]
	
	ERU_GLOBAL_TypeDef *ERURegs = Handle->ERURegs;
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	60bb      	str	r3, [r7, #8]
	
	/* Check the OGU_y value */
	if( ( ERU_OGU_y <= ERU_OGU_Y_MAX ) && ( ERURegs != NULL) )
 8014eda:	683b      	ldr	r3, [r7, #0]
 8014edc:	2b03      	cmp	r3, #3
 8014ede:	d81a      	bhi.n	8014f16 <ERU002_SetPeripheralTrigInputSrc+0x52>
 8014ee0:	68bb      	ldr	r3, [r7, #8]
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d017      	beq.n	8014f16 <ERU002_SetPeripheralTrigInputSrc+0x52>
	{
		/* ERUx_EXOCON[y]_ISS x =0 and 1, y = 0, 1, 2 and 3 */
		WR_REG(ERURegs->EXOCON[Handle->OutputChannel], ERU_EXOCON_ISS_Msk, 
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	685a      	ldr	r2, [r3, #4]
 8014eea:	683b      	ldr	r3, [r7, #0]
 8014eec:	f003 0103 	and.w	r1, r3, #3
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	6858      	ldr	r0, [r3, #4]
 8014ef4:	68bb      	ldr	r3, [r7, #8]
 8014ef6:	f100 0008 	add.w	r0, r0, #8
 8014efa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8014efe:	f023 0303 	bic.w	r3, r3, #3
 8014f02:	4319      	orrs	r1, r3
 8014f04:	68bb      	ldr	r3, [r7, #8]
 8014f06:	f102 0208 	add.w	r2, r2, #8
 8014f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		       ERU_EXOCON_ISS_Pos, ERU_OGU_y);
		
		status = ERU_INPUT_LEVEL_SET;
 8014f0e:	f04f 0301 	mov.w	r3, #1
 8014f12:	60fb      	str	r3, [r7, #12]
 8014f14:	e002      	b.n	8014f1c <ERU002_SetPeripheralTrigInputSrc+0x58>
	}
	else
	{
		status = ERU_INVALID_INPUT;
 8014f16:	f04f 030f 	mov.w	r3, #15
 8014f1a:	60fb      	str	r3, [r7, #12]
	}
	return status;
 8014f1c:	68fb      	ldr	r3, [r7, #12]
	
}
 8014f1e:	4618      	mov	r0, r3
 8014f20:	f107 0714 	add.w	r7, r7, #20
 8014f24:	46bd      	mov	sp, r7
 8014f26:	bc80      	pop	{r7}
 8014f28:	4770      	bx	lr
 8014f2a:	bf00      	nop

08014f2c <ERU002_GetPatternResult>:

/*
 * Function to get pattern result
 */
inline uint32_t ERU002_GetPatternResult(const ERU002_HandleType Handle)
{
 8014f2c:	b490      	push	{r4, r7}
 8014f2e:	b086      	sub	sp, #24
 8014f30:	af00      	add	r7, sp, #0
 8014f32:	463c      	mov	r4, r7
 8014f34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t Status;
	
	Status = RD_REG(Handle.ERURegs->EXOCON[Handle.OutputChannel],
 8014f38:	683b      	ldr	r3, [r7, #0]
 8014f3a:	687a      	ldr	r2, [r7, #4]
 8014f3c:	f102 0208 	add.w	r2, r2, #8
 8014f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014f44:	f003 0308 	and.w	r3, r3, #8
 8014f48:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8014f4c:	617b      	str	r3, [r7, #20]
						  ERU_EXOCON_PDR_Msk,ERU_EXOCON_PDR_Pos);

	return Status;
 8014f4e:	697b      	ldr	r3, [r7, #20]

}
 8014f50:	4618      	mov	r0, r3
 8014f52:	f107 0718 	add.w	r7, r7, #24
 8014f56:	46bd      	mov	sp, r7
 8014f58:	bc90      	pop	{r4, r7}
 8014f5a:	4770      	bx	lr

08014f5c <ERU002_EnablePatternDetection>:

/*
 * Function to enable pattern result
 */
void ERU002_EnablePatternDetection(const ERU002_HandleType *Handle)
{
 8014f5c:	b480      	push	{r7}
 8014f5e:	b083      	sub	sp, #12
 8014f60:	af00      	add	r7, sp, #0
 8014f62:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d011      	beq.n	8014f8e <ERU002_EnablePatternDetection+0x32>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	687a      	ldr	r2, [r7, #4]
 8014f70:	6852      	ldr	r2, [r2, #4]
 8014f72:	6879      	ldr	r1, [r7, #4]
 8014f74:	6809      	ldr	r1, [r1, #0]
 8014f76:	6878      	ldr	r0, [r7, #4]
 8014f78:	6840      	ldr	r0, [r0, #4]
 8014f7a:	f100 0008 	add.w	r0, r0, #8
 8014f7e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014f82:	f041 0104 	orr.w	r1, r1, #4
 8014f86:	f102 0208 	add.w	r2, r2, #8
 8014f8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 1);
	}
}
 8014f8e:	f107 070c 	add.w	r7, r7, #12
 8014f92:	46bd      	mov	sp, r7
 8014f94:	bc80      	pop	{r7}
 8014f96:	4770      	bx	lr

08014f98 <ERU002_DisablePatternDetection>:

/*
 * Function to disable pattern result
 */
void ERU002_DisablePatternDetection(const ERU002_HandleType *Handle)
{
 8014f98:	b480      	push	{r7}
 8014f9a:	b083      	sub	sp, #12
 8014f9c:	af00      	add	r7, sp, #0
 8014f9e:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d011      	beq.n	8014fca <ERU002_DisablePatternDetection+0x32>
	{	
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	687a      	ldr	r2, [r7, #4]
 8014fac:	6852      	ldr	r2, [r2, #4]
 8014fae:	6879      	ldr	r1, [r7, #4]
 8014fb0:	6809      	ldr	r1, [r1, #0]
 8014fb2:	6878      	ldr	r0, [r7, #4]
 8014fb4:	6840      	ldr	r0, [r0, #4]
 8014fb6:	f100 0008 	add.w	r0, r0, #8
 8014fba:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014fbe:	f021 0104 	bic.w	r1, r1, #4
 8014fc2:	f102 0208 	add.w	r2, r2, #8
 8014fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 0);
	}
}
 8014fca:	f107 070c 	add.w	r7, r7, #12
 8014fce:	46bd      	mov	sp, r7
 8014fd0:	bc80      	pop	{r7}
 8014fd2:	4770      	bx	lr

08014fd4 <ERU002_SelectServiceRequestMode>:
/*
 * Function to select service request mode
 */
void ERU002_SelectServiceRequestMode(const ERU002_HandleType *Handle, 
		                             ERU002_ServiceRequestMode_t scheme)
{
 8014fd4:	b490      	push	{r4, r7}
 8014fd6:	b082      	sub	sp, #8
 8014fd8:	af00      	add	r7, sp, #0
 8014fda:	6078      	str	r0, [r7, #4]
 8014fdc:	460b      	mov	r3, r1
 8014fde:	70fb      	strb	r3, [r7, #3]
	if( Handle != NULL )
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d017      	beq.n	8015016 <ERU002_SelectServiceRequestMode+0x42>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	681b      	ldr	r3, [r3, #0]
 8014fea:	687a      	ldr	r2, [r7, #4]
 8014fec:	6852      	ldr	r2, [r2, #4]
 8014fee:	78f9      	ldrb	r1, [r7, #3]
 8014ff0:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8014ff4:	f001 0030 	and.w	r0, r1, #48	; 0x30
 8014ff8:	6879      	ldr	r1, [r7, #4]
 8014ffa:	6809      	ldr	r1, [r1, #0]
 8014ffc:	687c      	ldr	r4, [r7, #4]
 8014ffe:	6864      	ldr	r4, [r4, #4]
 8015000:	f104 0408 	add.w	r4, r4, #8
 8015004:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8015008:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 801500c:	4301      	orrs	r1, r0
 801500e:	f102 0208 	add.w	r2, r2, #8
 8015012:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			   ERU_EXOCON_GP_Msk,ERU_EXOCON_GP_Pos,scheme);
	}
}
 8015016:	f107 0708 	add.w	r7, r7, #8
 801501a:	46bd      	mov	sp, r7
 801501c:	bc90      	pop	{r4, r7}
 801501e:	4770      	bx	lr

08015020 <ERU001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_lInit(const ERU001_HandleType *Handle)
{
 8015020:	b580      	push	{r7, lr}
 8015022:	b084      	sub	sp, #16
 8015024:	af00      	add	r7, sp, #0
 8015026:	6078      	str	r0, [r7, #4]
  /* Used to store the value that needs to be loaded to 
     Event Input Control register */
  uint32_t uRegValue = 0U;
 8015028:	f04f 0300 	mov.w	r3, #0
 801502c:	60fb      	str	r3, [r7, #12]
  
#if (UC_FAMILY == XMC4)
  /* Check instantiated app resource is ERU1 kernel*/
  if (ERU1 == Handle->ERURegs)
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	681a      	ldr	r2, [r3, #0]
 8015032:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015036:	f2c4 0304 	movt	r3, #16388	; 0x4004
 801503a:	429a      	cmp	r2, r3
 801503c:	d10a      	bne.n	8015054 <ERU001_lInit+0x34>
  {
    /* Get the reset status of the ERU1 peripheral */
    if (TRUE == RESET001_GetStatus(PER0_ERU1))
 801503e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8015042:	f7f9 fbe3 	bl	800e80c <RESET001_GetStatus>
 8015046:	4603      	mov	r3, r0
 8015048:	2b01      	cmp	r3, #1
 801504a:	d103      	bne.n	8015054 <ERU001_lInit+0x34>
	{ 
	  /* De-assert the ERU1 peripheral */
	  RESET001_DeassertReset(PER0_ERU1);
 801504c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8015050:	f7f9 fb9c 	bl	800e78c <RESET001_DeassertReset>
  }

#endif
  
  /* Rebuild Level Detection for Status Flag ETLx */
  uRegValue |= ( ( (uint32_t)Handle->LevelDetect   << ERU_EXICON_LD_Pos ) & \
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	795b      	ldrb	r3, [r3, #5]
 8015058:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801505c:	f003 0302 	and.w	r3, r3, #2
 8015060:	68fa      	ldr	r2, [r7, #12]
 8015062:	4313      	orrs	r3, r2
 8015064:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_LD_Msk );
  /* Rising Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->RiseEdgeDetEn << ERU_EXICON_RE_Pos ) & \
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	799b      	ldrb	r3, [r3, #6]
 801506a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801506e:	f003 0304 	and.w	r3, r3, #4
 8015072:	68fa      	ldr	r2, [r7, #12]
 8015074:	4313      	orrs	r3, r2
 8015076:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_RE_Msk );
  /* Falling Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->FallEdgeDetEn << ERU_EXICON_FE_Pos ) & \
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	79db      	ldrb	r3, [r3, #7]
 801507c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8015080:	f003 0308 	and.w	r3, r3, #8
 8015084:	68fa      	ldr	r2, [r7, #12]
 8015086:	4313      	orrs	r3, r2
 8015088:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_FE_Msk );
  /* Input Source Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputSrcSel   << ERU_EXICON_SS_Pos ) & \
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	7a1b      	ldrb	r3, [r3, #8]
 801508e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015092:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8015096:	68fa      	ldr	r2, [r7, #12]
 8015098:	4313      	orrs	r3, r2
 801509a:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_SS_Msk );
  /* Input A Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputANegSel  << ERU_EXICON_NA_Pos ) & \
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	7a5b      	ldrb	r3, [r3, #9]
 80150a0:	ea4f 2383 	mov.w	r3, r3, lsl #10
 80150a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80150a8:	68fa      	ldr	r2, [r7, #12]
 80150aa:	4313      	orrs	r3, r2
 80150ac:	60fb      	str	r3, [r7, #12]
          ERU_EXICON_NA_Msk );
  /* Input B Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputBNegSel  << ERU_EXICON_NB_Pos ) & \
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	7a9b      	ldrb	r3, [r3, #10]
 80150b2:	ea4f 23c3 	mov.w	r3, r3, lsl #11
 80150b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80150ba:	68fa      	ldr	r2, [r7, #12]
 80150bc:	4313      	orrs	r3, r2
 80150be:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_NB_Msk );
  /* Update of Event Input Control register*/
  Handle->ERURegs->EXICON[Handle->InputChannel] |= uRegValue;
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	681b      	ldr	r3, [r3, #0]
 80150c4:	687a      	ldr	r2, [r7, #4]
 80150c6:	7912      	ldrb	r2, [r2, #4]
 80150c8:	6879      	ldr	r1, [r7, #4]
 80150ca:	6809      	ldr	r1, [r1, #0]
 80150cc:	6878      	ldr	r0, [r7, #4]
 80150ce:	7900      	ldrb	r0, [r0, #4]
 80150d0:	f100 0004 	add.w	r0, r0, #4
 80150d4:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 80150d8:	68f9      	ldr	r1, [r7, #12]
 80150da:	4301      	orrs	r1, r0
 80150dc:	f102 0204 	add.w	r2, r2, #4
 80150e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
} 
 80150e4:	f107 0710 	add.w	r7, r7, #16
 80150e8:	46bd      	mov	sp, r7
 80150ea:	bd80      	pop	{r7, pc}

080150ec <ERU001_Init>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_Init()
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b082      	sub	sp, #8
 80150f0:	af00      	add	r7, sp, #0
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 80150f2:	f04f 0300 	mov.w	r3, #0
 80150f6:	607b      	str	r3, [r7, #4]
 80150f8:	e00d      	b.n	8015116 <ERU001_Init+0x2a>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
 80150fa:	f240 03b0 	movw	r3, #176	; 0xb0
 80150fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015102:	687a      	ldr	r2, [r7, #4]
 8015104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015108:	4618      	mov	r0, r3
 801510a:	f7ff ff89 	bl	8015020 <ERU001_lInit>
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	f103 0301 	add.w	r3, r3, #1
 8015114:	607b      	str	r3, [r7, #4]
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	2b01      	cmp	r3, #1
 801511a:	d9ee      	bls.n	80150fa <ERU001_Init+0xe>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
  }	
}
 801511c:	f107 0708 	add.w	r7, r7, #8
 8015120:	46bd      	mov	sp, r7
 8015122:	bd80      	pop	{r7, pc}

08015124 <ERU001_ClearFlag>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
inline void ERU001_ClearFlag(ERU001_HandleType Handle)
{
 8015124:	b480      	push	{r7}
 8015126:	b085      	sub	sp, #20
 8015128:	af00      	add	r7, sp, #0
 801512a:	f107 0304 	add.w	r3, r7, #4
 801512e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  Handle.ERURegs->EXICON[Handle.InputChannel] &= ~( (uint32_t)1U << ERU_EXICON_FL_Pos);
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	7a3a      	ldrb	r2, [r7, #8]
 8015136:	6879      	ldr	r1, [r7, #4]
 8015138:	7a38      	ldrb	r0, [r7, #8]
 801513a:	f100 0004 	add.w	r0, r0, #4
 801513e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8015142:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8015146:	f102 0204 	add.w	r2, r2, #4
 801514a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801514e:	f107 0714 	add.w	r7, r7, #20
 8015152:	46bd      	mov	sp, r7
 8015154:	bc80      	pop	{r7}
 8015156:	4770      	bx	lr

08015158 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8015158:	b480      	push	{r7}
 801515a:	b085      	sub	sp, #20
 801515c:	af00      	add	r7, sp, #0
 801515e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	f003 0307 	and.w	r3, r3, #7
 8015166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8015168:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801516c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8015170:	68db      	ldr	r3, [r3, #12]
 8015172:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8015174:	68ba      	ldr	r2, [r7, #8]
 8015176:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 801517a:	4013      	ands	r3, r2
 801517c:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8015184:	68bb      	ldr	r3, [r7, #8]
 8015186:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8015188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 801518c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8015190:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8015192:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8015196:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801519a:	68ba      	ldr	r2, [r7, #8]
 801519c:	60da      	str	r2, [r3, #12]
}
 801519e:	f107 0714 	add.w	r7, r7, #20
 80151a2:	46bd      	mov	sp, r7
 80151a4:	bc80      	pop	{r7}
 80151a6:	4770      	bx	lr

080151a8 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 80151a8:	b580      	push	{r7, lr}
 80151aa:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 80151ac:	f04f 0001 	mov.w	r0, #1
 80151b0:	f7ff ffd2 	bl	8015158 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 80151b4:	f000 fbb4 	bl	8015920 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 80151b8:	f000 ff50 	bl	801605c <CLK001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 80151bc:	f7fd fb86 	bl	80128cc <NVIC002_Init>
	 
	//  Initialization of app 'ERU001'		     
	ERU001_Init();
 80151c0:	f7ff ff94 	bl	80150ec <ERU001_Init>
	 
	//  Initialization of app 'ERU002'		     
	ERU002_Init();
 80151c4:	f7ff fe28 	bl	8014e18 <ERU002_Init>
	 
	//  Initialization of app 'IO002'		     
	IO002_Init();
 80151c8:	f7ff f97e 	bl	80144c8 <IO002_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 80151cc:	f7f8 fba2 	bl	800d914 <UART001_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
 80151d0:	f000 ffb0 	bl	8016134 <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'PWMSP001'		     
	PWMSP001_Init();
 80151d4:	f7fa fe08 	bl	800fde8 <PWMSP001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 80151d8:	f7f9 f89c 	bl	800e314 <SYSTM001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 80151dc:	f7ff fbbe 	bl	801495c <I2C001_Init>
	 
	//  Initialization of app 'CCU8GLOBAL'		     
	CCU8GLOBAL_Init();
 80151e0:	f000 ff68 	bl	80160b4 <CCU8GLOBAL_Init>
	 
	//  Initialization of app 'PWMMP001'		     
	PWMMP001_Init();
 80151e4:	f7fc fbac 	bl	8011940 <PWMMP001_Init>
	 
	//  Initialization of app 'PWMSP003'		     
	PWMSP003_Init();
 80151e8:	f7f9 fc4a 	bl	800ea80 <PWMSP003_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 80151ec:	f000 f808 	bl	8015200 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 80151f0:	bd80      	pop	{r7, pc}
 80151f2:	bf00      	nop

080151f4 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 80151f4:	b580      	push	{r7, lr}
 80151f6:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 80151f8:	f000 ff30 	bl	801605c <CLK001_Init>
} //  End of function SystemInit_DAVE3
 80151fc:	bd80      	pop	{r7, pc}
 80151fe:	bf00      	nop

08015200 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8015200:	b480      	push	{r7}
 8015202:	b087      	sub	sp, #28
 8015204:	af00      	add	r7, sp, #0
            	         
                                            
/*        ERU0 Macro definitions:         */    
/*        ERU1 Macro definitions:         */  

  WR_REG(ERU1->EXICON[1], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU1_EXICON[1]_PE */
 8015206:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801520a:	f2c4 0304 	movt	r3, #16388	; 0x4004
 801520e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015212:	f2c4 0204 	movt	r2, #16388	; 0x4004
 8015216:	6952      	ldr	r2, [r2, #20]
 8015218:	f042 0201 	orr.w	r2, r2, #1
 801521c:	615a      	str	r2, [r3, #20]

  WR_REG(ERU1->EXICON[1], ERU_EXICON_OCS_Msk, ERU_EXICON_OCS_Pos, SIGNAL_TRx3);                        /*    ERU1_EXICON[1]_OCS */
 801521e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015222:	f2c4 0304 	movt	r3, #16388	; 0x4004
 8015226:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801522a:	f2c4 0204 	movt	r2, #16388	; 0x4004
 801522e:	6952      	ldr	r2, [r2, #20]
 8015230:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8015234:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8015238:	615a      	str	r2, [r3, #20]

  WR_REG(ERU1->EXICON[3], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU1_EXICON[3]_PE */    
 801523a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801523e:	f2c4 0304 	movt	r3, #16388	; 0x4004
 8015242:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015246:	f2c4 0204 	movt	r2, #16388	; 0x4004
 801524a:	69d2      	ldr	r2, [r2, #28]
 801524c:	f042 0201 	orr.w	r2, r2, #1
 8015250:	61da      	str	r2, [r3, #28]
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8015252:	463b      	mov	r3, r7
 8015254:	f04f 0200 	mov.w	r2, #0
 8015258:	601a      	str	r2, [r3, #0]
 801525a:	f103 0304 	add.w	r3, r3, #4
 801525e:	f04f 0200 	mov.w	r2, #0
 8015262:	601a      	str	r2, [r3, #0]
 8015264:	f103 0304 	add.w	r3, r3, #4
 8015268:	f04f 0200 	mov.w	r2, #0
 801526c:	601a      	str	r2, [r3, #0]
 801526e:	f103 0304 	add.w	r3, r3, #4
 8015272:	f04f 0200 	mov.w	r2, #0
 8015276:	601a      	str	r2, [r3, #0]
 8015278:	f103 0304 	add.w	r3, r3, #4
 801527c:	f04f 0200 	mov.w	r2, #0
 8015280:	601a      	str	r2, [r3, #0]
 8015282:	f103 0304 	add.w	r3, r3, #4
 8015286:	f04f 0200 	mov.w	r2, #0
 801528a:	601a      	str	r2, [r3, #0]
 801528c:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 8015290:	683a      	ldr	r2, [r7, #0]
 8015292:	f04f 0300 	mov.w	r3, #0
 8015296:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801529a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801529c:	f003 030f 	and.w	r3, r3, #15
 80152a0:	4313      	orrs	r3, r2
 80152a2:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 80152a4:	f04f 0300 	mov.w	r3, #0
 80152a8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80152ac:	f04f 0200 	mov.w	r2, #0
 80152b0:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80152b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80152b6:	f022 020f 	bic.w	r2, r2, #15
 80152ba:	641a      	str	r2, [r3, #64]	; 0x40
                        
    UsicCcrMode[1] |= (uint32_t) RD_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos); 
 80152bc:	687a      	ldr	r2, [r7, #4]
 80152be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80152c2:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80152c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80152c8:	f003 030f 	and.w	r3, r3, #15
 80152cc:	4313      	orrs	r3, r2
 80152ce:	607b      	str	r3, [r7, #4]
    WR_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);   
 80152d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80152d4:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80152d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80152dc:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80152e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80152e2:	f022 020f 	bic.w	r2, r2, #15
 80152e6:	641a      	str	r2, [r3, #64]	; 0x40
                  
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 80152e8:	68ba      	ldr	r2, [r7, #8]
 80152ea:	f04f 0300 	mov.w	r3, #0
 80152ee:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80152f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80152f4:	f003 030f 	and.w	r3, r3, #15
 80152f8:	4313      	orrs	r3, r2
 80152fa:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 80152fc:	f04f 0300 	mov.w	r3, #0
 8015300:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015304:	f04f 0200 	mov.w	r2, #0
 8015308:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801530c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801530e:	f022 020f 	bic.w	r2, r2, #15
 8015312:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[3] |= (uint32_t) RD_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos); 
 8015314:	68fa      	ldr	r2, [r7, #12]
 8015316:	f44f 7300 	mov.w	r3, #512	; 0x200
 801531a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801531e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015320:	f003 030f 	and.w	r3, r3, #15
 8015324:	4313      	orrs	r3, r2
 8015326:	60fb      	str	r3, [r7, #12]
    WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8015328:	f44f 7300 	mov.w	r3, #512	; 0x200
 801532c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015330:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015334:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015338:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801533a:	f022 020f 	bic.w	r2, r2, #15
 801533e:	641a      	str	r2, [r3, #64]	; 0x40
           
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 8015340:	693a      	ldr	r2, [r7, #16]
 8015342:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015346:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801534a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801534c:	f003 030f 	and.w	r3, r3, #15
 8015350:	4313      	orrs	r3, r2
 8015352:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8015354:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015358:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801535c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015360:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015364:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015366:	f022 020f 	bic.w	r2, r2, #15
 801536a:	641a      	str	r2, [r3, #64]	; 0x40
      
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 801536c:	f04f 0300 	mov.w	r3, #0
 8015370:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8015374:	f04f 0200 	mov.w	r2, #0
 8015378:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801537c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8015380:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8015384:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						       
 //Interrupt node 5 is selected for Standard receive buffer event                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBINP_Msk, USIC_CH_RBCTR_SRBINP_Pos,5);  
 8015388:	f04f 0300 	mov.w	r3, #0
 801538c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8015390:	f04f 0200 	mov.w	r2, #0
 8015394:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8015398:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 801539c:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 80153a0:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80153a4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x03000020);		/*    DPTR = 32,  SIZE = 3 */ 
 80153a8:	f04f 0300 	mov.w	r3, #0
 80153ac:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80153b0:	f04f 0200 	mov.w	r2, #0
 80153b4:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80153b8:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80153bc:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80153c0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80153c4:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 80153c8:	f042 0220 	orr.w	r2, r2, #32
 80153cc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 80153d0:	f04f 0300 	mov.w	r3, #0
 80153d4:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80153d8:	f04f 0200 	mov.w	r2, #0
 80153dc:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80153e0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80153e4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80153e8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80153ec:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 80153f0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH1->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 80153f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80153f8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80153fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015400:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8015404:	69d2      	ldr	r2, [r2, #28]
 8015406:	f022 0207 	bic.w	r2, r2, #7
 801540a:	f042 0201 	orr.w	r2, r2, #1
 801540e:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									         
 //Interrupt node 3 is selected for Protocol specific event             
 WR_REG(USIC0_CH1->INPR, USIC_CH_INPR_PINP_Msk, USIC_CH_INPR_PINP_Pos,3);  
 8015410:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015414:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8015418:	f44f 7200 	mov.w	r2, #512	; 0x200
 801541c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8015420:	6992      	ldr	r2, [r2, #24]
 8015422:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8015426:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 801542a:	619a      	str	r2, [r3, #24]
 					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH1->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x0100002a);		/*    DPTR = 42,  SIZE = 1 */ 
 801542c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015430:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8015434:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015438:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801543c:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8015440:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8015444:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8015448:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 801544c:	f042 022a 	orr.w	r2, r2, #42	; 0x2a
 8015450:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH1->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000028);		/*    DPTR = 40,  SIZE = 1 */ 
 8015454:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015458:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801545c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015460:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8015464:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8015468:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801546c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8015470:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8015474:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 8015478:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 801547c:	f04f 0300 	mov.w	r3, #0
 8015480:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015484:	f04f 0200 	mov.w	r2, #0
 8015488:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801548c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8015490:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8015494:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 8015498:	f04f 0300 	mov.w	r3, #0
 801549c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80154a0:	f04f 0200 	mov.w	r2, #0
 80154a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80154a8:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80154ac:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80154b0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80154b4:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 80154b8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH1->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,3); 
 80154bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80154c0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80154c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80154c8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80154cc:	69d2      	ldr	r2, [r2, #28]
 80154ce:	f022 0207 	bic.w	r2, r2, #7
 80154d2:	f042 0203 	orr.w	r2, r2, #3
 80154d6:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC1_CH1->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 80154d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80154dc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80154e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80154e4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80154e8:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80154ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80154f0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						       
 //Interrupt node 1 is selected for Standard receive buffer event                 
 WR_REG(USIC1_CH1->RBCTR, USIC_CH_RBCTR_SRBINP_Msk, USIC_CH_RBCTR_SRBINP_Pos,1);  
 80154f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80154f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80154fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015500:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015504:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8015508:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 801550c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8015510:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC1_CH1->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x04000030);		/*    DPTR = 48,  SIZE = 4 */ 
 8015514:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015518:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801551c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015520:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015524:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8015528:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801552c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8015530:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8015534:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8015538:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH1->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x04000020);		/*    DPTR = 32,  SIZE = 4 */ 
 801553c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015540:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015544:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015548:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801554c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8015550:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8015554:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8015558:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801555c:	f042 0220 	orr.w	r2, r2, #32
 8015560:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8015564:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015568:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801556c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015570:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015574:	69d2      	ldr	r2, [r2, #28]
 8015576:	f022 0207 	bic.w	r2, r2, #7
 801557a:	f042 0201 	orr.w	r2, r2, #1
 801557e:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									         
 //Interrupt node 2 is selected for Protocol specific event             
 WR_REG(USIC2_CH0->INPR, USIC_CH_INPR_PINP_Msk, USIC_CH_INPR_PINP_Pos,2);  
 8015580:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015584:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015588:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801558c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015590:	6992      	ldr	r2, [r2, #24]
 8015592:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8015596:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801559a:	619a      	str	r2, [r3, #24]
 					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x05000020);		/*    DPTR = 32,  SIZE = 5 */ 
 801559c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80155a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80155a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80155a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80155ac:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80155b0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80155b4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80155b8:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 80155bc:	f042 0220 	orr.w	r2, r2, #32
 80155c0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 80155c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80155c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80155cc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80155d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80155d4:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80155d8:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80155dc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80155e0:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 80155e4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 80155e8:	f04f 0300 	mov.w	r3, #0
 80155ec:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80155f0:	683a      	ldr	r2, [r7, #0]
 80155f2:	f002 010f 	and.w	r1, r2, #15
 80155f6:	f04f 0200 	mov.w	r2, #0
 80155fa:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80155fe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015600:	f022 020f 	bic.w	r2, r2, #15
 8015604:	430a      	orrs	r2, r1
 8015606:	641a      	str	r2, [r3, #64]	; 0x40
         
   WR_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[1]);   
 8015608:	f44f 7300 	mov.w	r3, #512	; 0x200
 801560c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8015610:	687a      	ldr	r2, [r7, #4]
 8015612:	f002 010f 	and.w	r1, r2, #15
 8015616:	f44f 7200 	mov.w	r2, #512	; 0x200
 801561a:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801561e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015620:	f022 020f 	bic.w	r2, r2, #15
 8015624:	430a      	orrs	r2, r1
 8015626:	641a      	str	r2, [r3, #64]	; 0x40
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 8015628:	f04f 0300 	mov.w	r3, #0
 801562c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015630:	68ba      	ldr	r2, [r7, #8]
 8015632:	f002 010f 	and.w	r1, r2, #15
 8015636:	f04f 0200 	mov.w	r2, #0
 801563a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801563e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015640:	f022 020f 	bic.w	r2, r2, #15
 8015644:	430a      	orrs	r2, r1
 8015646:	641a      	str	r2, [r3, #64]	; 0x40
                  
   WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[3]);
 8015648:	f44f 7300 	mov.w	r3, #512	; 0x200
 801564c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015650:	68fa      	ldr	r2, [r7, #12]
 8015652:	f002 010f 	and.w	r1, r2, #15
 8015656:	f44f 7200 	mov.w	r2, #512	; 0x200
 801565a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801565e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015660:	f022 020f 	bic.w	r2, r2, #15
 8015664:	430a      	orrs	r2, r1
 8015666:	641a      	str	r2, [r3, #64]	; 0x40
        
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 8015668:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801566c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015670:	693a      	ldr	r2, [r7, #16]
 8015672:	f002 010f 	and.w	r1, r2, #15
 8015676:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801567a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801567e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015680:	f022 020f 	bic.w	r2, r2, #15
 8015684:	430a      	orrs	r2, r1
 8015686:	641a      	str	r2, [r3, #64]	; 0x40
                                              
        //********* Capture/Compare Unit 4 (CAPCOM4) CONFIGURATIONS ************************* 
                       
    // Configuring CCU42_CC40SRS  =  Service Request Selector

    WR_REG(CCU42_CC40->SRS, CCU4_CC4_SRS_POSR_Msk, CCU4_CC4_SRS_POSR_Pos, CCU_SR1);    
 8015688:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 801568c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8015690:	f44f 4282 	mov.w	r2, #16640	; 0x4100
 8015694:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8015698:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 801569c:	f022 0203 	bic.w	r2, r2, #3
 80156a0:	f042 0201 	orr.w	r2, r2, #1
 80156a4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                       
    // Configuring CCU42_CC41SRS  =  Service Request Selector

    WR_REG(CCU42_CC41->SRS, CCU4_CC4_SRS_POSR_Msk, CCU4_CC4_SRS_POSR_Pos, CCU_SR2);    
 80156a8:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80156ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80156b0:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 80156b4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80156b8:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 80156bc:	f022 0203 	bic.w	r2, r2, #3
 80156c0:	f042 0202 	orr.w	r2, r2, #2
 80156c4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                       
    // Configuring CCU42_CC42SRS  =  Service Request Selector

    WR_REG(CCU42_CC42->SRS, CCU4_CC4_SRS_POSR_Msk, CCU4_CC4_SRS_POSR_Pos, CCU_SR3);    
 80156c8:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 80156cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80156d0:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 80156d4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80156d8:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 80156dc:	f042 0203 	orr.w	r2, r2, #3
 80156e0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                                              
        //********* Capture/Compare Unit 8 (CAPCOM8) CONFIGURATIONS *************************
                      
            // Configuring CCU81 CC81INS - Input Selector Configuration

    WR_REG(CCU81_CC81->INS, CCU8_CC8_INS_EV0IS_Msk, CCU8_CC8_INS_EV0IS_Pos, CCU8xINyH);                   
 80156e4:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80156e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80156ec:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 80156f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80156f4:	6812      	ldr	r2, [r2, #0]
 80156f6:	f022 020f 	bic.w	r2, r2, #15
 80156fa:	f042 0207 	orr.w	r2, r2, #7
 80156fe:	601a      	str	r2, [r3, #0]
                      
            // Configuring CCU81 CC82INS - Input Selector Configuration

    WR_REG(CCU81_CC82->INS, CCU8_CC8_INS_EV0IS_Msk, CCU8_CC8_INS_EV0IS_Pos, CCU8xINyH);                   
 8015700:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 8015704:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8015708:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 801570c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8015710:	6812      	ldr	r2, [r2, #0]
 8015712:	f022 020f 	bic.w	r2, r2, #15
 8015716:	f042 0207 	orr.w	r2, r2, #7
 801571a:	601a      	str	r2, [r3, #0]
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.1 : PORT0_IOCR0_PC1_PCR and PORT0_IOCR0_PC1_OE */					   
 801571c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015720:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015724:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8015728:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801572c:	6912      	ldr	r2, [r2, #16]
 801572e:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8015732:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8015736:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x13U);                /*P1.0 : PORT1_IOCR0_PC0_PCR and PORT1_IOCR0_PC0_OE */					   
 8015738:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801573c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015740:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8015744:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015748:	6912      	ldr	r2, [r2, #16]
 801574a:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 801574e:	f042 0298 	orr.w	r2, r2, #152	; 0x98
 8015752:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x13U);                /*P1.1 : PORT1_IOCR0_PC1_PCR and PORT1_IOCR0_PC1_OE */					   
 8015754:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8015758:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801575c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8015760:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015764:	6912      	ldr	r2, [r2, #16]
 8015766:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 801576a:	f442 4218 	orr.w	r2, r2, #38912	; 0x9800
 801576e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P1.2 : PORT1_IOCR0_PC2_PCR and PORT1_IOCR0_PC2_OE */					   
 8015770:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8015774:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015778:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801577c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015780:	6912      	ldr	r2, [r2, #16]
 8015782:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8015786:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 801578a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb8000000U, PORT_IOCR_PC3_PCR_Pos, 0x13U);                /*P1.3 : PORT1_IOCR0_PC3_PCR and PORT1_IOCR0_PC3_OE */					   
 801578c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8015790:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015794:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8015798:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801579c:	6912      	ldr	r2, [r2, #16]
 801579e:	f022 4238 	bic.w	r2, r2, #3087007744	; 0xb8000000
 80157a2:	f042 4218 	orr.w	r2, r2, #2550136832	; 0x98000000
 80157a6:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR4, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x14U);                /*P1.4 : PORT1_IOCR4_PC4_PCR and PORT1_IOCR4_PC4_OE */					   
 80157a8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80157ac:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80157b0:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80157b4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80157b8:	6952      	ldr	r2, [r2, #20]
 80157ba:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 80157be:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80157c2:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR8, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P1.10 : PORT1_IOCR8_PC10_PCR and PORT1_IOCR8_PC10_OE */					   
 80157c4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80157c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80157cc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80157d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80157d4:	6992      	ldr	r2, [r2, #24]
 80157d6:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 80157da:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 80157de:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT1->IOCR8, 0xb8000000U, PORT_IOCR_PC3_PCR_Pos, 0x13U);                /*P1.11 : PORT1_IOCR8_PC11_PCR and PORT1_IOCR8_PC11_OE */					   
 80157e0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80157e4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80157e8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80157ec:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80157f0:	6992      	ldr	r2, [r2, #24]
 80157f2:	f022 4238 	bic.w	r2, r2, #3087007744	; 0xb8000000
 80157f6:	f042 4218 	orr.w	r2, r2, #2550136832	; 0x98000000
 80157fa:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT1->IOCR12, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P1.14 : PORT1_IOCR12_PC14_PCR and PORT1_IOCR12_PC14_OE */					   
 80157fc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8015800:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015804:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8015808:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801580c:	69d2      	ldr	r2, [r2, #28]
 801580e:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8015812:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 8015816:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT2->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P2.2 : PORT2_IOCR0_PC2_PCR and PORT2_IOCR0_PC2_OE */					   
 8015818:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801581c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015820:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8015824:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015828:	6912      	ldr	r2, [r2, #16]
 801582a:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 801582e:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 8015832:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR0, 0xb8000000U, PORT_IOCR_PC3_PCR_Pos, 0x13U);                /*P2.3 : PORT2_IOCR0_PC3_PCR and PORT2_IOCR0_PC3_OE */					   
 8015834:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8015838:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801583c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8015840:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015844:	6912      	ldr	r2, [r2, #16]
 8015846:	f022 4238 	bic.w	r2, r2, #3087007744	; 0xb8000000
 801584a:	f042 4218 	orr.w	r2, r2, #2550136832	; 0x98000000
 801584e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR4, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x12U);                /*P2.4 : PORT2_IOCR4_PC4_PCR and PORT2_IOCR4_PC4_OE */					   
 8015850:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8015854:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015858:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801585c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015860:	6952      	ldr	r2, [r2, #20]
 8015862:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8015866:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 801586a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P2.5 : PORT2_IOCR4_PC5_PCR and PORT2_IOCR4_PC5_OE */					   
 801586c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8015870:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015874:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8015878:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801587c:	6952      	ldr	r2, [r2, #20]
 801587e:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8015882:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8015886:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR12, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x12U);                /*P2.14 : PORT2_IOCR12_PC14_PCR and PORT2_IOCR12_PC14_OE */					   
 8015888:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801588c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015890:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8015894:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015898:	69d2      	ldr	r2, [r2, #28]
 801589a:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 801589e:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
 80158a2:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT3->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x13U);                /*P3.5 : PORT3_IOCR4_PC5_PCR and PORT3_IOCR4_PC5_OE */					   
 80158a4:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80158a8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80158ac:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 80158b0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80158b4:	6952      	ldr	r2, [r2, #20]
 80158b6:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80158ba:	f442 4218 	orr.w	r2, r2, #38912	; 0x9800
 80158be:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 80158c0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80158c4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80158c8:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80158cc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80158d0:	6912      	ldr	r2, [r2, #16]
 80158d2:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 80158d6:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 80158da:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x11U);                /*P5.1 : PORT5_IOCR0_PC1_PCR and PORT5_IOCR0_PC1_OE */					   
 80158dc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80158e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80158e4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80158e8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80158ec:	6912      	ldr	r2, [r2, #16]
 80158ee:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80158f2:	f442 4208 	orr.w	r2, r2, #34816	; 0x8800
 80158f6:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 80158f8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80158fc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8015900:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8015904:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8015908:	6912      	ldr	r2, [r2, #16]
 801590a:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 801590e:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 8015912:	611a      	str	r2, [r3, #16]
					      
}
 8015914:	f107 071c 	add.w	r7, r7, #28
 8015918:	46bd      	mov	sp, r7
 801591a:	bc80      	pop	{r7}
 801591c:	4770      	bx	lr
 801591e:	bf00      	nop

08015920 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                        
 8015920:	b480      	push	{r7}
 8015922:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8015924:	46bd      	mov	sp, r7
 8015926:	bc80      	pop	{r7}
 8015928:	4770      	bx	lr
 801592a:	bf00      	nop

0801592c <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 801592c:	b480      	push	{r7}
 801592e:	b085      	sub	sp, #20
 8015930:	af00      	add	r7, sp, #0
 8015932:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8015934:	f04f 0300 	mov.w	r3, #0
 8015938:	60fb      	str	r3, [r7, #12]
 801593a:	e007      	b.n	801594c <CLK001_Delay+0x20>
 801593c:	bf00      	nop
 801593e:	bf00      	nop
 8015940:	bf00      	nop
 8015942:	bf00      	nop
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	f103 0301 	add.w	r3, r3, #1
 801594a:	60fb      	str	r3, [r7, #12]
 801594c:	68fa      	ldr	r2, [r7, #12]
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	429a      	cmp	r2, r3
 8015952:	d3f3      	bcc.n	801593c <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8015954:	f107 0714 	add.w	r7, r7, #20
 8015958:	46bd      	mov	sp, r7
 801595a:	bc80      	pop	{r7}
 801595c:	4770      	bx	lr
 801595e:	bf00      	nop

08015960 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8015960:	b480      	push	{r7}
 8015962:	b083      	sub	sp, #12
 8015964:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8015966:	f04f 0301 	mov.w	r3, #1
 801596a:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 801596c:	f244 7310 	movw	r3, #18192	; 0x4710
 8015970:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015974:	685a      	ldr	r2, [r3, #4]
 8015976:	f04f 0302 	mov.w	r3, #2
 801597a:	f2c0 0301 	movt	r3, #1
 801597e:	4013      	ands	r3, r2
 8015980:	2b00      	cmp	r3, #0
 8015982:	d002      	beq.n	801598a <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8015984:	f04f 0300 	mov.w	r3, #0
 8015988:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 801598a:	687b      	ldr	r3, [r7, #4]
}
 801598c:	4618      	mov	r0, r3
 801598e:	f107 070c 	add.w	r7, r7, #12
 8015992:	46bd      	mov	sp, r7
 8015994:	bc80      	pop	{r7}
 8015996:	4770      	bx	lr

08015998 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8015998:	b580      	push	{r7, lr}
 801599a:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 801599c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80159a0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80159a4:	681b      	ldr	r3, [r3, #0]
 80159a6:	f003 0301 	and.w	r3, r3, #1
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d10b      	bne.n	80159c6 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80159ae:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80159b2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80159b6:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 80159ba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80159be:	6852      	ldr	r2, [r2, #4]
 80159c0:	f042 0201 	orr.w	r2, r2, #1
 80159c4:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 80159c6:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80159ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80159ce:	681b      	ldr	r3, [r3, #0]
 80159d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d00b      	beq.n	80159f0 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 80159d8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80159dc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80159e0:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 80159e4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80159e8:	6892      	ldr	r2, [r2, #8]
 80159ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80159ee:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 80159f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80159f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80159f8:	f244 7210 	movw	r2, #18192	; 0x4710
 80159fc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015a00:	6852      	ldr	r2, [r2, #4]
 8015a02:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8015a06:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8015a08:	f04f 0064 	mov.w	r0, #100	; 0x64
 8015a0c:	f7ff ff8e 	bl	801592c <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8015a10:	f244 7310 	movw	r3, #18192	; 0x4710
 8015a14:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015a18:	f244 7210 	movw	r2, #18192	; 0x4710
 8015a1c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015a20:	6852      	ldr	r2, [r2, #4]
 8015a22:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8015a26:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8015a28:	bd80      	pop	{r7, pc}
 8015a2a:	bf00      	nop

08015a2c <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8015a2c:	b580      	push	{r7, lr}
 8015a2e:	b082      	sub	sp, #8
 8015a30:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8015a32:	f04f 0301 	mov.w	r3, #1
 8015a36:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8015a38:	f244 7310 	movw	r3, #18192	; 0x4710
 8015a3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015a40:	f244 7210 	movw	r2, #18192	; 0x4710
 8015a44:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015a48:	6852      	ldr	r2, [r2, #4]
 8015a4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8015a4e:	f022 0202 	bic.w	r2, r2, #2
 8015a52:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8015a54:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8015a58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015a5c:	685b      	ldr	r3, [r3, #4]
 8015a5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d054      	beq.n	8015b10 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8015a66:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8015a6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015a6e:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8015a72:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015a76:	6852      	ldr	r2, [r2, #4]
 8015a78:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8015a7c:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8015a7e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8015a82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015a86:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8015a8a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015a8e:	6852      	ldr	r2, [r2, #4]
 8015a90:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8015a94:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8015a96:	f244 7310 	movw	r3, #18192	; 0x4710
 8015a9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015a9e:	f244 7210 	movw	r2, #18192	; 0x4710
 8015aa2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015aa6:	68d2      	ldr	r2, [r2, #12]
 8015aa8:	f022 0201 	bic.w	r2, r2, #1
 8015aac:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8015aae:	f244 7310 	movw	r3, #18192	; 0x4710
 8015ab2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015ab6:	f244 7210 	movw	r2, #18192	; 0x4710
 8015aba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015abe:	6852      	ldr	r2, [r2, #4]
 8015ac0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8015ac4:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8015ac6:	f244 6350 	movw	r3, #18000	; 0x4650
 8015aca:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8015acc:	f04f 000a 	mov.w	r0, #10
 8015ad0:	f7ff ff2c 	bl	801592c <CLK001_Delay>
        timeout_count--;
 8015ad4:	683b      	ldr	r3, [r7, #0]
 8015ad6:	f103 33ff 	add.w	r3, r3, #4294967295
 8015ada:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8015adc:	f244 7310 	movw	r3, #18192	; 0x4710
 8015ae0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8015aea:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8015aee:	d002      	beq.n	8015af6 <CLK001_SetMainPLLClkSrc+0xca>
 8015af0:	683b      	ldr	r3, [r7, #0]
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	d1ea      	bne.n	8015acc <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8015af6:	f244 7310 	movw	r3, #18192	; 0x4710
 8015afa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8015b04:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8015b08:	d002      	beq.n	8015b10 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8015b0a:	f04f 0300 	mov.w	r3, #0
 8015b0e:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8015b10:	687b      	ldr	r3, [r7, #4]
}
 8015b12:	4618      	mov	r0, r3
 8015b14:	f107 0708 	add.w	r7, r7, #8
 8015b18:	46bd      	mov	sp, r7
 8015b1a:	bd80      	pop	{r7, pc}

08015b1c <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8015b1c:	b580      	push	{r7, lr}
 8015b1e:	b082      	sub	sp, #8
 8015b20:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8015b22:	f04f 0301 	mov.w	r3, #1
 8015b26:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8015b28:	f244 7310 	movw	r3, #18192	; 0x4710
 8015b2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015b30:	681b      	ldr	r3, [r3, #0]
 8015b32:	f003 0304 	and.w	r3, r3, #4
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	f040 8097 	bne.w	8015c6a <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8015b3c:	f640 537c 	movw	r3, #3452	; 0xd7c
 8015b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015b44:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8015b48:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8015b4c:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8015b4e:	f640 537c 	movw	r3, #3452	; 0xd7c
 8015b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015b56:	681a      	ldr	r2, [r3, #0]
 8015b58:	f649 7381 	movw	r3, #40833	; 0x9f81
 8015b5c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8015b60:	fba3 1302 	umull	r1, r3, r3, r2
 8015b64:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8015b68:	f103 32ff 	add.w	r2, r3, #4294967295
 8015b6c:	f640 5380 	movw	r3, #3456	; 0xd80
 8015b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015b74:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8015b76:	f244 7310 	movw	r3, #18192	; 0x4710
 8015b7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015b7e:	f244 7210 	movw	r2, #18192	; 0x4710
 8015b82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015b86:	6852      	ldr	r2, [r2, #4]
 8015b88:	f042 0201 	orr.w	r2, r2, #1
 8015b8c:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8015b8e:	f244 7310 	movw	r3, #18192	; 0x4710
 8015b92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015b96:	f244 7210 	movw	r2, #18192	; 0x4710
 8015b9a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015b9e:	6852      	ldr	r2, [r2, #4]
 8015ba0:	f042 0210 	orr.w	r2, r2, #16
 8015ba4:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8015ba6:	f244 7310 	movw	r3, #18192	; 0x4710
 8015baa:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8015bae:	f640 5280 	movw	r2, #3456	; 0xd80
 8015bb2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8015bb6:	6812      	ldr	r2, [r2, #0]
 8015bb8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8015bbc:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8015bc0:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8015bc2:	f244 7310 	movw	r3, #18192	; 0x4710
 8015bc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015bca:	f244 7210 	movw	r2, #18192	; 0x4710
 8015bce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015bd2:	6852      	ldr	r2, [r2, #4]
 8015bd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015bd8:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8015bda:	f244 7310 	movw	r3, #18192	; 0x4710
 8015bde:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015be2:	f244 7210 	movw	r2, #18192	; 0x4710
 8015be6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015bea:	6852      	ldr	r2, [r2, #4]
 8015bec:	f022 0210 	bic.w	r2, r2, #16
 8015bf0:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8015bf2:	f244 7310 	movw	r3, #18192	; 0x4710
 8015bf6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015bfa:	f244 7210 	movw	r2, #18192	; 0x4710
 8015bfe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015c02:	6852      	ldr	r2, [r2, #4]
 8015c04:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8015c08:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8015c0a:	f244 6350 	movw	r3, #18000	; 0x4650
 8015c0e:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8015c10:	f04f 000a 	mov.w	r0, #10
 8015c14:	f7ff fe8a 	bl	801592c <CLK001_Delay>
        timeout_count--;
 8015c18:	683b      	ldr	r3, [r7, #0]
 8015c1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8015c1e:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8015c20:	f244 7310 	movw	r3, #18192	; 0x4710
 8015c24:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015c28:	681b      	ldr	r3, [r3, #0]
 8015c2a:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d102      	bne.n	8015c38 <CLK001_ConfigMainPLL+0x11c>
 8015c32:	683b      	ldr	r3, [r7, #0]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d1eb      	bne.n	8015c10 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8015c38:	f244 7310 	movw	r3, #18192	; 0x4710
 8015c3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015c40:	681b      	ldr	r3, [r3, #0]
 8015c42:	f003 0304 	and.w	r3, r3, #4
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d00c      	beq.n	8015c64 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8015c4a:	f244 7310 	movw	r3, #18192	; 0x4710
 8015c4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015c52:	f244 7210 	movw	r2, #18192	; 0x4710
 8015c56:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015c5a:	6852      	ldr	r2, [r2, #4]
 8015c5c:	f022 0201 	bic.w	r2, r2, #1
 8015c60:	605a      	str	r2, [r3, #4]
 8015c62:	e002      	b.n	8015c6a <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8015c64:	f04f 0300 	mov.w	r3, #0
 8015c68:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8015c6a:	687b      	ldr	r3, [r7, #4]
}
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	f107 0708 	add.w	r7, r7, #8
 8015c72:	46bd      	mov	sp, r7
 8015c74:	bd80      	pop	{r7, pc}
 8015c76:	bf00      	nop

08015c78 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8015c78:	b580      	push	{r7, lr}
 8015c7a:	b082      	sub	sp, #8
 8015c7c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8015c7e:	f04f 0301 	mov.w	r3, #1
 8015c82:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8015c84:	f244 7310 	movw	r3, #18192	; 0x4710
 8015c88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015c8c:	f244 7210 	movw	r2, #18192	; 0x4710
 8015c90:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015c94:	6852      	ldr	r2, [r2, #4]
 8015c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8015c9a:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8015c9c:	f640 537c 	movw	r3, #3452	; 0xd7c
 8015ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015ca4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8015ca8:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8015cac:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50µs */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8015cae:	f04f 0064 	mov.w	r0, #100	; 0x64
 8015cb2:	f7ff fe3b 	bl	801592c <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8015cb6:	f640 537c 	movw	r3, #3452	; 0xd7c
 8015cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015cbe:	681b      	ldr	r3, [r3, #0]
 8015cc0:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8015cc4:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8015cc8:	f2c0 131e 	movt	r3, #286	; 0x11e
 8015ccc:	fba3 1302 	umull	r1, r3, r3, r2
 8015cd0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8015cd4:	f103 32ff 	add.w	r2, r3, #4294967295
 8015cd8:	f640 5380 	movw	r3, #3456	; 0xd80
 8015cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015ce0:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8015ce2:	f244 7310 	movw	r3, #18192	; 0x4710
 8015ce6:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8015cea:	f640 5280 	movw	r2, #3456	; 0xd80
 8015cee:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8015cf2:	6812      	ldr	r2, [r2, #0]
 8015cf4:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8015cf8:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8015cfc:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8015cfe:	f04f 0064 	mov.w	r0, #100	; 0x64
 8015d02:	f7ff fe13 	bl	801592c <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8015d06:	f640 537c 	movw	r3, #3452	; 0xd7c
 8015d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015d0e:	681b      	ldr	r3, [r3, #0]
 8015d10:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8015d14:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8015d18:	f2c0 03be 	movt	r3, #190	; 0xbe
 8015d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8015d20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8015d24:	f103 32ff 	add.w	r2, r3, #4294967295
 8015d28:	f640 5380 	movw	r3, #3456	; 0xd80
 8015d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8015d30:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8015d32:	f244 7310 	movw	r3, #18192	; 0x4710
 8015d36:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8015d3a:	f640 5280 	movw	r2, #3456	; 0xd80
 8015d3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8015d42:	6812      	ldr	r2, [r2, #0]
 8015d44:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8015d48:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8015d4c:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50µs */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8015d4e:	f04f 0096 	mov.w	r0, #150	; 0x96
 8015d52:	f7ff fdeb 	bl	801592c <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8015d56:	f244 7310 	movw	r3, #18192	; 0x4710
 8015d5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015d5e:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8015d62:	f2c0 0203 	movt	r2, #3
 8015d66:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8015d68:	f244 7310 	movw	r3, #18192	; 0x4710
 8015d6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015d70:	689b      	ldr	r3, [r3, #8]
 8015d72:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8015d76:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d11e      	bne.n	8015dbc <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8015d7e:	f244 7310 	movw	r3, #18192	; 0x4710
 8015d82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015d86:	689b      	ldr	r3, [r3, #8]
 8015d88:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8015d8c:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8015d90:	2b27      	cmp	r3, #39	; 0x27
 8015d92:	d113      	bne.n	8015dbc <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8015d94:	f244 7310 	movw	r3, #18192	; 0x4710
 8015d98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015d9c:	689b      	ldr	r3, [r3, #8]
 8015d9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d10a      	bne.n	8015dbc <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8015da6:	f244 7310 	movw	r3, #18192	; 0x4710
 8015daa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015dae:	689b      	ldr	r3, [r3, #8]
 8015db0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8015db4:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8015db8:	2b03      	cmp	r3, #3
 8015dba:	d002      	beq.n	8015dc2 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8015dbc:	f04f 0300 	mov.w	r3, #0
 8015dc0:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8015dc2:	f244 1360 	movw	r3, #16736	; 0x4160
 8015dc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015dca:	f04f 0205 	mov.w	r2, #5
 8015dce:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8015dd0:	687b      	ldr	r3, [r7, #4]
}
 8015dd2:	4618      	mov	r0, r3
 8015dd4:	f107 0708 	add.w	r7, r7, #8
 8015dd8:	46bd      	mov	sp, r7
 8015dda:	bd80      	pop	{r7, pc}

08015ddc <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8015ddc:	b580      	push	{r7, lr}
 8015dde:	b082      	sub	sp, #8
 8015de0:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8015de2:	f04f 0301 	mov.w	r3, #1
 8015de6:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8015de8:	f7ff fdd6 	bl	8015998 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8015dec:	f04f 0064 	mov.w	r0, #100	; 0x64
 8015df0:	f7ff fd9c 	bl	801592c <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8015df4:	f7ff fe1a 	bl	8015a2c <CLK001_SetMainPLLClkSrc>
 8015df8:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8015dfa:	f7ff fe8f 	bl	8015b1c <CLK001_ConfigMainPLL>
 8015dfe:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8015e00:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8015e04:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015e08:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8015e0c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015e10:	68d2      	ldr	r2, [r2, #12]
 8015e12:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8015e16:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8015e18:	f7ff ff2e 	bl	8015c78 <CLK001_FreqStepupMainPLL>
 8015e1c:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8015e1e:	687b      	ldr	r3, [r7, #4]
}
 8015e20:	4618      	mov	r0, r3
 8015e22:	f107 0708 	add.w	r7, r7, #8
 8015e26:	46bd      	mov	sp, r7
 8015e28:	bd80      	pop	{r7, pc}
 8015e2a:	bf00      	nop

08015e2c <CLK001_USBClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t	CLK001_USBClk_Valid(void)
{
 8015e2c:	b480      	push	{r7}
 8015e2e:	b083      	sub	sp, #12
 8015e30:	af00      	add	r7, sp, #0
  uint32_t USB_clock_status = 1UL;
 8015e32:	f04f 0301 	mov.w	r3, #1
 8015e36:	607b      	str	r3, [r7, #4]
  /* check if PLL is switched on */
  if((SCU_PLL->USBPLLCON &(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 8015e38:	f244 7310 	movw	r3, #18192	; 0x4710
 8015e3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015e40:	695a      	ldr	r2, [r3, #20]
 8015e42:	f04f 0302 	mov.w	r3, #2
 8015e46:	f2c0 0301 	movt	r3, #1
 8015e4a:	4013      	ands	r3, r2
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	d002      	beq.n	8015e56 <CLK001_USBClk_Valid+0x2a>
                           SCU_PLL_USBPLLCON_PLLPWD_Msk)) != 0UL)
  {
    USB_clock_status=0UL;
 8015e50:	f04f 0300 	mov.w	r3, #0
 8015e54:	607b      	str	r3, [r7, #4]
  }

  return(USB_clock_status);
 8015e56:	687b      	ldr	r3, [r7, #4]
}
 8015e58:	4618      	mov	r0, r3
 8015e5a:	f107 070c 	add.w	r7, r7, #12
 8015e5e:	46bd      	mov	sp, r7
 8015e60:	bc80      	pop	{r7}
 8015e62:	4770      	bx	lr

08015e64 <CLK001_USBClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t	CLK001_USBClk_Init(void)
{
 8015e64:	b580      	push	{r7, lr}
 8015e66:	b082      	sub	sp, #8
 8015e68:	af00      	add	r7, sp, #0
  uint32_t timeout_count;
  uint32_t Return_status = 1UL;
 8015e6a:	f04f 0301 	mov.w	r3, #1
 8015e6e:	603b      	str	r3, [r7, #0]
  /* enable USB PLL first */
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 8015e70:	f244 7310 	movw	r3, #18192	; 0x4710
 8015e74:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015e78:	f244 7210 	movw	r2, #18192	; 0x4710
 8015e7c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015e80:	6952      	ldr	r2, [r2, #20]
 8015e82:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8015e86:	f022 0202 	bic.w	r2, r2, #2
 8015e8a:	615a      	str	r2, [r3, #20]
                         SCU_PLL_USBPLLCON_PLLPWD_Msk);

  /* check and if not already running enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8015e8c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8015e90:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015e94:	685b      	ldr	r3, [r3, #4]
 8015e96:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d063      	beq.n	8015f66 <CLK001_USBClk_Init+0x102>
     ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
  {
    /* check if Main PLL is switched on for OSC WD*/
    if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8015e9e:	f244 7310 	movw	r3, #18192	; 0x4710
 8015ea2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015ea6:	685a      	ldr	r2, [r3, #4]
 8015ea8:	f04f 0302 	mov.w	r3, #2
 8015eac:	f2c0 0301 	movt	r3, #1
 8015eb0:	4013      	ands	r3, r2
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d00d      	beq.n	8015ed2 <CLK001_USBClk_Init+0x6e>
        SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
    {
      /* enable PLL first */
      SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8015eb6:	f244 7310 	movw	r3, #18192	; 0x4710
 8015eba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015ebe:	f244 7210 	movw	r2, #18192	; 0x4710
 8015ec2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015ec6:	6852      	ldr	r2, [r2, #4]
 8015ec8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8015ecc:	f022 0202 	bic.w	r2, r2, #2
 8015ed0:	605a      	str	r2, [r3, #4]
    }

    /*The OSC HP mode is guaranteed to  be = 11b at this point
    * so we can just clear the bit(s) as per the selected mode
    */
    SCU_OSC->OSCHPCTRL &= (((uint32_t)(~(uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk)) |
 8015ed2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8015ed6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015eda:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8015ede:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015ee2:	6852      	ldr	r2, [r2, #4]
 8015ee4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8015ee8:	605a      	str	r2, [r3, #4]
       ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));
   
    /* setup OSC WDG Divider */
    SCU_OSC->OSCHPCTRL|= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY/
 8015eea:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8015eee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015ef2:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8015ef6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015efa:	6852      	ldr	r2, [r2, #4]
 8015efc:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8015f00:	605a      	str	r2, [r3, #4]
                      CLK001_SOSCWDG_FREF)-1UL) <<SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
   
    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8015f02:	f244 7310 	movw	r3, #18192	; 0x4710
 8015f06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015f0a:	f244 7210 	movw	r2, #18192	; 0x4710
 8015f0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015f12:	6852      	ldr	r2, [r2, #4]
 8015f14:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8015f18:	605a      	str	r2, [r3, #4]

     /* Timeout for wait loo ~150ms */
    /********************************/	  
    /*approximate loop count for 150ms @ Backup Clock freq*/
    timeout_count = CLK001_LOOP_CNT_150MS;
 8015f1a:	f244 6350 	movw	r3, #18000	; 0x4650
 8015f1e:	607b      	str	r3, [r7, #4]
    do
    {
      CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8015f20:	f04f 000a 	mov.w	r0, #10
 8015f24:	f7ff fd02 	bl	801592c <CLK001_Delay>
      timeout_count--;
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8015f2e:	607b      	str	r3, [r7, #4]
    }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8015f30:	f244 7310 	movw	r3, #18192	; 0x4710
 8015f34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	f403 7360 	and.w	r3, r3, #896	; 0x380
          CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8015f3e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8015f42:	d002      	beq.n	8015f4a <CLK001_USBClk_Init+0xe6>
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d1ea      	bne.n	8015f20 <CLK001_USBClk_Init+0xbc>

    if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8015f4a:	f244 7310 	movw	r3, #18192	; 0x4710
 8015f4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015f52:	681b      	ldr	r3, [r3, #0]
 8015f54:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8015f58:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8015f5c:	d003      	beq.n	8015f66 <CLK001_USBClk_Init+0x102>
          CLK001_PLLSTAT_OSC_USABLE_MASK)
    {
      Return_status =0UL;/* Return Error */
 8015f5e:	f04f 0300 	mov.w	r3, #0
 8015f62:	603b      	str	r3, [r7, #0]
      while (1)
      {
        /* The Oscillator frequency not usable, 
        therefore the PLL shall not be used */
      }
 8015f64:	e7fe      	b.n	8015f64 <CLK001_USBClk_Init+0x100>
    }
  }

  /* Setup USB PLL */
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8015f66:	f244 7310 	movw	r3, #18192	; 0x4710
 8015f6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015f6e:	f244 7210 	movw	r2, #18192	; 0x4710
 8015f72:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015f76:	6952      	ldr	r2, [r2, #20]
 8015f78:	f042 0201 	orr.w	r2, r2, #1
 8015f7c:	615a      	str	r2, [r3, #20]
  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8015f7e:	f244 7310 	movw	r3, #18192	; 0x4710
 8015f82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015f86:	f244 7210 	movw	r2, #18192	; 0x4710
 8015f8a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015f8e:	6952      	ldr	r2, [r2, #20]
 8015f90:	f042 0210 	orr.w	r2, r2, #16
 8015f94:	615a      	str	r2, [r3, #20]
  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON =
 8015f96:	f244 7310 	movw	r3, #18192	; 0x4710
 8015f9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015f9e:	f44f 527c 	mov.w	r2, #16128	; 0x3f00
 8015fa2:	f2c0 1200 	movt	r2, #256	; 0x100
 8015fa6:	615a      	str	r2, [r3, #20]
    (((uint32_t)CLK001_USBPLL_NDIV<<SCU_PLL_USBPLLCON_NDIV_Pos)|
     ((uint32_t)CLK001_USBPLL_PDIV<<SCU_PLL_USBPLLCON_PDIV_Pos));
  /* Setup USBDIV settings USB clock */
  SCU_CLK->USBCLKCR = CLK001_USBDIV;
 8015fa8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8015fac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015fb0:	f04f 0203 	mov.w	r2, #3
 8015fb4:	619a      	str	r2, [r3, #24]
  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8015fb6:	f244 7310 	movw	r3, #18192	; 0x4710
 8015fba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015fbe:	f244 7210 	movw	r2, #18192	; 0x4710
 8015fc2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015fc6:	6952      	ldr	r2, [r2, #20]
 8015fc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015fcc:	615a      	str	r2, [r3, #20]
  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8015fce:	f244 7310 	movw	r3, #18192	; 0x4710
 8015fd2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015fd6:	f244 7210 	movw	r2, #18192	; 0x4710
 8015fda:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015fde:	6952      	ldr	r2, [r2, #20]
 8015fe0:	f022 0210 	bic.w	r2, r2, #16
 8015fe4:	615a      	str	r2, [r3, #20]
  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8015fe6:	f244 7310 	movw	r3, #18192	; 0x4710
 8015fea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8015fee:	f244 7210 	movw	r2, #18192	; 0x4710
 8015ff2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8015ff6:	6952      	ldr	r2, [r2, #20]
 8015ff8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8015ffc:	615a      	str	r2, [r3, #20]

  /* wait for PLL Lock */
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)!= 
 8015ffe:	bf00      	nop
 8016000:	f244 7310 	movw	r3, #18192	; 0x4710
 8016004:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8016008:	691b      	ldr	r3, [r3, #16]
 801600a:	f003 0304 	and.w	r3, r3, #4
 801600e:	2b00      	cmp	r3, #0
 8016010:	d0f6      	beq.n	8016000 <CLK001_USBClk_Init+0x19c>
          SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)
  {}

  /* Enable USB Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_USBCEN_Msk;
 8016012:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8016016:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801601a:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 801601e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8016022:	6852      	ldr	r2, [r2, #4]
 8016024:	f042 0201 	orr.w	r2, r2, #1
 8016028:	605a      	str	r2, [r3, #4]

  return Return_status;
 801602a:	683b      	ldr	r3, [r7, #0]
} 
 801602c:	4618      	mov	r0, r3
 801602e:	f107 0708 	add.w	r7, r7, #8
 8016032:	46bd      	mov	sp, r7
 8016034:	bd80      	pop	{r7, pc}
 8016036:	bf00      	nop

08016038 <CLK001_CCUClk_Init>:
  * @brief  Function to enable the CCU4 and CCU8 clock 
  * @note   -  
  * @param  None
  * @retval None
  */
  static void CLK001_CCUClk_Init(void){
 8016038:	b480      	push	{r7}
 801603a:	af00      	add	r7, sp, #0
  /* Enable CCU Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 801603c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8016040:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8016044:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8016048:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801604c:	6852      	ldr	r2, [r2, #4]
 801604e:	f042 0210 	orr.w	r2, r2, #16
 8016052:	605a      	str	r2, [r3, #4]
}
 8016054:	46bd      	mov	sp, r7
 8016056:	bc80      	pop	{r7}
 8016058:	4770      	bx	lr
 801605a:	bf00      	nop

0801605c <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 801605c:	b580      	push	{r7, lr}
 801605e:	b082      	sub	sp, #8
 8016060:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8016062:	f04f 0300 	mov.w	r3, #0
 8016066:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8016068:	f7ff fc7a 	bl	8015960 <CLK001_SysClk_Valid>
 801606c:	4603      	mov	r3, r0
 801606e:	2b00      	cmp	r3, #0
 8016070:	d105      	bne.n	801607e <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8016072:	f7ff feb3 	bl	8015ddc <CLK001_SysClk_Init>
 8016076:	4603      	mov	r3, r0
 8016078:	687a      	ldr	r2, [r7, #4]
 801607a:	4313      	orrs	r3, r2
 801607c:	607b      	str	r3, [r7, #4]
  }

  #ifdef CLK001_USBCLK_EN
  /*  Function to initialize the USB Clock based on UI configuration */     
  if(CLK001_USBClk_Valid() == 0UL)
 801607e:	f7ff fed5 	bl	8015e2c <CLK001_USBClk_Valid>
 8016082:	4603      	mov	r3, r0
 8016084:	2b00      	cmp	r3, #0
 8016086:	d101      	bne.n	801608c <CLK001_Init+0x30>
  {   
  	CLK001_USBClk_Init();
 8016088:	f7ff feec 	bl	8015e64 <CLK001_USBClk_Init>
  }
  #endif

  #ifdef CLK001_CCUCLK_EN
    if(SysClkinitialized == 1UL)
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	2b01      	cmp	r3, #1
 8016090:	d101      	bne.n	8016096 <CLK001_Init+0x3a>
    {
      /*  Function to enable the CCU Clock based on UI configuration */
      CLK001_CCUClk_Init();
 8016092:	f7ff ffd1 	bl	8016038 <CLK001_CCUClk_Init>
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8016096:	f7ef fd2d 	bl	8005af4 <SystemCoreClockUpdate>
}
 801609a:	f107 0708 	add.w	r7, r7, #8
 801609e:	46bd      	mov	sp, r7
 80160a0:	bd80      	pop	{r7, pc}
 80160a2:	bf00      	nop

080160a4 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 80160a4:	b480      	push	{r7}
 80160a6:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 80160a8:	f04f 0300 	mov.w	r3, #0
}
 80160ac:	4618      	mov	r0, r3
 80160ae:	46bd      	mov	sp, r7
 80160b0:	bc80      	pop	{r7}
 80160b2:	4770      	bx	lr

080160b4 <CCU8GLOBAL_Init>:
** Description     : Driver Module Initialization function                    **
**                   This service shall initialize the configured CCU slice   **
**                   and provide the clock signal for the upper layer apps.   **
*******************************************************************************/
void CCU8GLOBAL_Init(void)
{
 80160b4:	b580      	push	{r7, lr}
 80160b6:	b082      	sub	sp, #8
 80160b8:	af00      	add	r7, sp, #0
  uint32_t Inst;
  static uint32_t isInitialized = (uint32_t)0U;
    
  if(!isInitialized)
 80160ba:	f640 5384 	movw	r3, #3460	; 0xd84
 80160be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80160c2:	681b      	ldr	r3, [r3, #0]
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d11b      	bne.n	8016100 <CCU8GLOBAL_Init+0x4c>
  {   
	for(Inst = 0U; Inst < CCU8GLOBAL_INSTANCES; Inst++)
 80160c8:	f04f 0300 	mov.w	r3, #0
 80160cc:	607b      	str	r3, [r7, #4]
 80160ce:	e00d      	b.n	80160ec <CCU8GLOBAL_Init+0x38>
    {
	    /* Call CCU8 local Init function with all handles configured*/
	    CCU8GLOBAL_lInit(CCU8GLOBAL_HandleArray[Inst]);
 80160d0:	f240 03b8 	movw	r3, #184	; 0xb8
 80160d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80160d8:	687a      	ldr	r2, [r7, #4]
 80160da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160de:	4618      	mov	r0, r3
 80160e0:	f000 f812 	bl	8016108 <CCU8GLOBAL_lInit>
  uint32_t Inst;
  static uint32_t isInitialized = (uint32_t)0U;
    
  if(!isInitialized)
  {   
	for(Inst = 0U; Inst < CCU8GLOBAL_INSTANCES; Inst++)
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	f103 0301 	add.w	r3, r3, #1
 80160ea:	607b      	str	r3, [r7, #4]
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	d0ee      	beq.n	80160d0 <CCU8GLOBAL_Init+0x1c>
	    CCU8GLOBAL_lInit(CCU8GLOBAL_HandleArray[Inst]);
    }
     
    /* Update the initialization count variable for restricting multiple
     * initialization by the user*/ 
	isInitialized = (uint32_t)1U;  
 80160f2:	f640 5384 	movw	r3, #3460	; 0xd84
 80160f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80160fa:	f04f 0201 	mov.w	r2, #1
 80160fe:	601a      	str	r2, [r3, #0]
  }  
}
 8016100:	f107 0708 	add.w	r7, r7, #8
 8016104:	46bd      	mov	sp, r7
 8016106:	bd80      	pop	{r7, pc}

08016108 <CCU8GLOBAL_lInit>:
** Return value    : None                                                     **
**                                                                            **
** Description     : Local function which does the actual intialization       **
*******************************************************************************/
static void CCU8GLOBAL_lInit(const CCU8GLOBAL_HandleType* Handle)
{   
 8016108:	b580      	push	{r7, lr}
 801610a:	b082      	sub	sp, #8
 801610c:	af00      	add	r7, sp, #0
 801610e:	6078      	str	r0, [r7, #4]
	                                ||(__TARGET_DEVICE__ == XMC41))
    SET_BIT(SCU_CLK->CGATCLR0, Handle->ClockGating_Pos);
    #endif 
   
    /* De-Assert the peripheral reset for XMC4x devices*/
    RESET001_DeassertReset(Handle->PeriphResetNum);    
 8016110:	687b      	ldr	r3, [r7, #4]
 8016112:	685b      	ldr	r3, [r3, #4]
 8016114:	4618      	mov	r0, r3
 8016116:	f7f8 fb39 	bl	800e78c <RESET001_DeassertReset>
	}
    /* */
    #endif
    
    /* Set the Pre-scalar run bit */
    SET_BIT(Handle->CC8yKernRegsPtr->GIDLC,CCU8_GIDLC_SPRB_Pos);
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	681b      	ldr	r3, [r3, #0]
 801611e:	687a      	ldr	r2, [r7, #4]
 8016120:	6812      	ldr	r2, [r2, #0]
 8016122:	68d2      	ldr	r2, [r2, #12]
 8016124:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016128:	60da      	str	r2, [r3, #12]
}
 801612a:	f107 0708 	add.w	r7, r7, #8
 801612e:	46bd      	mov	sp, r7
 8016130:	bd80      	pop	{r7, pc}
 8016132:	bf00      	nop

08016134 <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
 8016134:	b580      	push	{r7, lr}
 8016136:	b082      	sub	sp, #8
 8016138:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
 801613a:	f04f 0300 	mov.w	r3, #0
 801613e:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
 8016140:	f640 5388 	movw	r3, #3464	; 0xd88
 8016144:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016148:	681b      	ldr	r3, [r3, #0]
 801614a:	2b00      	cmp	r3, #0
 801614c:	d11b      	bne.n	8016186 <CCU4GLOBAL_Init+0x52>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 801614e:	f04f 0300 	mov.w	r3, #0
 8016152:	607b      	str	r3, [r7, #4]
 8016154:	e00d      	b.n	8016172 <CCU4GLOBAL_Init+0x3e>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
 8016156:	f240 03bc 	movw	r3, #188	; 0xbc
 801615a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801615e:	687a      	ldr	r2, [r7, #4]
 8016160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016164:	4618      	mov	r0, r3
 8016166:	f000 f813 	bl	8016190 <CCU4Global_lInit>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	f103 0301 	add.w	r3, r3, #1
 8016170:	607b      	str	r3, [r7, #4]
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	2b02      	cmp	r3, #2
 8016176:	d9ee      	bls.n	8016156 <CCU4GLOBAL_Init+0x22>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
 8016178:	f640 5388 	movw	r3, #3464	; 0xd88
 801617c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016180:	f04f 0201 	mov.w	r2, #1
 8016184:	601a      	str	r2, [r3, #0]
  }
}
 8016186:	f107 0708 	add.w	r7, r7, #8
 801618a:	46bd      	mov	sp, r7
 801618c:	bd80      	pop	{r7, pc}
 801618e:	bf00      	nop

08016190 <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
 8016190:	b580      	push	{r7, lr}
 8016192:	b082      	sub	sp, #8
 8016194:	af00      	add	r7, sp, #0
 8016196:	6078      	str	r0, [r7, #4]
	#endif
	
	#if (UC_FAMILY == XMC4)
		/* Deassert the peripheral */
		/*This is applicable for XMC4500, XMC4400 and XMC4200 Devices*/
		RESET001_DeassertReset(Handle->PeripheralReset);
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	689b      	ldr	r3, [r3, #8]
 801619c:	4618      	mov	r0, r3
 801619e:	f7f8 faf5 	bl	800e78c <RESET001_DeassertReset>
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	681b      	ldr	r3, [r3, #0]
 80161a6:	687a      	ldr	r2, [r7, #4]
 80161a8:	6812      	ldr	r2, [r2, #0]
 80161aa:	68d2      	ldr	r2, [r2, #12]
 80161ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80161b0:	60da      	str	r2, [r3, #12]

}
 80161b2:	f107 0708 	add.w	r7, r7, #8
 80161b6:	46bd      	mov	sp, r7
 80161b8:	bd80      	pop	{r7, pc}
 80161ba:	bf00      	nop

080161bc <cos>:
 80161bc:	b530      	push	{r4, r5, lr}
 80161be:	f242 14fb 	movw	r4, #8699	; 0x21fb
 80161c2:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 80161c6:	f6c3 74e9 	movt	r4, #16361	; 0x3fe9
 80161ca:	42a5      	cmp	r5, r4
 80161cc:	b087      	sub	sp, #28
 80161ce:	4602      	mov	r2, r0
 80161d0:	460b      	mov	r3, r1
 80161d2:	dd1a      	ble.n	801620a <cos+0x4e>
 80161d4:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80161d8:	f6c7 74ef 	movt	r4, #32751	; 0x7fef
 80161dc:	42a5      	cmp	r5, r4
 80161de:	dd03      	ble.n	80161e8 <cos+0x2c>
 80161e0:	f003 faf2 	bl	80197c8 <__aeabi_dsub>
 80161e4:	b007      	add	sp, #28
 80161e6:	bd30      	pop	{r4, r5, pc}
 80161e8:	aa02      	add	r2, sp, #8
 80161ea:	f001 fb2d 	bl	8017848 <__ieee754_rem_pio2>
 80161ee:	f000 0003 	and.w	r0, r0, #3
 80161f2:	2801      	cmp	r0, #1
 80161f4:	d017      	beq.n	8016226 <cos+0x6a>
 80161f6:	2802      	cmp	r0, #2
 80161f8:	d00c      	beq.n	8016214 <cos+0x58>
 80161fa:	b9f0      	cbnz	r0, 801623a <cos+0x7e>
 80161fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016200:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016204:	f001 fe58 	bl	8017eb8 <__kernel_cos>
 8016208:	e7ec      	b.n	80161e4 <cos+0x28>
 801620a:	2200      	movs	r2, #0
 801620c:	2300      	movs	r3, #0
 801620e:	f001 fe53 	bl	8017eb8 <__kernel_cos>
 8016212:	e7e7      	b.n	80161e4 <cos+0x28>
 8016214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801621c:	f001 fe4c 	bl	8017eb8 <__kernel_cos>
 8016220:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8016224:	e7de      	b.n	80161e4 <cos+0x28>
 8016226:	9000      	str	r0, [sp, #0]
 8016228:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801622c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016230:	f002 fe66 	bl	8018f00 <__kernel_sin>
 8016234:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8016238:	e7d4      	b.n	80161e4 <cos+0x28>
 801623a:	2301      	movs	r3, #1
 801623c:	9300      	str	r3, [sp, #0]
 801623e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016242:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016246:	f002 fe5b 	bl	8018f00 <__kernel_sin>
 801624a:	e7cb      	b.n	80161e4 <cos+0x28>

0801624c <asin>:
 801624c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016250:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80162ec <asin+0xa0>
 8016254:	b08a      	sub	sp, #40	; 0x28
 8016256:	4604      	mov	r4, r0
 8016258:	460d      	mov	r5, r1
 801625a:	f000 fa29 	bl	80166b0 <__ieee754_asin>
 801625e:	f998 3000 	ldrsb.w	r3, [r8]
 8016262:	3301      	adds	r3, #1
 8016264:	4606      	mov	r6, r0
 8016266:	460f      	mov	r7, r1
 8016268:	d004      	beq.n	8016274 <asin+0x28>
 801626a:	4620      	mov	r0, r4
 801626c:	4629      	mov	r1, r5
 801626e:	f003 f947 	bl	8019500 <__fpclassifyd>
 8016272:	b920      	cbnz	r0, 801627e <asin+0x32>
 8016274:	4630      	mov	r0, r6
 8016276:	4639      	mov	r1, r7
 8016278:	b00a      	add	sp, #40	; 0x28
 801627a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801627e:	4620      	mov	r0, r4
 8016280:	4629      	mov	r1, r5
 8016282:	f003 f8a9 	bl	80193d8 <fabs>
 8016286:	2300      	movs	r3, #0
 8016288:	2200      	movs	r2, #0
 801628a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801628e:	f003 fedf 	bl	801a050 <__aeabi_dcmpgt>
 8016292:	2800      	cmp	r0, #0
 8016294:	d0ee      	beq.n	8016274 <asin+0x28>
 8016296:	4913      	ldr	r1, [pc, #76]	; (80162e4 <asin+0x98>)
 8016298:	4813      	ldr	r0, [pc, #76]	; (80162e8 <asin+0x9c>)
 801629a:	9101      	str	r1, [sp, #4]
 801629c:	2201      	movs	r2, #1
 801629e:	2600      	movs	r6, #0
 80162a0:	9200      	str	r2, [sp, #0]
 80162a2:	9608      	str	r6, [sp, #32]
 80162a4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80162a8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80162ac:	f003 f95e 	bl	801956c <nan>
 80162b0:	f998 7000 	ldrsb.w	r7, [r8]
 80162b4:	2f02      	cmp	r7, #2
 80162b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80162ba:	d008      	beq.n	80162ce <asin+0x82>
 80162bc:	4668      	mov	r0, sp
 80162be:	f003 f953 	bl	8019568 <matherr>
 80162c2:	b120      	cbz	r0, 80162ce <asin+0x82>
 80162c4:	9808      	ldr	r0, [sp, #32]
 80162c6:	b938      	cbnz	r0, 80162d8 <asin+0x8c>
 80162c8:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80162cc:	e7d2      	b.n	8016274 <asin+0x28>
 80162ce:	f003 ff41 	bl	801a154 <__errno>
 80162d2:	2321      	movs	r3, #33	; 0x21
 80162d4:	6003      	str	r3, [r0, #0]
 80162d6:	e7f5      	b.n	80162c4 <asin+0x78>
 80162d8:	f003 ff3c 	bl	801a154 <__errno>
 80162dc:	9908      	ldr	r1, [sp, #32]
 80162de:	6001      	str	r1, [r0, #0]
 80162e0:	e7f2      	b.n	80162c8 <asin+0x7c>
 80162e2:	bf00      	nop
 80162e4:	080213e0 	.word	0x080213e0
 80162e8:	08021678 	.word	0x08021678
 80162ec:	200000c8 	.word	0x200000c8

080162f0 <atan2>:
 80162f0:	f000 bc0e 	b.w	8016b10 <__ieee754_atan2>

080162f4 <pow>:
 80162f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162f8:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 80165c8 <pow+0x2d4>
 80162fc:	b08b      	sub	sp, #44	; 0x2c
 80162fe:	461f      	mov	r7, r3
 8016300:	4680      	mov	r8, r0
 8016302:	4689      	mov	r9, r1
 8016304:	4616      	mov	r6, r2
 8016306:	f000 fd0f 	bl	8016d28 <__ieee754_pow>
 801630a:	f99b 3000 	ldrsb.w	r3, [fp]
 801630e:	3301      	adds	r3, #1
 8016310:	4604      	mov	r4, r0
 8016312:	460d      	mov	r5, r1
 8016314:	d004      	beq.n	8016320 <pow+0x2c>
 8016316:	4630      	mov	r0, r6
 8016318:	4639      	mov	r1, r7
 801631a:	f003 f8f1 	bl	8019500 <__fpclassifyd>
 801631e:	b920      	cbnz	r0, 801632a <pow+0x36>
 8016320:	4620      	mov	r0, r4
 8016322:	4629      	mov	r1, r5
 8016324:	b00b      	add	sp, #44	; 0x2c
 8016326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801632a:	4640      	mov	r0, r8
 801632c:	4649      	mov	r1, r9
 801632e:	f003 f8e7 	bl	8019500 <__fpclassifyd>
 8016332:	4682      	mov	sl, r0
 8016334:	2800      	cmp	r0, #0
 8016336:	d12c      	bne.n	8016392 <pow+0x9e>
 8016338:	4630      	mov	r0, r6
 801633a:	4639      	mov	r1, r7
 801633c:	2200      	movs	r2, #0
 801633e:	2300      	movs	r3, #0
 8016340:	f003 fe5e 	bl	801a000 <__aeabi_dcmpeq>
 8016344:	2800      	cmp	r0, #0
 8016346:	d0eb      	beq.n	8016320 <pow+0x2c>
 8016348:	4b9e      	ldr	r3, [pc, #632]	; (80165c4 <pow+0x2d0>)
 801634a:	f99b 5000 	ldrsb.w	r5, [fp]
 801634e:	9301      	str	r3, [sp, #4]
 8016350:	2201      	movs	r2, #1
 8016352:	2300      	movs	r3, #0
 8016354:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8016358:	9200      	str	r2, [sp, #0]
 801635a:	2200      	movs	r2, #0
 801635c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016360:	1c6b      	adds	r3, r5, #1
 8016362:	f8cd a020 	str.w	sl, [sp, #32]
 8016366:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801636a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801636e:	d00d      	beq.n	801638c <pow+0x98>
 8016370:	2d02      	cmp	r5, #2
 8016372:	d00b      	beq.n	801638c <pow+0x98>
 8016374:	4668      	mov	r0, sp
 8016376:	f003 f8f7 	bl	8019568 <matherr>
 801637a:	2800      	cmp	r0, #0
 801637c:	f000 8093 	beq.w	80164a6 <pow+0x1b2>
 8016380:	9808      	ldr	r0, [sp, #32]
 8016382:	b118      	cbz	r0, 801638c <pow+0x98>
 8016384:	f003 fee6 	bl	801a154 <__errno>
 8016388:	9c08      	ldr	r4, [sp, #32]
 801638a:	6004      	str	r4, [r0, #0]
 801638c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8016390:	e7c6      	b.n	8016320 <pow+0x2c>
 8016392:	4640      	mov	r0, r8
 8016394:	4649      	mov	r1, r9
 8016396:	2200      	movs	r2, #0
 8016398:	2300      	movs	r3, #0
 801639a:	f003 fe31 	bl	801a000 <__aeabi_dcmpeq>
 801639e:	b300      	cbz	r0, 80163e2 <pow+0xee>
 80163a0:	4630      	mov	r0, r6
 80163a2:	4639      	mov	r1, r7
 80163a4:	2200      	movs	r2, #0
 80163a6:	2300      	movs	r3, #0
 80163a8:	f003 fe2a 	bl	801a000 <__aeabi_dcmpeq>
 80163ac:	2800      	cmp	r0, #0
 80163ae:	d04e      	beq.n	801644e <pow+0x15a>
 80163b0:	4884      	ldr	r0, [pc, #528]	; (80165c4 <pow+0x2d0>)
 80163b2:	f99b 5000 	ldrsb.w	r5, [fp]
 80163b6:	9001      	str	r0, [sp, #4]
 80163b8:	2101      	movs	r1, #1
 80163ba:	9100      	str	r1, [sp, #0]
 80163bc:	2400      	movs	r4, #0
 80163be:	2000      	movs	r0, #0
 80163c0:	2100      	movs	r1, #0
 80163c2:	9408      	str	r4, [sp, #32]
 80163c4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80163c8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80163cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80163d0:	2d00      	cmp	r5, #0
 80163d2:	d0cf      	beq.n	8016374 <pow+0x80>
 80163d4:	2300      	movs	r3, #0
 80163d6:	2200      	movs	r2, #0
 80163d8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80163dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80163e0:	e7d4      	b.n	801638c <pow+0x98>
 80163e2:	4620      	mov	r0, r4
 80163e4:	4629      	mov	r1, r5
 80163e6:	f002 fffb 	bl	80193e0 <finite>
 80163ea:	4682      	mov	sl, r0
 80163ec:	2800      	cmp	r0, #0
 80163ee:	d05f      	beq.n	80164b0 <pow+0x1bc>
 80163f0:	4620      	mov	r0, r4
 80163f2:	4629      	mov	r1, r5
 80163f4:	2200      	movs	r2, #0
 80163f6:	2300      	movs	r3, #0
 80163f8:	f003 fe02 	bl	801a000 <__aeabi_dcmpeq>
 80163fc:	2800      	cmp	r0, #0
 80163fe:	d08f      	beq.n	8016320 <pow+0x2c>
 8016400:	4640      	mov	r0, r8
 8016402:	4649      	mov	r1, r9
 8016404:	f002 ffec 	bl	80193e0 <finite>
 8016408:	2800      	cmp	r0, #0
 801640a:	d089      	beq.n	8016320 <pow+0x2c>
 801640c:	4630      	mov	r0, r6
 801640e:	4639      	mov	r1, r7
 8016410:	f002 ffe6 	bl	80193e0 <finite>
 8016414:	2800      	cmp	r0, #0
 8016416:	d083      	beq.n	8016320 <pow+0x2c>
 8016418:	f99b 4000 	ldrsb.w	r4, [fp]
 801641c:	4a69      	ldr	r2, [pc, #420]	; (80165c4 <pow+0x2d0>)
 801641e:	2004      	movs	r0, #4
 8016420:	2100      	movs	r1, #0
 8016422:	9000      	str	r0, [sp, #0]
 8016424:	9108      	str	r1, [sp, #32]
 8016426:	2000      	movs	r0, #0
 8016428:	2100      	movs	r1, #0
 801642a:	2c02      	cmp	r4, #2
 801642c:	9201      	str	r2, [sp, #4]
 801642e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016432:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016436:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801643a:	d063      	beq.n	8016504 <pow+0x210>
 801643c:	4668      	mov	r0, sp
 801643e:	f003 f893 	bl	8019568 <matherr>
 8016442:	2800      	cmp	r0, #0
 8016444:	d05e      	beq.n	8016504 <pow+0x210>
 8016446:	9a08      	ldr	r2, [sp, #32]
 8016448:	2a00      	cmp	r2, #0
 801644a:	d09f      	beq.n	801638c <pow+0x98>
 801644c:	e79a      	b.n	8016384 <pow+0x90>
 801644e:	4630      	mov	r0, r6
 8016450:	4639      	mov	r1, r7
 8016452:	f002 ffc5 	bl	80193e0 <finite>
 8016456:	2800      	cmp	r0, #0
 8016458:	f43f af62 	beq.w	8016320 <pow+0x2c>
 801645c:	4630      	mov	r0, r6
 801645e:	4639      	mov	r1, r7
 8016460:	2200      	movs	r2, #0
 8016462:	2300      	movs	r3, #0
 8016464:	f003 fdd6 	bl	801a014 <__aeabi_dcmplt>
 8016468:	2800      	cmp	r0, #0
 801646a:	f43f af59 	beq.w	8016320 <pow+0x2c>
 801646e:	4855      	ldr	r0, [pc, #340]	; (80165c4 <pow+0x2d0>)
 8016470:	f89b 5000 	ldrb.w	r5, [fp]
 8016474:	9001      	str	r0, [sp, #4]
 8016476:	2101      	movs	r1, #1
 8016478:	2400      	movs	r4, #0
 801647a:	9100      	str	r1, [sp, #0]
 801647c:	9408      	str	r4, [sp, #32]
 801647e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016482:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016486:	2200      	movs	r2, #0
 8016488:	2300      	movs	r3, #0
 801648a:	2d00      	cmp	r5, #0
 801648c:	d133      	bne.n	80164f6 <pow+0x202>
 801648e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016492:	4668      	mov	r0, sp
 8016494:	f003 f868 	bl	8019568 <matherr>
 8016498:	2800      	cmp	r0, #0
 801649a:	d1d4      	bne.n	8016446 <pow+0x152>
 801649c:	f003 fe5a 	bl	801a154 <__errno>
 80164a0:	2321      	movs	r3, #33	; 0x21
 80164a2:	6003      	str	r3, [r0, #0]
 80164a4:	e7cf      	b.n	8016446 <pow+0x152>
 80164a6:	f003 fe55 	bl	801a154 <__errno>
 80164aa:	2121      	movs	r1, #33	; 0x21
 80164ac:	6001      	str	r1, [r0, #0]
 80164ae:	e767      	b.n	8016380 <pow+0x8c>
 80164b0:	4640      	mov	r0, r8
 80164b2:	4649      	mov	r1, r9
 80164b4:	f002 ff94 	bl	80193e0 <finite>
 80164b8:	2800      	cmp	r0, #0
 80164ba:	d099      	beq.n	80163f0 <pow+0xfc>
 80164bc:	4630      	mov	r0, r6
 80164be:	4639      	mov	r1, r7
 80164c0:	f002 ff8e 	bl	80193e0 <finite>
 80164c4:	2800      	cmp	r0, #0
 80164c6:	d093      	beq.n	80163f0 <pow+0xfc>
 80164c8:	4620      	mov	r0, r4
 80164ca:	4629      	mov	r1, r5
 80164cc:	f003 f818 	bl	8019500 <__fpclassifyd>
 80164d0:	b9e8      	cbnz	r0, 801650e <pow+0x21a>
 80164d2:	4b3c      	ldr	r3, [pc, #240]	; (80165c4 <pow+0x2d0>)
 80164d4:	f89b 4000 	ldrb.w	r4, [fp]
 80164d8:	9008      	str	r0, [sp, #32]
 80164da:	2201      	movs	r2, #1
 80164dc:	9301      	str	r3, [sp, #4]
 80164de:	9200      	str	r2, [sp, #0]
 80164e0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80164e4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80164e8:	2000      	movs	r0, #0
 80164ea:	2100      	movs	r1, #0
 80164ec:	2c00      	cmp	r4, #0
 80164ee:	d15f      	bne.n	80165b0 <pow+0x2bc>
 80164f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80164f4:	e7cd      	b.n	8016492 <pow+0x19e>
 80164f6:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 80164fa:	2d02      	cmp	r5, #2
 80164fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016500:	d0cc      	beq.n	801649c <pow+0x1a8>
 8016502:	e7c6      	b.n	8016492 <pow+0x19e>
 8016504:	f003 fe26 	bl	801a154 <__errno>
 8016508:	2522      	movs	r5, #34	; 0x22
 801650a:	6005      	str	r5, [r0, #0]
 801650c:	e79b      	b.n	8016446 <pow+0x152>
 801650e:	4c2d      	ldr	r4, [pc, #180]	; (80165c4 <pow+0x2d0>)
 8016510:	f99b 3000 	ldrsb.w	r3, [fp]
 8016514:	9401      	str	r4, [sp, #4]
 8016516:	2203      	movs	r2, #3
 8016518:	9200      	str	r2, [sp, #0]
 801651a:	f8cd a020 	str.w	sl, [sp, #32]
 801651e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016522:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016526:	4640      	mov	r0, r8
 8016528:	4649      	mov	r1, r9
 801652a:	b9e3      	cbnz	r3, 8016566 <pow+0x272>
 801652c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8016530:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8016534:	f2c4 75ef 	movt	r5, #18415	; 0x47ef
 8016538:	2200      	movs	r2, #0
 801653a:	2300      	movs	r3, #0
 801653c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016540:	f003 fd68 	bl	801a014 <__aeabi_dcmplt>
 8016544:	2800      	cmp	r0, #0
 8016546:	d141      	bne.n	80165cc <pow+0x2d8>
 8016548:	f99b 0000 	ldrsb.w	r0, [fp]
 801654c:	2802      	cmp	r0, #2
 801654e:	d005      	beq.n	801655c <pow+0x268>
 8016550:	4668      	mov	r0, sp
 8016552:	f003 f809 	bl	8019568 <matherr>
 8016556:	2800      	cmp	r0, #0
 8016558:	f47f af12 	bne.w	8016380 <pow+0x8c>
 801655c:	f003 fdfa 	bl	801a154 <__errno>
 8016560:	2122      	movs	r1, #34	; 0x22
 8016562:	6001      	str	r1, [r0, #0]
 8016564:	e70c      	b.n	8016380 <pow+0x8c>
 8016566:	2500      	movs	r5, #0
 8016568:	2400      	movs	r4, #0
 801656a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 801656e:	2200      	movs	r2, #0
 8016570:	2300      	movs	r3, #0
 8016572:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016576:	f003 fd4d 	bl	801a014 <__aeabi_dcmplt>
 801657a:	2800      	cmp	r0, #0
 801657c:	d0e4      	beq.n	8016548 <pow+0x254>
 801657e:	2300      	movs	r3, #0
 8016580:	2200      	movs	r2, #0
 8016582:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8016586:	4630      	mov	r0, r6
 8016588:	4639      	mov	r1, r7
 801658a:	f003 fad1 	bl	8019b30 <__aeabi_dmul>
 801658e:	4604      	mov	r4, r0
 8016590:	460d      	mov	r5, r1
 8016592:	f002 fff1 	bl	8019578 <rint>
 8016596:	4622      	mov	r2, r4
 8016598:	462b      	mov	r3, r5
 801659a:	f003 fd31 	bl	801a000 <__aeabi_dcmpeq>
 801659e:	2800      	cmp	r0, #0
 80165a0:	d1d2      	bne.n	8016548 <pow+0x254>
 80165a2:	2300      	movs	r3, #0
 80165a4:	2200      	movs	r2, #0
 80165a6:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 80165aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80165ae:	e7cb      	b.n	8016548 <pow+0x254>
 80165b0:	4602      	mov	r2, r0
 80165b2:	460b      	mov	r3, r1
 80165b4:	f003 fbe6 	bl	8019d84 <__aeabi_ddiv>
 80165b8:	2c02      	cmp	r4, #2
 80165ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80165be:	f43f af6d 	beq.w	801649c <pow+0x1a8>
 80165c2:	e766      	b.n	8016492 <pow+0x19e>
 80165c4:	080213e8 	.word	0x080213e8
 80165c8:	200000c8 	.word	0x200000c8
 80165cc:	2300      	movs	r3, #0
 80165ce:	2200      	movs	r2, #0
 80165d0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80165d4:	4630      	mov	r0, r6
 80165d6:	4639      	mov	r1, r7
 80165d8:	f003 faaa 	bl	8019b30 <__aeabi_dmul>
 80165dc:	4604      	mov	r4, r0
 80165de:	460d      	mov	r5, r1
 80165e0:	f002 ffca 	bl	8019578 <rint>
 80165e4:	4622      	mov	r2, r4
 80165e6:	462b      	mov	r3, r5
 80165e8:	f003 fd0a 	bl	801a000 <__aeabi_dcmpeq>
 80165ec:	2800      	cmp	r0, #0
 80165ee:	d1ab      	bne.n	8016548 <pow+0x254>
 80165f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80165f4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80165f8:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 80165fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016600:	e7a2      	b.n	8016548 <pow+0x254>
 8016602:	bf00      	nop

08016604 <sqrt>:
 8016604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016608:	f8df a09c 	ldr.w	sl, [pc, #156]	; 80166a8 <sqrt+0xa4>
 801660c:	b08a      	sub	sp, #40	; 0x28
 801660e:	4604      	mov	r4, r0
 8016610:	460d      	mov	r5, r1
 8016612:	f001 fb4d 	bl	8017cb0 <__ieee754_sqrt>
 8016616:	f99a 3000 	ldrsb.w	r3, [sl]
 801661a:	3301      	adds	r3, #1
 801661c:	4606      	mov	r6, r0
 801661e:	460f      	mov	r7, r1
 8016620:	d00f      	beq.n	8016642 <sqrt+0x3e>
 8016622:	4620      	mov	r0, r4
 8016624:	4629      	mov	r1, r5
 8016626:	f002 ff6b 	bl	8019500 <__fpclassifyd>
 801662a:	b150      	cbz	r0, 8016642 <sqrt+0x3e>
 801662c:	f04f 0800 	mov.w	r8, #0
 8016630:	f04f 0900 	mov.w	r9, #0
 8016634:	4620      	mov	r0, r4
 8016636:	4629      	mov	r1, r5
 8016638:	4642      	mov	r2, r8
 801663a:	464b      	mov	r3, r9
 801663c:	f003 fcea 	bl	801a014 <__aeabi_dcmplt>
 8016640:	b920      	cbnz	r0, 801664c <sqrt+0x48>
 8016642:	4630      	mov	r0, r6
 8016644:	4639      	mov	r1, r7
 8016646:	b00a      	add	sp, #40	; 0x28
 8016648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801664c:	4815      	ldr	r0, [pc, #84]	; (80166a4 <sqrt+0xa0>)
 801664e:	f89a 6000 	ldrb.w	r6, [sl]
 8016652:	9001      	str	r0, [sp, #4]
 8016654:	2101      	movs	r1, #1
 8016656:	2200      	movs	r2, #0
 8016658:	9100      	str	r1, [sp, #0]
 801665a:	9208      	str	r2, [sp, #32]
 801665c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8016660:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8016664:	b956      	cbnz	r6, 801667c <sqrt+0x78>
 8016666:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801666a:	4668      	mov	r0, sp
 801666c:	f002 ff7c 	bl	8019568 <matherr>
 8016670:	b170      	cbz	r0, 8016690 <sqrt+0x8c>
 8016672:	9b08      	ldr	r3, [sp, #32]
 8016674:	b98b      	cbnz	r3, 801669a <sqrt+0x96>
 8016676:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 801667a:	e7e2      	b.n	8016642 <sqrt+0x3e>
 801667c:	4640      	mov	r0, r8
 801667e:	4649      	mov	r1, r9
 8016680:	4642      	mov	r2, r8
 8016682:	464b      	mov	r3, r9
 8016684:	f003 fb7e 	bl	8019d84 <__aeabi_ddiv>
 8016688:	2e02      	cmp	r6, #2
 801668a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801668e:	d1ec      	bne.n	801666a <sqrt+0x66>
 8016690:	f003 fd60 	bl	801a154 <__errno>
 8016694:	2721      	movs	r7, #33	; 0x21
 8016696:	6007      	str	r7, [r0, #0]
 8016698:	e7eb      	b.n	8016672 <sqrt+0x6e>
 801669a:	f003 fd5b 	bl	801a154 <__errno>
 801669e:	9e08      	ldr	r6, [sp, #32]
 80166a0:	6006      	str	r6, [r0, #0]
 80166a2:	e7e8      	b.n	8016676 <sqrt+0x72>
 80166a4:	080213ec 	.word	0x080213ec
 80166a8:	200000c8 	.word	0x200000c8
 80166ac:	00000000 	.word	0x00000000

080166b0 <__ieee754_asin>:
 80166b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80166b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80166b8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80166bc:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 80166c0:	429e      	cmp	r6, r3
 80166c2:	b086      	sub	sp, #24
 80166c4:	4688      	mov	r8, r1
 80166c6:	468a      	mov	sl, r1
 80166c8:	4681      	mov	r9, r0
 80166ca:	dd1f      	ble.n	801670c <__ieee754_asin+0x5c>
 80166cc:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
 80166d0:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 80166d4:	ea56 0309 	orrs.w	r3, r6, r9
 80166d8:	f040 8114 	bne.w	8016904 <__ieee754_asin+0x254>
 80166dc:	a3a4      	add	r3, pc, #656	; (adr r3, 8016970 <__ieee754_asin+0x2c0>)
 80166de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166e2:	4641      	mov	r1, r8
 80166e4:	f003 fa24 	bl	8019b30 <__aeabi_dmul>
 80166e8:	a3a3      	add	r3, pc, #652	; (adr r3, 8016978 <__ieee754_asin+0x2c8>)
 80166ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166ee:	4604      	mov	r4, r0
 80166f0:	460d      	mov	r5, r1
 80166f2:	4648      	mov	r0, r9
 80166f4:	4641      	mov	r1, r8
 80166f6:	f003 fa1b 	bl	8019b30 <__aeabi_dmul>
 80166fa:	4602      	mov	r2, r0
 80166fc:	460b      	mov	r3, r1
 80166fe:	4620      	mov	r0, r4
 8016700:	4629      	mov	r1, r5
 8016702:	f003 f863 	bl	80197cc <__adddf3>
 8016706:	4681      	mov	r9, r0
 8016708:	4688      	mov	r8, r1
 801670a:	e106      	b.n	801691a <__ieee754_asin+0x26a>
 801670c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8016710:	f6c3 70df 	movt	r0, #16351	; 0x3fdf
 8016714:	4286      	cmp	r6, r0
 8016716:	dc12      	bgt.n	801673e <__ieee754_asin+0x8e>
 8016718:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 801671c:	4648      	mov	r0, r9
 801671e:	f280 815f 	bge.w	80169e0 <__ieee754_asin+0x330>
 8016722:	a397      	add	r3, pc, #604	; (adr r3, 8016980 <__ieee754_asin+0x2d0>)
 8016724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016728:	f003 f850 	bl	80197cc <__adddf3>
 801672c:	2300      	movs	r3, #0
 801672e:	2200      	movs	r2, #0
 8016730:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8016734:	f003 fc8c 	bl	801a050 <__aeabi_dcmpgt>
 8016738:	2800      	cmp	r0, #0
 801673a:	f040 80ee 	bne.w	801691a <__ieee754_asin+0x26a>
 801673e:	4648      	mov	r0, r9
 8016740:	4641      	mov	r1, r8
 8016742:	f002 fe49 	bl	80193d8 <fabs>
 8016746:	460b      	mov	r3, r1
 8016748:	2100      	movs	r1, #0
 801674a:	4602      	mov	r2, r0
 801674c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8016750:	2000      	movs	r0, #0
 8016752:	f003 f839 	bl	80197c8 <__aeabi_dsub>
 8016756:	2300      	movs	r3, #0
 8016758:	2200      	movs	r2, #0
 801675a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 801675e:	f003 f9e7 	bl	8019b30 <__aeabi_dmul>
 8016762:	a389      	add	r3, pc, #548	; (adr r3, 8016988 <__ieee754_asin+0x2d8>)
 8016764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016768:	4604      	mov	r4, r0
 801676a:	460d      	mov	r5, r1
 801676c:	f003 f9e0 	bl	8019b30 <__aeabi_dmul>
 8016770:	a387      	add	r3, pc, #540	; (adr r3, 8016990 <__ieee754_asin+0x2e0>)
 8016772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016776:	f003 f829 	bl	80197cc <__adddf3>
 801677a:	4622      	mov	r2, r4
 801677c:	462b      	mov	r3, r5
 801677e:	f003 f9d7 	bl	8019b30 <__aeabi_dmul>
 8016782:	a385      	add	r3, pc, #532	; (adr r3, 8016998 <__ieee754_asin+0x2e8>)
 8016784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016788:	f003 f81e 	bl	80197c8 <__aeabi_dsub>
 801678c:	4622      	mov	r2, r4
 801678e:	462b      	mov	r3, r5
 8016790:	f003 f9ce 	bl	8019b30 <__aeabi_dmul>
 8016794:	a382      	add	r3, pc, #520	; (adr r3, 80169a0 <__ieee754_asin+0x2f0>)
 8016796:	e9d3 2300 	ldrd	r2, r3, [r3]
 801679a:	f003 f817 	bl	80197cc <__adddf3>
 801679e:	4622      	mov	r2, r4
 80167a0:	462b      	mov	r3, r5
 80167a2:	f003 f9c5 	bl	8019b30 <__aeabi_dmul>
 80167a6:	a380      	add	r3, pc, #512	; (adr r3, 80169a8 <__ieee754_asin+0x2f8>)
 80167a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167ac:	f003 f80c 	bl	80197c8 <__aeabi_dsub>
 80167b0:	4622      	mov	r2, r4
 80167b2:	462b      	mov	r3, r5
 80167b4:	f003 f9bc 	bl	8019b30 <__aeabi_dmul>
 80167b8:	a37d      	add	r3, pc, #500	; (adr r3, 80169b0 <__ieee754_asin+0x300>)
 80167ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167be:	f003 f805 	bl	80197cc <__adddf3>
 80167c2:	4622      	mov	r2, r4
 80167c4:	462b      	mov	r3, r5
 80167c6:	f003 f9b3 	bl	8019b30 <__aeabi_dmul>
 80167ca:	a37b      	add	r3, pc, #492	; (adr r3, 80169b8 <__ieee754_asin+0x308>)
 80167cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167d0:	e9cd 0100 	strd	r0, r1, [sp]
 80167d4:	4620      	mov	r0, r4
 80167d6:	4629      	mov	r1, r5
 80167d8:	f003 f9aa 	bl	8019b30 <__aeabi_dmul>
 80167dc:	a378      	add	r3, pc, #480	; (adr r3, 80169c0 <__ieee754_asin+0x310>)
 80167de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167e2:	f002 fff1 	bl	80197c8 <__aeabi_dsub>
 80167e6:	4622      	mov	r2, r4
 80167e8:	462b      	mov	r3, r5
 80167ea:	f003 f9a1 	bl	8019b30 <__aeabi_dmul>
 80167ee:	a376      	add	r3, pc, #472	; (adr r3, 80169c8 <__ieee754_asin+0x318>)
 80167f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167f4:	f002 ffea 	bl	80197cc <__adddf3>
 80167f8:	4622      	mov	r2, r4
 80167fa:	462b      	mov	r3, r5
 80167fc:	f003 f998 	bl	8019b30 <__aeabi_dmul>
 8016800:	a373      	add	r3, pc, #460	; (adr r3, 80169d0 <__ieee754_asin+0x320>)
 8016802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016806:	f002 ffdf 	bl	80197c8 <__aeabi_dsub>
 801680a:	4622      	mov	r2, r4
 801680c:	462b      	mov	r3, r5
 801680e:	f003 f98f 	bl	8019b30 <__aeabi_dmul>
 8016812:	2300      	movs	r3, #0
 8016814:	2200      	movs	r2, #0
 8016816:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801681a:	f002 ffd7 	bl	80197cc <__adddf3>
 801681e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016822:	4620      	mov	r0, r4
 8016824:	4629      	mov	r1, r5
 8016826:	f001 fa43 	bl	8017cb0 <__ieee754_sqrt>
 801682a:	f243 3232 	movw	r2, #13106	; 0x3332
 801682e:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 8016832:	4296      	cmp	r6, r2
 8016834:	4680      	mov	r8, r0
 8016836:	4689      	mov	r9, r1
 8016838:	dc74      	bgt.n	8016924 <__ieee754_asin+0x274>
 801683a:	4602      	mov	r2, r0
 801683c:	460b      	mov	r3, r1
 801683e:	460f      	mov	r7, r1
 8016840:	f002 ffc4 	bl	80197cc <__adddf3>
 8016844:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016848:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801684c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016850:	f003 fa98 	bl	8019d84 <__aeabi_ddiv>
 8016854:	4602      	mov	r2, r0
 8016856:	460b      	mov	r3, r1
 8016858:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801685c:	f003 f968 	bl	8019b30 <__aeabi_dmul>
 8016860:	2600      	movs	r6, #0
 8016862:	e9cd 0100 	strd	r0, r1, [sp]
 8016866:	464b      	mov	r3, r9
 8016868:	4649      	mov	r1, r9
 801686a:	4632      	mov	r2, r6
 801686c:	4630      	mov	r0, r6
 801686e:	f003 f95f 	bl	8019b30 <__aeabi_dmul>
 8016872:	4602      	mov	r2, r0
 8016874:	460b      	mov	r3, r1
 8016876:	4620      	mov	r0, r4
 8016878:	4629      	mov	r1, r5
 801687a:	f002 ffa5 	bl	80197c8 <__aeabi_dsub>
 801687e:	464b      	mov	r3, r9
 8016880:	4604      	mov	r4, r0
 8016882:	460d      	mov	r5, r1
 8016884:	4640      	mov	r0, r8
 8016886:	4649      	mov	r1, r9
 8016888:	4632      	mov	r2, r6
 801688a:	f002 ff9f 	bl	80197cc <__adddf3>
 801688e:	4602      	mov	r2, r0
 8016890:	460b      	mov	r3, r1
 8016892:	4620      	mov	r0, r4
 8016894:	4629      	mov	r1, r5
 8016896:	f003 fa75 	bl	8019d84 <__aeabi_ddiv>
 801689a:	4602      	mov	r2, r0
 801689c:	460b      	mov	r3, r1
 801689e:	f002 ff95 	bl	80197cc <__adddf3>
 80168a2:	4602      	mov	r2, r0
 80168a4:	460b      	mov	r3, r1
 80168a6:	a134      	add	r1, pc, #208	; (adr r1, 8016978 <__ieee754_asin+0x2c8>)
 80168a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80168ac:	f002 ff8c 	bl	80197c8 <__aeabi_dsub>
 80168b0:	4602      	mov	r2, r0
 80168b2:	460b      	mov	r3, r1
 80168b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80168b8:	f002 ff86 	bl	80197c8 <__aeabi_dsub>
 80168bc:	4632      	mov	r2, r6
 80168be:	4604      	mov	r4, r0
 80168c0:	460d      	mov	r5, r1
 80168c2:	463b      	mov	r3, r7
 80168c4:	4649      	mov	r1, r9
 80168c6:	4630      	mov	r0, r6
 80168c8:	f002 ff80 	bl	80197cc <__adddf3>
 80168cc:	4602      	mov	r2, r0
 80168ce:	460b      	mov	r3, r1
 80168d0:	a141      	add	r1, pc, #260	; (adr r1, 80169d8 <__ieee754_asin+0x328>)
 80168d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80168d6:	f002 ff77 	bl	80197c8 <__aeabi_dsub>
 80168da:	4602      	mov	r2, r0
 80168dc:	460b      	mov	r3, r1
 80168de:	4620      	mov	r0, r4
 80168e0:	4629      	mov	r1, r5
 80168e2:	f002 ff71 	bl	80197c8 <__aeabi_dsub>
 80168e6:	4602      	mov	r2, r0
 80168e8:	460b      	mov	r3, r1
 80168ea:	a13b      	add	r1, pc, #236	; (adr r1, 80169d8 <__ieee754_asin+0x328>)
 80168ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80168f0:	f002 ff6a 	bl	80197c8 <__aeabi_dsub>
 80168f4:	4681      	mov	r9, r0
 80168f6:	4688      	mov	r8, r1
 80168f8:	f1ba 0f00 	cmp.w	sl, #0
 80168fc:	bfd8      	it	le
 80168fe:	f108 4800 	addle.w	r8, r8, #2147483648	; 0x80000000
 8016902:	e00a      	b.n	801691a <__ieee754_asin+0x26a>
 8016904:	464a      	mov	r2, r9
 8016906:	4643      	mov	r3, r8
 8016908:	4641      	mov	r1, r8
 801690a:	f002 ff5d 	bl	80197c8 <__aeabi_dsub>
 801690e:	4602      	mov	r2, r0
 8016910:	460b      	mov	r3, r1
 8016912:	f003 fa37 	bl	8019d84 <__aeabi_ddiv>
 8016916:	4681      	mov	r9, r0
 8016918:	4688      	mov	r8, r1
 801691a:	4648      	mov	r0, r9
 801691c:	4641      	mov	r1, r8
 801691e:	b006      	add	sp, #24
 8016920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016924:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016928:	e9dd 0100 	ldrd	r0, r1, [sp]
 801692c:	f003 fa2a 	bl	8019d84 <__aeabi_ddiv>
 8016930:	4602      	mov	r2, r0
 8016932:	460b      	mov	r3, r1
 8016934:	4640      	mov	r0, r8
 8016936:	4649      	mov	r1, r9
 8016938:	f003 f8fa 	bl	8019b30 <__aeabi_dmul>
 801693c:	4642      	mov	r2, r8
 801693e:	464b      	mov	r3, r9
 8016940:	f002 ff44 	bl	80197cc <__adddf3>
 8016944:	4602      	mov	r2, r0
 8016946:	460b      	mov	r3, r1
 8016948:	f002 ff40 	bl	80197cc <__adddf3>
 801694c:	a30a      	add	r3, pc, #40	; (adr r3, 8016978 <__ieee754_asin+0x2c8>)
 801694e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016952:	f002 ff39 	bl	80197c8 <__aeabi_dsub>
 8016956:	4602      	mov	r2, r0
 8016958:	460b      	mov	r3, r1
 801695a:	a105      	add	r1, pc, #20	; (adr r1, 8016970 <__ieee754_asin+0x2c0>)
 801695c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016960:	f002 ff32 	bl	80197c8 <__aeabi_dsub>
 8016964:	4681      	mov	r9, r0
 8016966:	4688      	mov	r8, r1
 8016968:	e7c6      	b.n	80168f8 <__ieee754_asin+0x248>
 801696a:	bf00      	nop
 801696c:	f3af 8000 	nop.w
 8016970:	54442d18 	.word	0x54442d18
 8016974:	3ff921fb 	.word	0x3ff921fb
 8016978:	33145c07 	.word	0x33145c07
 801697c:	3c91a626 	.word	0x3c91a626
 8016980:	8800759c 	.word	0x8800759c
 8016984:	7e37e43c 	.word	0x7e37e43c
 8016988:	0dfdf709 	.word	0x0dfdf709
 801698c:	3f023de1 	.word	0x3f023de1
 8016990:	7501b288 	.word	0x7501b288
 8016994:	3f49efe0 	.word	0x3f49efe0
 8016998:	b5688f3b 	.word	0xb5688f3b
 801699c:	3fa48228 	.word	0x3fa48228
 80169a0:	0e884455 	.word	0x0e884455
 80169a4:	3fc9c155 	.word	0x3fc9c155
 80169a8:	03eb6f7d 	.word	0x03eb6f7d
 80169ac:	3fd4d612 	.word	0x3fd4d612
 80169b0:	55555555 	.word	0x55555555
 80169b4:	3fc55555 	.word	0x3fc55555
 80169b8:	b12e9282 	.word	0xb12e9282
 80169bc:	3fb3b8c5 	.word	0x3fb3b8c5
 80169c0:	1b8d0159 	.word	0x1b8d0159
 80169c4:	3fe6066c 	.word	0x3fe6066c
 80169c8:	9c598ac8 	.word	0x9c598ac8
 80169cc:	40002ae5 	.word	0x40002ae5
 80169d0:	1c8a2d4b 	.word	0x1c8a2d4b
 80169d4:	40033a27 	.word	0x40033a27
 80169d8:	54442d18 	.word	0x54442d18
 80169dc:	3fe921fb 	.word	0x3fe921fb
 80169e0:	464a      	mov	r2, r9
 80169e2:	4643      	mov	r3, r8
 80169e4:	f003 f8a4 	bl	8019b30 <__aeabi_dmul>
 80169e8:	a335      	add	r3, pc, #212	; (adr r3, 8016ac0 <__ieee754_asin+0x410>)
 80169ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169ee:	4604      	mov	r4, r0
 80169f0:	460d      	mov	r5, r1
 80169f2:	f003 f89d 	bl	8019b30 <__aeabi_dmul>
 80169f6:	a334      	add	r3, pc, #208	; (adr r3, 8016ac8 <__ieee754_asin+0x418>)
 80169f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169fc:	f002 fee6 	bl	80197cc <__adddf3>
 8016a00:	4622      	mov	r2, r4
 8016a02:	462b      	mov	r3, r5
 8016a04:	f003 f894 	bl	8019b30 <__aeabi_dmul>
 8016a08:	a331      	add	r3, pc, #196	; (adr r3, 8016ad0 <__ieee754_asin+0x420>)
 8016a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a0e:	f002 fedb 	bl	80197c8 <__aeabi_dsub>
 8016a12:	4622      	mov	r2, r4
 8016a14:	462b      	mov	r3, r5
 8016a16:	f003 f88b 	bl	8019b30 <__aeabi_dmul>
 8016a1a:	a32f      	add	r3, pc, #188	; (adr r3, 8016ad8 <__ieee754_asin+0x428>)
 8016a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a20:	f002 fed4 	bl	80197cc <__adddf3>
 8016a24:	4622      	mov	r2, r4
 8016a26:	462b      	mov	r3, r5
 8016a28:	f003 f882 	bl	8019b30 <__aeabi_dmul>
 8016a2c:	a32c      	add	r3, pc, #176	; (adr r3, 8016ae0 <__ieee754_asin+0x430>)
 8016a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a32:	f002 fec9 	bl	80197c8 <__aeabi_dsub>
 8016a36:	4622      	mov	r2, r4
 8016a38:	462b      	mov	r3, r5
 8016a3a:	f003 f879 	bl	8019b30 <__aeabi_dmul>
 8016a3e:	a32a      	add	r3, pc, #168	; (adr r3, 8016ae8 <__ieee754_asin+0x438>)
 8016a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a44:	f002 fec2 	bl	80197cc <__adddf3>
 8016a48:	4622      	mov	r2, r4
 8016a4a:	462b      	mov	r3, r5
 8016a4c:	f003 f870 	bl	8019b30 <__aeabi_dmul>
 8016a50:	a327      	add	r3, pc, #156	; (adr r3, 8016af0 <__ieee754_asin+0x440>)
 8016a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a56:	4606      	mov	r6, r0
 8016a58:	460f      	mov	r7, r1
 8016a5a:	4620      	mov	r0, r4
 8016a5c:	4629      	mov	r1, r5
 8016a5e:	f003 f867 	bl	8019b30 <__aeabi_dmul>
 8016a62:	a325      	add	r3, pc, #148	; (adr r3, 8016af8 <__ieee754_asin+0x448>)
 8016a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a68:	f002 feae 	bl	80197c8 <__aeabi_dsub>
 8016a6c:	4622      	mov	r2, r4
 8016a6e:	462b      	mov	r3, r5
 8016a70:	f003 f85e 	bl	8019b30 <__aeabi_dmul>
 8016a74:	a322      	add	r3, pc, #136	; (adr r3, 8016b00 <__ieee754_asin+0x450>)
 8016a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a7a:	f002 fea7 	bl	80197cc <__adddf3>
 8016a7e:	4622      	mov	r2, r4
 8016a80:	462b      	mov	r3, r5
 8016a82:	f003 f855 	bl	8019b30 <__aeabi_dmul>
 8016a86:	a320      	add	r3, pc, #128	; (adr r3, 8016b08 <__ieee754_asin+0x458>)
 8016a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a8c:	f002 fe9c 	bl	80197c8 <__aeabi_dsub>
 8016a90:	4622      	mov	r2, r4
 8016a92:	462b      	mov	r3, r5
 8016a94:	f003 f84c 	bl	8019b30 <__aeabi_dmul>
 8016a98:	2300      	movs	r3, #0
 8016a9a:	2200      	movs	r2, #0
 8016a9c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8016aa0:	f002 fe94 	bl	80197cc <__adddf3>
 8016aa4:	4602      	mov	r2, r0
 8016aa6:	460b      	mov	r3, r1
 8016aa8:	4630      	mov	r0, r6
 8016aaa:	4639      	mov	r1, r7
 8016aac:	f003 f96a 	bl	8019d84 <__aeabi_ddiv>
 8016ab0:	464c      	mov	r4, r9
 8016ab2:	4602      	mov	r2, r0
 8016ab4:	460b      	mov	r3, r1
 8016ab6:	4645      	mov	r5, r8
 8016ab8:	4648      	mov	r0, r9
 8016aba:	4641      	mov	r1, r8
 8016abc:	e61b      	b.n	80166f6 <__ieee754_asin+0x46>
 8016abe:	bf00      	nop
 8016ac0:	0dfdf709 	.word	0x0dfdf709
 8016ac4:	3f023de1 	.word	0x3f023de1
 8016ac8:	7501b288 	.word	0x7501b288
 8016acc:	3f49efe0 	.word	0x3f49efe0
 8016ad0:	b5688f3b 	.word	0xb5688f3b
 8016ad4:	3fa48228 	.word	0x3fa48228
 8016ad8:	0e884455 	.word	0x0e884455
 8016adc:	3fc9c155 	.word	0x3fc9c155
 8016ae0:	03eb6f7d 	.word	0x03eb6f7d
 8016ae4:	3fd4d612 	.word	0x3fd4d612
 8016ae8:	55555555 	.word	0x55555555
 8016aec:	3fc55555 	.word	0x3fc55555
 8016af0:	b12e9282 	.word	0xb12e9282
 8016af4:	3fb3b8c5 	.word	0x3fb3b8c5
 8016af8:	1b8d0159 	.word	0x1b8d0159
 8016afc:	3fe6066c 	.word	0x3fe6066c
 8016b00:	9c598ac8 	.word	0x9c598ac8
 8016b04:	40002ae5 	.word	0x40002ae5
 8016b08:	1c8a2d4b 	.word	0x1c8a2d4b
 8016b0c:	40033a27 	.word	0x40033a27

08016b10 <__ieee754_atan2>:
 8016b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b14:	b084      	sub	sp, #16
 8016b16:	e9cd 2300 	strd	r2, r3, [sp]
 8016b1a:	e89d 1080 	ldmia.w	sp, {r7, ip}
 8016b1e:	f1c7 0900 	rsb	r9, r7, #0
 8016b22:	2600      	movs	r6, #0
 8016b24:	f02c 4800 	bic.w	r8, ip, #2147483648	; 0x80000000
 8016b28:	ea49 0907 	orr.w	r9, r9, r7
 8016b2c:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
 8016b30:	f6c7 76f0 	movt	r6, #32752	; 0x7ff0
 8016b34:	45b1      	cmp	r9, r6
 8016b36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016b3a:	4604      	mov	r4, r0
 8016b3c:	460d      	mov	r5, r1
 8016b3e:	4602      	mov	r2, r0
 8016b40:	460b      	mov	r3, r1
 8016b42:	d845      	bhi.n	8016bd0 <__ieee754_atan2+0xc0>
 8016b44:	f1c0 0a00 	rsb	sl, r0, #0
 8016b48:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 8016b4c:	ea4a 0a00 	orr.w	sl, sl, r0
 8016b50:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
 8016b54:	45b2      	cmp	sl, r6
 8016b56:	d83b      	bhi.n	8016bd0 <__ieee754_atan2+0xc0>
 8016b58:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
 8016b5c:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
 8016b60:	ea5c 0c07 	orrs.w	ip, ip, r7
 8016b64:	f8dd a004 	ldr.w	sl, [sp, #4]
 8016b68:	d052      	beq.n	8016c10 <__ieee754_atan2+0x100>
 8016b6a:	ea4f 76aa 	mov.w	r6, sl, asr #30
 8016b6e:	f006 0002 	and.w	r0, r6, #2
 8016b72:	ea59 0202 	orrs.w	r2, r9, r2
 8016b76:	ea40 76d1 	orr.w	r6, r0, r1, lsr #31
 8016b7a:	d036      	beq.n	8016bea <__ieee754_atan2+0xda>
 8016b7c:	ea58 0707 	orrs.w	r7, r8, r7
 8016b80:	d040      	beq.n	8016c04 <__ieee754_atan2+0xf4>
 8016b82:	2100      	movs	r1, #0
 8016b84:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 8016b88:	4588      	cmp	r8, r1
 8016b8a:	d052      	beq.n	8016c32 <__ieee754_atan2+0x122>
 8016b8c:	2700      	movs	r7, #0
 8016b8e:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 8016b92:	45b9      	cmp	r9, r7
 8016b94:	d036      	beq.n	8016c04 <__ieee754_atan2+0xf4>
 8016b96:	ebc8 0809 	rsb	r8, r8, r9
 8016b9a:	ea4f 5828 	mov.w	r8, r8, asr #20
 8016b9e:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
 8016ba2:	dc42      	bgt.n	8016c2a <__ieee754_atan2+0x11a>
 8016ba4:	f1ba 0f00 	cmp.w	sl, #0
 8016ba8:	db7d      	blt.n	8016ca6 <__ieee754_atan2+0x196>
 8016baa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016bae:	4620      	mov	r0, r4
 8016bb0:	4629      	mov	r1, r5
 8016bb2:	f003 f8e7 	bl	8019d84 <__aeabi_ddiv>
 8016bb6:	f002 fc0f 	bl	80193d8 <fabs>
 8016bba:	f002 fa59 	bl	8019070 <atan>
 8016bbe:	2e01      	cmp	r6, #1
 8016bc0:	d06d      	beq.n	8016c9e <__ieee754_atan2+0x18e>
 8016bc2:	2e02      	cmp	r6, #2
 8016bc4:	d05c      	beq.n	8016c80 <__ieee754_atan2+0x170>
 8016bc6:	2e00      	cmp	r6, #0
 8016bc8:	d14d      	bne.n	8016c66 <__ieee754_atan2+0x156>
 8016bca:	4604      	mov	r4, r0
 8016bcc:	460d      	mov	r5, r1
 8016bce:	e007      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016bd0:	4620      	mov	r0, r4
 8016bd2:	4629      	mov	r1, r5
 8016bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016bd8:	f002 fdf8 	bl	80197cc <__adddf3>
 8016bdc:	4604      	mov	r4, r0
 8016bde:	460d      	mov	r5, r1
 8016be0:	4620      	mov	r0, r4
 8016be2:	4629      	mov	r1, r5
 8016be4:	b004      	add	sp, #16
 8016be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016bea:	2e03      	cmp	r6, #3
 8016bec:	d8c6      	bhi.n	8016b7c <__ieee754_atan2+0x6c>
 8016bee:	a201      	add	r2, pc, #4	; (adr r2, 8016bf4 <__ieee754_atan2+0xe4>)
 8016bf0:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 8016bf4:	08016be1 	.word	0x08016be1
 8016bf8:	08016be1 	.word	0x08016be1
 8016bfc:	08016c23 	.word	0x08016c23
 8016c00:	08016c1b 	.word	0x08016c1b
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	db2a      	blt.n	8016c5e <__ieee754_atan2+0x14e>
 8016c08:	a535      	add	r5, pc, #212	; (adr r5, 8016ce0 <__ieee754_atan2+0x1d0>)
 8016c0a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016c0e:	e7e7      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016c10:	b004      	add	sp, #16
 8016c12:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016c16:	f002 ba2b 	b.w	8019070 <atan>
 8016c1a:	a533      	add	r5, pc, #204	; (adr r5, 8016ce8 <__ieee754_atan2+0x1d8>)
 8016c1c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016c20:	e7de      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016c22:	a533      	add	r5, pc, #204	; (adr r5, 8016cf0 <__ieee754_atan2+0x1e0>)
 8016c24:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016c28:	e7da      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016c2a:	a12d      	add	r1, pc, #180	; (adr r1, 8016ce0 <__ieee754_atan2+0x1d0>)
 8016c2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016c30:	e7c5      	b.n	8016bbe <__ieee754_atan2+0xae>
 8016c32:	45c1      	cmp	r9, r8
 8016c34:	d03e      	beq.n	8016cb4 <__ieee754_atan2+0x1a4>
 8016c36:	2e03      	cmp	r6, #3
 8016c38:	d8a8      	bhi.n	8016b8c <__ieee754_atan2+0x7c>
 8016c3a:	a201      	add	r2, pc, #4	; (adr r2, 8016c40 <__ieee754_atan2+0x130>)
 8016c3c:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 8016c40:	08016c59 	.word	0x08016c59
 8016c44:	08016c51 	.word	0x08016c51
 8016c48:	08016c23 	.word	0x08016c23
 8016c4c:	08016c1b 	.word	0x08016c1b
 8016c50:	2400      	movs	r4, #0
 8016c52:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8016c56:	e7c3      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016c58:	2400      	movs	r4, #0
 8016c5a:	2500      	movs	r5, #0
 8016c5c:	e7c0      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016c5e:	a526      	add	r5, pc, #152	; (adr r5, 8016cf8 <__ieee754_atan2+0x1e8>)
 8016c60:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016c64:	e7bc      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016c66:	a326      	add	r3, pc, #152	; (adr r3, 8016d00 <__ieee754_atan2+0x1f0>)
 8016c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c6c:	f002 fdac 	bl	80197c8 <__aeabi_dsub>
 8016c70:	a31f      	add	r3, pc, #124	; (adr r3, 8016cf0 <__ieee754_atan2+0x1e0>)
 8016c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c76:	f002 fda7 	bl	80197c8 <__aeabi_dsub>
 8016c7a:	4604      	mov	r4, r0
 8016c7c:	460d      	mov	r5, r1
 8016c7e:	e7af      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016c80:	a31f      	add	r3, pc, #124	; (adr r3, 8016d00 <__ieee754_atan2+0x1f0>)
 8016c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c86:	f002 fd9f 	bl	80197c8 <__aeabi_dsub>
 8016c8a:	4602      	mov	r2, r0
 8016c8c:	460b      	mov	r3, r1
 8016c8e:	a118      	add	r1, pc, #96	; (adr r1, 8016cf0 <__ieee754_atan2+0x1e0>)
 8016c90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016c94:	f002 fd98 	bl	80197c8 <__aeabi_dsub>
 8016c98:	4604      	mov	r4, r0
 8016c9a:	460d      	mov	r5, r1
 8016c9c:	e7a0      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016c9e:	4604      	mov	r4, r0
 8016ca0:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8016ca4:	e79c      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016ca6:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
 8016caa:	f6bf af7e 	bge.w	8016baa <__ieee754_atan2+0x9a>
 8016cae:	2000      	movs	r0, #0
 8016cb0:	2100      	movs	r1, #0
 8016cb2:	e784      	b.n	8016bbe <__ieee754_atan2+0xae>
 8016cb4:	2e03      	cmp	r6, #3
 8016cb6:	d8a5      	bhi.n	8016c04 <__ieee754_atan2+0xf4>
 8016cb8:	e8df f006 	tbb	[pc, r6]
 8016cbc:	02060a0e 	.word	0x02060a0e
 8016cc0:	a511      	add	r5, pc, #68	; (adr r5, 8016d08 <__ieee754_atan2+0x1f8>)
 8016cc2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016cc6:	e78b      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016cc8:	a511      	add	r5, pc, #68	; (adr r5, 8016d10 <__ieee754_atan2+0x200>)
 8016cca:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016cce:	e787      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016cd0:	a511      	add	r5, pc, #68	; (adr r5, 8016d18 <__ieee754_atan2+0x208>)
 8016cd2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016cd6:	e783      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016cd8:	a511      	add	r5, pc, #68	; (adr r5, 8016d20 <__ieee754_atan2+0x210>)
 8016cda:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016cde:	e77f      	b.n	8016be0 <__ieee754_atan2+0xd0>
 8016ce0:	54442d18 	.word	0x54442d18
 8016ce4:	3ff921fb 	.word	0x3ff921fb
 8016ce8:	54442d18 	.word	0x54442d18
 8016cec:	c00921fb 	.word	0xc00921fb
 8016cf0:	54442d18 	.word	0x54442d18
 8016cf4:	400921fb 	.word	0x400921fb
 8016cf8:	54442d18 	.word	0x54442d18
 8016cfc:	bff921fb 	.word	0xbff921fb
 8016d00:	33145c07 	.word	0x33145c07
 8016d04:	3ca1a626 	.word	0x3ca1a626
 8016d08:	7f3321d2 	.word	0x7f3321d2
 8016d0c:	c002d97c 	.word	0xc002d97c
 8016d10:	7f3321d2 	.word	0x7f3321d2
 8016d14:	4002d97c 	.word	0x4002d97c
 8016d18:	54442d18 	.word	0x54442d18
 8016d1c:	bfe921fb 	.word	0xbfe921fb
 8016d20:	54442d18 	.word	0x54442d18
 8016d24:	3fe921fb 	.word	0x3fe921fb

08016d28 <__ieee754_pow>:
 8016d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d2c:	469a      	mov	sl, r3
 8016d2e:	4693      	mov	fp, r2
 8016d30:	f02a 4900 	bic.w	r9, sl, #2147483648	; 0x80000000
 8016d34:	4688      	mov	r8, r1
 8016d36:	4614      	mov	r4, r2
 8016d38:	4607      	mov	r7, r0
 8016d3a:	4602      	mov	r2, r0
 8016d3c:	ea59 000b 	orrs.w	r0, r9, fp
 8016d40:	b091      	sub	sp, #68	; 0x44
 8016d42:	461d      	mov	r5, r3
 8016d44:	4659      	mov	r1, fp
 8016d46:	46c4      	mov	ip, r8
 8016d48:	d044      	beq.n	8016dd4 <__ieee754_pow+0xac>
 8016d4a:	2300      	movs	r3, #0
 8016d4c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8016d50:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8016d54:	429c      	cmp	r4, r3
 8016d56:	dd0f      	ble.n	8016d78 <__ieee754_pow+0x50>
 8016d58:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8016d5c:	f504 1b80 	add.w	fp, r4, #1048576	; 0x100000
 8016d60:	ea5b 0b02 	orrs.w	fp, fp, r2
 8016d64:	d13c      	bne.n	8016de0 <__ieee754_pow+0xb8>
 8016d66:	f04f 0a00 	mov.w	sl, #0
 8016d6a:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 8016d6e:	4658      	mov	r0, fp
 8016d70:	4651      	mov	r1, sl
 8016d72:	b011      	add	sp, #68	; 0x44
 8016d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d78:	d038      	beq.n	8016dec <__ieee754_pow+0xc4>
 8016d7a:	2000      	movs	r0, #0
 8016d7c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8016d80:	4581      	cmp	r9, r0
 8016d82:	dce9      	bgt.n	8016d58 <__ieee754_pow+0x30>
 8016d84:	f000 80b7 	beq.w	8016ef6 <__ieee754_pow+0x1ce>
 8016d88:	f1bc 0f00 	cmp.w	ip, #0
 8016d8c:	f2c0 808a 	blt.w	8016ea4 <__ieee754_pow+0x17c>
 8016d90:	2600      	movs	r6, #0
 8016d92:	2900      	cmp	r1, #0
 8016d94:	d12e      	bne.n	8016df4 <__ieee754_pow+0xcc>
 8016d96:	2000      	movs	r0, #0
 8016d98:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8016d9c:	4581      	cmp	r9, r0
 8016d9e:	f000 80ae 	beq.w	8016efe <__ieee754_pow+0x1d6>
 8016da2:	2100      	movs	r1, #0
 8016da4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8016da8:	4589      	cmp	r9, r1
 8016daa:	f000 809e 	beq.w	8016eea <__ieee754_pow+0x1c2>
 8016dae:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8016db2:	f000 83e7 	beq.w	8017584 <__ieee754_pow+0x85c>
 8016db6:	2300      	movs	r3, #0
 8016db8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8016dbc:	429d      	cmp	r5, r3
 8016dbe:	d119      	bne.n	8016df4 <__ieee754_pow+0xcc>
 8016dc0:	f1bc 0f00 	cmp.w	ip, #0
 8016dc4:	db16      	blt.n	8016df4 <__ieee754_pow+0xcc>
 8016dc6:	4638      	mov	r0, r7
 8016dc8:	4641      	mov	r1, r8
 8016dca:	b011      	add	sp, #68	; 0x44
 8016dcc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016dd0:	f000 bf6e 	b.w	8017cb0 <__ieee754_sqrt>
 8016dd4:	f04f 0a00 	mov.w	sl, #0
 8016dd8:	4683      	mov	fp, r0
 8016dda:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 8016dde:	e7c6      	b.n	8016d6e <__ieee754_pow+0x46>
 8016de0:	4857      	ldr	r0, [pc, #348]	; (8016f40 <__ieee754_pow+0x218>)
 8016de2:	b011      	add	sp, #68	; 0x44
 8016de4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016de8:	f002 bbc0 	b.w	801956c <nan>
 8016dec:	2f00      	cmp	r7, #0
 8016dee:	d1b3      	bne.n	8016d58 <__ieee754_pow+0x30>
 8016df0:	e7c3      	b.n	8016d7a <__ieee754_pow+0x52>
 8016df2:	2600      	movs	r6, #0
 8016df4:	4638      	mov	r0, r7
 8016df6:	4641      	mov	r1, r8
 8016df8:	9201      	str	r2, [sp, #4]
 8016dfa:	f8cd c000 	str.w	ip, [sp]
 8016dfe:	f002 faeb 	bl	80193d8 <fabs>
 8016e02:	9a01      	ldr	r2, [sp, #4]
 8016e04:	f8dd c000 	ldr.w	ip, [sp]
 8016e08:	bb3a      	cbnz	r2, 8016e5a <__ieee754_pow+0x132>
 8016e0a:	2300      	movs	r3, #0
 8016e0c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8016e10:	429c      	cmp	r4, r3
 8016e12:	d005      	beq.n	8016e20 <__ieee754_pow+0xf8>
 8016e14:	b124      	cbz	r4, 8016e20 <__ieee754_pow+0xf8>
 8016e16:	2200      	movs	r2, #0
 8016e18:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
 8016e1c:	4294      	cmp	r4, r2
 8016e1e:	d11c      	bne.n	8016e5a <__ieee754_pow+0x132>
 8016e20:	2d00      	cmp	r5, #0
 8016e22:	f2c0 841a 	blt.w	801765a <__ieee754_pow+0x932>
 8016e26:	4683      	mov	fp, r0
 8016e28:	468a      	mov	sl, r1
 8016e2a:	f1bc 0f00 	cmp.w	ip, #0
 8016e2e:	da9e      	bge.n	8016d6e <__ieee754_pow+0x46>
 8016e30:	f104 4040 	add.w	r0, r4, #3221225472	; 0xc0000000
 8016e34:	f500 1280 	add.w	r2, r0, #1048576	; 0x100000
 8016e38:	ea56 0302 	orrs.w	r3, r6, r2
 8016e3c:	f040 84b2 	bne.w	80177a4 <__ieee754_pow+0xa7c>
 8016e40:	4658      	mov	r0, fp
 8016e42:	465a      	mov	r2, fp
 8016e44:	4651      	mov	r1, sl
 8016e46:	4653      	mov	r3, sl
 8016e48:	f002 fcbe 	bl	80197c8 <__aeabi_dsub>
 8016e4c:	4602      	mov	r2, r0
 8016e4e:	460b      	mov	r3, r1
 8016e50:	f002 ff98 	bl	8019d84 <__aeabi_ddiv>
 8016e54:	4683      	mov	fp, r0
 8016e56:	468a      	mov	sl, r1
 8016e58:	e789      	b.n	8016d6e <__ieee754_pow+0x46>
 8016e5a:	ea4f 7edc 	mov.w	lr, ip, lsr #31
 8016e5e:	f10e 3cff 	add.w	ip, lr, #4294967295
 8016e62:	ea56 020c 	orrs.w	r2, r6, ip
 8016e66:	d062      	beq.n	8016f2e <__ieee754_pow+0x206>
 8016e68:	2300      	movs	r3, #0
 8016e6a:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
 8016e6e:	4599      	cmp	r9, r3
 8016e70:	dd68      	ble.n	8016f44 <__ieee754_pow+0x21c>
 8016e72:	2300      	movs	r3, #0
 8016e74:	f2c4 33f0 	movt	r3, #17392	; 0x43f0
 8016e78:	4599      	cmp	r9, r3
 8016e7a:	f340 8403 	ble.w	8017684 <__ieee754_pow+0x95c>
 8016e7e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016e82:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 8016e86:	428c      	cmp	r4, r1
 8016e88:	f340 83e3 	ble.w	8017652 <__ieee754_pow+0x92a>
 8016e8c:	2d00      	cmp	r5, #0
 8016e8e:	dd48      	ble.n	8016f22 <__ieee754_pow+0x1fa>
 8016e90:	a129      	add	r1, pc, #164	; (adr r1, 8016f38 <__ieee754_pow+0x210>)
 8016e92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016e96:	4602      	mov	r2, r0
 8016e98:	460b      	mov	r3, r1
 8016e9a:	f002 fe49 	bl	8019b30 <__aeabi_dmul>
 8016e9e:	4683      	mov	fp, r0
 8016ea0:	468a      	mov	sl, r1
 8016ea2:	e764      	b.n	8016d6e <__ieee754_pow+0x46>
 8016ea4:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8016ea8:	f2c4 363f 	movt	r6, #17215	; 0x433f
 8016eac:	45b1      	cmp	r9, r6
 8016eae:	dc3c      	bgt.n	8016f2a <__ieee754_pow+0x202>
 8016eb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016eb4:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 8016eb8:	4599      	cmp	r9, r3
 8016eba:	f77f af69 	ble.w	8016d90 <__ieee754_pow+0x68>
 8016ebe:	ea4f 5629 	mov.w	r6, r9, asr #20
 8016ec2:	f240 4013 	movw	r0, #1043	; 0x413
 8016ec6:	4286      	cmp	r6, r0
 8016ec8:	f340 8470 	ble.w	80177ac <__ieee754_pow+0xa84>
 8016ecc:	f5c6 6686 	rsb	r6, r6, #1072	; 0x430
 8016ed0:	1cf3      	adds	r3, r6, #3
 8016ed2:	fa21 f003 	lsr.w	r0, r1, r3
 8016ed6:	fa00 f603 	lsl.w	r6, r0, r3
 8016eda:	428e      	cmp	r6, r1
 8016edc:	f47f af58 	bne.w	8016d90 <__ieee754_pow+0x68>
 8016ee0:	f000 0301 	and.w	r3, r0, #1
 8016ee4:	f1c3 0602 	rsb	r6, r3, #2
 8016ee8:	e753      	b.n	8016d92 <__ieee754_pow+0x6a>
 8016eea:	2d00      	cmp	r5, #0
 8016eec:	f2c0 843e 	blt.w	801776c <__ieee754_pow+0xa44>
 8016ef0:	46bb      	mov	fp, r7
 8016ef2:	46c2      	mov	sl, r8
 8016ef4:	e73b      	b.n	8016d6e <__ieee754_pow+0x46>
 8016ef6:	2900      	cmp	r1, #0
 8016ef8:	f43f af46 	beq.w	8016d88 <__ieee754_pow+0x60>
 8016efc:	e72c      	b.n	8016d58 <__ieee754_pow+0x30>
 8016efe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8016f02:	f503 1080 	add.w	r0, r3, #1048576	; 0x100000
 8016f06:	ea50 0302 	orrs.w	r3, r0, r2
 8016f0a:	f000 8334 	beq.w	8017576 <__ieee754_pow+0x84e>
 8016f0e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016f12:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 8016f16:	428c      	cmp	r4, r1
 8016f18:	f340 8394 	ble.w	8017644 <__ieee754_pow+0x91c>
 8016f1c:	2d00      	cmp	r5, #0
 8016f1e:	f6bf af26 	bge.w	8016d6e <__ieee754_pow+0x46>
 8016f22:	f04f 0b00 	mov.w	fp, #0
 8016f26:	46da      	mov	sl, fp
 8016f28:	e721      	b.n	8016d6e <__ieee754_pow+0x46>
 8016f2a:	2602      	movs	r6, #2
 8016f2c:	e731      	b.n	8016d92 <__ieee754_pow+0x6a>
 8016f2e:	4638      	mov	r0, r7
 8016f30:	4641      	mov	r1, r8
 8016f32:	463a      	mov	r2, r7
 8016f34:	4643      	mov	r3, r8
 8016f36:	e787      	b.n	8016e48 <__ieee754_pow+0x120>
 8016f38:	8800759c 	.word	0x8800759c
 8016f3c:	7e37e43c 	.word	0x7e37e43c
 8016f40:	08021678 	.word	0x08021678
 8016f44:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8016f48:	f280 839a 	bge.w	8017680 <__ieee754_pow+0x958>
 8016f4c:	2300      	movs	r3, #0
 8016f4e:	2200      	movs	r2, #0
 8016f50:	f2c4 3340 	movt	r3, #17216	; 0x4340
 8016f54:	f8cd c000 	str.w	ip, [sp]
 8016f58:	f002 fdea 	bl	8019b30 <__aeabi_dmul>
 8016f5c:	f8dd c000 	ldr.w	ip, [sp]
 8016f60:	460c      	mov	r4, r1
 8016f62:	f06f 0534 	mvn.w	r5, #52	; 0x34
 8016f66:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
 8016f6a:	f649 018e 	movw	r1, #39054	; 0x988e
 8016f6e:	1524      	asrs	r4, r4, #20
 8016f70:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 8016f74:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 8016f78:	f2c0 0103 	movt	r1, #3
 8016f7c:	f043 527f 	orr.w	r2, r3, #1069547520	; 0x3fc00000
 8016f80:	197f      	adds	r7, r7, r5
 8016f82:	428b      	cmp	r3, r1
 8016f84:	970f      	str	r7, [sp, #60]	; 0x3c
 8016f86:	f442 1440 	orr.w	r4, r2, #3145728	; 0x300000
 8016f8a:	f340 8376 	ble.w	801767a <__ieee754_pow+0x952>
 8016f8e:	f24b 6579 	movw	r5, #46713	; 0xb679
 8016f92:	f2c0 050b 	movt	r5, #11
 8016f96:	42ab      	cmp	r3, r5
 8016f98:	f340 8417 	ble.w	80177ca <__ieee754_pow+0xaa2>
 8016f9c:	2500      	movs	r5, #0
 8016f9e:	1c79      	adds	r1, r7, #1
 8016fa0:	910f      	str	r1, [sp, #60]	; 0x3c
 8016fa2:	f5a4 1480 	sub.w	r4, r4, #1048576	; 0x100000
 8016fa6:	462a      	mov	r2, r5
 8016fa8:	00d7      	lsls	r7, r2, #3
 8016faa:	4602      	mov	r2, r0
 8016fac:	48a6      	ldr	r0, [pc, #664]	; (8017248 <__ieee754_pow+0x520>)
 8016fae:	f8cd c000 	str.w	ip, [sp]
 8016fb2:	19c1      	adds	r1, r0, r7
 8016fb4:	e9d1 8900 	ldrd	r8, r9, [r1]
 8016fb8:	4623      	mov	r3, r4
 8016fba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016fbe:	4610      	mov	r0, r2
 8016fc0:	464b      	mov	r3, r9
 8016fc2:	4642      	mov	r2, r8
 8016fc4:	4621      	mov	r1, r4
 8016fc6:	f002 fbff 	bl	80197c8 <__aeabi_dsub>
 8016fca:	4642      	mov	r2, r8
 8016fcc:	464b      	mov	r3, r9
 8016fce:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016fd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016fd6:	f002 fbf9 	bl	80197cc <__adddf3>
 8016fda:	460b      	mov	r3, r1
 8016fdc:	2100      	movs	r1, #0
 8016fde:	4602      	mov	r2, r0
 8016fe0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8016fe4:	2000      	movs	r0, #0
 8016fe6:	f002 fecd 	bl	8019d84 <__aeabi_ddiv>
 8016fea:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016fee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016ff2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016ff6:	f002 fd9b 	bl	8019b30 <__aeabi_dmul>
 8016ffa:	1064      	asrs	r4, r4, #1
 8016ffc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8017000:	f044 5300 	orr.w	r3, r4, #536870912	; 0x20000000
 8017004:	f503 2100 	add.w	r1, r3, #524288	; 0x80000
 8017008:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801700c:	2000      	movs	r0, #0
 801700e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8017012:	9008      	str	r0, [sp, #32]
 8017014:	194d      	adds	r5, r1, r5
 8017016:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801701a:	2400      	movs	r4, #0
 801701c:	4622      	mov	r2, r4
 801701e:	462b      	mov	r3, r5
 8017020:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017024:	f002 fd84 	bl	8019b30 <__aeabi_dmul>
 8017028:	4602      	mov	r2, r0
 801702a:	460b      	mov	r3, r1
 801702c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017030:	f002 fbca 	bl	80197c8 <__aeabi_dsub>
 8017034:	4642      	mov	r2, r8
 8017036:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801703a:	464b      	mov	r3, r9
 801703c:	4620      	mov	r0, r4
 801703e:	4629      	mov	r1, r5
 8017040:	f002 fbc2 	bl	80197c8 <__aeabi_dsub>
 8017044:	4602      	mov	r2, r0
 8017046:	460b      	mov	r3, r1
 8017048:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801704c:	f002 fbbc 	bl	80197c8 <__aeabi_dsub>
 8017050:	4602      	mov	r2, r0
 8017052:	460b      	mov	r3, r1
 8017054:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017058:	f002 fd6a 	bl	8019b30 <__aeabi_dmul>
 801705c:	4602      	mov	r2, r0
 801705e:	460b      	mov	r3, r1
 8017060:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017064:	f002 fbb0 	bl	80197c8 <__aeabi_dsub>
 8017068:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801706c:	f002 fd60 	bl	8019b30 <__aeabi_dmul>
 8017070:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017074:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017078:	4602      	mov	r2, r0
 801707a:	460b      	mov	r3, r1
 801707c:	f002 fd58 	bl	8019b30 <__aeabi_dmul>
 8017080:	4602      	mov	r2, r0
 8017082:	460b      	mov	r3, r1
 8017084:	4604      	mov	r4, r0
 8017086:	460d      	mov	r5, r1
 8017088:	f002 fd52 	bl	8019b30 <__aeabi_dmul>
 801708c:	a35c      	add	r3, pc, #368	; (adr r3, 8017200 <__ieee754_pow+0x4d8>)
 801708e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017092:	4680      	mov	r8, r0
 8017094:	4689      	mov	r9, r1
 8017096:	4620      	mov	r0, r4
 8017098:	4629      	mov	r1, r5
 801709a:	f002 fd49 	bl	8019b30 <__aeabi_dmul>
 801709e:	a35a      	add	r3, pc, #360	; (adr r3, 8017208 <__ieee754_pow+0x4e0>)
 80170a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170a4:	f002 fb92 	bl	80197cc <__adddf3>
 80170a8:	4622      	mov	r2, r4
 80170aa:	462b      	mov	r3, r5
 80170ac:	f002 fd40 	bl	8019b30 <__aeabi_dmul>
 80170b0:	a357      	add	r3, pc, #348	; (adr r3, 8017210 <__ieee754_pow+0x4e8>)
 80170b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170b6:	f002 fb89 	bl	80197cc <__adddf3>
 80170ba:	4622      	mov	r2, r4
 80170bc:	462b      	mov	r3, r5
 80170be:	f002 fd37 	bl	8019b30 <__aeabi_dmul>
 80170c2:	a355      	add	r3, pc, #340	; (adr r3, 8017218 <__ieee754_pow+0x4f0>)
 80170c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170c8:	f002 fb80 	bl	80197cc <__adddf3>
 80170cc:	4622      	mov	r2, r4
 80170ce:	462b      	mov	r3, r5
 80170d0:	f002 fd2e 	bl	8019b30 <__aeabi_dmul>
 80170d4:	a352      	add	r3, pc, #328	; (adr r3, 8017220 <__ieee754_pow+0x4f8>)
 80170d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170da:	f002 fb77 	bl	80197cc <__adddf3>
 80170de:	4622      	mov	r2, r4
 80170e0:	462b      	mov	r3, r5
 80170e2:	f002 fd25 	bl	8019b30 <__aeabi_dmul>
 80170e6:	a350      	add	r3, pc, #320	; (adr r3, 8017228 <__ieee754_pow+0x500>)
 80170e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170ec:	f002 fb6e 	bl	80197cc <__adddf3>
 80170f0:	4602      	mov	r2, r0
 80170f2:	460b      	mov	r3, r1
 80170f4:	4640      	mov	r0, r8
 80170f6:	4649      	mov	r1, r9
 80170f8:	f002 fd1a 	bl	8019b30 <__aeabi_dmul>
 80170fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017100:	4604      	mov	r4, r0
 8017102:	460d      	mov	r5, r1
 8017104:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017108:	f002 fb60 	bl	80197cc <__adddf3>
 801710c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017110:	f002 fd0e 	bl	8019b30 <__aeabi_dmul>
 8017114:	4622      	mov	r2, r4
 8017116:	462b      	mov	r3, r5
 8017118:	f002 fb58 	bl	80197cc <__adddf3>
 801711c:	4680      	mov	r8, r0
 801711e:	4689      	mov	r9, r1
 8017120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017124:	4602      	mov	r2, r0
 8017126:	460b      	mov	r3, r1
 8017128:	f002 fd02 	bl	8019b30 <__aeabi_dmul>
 801712c:	2300      	movs	r3, #0
 801712e:	2200      	movs	r2, #0
 8017130:	f2c4 0308 	movt	r3, #16392	; 0x4008
 8017134:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017138:	f002 fb48 	bl	80197cc <__adddf3>
 801713c:	4642      	mov	r2, r8
 801713e:	464b      	mov	r3, r9
 8017140:	f002 fb44 	bl	80197cc <__adddf3>
 8017144:	9b08      	ldr	r3, [sp, #32]
 8017146:	460d      	mov	r5, r1
 8017148:	461c      	mov	r4, r3
 801714a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801714e:	461a      	mov	r2, r3
 8017150:	462b      	mov	r3, r5
 8017152:	f002 fced 	bl	8019b30 <__aeabi_dmul>
 8017156:	4622      	mov	r2, r4
 8017158:	462b      	mov	r3, r5
 801715a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801715e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017162:	f002 fce5 	bl	8019b30 <__aeabi_dmul>
 8017166:	2300      	movs	r3, #0
 8017168:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801716c:	2200      	movs	r2, #0
 801716e:	4620      	mov	r0, r4
 8017170:	4629      	mov	r1, r5
 8017172:	f2c4 0308 	movt	r3, #16392	; 0x4008
 8017176:	f002 fb27 	bl	80197c8 <__aeabi_dsub>
 801717a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801717e:	f002 fb23 	bl	80197c8 <__aeabi_dsub>
 8017182:	4602      	mov	r2, r0
 8017184:	460b      	mov	r3, r1
 8017186:	4640      	mov	r0, r8
 8017188:	4649      	mov	r1, r9
 801718a:	f002 fb1d 	bl	80197c8 <__aeabi_dsub>
 801718e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017192:	f002 fccd 	bl	8019b30 <__aeabi_dmul>
 8017196:	4602      	mov	r2, r0
 8017198:	460b      	mov	r3, r1
 801719a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801719e:	f002 fb15 	bl	80197cc <__adddf3>
 80171a2:	4680      	mov	r8, r0
 80171a4:	4689      	mov	r9, r1
 80171a6:	4642      	mov	r2, r8
 80171a8:	464b      	mov	r3, r9
 80171aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80171ae:	f002 fb0d 	bl	80197cc <__adddf3>
 80171b2:	9808      	ldr	r0, [sp, #32]
 80171b4:	a31e      	add	r3, pc, #120	; (adr r3, 8017230 <__ieee754_pow+0x508>)
 80171b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171ba:	4604      	mov	r4, r0
 80171bc:	460d      	mov	r5, r1
 80171be:	f002 fcb7 	bl	8019b30 <__aeabi_dmul>
 80171c2:	a31d      	add	r3, pc, #116	; (adr r3, 8017238 <__ieee754_pow+0x510>)
 80171c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80171cc:	4620      	mov	r0, r4
 80171ce:	4629      	mov	r1, r5
 80171d0:	f002 fcae 	bl	8019b30 <__aeabi_dmul>
 80171d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80171d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80171dc:	4620      	mov	r0, r4
 80171de:	4629      	mov	r1, r5
 80171e0:	f002 faf2 	bl	80197c8 <__aeabi_dsub>
 80171e4:	4602      	mov	r2, r0
 80171e6:	460b      	mov	r3, r1
 80171e8:	4640      	mov	r0, r8
 80171ea:	4649      	mov	r1, r9
 80171ec:	f002 faec 	bl	80197c8 <__aeabi_dsub>
 80171f0:	a313      	add	r3, pc, #76	; (adr r3, 8017240 <__ieee754_pow+0x518>)
 80171f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171f6:	f002 fc9b 	bl	8019b30 <__aeabi_dmul>
 80171fa:	4602      	mov	r2, r0
 80171fc:	460b      	mov	r3, r1
 80171fe:	e025      	b.n	801724c <__ieee754_pow+0x524>
 8017200:	4a454eef 	.word	0x4a454eef
 8017204:	3fca7e28 	.word	0x3fca7e28
 8017208:	93c9db65 	.word	0x93c9db65
 801720c:	3fcd864a 	.word	0x3fcd864a
 8017210:	a91d4101 	.word	0xa91d4101
 8017214:	3fd17460 	.word	0x3fd17460
 8017218:	518f264d 	.word	0x518f264d
 801721c:	3fd55555 	.word	0x3fd55555
 8017220:	db6fabff 	.word	0xdb6fabff
 8017224:	3fdb6db6 	.word	0x3fdb6db6
 8017228:	33333303 	.word	0x33333303
 801722c:	3fe33333 	.word	0x3fe33333
 8017230:	e0000000 	.word	0xe0000000
 8017234:	3feec709 	.word	0x3feec709
 8017238:	145b01f5 	.word	0x145b01f5
 801723c:	be3e2fe0 	.word	0xbe3e2fe0
 8017240:	dc3a03fd 	.word	0xdc3a03fd
 8017244:	3feec709 	.word	0x3feec709
 8017248:	08021418 	.word	0x08021418
 801724c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017250:	f002 fabc 	bl	80197cc <__adddf3>
 8017254:	4aac      	ldr	r2, [pc, #688]	; (8017508 <__ieee754_pow+0x7e0>)
 8017256:	19d3      	adds	r3, r2, r7
 8017258:	e9d3 2300 	ldrd	r2, r3, [r3]
 801725c:	f002 fab6 	bl	80197cc <__adddf3>
 8017260:	4680      	mov	r8, r0
 8017262:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8017264:	4689      	mov	r9, r1
 8017266:	f002 fbfd 	bl	8019a64 <__aeabi_i2d>
 801726a:	460d      	mov	r5, r1
 801726c:	49a7      	ldr	r1, [pc, #668]	; (801750c <__ieee754_pow+0x7e4>)
 801726e:	19cf      	adds	r7, r1, r7
 8017270:	4604      	mov	r4, r0
 8017272:	e9d7 0100 	ldrd	r0, r1, [r7]
 8017276:	4642      	mov	r2, r8
 8017278:	464b      	mov	r3, r9
 801727a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801727e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017282:	f002 faa3 	bl	80197cc <__adddf3>
 8017286:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801728a:	f002 fa9f 	bl	80197cc <__adddf3>
 801728e:	4622      	mov	r2, r4
 8017290:	462b      	mov	r3, r5
 8017292:	f002 fa9b 	bl	80197cc <__adddf3>
 8017296:	9a08      	ldr	r2, [sp, #32]
 8017298:	462b      	mov	r3, r5
 801729a:	4610      	mov	r0, r2
 801729c:	4622      	mov	r2, r4
 801729e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80172a2:	f002 fa91 	bl	80197c8 <__aeabi_dsub>
 80172a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80172aa:	f002 fa8d 	bl	80197c8 <__aeabi_dsub>
 80172ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80172b2:	f002 fa89 	bl	80197c8 <__aeabi_dsub>
 80172b6:	4602      	mov	r2, r0
 80172b8:	460b      	mov	r3, r1
 80172ba:	4640      	mov	r0, r8
 80172bc:	4649      	mov	r1, r9
 80172be:	f002 fa83 	bl	80197c8 <__aeabi_dsub>
 80172c2:	f8dd c000 	ldr.w	ip, [sp]
 80172c6:	4680      	mov	r8, r0
 80172c8:	4689      	mov	r9, r1
 80172ca:	3e01      	subs	r6, #1
 80172cc:	ea56 060c 	orrs.w	r6, r6, ip
 80172d0:	f040 81b1 	bne.w	8017636 <__ieee754_pow+0x90e>
 80172d4:	2100      	movs	r1, #0
 80172d6:	2000      	movs	r0, #0
 80172d8:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 80172dc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80172e0:	2400      	movs	r4, #0
 80172e2:	4622      	mov	r2, r4
 80172e4:	4653      	mov	r3, sl
 80172e6:	4658      	mov	r0, fp
 80172e8:	4651      	mov	r1, sl
 80172ea:	f002 fa6d 	bl	80197c8 <__aeabi_dsub>
 80172ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80172f2:	f002 fc1d 	bl	8019b30 <__aeabi_dmul>
 80172f6:	4655      	mov	r5, sl
 80172f8:	4606      	mov	r6, r0
 80172fa:	460f      	mov	r7, r1
 80172fc:	4642      	mov	r2, r8
 80172fe:	464b      	mov	r3, r9
 8017300:	4658      	mov	r0, fp
 8017302:	4629      	mov	r1, r5
 8017304:	f002 fc14 	bl	8019b30 <__aeabi_dmul>
 8017308:	4602      	mov	r2, r0
 801730a:	460b      	mov	r3, r1
 801730c:	4630      	mov	r0, r6
 801730e:	4639      	mov	r1, r7
 8017310:	f002 fa5c 	bl	80197cc <__adddf3>
 8017314:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017318:	4682      	mov	sl, r0
 801731a:	468b      	mov	fp, r1
 801731c:	4620      	mov	r0, r4
 801731e:	4629      	mov	r1, r5
 8017320:	f002 fc06 	bl	8019b30 <__aeabi_dmul>
 8017324:	4604      	mov	r4, r0
 8017326:	460d      	mov	r5, r1
 8017328:	4650      	mov	r0, sl
 801732a:	4659      	mov	r1, fp
 801732c:	4622      	mov	r2, r4
 801732e:	462b      	mov	r3, r5
 8017330:	f002 fa4c 	bl	80197cc <__adddf3>
 8017334:	f64f 78ff 	movw	r8, #65535	; 0xffff
 8017338:	f2c4 088f 	movt	r8, #16527	; 0x408f
 801733c:	4541      	cmp	r1, r8
 801733e:	4606      	mov	r6, r0
 8017340:	460f      	mov	r7, r1
 8017342:	4689      	mov	r9, r1
 8017344:	f340 8121 	ble.w	801758a <__ieee754_pow+0x862>
 8017348:	f101 403f 	add.w	r0, r1, #3204448256	; 0xbf000000
 801734c:	f500 01e0 	add.w	r1, r0, #7340032	; 0x700000
 8017350:	ea51 0306 	orrs.w	r3, r1, r6
 8017354:	f040 8216 	bne.w	8017784 <__ieee754_pow+0xa5c>
 8017358:	a359      	add	r3, pc, #356	; (adr r3, 80174c0 <__ieee754_pow+0x798>)
 801735a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801735e:	4650      	mov	r0, sl
 8017360:	4659      	mov	r1, fp
 8017362:	f002 fa33 	bl	80197cc <__adddf3>
 8017366:	4622      	mov	r2, r4
 8017368:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801736c:	462b      	mov	r3, r5
 801736e:	4630      	mov	r0, r6
 8017370:	4639      	mov	r1, r7
 8017372:	f002 fa29 	bl	80197c8 <__aeabi_dsub>
 8017376:	4602      	mov	r2, r0
 8017378:	460b      	mov	r3, r1
 801737a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801737e:	f002 fe67 	bl	801a050 <__aeabi_dcmpgt>
 8017382:	2800      	cmp	r0, #0
 8017384:	f040 81fe 	bne.w	8017784 <__ieee754_pow+0xa5c>
 8017388:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801738c:	2600      	movs	r6, #0
 801738e:	f6c3 76e0 	movt	r6, #16352	; 0x3fe0
 8017392:	45b0      	cmp	r8, r6
 8017394:	f300 8117 	bgt.w	80175c6 <__ieee754_pow+0x89e>
 8017398:	f04f 0c00 	mov.w	ip, #0
 801739c:	f8cd c008 	str.w	ip, [sp, #8]
 80173a0:	2600      	movs	r6, #0
 80173a2:	a349      	add	r3, pc, #292	; (adr r3, 80174c8 <__ieee754_pow+0x7a0>)
 80173a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173a8:	4630      	mov	r0, r6
 80173aa:	4639      	mov	r1, r7
 80173ac:	f8cd c000 	str.w	ip, [sp]
 80173b0:	f002 fbbe 	bl	8019b30 <__aeabi_dmul>
 80173b4:	4622      	mov	r2, r4
 80173b6:	4680      	mov	r8, r0
 80173b8:	4689      	mov	r9, r1
 80173ba:	462b      	mov	r3, r5
 80173bc:	4630      	mov	r0, r6
 80173be:	4639      	mov	r1, r7
 80173c0:	f002 fa02 	bl	80197c8 <__aeabi_dsub>
 80173c4:	4602      	mov	r2, r0
 80173c6:	460b      	mov	r3, r1
 80173c8:	4650      	mov	r0, sl
 80173ca:	4659      	mov	r1, fp
 80173cc:	f002 f9fc 	bl	80197c8 <__aeabi_dsub>
 80173d0:	a33f      	add	r3, pc, #252	; (adr r3, 80174d0 <__ieee754_pow+0x7a8>)
 80173d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173d6:	f002 fbab 	bl	8019b30 <__aeabi_dmul>
 80173da:	a33f      	add	r3, pc, #252	; (adr r3, 80174d8 <__ieee754_pow+0x7b0>)
 80173dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173e0:	4604      	mov	r4, r0
 80173e2:	460d      	mov	r5, r1
 80173e4:	4630      	mov	r0, r6
 80173e6:	4639      	mov	r1, r7
 80173e8:	f002 fba2 	bl	8019b30 <__aeabi_dmul>
 80173ec:	4602      	mov	r2, r0
 80173ee:	460b      	mov	r3, r1
 80173f0:	4620      	mov	r0, r4
 80173f2:	4629      	mov	r1, r5
 80173f4:	f002 f9ea 	bl	80197cc <__adddf3>
 80173f8:	4606      	mov	r6, r0
 80173fa:	460f      	mov	r7, r1
 80173fc:	4632      	mov	r2, r6
 80173fe:	463b      	mov	r3, r7
 8017400:	4640      	mov	r0, r8
 8017402:	4649      	mov	r1, r9
 8017404:	f002 f9e2 	bl	80197cc <__adddf3>
 8017408:	4642      	mov	r2, r8
 801740a:	464b      	mov	r3, r9
 801740c:	4604      	mov	r4, r0
 801740e:	460d      	mov	r5, r1
 8017410:	f002 f9da 	bl	80197c8 <__aeabi_dsub>
 8017414:	4602      	mov	r2, r0
 8017416:	460b      	mov	r3, r1
 8017418:	4630      	mov	r0, r6
 801741a:	4639      	mov	r1, r7
 801741c:	f002 f9d4 	bl	80197c8 <__aeabi_dsub>
 8017420:	4622      	mov	r2, r4
 8017422:	4682      	mov	sl, r0
 8017424:	468b      	mov	fp, r1
 8017426:	462b      	mov	r3, r5
 8017428:	4620      	mov	r0, r4
 801742a:	4629      	mov	r1, r5
 801742c:	f002 fb80 	bl	8019b30 <__aeabi_dmul>
 8017430:	a32b      	add	r3, pc, #172	; (adr r3, 80174e0 <__ieee754_pow+0x7b8>)
 8017432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017436:	4606      	mov	r6, r0
 8017438:	460f      	mov	r7, r1
 801743a:	f002 fb79 	bl	8019b30 <__aeabi_dmul>
 801743e:	a32a      	add	r3, pc, #168	; (adr r3, 80174e8 <__ieee754_pow+0x7c0>)
 8017440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017444:	f002 f9c0 	bl	80197c8 <__aeabi_dsub>
 8017448:	4632      	mov	r2, r6
 801744a:	463b      	mov	r3, r7
 801744c:	f002 fb70 	bl	8019b30 <__aeabi_dmul>
 8017450:	a327      	add	r3, pc, #156	; (adr r3, 80174f0 <__ieee754_pow+0x7c8>)
 8017452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017456:	f002 f9b9 	bl	80197cc <__adddf3>
 801745a:	4632      	mov	r2, r6
 801745c:	463b      	mov	r3, r7
 801745e:	f002 fb67 	bl	8019b30 <__aeabi_dmul>
 8017462:	a325      	add	r3, pc, #148	; (adr r3, 80174f8 <__ieee754_pow+0x7d0>)
 8017464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017468:	f002 f9ae 	bl	80197c8 <__aeabi_dsub>
 801746c:	4632      	mov	r2, r6
 801746e:	463b      	mov	r3, r7
 8017470:	f002 fb5e 	bl	8019b30 <__aeabi_dmul>
 8017474:	a322      	add	r3, pc, #136	; (adr r3, 8017500 <__ieee754_pow+0x7d8>)
 8017476:	e9d3 2300 	ldrd	r2, r3, [r3]
 801747a:	f002 f9a7 	bl	80197cc <__adddf3>
 801747e:	4632      	mov	r2, r6
 8017480:	463b      	mov	r3, r7
 8017482:	f002 fb55 	bl	8019b30 <__aeabi_dmul>
 8017486:	4602      	mov	r2, r0
 8017488:	460b      	mov	r3, r1
 801748a:	4620      	mov	r0, r4
 801748c:	4629      	mov	r1, r5
 801748e:	f002 f99b 	bl	80197c8 <__aeabi_dsub>
 8017492:	4606      	mov	r6, r0
 8017494:	460f      	mov	r7, r1
 8017496:	4632      	mov	r2, r6
 8017498:	463b      	mov	r3, r7
 801749a:	4620      	mov	r0, r4
 801749c:	4629      	mov	r1, r5
 801749e:	f002 fb47 	bl	8019b30 <__aeabi_dmul>
 80174a2:	2200      	movs	r2, #0
 80174a4:	4680      	mov	r8, r0
 80174a6:	4689      	mov	r9, r1
 80174a8:	4630      	mov	r0, r6
 80174aa:	4639      	mov	r1, r7
 80174ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80174b0:	f002 f98a 	bl	80197c8 <__aeabi_dsub>
 80174b4:	4602      	mov	r2, r0
 80174b6:	460b      	mov	r3, r1
 80174b8:	4640      	mov	r0, r8
 80174ba:	4649      	mov	r1, r9
 80174bc:	e028      	b.n	8017510 <__ieee754_pow+0x7e8>
 80174be:	bf00      	nop
 80174c0:	652b82fe 	.word	0x652b82fe
 80174c4:	3c971547 	.word	0x3c971547
 80174c8:	00000000 	.word	0x00000000
 80174cc:	3fe62e43 	.word	0x3fe62e43
 80174d0:	fefa39ef 	.word	0xfefa39ef
 80174d4:	3fe62e42 	.word	0x3fe62e42
 80174d8:	0ca86c39 	.word	0x0ca86c39
 80174dc:	be205c61 	.word	0xbe205c61
 80174e0:	72bea4d0 	.word	0x72bea4d0
 80174e4:	3e663769 	.word	0x3e663769
 80174e8:	c5d26bf1 	.word	0xc5d26bf1
 80174ec:	3ebbbd41 	.word	0x3ebbbd41
 80174f0:	af25de2c 	.word	0xaf25de2c
 80174f4:	3f11566a 	.word	0x3f11566a
 80174f8:	16bebd93 	.word	0x16bebd93
 80174fc:	3f66c16c 	.word	0x3f66c16c
 8017500:	5555553e 	.word	0x5555553e
 8017504:	3fc55555 	.word	0x3fc55555
 8017508:	08021408 	.word	0x08021408
 801750c:	080213f8 	.word	0x080213f8
 8017510:	f002 fc38 	bl	8019d84 <__aeabi_ddiv>
 8017514:	4652      	mov	r2, sl
 8017516:	4606      	mov	r6, r0
 8017518:	460f      	mov	r7, r1
 801751a:	4620      	mov	r0, r4
 801751c:	4629      	mov	r1, r5
 801751e:	465b      	mov	r3, fp
 8017520:	f002 fb06 	bl	8019b30 <__aeabi_dmul>
 8017524:	4652      	mov	r2, sl
 8017526:	465b      	mov	r3, fp
 8017528:	f002 f950 	bl	80197cc <__adddf3>
 801752c:	4602      	mov	r2, r0
 801752e:	460b      	mov	r3, r1
 8017530:	4630      	mov	r0, r6
 8017532:	4639      	mov	r1, r7
 8017534:	f002 f948 	bl	80197c8 <__aeabi_dsub>
 8017538:	4622      	mov	r2, r4
 801753a:	462b      	mov	r3, r5
 801753c:	f002 f944 	bl	80197c8 <__aeabi_dsub>
 8017540:	460b      	mov	r3, r1
 8017542:	2100      	movs	r1, #0
 8017544:	4602      	mov	r2, r0
 8017546:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801754a:	2000      	movs	r0, #0
 801754c:	f002 f93c 	bl	80197c8 <__aeabi_dsub>
 8017550:	f8dd c000 	ldr.w	ip, [sp]
 8017554:	eb0c 0301 	add.w	r3, ip, r1
 8017558:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801755c:	4602      	mov	r2, r0
 801755e:	4604      	mov	r4, r0
 8017560:	460d      	mov	r5, r1
 8017562:	f2c0 814a 	blt.w	80177fa <__ieee754_pow+0xad2>
 8017566:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801756a:	f002 fae1 	bl	8019b30 <__aeabi_dmul>
 801756e:	4683      	mov	fp, r0
 8017570:	468a      	mov	sl, r1
 8017572:	f7ff bbfc 	b.w	8016d6e <__ieee754_pow+0x46>
 8017576:	f04f 0a00 	mov.w	sl, #0
 801757a:	468b      	mov	fp, r1
 801757c:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 8017580:	f7ff bbf5 	b.w	8016d6e <__ieee754_pow+0x46>
 8017584:	4638      	mov	r0, r7
 8017586:	4641      	mov	r1, r8
 8017588:	e485      	b.n	8016e96 <__ieee754_pow+0x16e>
 801758a:	f64c 33ff 	movw	r3, #52223	; 0xcbff
 801758e:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8017592:	f2c4 0390 	movt	r3, #16528	; 0x4090
 8017596:	4598      	cmp	r8, r3
 8017598:	f77f aef8 	ble.w	801738c <__ieee754_pow+0x664>
 801759c:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 80175a0:	f6c3 736f 	movt	r3, #16239	; 0x3f6f
 80175a4:	18cb      	adds	r3, r1, r3
 80175a6:	4303      	orrs	r3, r0
 80175a8:	f040 8114 	bne.w	80177d4 <__ieee754_pow+0xaac>
 80175ac:	4622      	mov	r2, r4
 80175ae:	462b      	mov	r3, r5
 80175b0:	f002 f90a 	bl	80197c8 <__aeabi_dsub>
 80175b4:	4602      	mov	r2, r0
 80175b6:	460b      	mov	r3, r1
 80175b8:	4650      	mov	r0, sl
 80175ba:	4659      	mov	r1, fp
 80175bc:	f002 fd34 	bl	801a028 <__aeabi_dcmple>
 80175c0:	2800      	cmp	r0, #0
 80175c2:	f040 8107 	bne.w	80177d4 <__ieee754_pow+0xaac>
 80175c6:	ea4f 5728 	mov.w	r7, r8, asr #20
 80175ca:	f2a7 32fe 	subw	r2, r7, #1022	; 0x3fe
 80175ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80175d2:	fa43 f302 	asr.w	r3, r3, r2
 80175d6:	eb03 0109 	add.w	r1, r3, r9
 80175da:	f3c1 500a 	ubfx	r0, r1, #20, #11
 80175de:	f64f 76ff 	movw	r6, #65535	; 0xffff
 80175e2:	f2a0 37ff 	subw	r7, r0, #1023	; 0x3ff
 80175e6:	f2c0 060f 	movt	r6, #15
 80175ea:	f021 487f 	bic.w	r8, r1, #4278190080	; 0xff000000
 80175ee:	fa46 f307 	asr.w	r3, r6, r7
 80175f2:	f5c0 6082 	rsb	r0, r0, #1040	; 0x410
 80175f6:	f428 0670 	bic.w	r6, r8, #15728640	; 0xf00000
 80175fa:	ea21 0303 	bic.w	r3, r1, r3
 80175fe:	f446 1780 	orr.w	r7, r6, #1048576	; 0x100000
 8017602:	1cc1      	adds	r1, r0, #3
 8017604:	2200      	movs	r2, #0
 8017606:	fa47 f601 	asr.w	r6, r7, r1
 801760a:	f1b9 0f00 	cmp.w	r9, #0
 801760e:	9602      	str	r6, [sp, #8]
 8017610:	f2c0 80f0 	blt.w	80177f4 <__ieee754_pow+0xacc>
 8017614:	4620      	mov	r0, r4
 8017616:	4629      	mov	r1, r5
 8017618:	f002 f8d6 	bl	80197c8 <__aeabi_dsub>
 801761c:	4604      	mov	r4, r0
 801761e:	460d      	mov	r5, r1
 8017620:	4622      	mov	r2, r4
 8017622:	4650      	mov	r0, sl
 8017624:	4659      	mov	r1, fp
 8017626:	462b      	mov	r3, r5
 8017628:	f002 f8d0 	bl	80197cc <__adddf3>
 801762c:	9a02      	ldr	r2, [sp, #8]
 801762e:	460f      	mov	r7, r1
 8017630:	ea4f 5c02 	mov.w	ip, r2, lsl #20
 8017634:	e6b4      	b.n	80173a0 <__ieee754_pow+0x678>
 8017636:	2300      	movs	r3, #0
 8017638:	2200      	movs	r2, #0
 801763a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801763e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8017642:	e64d      	b.n	80172e0 <__ieee754_pow+0x5b8>
 8017644:	2d00      	cmp	r5, #0
 8017646:	f6bf ac6c 	bge.w	8016f22 <__ieee754_pow+0x1fa>
 801764a:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 801764e:	f7ff bb8e 	b.w	8016d6e <__ieee754_pow+0x46>
 8017652:	2d00      	cmp	r5, #0
 8017654:	f6bf ac65 	bge.w	8016f22 <__ieee754_pow+0x1fa>
 8017658:	e41a      	b.n	8016e90 <__ieee754_pow+0x168>
 801765a:	460b      	mov	r3, r1
 801765c:	2100      	movs	r1, #0
 801765e:	4602      	mov	r2, r0
 8017660:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8017664:	2000      	movs	r0, #0
 8017666:	f8cd c000 	str.w	ip, [sp]
 801766a:	f002 fb8b 	bl	8019d84 <__aeabi_ddiv>
 801766e:	f8dd c000 	ldr.w	ip, [sp]
 8017672:	4683      	mov	fp, r0
 8017674:	468a      	mov	sl, r1
 8017676:	f7ff bbd8 	b.w	8016e2a <__ieee754_pow+0x102>
 801767a:	2500      	movs	r5, #0
 801767c:	462a      	mov	r2, r5
 801767e:	e493      	b.n	8016fa8 <__ieee754_pow+0x280>
 8017680:	2500      	movs	r5, #0
 8017682:	e470      	b.n	8016f66 <__ieee754_pow+0x23e>
 8017684:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8017688:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 801768c:	4294      	cmp	r4, r2
 801768e:	dde0      	ble.n	8017652 <__ieee754_pow+0x92a>
 8017690:	2300      	movs	r3, #0
 8017692:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8017696:	429c      	cmp	r4, r3
 8017698:	f73f abf8 	bgt.w	8016e8c <__ieee754_pow+0x164>
 801769c:	2300      	movs	r3, #0
 801769e:	2200      	movs	r2, #0
 80176a0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80176a4:	f8cd c000 	str.w	ip, [sp]
 80176a8:	f002 f88e 	bl	80197c8 <__aeabi_dsub>
 80176ac:	a35a      	add	r3, pc, #360	; (adr r3, 8017818 <__ieee754_pow+0xaf0>)
 80176ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80176b2:	4607      	mov	r7, r0
 80176b4:	460c      	mov	r4, r1
 80176b6:	f002 fa3b 	bl	8019b30 <__aeabi_dmul>
 80176ba:	a359      	add	r3, pc, #356	; (adr r3, 8017820 <__ieee754_pow+0xaf8>)
 80176bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80176c0:	4680      	mov	r8, r0
 80176c2:	4689      	mov	r9, r1
 80176c4:	4638      	mov	r0, r7
 80176c6:	4621      	mov	r1, r4
 80176c8:	f002 fa32 	bl	8019b30 <__aeabi_dmul>
 80176cc:	463a      	mov	r2, r7
 80176ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80176d2:	4623      	mov	r3, r4
 80176d4:	4638      	mov	r0, r7
 80176d6:	4621      	mov	r1, r4
 80176d8:	f002 fa2a 	bl	8019b30 <__aeabi_dmul>
 80176dc:	2300      	movs	r3, #0
 80176de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80176e2:	2200      	movs	r2, #0
 80176e4:	4638      	mov	r0, r7
 80176e6:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
 80176ea:	4621      	mov	r1, r4
 80176ec:	f002 fa20 	bl	8019b30 <__aeabi_dmul>
 80176f0:	4602      	mov	r2, r0
 80176f2:	460b      	mov	r3, r1
 80176f4:	a14c      	add	r1, pc, #304	; (adr r1, 8017828 <__ieee754_pow+0xb00>)
 80176f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80176fa:	f002 f865 	bl	80197c8 <__aeabi_dsub>
 80176fe:	463a      	mov	r2, r7
 8017700:	4623      	mov	r3, r4
 8017702:	f002 fa15 	bl	8019b30 <__aeabi_dmul>
 8017706:	460b      	mov	r3, r1
 8017708:	2100      	movs	r1, #0
 801770a:	4602      	mov	r2, r0
 801770c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8017710:	2000      	movs	r0, #0
 8017712:	f002 f859 	bl	80197c8 <__aeabi_dsub>
 8017716:	4602      	mov	r2, r0
 8017718:	460b      	mov	r3, r1
 801771a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801771e:	f002 fa07 	bl	8019b30 <__aeabi_dmul>
 8017722:	a343      	add	r3, pc, #268	; (adr r3, 8017830 <__ieee754_pow+0xb08>)
 8017724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017728:	f002 fa02 	bl	8019b30 <__aeabi_dmul>
 801772c:	4602      	mov	r2, r0
 801772e:	460b      	mov	r3, r1
 8017730:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017734:	f002 f848 	bl	80197c8 <__aeabi_dsub>
 8017738:	4607      	mov	r7, r0
 801773a:	460d      	mov	r5, r1
 801773c:	4640      	mov	r0, r8
 801773e:	4649      	mov	r1, r9
 8017740:	463a      	mov	r2, r7
 8017742:	462b      	mov	r3, r5
 8017744:	f002 f842 	bl	80197cc <__adddf3>
 8017748:	4642      	mov	r2, r8
 801774a:	464b      	mov	r3, r9
 801774c:	2000      	movs	r0, #0
 801774e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017752:	f002 f839 	bl	80197c8 <__aeabi_dsub>
 8017756:	4602      	mov	r2, r0
 8017758:	460b      	mov	r3, r1
 801775a:	4638      	mov	r0, r7
 801775c:	4629      	mov	r1, r5
 801775e:	f002 f833 	bl	80197c8 <__aeabi_dsub>
 8017762:	f8dd c000 	ldr.w	ip, [sp]
 8017766:	4680      	mov	r8, r0
 8017768:	4689      	mov	r9, r1
 801776a:	e5ae      	b.n	80172ca <__ieee754_pow+0x5a2>
 801776c:	2100      	movs	r1, #0
 801776e:	463a      	mov	r2, r7
 8017770:	4643      	mov	r3, r8
 8017772:	2000      	movs	r0, #0
 8017774:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8017778:	f002 fb04 	bl	8019d84 <__aeabi_ddiv>
 801777c:	4683      	mov	fp, r0
 801777e:	468a      	mov	sl, r1
 8017780:	f7ff baf5 	b.w	8016d6e <__ieee754_pow+0x46>
 8017784:	a32c      	add	r3, pc, #176	; (adr r3, 8017838 <__ieee754_pow+0xb10>)
 8017786:	e9d3 2300 	ldrd	r2, r3, [r3]
 801778a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801778e:	f002 f9cf 	bl	8019b30 <__aeabi_dmul>
 8017792:	a329      	add	r3, pc, #164	; (adr r3, 8017838 <__ieee754_pow+0xb10>)
 8017794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017798:	f002 f9ca 	bl	8019b30 <__aeabi_dmul>
 801779c:	4683      	mov	fp, r0
 801779e:	468a      	mov	sl, r1
 80177a0:	f7ff bae5 	b.w	8016d6e <__ieee754_pow+0x46>
 80177a4:	2e01      	cmp	r6, #1
 80177a6:	f47f aae2 	bne.w	8016d6e <__ieee754_pow+0x46>
 80177aa:	e74e      	b.n	801764a <__ieee754_pow+0x922>
 80177ac:	2900      	cmp	r1, #0
 80177ae:	f47f ab20 	bne.w	8016df2 <__ieee754_pow+0xca>
 80177b2:	f5c6 6382 	rsb	r3, r6, #1040	; 0x410
 80177b6:	1cde      	adds	r6, r3, #3
 80177b8:	fa49 f306 	asr.w	r3, r9, r6
 80177bc:	fa03 f006 	lsl.w	r0, r3, r6
 80177c0:	4548      	cmp	r0, r9
 80177c2:	d020      	beq.n	8017806 <__ieee754_pow+0xade>
 80177c4:	460e      	mov	r6, r1
 80177c6:	f7ff baec 	b.w	8016da2 <__ieee754_pow+0x7a>
 80177ca:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 80177ce:	2201      	movs	r2, #1
 80177d0:	f7ff bbea 	b.w	8016fa8 <__ieee754_pow+0x280>
 80177d4:	a31a      	add	r3, pc, #104	; (adr r3, 8017840 <__ieee754_pow+0xb18>)
 80177d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80177de:	f002 f9a7 	bl	8019b30 <__aeabi_dmul>
 80177e2:	a317      	add	r3, pc, #92	; (adr r3, 8017840 <__ieee754_pow+0xb18>)
 80177e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177e8:	f002 f9a2 	bl	8019b30 <__aeabi_dmul>
 80177ec:	4683      	mov	fp, r0
 80177ee:	468a      	mov	sl, r1
 80177f0:	f7ff babd 	b.w	8016d6e <__ieee754_pow+0x46>
 80177f4:	4270      	negs	r0, r6
 80177f6:	9002      	str	r0, [sp, #8]
 80177f8:	e70c      	b.n	8017614 <__ieee754_pow+0x8ec>
 80177fa:	9a02      	ldr	r2, [sp, #8]
 80177fc:	f001 ff50 	bl	80196a0 <scalbn>
 8017800:	4602      	mov	r2, r0
 8017802:	460b      	mov	r3, r1
 8017804:	e6af      	b.n	8017566 <__ieee754_pow+0x83e>
 8017806:	f003 0101 	and.w	r1, r3, #1
 801780a:	f1c1 0602 	rsb	r6, r1, #2
 801780e:	f7ff bac8 	b.w	8016da2 <__ieee754_pow+0x7a>
 8017812:	bf00      	nop
 8017814:	f3af 8000 	nop.w
 8017818:	60000000 	.word	0x60000000
 801781c:	3ff71547 	.word	0x3ff71547
 8017820:	f85ddf44 	.word	0xf85ddf44
 8017824:	3e54ae0b 	.word	0x3e54ae0b
 8017828:	55555555 	.word	0x55555555
 801782c:	3fd55555 	.word	0x3fd55555
 8017830:	652b82fe 	.word	0x652b82fe
 8017834:	3ff71547 	.word	0x3ff71547
 8017838:	8800759c 	.word	0x8800759c
 801783c:	7e37e43c 	.word	0x7e37e43c
 8017840:	c2f8f359 	.word	0xc2f8f359
 8017844:	01a56e1f 	.word	0x01a56e1f

08017848 <__ieee754_rem_pio2>:
 8017848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801784c:	f242 13fb 	movw	r3, #8699	; 0x21fb
 8017850:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8017854:	f6c3 73e9 	movt	r3, #16361	; 0x3fe9
 8017858:	429f      	cmp	r7, r3
 801785a:	b091      	sub	sp, #68	; 0x44
 801785c:	4604      	mov	r4, r0
 801785e:	460d      	mov	r5, r1
 8017860:	4682      	mov	sl, r0
 8017862:	468b      	mov	fp, r1
 8017864:	4690      	mov	r8, r2
 8017866:	f340 80a5 	ble.w	80179b4 <__ieee754_rem_pio2+0x16c>
 801786a:	f64d 127b 	movw	r2, #55675	; 0xd97b
 801786e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8017872:	4297      	cmp	r7, r2
 8017874:	468a      	mov	sl, r1
 8017876:	dc26      	bgt.n	80178c6 <__ieee754_rem_pio2+0x7e>
 8017878:	2900      	cmp	r1, #0
 801787a:	a397      	add	r3, pc, #604	; (adr r3, 8017ad8 <__ieee754_rem_pio2+0x290>)
 801787c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017880:	f340 81ba 	ble.w	8017bf8 <__ieee754_rem_pio2+0x3b0>
 8017884:	f001 ffa0 	bl	80197c8 <__aeabi_dsub>
 8017888:	f242 12fb 	movw	r2, #8699	; 0x21fb
 801788c:	f6c3 72f9 	movt	r2, #16377	; 0x3ff9
 8017890:	4297      	cmp	r7, r2
 8017892:	4682      	mov	sl, r0
 8017894:	468b      	mov	fp, r1
 8017896:	f000 80a2 	beq.w	80179de <__ieee754_rem_pio2+0x196>
 801789a:	a391      	add	r3, pc, #580	; (adr r3, 8017ae0 <__ieee754_rem_pio2+0x298>)
 801789c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178a0:	f001 ff92 	bl	80197c8 <__aeabi_dsub>
 80178a4:	4602      	mov	r2, r0
 80178a6:	460b      	mov	r3, r1
 80178a8:	e9c8 0100 	strd	r0, r1, [r8]
 80178ac:	4650      	mov	r0, sl
 80178ae:	4659      	mov	r1, fp
 80178b0:	f001 ff8a 	bl	80197c8 <__aeabi_dsub>
 80178b4:	a38a      	add	r3, pc, #552	; (adr r3, 8017ae0 <__ieee754_rem_pio2+0x298>)
 80178b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178ba:	f001 ff85 	bl	80197c8 <__aeabi_dsub>
 80178be:	2601      	movs	r6, #1
 80178c0:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80178c4:	e07d      	b.n	80179c2 <__ieee754_rem_pio2+0x17a>
 80178c6:	f242 16fb 	movw	r6, #8699	; 0x21fb
 80178ca:	f2c4 1639 	movt	r6, #16697	; 0x4139
 80178ce:	42b7      	cmp	r7, r6
 80178d0:	f340 80a2 	ble.w	8017a18 <__ieee754_rem_pio2+0x1d0>
 80178d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80178d8:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 80178dc:	429f      	cmp	r7, r3
 80178de:	dc74      	bgt.n	80179ca <__ieee754_rem_pio2+0x182>
 80178e0:	ea4f 5927 	mov.w	r9, r7, asr #20
 80178e4:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
 80178e8:	eba7 5509 	sub.w	r5, r7, r9, lsl #20
 80178ec:	4629      	mov	r1, r5
 80178ee:	4604      	mov	r4, r0
 80178f0:	f002 fbb8 	bl	801a064 <__aeabi_d2iz>
 80178f4:	f002 f8b6 	bl	8019a64 <__aeabi_i2d>
 80178f8:	4606      	mov	r6, r0
 80178fa:	460f      	mov	r7, r1
 80178fc:	4602      	mov	r2, r0
 80178fe:	460b      	mov	r3, r1
 8017900:	4620      	mov	r0, r4
 8017902:	4629      	mov	r1, r5
 8017904:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 8017908:	f001 ff5e 	bl	80197c8 <__aeabi_dsub>
 801790c:	2300      	movs	r3, #0
 801790e:	2200      	movs	r2, #0
 8017910:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8017914:	f002 f90c 	bl	8019b30 <__aeabi_dmul>
 8017918:	460f      	mov	r7, r1
 801791a:	4606      	mov	r6, r0
 801791c:	f002 fba2 	bl	801a064 <__aeabi_d2iz>
 8017920:	f002 f8a0 	bl	8019a64 <__aeabi_i2d>
 8017924:	4602      	mov	r2, r0
 8017926:	460b      	mov	r3, r1
 8017928:	4604      	mov	r4, r0
 801792a:	460d      	mov	r5, r1
 801792c:	4630      	mov	r0, r6
 801792e:	4639      	mov	r1, r7
 8017930:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 8017934:	f001 ff48 	bl	80197c8 <__aeabi_dsub>
 8017938:	2300      	movs	r3, #0
 801793a:	2200      	movs	r2, #0
 801793c:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8017940:	f002 f8f6 	bl	8019b30 <__aeabi_dmul>
 8017944:	2200      	movs	r2, #0
 8017946:	2300      	movs	r3, #0
 8017948:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801794c:	f002 fb58 	bl	801a000 <__aeabi_dcmpeq>
 8017950:	2800      	cmp	r0, #0
 8017952:	f000 8172 	beq.w	8017c3a <__ieee754_rem_pio2+0x3f2>
 8017956:	2603      	movs	r6, #3
 8017958:	4620      	mov	r0, r4
 801795a:	4629      	mov	r1, r5
 801795c:	2200      	movs	r2, #0
 801795e:	2300      	movs	r3, #0
 8017960:	af0c      	add	r7, sp, #48	; 0x30
 8017962:	3e01      	subs	r6, #1
 8017964:	f002 fb4c 	bl	801a000 <__aeabi_dcmpeq>
 8017968:	b140      	cbz	r0, 801797c <__ieee754_rem_pio2+0x134>
 801796a:	e977 0102 	ldrd	r0, r1, [r7, #-8]!
 801796e:	2200      	movs	r2, #0
 8017970:	2300      	movs	r3, #0
 8017972:	3e01      	subs	r6, #1
 8017974:	f002 fb44 	bl	801a000 <__aeabi_dcmpeq>
 8017978:	2800      	cmp	r0, #0
 801797a:	d1f6      	bne.n	801796a <__ieee754_rem_pio2+0x122>
 801797c:	4a60      	ldr	r2, [pc, #384]	; (8017b00 <__ieee754_rem_pio2+0x2b8>)
 801797e:	2102      	movs	r1, #2
 8017980:	9100      	str	r1, [sp, #0]
 8017982:	9201      	str	r2, [sp, #4]
 8017984:	4633      	mov	r3, r6
 8017986:	a80a      	add	r0, sp, #40	; 0x28
 8017988:	4641      	mov	r1, r8
 801798a:	464a      	mov	r2, r9
 801798c:	f000 fbc0 	bl	8018110 <__kernel_rem_pio2>
 8017990:	f1ba 0f00 	cmp.w	sl, #0
 8017994:	4606      	mov	r6, r0
 8017996:	da14      	bge.n	80179c2 <__ieee754_rem_pio2+0x17a>
 8017998:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801799c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80179a0:	f100 4100 	add.w	r1, r0, #2147483648	; 0x80000000
 80179a4:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 80179a8:	f8c8 1004 	str.w	r1, [r8, #4]
 80179ac:	f8c8 200c 	str.w	r2, [r8, #12]
 80179b0:	4276      	negs	r6, r6
 80179b2:	e006      	b.n	80179c2 <__ieee754_rem_pio2+0x17a>
 80179b4:	e9c2 4500 	strd	r4, r5, [r2]
 80179b8:	2300      	movs	r3, #0
 80179ba:	2200      	movs	r2, #0
 80179bc:	e9c8 2302 	strd	r2, r3, [r8, #8]
 80179c0:	2600      	movs	r6, #0
 80179c2:	4630      	mov	r0, r6
 80179c4:	b011      	add	sp, #68	; 0x44
 80179c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179ca:	4602      	mov	r2, r0
 80179cc:	460b      	mov	r3, r1
 80179ce:	f001 fefb 	bl	80197c8 <__aeabi_dsub>
 80179d2:	2600      	movs	r6, #0
 80179d4:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80179d8:	e9c8 0100 	strd	r0, r1, [r8]
 80179dc:	e7f1      	b.n	80179c2 <__ieee754_rem_pio2+0x17a>
 80179de:	a342      	add	r3, pc, #264	; (adr r3, 8017ae8 <__ieee754_rem_pio2+0x2a0>)
 80179e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179e4:	f001 fef0 	bl	80197c8 <__aeabi_dsub>
 80179e8:	a341      	add	r3, pc, #260	; (adr r3, 8017af0 <__ieee754_rem_pio2+0x2a8>)
 80179ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179ee:	4606      	mov	r6, r0
 80179f0:	460f      	mov	r7, r1
 80179f2:	f001 fee9 	bl	80197c8 <__aeabi_dsub>
 80179f6:	4602      	mov	r2, r0
 80179f8:	460b      	mov	r3, r1
 80179fa:	e9c8 0100 	strd	r0, r1, [r8]
 80179fe:	4630      	mov	r0, r6
 8017a00:	4639      	mov	r1, r7
 8017a02:	f001 fee1 	bl	80197c8 <__aeabi_dsub>
 8017a06:	a33a      	add	r3, pc, #232	; (adr r3, 8017af0 <__ieee754_rem_pio2+0x2a8>)
 8017a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a0c:	f001 fedc 	bl	80197c8 <__aeabi_dsub>
 8017a10:	2601      	movs	r6, #1
 8017a12:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8017a16:	e7d4      	b.n	80179c2 <__ieee754_rem_pio2+0x17a>
 8017a18:	f001 fcde 	bl	80193d8 <fabs>
 8017a1c:	a336      	add	r3, pc, #216	; (adr r3, 8017af8 <__ieee754_rem_pio2+0x2b0>)
 8017a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a22:	4604      	mov	r4, r0
 8017a24:	460d      	mov	r5, r1
 8017a26:	f002 f883 	bl	8019b30 <__aeabi_dmul>
 8017a2a:	2300      	movs	r3, #0
 8017a2c:	2200      	movs	r2, #0
 8017a2e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8017a32:	f001 fecb 	bl	80197cc <__adddf3>
 8017a36:	f002 fb15 	bl	801a064 <__aeabi_d2iz>
 8017a3a:	4606      	mov	r6, r0
 8017a3c:	f002 f812 	bl	8019a64 <__aeabi_i2d>
 8017a40:	a325      	add	r3, pc, #148	; (adr r3, 8017ad8 <__ieee754_rem_pio2+0x290>)
 8017a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a46:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8017a4a:	f002 f871 	bl	8019b30 <__aeabi_dmul>
 8017a4e:	4602      	mov	r2, r0
 8017a50:	460b      	mov	r3, r1
 8017a52:	4620      	mov	r0, r4
 8017a54:	4629      	mov	r1, r5
 8017a56:	f001 feb7 	bl	80197c8 <__aeabi_dsub>
 8017a5a:	a321      	add	r3, pc, #132	; (adr r3, 8017ae0 <__ieee754_rem_pio2+0x298>)
 8017a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017a64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017a68:	f002 f862 	bl	8019b30 <__aeabi_dmul>
 8017a6c:	2e1f      	cmp	r6, #31
 8017a6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017a72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017a76:	dc47      	bgt.n	8017b08 <__ieee754_rem_pio2+0x2c0>
 8017a78:	1e72      	subs	r2, r6, #1
 8017a7a:	4b22      	ldr	r3, [pc, #136]	; (8017b04 <__ieee754_rem_pio2+0x2bc>)
 8017a7c:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8017a80:	42bc      	cmp	r4, r7
 8017a82:	d041      	beq.n	8017b08 <__ieee754_rem_pio2+0x2c0>
 8017a84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017a88:	f001 fe9e 	bl	80197c8 <__aeabi_dsub>
 8017a8c:	4602      	mov	r2, r0
 8017a8e:	460b      	mov	r3, r1
 8017a90:	e9c8 2300 	strd	r2, r3, [r8]
 8017a94:	4605      	mov	r5, r0
 8017a96:	460c      	mov	r4, r1
 8017a98:	462a      	mov	r2, r5
 8017a9a:	4623      	mov	r3, r4
 8017a9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017aa0:	f001 fe92 	bl	80197c8 <__aeabi_dsub>
 8017aa4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017aa8:	f001 fe8e 	bl	80197c8 <__aeabi_dsub>
 8017aac:	f1ba 0f00 	cmp.w	sl, #0
 8017ab0:	4602      	mov	r2, r0
 8017ab2:	460b      	mov	r3, r1
 8017ab4:	e9c8 2302 	strd	r2, r3, [r8, #8]
 8017ab8:	da83      	bge.n	80179c2 <__ieee754_rem_pio2+0x17a>
 8017aba:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 8017abe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017ac2:	f8c8 5000 	str.w	r5, [r8]
 8017ac6:	f8c8 4004 	str.w	r4, [r8, #4]
 8017aca:	f8c8 0008 	str.w	r0, [r8, #8]
 8017ace:	f8c8 300c 	str.w	r3, [r8, #12]
 8017ad2:	4276      	negs	r6, r6
 8017ad4:	e775      	b.n	80179c2 <__ieee754_rem_pio2+0x17a>
 8017ad6:	bf00      	nop
 8017ad8:	54400000 	.word	0x54400000
 8017adc:	3ff921fb 	.word	0x3ff921fb
 8017ae0:	1a626331 	.word	0x1a626331
 8017ae4:	3dd0b461 	.word	0x3dd0b461
 8017ae8:	1a600000 	.word	0x1a600000
 8017aec:	3dd0b461 	.word	0x3dd0b461
 8017af0:	2e037073 	.word	0x2e037073
 8017af4:	3ba3198a 	.word	0x3ba3198a
 8017af8:	6dc9c883 	.word	0x6dc9c883
 8017afc:	3fe45f30 	.word	0x3fe45f30
 8017b00:	080214a8 	.word	0x080214a8
 8017b04:	08021428 	.word	0x08021428
 8017b08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017b0c:	f001 fe5c 	bl	80197c8 <__aeabi_dsub>
 8017b10:	153f      	asrs	r7, r7, #20
 8017b12:	460b      	mov	r3, r1
 8017b14:	460c      	mov	r4, r1
 8017b16:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8017b1a:	4602      	mov	r2, r0
 8017b1c:	4605      	mov	r5, r0
 8017b1e:	1a78      	subs	r0, r7, r1
 8017b20:	2810      	cmp	r0, #16
 8017b22:	e9c8 2300 	strd	r2, r3, [r8]
 8017b26:	ddb7      	ble.n	8017a98 <__ieee754_rem_pio2+0x250>
 8017b28:	a357      	add	r3, pc, #348	; (adr r3, 8017c88 <__ieee754_rem_pio2+0x440>)
 8017b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017b32:	f001 fffd 	bl	8019b30 <__aeabi_dmul>
 8017b36:	4604      	mov	r4, r0
 8017b38:	460d      	mov	r5, r1
 8017b3a:	4622      	mov	r2, r4
 8017b3c:	462b      	mov	r3, r5
 8017b3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017b42:	f001 fe41 	bl	80197c8 <__aeabi_dsub>
 8017b46:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017b4a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017b4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017b52:	f001 fe39 	bl	80197c8 <__aeabi_dsub>
 8017b56:	4622      	mov	r2, r4
 8017b58:	462b      	mov	r3, r5
 8017b5a:	f001 fe35 	bl	80197c8 <__aeabi_dsub>
 8017b5e:	a34c      	add	r3, pc, #304	; (adr r3, 8017c90 <__ieee754_rem_pio2+0x448>)
 8017b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b64:	4604      	mov	r4, r0
 8017b66:	460d      	mov	r5, r1
 8017b68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017b6c:	f001 ffe0 	bl	8019b30 <__aeabi_dmul>
 8017b70:	4622      	mov	r2, r4
 8017b72:	462b      	mov	r3, r5
 8017b74:	f001 fe28 	bl	80197c8 <__aeabi_dsub>
 8017b78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017b7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017b80:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017b84:	f001 fe20 	bl	80197c8 <__aeabi_dsub>
 8017b88:	4602      	mov	r2, r0
 8017b8a:	4605      	mov	r5, r0
 8017b8c:	f3c1 500a 	ubfx	r0, r1, #20, #11
 8017b90:	460c      	mov	r4, r1
 8017b92:	1a3f      	subs	r7, r7, r0
 8017b94:	4623      	mov	r3, r4
 8017b96:	2f31      	cmp	r7, #49	; 0x31
 8017b98:	e9c8 2300 	strd	r2, r3, [r8]
 8017b9c:	dd6d      	ble.n	8017c7a <__ieee754_rem_pio2+0x432>
 8017b9e:	a33e      	add	r3, pc, #248	; (adr r3, 8017c98 <__ieee754_rem_pio2+0x450>)
 8017ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ba4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017ba8:	f001 ffc2 	bl	8019b30 <__aeabi_dmul>
 8017bac:	4604      	mov	r4, r0
 8017bae:	460d      	mov	r5, r1
 8017bb0:	4622      	mov	r2, r4
 8017bb2:	462b      	mov	r3, r5
 8017bb4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017bb8:	f001 fe06 	bl	80197c8 <__aeabi_dsub>
 8017bbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017bc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017bc8:	f001 fdfe 	bl	80197c8 <__aeabi_dsub>
 8017bcc:	4622      	mov	r2, r4
 8017bce:	462b      	mov	r3, r5
 8017bd0:	f001 fdfa 	bl	80197c8 <__aeabi_dsub>
 8017bd4:	a332      	add	r3, pc, #200	; (adr r3, 8017ca0 <__ieee754_rem_pio2+0x458>)
 8017bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017bda:	4604      	mov	r4, r0
 8017bdc:	460d      	mov	r5, r1
 8017bde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017be2:	f001 ffa5 	bl	8019b30 <__aeabi_dmul>
 8017be6:	4622      	mov	r2, r4
 8017be8:	462b      	mov	r3, r5
 8017bea:	f001 fded 	bl	80197c8 <__aeabi_dsub>
 8017bee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017bf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017bf6:	e745      	b.n	8017a84 <__ieee754_rem_pio2+0x23c>
 8017bf8:	f001 fde8 	bl	80197cc <__adddf3>
 8017bfc:	f242 16fb 	movw	r6, #8699	; 0x21fb
 8017c00:	f6c3 76f9 	movt	r6, #16377	; 0x3ff9
 8017c04:	42b7      	cmp	r7, r6
 8017c06:	4682      	mov	sl, r0
 8017c08:	468b      	mov	fp, r1
 8017c0a:	d018      	beq.n	8017c3e <__ieee754_rem_pio2+0x3f6>
 8017c0c:	a326      	add	r3, pc, #152	; (adr r3, 8017ca8 <__ieee754_rem_pio2+0x460>)
 8017c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c12:	f001 fddb 	bl	80197cc <__adddf3>
 8017c16:	4602      	mov	r2, r0
 8017c18:	460b      	mov	r3, r1
 8017c1a:	e9c8 0100 	strd	r0, r1, [r8]
 8017c1e:	4650      	mov	r0, sl
 8017c20:	4659      	mov	r1, fp
 8017c22:	f001 fdd1 	bl	80197c8 <__aeabi_dsub>
 8017c26:	a320      	add	r3, pc, #128	; (adr r3, 8017ca8 <__ieee754_rem_pio2+0x460>)
 8017c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c2c:	f001 fdce 	bl	80197cc <__adddf3>
 8017c30:	f04f 36ff 	mov.w	r6, #4294967295
 8017c34:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8017c38:	e6c3      	b.n	80179c2 <__ieee754_rem_pio2+0x17a>
 8017c3a:	2603      	movs	r6, #3
 8017c3c:	e69e      	b.n	801797c <__ieee754_rem_pio2+0x134>
 8017c3e:	a312      	add	r3, pc, #72	; (adr r3, 8017c88 <__ieee754_rem_pio2+0x440>)
 8017c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c44:	f001 fdc2 	bl	80197cc <__adddf3>
 8017c48:	a311      	add	r3, pc, #68	; (adr r3, 8017c90 <__ieee754_rem_pio2+0x448>)
 8017c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c4e:	4606      	mov	r6, r0
 8017c50:	460f      	mov	r7, r1
 8017c52:	f001 fdbb 	bl	80197cc <__adddf3>
 8017c56:	4602      	mov	r2, r0
 8017c58:	460b      	mov	r3, r1
 8017c5a:	e9c8 0100 	strd	r0, r1, [r8]
 8017c5e:	4630      	mov	r0, r6
 8017c60:	4639      	mov	r1, r7
 8017c62:	f001 fdb1 	bl	80197c8 <__aeabi_dsub>
 8017c66:	a30a      	add	r3, pc, #40	; (adr r3, 8017c90 <__ieee754_rem_pio2+0x448>)
 8017c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c6c:	f001 fdae 	bl	80197cc <__adddf3>
 8017c70:	f04f 36ff 	mov.w	r6, #4294967295
 8017c74:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8017c78:	e6a3      	b.n	80179c2 <__ieee754_rem_pio2+0x17a>
 8017c7a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017c7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017c82:	e709      	b.n	8017a98 <__ieee754_rem_pio2+0x250>
 8017c84:	f3af 8000 	nop.w
 8017c88:	1a600000 	.word	0x1a600000
 8017c8c:	3dd0b461 	.word	0x3dd0b461
 8017c90:	2e037073 	.word	0x2e037073
 8017c94:	3ba3198a 	.word	0x3ba3198a
 8017c98:	2e000000 	.word	0x2e000000
 8017c9c:	3ba3198a 	.word	0x3ba3198a
 8017ca0:	252049c1 	.word	0x252049c1
 8017ca4:	397b839a 	.word	0x397b839a
 8017ca8:	1a626331 	.word	0x1a626331
 8017cac:	3dd0b461 	.word	0x3dd0b461

08017cb0 <__ieee754_sqrt>:
 8017cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017cb4:	2700      	movs	r7, #0
 8017cb6:	46b9      	mov	r9, r7
 8017cb8:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 8017cbc:	f6c7 79f0 	movt	r9, #32752	; 0x7ff0
 8017cc0:	400f      	ands	r7, r1
 8017cc2:	454f      	cmp	r7, r9
 8017cc4:	4604      	mov	r4, r0
 8017cc6:	460d      	mov	r5, r1
 8017cc8:	4602      	mov	r2, r0
 8017cca:	460b      	mov	r3, r1
 8017ccc:	460e      	mov	r6, r1
 8017cce:	4680      	mov	r8, r0
 8017cd0:	f000 80d4 	beq.w	8017e7c <__ieee754_sqrt+0x1cc>
 8017cd4:	2900      	cmp	r1, #0
 8017cd6:	f340 80ae 	ble.w	8017e36 <__ieee754_sqrt+0x186>
 8017cda:	150c      	asrs	r4, r1, #20
 8017cdc:	f000 80b8 	beq.w	8017e50 <__ieee754_sqrt+0x1a0>
 8017ce0:	f026 457f 	bic.w	r5, r6, #4278190080	; 0xff000000
 8017ce4:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 8017ce8:	f425 0670 	bic.w	r6, r5, #15728640	; 0xf00000
 8017cec:	07fa      	lsls	r2, r7, #31
 8017cee:	f446 1180 	orr.w	r1, r6, #1048576	; 0x100000
 8017cf2:	f100 8093 	bmi.w	8017e1c <__ieee754_sqrt+0x16c>
 8017cf6:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8017cfa:	f04f 0c00 	mov.w	ip, #0
 8017cfe:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8017d02:	107f      	asrs	r7, r7, #1
 8017d04:	ea4f 0148 	mov.w	r1, r8, lsl #1
 8017d08:	2516      	movs	r5, #22
 8017d0a:	4662      	mov	r2, ip
 8017d0c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8017d10:	1816      	adds	r6, r2, r0
 8017d12:	0844      	lsrs	r4, r0, #1
 8017d14:	429e      	cmp	r6, r3
 8017d16:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 8017d1a:	f105 35ff 	add.w	r5, r5, #4294967295
 8017d1e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017d22:	dc02      	bgt.n	8017d2a <__ieee754_sqrt+0x7a>
 8017d24:	1832      	adds	r2, r6, r0
 8017d26:	1b9b      	subs	r3, r3, r6
 8017d28:	4484      	add	ip, r0
 8017d2a:	eb08 0343 	add.w	r3, r8, r3, lsl #1
 8017d2e:	1910      	adds	r0, r2, r4
 8017d30:	4298      	cmp	r0, r3
 8017d32:	dc02      	bgt.n	8017d3a <__ieee754_sqrt+0x8a>
 8017d34:	1a1b      	subs	r3, r3, r0
 8017d36:	1902      	adds	r2, r0, r4
 8017d38:	44a4      	add	ip, r4
 8017d3a:	0fce      	lsrs	r6, r1, #31
 8017d3c:	0860      	lsrs	r0, r4, #1
 8017d3e:	0049      	lsls	r1, r1, #1
 8017d40:	3d01      	subs	r5, #1
 8017d42:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8017d46:	d1e3      	bne.n	8017d10 <__ieee754_sqrt+0x60>
 8017d48:	f04f 0820 	mov.w	r8, #32
 8017d4c:	462c      	mov	r4, r5
 8017d4e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8017d52:	e015      	b.n	8017d80 <__ieee754_sqrt+0xd0>
 8017d54:	f000 808e 	beq.w	8017e74 <__ieee754_sqrt+0x1c4>
 8017d58:	0fce      	lsrs	r6, r1, #31
 8017d5a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8017d5e:	0840      	lsrs	r0, r0, #1
 8017d60:	0049      	lsls	r1, r1, #1
 8017d62:	4293      	cmp	r3, r2
 8017d64:	f108 38ff 	add.w	r8, r8, #4294967295
 8017d68:	eb04 0600 	add.w	r6, r4, r0
 8017d6c:	dc1e      	bgt.n	8017dac <__ieee754_sqrt+0xfc>
 8017d6e:	d01b      	beq.n	8017da8 <__ieee754_sqrt+0xf8>
 8017d70:	0fce      	lsrs	r6, r1, #31
 8017d72:	0840      	lsrs	r0, r0, #1
 8017d74:	0049      	lsls	r1, r1, #1
 8017d76:	f1b8 0801 	subs.w	r8, r8, #1
 8017d7a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8017d7e:	d02d      	beq.n	8017ddc <__ieee754_sqrt+0x12c>
 8017d80:	4293      	cmp	r3, r2
 8017d82:	eb04 0600 	add.w	r6, r4, r0
 8017d86:	dde5      	ble.n	8017d54 <__ieee754_sqrt+0xa4>
 8017d88:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 8017d8c:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 8017d90:	eb06 0400 	add.w	r4, r6, r0
 8017d94:	d03d      	beq.n	8017e12 <__ieee754_sqrt+0x162>
 8017d96:	4691      	mov	r9, r2
 8017d98:	1a9b      	subs	r3, r3, r2
 8017d9a:	428e      	cmp	r6, r1
 8017d9c:	bf88      	it	hi
 8017d9e:	3b01      	subhi	r3, #1
 8017da0:	1b89      	subs	r1, r1, r6
 8017da2:	182d      	adds	r5, r5, r0
 8017da4:	464a      	mov	r2, r9
 8017da6:	e7d7      	b.n	8017d58 <__ieee754_sqrt+0xa8>
 8017da8:	428e      	cmp	r6, r1
 8017daa:	d8e1      	bhi.n	8017d70 <__ieee754_sqrt+0xc0>
 8017dac:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 8017db0:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 8017db4:	eb06 0400 	add.w	r4, r6, r0
 8017db8:	d026      	beq.n	8017e08 <__ieee754_sqrt+0x158>
 8017dba:	4691      	mov	r9, r2
 8017dbc:	428e      	cmp	r6, r1
 8017dbe:	ebc2 0303 	rsb	r3, r2, r3
 8017dc2:	d900      	bls.n	8017dc6 <__ieee754_sqrt+0x116>
 8017dc4:	3b01      	subs	r3, #1
 8017dc6:	1b89      	subs	r1, r1, r6
 8017dc8:	0fce      	lsrs	r6, r1, #31
 8017dca:	182d      	adds	r5, r5, r0
 8017dcc:	0049      	lsls	r1, r1, #1
 8017dce:	0840      	lsrs	r0, r0, #1
 8017dd0:	f1b8 0801 	subs.w	r8, r8, #1
 8017dd4:	464a      	mov	r2, r9
 8017dd6:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8017dda:	d1d1      	bne.n	8017d80 <__ieee754_sqrt+0xd0>
 8017ddc:	4319      	orrs	r1, r3
 8017dde:	d124      	bne.n	8017e2a <__ieee754_sqrt+0x17a>
 8017de0:	ea4f 0855 	mov.w	r8, r5, lsr #1
 8017de4:	ea4f 056c 	mov.w	r5, ip, asr #1
 8017de8:	f105 547f 	add.w	r4, r5, #1069547520	; 0x3fc00000
 8017dec:	f01c 0f01 	tst.w	ip, #1
 8017df0:	f504 1300 	add.w	r3, r4, #2097152	; 0x200000
 8017df4:	bf18      	it	ne
 8017df6:	f048 4800 	orrne.w	r8, r8, #2147483648	; 0x80000000
 8017dfa:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8017dfe:	4644      	mov	r4, r8
 8017e00:	4620      	mov	r0, r4
 8017e02:	4629      	mov	r1, r5
 8017e04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017e08:	2c00      	cmp	r4, #0
 8017e0a:	dbd6      	blt.n	8017dba <__ieee754_sqrt+0x10a>
 8017e0c:	f102 0901 	add.w	r9, r2, #1
 8017e10:	e7d4      	b.n	8017dbc <__ieee754_sqrt+0x10c>
 8017e12:	2c00      	cmp	r4, #0
 8017e14:	dbbf      	blt.n	8017d96 <__ieee754_sqrt+0xe6>
 8017e16:	f102 0901 	add.w	r9, r2, #1
 8017e1a:	e7bd      	b.n	8017d98 <__ieee754_sqrt+0xe8>
 8017e1c:	ea4f 72d8 	mov.w	r2, r8, lsr #31
 8017e20:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8017e24:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8017e28:	e765      	b.n	8017cf6 <__ieee754_sqrt+0x46>
 8017e2a:	1c6b      	adds	r3, r5, #1
 8017e2c:	d031      	beq.n	8017e92 <__ieee754_sqrt+0x1e2>
 8017e2e:	f005 0201 	and.w	r2, r5, #1
 8017e32:	1955      	adds	r5, r2, r5
 8017e34:	e7d4      	b.n	8017de0 <__ieee754_sqrt+0x130>
 8017e36:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8017e3a:	4306      	orrs	r6, r0
 8017e3c:	d0e0      	beq.n	8017e00 <__ieee754_sqrt+0x150>
 8017e3e:	bb79      	cbnz	r1, 8017ea0 <__ieee754_sqrt+0x1f0>
 8017e40:	460c      	mov	r4, r1
 8017e42:	ea4f 26d8 	mov.w	r6, r8, lsr #11
 8017e46:	3c15      	subs	r4, #21
 8017e48:	ea4f 5848 	mov.w	r8, r8, lsl #21
 8017e4c:	2e00      	cmp	r6, #0
 8017e4e:	d0f8      	beq.n	8017e42 <__ieee754_sqrt+0x192>
 8017e50:	f416 1380 	ands.w	r3, r6, #1048576	; 0x100000
 8017e54:	d120      	bne.n	8017e98 <__ieee754_sqrt+0x1e8>
 8017e56:	0076      	lsls	r6, r6, #1
 8017e58:	3301      	adds	r3, #1
 8017e5a:	02f1      	lsls	r1, r6, #11
 8017e5c:	d5fb      	bpl.n	8017e56 <__ieee754_sqrt+0x1a6>
 8017e5e:	f1c3 0101 	rsb	r1, r3, #1
 8017e62:	f1c3 0220 	rsb	r2, r3, #32
 8017e66:	fa28 f002 	lsr.w	r0, r8, r2
 8017e6a:	1864      	adds	r4, r4, r1
 8017e6c:	4306      	orrs	r6, r0
 8017e6e:	fa08 f803 	lsl.w	r8, r8, r3
 8017e72:	e735      	b.n	8017ce0 <__ieee754_sqrt+0x30>
 8017e74:	428e      	cmp	r6, r1
 8017e76:	d987      	bls.n	8017d88 <__ieee754_sqrt+0xd8>
 8017e78:	461a      	mov	r2, r3
 8017e7a:	e76d      	b.n	8017d58 <__ieee754_sqrt+0xa8>
 8017e7c:	f001 fe58 	bl	8019b30 <__aeabi_dmul>
 8017e80:	4602      	mov	r2, r0
 8017e82:	460b      	mov	r3, r1
 8017e84:	4620      	mov	r0, r4
 8017e86:	4629      	mov	r1, r5
 8017e88:	f001 fca0 	bl	80197cc <__adddf3>
 8017e8c:	4604      	mov	r4, r0
 8017e8e:	460d      	mov	r5, r1
 8017e90:	e7b6      	b.n	8017e00 <__ieee754_sqrt+0x150>
 8017e92:	f10c 0c01 	add.w	ip, ip, #1
 8017e96:	e7a5      	b.n	8017de4 <__ieee754_sqrt+0x134>
 8017e98:	2220      	movs	r2, #32
 8017e9a:	2101      	movs	r1, #1
 8017e9c:	2300      	movs	r3, #0
 8017e9e:	e7e2      	b.n	8017e66 <__ieee754_sqrt+0x1b6>
 8017ea0:	4602      	mov	r2, r0
 8017ea2:	460b      	mov	r3, r1
 8017ea4:	f001 fc90 	bl	80197c8 <__aeabi_dsub>
 8017ea8:	4602      	mov	r2, r0
 8017eaa:	460b      	mov	r3, r1
 8017eac:	f001 ff6a 	bl	8019d84 <__aeabi_ddiv>
 8017eb0:	4604      	mov	r4, r0
 8017eb2:	460d      	mov	r5, r1
 8017eb4:	e7a4      	b.n	8017e00 <__ieee754_sqrt+0x150>
 8017eb6:	bf00      	nop

08017eb8 <__kernel_cos>:
 8017eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ebc:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 8017ec0:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
 8017ec4:	b085      	sub	sp, #20
 8017ec6:	4606      	mov	r6, r0
 8017ec8:	460f      	mov	r7, r1
 8017eca:	4604      	mov	r4, r0
 8017ecc:	460d      	mov	r5, r1
 8017ece:	4692      	mov	sl, r2
 8017ed0:	469b      	mov	fp, r3
 8017ed2:	da6d      	bge.n	8017fb0 <__kernel_cos+0xf8>
 8017ed4:	f002 f8c6 	bl	801a064 <__aeabi_d2iz>
 8017ed8:	2800      	cmp	r0, #0
 8017eda:	f000 80fb 	beq.w	80180d4 <__kernel_cos+0x21c>
 8017ede:	4632      	mov	r2, r6
 8017ee0:	463b      	mov	r3, r7
 8017ee2:	4630      	mov	r0, r6
 8017ee4:	4639      	mov	r1, r7
 8017ee6:	f001 fe23 	bl	8019b30 <__aeabi_dmul>
 8017eea:	a37d      	add	r3, pc, #500	; (adr r3, 80180e0 <__kernel_cos+0x228>)
 8017eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ef0:	4604      	mov	r4, r0
 8017ef2:	460d      	mov	r5, r1
 8017ef4:	f001 fe1c 	bl	8019b30 <__aeabi_dmul>
 8017ef8:	a37b      	add	r3, pc, #492	; (adr r3, 80180e8 <__kernel_cos+0x230>)
 8017efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017efe:	f001 fc65 	bl	80197cc <__adddf3>
 8017f02:	4622      	mov	r2, r4
 8017f04:	462b      	mov	r3, r5
 8017f06:	f001 fe13 	bl	8019b30 <__aeabi_dmul>
 8017f0a:	a379      	add	r3, pc, #484	; (adr r3, 80180f0 <__kernel_cos+0x238>)
 8017f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f10:	f001 fc5a 	bl	80197c8 <__aeabi_dsub>
 8017f14:	4622      	mov	r2, r4
 8017f16:	462b      	mov	r3, r5
 8017f18:	f001 fe0a 	bl	8019b30 <__aeabi_dmul>
 8017f1c:	a376      	add	r3, pc, #472	; (adr r3, 80180f8 <__kernel_cos+0x240>)
 8017f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f22:	f001 fc53 	bl	80197cc <__adddf3>
 8017f26:	4622      	mov	r2, r4
 8017f28:	462b      	mov	r3, r5
 8017f2a:	f001 fe01 	bl	8019b30 <__aeabi_dmul>
 8017f2e:	a374      	add	r3, pc, #464	; (adr r3, 8018100 <__kernel_cos+0x248>)
 8017f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f34:	f001 fc48 	bl	80197c8 <__aeabi_dsub>
 8017f38:	4622      	mov	r2, r4
 8017f3a:	462b      	mov	r3, r5
 8017f3c:	f001 fdf8 	bl	8019b30 <__aeabi_dmul>
 8017f40:	a371      	add	r3, pc, #452	; (adr r3, 8018108 <__kernel_cos+0x250>)
 8017f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f46:	f001 fc41 	bl	80197cc <__adddf3>
 8017f4a:	4622      	mov	r2, r4
 8017f4c:	462b      	mov	r3, r5
 8017f4e:	f001 fdef 	bl	8019b30 <__aeabi_dmul>
 8017f52:	e9cd 0100 	strd	r0, r1, [sp]
 8017f56:	2300      	movs	r3, #0
 8017f58:	2200      	movs	r2, #0
 8017f5a:	4620      	mov	r0, r4
 8017f5c:	4629      	mov	r1, r5
 8017f5e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8017f62:	f001 fde5 	bl	8019b30 <__aeabi_dmul>
 8017f66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017f6a:	4680      	mov	r8, r0
 8017f6c:	4689      	mov	r9, r1
 8017f6e:	4620      	mov	r0, r4
 8017f70:	4629      	mov	r1, r5
 8017f72:	f001 fddd 	bl	8019b30 <__aeabi_dmul>
 8017f76:	4652      	mov	r2, sl
 8017f78:	4604      	mov	r4, r0
 8017f7a:	460d      	mov	r5, r1
 8017f7c:	465b      	mov	r3, fp
 8017f7e:	4630      	mov	r0, r6
 8017f80:	4639      	mov	r1, r7
 8017f82:	f001 fdd5 	bl	8019b30 <__aeabi_dmul>
 8017f86:	4602      	mov	r2, r0
 8017f88:	460b      	mov	r3, r1
 8017f8a:	4620      	mov	r0, r4
 8017f8c:	4629      	mov	r1, r5
 8017f8e:	f001 fc1b 	bl	80197c8 <__aeabi_dsub>
 8017f92:	4602      	mov	r2, r0
 8017f94:	460b      	mov	r3, r1
 8017f96:	4640      	mov	r0, r8
 8017f98:	4649      	mov	r1, r9
 8017f9a:	f001 fc15 	bl	80197c8 <__aeabi_dsub>
 8017f9e:	460b      	mov	r3, r1
 8017fa0:	2100      	movs	r1, #0
 8017fa2:	4602      	mov	r2, r0
 8017fa4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8017fa8:	2000      	movs	r0, #0
 8017faa:	f001 fc0d 	bl	80197c8 <__aeabi_dsub>
 8017fae:	e083      	b.n	80180b8 <__kernel_cos+0x200>
 8017fb0:	4602      	mov	r2, r0
 8017fb2:	460b      	mov	r3, r1
 8017fb4:	f001 fdbc 	bl	8019b30 <__aeabi_dmul>
 8017fb8:	a349      	add	r3, pc, #292	; (adr r3, 80180e0 <__kernel_cos+0x228>)
 8017fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fbe:	4604      	mov	r4, r0
 8017fc0:	460d      	mov	r5, r1
 8017fc2:	f001 fdb5 	bl	8019b30 <__aeabi_dmul>
 8017fc6:	a348      	add	r3, pc, #288	; (adr r3, 80180e8 <__kernel_cos+0x230>)
 8017fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fcc:	f001 fbfe 	bl	80197cc <__adddf3>
 8017fd0:	4622      	mov	r2, r4
 8017fd2:	462b      	mov	r3, r5
 8017fd4:	f001 fdac 	bl	8019b30 <__aeabi_dmul>
 8017fd8:	a345      	add	r3, pc, #276	; (adr r3, 80180f0 <__kernel_cos+0x238>)
 8017fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fde:	f001 fbf3 	bl	80197c8 <__aeabi_dsub>
 8017fe2:	4622      	mov	r2, r4
 8017fe4:	462b      	mov	r3, r5
 8017fe6:	f001 fda3 	bl	8019b30 <__aeabi_dmul>
 8017fea:	a343      	add	r3, pc, #268	; (adr r3, 80180f8 <__kernel_cos+0x240>)
 8017fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ff0:	f001 fbec 	bl	80197cc <__adddf3>
 8017ff4:	4622      	mov	r2, r4
 8017ff6:	462b      	mov	r3, r5
 8017ff8:	f001 fd9a 	bl	8019b30 <__aeabi_dmul>
 8017ffc:	a340      	add	r3, pc, #256	; (adr r3, 8018100 <__kernel_cos+0x248>)
 8017ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018002:	f001 fbe1 	bl	80197c8 <__aeabi_dsub>
 8018006:	4622      	mov	r2, r4
 8018008:	462b      	mov	r3, r5
 801800a:	f001 fd91 	bl	8019b30 <__aeabi_dmul>
 801800e:	a33e      	add	r3, pc, #248	; (adr r3, 8018108 <__kernel_cos+0x250>)
 8018010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018014:	f001 fbda 	bl	80197cc <__adddf3>
 8018018:	462b      	mov	r3, r5
 801801a:	4622      	mov	r2, r4
 801801c:	f001 fd88 	bl	8019b30 <__aeabi_dmul>
 8018020:	f243 3332 	movw	r3, #13106	; 0x3332
 8018024:	f6c3 73d3 	movt	r3, #16339	; 0x3fd3
 8018028:	4599      	cmp	r9, r3
 801802a:	e9cd 0100 	strd	r0, r1, [sp]
 801802e:	dd92      	ble.n	8017f56 <__kernel_cos+0x9e>
 8018030:	2000      	movs	r0, #0
 8018032:	f6c3 70e9 	movt	r0, #16361	; 0x3fe9
 8018036:	2200      	movs	r2, #0
 8018038:	4581      	cmp	r9, r0
 801803a:	f04f 0300 	mov.w	r3, #0
 801803e:	dc3e      	bgt.n	80180be <__kernel_cos+0x206>
 8018040:	f5a9 1100 	sub.w	r1, r9, #2097152	; 0x200000
 8018044:	4689      	mov	r9, r1
 8018046:	2100      	movs	r1, #0
 8018048:	2200      	movs	r2, #0
 801804a:	2000      	movs	r0, #0
 801804c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8018050:	464b      	mov	r3, r9
 8018052:	4690      	mov	r8, r2
 8018054:	f001 fbb8 	bl	80197c8 <__aeabi_dsub>
 8018058:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801805c:	2300      	movs	r3, #0
 801805e:	4620      	mov	r0, r4
 8018060:	4629      	mov	r1, r5
 8018062:	2200      	movs	r2, #0
 8018064:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8018068:	f001 fd62 	bl	8019b30 <__aeabi_dmul>
 801806c:	4642      	mov	r2, r8
 801806e:	464b      	mov	r3, r9
 8018070:	f001 fbaa 	bl	80197c8 <__aeabi_dsub>
 8018074:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018078:	4680      	mov	r8, r0
 801807a:	4689      	mov	r9, r1
 801807c:	4620      	mov	r0, r4
 801807e:	4629      	mov	r1, r5
 8018080:	f001 fd56 	bl	8019b30 <__aeabi_dmul>
 8018084:	4652      	mov	r2, sl
 8018086:	4604      	mov	r4, r0
 8018088:	460d      	mov	r5, r1
 801808a:	465b      	mov	r3, fp
 801808c:	4630      	mov	r0, r6
 801808e:	4639      	mov	r1, r7
 8018090:	f001 fd4e 	bl	8019b30 <__aeabi_dmul>
 8018094:	4602      	mov	r2, r0
 8018096:	460b      	mov	r3, r1
 8018098:	4620      	mov	r0, r4
 801809a:	4629      	mov	r1, r5
 801809c:	f001 fb94 	bl	80197c8 <__aeabi_dsub>
 80180a0:	4602      	mov	r2, r0
 80180a2:	460b      	mov	r3, r1
 80180a4:	4640      	mov	r0, r8
 80180a6:	4649      	mov	r1, r9
 80180a8:	f001 fb8e 	bl	80197c8 <__aeabi_dsub>
 80180ac:	4602      	mov	r2, r0
 80180ae:	460b      	mov	r3, r1
 80180b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80180b4:	f001 fb88 	bl	80197c8 <__aeabi_dsub>
 80180b8:	b005      	add	sp, #20
 80180ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180be:	f6c3 73e7 	movt	r3, #16359	; 0x3fe7
 80180c2:	f04f 0900 	mov.w	r9, #0
 80180c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80180ca:	f04f 0800 	mov.w	r8, #0
 80180ce:	f6c3 79d2 	movt	r9, #16338	; 0x3fd2
 80180d2:	e7c3      	b.n	801805c <__kernel_cos+0x1a4>
 80180d4:	2100      	movs	r1, #0
 80180d6:	2000      	movs	r0, #0
 80180d8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80180dc:	e7ec      	b.n	80180b8 <__kernel_cos+0x200>
 80180de:	bf00      	nop
 80180e0:	be8838d4 	.word	0xbe8838d4
 80180e4:	bda8fae9 	.word	0xbda8fae9
 80180e8:	bdb4b1c4 	.word	0xbdb4b1c4
 80180ec:	3e21ee9e 	.word	0x3e21ee9e
 80180f0:	809c52ad 	.word	0x809c52ad
 80180f4:	3e927e4f 	.word	0x3e927e4f
 80180f8:	19cb1590 	.word	0x19cb1590
 80180fc:	3efa01a0 	.word	0x3efa01a0
 8018100:	16c15177 	.word	0x16c15177
 8018104:	3f56c16c 	.word	0x3f56c16c
 8018108:	5555554c 	.word	0x5555554c
 801810c:	3fa55555 	.word	0x3fa55555

08018110 <__kernel_rem_pio2>:
 8018110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018114:	f64a 25ab 	movw	r5, #43691	; 0xaaab
 8018118:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801811c:	1ed4      	subs	r4, r2, #3
 801811e:	f6c2 25aa 	movt	r5, #10922	; 0x2aaa
 8018122:	fb85 6504 	smull	r6, r5, r5, r4
 8018126:	17e4      	asrs	r4, r4, #31
 8018128:	9fa4      	ldr	r7, [sp, #656]	; 0x290
 801812a:	4e32      	ldr	r6, [pc, #200]	; (80181f4 <__kernel_rem_pio2+0xe4>)
 801812c:	910a      	str	r1, [sp, #40]	; 0x28
 801812e:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
 8018132:	ea25 74e5 	bic.w	r4, r5, r5, asr #31
 8018136:	469a      	mov	sl, r3
 8018138:	f856 6027 	ldr.w	r6, [r6, r7, lsl #2]
 801813c:	940d      	str	r4, [sp, #52]	; 0x34
 801813e:	43e3      	mvns	r3, r4
 8018140:	f10a 37ff 	add.w	r7, sl, #4294967295
 8018144:	9706      	str	r7, [sp, #24]
 8018146:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 801814a:	4683      	mov	fp, r0
 801814c:	eb02 00c5 	add.w	r0, r2, r5, lsl #3
 8018150:	9a06      	ldr	r2, [sp, #24]
 8018152:	990d      	ldr	r1, [sp, #52]	; 0x34
 8018154:	9608      	str	r6, [sp, #32]
 8018156:	eb12 0806 	adds.w	r8, r2, r6
 801815a:	9009      	str	r0, [sp, #36]	; 0x24
 801815c:	ebc7 0401 	rsb	r4, r7, r1
 8018160:	d44a      	bmi.n	80181f8 <__kernel_rem_pio2+0xe8>
 8018162:	eb04 0308 	add.w	r3, r4, r8
 8018166:	9ea5      	ldr	r6, [sp, #660]	; 0x294
 8018168:	ebc4 0903 	rsb	r9, r4, r3
 801816c:	2c00      	cmp	r4, #0
 801816e:	eb06 0584 	add.w	r5, r6, r4, lsl #2
 8018172:	f103 0801 	add.w	r8, r3, #1
 8018176:	f009 0901 	and.w	r9, r9, #1
 801817a:	f2c0 869f 	blt.w	8018ebc <__kernel_rem_pio2+0xdac>
 801817e:	6828      	ldr	r0, [r5, #0]
 8018180:	f001 fc70 	bl	8019a64 <__aeabi_i2d>
 8018184:	3401      	adds	r4, #1
 8018186:	ae20      	add	r6, sp, #128	; 0x80
 8018188:	2704      	movs	r7, #4
 801818a:	4544      	cmp	r4, r8
 801818c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8018190:	d032      	beq.n	80181f8 <__kernel_rem_pio2+0xe8>
 8018192:	f1b9 0f00 	cmp.w	r9, #0
 8018196:	d01f      	beq.n	80181d8 <__kernel_rem_pio2+0xc8>
 8018198:	2c00      	cmp	r4, #0
 801819a:	f2c0 8693 	blt.w	8018ec4 <__kernel_rem_pio2+0xdb4>
 801819e:	59e8      	ldr	r0, [r5, r7]
 80181a0:	f001 fc60 	bl	8019a64 <__aeabi_i2d>
 80181a4:	3401      	adds	r4, #1
 80181a6:	3704      	adds	r7, #4
 80181a8:	4544      	cmp	r4, r8
 80181aa:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 80181ae:	d113      	bne.n	80181d8 <__kernel_rem_pio2+0xc8>
 80181b0:	e022      	b.n	80181f8 <__kernel_rem_pio2+0xe8>
 80181b2:	59e8      	ldr	r0, [r5, r7]
 80181b4:	f001 fc56 	bl	8019a64 <__aeabi_i2d>
 80181b8:	3704      	adds	r7, #4
 80181ba:	e9c6 0102 	strd	r0, r1, [r6, #8]
 80181be:	3608      	adds	r6, #8
 80181c0:	3401      	adds	r4, #1
 80181c2:	d413      	bmi.n	80181ec <__kernel_rem_pio2+0xdc>
 80181c4:	59e8      	ldr	r0, [r5, r7]
 80181c6:	f001 fc4d 	bl	8019a64 <__aeabi_i2d>
 80181ca:	3401      	adds	r4, #1
 80181cc:	e9c6 0102 	strd	r0, r1, [r6, #8]
 80181d0:	3704      	adds	r7, #4
 80181d2:	3608      	adds	r6, #8
 80181d4:	4544      	cmp	r4, r8
 80181d6:	d00f      	beq.n	80181f8 <__kernel_rem_pio2+0xe8>
 80181d8:	2c00      	cmp	r4, #0
 80181da:	daea      	bge.n	80181b2 <__kernel_rem_pio2+0xa2>
 80181dc:	2000      	movs	r0, #0
 80181de:	2100      	movs	r1, #0
 80181e0:	e9c6 0102 	strd	r0, r1, [r6, #8]
 80181e4:	3704      	adds	r7, #4
 80181e6:	3608      	adds	r6, #8
 80181e8:	3401      	adds	r4, #1
 80181ea:	d5eb      	bpl.n	80181c4 <__kernel_rem_pio2+0xb4>
 80181ec:	2000      	movs	r0, #0
 80181ee:	2100      	movs	r1, #0
 80181f0:	e7eb      	b.n	80181ca <__kernel_rem_pio2+0xba>
 80181f2:	bf00      	nop
 80181f4:	080215b0 	.word	0x080215b0
 80181f8:	9808      	ldr	r0, [sp, #32]
 80181fa:	2800      	cmp	r0, #0
 80181fc:	db68      	blt.n	80182d0 <__kernel_rem_pio2+0x1c0>
 80181fe:	9a08      	ldr	r2, [sp, #32]
 8018200:	f8cd a00c 	str.w	sl, [sp, #12]
 8018204:	a972      	add	r1, sp, #456	; 0x1c8
 8018206:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 801820a:	f50d 79e0 	add.w	r9, sp, #448	; 0x1c0
 801820e:	9304      	str	r3, [sp, #16]
 8018210:	9d06      	ldr	r5, [sp, #24]
 8018212:	2d00      	cmp	r5, #0
 8018214:	f2c0 82dd 	blt.w	80187d2 <__kernel_rem_pio2+0x6c2>
 8018218:	9c03      	ldr	r4, [sp, #12]
 801821a:	ae22      	add	r6, sp, #136	; 0x88
 801821c:	eb06 07c4 	add.w	r7, r6, r4, lsl #3
 8018220:	e957 2302 	ldrd	r2, r3, [r7, #-8]
 8018224:	f10a 3cff 	add.w	ip, sl, #4294967295
 8018228:	e9db 0100 	ldrd	r0, r1, [fp]
 801822c:	f00c 0801 	and.w	r8, ip, #1
 8018230:	f001 fc7e 	bl	8019b30 <__aeabi_dmul>
 8018234:	4602      	mov	r2, r0
 8018236:	460b      	mov	r3, r1
 8018238:	2000      	movs	r0, #0
 801823a:	2100      	movs	r1, #0
 801823c:	f001 fac6 	bl	80197cc <__adddf3>
 8018240:	2601      	movs	r6, #1
 8018242:	3f08      	subs	r7, #8
 8018244:	4556      	cmp	r6, sl
 8018246:	4604      	mov	r4, r0
 8018248:	460d      	mov	r5, r1
 801824a:	46de      	mov	lr, fp
 801824c:	d038      	beq.n	80182c0 <__kernel_rem_pio2+0x1b0>
 801824e:	f1b8 0f00 	cmp.w	r8, #0
 8018252:	d012      	beq.n	801827a <__kernel_rem_pio2+0x16a>
 8018254:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 8018258:	e9db 0102 	ldrd	r0, r1, [fp, #8]
 801825c:	f001 fc68 	bl	8019b30 <__aeabi_dmul>
 8018260:	4602      	mov	r2, r0
 8018262:	460b      	mov	r3, r1
 8018264:	4620      	mov	r0, r4
 8018266:	4629      	mov	r1, r5
 8018268:	f001 fab0 	bl	80197cc <__adddf3>
 801826c:	2602      	movs	r6, #2
 801826e:	4556      	cmp	r6, sl
 8018270:	4604      	mov	r4, r0
 8018272:	460d      	mov	r5, r1
 8018274:	f10b 0e08 	add.w	lr, fp, #8
 8018278:	d022      	beq.n	80182c0 <__kernel_rem_pio2+0x1b0>
 801827a:	46f0      	mov	r8, lr
 801827c:	e957 2302 	ldrd	r2, r3, [r7, #-8]
 8018280:	e9d8 0102 	ldrd	r0, r1, [r8, #8]
 8018284:	f001 fc54 	bl	8019b30 <__aeabi_dmul>
 8018288:	4602      	mov	r2, r0
 801828a:	460b      	mov	r3, r1
 801828c:	4620      	mov	r0, r4
 801828e:	4629      	mov	r1, r5
 8018290:	f001 fa9c 	bl	80197cc <__adddf3>
 8018294:	e957 2304 	ldrd	r2, r3, [r7, #-16]
 8018298:	4604      	mov	r4, r0
 801829a:	460d      	mov	r5, r1
 801829c:	e9d8 0104 	ldrd	r0, r1, [r8, #16]
 80182a0:	f001 fc46 	bl	8019b30 <__aeabi_dmul>
 80182a4:	4602      	mov	r2, r0
 80182a6:	460b      	mov	r3, r1
 80182a8:	4620      	mov	r0, r4
 80182aa:	4629      	mov	r1, r5
 80182ac:	f001 fa8e 	bl	80197cc <__adddf3>
 80182b0:	3602      	adds	r6, #2
 80182b2:	3f10      	subs	r7, #16
 80182b4:	4556      	cmp	r6, sl
 80182b6:	4604      	mov	r4, r0
 80182b8:	460d      	mov	r5, r1
 80182ba:	f108 0810 	add.w	r8, r8, #16
 80182be:	d1dd      	bne.n	801827c <__kernel_rem_pio2+0x16c>
 80182c0:	e9e9 4502 	strd	r4, r5, [r9, #8]!
 80182c4:	9803      	ldr	r0, [sp, #12]
 80182c6:	9a04      	ldr	r2, [sp, #16]
 80182c8:	1c41      	adds	r1, r0, #1
 80182ca:	4591      	cmp	r9, r2
 80182cc:	9103      	str	r1, [sp, #12]
 80182ce:	d19f      	bne.n	8018210 <__kernel_rem_pio2+0x100>
 80182d0:	9e08      	ldr	r6, [sp, #32]
 80182d2:	ab0e      	add	r3, sp, #56	; 0x38
 80182d4:	eb03 0486 	add.w	r4, r3, r6, lsl #2
 80182d8:	9302      	str	r3, [sp, #8]
 80182da:	940b      	str	r4, [sp, #44]	; 0x2c
 80182dc:	9603      	str	r6, [sp, #12]
 80182de:	9d03      	ldr	r5, [sp, #12]
 80182e0:	9b03      	ldr	r3, [sp, #12]
 80182e2:	00e8      	lsls	r0, r5, #3
 80182e4:	a99a      	add	r1, sp, #616	; 0x268
 80182e6:	180a      	adds	r2, r1, r0
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	9005      	str	r0, [sp, #20]
 80182ec:	e952 6728 	ldrd	r6, r7, [r2, #-160]	; 0xa0
 80182f0:	f340 80bb 	ble.w	801846a <__kernel_rem_pio2+0x35a>
 80182f4:	9d05      	ldr	r5, [sp, #20]
 80182f6:	f50d 79e4 	add.w	r9, sp, #456	; 0x1c8
 80182fa:	44a9      	add	r9, r5
 80182fc:	9d03      	ldr	r5, [sp, #12]
 80182fe:	2300      	movs	r3, #0
 8018300:	ac0d      	add	r4, sp, #52	; 0x34
 8018302:	eb04 0c85 	add.w	ip, r4, r5, lsl #2
 8018306:	2200      	movs	r2, #0
 8018308:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 801830c:	4630      	mov	r0, r6
 801830e:	4639      	mov	r1, r7
 8018310:	f8cd c004 	str.w	ip, [sp, #4]
 8018314:	f001 fc0c 	bl	8019b30 <__aeabi_dmul>
 8018318:	f001 fea4 	bl	801a064 <__aeabi_d2iz>
 801831c:	f001 fba2 	bl	8019a64 <__aeabi_i2d>
 8018320:	2300      	movs	r3, #0
 8018322:	2200      	movs	r2, #0
 8018324:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8018328:	4604      	mov	r4, r0
 801832a:	460d      	mov	r5, r1
 801832c:	f001 fc00 	bl	8019b30 <__aeabi_dmul>
 8018330:	4602      	mov	r2, r0
 8018332:	460b      	mov	r3, r1
 8018334:	4630      	mov	r0, r6
 8018336:	4639      	mov	r1, r7
 8018338:	f001 fa46 	bl	80197c8 <__aeabi_dsub>
 801833c:	f001 fe92 	bl	801a064 <__aeabi_d2iz>
 8018340:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8018344:	4622      	mov	r2, r4
 8018346:	f8c8 0000 	str.w	r0, [r8]
 801834a:	462b      	mov	r3, r5
 801834c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8018350:	f001 fa3c 	bl	80197cc <__adddf3>
 8018354:	f8dd c004 	ldr.w	ip, [sp, #4]
 8018358:	45e0      	cmp	r8, ip
 801835a:	4606      	mov	r6, r0
 801835c:	460f      	mov	r7, r1
 801835e:	f3cc 0280 	ubfx	r2, ip, #2, #1
 8018362:	f000 8082 	beq.w	801846a <__kernel_rem_pio2+0x35a>
 8018366:	b35a      	cbz	r2, 80183c0 <__kernel_rem_pio2+0x2b0>
 8018368:	2300      	movs	r3, #0
 801836a:	2200      	movs	r2, #0
 801836c:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 8018370:	f8cd c004 	str.w	ip, [sp, #4]
 8018374:	f001 fbdc 	bl	8019b30 <__aeabi_dmul>
 8018378:	f001 fe74 	bl	801a064 <__aeabi_d2iz>
 801837c:	f001 fb72 	bl	8019a64 <__aeabi_i2d>
 8018380:	2300      	movs	r3, #0
 8018382:	2200      	movs	r2, #0
 8018384:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8018388:	4604      	mov	r4, r0
 801838a:	460d      	mov	r5, r1
 801838c:	f001 fbd0 	bl	8019b30 <__aeabi_dmul>
 8018390:	4602      	mov	r2, r0
 8018392:	460b      	mov	r3, r1
 8018394:	4630      	mov	r0, r6
 8018396:	4639      	mov	r1, r7
 8018398:	f001 fa16 	bl	80197c8 <__aeabi_dsub>
 801839c:	f001 fe62 	bl	801a064 <__aeabi_d2iz>
 80183a0:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
 80183a4:	4622      	mov	r2, r4
 80183a6:	f8c8 0000 	str.w	r0, [r8]
 80183aa:	462b      	mov	r3, r5
 80183ac:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80183b0:	f001 fa0c 	bl	80197cc <__adddf3>
 80183b4:	f8dd c004 	ldr.w	ip, [sp, #4]
 80183b8:	45e0      	cmp	r8, ip
 80183ba:	4606      	mov	r6, r0
 80183bc:	460f      	mov	r7, r1
 80183be:	d054      	beq.n	801846a <__kernel_rem_pio2+0x35a>
 80183c0:	f8cd b010 	str.w	fp, [sp, #16]
 80183c4:	46d3      	mov	fp, sl
 80183c6:	46e2      	mov	sl, ip
 80183c8:	2300      	movs	r3, #0
 80183ca:	2200      	movs	r2, #0
 80183cc:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 80183d0:	4630      	mov	r0, r6
 80183d2:	4639      	mov	r1, r7
 80183d4:	f001 fbac 	bl	8019b30 <__aeabi_dmul>
 80183d8:	f001 fe44 	bl	801a064 <__aeabi_d2iz>
 80183dc:	f001 fb42 	bl	8019a64 <__aeabi_i2d>
 80183e0:	2300      	movs	r3, #0
 80183e2:	2200      	movs	r2, #0
 80183e4:	f2c4 1370 	movt	r3, #16752	; 0x4170
 80183e8:	4604      	mov	r4, r0
 80183ea:	460d      	mov	r5, r1
 80183ec:	f001 fba0 	bl	8019b30 <__aeabi_dmul>
 80183f0:	4602      	mov	r2, r0
 80183f2:	460b      	mov	r3, r1
 80183f4:	4630      	mov	r0, r6
 80183f6:	4639      	mov	r1, r7
 80183f8:	f001 f9e6 	bl	80197c8 <__aeabi_dsub>
 80183fc:	f001 fe32 	bl	801a064 <__aeabi_d2iz>
 8018400:	4622      	mov	r2, r4
 8018402:	462b      	mov	r3, r5
 8018404:	f8c8 0004 	str.w	r0, [r8, #4]
 8018408:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801840c:	f001 f9de 	bl	80197cc <__adddf3>
 8018410:	2300      	movs	r3, #0
 8018412:	2200      	movs	r2, #0
 8018414:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 8018418:	4606      	mov	r6, r0
 801841a:	460f      	mov	r7, r1
 801841c:	f001 fb88 	bl	8019b30 <__aeabi_dmul>
 8018420:	f001 fe20 	bl	801a064 <__aeabi_d2iz>
 8018424:	f001 fb1e 	bl	8019a64 <__aeabi_i2d>
 8018428:	2300      	movs	r3, #0
 801842a:	2200      	movs	r2, #0
 801842c:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8018430:	4604      	mov	r4, r0
 8018432:	460d      	mov	r5, r1
 8018434:	f001 fb7c 	bl	8019b30 <__aeabi_dmul>
 8018438:	4602      	mov	r2, r0
 801843a:	460b      	mov	r3, r1
 801843c:	4630      	mov	r0, r6
 801843e:	4639      	mov	r1, r7
 8018440:	f001 f9c2 	bl	80197c8 <__aeabi_dsub>
 8018444:	f001 fe0e 	bl	801a064 <__aeabi_d2iz>
 8018448:	4622      	mov	r2, r4
 801844a:	f8c8 0008 	str.w	r0, [r8, #8]
 801844e:	462b      	mov	r3, r5
 8018450:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8018454:	f001 f9ba 	bl	80197cc <__adddf3>
 8018458:	f108 0808 	add.w	r8, r8, #8
 801845c:	45d0      	cmp	r8, sl
 801845e:	4606      	mov	r6, r0
 8018460:	460f      	mov	r7, r1
 8018462:	d1b1      	bne.n	80183c8 <__kernel_rem_pio2+0x2b8>
 8018464:	46da      	mov	sl, fp
 8018466:	f8dd b010 	ldr.w	fp, [sp, #16]
 801846a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801846c:	4630      	mov	r0, r6
 801846e:	4639      	mov	r1, r7
 8018470:	f001 f916 	bl	80196a0 <scalbn>
 8018474:	2200      	movs	r2, #0
 8018476:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801847a:	4606      	mov	r6, r0
 801847c:	460f      	mov	r7, r1
 801847e:	f001 fb57 	bl	8019b30 <__aeabi_dmul>
 8018482:	f000 ffb5 	bl	80193f0 <floor>
 8018486:	2300      	movs	r3, #0
 8018488:	2200      	movs	r2, #0
 801848a:	f2c4 0320 	movt	r3, #16416	; 0x4020
 801848e:	f001 fb4f 	bl	8019b30 <__aeabi_dmul>
 8018492:	4602      	mov	r2, r0
 8018494:	460b      	mov	r3, r1
 8018496:	4630      	mov	r0, r6
 8018498:	4639      	mov	r1, r7
 801849a:	f001 f995 	bl	80197c8 <__aeabi_dsub>
 801849e:	4604      	mov	r4, r0
 80184a0:	460d      	mov	r5, r1
 80184a2:	f001 fddf 	bl	801a064 <__aeabi_d2iz>
 80184a6:	4680      	mov	r8, r0
 80184a8:	f001 fadc 	bl	8019a64 <__aeabi_i2d>
 80184ac:	4602      	mov	r2, r0
 80184ae:	460b      	mov	r3, r1
 80184b0:	4620      	mov	r0, r4
 80184b2:	4629      	mov	r1, r5
 80184b4:	f001 f988 	bl	80197c8 <__aeabi_dsub>
 80184b8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80184ba:	2c00      	cmp	r4, #0
 80184bc:	4606      	mov	r6, r0
 80184be:	460f      	mov	r7, r1
 80184c0:	f340 814b 	ble.w	801875a <__kernel_rem_pio2+0x64a>
 80184c4:	9a03      	ldr	r2, [sp, #12]
 80184c6:	f10d 0c38 	add.w	ip, sp, #56	; 0x38
 80184ca:	3a01      	subs	r2, #1
 80184cc:	f1c4 0518 	rsb	r5, r4, #24
 80184d0:	f85c 3022 	ldr.w	r3, [ip, r2, lsl #2]
 80184d4:	fa43 f105 	asr.w	r1, r3, r5
 80184d8:	fa01 f005 	lsl.w	r0, r1, r5
 80184dc:	1a1b      	subs	r3, r3, r0
 80184de:	f1c4 0417 	rsb	r4, r4, #23
 80184e2:	f84c 3022 	str.w	r3, [ip, r2, lsl #2]
 80184e6:	4488      	add	r8, r1
 80184e8:	fa43 f504 	asr.w	r5, r3, r4
 80184ec:	2d00      	cmp	r5, #0
 80184ee:	dd5a      	ble.n	80185a6 <__kernel_rem_pio2+0x496>
 80184f0:	9a03      	ldr	r2, [sp, #12]
 80184f2:	2a00      	cmp	r2, #0
 80184f4:	f108 0801 	add.w	r8, r8, #1
 80184f8:	f340 8175 	ble.w	80187e6 <__kernel_rem_pio2+0x6d6>
 80184fc:	ab0e      	add	r3, sp, #56	; 0x38
 80184fe:	9802      	ldr	r0, [sp, #8]
 8018500:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 8018504:	1a0c      	subs	r4, r1, r0
 8018506:	f853 2b04 	ldr.w	r2, [r3], #4
 801850a:	1f20      	subs	r0, r4, #4
 801850c:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8018510:	2400      	movs	r4, #0
 8018512:	b122      	cbz	r2, 801851e <__kernel_rem_pio2+0x40e>
 8018514:	f1c2 7480 	rsb	r4, r2, #16777216	; 0x1000000
 8018518:	f843 4c04 	str.w	r4, [r3, #-4]
 801851c:	2401      	movs	r4, #1
 801851e:	428b      	cmp	r3, r1
 8018520:	d02b      	beq.n	801857a <__kernel_rem_pio2+0x46a>
 8018522:	b168      	cbz	r0, 8018540 <__kernel_rem_pio2+0x430>
 8018524:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018526:	3304      	adds	r3, #4
 8018528:	2c00      	cmp	r4, #0
 801852a:	f000 810d 	beq.w	8018748 <__kernel_rem_pio2+0x638>
 801852e:	f1c2 10ff 	rsb	r0, r2, #16711935	; 0xff00ff
 8018532:	f500 447f 	add.w	r4, r0, #65280	; 0xff00
 8018536:	f843 4c04 	str.w	r4, [r3, #-4]
 801853a:	2401      	movs	r4, #1
 801853c:	428b      	cmp	r3, r1
 801853e:	d01c      	beq.n	801857a <__kernel_rem_pio2+0x46a>
 8018540:	f853 2b04 	ldr.w	r2, [r3], #4
 8018544:	f1c2 10ff 	rsb	r0, r2, #16711935	; 0xff00ff
 8018548:	f500 407f 	add.w	r0, r0, #65280	; 0xff00
 801854c:	b914      	cbnz	r4, 8018554 <__kernel_rem_pio2+0x444>
 801854e:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
 8018552:	b112      	cbz	r2, 801855a <__kernel_rem_pio2+0x44a>
 8018554:	f843 0c04 	str.w	r0, [r3, #-4]
 8018558:	2401      	movs	r4, #1
 801855a:	f853 2b04 	ldr.w	r2, [r3], #4
 801855e:	f1c2 10ff 	rsb	r0, r2, #16711935	; 0xff00ff
 8018562:	f500 407f 	add.w	r0, r0, #65280	; 0xff00
 8018566:	b91c      	cbnz	r4, 8018570 <__kernel_rem_pio2+0x460>
 8018568:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
 801856c:	2a00      	cmp	r2, #0
 801856e:	d0e5      	beq.n	801853c <__kernel_rem_pio2+0x42c>
 8018570:	2401      	movs	r4, #1
 8018572:	428b      	cmp	r3, r1
 8018574:	f843 0c04 	str.w	r0, [r3, #-4]
 8018578:	d1e2      	bne.n	8018540 <__kernel_rem_pio2+0x430>
 801857a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801857c:	2b00      	cmp	r3, #0
 801857e:	dd0f      	ble.n	80185a0 <__kernel_rem_pio2+0x490>
 8018580:	2b01      	cmp	r3, #1
 8018582:	f000 8110 	beq.w	80187a6 <__kernel_rem_pio2+0x696>
 8018586:	2b02      	cmp	r3, #2
 8018588:	d10a      	bne.n	80185a0 <__kernel_rem_pio2+0x490>
 801858a:	9903      	ldr	r1, [sp, #12]
 801858c:	ab0e      	add	r3, sp, #56	; 0x38
 801858e:	1e48      	subs	r0, r1, #1
 8018590:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8018594:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
 8018598:	f421 0240 	bic.w	r2, r1, #12582912	; 0xc00000
 801859c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 80185a0:	2d02      	cmp	r5, #2
 80185a2:	f000 80e3 	beq.w	801876c <__kernel_rem_pio2+0x65c>
 80185a6:	4630      	mov	r0, r6
 80185a8:	4639      	mov	r1, r7
 80185aa:	2200      	movs	r2, #0
 80185ac:	2300      	movs	r3, #0
 80185ae:	f001 fd27 	bl	801a000 <__aeabi_dcmpeq>
 80185b2:	2800      	cmp	r0, #0
 80185b4:	f000 8441 	beq.w	8018e3a <__kernel_rem_pio2+0xd2a>
 80185b8:	9803      	ldr	r0, [sp, #12]
 80185ba:	9f08      	ldr	r7, [sp, #32]
 80185bc:	1e44      	subs	r4, r0, #1
 80185be:	42a7      	cmp	r7, r4
 80185c0:	dc22      	bgt.n	8018608 <__kernel_rem_pio2+0x4f8>
 80185c2:	f10d 0e38 	add.w	lr, sp, #56	; 0x38
 80185c6:	eb0e 0180 	add.w	r1, lr, r0, lsl #2
 80185ca:	460b      	mov	r3, r1
 80185cc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80185ce:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80185d2:	1b88      	subs	r0, r1, r6
 80185d4:	1f01      	subs	r1, r0, #4
 80185d6:	42b3      	cmp	r3, r6
 80185d8:	f3c1 0080 	ubfx	r0, r1, #2, #1
 80185dc:	d011      	beq.n	8018602 <__kernel_rem_pio2+0x4f2>
 80185de:	b130      	cbz	r0, 80185ee <__kernel_rem_pio2+0x4de>
 80185e0:	f853 6d04 	ldr.w	r6, [r3, #-4]!
 80185e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80185e6:	428b      	cmp	r3, r1
 80185e8:	ea42 0206 	orr.w	r2, r2, r6
 80185ec:	d009      	beq.n	8018602 <__kernel_rem_pio2+0x4f2>
 80185ee:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80185f0:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 80185f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80185f8:	4302      	orrs	r2, r0
 80185fa:	42b3      	cmp	r3, r6
 80185fc:	ea42 0201 	orr.w	r2, r2, r1
 8018600:	d1f6      	bne.n	80185f0 <__kernel_rem_pio2+0x4e0>
 8018602:	2a00      	cmp	r2, #0
 8018604:	f040 80f3 	bne.w	80187ee <__kernel_rem_pio2+0x6de>
 8018608:	9b08      	ldr	r3, [sp, #32]
 801860a:	f10d 0938 	add.w	r9, sp, #56	; 0x38
 801860e:	1e5d      	subs	r5, r3, #1
 8018610:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 8018614:	2f00      	cmp	r7, #0
 8018616:	f040 80e8 	bne.w	80187ea <__kernel_rem_pio2+0x6da>
 801861a:	eb09 0285 	add.w	r2, r9, r5, lsl #2
 801861e:	2001      	movs	r0, #1
 8018620:	f852 6d04 	ldr.w	r6, [r2, #-4]!
 8018624:	3001      	adds	r0, #1
 8018626:	2e00      	cmp	r6, #0
 8018628:	d0fa      	beq.n	8018620 <__kernel_rem_pio2+0x510>
 801862a:	9903      	ldr	r1, [sp, #12]
 801862c:	180c      	adds	r4, r1, r0
 801862e:	f101 0901 	add.w	r9, r1, #1
 8018632:	45a1      	cmp	r9, r4
 8018634:	940c      	str	r4, [sp, #48]	; 0x30
 8018636:	f300 8081 	bgt.w	801873c <__kernel_rem_pio2+0x62c>
 801863a:	9b06      	ldr	r3, [sp, #24]
 801863c:	9803      	ldr	r0, [sp, #12]
 801863e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8018640:	9ea5      	ldr	r6, [sp, #660]	; 0x294
 8018642:	eb03 0709 	add.w	r7, r3, r9
 8018646:	1e7a      	subs	r2, r7, #1
 8018648:	ab22      	add	r3, sp, #136	; 0x88
 801864a:	1941      	adds	r1, r0, r5
 801864c:	eb03 07c2 	add.w	r7, r3, r2, lsl #3
 8018650:	9d05      	ldr	r5, [sp, #20]
 8018652:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018654:	9704      	str	r7, [sp, #16]
 8018656:	a872      	add	r0, sp, #456	; 0x1c8
 8018658:	eb06 0481 	add.w	r4, r6, r1, lsl #2
 801865c:	1941      	adds	r1, r0, r5
 801865e:	1c56      	adds	r6, r2, #1
 8018660:	9403      	str	r4, [sp, #12]
 8018662:	9105      	str	r1, [sp, #20]
 8018664:	9607      	str	r6, [sp, #28]
 8018666:	9c03      	ldr	r4, [sp, #12]
 8018668:	f854 0f04 	ldr.w	r0, [r4, #4]!
 801866c:	9403      	str	r4, [sp, #12]
 801866e:	f001 f9f9 	bl	8019a64 <__aeabi_i2d>
 8018672:	9b04      	ldr	r3, [sp, #16]
 8018674:	9f06      	ldr	r7, [sp, #24]
 8018676:	e9e3 0102 	strd	r0, r1, [r3, #8]!
 801867a:	2f00      	cmp	r7, #0
 801867c:	9304      	str	r3, [sp, #16]
 801867e:	db60      	blt.n	8018742 <__kernel_rem_pio2+0x632>
 8018680:	eb09 000a 	add.w	r0, r9, sl
 8018684:	ad22      	add	r5, sp, #136	; 0x88
 8018686:	eb05 07c0 	add.w	r7, r5, r0, lsl #3
 801868a:	e957 2302 	ldrd	r2, r3, [r7, #-8]
 801868e:	f10a 3eff 	add.w	lr, sl, #4294967295
 8018692:	e9db 0100 	ldrd	r0, r1, [fp]
 8018696:	f00e 0801 	and.w	r8, lr, #1
 801869a:	f001 fa49 	bl	8019b30 <__aeabi_dmul>
 801869e:	4602      	mov	r2, r0
 80186a0:	460b      	mov	r3, r1
 80186a2:	2000      	movs	r0, #0
 80186a4:	2100      	movs	r1, #0
 80186a6:	f001 f891 	bl	80197cc <__adddf3>
 80186aa:	2601      	movs	r6, #1
 80186ac:	3f08      	subs	r7, #8
 80186ae:	4556      	cmp	r6, sl
 80186b0:	460d      	mov	r5, r1
 80186b2:	4604      	mov	r4, r0
 80186b4:	4659      	mov	r1, fp
 80186b6:	d038      	beq.n	801872a <__kernel_rem_pio2+0x61a>
 80186b8:	f1b8 0f00 	cmp.w	r8, #0
 80186bc:	d012      	beq.n	80186e4 <__kernel_rem_pio2+0x5d4>
 80186be:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 80186c2:	e9db 0102 	ldrd	r0, r1, [fp, #8]
 80186c6:	f001 fa33 	bl	8019b30 <__aeabi_dmul>
 80186ca:	4602      	mov	r2, r0
 80186cc:	460b      	mov	r3, r1
 80186ce:	4620      	mov	r0, r4
 80186d0:	4629      	mov	r1, r5
 80186d2:	f001 f87b 	bl	80197cc <__adddf3>
 80186d6:	2602      	movs	r6, #2
 80186d8:	4556      	cmp	r6, sl
 80186da:	460d      	mov	r5, r1
 80186dc:	4604      	mov	r4, r0
 80186de:	f10b 0108 	add.w	r1, fp, #8
 80186e2:	d022      	beq.n	801872a <__kernel_rem_pio2+0x61a>
 80186e4:	4688      	mov	r8, r1
 80186e6:	e957 2302 	ldrd	r2, r3, [r7, #-8]
 80186ea:	e9d8 0102 	ldrd	r0, r1, [r8, #8]
 80186ee:	f001 fa1f 	bl	8019b30 <__aeabi_dmul>
 80186f2:	4602      	mov	r2, r0
 80186f4:	460b      	mov	r3, r1
 80186f6:	4620      	mov	r0, r4
 80186f8:	4629      	mov	r1, r5
 80186fa:	f001 f867 	bl	80197cc <__adddf3>
 80186fe:	e957 2304 	ldrd	r2, r3, [r7, #-16]
 8018702:	4604      	mov	r4, r0
 8018704:	460d      	mov	r5, r1
 8018706:	e9d8 0104 	ldrd	r0, r1, [r8, #16]
 801870a:	f001 fa11 	bl	8019b30 <__aeabi_dmul>
 801870e:	4602      	mov	r2, r0
 8018710:	460b      	mov	r3, r1
 8018712:	4620      	mov	r0, r4
 8018714:	4629      	mov	r1, r5
 8018716:	f001 f859 	bl	80197cc <__adddf3>
 801871a:	3602      	adds	r6, #2
 801871c:	3f10      	subs	r7, #16
 801871e:	4556      	cmp	r6, sl
 8018720:	4604      	mov	r4, r0
 8018722:	460d      	mov	r5, r1
 8018724:	f108 0810 	add.w	r8, r8, #16
 8018728:	d1dd      	bne.n	80186e6 <__kernel_rem_pio2+0x5d6>
 801872a:	9a05      	ldr	r2, [sp, #20]
 801872c:	9b07      	ldr	r3, [sp, #28]
 801872e:	e9e2 4502 	strd	r4, r5, [r2, #8]!
 8018732:	f109 0901 	add.w	r9, r9, #1
 8018736:	4599      	cmp	r9, r3
 8018738:	9205      	str	r2, [sp, #20]
 801873a:	d194      	bne.n	8018666 <__kernel_rem_pio2+0x556>
 801873c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801873e:	9003      	str	r0, [sp, #12]
 8018740:	e5cd      	b.n	80182de <__kernel_rem_pio2+0x1ce>
 8018742:	2400      	movs	r4, #0
 8018744:	2500      	movs	r5, #0
 8018746:	e7f0      	b.n	801872a <__kernel_rem_pio2+0x61a>
 8018748:	2a00      	cmp	r2, #0
 801874a:	f43f aef7 	beq.w	801853c <__kernel_rem_pio2+0x42c>
 801874e:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8018752:	f843 2c04 	str.w	r2, [r3, #-4]
 8018756:	2401      	movs	r4, #1
 8018758:	e6f0      	b.n	801853c <__kernel_rem_pio2+0x42c>
 801875a:	d131      	bne.n	80187c0 <__kernel_rem_pio2+0x6b0>
 801875c:	9803      	ldr	r0, [sp, #12]
 801875e:	f10d 0e38 	add.w	lr, sp, #56	; 0x38
 8018762:	1e41      	subs	r1, r0, #1
 8018764:	f85e 3021 	ldr.w	r3, [lr, r1, lsl #2]
 8018768:	15dd      	asrs	r5, r3, #23
 801876a:	e6bf      	b.n	80184ec <__kernel_rem_pio2+0x3dc>
 801876c:	2100      	movs	r1, #0
 801876e:	4632      	mov	r2, r6
 8018770:	463b      	mov	r3, r7
 8018772:	2000      	movs	r0, #0
 8018774:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8018778:	f001 f826 	bl	80197c8 <__aeabi_dsub>
 801877c:	4606      	mov	r6, r0
 801877e:	460f      	mov	r7, r1
 8018780:	2c00      	cmp	r4, #0
 8018782:	f43f af10 	beq.w	80185a6 <__kernel_rem_pio2+0x496>
 8018786:	2100      	movs	r1, #0
 8018788:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801878a:	2000      	movs	r0, #0
 801878c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8018790:	f000 ff86 	bl	80196a0 <scalbn>
 8018794:	4602      	mov	r2, r0
 8018796:	460b      	mov	r3, r1
 8018798:	4630      	mov	r0, r6
 801879a:	4639      	mov	r1, r7
 801879c:	f001 f814 	bl	80197c8 <__aeabi_dsub>
 80187a0:	4606      	mov	r6, r0
 80187a2:	460f      	mov	r7, r1
 80187a4:	e6ff      	b.n	80185a6 <__kernel_rem_pio2+0x496>
 80187a6:	9803      	ldr	r0, [sp, #12]
 80187a8:	f10d 0e38 	add.w	lr, sp, #56	; 0x38
 80187ac:	1e43      	subs	r3, r0, #1
 80187ae:	f85e 1023 	ldr.w	r1, [lr, r3, lsl #2]
 80187b2:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 80187b6:	f422 0000 	bic.w	r0, r2, #8388608	; 0x800000
 80187ba:	f84e 0023 	str.w	r0, [lr, r3, lsl #2]
 80187be:	e6ef      	b.n	80185a0 <__kernel_rem_pio2+0x490>
 80187c0:	2300      	movs	r3, #0
 80187c2:	2200      	movs	r2, #0
 80187c4:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80187c8:	f001 fc38 	bl	801a03c <__aeabi_dcmpge>
 80187cc:	b920      	cbnz	r0, 80187d8 <__kernel_rem_pio2+0x6c8>
 80187ce:	2500      	movs	r5, #0
 80187d0:	e6e9      	b.n	80185a6 <__kernel_rem_pio2+0x496>
 80187d2:	2400      	movs	r4, #0
 80187d4:	2500      	movs	r5, #0
 80187d6:	e573      	b.n	80182c0 <__kernel_rem_pio2+0x1b0>
 80187d8:	9a03      	ldr	r2, [sp, #12]
 80187da:	2502      	movs	r5, #2
 80187dc:	2a00      	cmp	r2, #0
 80187de:	f108 0801 	add.w	r8, r8, #1
 80187e2:	f73f ae8b 	bgt.w	80184fc <__kernel_rem_pio2+0x3ec>
 80187e6:	2400      	movs	r4, #0
 80187e8:	e6c7      	b.n	801857a <__kernel_rem_pio2+0x46a>
 80187ea:	2001      	movs	r0, #1
 80187ec:	e71d      	b.n	801862a <__kernel_rem_pio2+0x51a>
 80187ee:	aa0e      	add	r2, sp, #56	; 0x38
 80187f0:	9506      	str	r5, [sp, #24]
 80187f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80187f4:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 80187f8:	f8cd 801c 	str.w	r8, [sp, #28]
 80187fc:	3d18      	subs	r5, #24
 80187fe:	9509      	str	r5, [sp, #36]	; 0x24
 8018800:	2b00      	cmp	r3, #0
 8018802:	f040 8363 	bne.w	8018ecc <__kernel_rem_pio2+0xdbc>
 8018806:	eb02 0684 	add.w	r6, r2, r4, lsl #2
 801880a:	9403      	str	r4, [sp, #12]
 801880c:	4629      	mov	r1, r5
 801880e:	f856 0d04 	ldr.w	r0, [r6, #-4]!
 8018812:	3c01      	subs	r4, #1
 8018814:	3918      	subs	r1, #24
 8018816:	2800      	cmp	r0, #0
 8018818:	d0f9      	beq.n	801880e <__kernel_rem_pio2+0x6fe>
 801881a:	9403      	str	r4, [sp, #12]
 801881c:	9109      	str	r1, [sp, #36]	; 0x24
 801881e:	2100      	movs	r1, #0
 8018820:	2000      	movs	r0, #0
 8018822:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8018826:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018828:	f000 ff3a 	bl	80196a0 <scalbn>
 801882c:	9e03      	ldr	r6, [sp, #12]
 801882e:	2e00      	cmp	r6, #0
 8018830:	4604      	mov	r4, r0
 8018832:	460d      	mov	r5, r1
 8018834:	f2c0 80ce 	blt.w	80189d4 <__kernel_rem_pio2+0x8c4>
 8018838:	1c77      	adds	r7, r6, #1
 801883a:	9704      	str	r7, [sp, #16]
 801883c:	9a04      	ldr	r2, [sp, #16]
 801883e:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8018842:	f10d 0938 	add.w	r9, sp, #56	; 0x38
 8018846:	eb0b 06c7 	add.w	r6, fp, r7, lsl #3
 801884a:	eb09 0882 	add.w	r8, r9, r2, lsl #2
 801884e:	ebcb 0306 	rsb	r3, fp, r6
 8018852:	3b08      	subs	r3, #8
 8018854:	f858 0d04 	ldr.w	r0, [r8, #-4]!
 8018858:	f3c3 07c0 	ubfx	r7, r3, #3, #1
 801885c:	f001 f902 	bl	8019a64 <__aeabi_i2d>
 8018860:	4622      	mov	r2, r4
 8018862:	462b      	mov	r3, r5
 8018864:	f001 f964 	bl	8019b30 <__aeabi_dmul>
 8018868:	2300      	movs	r3, #0
 801886a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 801886e:	2200      	movs	r2, #0
 8018870:	4620      	mov	r0, r4
 8018872:	4629      	mov	r1, r5
 8018874:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 8018878:	f001 f95a 	bl	8019b30 <__aeabi_dmul>
 801887c:	455e      	cmp	r6, fp
 801887e:	4604      	mov	r4, r0
 8018880:	460d      	mov	r5, r1
 8018882:	d043      	beq.n	801890c <__kernel_rem_pio2+0x7fc>
 8018884:	b1af      	cbz	r7, 80188b2 <__kernel_rem_pio2+0x7a2>
 8018886:	f858 0d04 	ldr.w	r0, [r8, #-4]!
 801888a:	f001 f8eb 	bl	8019a64 <__aeabi_i2d>
 801888e:	4622      	mov	r2, r4
 8018890:	462b      	mov	r3, r5
 8018892:	f001 f94d 	bl	8019b30 <__aeabi_dmul>
 8018896:	2300      	movs	r3, #0
 8018898:	e966 0102 	strd	r0, r1, [r6, #-8]!
 801889c:	2200      	movs	r2, #0
 801889e:	4620      	mov	r0, r4
 80188a0:	4629      	mov	r1, r5
 80188a2:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 80188a6:	f001 f943 	bl	8019b30 <__aeabi_dmul>
 80188aa:	455e      	cmp	r6, fp
 80188ac:	4604      	mov	r4, r0
 80188ae:	460d      	mov	r5, r1
 80188b0:	d02c      	beq.n	801890c <__kernel_rem_pio2+0x7fc>
 80188b2:	4647      	mov	r7, r8
 80188b4:	f857 0c04 	ldr.w	r0, [r7, #-4]
 80188b8:	f001 f8d4 	bl	8019a64 <__aeabi_i2d>
 80188bc:	4622      	mov	r2, r4
 80188be:	462b      	mov	r3, r5
 80188c0:	f001 f936 	bl	8019b30 <__aeabi_dmul>
 80188c4:	2300      	movs	r3, #0
 80188c6:	e946 0102 	strd	r0, r1, [r6, #-8]
 80188ca:	2200      	movs	r2, #0
 80188cc:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 80188d0:	4620      	mov	r0, r4
 80188d2:	4629      	mov	r1, r5
 80188d4:	f001 f92c 	bl	8019b30 <__aeabi_dmul>
 80188d8:	4604      	mov	r4, r0
 80188da:	460d      	mov	r5, r1
 80188dc:	f857 0c08 	ldr.w	r0, [r7, #-8]
 80188e0:	f001 f8c0 	bl	8019a64 <__aeabi_i2d>
 80188e4:	4622      	mov	r2, r4
 80188e6:	462b      	mov	r3, r5
 80188e8:	f001 f922 	bl	8019b30 <__aeabi_dmul>
 80188ec:	2300      	movs	r3, #0
 80188ee:	e946 0104 	strd	r0, r1, [r6, #-16]
 80188f2:	2200      	movs	r2, #0
 80188f4:	4620      	mov	r0, r4
 80188f6:	4629      	mov	r1, r5
 80188f8:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 80188fc:	f001 f918 	bl	8019b30 <__aeabi_dmul>
 8018900:	3e10      	subs	r6, #16
 8018902:	3f08      	subs	r7, #8
 8018904:	455e      	cmp	r6, fp
 8018906:	4604      	mov	r4, r0
 8018908:	460d      	mov	r5, r1
 801890a:	d1d3      	bne.n	80188b4 <__kernel_rem_pio2+0x7a4>
 801890c:	9903      	ldr	r1, [sp, #12]
 801890e:	1e48      	subs	r0, r1, #1
 8018910:	f04f 0900 	mov.w	r9, #0
 8018914:	9005      	str	r0, [sp, #20]
 8018916:	9a08      	ldr	r2, [sp, #32]
 8018918:	2a00      	cmp	r2, #0
 801891a:	f2c0 8289 	blt.w	8018e30 <__kernel_rem_pio2+0xd20>
 801891e:	f1b9 0f00 	cmp.w	r9, #0
 8018922:	f2c0 8285 	blt.w	8018e30 <__kernel_rem_pio2+0xd20>
 8018926:	9e05      	ldr	r6, [sp, #20]
 8018928:	9b08      	ldr	r3, [sp, #32]
 801892a:	4f3e      	ldr	r7, [pc, #248]	; (8018a24 <__kernel_rem_pio2+0x914>)
 801892c:	ebc9 0806 	rsb	r8, r9, r6
 8018930:	2400      	movs	r4, #0
 8018932:	2500      	movs	r5, #0
 8018934:	2600      	movs	r6, #0
 8018936:	07db      	lsls	r3, r3, #31
 8018938:	eb0b 08c8 	add.w	r8, fp, r8, lsl #3
 801893c:	d512      	bpl.n	8018964 <__kernel_rem_pio2+0x854>
 801893e:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 8018942:	e9f7 0102 	ldrd	r0, r1, [r7, #8]!
 8018946:	f001 f8f3 	bl	8019b30 <__aeabi_dmul>
 801894a:	4602      	mov	r2, r0
 801894c:	460b      	mov	r3, r1
 801894e:	4620      	mov	r0, r4
 8018950:	4629      	mov	r1, r5
 8018952:	f000 ff3b 	bl	80197cc <__adddf3>
 8018956:	460d      	mov	r5, r1
 8018958:	9908      	ldr	r1, [sp, #32]
 801895a:	2601      	movs	r6, #1
 801895c:	42b1      	cmp	r1, r6
 801895e:	4604      	mov	r4, r0
 8018960:	da2c      	bge.n	80189bc <__kernel_rem_pio2+0x8ac>
 8018962:	e02d      	b.n	80189c0 <__kernel_rem_pio2+0x8b0>
 8018964:	e9d8 2302 	ldrd	r2, r3, [r8, #8]
 8018968:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801896c:	f001 f8e0 	bl	8019b30 <__aeabi_dmul>
 8018970:	4602      	mov	r2, r0
 8018972:	460b      	mov	r3, r1
 8018974:	4620      	mov	r0, r4
 8018976:	4629      	mov	r1, r5
 8018978:	f000 ff28 	bl	80197cc <__adddf3>
 801897c:	4604      	mov	r4, r0
 801897e:	f107 0008 	add.w	r0, r7, #8
 8018982:	9f08      	ldr	r7, [sp, #32]
 8018984:	f106 0a01 	add.w	sl, r6, #1
 8018988:	f108 0208 	add.w	r2, r8, #8
 801898c:	3602      	adds	r6, #2
 801898e:	4557      	cmp	r7, sl
 8018990:	460d      	mov	r5, r1
 8018992:	f100 0708 	add.w	r7, r0, #8
 8018996:	f102 0808 	add.w	r8, r2, #8
 801899a:	db11      	blt.n	80189c0 <__kernel_rem_pio2+0x8b0>
 801899c:	45ca      	cmp	sl, r9
 801899e:	dc0f      	bgt.n	80189c0 <__kernel_rem_pio2+0x8b0>
 80189a0:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
 80189a4:	e9d0 0102 	ldrd	r0, r1, [r0, #8]
 80189a8:	f001 f8c2 	bl	8019b30 <__aeabi_dmul>
 80189ac:	4602      	mov	r2, r0
 80189ae:	460b      	mov	r3, r1
 80189b0:	4620      	mov	r0, r4
 80189b2:	4629      	mov	r1, r5
 80189b4:	f000 ff0a 	bl	80197cc <__adddf3>
 80189b8:	4604      	mov	r4, r0
 80189ba:	460d      	mov	r5, r1
 80189bc:	454e      	cmp	r6, r9
 80189be:	ddd1      	ble.n	8018964 <__kernel_rem_pio2+0x854>
 80189c0:	ab4a      	add	r3, sp, #296	; 0x128
 80189c2:	eb03 01c9 	add.w	r1, r3, r9, lsl #3
 80189c6:	e9c1 4500 	strd	r4, r5, [r1]
 80189ca:	9c04      	ldr	r4, [sp, #16]
 80189cc:	f109 0901 	add.w	r9, r9, #1
 80189d0:	45a1      	cmp	r9, r4
 80189d2:	d1a0      	bne.n	8018916 <__kernel_rem_pio2+0x806>
 80189d4:	98a4      	ldr	r0, [sp, #656]	; 0x290
 80189d6:	2803      	cmp	r0, #3
 80189d8:	d81d      	bhi.n	8018a16 <__kernel_rem_pio2+0x906>
 80189da:	e8df f010 	tbh	[pc, r0, lsl #1]
 80189de:	01ea      	.short	0x01ea
 80189e0:	01720172 	.word	0x01720172
 80189e4:	0025      	.short	0x0025
 80189e6:	2500      	movs	r5, #0
 80189e8:	462f      	mov	r7, r5
 80189ea:	9806      	ldr	r0, [sp, #24]
 80189ec:	2800      	cmp	r0, #0
 80189ee:	f000 8159 	beq.w	8018ca4 <__kernel_rem_pio2+0xb94>
 80189f2:	9c05      	ldr	r4, [sp, #20]
 80189f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80189f6:	6861      	ldr	r1, [r4, #4]
 80189f8:	68e0      	ldr	r0, [r4, #12]
 80189fa:	6822      	ldr	r2, [r4, #0]
 80189fc:	68a3      	ldr	r3, [r4, #8]
 80189fe:	6032      	str	r2, [r6, #0]
 8018a00:	f101 4400 	add.w	r4, r1, #2147483648	; 0x80000000
 8018a04:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8018a08:	f100 4100 	add.w	r1, r0, #2147483648	; 0x80000000
 8018a0c:	6074      	str	r4, [r6, #4]
 8018a0e:	60b3      	str	r3, [r6, #8]
 8018a10:	60f1      	str	r1, [r6, #12]
 8018a12:	6135      	str	r5, [r6, #16]
 8018a14:	6177      	str	r7, [r6, #20]
 8018a16:	9c07      	ldr	r4, [sp, #28]
 8018a18:	f004 0007 	and.w	r0, r4, #7
 8018a1c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8018a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a24:	080215b8 	.word	0x080215b8
 8018a28:	9d03      	ldr	r5, [sp, #12]
 8018a2a:	2d00      	cmp	r5, #0
 8018a2c:	f340 8260 	ble.w	8018ef0 <__kernel_rem_pio2+0xde0>
 8018a30:	9f03      	ldr	r7, [sp, #12]
 8018a32:	aa4a      	add	r2, sp, #296	; 0x128
 8018a34:	1c7b      	adds	r3, r7, #1
 8018a36:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8018a3a:	e951 ab02 	ldrd	sl, fp, [r1, #-8]
 8018a3e:	e951 6704 	ldrd	r6, r7, [r1, #-16]
 8018a42:	ad4c      	add	r5, sp, #304	; 0x130
 8018a44:	465b      	mov	r3, fp
 8018a46:	9205      	str	r2, [sp, #20]
 8018a48:	9104      	str	r1, [sp, #16]
 8018a4a:	1b4c      	subs	r4, r1, r5
 8018a4c:	4652      	mov	r2, sl
 8018a4e:	4630      	mov	r0, r6
 8018a50:	4639      	mov	r1, r7
 8018a52:	9508      	str	r5, [sp, #32]
 8018a54:	f000 feba 	bl	80197cc <__adddf3>
 8018a58:	4602      	mov	r2, r0
 8018a5a:	460b      	mov	r3, r1
 8018a5c:	4680      	mov	r8, r0
 8018a5e:	4689      	mov	r9, r1
 8018a60:	4630      	mov	r0, r6
 8018a62:	4639      	mov	r1, r7
 8018a64:	f000 feb0 	bl	80197c8 <__aeabi_dsub>
 8018a68:	4602      	mov	r2, r0
 8018a6a:	460b      	mov	r3, r1
 8018a6c:	4650      	mov	r0, sl
 8018a6e:	4659      	mov	r1, fp
 8018a70:	f000 feac 	bl	80197cc <__adddf3>
 8018a74:	f8dd b010 	ldr.w	fp, [sp, #16]
 8018a78:	e96b 0102 	strd	r0, r1, [fp, #-8]!
 8018a7c:	3c08      	subs	r4, #8
 8018a7e:	45ab      	cmp	fp, r5
 8018a80:	f3c4 04c0 	ubfx	r4, r4, #3, #1
 8018a84:	e94b 8902 	strd	r8, r9, [fp, #-8]
 8018a88:	d059      	beq.n	8018b3e <__kernel_rem_pio2+0xa2e>
 8018a8a:	b1e4      	cbz	r4, 8018ac6 <__kernel_rem_pio2+0x9b6>
 8018a8c:	e95b 6704 	ldrd	r6, r7, [fp, #-16]
 8018a90:	4642      	mov	r2, r8
 8018a92:	464b      	mov	r3, r9
 8018a94:	4630      	mov	r0, r6
 8018a96:	4639      	mov	r1, r7
 8018a98:	f000 fe98 	bl	80197cc <__adddf3>
 8018a9c:	4604      	mov	r4, r0
 8018a9e:	460d      	mov	r5, r1
 8018aa0:	4622      	mov	r2, r4
 8018aa2:	462b      	mov	r3, r5
 8018aa4:	4630      	mov	r0, r6
 8018aa6:	4639      	mov	r1, r7
 8018aa8:	f000 fe8e 	bl	80197c8 <__aeabi_dsub>
 8018aac:	4602      	mov	r2, r0
 8018aae:	460b      	mov	r3, r1
 8018ab0:	4640      	mov	r0, r8
 8018ab2:	4649      	mov	r1, r9
 8018ab4:	f000 fe8a 	bl	80197cc <__adddf3>
 8018ab8:	e96b 0102 	strd	r0, r1, [fp, #-8]!
 8018abc:	9808      	ldr	r0, [sp, #32]
 8018abe:	4583      	cmp	fp, r0
 8018ac0:	e94b 4502 	strd	r4, r5, [fp, #-8]
 8018ac4:	d03b      	beq.n	8018b3e <__kernel_rem_pio2+0xa2e>
 8018ac6:	46da      	mov	sl, fp
 8018ac8:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8018acc:	e95b 6704 	ldrd	r6, r7, [fp, #-16]
 8018ad0:	4642      	mov	r2, r8
 8018ad2:	464b      	mov	r3, r9
 8018ad4:	4630      	mov	r0, r6
 8018ad6:	4639      	mov	r1, r7
 8018ad8:	f000 fe78 	bl	80197cc <__adddf3>
 8018adc:	4604      	mov	r4, r0
 8018ade:	460d      	mov	r5, r1
 8018ae0:	4630      	mov	r0, r6
 8018ae2:	4639      	mov	r1, r7
 8018ae4:	4622      	mov	r2, r4
 8018ae6:	462b      	mov	r3, r5
 8018ae8:	f000 fe6e 	bl	80197c8 <__aeabi_dsub>
 8018aec:	4602      	mov	r2, r0
 8018aee:	460b      	mov	r3, r1
 8018af0:	4640      	mov	r0, r8
 8018af2:	4649      	mov	r1, r9
 8018af4:	f000 fe6a 	bl	80197cc <__adddf3>
 8018af8:	e94b 0102 	strd	r0, r1, [fp, #-8]
 8018afc:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8018b00:	4622      	mov	r2, r4
 8018b02:	462b      	mov	r3, r5
 8018b04:	e94a 4502 	strd	r4, r5, [sl, #-8]
 8018b08:	4640      	mov	r0, r8
 8018b0a:	4649      	mov	r1, r9
 8018b0c:	f000 fe5e 	bl	80197cc <__adddf3>
 8018b10:	4606      	mov	r6, r0
 8018b12:	4602      	mov	r2, r0
 8018b14:	460b      	mov	r3, r1
 8018b16:	460f      	mov	r7, r1
 8018b18:	4640      	mov	r0, r8
 8018b1a:	4649      	mov	r1, r9
 8018b1c:	f000 fe54 	bl	80197c8 <__aeabi_dsub>
 8018b20:	4602      	mov	r2, r0
 8018b22:	460b      	mov	r3, r1
 8018b24:	4620      	mov	r0, r4
 8018b26:	4629      	mov	r1, r5
 8018b28:	f000 fe50 	bl	80197cc <__adddf3>
 8018b2c:	f1aa 0b08 	sub.w	fp, sl, #8
 8018b30:	e94a 0102 	strd	r0, r1, [sl, #-8]
 8018b34:	e94b 6702 	strd	r6, r7, [fp, #-8]
 8018b38:	9e08      	ldr	r6, [sp, #32]
 8018b3a:	45b3      	cmp	fp, r6
 8018b3c:	d1c3      	bne.n	8018ac6 <__kernel_rem_pio2+0x9b6>
 8018b3e:	9a03      	ldr	r2, [sp, #12]
 8018b40:	2a01      	cmp	r2, #1
 8018b42:	f77f af50 	ble.w	80189e6 <__kernel_rem_pio2+0x8d6>
 8018b46:	9b04      	ldr	r3, [sp, #16]
 8018b48:	9905      	ldr	r1, [sp, #20]
 8018b4a:	e953 6704 	ldrd	r6, r7, [r3, #-16]
 8018b4e:	e953 ab02 	ldrd	sl, fp, [r3, #-8]
 8018b52:	3110      	adds	r1, #16
 8018b54:	1a5d      	subs	r5, r3, r1
 8018b56:	9103      	str	r1, [sp, #12]
 8018b58:	465b      	mov	r3, fp
 8018b5a:	4652      	mov	r2, sl
 8018b5c:	4639      	mov	r1, r7
 8018b5e:	4630      	mov	r0, r6
 8018b60:	f000 fe34 	bl	80197cc <__adddf3>
 8018b64:	4602      	mov	r2, r0
 8018b66:	460b      	mov	r3, r1
 8018b68:	4680      	mov	r8, r0
 8018b6a:	4689      	mov	r9, r1
 8018b6c:	4630      	mov	r0, r6
 8018b6e:	4639      	mov	r1, r7
 8018b70:	f000 fe2a 	bl	80197c8 <__aeabi_dsub>
 8018b74:	4602      	mov	r2, r0
 8018b76:	460b      	mov	r3, r1
 8018b78:	4650      	mov	r0, sl
 8018b7a:	4659      	mov	r1, fp
 8018b7c:	f000 fe26 	bl	80197cc <__adddf3>
 8018b80:	f8dd b010 	ldr.w	fp, [sp, #16]
 8018b84:	9f03      	ldr	r7, [sp, #12]
 8018b86:	e96b 0102 	strd	r0, r1, [fp, #-8]!
 8018b8a:	3d08      	subs	r5, #8
 8018b8c:	45bb      	cmp	fp, r7
 8018b8e:	f3c5 04c0 	ubfx	r4, r5, #3, #1
 8018b92:	e94b 8902 	strd	r8, r9, [fp, #-8]
 8018b96:	d059      	beq.n	8018c4c <__kernel_rem_pio2+0xb3c>
 8018b98:	b1e4      	cbz	r4, 8018bd4 <__kernel_rem_pio2+0xac4>
 8018b9a:	e95b 6704 	ldrd	r6, r7, [fp, #-16]
 8018b9e:	4642      	mov	r2, r8
 8018ba0:	464b      	mov	r3, r9
 8018ba2:	4630      	mov	r0, r6
 8018ba4:	4639      	mov	r1, r7
 8018ba6:	f000 fe11 	bl	80197cc <__adddf3>
 8018baa:	4604      	mov	r4, r0
 8018bac:	460d      	mov	r5, r1
 8018bae:	4622      	mov	r2, r4
 8018bb0:	462b      	mov	r3, r5
 8018bb2:	4630      	mov	r0, r6
 8018bb4:	4639      	mov	r1, r7
 8018bb6:	f000 fe07 	bl	80197c8 <__aeabi_dsub>
 8018bba:	4602      	mov	r2, r0
 8018bbc:	460b      	mov	r3, r1
 8018bbe:	4640      	mov	r0, r8
 8018bc0:	4649      	mov	r1, r9
 8018bc2:	f000 fe03 	bl	80197cc <__adddf3>
 8018bc6:	e96b 0102 	strd	r0, r1, [fp, #-8]!
 8018bca:	9803      	ldr	r0, [sp, #12]
 8018bcc:	4583      	cmp	fp, r0
 8018bce:	e94b 4502 	strd	r4, r5, [fp, #-8]
 8018bd2:	d03b      	beq.n	8018c4c <__kernel_rem_pio2+0xb3c>
 8018bd4:	46da      	mov	sl, fp
 8018bd6:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8018bda:	e95b 6704 	ldrd	r6, r7, [fp, #-16]
 8018bde:	4642      	mov	r2, r8
 8018be0:	464b      	mov	r3, r9
 8018be2:	4630      	mov	r0, r6
 8018be4:	4639      	mov	r1, r7
 8018be6:	f000 fdf1 	bl	80197cc <__adddf3>
 8018bea:	4604      	mov	r4, r0
 8018bec:	460d      	mov	r5, r1
 8018bee:	4630      	mov	r0, r6
 8018bf0:	4639      	mov	r1, r7
 8018bf2:	4622      	mov	r2, r4
 8018bf4:	462b      	mov	r3, r5
 8018bf6:	f000 fde7 	bl	80197c8 <__aeabi_dsub>
 8018bfa:	4602      	mov	r2, r0
 8018bfc:	460b      	mov	r3, r1
 8018bfe:	4640      	mov	r0, r8
 8018c00:	4649      	mov	r1, r9
 8018c02:	f000 fde3 	bl	80197cc <__adddf3>
 8018c06:	e94b 0102 	strd	r0, r1, [fp, #-8]
 8018c0a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8018c0e:	4622      	mov	r2, r4
 8018c10:	462b      	mov	r3, r5
 8018c12:	e94a 4502 	strd	r4, r5, [sl, #-8]
 8018c16:	4640      	mov	r0, r8
 8018c18:	4649      	mov	r1, r9
 8018c1a:	f000 fdd7 	bl	80197cc <__adddf3>
 8018c1e:	4606      	mov	r6, r0
 8018c20:	4602      	mov	r2, r0
 8018c22:	460b      	mov	r3, r1
 8018c24:	460f      	mov	r7, r1
 8018c26:	4640      	mov	r0, r8
 8018c28:	4649      	mov	r1, r9
 8018c2a:	f000 fdcd 	bl	80197c8 <__aeabi_dsub>
 8018c2e:	4602      	mov	r2, r0
 8018c30:	460b      	mov	r3, r1
 8018c32:	4620      	mov	r0, r4
 8018c34:	4629      	mov	r1, r5
 8018c36:	f000 fdc9 	bl	80197cc <__adddf3>
 8018c3a:	f1aa 0b08 	sub.w	fp, sl, #8
 8018c3e:	e94a 0102 	strd	r0, r1, [sl, #-8]
 8018c42:	e94b 6702 	strd	r6, r7, [fp, #-8]
 8018c46:	9e03      	ldr	r6, [sp, #12]
 8018c48:	45b3      	cmp	fp, r6
 8018c4a:	d1c3      	bne.n	8018bd4 <__kernel_rem_pio2+0xac4>
 8018c4c:	9c04      	ldr	r4, [sp, #16]
 8018c4e:	9a03      	ldr	r2, [sp, #12]
 8018c50:	2000      	movs	r0, #0
 8018c52:	1aa5      	subs	r5, r4, r2
 8018c54:	4601      	mov	r1, r0
 8018c56:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8018c5a:	f000 fdb7 	bl	80197cc <__adddf3>
 8018c5e:	9b03      	ldr	r3, [sp, #12]
 8018c60:	3d08      	subs	r5, #8
 8018c62:	429c      	cmp	r4, r3
 8018c64:	f3c5 06c0 	ubfx	r6, r5, #3, #1
 8018c68:	460f      	mov	r7, r1
 8018c6a:	4605      	mov	r5, r0
 8018c6c:	f43f aebd 	beq.w	80189ea <__kernel_rem_pio2+0x8da>
 8018c70:	b126      	cbz	r6, 8018c7c <__kernel_rem_pio2+0xb6c>
 8018c72:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8018c76:	f000 fda9 	bl	80197cc <__adddf3>
 8018c7a:	e00a      	b.n	8018c92 <__kernel_rem_pio2+0xb82>
 8018c7c:	e954 2302 	ldrd	r2, r3, [r4, #-8]
 8018c80:	4628      	mov	r0, r5
 8018c82:	4639      	mov	r1, r7
 8018c84:	f000 fda2 	bl	80197cc <__adddf3>
 8018c88:	e954 2304 	ldrd	r2, r3, [r4, #-16]
 8018c8c:	f000 fd9e 	bl	80197cc <__adddf3>
 8018c90:	3c10      	subs	r4, #16
 8018c92:	460f      	mov	r7, r1
 8018c94:	9903      	ldr	r1, [sp, #12]
 8018c96:	428c      	cmp	r4, r1
 8018c98:	4605      	mov	r5, r0
 8018c9a:	d1ef      	bne.n	8018c7c <__kernel_rem_pio2+0xb6c>
 8018c9c:	9806      	ldr	r0, [sp, #24]
 8018c9e:	2800      	cmp	r0, #0
 8018ca0:	f47f aea7 	bne.w	80189f2 <__kernel_rem_pio2+0x8e2>
 8018ca4:	9e05      	ldr	r6, [sp, #20]
 8018ca6:	e9d6 0100 	ldrd	r0, r1, [r6]
 8018caa:	e9d6 8902 	ldrd	r8, r9, [r6, #8]
 8018cae:	463b      	mov	r3, r7
 8018cb0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8018cb2:	462a      	mov	r2, r5
 8018cb4:	e9c7 0100 	strd	r0, r1, [r7]
 8018cb8:	e9c7 8902 	strd	r8, r9, [r7, #8]
 8018cbc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8018cc0:	e6a9      	b.n	8018a16 <__kernel_rem_pio2+0x906>
 8018cc2:	9b03      	ldr	r3, [sp, #12]
 8018cc4:	2b00      	cmp	r3, #0
 8018cc6:	f2c0 810f 	blt.w	8018ee8 <__kernel_rem_pio2+0xdd8>
 8018cca:	9903      	ldr	r1, [sp, #12]
 8018ccc:	ac4a      	add	r4, sp, #296	; 0x128
 8018cce:	1c48      	adds	r0, r1, #1
 8018cd0:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 8018cd4:	462e      	mov	r6, r5
 8018cd6:	2000      	movs	r0, #0
 8018cd8:	ebc4 0c05 	rsb	ip, r4, r5
 8018cdc:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8018ce0:	f1ac 0e08 	sub.w	lr, ip, #8
 8018ce4:	4601      	mov	r1, r0
 8018ce6:	f3ce 08c0 	ubfx	r8, lr, #3, #1
 8018cea:	f000 fd6f 	bl	80197cc <__adddf3>
 8018cee:	42a6      	cmp	r6, r4
 8018cf0:	4607      	mov	r7, r0
 8018cf2:	460d      	mov	r5, r1
 8018cf4:	d019      	beq.n	8018d2a <__kernel_rem_pio2+0xc1a>
 8018cf6:	f1b8 0f00 	cmp.w	r8, #0
 8018cfa:	d007      	beq.n	8018d0c <__kernel_rem_pio2+0xbfc>
 8018cfc:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8018d00:	f000 fd64 	bl	80197cc <__adddf3>
 8018d04:	42a6      	cmp	r6, r4
 8018d06:	4607      	mov	r7, r0
 8018d08:	460d      	mov	r5, r1
 8018d0a:	d00e      	beq.n	8018d2a <__kernel_rem_pio2+0xc1a>
 8018d0c:	e956 2302 	ldrd	r2, r3, [r6, #-8]
 8018d10:	4638      	mov	r0, r7
 8018d12:	4629      	mov	r1, r5
 8018d14:	f000 fd5a 	bl	80197cc <__adddf3>
 8018d18:	e956 2304 	ldrd	r2, r3, [r6, #-16]
 8018d1c:	f000 fd56 	bl	80197cc <__adddf3>
 8018d20:	3e10      	subs	r6, #16
 8018d22:	42a6      	cmp	r6, r4
 8018d24:	4607      	mov	r7, r0
 8018d26:	460d      	mov	r5, r1
 8018d28:	d1f0      	bne.n	8018d0c <__kernel_rem_pio2+0xbfc>
 8018d2a:	9e06      	ldr	r6, [sp, #24]
 8018d2c:	2e00      	cmp	r6, #0
 8018d2e:	f000 8082 	beq.w	8018e36 <__kernel_rem_pio2+0xd26>
 8018d32:	f105 4200 	add.w	r2, r5, #2147483648	; 0x80000000
 8018d36:	4638      	mov	r0, r7
 8018d38:	4611      	mov	r1, r2
 8018d3a:	463a      	mov	r2, r7
 8018d3c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8018d3e:	462b      	mov	r3, r5
 8018d40:	e9c7 0100 	strd	r0, r1, [r7]
 8018d44:	e9d4 0100 	ldrd	r0, r1, [r4]
 8018d48:	f000 fd3e 	bl	80197c8 <__aeabi_dsub>
 8018d4c:	9d03      	ldr	r5, [sp, #12]
 8018d4e:	2d00      	cmp	r5, #0
 8018d50:	4684      	mov	ip, r0
 8018d52:	dd24      	ble.n	8018d9e <__kernel_rem_pio2+0xc8e>
 8018d54:	eb04 06c5 	add.w	r6, r4, r5, lsl #3
 8018d58:	4625      	mov	r5, r4
 8018d5a:	4660      	mov	r0, ip
 8018d5c:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8018d60:	f000 fd34 	bl	80197cc <__adddf3>
 8018d64:	1b34      	subs	r4, r6, r4
 8018d66:	3c08      	subs	r4, #8
 8018d68:	42b5      	cmp	r5, r6
 8018d6a:	f3c4 04c0 	ubfx	r4, r4, #3, #1
 8018d6e:	4684      	mov	ip, r0
 8018d70:	d015      	beq.n	8018d9e <__kernel_rem_pio2+0xc8e>
 8018d72:	b13c      	cbz	r4, 8018d84 <__kernel_rem_pio2+0xc74>
 8018d74:	4660      	mov	r0, ip
 8018d76:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8018d7a:	f000 fd27 	bl	80197cc <__adddf3>
 8018d7e:	42b5      	cmp	r5, r6
 8018d80:	4684      	mov	ip, r0
 8018d82:	d00c      	beq.n	8018d9e <__kernel_rem_pio2+0xc8e>
 8018d84:	4660      	mov	r0, ip
 8018d86:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8018d8a:	f000 fd1f 	bl	80197cc <__adddf3>
 8018d8e:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8018d92:	f000 fd1b 	bl	80197cc <__adddf3>
 8018d96:	3510      	adds	r5, #16
 8018d98:	42b5      	cmp	r5, r6
 8018d9a:	4684      	mov	ip, r0
 8018d9c:	d1f2      	bne.n	8018d84 <__kernel_rem_pio2+0xc74>
 8018d9e:	9e06      	ldr	r6, [sp, #24]
 8018da0:	b10e      	cbz	r6, 8018da6 <__kernel_rem_pio2+0xc96>
 8018da2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8018da6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8018da8:	4662      	mov	r2, ip
 8018daa:	460b      	mov	r3, r1
 8018dac:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8018db0:	e631      	b.n	8018a16 <__kernel_rem_pio2+0x906>
 8018db2:	9d03      	ldr	r5, [sp, #12]
 8018db4:	2d00      	cmp	r5, #0
 8018db6:	f2c0 8094 	blt.w	8018ee2 <__kernel_rem_pio2+0xdd2>
 8018dba:	1c69      	adds	r1, r5, #1
 8018dbc:	ac4a      	add	r4, sp, #296	; 0x128
 8018dbe:	eb04 03c1 	add.w	r3, r4, r1, lsl #3
 8018dc2:	2000      	movs	r0, #0
 8018dc4:	461d      	mov	r5, r3
 8018dc6:	ebc4 0803 	rsb	r8, r4, r3
 8018dca:	4601      	mov	r1, r0
 8018dcc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8018dd0:	f000 fcfc 	bl	80197cc <__adddf3>
 8018dd4:	f1a8 0708 	sub.w	r7, r8, #8
 8018dd8:	42a5      	cmp	r5, r4
 8018dda:	f3c7 08c0 	ubfx	r8, r7, #3, #1
 8018dde:	460e      	mov	r6, r1
 8018de0:	4607      	mov	r7, r0
 8018de2:	d01b      	beq.n	8018e1c <__kernel_rem_pio2+0xd0c>
 8018de4:	f1b8 0f00 	cmp.w	r8, #0
 8018de8:	d007      	beq.n	8018dfa <__kernel_rem_pio2+0xcea>
 8018dea:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8018dee:	f000 fced 	bl	80197cc <__adddf3>
 8018df2:	42a5      	cmp	r5, r4
 8018df4:	4607      	mov	r7, r0
 8018df6:	460e      	mov	r6, r1
 8018df8:	d010      	beq.n	8018e1c <__kernel_rem_pio2+0xd0c>
 8018dfa:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 8018dfe:	4638      	mov	r0, r7
 8018e00:	4631      	mov	r1, r6
 8018e02:	f000 fce3 	bl	80197cc <__adddf3>
 8018e06:	4606      	mov	r6, r0
 8018e08:	4630      	mov	r0, r6
 8018e0a:	e955 2304 	ldrd	r2, r3, [r5, #-16]
 8018e0e:	f000 fcdd 	bl	80197cc <__adddf3>
 8018e12:	3d10      	subs	r5, #16
 8018e14:	42a5      	cmp	r5, r4
 8018e16:	4607      	mov	r7, r0
 8018e18:	460e      	mov	r6, r1
 8018e1a:	d1ee      	bne.n	8018dfa <__kernel_rem_pio2+0xcea>
 8018e1c:	9c06      	ldr	r4, [sp, #24]
 8018e1e:	b10c      	cbz	r4, 8018e24 <__kernel_rem_pio2+0xd14>
 8018e20:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8018e24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8018e26:	463a      	mov	r2, r7
 8018e28:	4633      	mov	r3, r6
 8018e2a:	e9c5 2300 	strd	r2, r3, [r5]
 8018e2e:	e5f2      	b.n	8018a16 <__kernel_rem_pio2+0x906>
 8018e30:	2400      	movs	r4, #0
 8018e32:	2500      	movs	r5, #0
 8018e34:	e5c4      	b.n	80189c0 <__kernel_rem_pio2+0x8b0>
 8018e36:	462a      	mov	r2, r5
 8018e38:	e77d      	b.n	8018d36 <__kernel_rem_pio2+0xc26>
 8018e3a:	9506      	str	r5, [sp, #24]
 8018e3c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8018e3e:	f8cd 801c 	str.w	r8, [sp, #28]
 8018e42:	426a      	negs	r2, r5
 8018e44:	4630      	mov	r0, r6
 8018e46:	4639      	mov	r1, r7
 8018e48:	f000 fc2a 	bl	80196a0 <scalbn>
 8018e4c:	2300      	movs	r3, #0
 8018e4e:	2200      	movs	r2, #0
 8018e50:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8018e54:	4604      	mov	r4, r0
 8018e56:	460d      	mov	r5, r1
 8018e58:	f001 f8f0 	bl	801a03c <__aeabi_dcmpge>
 8018e5c:	2800      	cmp	r0, #0
 8018e5e:	d037      	beq.n	8018ed0 <__kernel_rem_pio2+0xdc0>
 8018e60:	2300      	movs	r3, #0
 8018e62:	2200      	movs	r2, #0
 8018e64:	f6c3 6370 	movt	r3, #15984	; 0x3e70
 8018e68:	4620      	mov	r0, r4
 8018e6a:	4629      	mov	r1, r5
 8018e6c:	f000 fe60 	bl	8019b30 <__aeabi_dmul>
 8018e70:	f001 f8f8 	bl	801a064 <__aeabi_d2iz>
 8018e74:	f000 fdf6 	bl	8019a64 <__aeabi_i2d>
 8018e78:	2300      	movs	r3, #0
 8018e7a:	2200      	movs	r2, #0
 8018e7c:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8018e80:	4606      	mov	r6, r0
 8018e82:	460f      	mov	r7, r1
 8018e84:	f000 fe54 	bl	8019b30 <__aeabi_dmul>
 8018e88:	4602      	mov	r2, r0
 8018e8a:	460b      	mov	r3, r1
 8018e8c:	4620      	mov	r0, r4
 8018e8e:	4629      	mov	r1, r5
 8018e90:	f000 fc9a 	bl	80197c8 <__aeabi_dsub>
 8018e94:	f001 f8e6 	bl	801a064 <__aeabi_d2iz>
 8018e98:	9c03      	ldr	r4, [sp, #12]
 8018e9a:	f10d 0c38 	add.w	ip, sp, #56	; 0x38
 8018e9e:	4639      	mov	r1, r7
 8018ea0:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8018ea4:	4630      	mov	r0, r6
 8018ea6:	f001 f8dd 	bl	801a064 <__aeabi_d2iz>
 8018eaa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8018eac:	1c62      	adds	r2, r4, #1
 8018eae:	ab0e      	add	r3, sp, #56	; 0x38
 8018eb0:	3518      	adds	r5, #24
 8018eb2:	9203      	str	r2, [sp, #12]
 8018eb4:	9509      	str	r5, [sp, #36]	; 0x24
 8018eb6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8018eba:	e4b0      	b.n	801881e <__kernel_rem_pio2+0x70e>
 8018ebc:	2000      	movs	r0, #0
 8018ebe:	2100      	movs	r1, #0
 8018ec0:	f7ff b960 	b.w	8018184 <__kernel_rem_pio2+0x74>
 8018ec4:	2000      	movs	r0, #0
 8018ec6:	2100      	movs	r1, #0
 8018ec8:	f7ff b96c 	b.w	80181a4 <__kernel_rem_pio2+0x94>
 8018ecc:	9403      	str	r4, [sp, #12]
 8018ece:	e4a6      	b.n	801881e <__kernel_rem_pio2+0x70e>
 8018ed0:	4629      	mov	r1, r5
 8018ed2:	4620      	mov	r0, r4
 8018ed4:	f001 f8c6 	bl	801a064 <__aeabi_d2iz>
 8018ed8:	ab0e      	add	r3, sp, #56	; 0x38
 8018eda:	9903      	ldr	r1, [sp, #12]
 8018edc:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
 8018ee0:	e49d      	b.n	801881e <__kernel_rem_pio2+0x70e>
 8018ee2:	2700      	movs	r7, #0
 8018ee4:	463e      	mov	r6, r7
 8018ee6:	e799      	b.n	8018e1c <__kernel_rem_pio2+0xd0c>
 8018ee8:	2700      	movs	r7, #0
 8018eea:	463d      	mov	r5, r7
 8018eec:	ac4a      	add	r4, sp, #296	; 0x128
 8018eee:	e71c      	b.n	8018d2a <__kernel_rem_pio2+0xc1a>
 8018ef0:	2500      	movs	r5, #0
 8018ef2:	ae4a      	add	r6, sp, #296	; 0x128
 8018ef4:	462f      	mov	r7, r5
 8018ef6:	9605      	str	r6, [sp, #20]
 8018ef8:	e577      	b.n	80189ea <__kernel_rem_pio2+0x8da>
 8018efa:	bf00      	nop
 8018efc:	0000      	movs	r0, r0
	...

08018f00 <__kernel_sin>:
 8018f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f04:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8018f08:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8018f0c:	b085      	sub	sp, #20
 8018f0e:	4604      	mov	r4, r0
 8018f10:	460d      	mov	r5, r1
 8018f12:	460f      	mov	r7, r1
 8018f14:	4690      	mov	r8, r2
 8018f16:	4699      	mov	r9, r3
 8018f18:	da03      	bge.n	8018f22 <__kernel_sin+0x22>
 8018f1a:	f001 f8a3 	bl	801a064 <__aeabi_d2iz>
 8018f1e:	2800      	cmp	r0, #0
 8018f20:	d06e      	beq.n	8019000 <__kernel_sin+0x100>
 8018f22:	4622      	mov	r2, r4
 8018f24:	462b      	mov	r3, r5
 8018f26:	4620      	mov	r0, r4
 8018f28:	4629      	mov	r1, r5
 8018f2a:	f000 fe01 	bl	8019b30 <__aeabi_dmul>
 8018f2e:	4622      	mov	r2, r4
 8018f30:	462b      	mov	r3, r5
 8018f32:	4606      	mov	r6, r0
 8018f34:	460f      	mov	r7, r1
 8018f36:	f000 fdfb 	bl	8019b30 <__aeabi_dmul>
 8018f3a:	a341      	add	r3, pc, #260	; (adr r3, 8019040 <__kernel_sin+0x140>)
 8018f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f40:	4682      	mov	sl, r0
 8018f42:	468b      	mov	fp, r1
 8018f44:	4630      	mov	r0, r6
 8018f46:	4639      	mov	r1, r7
 8018f48:	f000 fdf2 	bl	8019b30 <__aeabi_dmul>
 8018f4c:	a33e      	add	r3, pc, #248	; (adr r3, 8019048 <__kernel_sin+0x148>)
 8018f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f52:	f000 fc39 	bl	80197c8 <__aeabi_dsub>
 8018f56:	4632      	mov	r2, r6
 8018f58:	463b      	mov	r3, r7
 8018f5a:	f000 fde9 	bl	8019b30 <__aeabi_dmul>
 8018f5e:	a33c      	add	r3, pc, #240	; (adr r3, 8019050 <__kernel_sin+0x150>)
 8018f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f64:	f000 fc32 	bl	80197cc <__adddf3>
 8018f68:	4632      	mov	r2, r6
 8018f6a:	463b      	mov	r3, r7
 8018f6c:	f000 fde0 	bl	8019b30 <__aeabi_dmul>
 8018f70:	a339      	add	r3, pc, #228	; (adr r3, 8019058 <__kernel_sin+0x158>)
 8018f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f76:	f000 fc27 	bl	80197c8 <__aeabi_dsub>
 8018f7a:	4632      	mov	r2, r6
 8018f7c:	463b      	mov	r3, r7
 8018f7e:	f000 fdd7 	bl	8019b30 <__aeabi_dmul>
 8018f82:	a337      	add	r3, pc, #220	; (adr r3, 8019060 <__kernel_sin+0x160>)
 8018f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f88:	f000 fc20 	bl	80197cc <__adddf3>
 8018f8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018f8e:	e9cd 0100 	strd	r0, r1, [sp]
 8018f92:	2b00      	cmp	r3, #0
 8018f94:	d039      	beq.n	801900a <__kernel_sin+0x10a>
 8018f96:	2300      	movs	r3, #0
 8018f98:	2200      	movs	r2, #0
 8018f9a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8018f9e:	4640      	mov	r0, r8
 8018fa0:	4649      	mov	r1, r9
 8018fa2:	f000 fdc5 	bl	8019b30 <__aeabi_dmul>
 8018fa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018faa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018fae:	4650      	mov	r0, sl
 8018fb0:	4659      	mov	r1, fp
 8018fb2:	f000 fdbd 	bl	8019b30 <__aeabi_dmul>
 8018fb6:	4602      	mov	r2, r0
 8018fb8:	460b      	mov	r3, r1
 8018fba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018fbe:	f000 fc03 	bl	80197c8 <__aeabi_dsub>
 8018fc2:	4632      	mov	r2, r6
 8018fc4:	463b      	mov	r3, r7
 8018fc6:	f000 fdb3 	bl	8019b30 <__aeabi_dmul>
 8018fca:	4642      	mov	r2, r8
 8018fcc:	464b      	mov	r3, r9
 8018fce:	f000 fbfb 	bl	80197c8 <__aeabi_dsub>
 8018fd2:	a325      	add	r3, pc, #148	; (adr r3, 8019068 <__kernel_sin+0x168>)
 8018fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fd8:	4606      	mov	r6, r0
 8018fda:	460f      	mov	r7, r1
 8018fdc:	4650      	mov	r0, sl
 8018fde:	4659      	mov	r1, fp
 8018fe0:	f000 fda6 	bl	8019b30 <__aeabi_dmul>
 8018fe4:	4602      	mov	r2, r0
 8018fe6:	460b      	mov	r3, r1
 8018fe8:	4630      	mov	r0, r6
 8018fea:	4639      	mov	r1, r7
 8018fec:	f000 fbee 	bl	80197cc <__adddf3>
 8018ff0:	4602      	mov	r2, r0
 8018ff2:	460b      	mov	r3, r1
 8018ff4:	4620      	mov	r0, r4
 8018ff6:	4629      	mov	r1, r5
 8018ff8:	f000 fbe6 	bl	80197c8 <__aeabi_dsub>
 8018ffc:	4604      	mov	r4, r0
 8018ffe:	460d      	mov	r5, r1
 8019000:	4620      	mov	r0, r4
 8019002:	4629      	mov	r1, r5
 8019004:	b005      	add	sp, #20
 8019006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801900a:	4602      	mov	r2, r0
 801900c:	460b      	mov	r3, r1
 801900e:	4630      	mov	r0, r6
 8019010:	4639      	mov	r1, r7
 8019012:	f000 fd8d 	bl	8019b30 <__aeabi_dmul>
 8019016:	a314      	add	r3, pc, #80	; (adr r3, 8019068 <__kernel_sin+0x168>)
 8019018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801901c:	f000 fbd4 	bl	80197c8 <__aeabi_dsub>
 8019020:	4652      	mov	r2, sl
 8019022:	465b      	mov	r3, fp
 8019024:	f000 fd84 	bl	8019b30 <__aeabi_dmul>
 8019028:	4602      	mov	r2, r0
 801902a:	460b      	mov	r3, r1
 801902c:	4620      	mov	r0, r4
 801902e:	4629      	mov	r1, r5
 8019030:	f000 fbcc 	bl	80197cc <__adddf3>
 8019034:	4604      	mov	r4, r0
 8019036:	460d      	mov	r5, r1
 8019038:	e7e2      	b.n	8019000 <__kernel_sin+0x100>
 801903a:	bf00      	nop
 801903c:	f3af 8000 	nop.w
 8019040:	5acfd57c 	.word	0x5acfd57c
 8019044:	3de5d93a 	.word	0x3de5d93a
 8019048:	8a2b9ceb 	.word	0x8a2b9ceb
 801904c:	3e5ae5e6 	.word	0x3e5ae5e6
 8019050:	57b1fe7d 	.word	0x57b1fe7d
 8019054:	3ec71de3 	.word	0x3ec71de3
 8019058:	19c161d5 	.word	0x19c161d5
 801905c:	3f2a01a0 	.word	0x3f2a01a0
 8019060:	1110f8a6 	.word	0x1110f8a6
 8019064:	3f811111 	.word	0x3f811111
 8019068:	55555549 	.word	0x55555549
 801906c:	3fc55555 	.word	0x3fc55555

08019070 <atan>:
 8019070:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019074:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019078:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801907c:	f2c4 430f 	movt	r3, #17423	; 0x440f
 8019080:	429e      	cmp	r6, r3
 8019082:	4688      	mov	r8, r1
 8019084:	468a      	mov	sl, r1
 8019086:	4681      	mov	r9, r0
 8019088:	dd1b      	ble.n	80190c2 <atan+0x52>
 801908a:	2000      	movs	r0, #0
 801908c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8019090:	4286      	cmp	r6, r0
 8019092:	464b      	mov	r3, r9
 8019094:	f300 80be 	bgt.w	8019214 <atan+0x1a4>
 8019098:	f000 80b9 	beq.w	801920e <atan+0x19e>
 801909c:	f242 18fb 	movw	r8, #8699	; 0x21fb
 80190a0:	4641      	mov	r1, r8
 80190a2:	f642 5918 	movw	r9, #11544	; 0x2d18
 80190a6:	f6cb 78f9 	movt	r8, #49145	; 0xbff9
 80190aa:	f6c3 71f9 	movt	r1, #16377	; 0x3ff9
 80190ae:	f2c5 4944 	movt	r9, #21572	; 0x5444
 80190b2:	f1ba 0f00 	cmp.w	sl, #0
 80190b6:	bfc8      	it	gt
 80190b8:	4688      	movgt	r8, r1
 80190ba:	4648      	mov	r0, r9
 80190bc:	4641      	mov	r1, r8
 80190be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80190c2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80190c6:	f6c3 70db 	movt	r0, #16347	; 0x3fdb
 80190ca:	4286      	cmp	r6, r0
 80190cc:	f300 80bc 	bgt.w	8019248 <atan+0x1d8>
 80190d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80190d4:	f6c3 611f 	movt	r1, #15903	; 0x3e1f
 80190d8:	428e      	cmp	r6, r1
 80190da:	f340 80a4 	ble.w	8019226 <atan+0x1b6>
 80190de:	f04f 3bff 	mov.w	fp, #4294967295
 80190e2:	464a      	mov	r2, r9
 80190e4:	4643      	mov	r3, r8
 80190e6:	4648      	mov	r0, r9
 80190e8:	4641      	mov	r1, r8
 80190ea:	f000 fd21 	bl	8019b30 <__aeabi_dmul>
 80190ee:	4602      	mov	r2, r0
 80190f0:	460b      	mov	r3, r1
 80190f2:	4606      	mov	r6, r0
 80190f4:	460f      	mov	r7, r1
 80190f6:	f000 fd1b 	bl	8019b30 <__aeabi_dmul>
 80190fa:	a39d      	add	r3, pc, #628	; (adr r3, 8019370 <atan+0x300>)
 80190fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019100:	4604      	mov	r4, r0
 8019102:	460d      	mov	r5, r1
 8019104:	f000 fd14 	bl	8019b30 <__aeabi_dmul>
 8019108:	a39b      	add	r3, pc, #620	; (adr r3, 8019378 <atan+0x308>)
 801910a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801910e:	f000 fb5d 	bl	80197cc <__adddf3>
 8019112:	4622      	mov	r2, r4
 8019114:	462b      	mov	r3, r5
 8019116:	f000 fd0b 	bl	8019b30 <__aeabi_dmul>
 801911a:	a399      	add	r3, pc, #612	; (adr r3, 8019380 <atan+0x310>)
 801911c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019120:	f000 fb54 	bl	80197cc <__adddf3>
 8019124:	4622      	mov	r2, r4
 8019126:	462b      	mov	r3, r5
 8019128:	f000 fd02 	bl	8019b30 <__aeabi_dmul>
 801912c:	a396      	add	r3, pc, #600	; (adr r3, 8019388 <atan+0x318>)
 801912e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019132:	f000 fb4b 	bl	80197cc <__adddf3>
 8019136:	4622      	mov	r2, r4
 8019138:	462b      	mov	r3, r5
 801913a:	f000 fcf9 	bl	8019b30 <__aeabi_dmul>
 801913e:	a394      	add	r3, pc, #592	; (adr r3, 8019390 <atan+0x320>)
 8019140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019144:	f000 fb42 	bl	80197cc <__adddf3>
 8019148:	4622      	mov	r2, r4
 801914a:	462b      	mov	r3, r5
 801914c:	f000 fcf0 	bl	8019b30 <__aeabi_dmul>
 8019150:	a391      	add	r3, pc, #580	; (adr r3, 8019398 <atan+0x328>)
 8019152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019156:	f000 fb39 	bl	80197cc <__adddf3>
 801915a:	4632      	mov	r2, r6
 801915c:	463b      	mov	r3, r7
 801915e:	f000 fce7 	bl	8019b30 <__aeabi_dmul>
 8019162:	a38f      	add	r3, pc, #572	; (adr r3, 80193a0 <atan+0x330>)
 8019164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019168:	4606      	mov	r6, r0
 801916a:	460f      	mov	r7, r1
 801916c:	4620      	mov	r0, r4
 801916e:	4629      	mov	r1, r5
 8019170:	f000 fcde 	bl	8019b30 <__aeabi_dmul>
 8019174:	a38c      	add	r3, pc, #560	; (adr r3, 80193a8 <atan+0x338>)
 8019176:	e9d3 2300 	ldrd	r2, r3, [r3]
 801917a:	f000 fb25 	bl	80197c8 <__aeabi_dsub>
 801917e:	4622      	mov	r2, r4
 8019180:	462b      	mov	r3, r5
 8019182:	f000 fcd5 	bl	8019b30 <__aeabi_dmul>
 8019186:	a38a      	add	r3, pc, #552	; (adr r3, 80193b0 <atan+0x340>)
 8019188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801918c:	f000 fb1c 	bl	80197c8 <__aeabi_dsub>
 8019190:	4622      	mov	r2, r4
 8019192:	462b      	mov	r3, r5
 8019194:	f000 fccc 	bl	8019b30 <__aeabi_dmul>
 8019198:	a387      	add	r3, pc, #540	; (adr r3, 80193b8 <atan+0x348>)
 801919a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801919e:	f000 fb13 	bl	80197c8 <__aeabi_dsub>
 80191a2:	4622      	mov	r2, r4
 80191a4:	462b      	mov	r3, r5
 80191a6:	f000 fcc3 	bl	8019b30 <__aeabi_dmul>
 80191aa:	a385      	add	r3, pc, #532	; (adr r3, 80193c0 <atan+0x350>)
 80191ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80191b0:	f000 fb0a 	bl	80197c8 <__aeabi_dsub>
 80191b4:	4622      	mov	r2, r4
 80191b6:	462b      	mov	r3, r5
 80191b8:	f000 fcba 	bl	8019b30 <__aeabi_dmul>
 80191bc:	f1bb 3fff 	cmp.w	fp, #4294967295
 80191c0:	4602      	mov	r2, r0
 80191c2:	460b      	mov	r3, r1
 80191c4:	d06f      	beq.n	80192a6 <atan+0x236>
 80191c6:	4630      	mov	r0, r6
 80191c8:	4639      	mov	r1, r7
 80191ca:	f000 faff 	bl	80197cc <__adddf3>
 80191ce:	4643      	mov	r3, r8
 80191d0:	464a      	mov	r2, r9
 80191d2:	f000 fcad 	bl	8019b30 <__aeabi_dmul>
 80191d6:	4c7e      	ldr	r4, [pc, #504]	; (80193d0 <atan+0x360>)
 80191d8:	4a7e      	ldr	r2, [pc, #504]	; (80193d4 <atan+0x364>)
 80191da:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80191de:	445c      	add	r4, fp
 80191e0:	4493      	add	fp, r2
 80191e2:	e9db 2300 	ldrd	r2, r3, [fp]
 80191e6:	f000 faef 	bl	80197c8 <__aeabi_dsub>
 80191ea:	4643      	mov	r3, r8
 80191ec:	464a      	mov	r2, r9
 80191ee:	f000 faeb 	bl	80197c8 <__aeabi_dsub>
 80191f2:	4602      	mov	r2, r0
 80191f4:	460b      	mov	r3, r1
 80191f6:	e9d4 0100 	ldrd	r0, r1, [r4]
 80191fa:	f000 fae5 	bl	80197c8 <__aeabi_dsub>
 80191fe:	f1ba 0f00 	cmp.w	sl, #0
 8019202:	4681      	mov	r9, r0
 8019204:	bfb4      	ite	lt
 8019206:	f101 4800 	addlt.w	r8, r1, #2147483648	; 0x80000000
 801920a:	4688      	movge	r8, r1
 801920c:	e755      	b.n	80190ba <atan+0x4a>
 801920e:	2b00      	cmp	r3, #0
 8019210:	f43f af44 	beq.w	801909c <atan+0x2c>
 8019214:	4648      	mov	r0, r9
 8019216:	464a      	mov	r2, r9
 8019218:	4641      	mov	r1, r8
 801921a:	4643      	mov	r3, r8
 801921c:	f000 fad6 	bl	80197cc <__adddf3>
 8019220:	4681      	mov	r9, r0
 8019222:	4688      	mov	r8, r1
 8019224:	e749      	b.n	80190ba <atan+0x4a>
 8019226:	a368      	add	r3, pc, #416	; (adr r3, 80193c8 <atan+0x358>)
 8019228:	e9d3 2300 	ldrd	r2, r3, [r3]
 801922c:	4648      	mov	r0, r9
 801922e:	4641      	mov	r1, r8
 8019230:	f000 facc 	bl	80197cc <__adddf3>
 8019234:	2300      	movs	r3, #0
 8019236:	2200      	movs	r2, #0
 8019238:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801923c:	f000 ff08 	bl	801a050 <__aeabi_dcmpgt>
 8019240:	2800      	cmp	r0, #0
 8019242:	f47f af3a 	bne.w	80190ba <atan+0x4a>
 8019246:	e74a      	b.n	80190de <atan+0x6e>
 8019248:	4648      	mov	r0, r9
 801924a:	f000 f8c5 	bl	80193d8 <fabs>
 801924e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019252:	f6c3 72f2 	movt	r2, #16370	; 0x3ff2
 8019256:	4296      	cmp	r6, r2
 8019258:	4604      	mov	r4, r0
 801925a:	460d      	mov	r5, r1
 801925c:	dc36      	bgt.n	80192cc <atan+0x25c>
 801925e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019262:	f6c3 73e5 	movt	r3, #16357	; 0x3fe5
 8019266:	429e      	cmp	r6, r3
 8019268:	dc64      	bgt.n	8019334 <atan+0x2c4>
 801926a:	4602      	mov	r2, r0
 801926c:	460b      	mov	r3, r1
 801926e:	f000 faad 	bl	80197cc <__adddf3>
 8019272:	2300      	movs	r3, #0
 8019274:	2200      	movs	r2, #0
 8019276:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801927a:	f000 faa5 	bl	80197c8 <__aeabi_dsub>
 801927e:	2200      	movs	r2, #0
 8019280:	4606      	mov	r6, r0
 8019282:	460f      	mov	r7, r1
 8019284:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8019288:	4620      	mov	r0, r4
 801928a:	4629      	mov	r1, r5
 801928c:	f000 fa9e 	bl	80197cc <__adddf3>
 8019290:	4602      	mov	r2, r0
 8019292:	460b      	mov	r3, r1
 8019294:	4630      	mov	r0, r6
 8019296:	4639      	mov	r1, r7
 8019298:	f000 fd74 	bl	8019d84 <__aeabi_ddiv>
 801929c:	f04f 0b00 	mov.w	fp, #0
 80192a0:	4681      	mov	r9, r0
 80192a2:	4688      	mov	r8, r1
 80192a4:	e71d      	b.n	80190e2 <atan+0x72>
 80192a6:	4630      	mov	r0, r6
 80192a8:	4639      	mov	r1, r7
 80192aa:	f000 fa8f 	bl	80197cc <__adddf3>
 80192ae:	464a      	mov	r2, r9
 80192b0:	4643      	mov	r3, r8
 80192b2:	f000 fc3d 	bl	8019b30 <__aeabi_dmul>
 80192b6:	4602      	mov	r2, r0
 80192b8:	460b      	mov	r3, r1
 80192ba:	4648      	mov	r0, r9
 80192bc:	4641      	mov	r1, r8
 80192be:	f000 fa83 	bl	80197c8 <__aeabi_dsub>
 80192c2:	464c      	mov	r4, r9
 80192c4:	4645      	mov	r5, r8
 80192c6:	4681      	mov	r9, r0
 80192c8:	4688      	mov	r8, r1
 80192ca:	e6f6      	b.n	80190ba <atan+0x4a>
 80192cc:	f647 77ff 	movw	r7, #32767	; 0x7fff
 80192d0:	f2c4 0703 	movt	r7, #16387	; 0x4003
 80192d4:	42be      	cmp	r6, r7
 80192d6:	dc20      	bgt.n	801931a <atan+0x2aa>
 80192d8:	2300      	movs	r3, #0
 80192da:	2200      	movs	r2, #0
 80192dc:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80192e0:	f000 fa72 	bl	80197c8 <__aeabi_dsub>
 80192e4:	2300      	movs	r3, #0
 80192e6:	4606      	mov	r6, r0
 80192e8:	460f      	mov	r7, r1
 80192ea:	2200      	movs	r2, #0
 80192ec:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80192f0:	4620      	mov	r0, r4
 80192f2:	4629      	mov	r1, r5
 80192f4:	f000 fc1c 	bl	8019b30 <__aeabi_dmul>
 80192f8:	2300      	movs	r3, #0
 80192fa:	2200      	movs	r2, #0
 80192fc:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8019300:	f000 fa64 	bl	80197cc <__adddf3>
 8019304:	4602      	mov	r2, r0
 8019306:	460b      	mov	r3, r1
 8019308:	4630      	mov	r0, r6
 801930a:	4639      	mov	r1, r7
 801930c:	f000 fd3a 	bl	8019d84 <__aeabi_ddiv>
 8019310:	f04f 0b02 	mov.w	fp, #2
 8019314:	4681      	mov	r9, r0
 8019316:	4688      	mov	r8, r1
 8019318:	e6e3      	b.n	80190e2 <atan+0x72>
 801931a:	2100      	movs	r1, #0
 801931c:	2000      	movs	r0, #0
 801931e:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 8019322:	4622      	mov	r2, r4
 8019324:	462b      	mov	r3, r5
 8019326:	f000 fd2d 	bl	8019d84 <__aeabi_ddiv>
 801932a:	f04f 0b03 	mov.w	fp, #3
 801932e:	4681      	mov	r9, r0
 8019330:	4688      	mov	r8, r1
 8019332:	e6d6      	b.n	80190e2 <atan+0x72>
 8019334:	2300      	movs	r3, #0
 8019336:	2200      	movs	r2, #0
 8019338:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801933c:	f000 fa44 	bl	80197c8 <__aeabi_dsub>
 8019340:	2300      	movs	r3, #0
 8019342:	4606      	mov	r6, r0
 8019344:	460f      	mov	r7, r1
 8019346:	2200      	movs	r2, #0
 8019348:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801934c:	4620      	mov	r0, r4
 801934e:	4629      	mov	r1, r5
 8019350:	f000 fa3c 	bl	80197cc <__adddf3>
 8019354:	4602      	mov	r2, r0
 8019356:	460b      	mov	r3, r1
 8019358:	4630      	mov	r0, r6
 801935a:	4639      	mov	r1, r7
 801935c:	f000 fd12 	bl	8019d84 <__aeabi_ddiv>
 8019360:	f04f 0b01 	mov.w	fp, #1
 8019364:	4681      	mov	r9, r0
 8019366:	4688      	mov	r8, r1
 8019368:	e6bb      	b.n	80190e2 <atan+0x72>
 801936a:	bf00      	nop
 801936c:	f3af 8000 	nop.w
 8019370:	e322da11 	.word	0xe322da11
 8019374:	3f90ad3a 	.word	0x3f90ad3a
 8019378:	24760deb 	.word	0x24760deb
 801937c:	3fa97b4b 	.word	0x3fa97b4b
 8019380:	a0d03d51 	.word	0xa0d03d51
 8019384:	3fb10d66 	.word	0x3fb10d66
 8019388:	c54c206e 	.word	0xc54c206e
 801938c:	3fb745cd 	.word	0x3fb745cd
 8019390:	920083ff 	.word	0x920083ff
 8019394:	3fc24924 	.word	0x3fc24924
 8019398:	5555550d 	.word	0x5555550d
 801939c:	3fd55555 	.word	0x3fd55555
 80193a0:	2c6a6c2f 	.word	0x2c6a6c2f
 80193a4:	bfa2b444 	.word	0xbfa2b444
 80193a8:	52defd9a 	.word	0x52defd9a
 80193ac:	3fadde2d 	.word	0x3fadde2d
 80193b0:	af749a6d 	.word	0xaf749a6d
 80193b4:	3fb3b0f2 	.word	0x3fb3b0f2
 80193b8:	fe231671 	.word	0xfe231671
 80193bc:	3fbc71c6 	.word	0x3fbc71c6
 80193c0:	9998ebc4 	.word	0x9998ebc4
 80193c4:	3fc99999 	.word	0x3fc99999
 80193c8:	8800759c 	.word	0x8800759c
 80193cc:	7e37e43c 	.word	0x7e37e43c
 80193d0:	08021620 	.word	0x08021620
 80193d4:	08021600 	.word	0x08021600

080193d8 <fabs>:
 80193d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80193dc:	4770      	bx	lr
 80193de:	bf00      	nop

080193e0 <finite>:
 80193e0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80193e4:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80193e8:	0fc0      	lsrs	r0, r0, #31
 80193ea:	4770      	bx	lr
 80193ec:	0000      	movs	r0, r0
	...

080193f0 <floor>:
 80193f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80193f4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80193f8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80193fc:	2e13      	cmp	r6, #19
 80193fe:	4602      	mov	r2, r0
 8019400:	460b      	mov	r3, r1
 8019402:	4604      	mov	r4, r0
 8019404:	460d      	mov	r5, r1
 8019406:	460f      	mov	r7, r1
 8019408:	dc21      	bgt.n	801944e <floor+0x5e>
 801940a:	2e00      	cmp	r6, #0
 801940c:	db45      	blt.n	801949a <floor+0xaa>
 801940e:	f64f 7cff 	movw	ip, #65535	; 0xffff
 8019412:	f2c0 0c0f 	movt	ip, #15
 8019416:	fa4c f806 	asr.w	r8, ip, r6
 801941a:	ea08 0c01 	and.w	ip, r8, r1
 801941e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8019422:	d010      	beq.n	8019446 <floor+0x56>
 8019424:	a334      	add	r3, pc, #208	; (adr r3, 80194f8 <floor+0x108>)
 8019426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801942a:	f000 f9cf 	bl	80197cc <__adddf3>
 801942e:	2200      	movs	r2, #0
 8019430:	2300      	movs	r3, #0
 8019432:	f000 fe0d 	bl	801a050 <__aeabi_dcmpgt>
 8019436:	b120      	cbz	r0, 8019442 <floor+0x52>
 8019438:	2d00      	cmp	r5, #0
 801943a:	db3e      	blt.n	80194ba <floor+0xca>
 801943c:	ea25 0708 	bic.w	r7, r5, r8
 8019440:	2400      	movs	r4, #0
 8019442:	463b      	mov	r3, r7
 8019444:	4622      	mov	r2, r4
 8019446:	4610      	mov	r0, r2
 8019448:	4619      	mov	r1, r3
 801944a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801944e:	2e33      	cmp	r6, #51	; 0x33
 8019450:	dd07      	ble.n	8019462 <floor+0x72>
 8019452:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8019456:	d1f6      	bne.n	8019446 <floor+0x56>
 8019458:	f000 f9b8 	bl	80197cc <__adddf3>
 801945c:	4602      	mov	r2, r0
 801945e:	460b      	mov	r3, r1
 8019460:	e7f1      	b.n	8019446 <floor+0x56>
 8019462:	f2a8 4c13 	subw	ip, r8, #1043	; 0x413
 8019466:	f04f 39ff 	mov.w	r9, #4294967295
 801946a:	fa29 f90c 	lsr.w	r9, r9, ip
 801946e:	ea19 0f00 	tst.w	r9, r0
 8019472:	d0e8      	beq.n	8019446 <floor+0x56>
 8019474:	a320      	add	r3, pc, #128	; (adr r3, 80194f8 <floor+0x108>)
 8019476:	e9d3 2300 	ldrd	r2, r3, [r3]
 801947a:	f000 f9a7 	bl	80197cc <__adddf3>
 801947e:	2200      	movs	r2, #0
 8019480:	2300      	movs	r3, #0
 8019482:	f000 fde5 	bl	801a050 <__aeabi_dcmpgt>
 8019486:	2800      	cmp	r0, #0
 8019488:	d0db      	beq.n	8019442 <floor+0x52>
 801948a:	2d00      	cmp	r5, #0
 801948c:	db1b      	blt.n	80194c6 <floor+0xd6>
 801948e:	ea24 0409 	bic.w	r4, r4, r9
 8019492:	462f      	mov	r7, r5
 8019494:	463b      	mov	r3, r7
 8019496:	4622      	mov	r2, r4
 8019498:	e7d5      	b.n	8019446 <floor+0x56>
 801949a:	a317      	add	r3, pc, #92	; (adr r3, 80194f8 <floor+0x108>)
 801949c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194a0:	f000 f994 	bl	80197cc <__adddf3>
 80194a4:	2200      	movs	r2, #0
 80194a6:	2300      	movs	r3, #0
 80194a8:	f000 fdd2 	bl	801a050 <__aeabi_dcmpgt>
 80194ac:	2800      	cmp	r0, #0
 80194ae:	d0c8      	beq.n	8019442 <floor+0x52>
 80194b0:	2d00      	cmp	r5, #0
 80194b2:	db15      	blt.n	80194e0 <floor+0xf0>
 80194b4:	2400      	movs	r4, #0
 80194b6:	4627      	mov	r7, r4
 80194b8:	e7c3      	b.n	8019442 <floor+0x52>
 80194ba:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 80194be:	fa41 f606 	asr.w	r6, r1, r6
 80194c2:	19ad      	adds	r5, r5, r6
 80194c4:	e7ba      	b.n	801943c <floor+0x4c>
 80194c6:	2e14      	cmp	r6, #20
 80194c8:	d008      	beq.n	80194dc <floor+0xec>
 80194ca:	f5c8 6886 	rsb	r8, r8, #1072	; 0x430
 80194ce:	2301      	movs	r3, #1
 80194d0:	f108 0803 	add.w	r8, r8, #3
 80194d4:	fa03 f008 	lsl.w	r0, r3, r8
 80194d8:	1904      	adds	r4, r0, r4
 80194da:	d3d8      	bcc.n	801948e <floor+0x9e>
 80194dc:	3501      	adds	r5, #1
 80194de:	e7d6      	b.n	801948e <floor+0x9e>
 80194e0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80194e4:	4322      	orrs	r2, r4
 80194e6:	2300      	movs	r3, #0
 80194e8:	429a      	cmp	r2, r3
 80194ea:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
 80194ee:	bf18      	it	ne
 80194f0:	2400      	movne	r4, #0
 80194f2:	bf18      	it	ne
 80194f4:	461f      	movne	r7, r3
 80194f6:	e7a4      	b.n	8019442 <floor+0x52>
 80194f8:	8800759c 	.word	0x8800759c
 80194fc:	7e37e43c 	.word	0x7e37e43c

08019500 <__fpclassifyd>:
 8019500:	460b      	mov	r3, r1
 8019502:	b161      	cbz	r1, 801951e <__fpclassifyd+0x1e>
 8019504:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8019508:	d009      	beq.n	801951e <__fpclassifyd+0x1e>
 801950a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801950e:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 8019512:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8019516:	4291      	cmp	r1, r2
 8019518:	d805      	bhi.n	8019526 <__fpclassifyd+0x26>
 801951a:	2004      	movs	r0, #4
 801951c:	4770      	bx	lr
 801951e:	2800      	cmp	r0, #0
 8019520:	d1f3      	bne.n	801950a <__fpclassifyd+0xa>
 8019522:	2002      	movs	r0, #2
 8019524:	4770      	bx	lr
 8019526:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 801952a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 801952e:	4291      	cmp	r1, r2
 8019530:	d9f3      	bls.n	801951a <__fpclassifyd+0x1a>
 8019532:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019536:	f2c0 020f 	movt	r2, #15
 801953a:	4293      	cmp	r3, r2
 801953c:	d801      	bhi.n	8019542 <__fpclassifyd+0x42>
 801953e:	2003      	movs	r0, #3
 8019540:	4770      	bx	lr
 8019542:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8019546:	4291      	cmp	r1, r2
 8019548:	d9f9      	bls.n	801953e <__fpclassifyd+0x3e>
 801954a:	2200      	movs	r2, #0
 801954c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8019550:	4293      	cmp	r3, r2
 8019552:	d004      	beq.n	801955e <__fpclassifyd+0x5e>
 8019554:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8019558:	d001      	beq.n	801955e <__fpclassifyd+0x5e>
 801955a:	2000      	movs	r0, #0
 801955c:	4770      	bx	lr
 801955e:	f1d0 0001 	rsbs	r0, r0, #1
 8019562:	bf38      	it	cc
 8019564:	2000      	movcc	r0, #0
 8019566:	4770      	bx	lr

08019568 <matherr>:
 8019568:	2000      	movs	r0, #0
 801956a:	4770      	bx	lr

0801956c <nan>:
 801956c:	2100      	movs	r1, #0
 801956e:	2000      	movs	r0, #0
 8019570:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 8019574:	4770      	bx	lr
 8019576:	bf00      	nop

08019578 <rint>:
 8019578:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801957c:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8019580:	f2ac 36ff 	subw	r6, ip, #1023	; 0x3ff
 8019584:	2e13      	cmp	r6, #19
 8019586:	b083      	sub	sp, #12
 8019588:	4602      	mov	r2, r0
 801958a:	460b      	mov	r3, r1
 801958c:	4604      	mov	r4, r0
 801958e:	460d      	mov	r5, r1
 8019590:	460f      	mov	r7, r1
 8019592:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 8019596:	dc38      	bgt.n	801960a <rint+0x92>
 8019598:	2e00      	cmp	r6, #0
 801959a:	db53      	blt.n	8019644 <rint+0xcc>
 801959c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80195a0:	f2c0 010f 	movt	r1, #15
 80195a4:	fa41 f106 	asr.w	r1, r1, r6
 80195a8:	ea01 0003 	and.w	r0, r1, r3
 80195ac:	4310      	orrs	r0, r2
 80195ae:	d027      	beq.n	8019600 <rint+0x88>
 80195b0:	084f      	lsrs	r7, r1, #1
 80195b2:	ea07 0203 	and.w	r2, r7, r3
 80195b6:	4314      	orrs	r4, r2
 80195b8:	d00b      	beq.n	80195d2 <rint+0x5a>
 80195ba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80195be:	ea25 0507 	bic.w	r5, r5, r7
 80195c2:	fa43 f306 	asr.w	r3, r3, r6
 80195c6:	2e13      	cmp	r6, #19
 80195c8:	bf0c      	ite	eq
 80195ca:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80195ce:	2400      	movne	r4, #0
 80195d0:	431d      	orrs	r5, r3
 80195d2:	4e32      	ldr	r6, [pc, #200]	; (801969c <rint+0x124>)
 80195d4:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 80195d8:	e9d8 8900 	ldrd	r8, r9, [r8]
 80195dc:	4622      	mov	r2, r4
 80195de:	462b      	mov	r3, r5
 80195e0:	4640      	mov	r0, r8
 80195e2:	4649      	mov	r1, r9
 80195e4:	f000 f8f2 	bl	80197cc <__adddf3>
 80195e8:	e9cd 0100 	strd	r0, r1, [sp]
 80195ec:	4642      	mov	r2, r8
 80195ee:	464b      	mov	r3, r9
 80195f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80195f4:	f000 f8e8 	bl	80197c8 <__aeabi_dsub>
 80195f8:	462f      	mov	r7, r5
 80195fa:	4626      	mov	r6, r4
 80195fc:	4602      	mov	r2, r0
 80195fe:	460b      	mov	r3, r1
 8019600:	4610      	mov	r0, r2
 8019602:	4619      	mov	r1, r3
 8019604:	b003      	add	sp, #12
 8019606:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801960a:	2e33      	cmp	r6, #51	; 0x33
 801960c:	dd07      	ble.n	801961e <rint+0xa6>
 801960e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8019612:	d1f5      	bne.n	8019600 <rint+0x88>
 8019614:	f000 f8da 	bl	80197cc <__adddf3>
 8019618:	4602      	mov	r2, r0
 801961a:	460b      	mov	r3, r1
 801961c:	e7f0      	b.n	8019600 <rint+0x88>
 801961e:	f2ac 4013 	subw	r0, ip, #1043	; 0x413
 8019622:	f04f 31ff 	mov.w	r1, #4294967295
 8019626:	fa21 f100 	lsr.w	r1, r1, r0
 801962a:	4211      	tst	r1, r2
 801962c:	d0e8      	beq.n	8019600 <rint+0x88>
 801962e:	084a      	lsrs	r2, r1, #1
 8019630:	4222      	tst	r2, r4
 8019632:	d0ce      	beq.n	80195d2 <rint+0x5a>
 8019634:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8019638:	ea24 0402 	bic.w	r4, r4, r2
 801963c:	fa43 f600 	asr.w	r6, r3, r0
 8019640:	4334      	orrs	r4, r6
 8019642:	e7c6      	b.n	80195d2 <rint+0x5a>
 8019644:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8019648:	4301      	orrs	r1, r0
 801964a:	d0d9      	beq.n	8019600 <rint+0x88>
 801964c:	f023 457f 	bic.w	r5, r3, #4278190080	; 0xff000000
 8019650:	f425 0070 	bic.w	r0, r5, #15728640	; 0xf00000
 8019654:	4d11      	ldr	r5, [pc, #68]	; (801969c <rint+0x124>)
 8019656:	ea40 0402 	orr.w	r4, r0, r2
 801965a:	4263      	negs	r3, r4
 801965c:	eb05 00c8 	add.w	r0, r5, r8, lsl #3
 8019660:	ea43 0104 	orr.w	r1, r3, r4
 8019664:	e9d0 4500 	ldrd	r4, r5, [r0]
 8019668:	0b0b      	lsrs	r3, r1, #12
 801966a:	f403 2100 	and.w	r1, r3, #524288	; 0x80000
 801966e:	0c7f      	lsrs	r7, r7, #17
 8019670:	ea41 4347 	orr.w	r3, r1, r7, lsl #17
 8019674:	4620      	mov	r0, r4
 8019676:	4629      	mov	r1, r5
 8019678:	f000 f8a8 	bl	80197cc <__adddf3>
 801967c:	e9cd 0100 	strd	r0, r1, [sp]
 8019680:	4622      	mov	r2, r4
 8019682:	462b      	mov	r3, r5
 8019684:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019688:	f000 f89e 	bl	80197c8 <__aeabi_dsub>
 801968c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8019690:	4604      	mov	r4, r0
 8019692:	460d      	mov	r5, r1
 8019694:	4602      	mov	r2, r0
 8019696:	ea43 73c8 	orr.w	r3, r3, r8, lsl #31
 801969a:	e7b1      	b.n	8019600 <rint+0x88>
 801969c:	08021640 	.word	0x08021640

080196a0 <scalbn>:
 80196a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80196a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80196a8:	4604      	mov	r4, r0
 80196aa:	460d      	mov	r5, r1
 80196ac:	4606      	mov	r6, r0
 80196ae:	460f      	mov	r7, r1
 80196b0:	4690      	mov	r8, r2
 80196b2:	bb7b      	cbnz	r3, 8019714 <scalbn+0x74>
 80196b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80196b8:	ea53 0c00 	orrs.w	ip, r3, r0
 80196bc:	d026      	beq.n	801970c <scalbn+0x6c>
 80196be:	2300      	movs	r3, #0
 80196c0:	2200      	movs	r2, #0
 80196c2:	f2c4 3350 	movt	r3, #17232	; 0x4350
 80196c6:	f000 fa33 	bl	8019b30 <__aeabi_dmul>
 80196ca:	f643 42b0 	movw	r2, #15536	; 0x3cb0
 80196ce:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 80196d2:	4590      	cmp	r8, r2
 80196d4:	4604      	mov	r4, r0
 80196d6:	460d      	mov	r5, r1
 80196d8:	4606      	mov	r6, r0
 80196da:	460f      	mov	r7, r1
 80196dc:	db3b      	blt.n	8019756 <scalbn+0xb6>
 80196de:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80196e2:	3b36      	subs	r3, #54	; 0x36
 80196e4:	eb03 0008 	add.w	r0, r3, r8
 80196e8:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80196ec:	4290      	cmp	r0, r2
 80196ee:	dd1b      	ble.n	8019728 <scalbn+0x88>
 80196f0:	4622      	mov	r2, r4
 80196f2:	462b      	mov	r3, r5
 80196f4:	a128      	add	r1, pc, #160	; (adr r1, 8019798 <scalbn+0xf8>)
 80196f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80196fa:	f000 f855 	bl	80197a8 <copysign>
 80196fe:	a326      	add	r3, pc, #152	; (adr r3, 8019798 <scalbn+0xf8>)
 8019700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019704:	f000 fa14 	bl	8019b30 <__aeabi_dmul>
 8019708:	4604      	mov	r4, r0
 801970a:	460d      	mov	r5, r1
 801970c:	4620      	mov	r0, r4
 801970e:	4629      	mov	r1, r5
 8019710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019714:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8019718:	4293      	cmp	r3, r2
 801971a:	d024      	beq.n	8019766 <scalbn+0xc6>
 801971c:	eb03 0008 	add.w	r0, r3, r8
 8019720:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8019724:	4290      	cmp	r0, r2
 8019726:	dce3      	bgt.n	80196f0 <scalbn+0x50>
 8019728:	2800      	cmp	r0, #0
 801972a:	dd06      	ble.n	801973a <scalbn+0x9a>
 801972c:	f021 42ff 	bic.w	r2, r1, #2139095040	; 0x7f800000
 8019730:	f422 05e0 	bic.w	r5, r2, #7340032	; 0x700000
 8019734:	ea45 5500 	orr.w	r5, r5, r0, lsl #20
 8019738:	e7e8      	b.n	801970c <scalbn+0x6c>
 801973a:	f110 0f35 	cmn.w	r0, #53	; 0x35
 801973e:	da19      	bge.n	8019774 <scalbn+0xd4>
 8019740:	f24c 3050 	movw	r0, #50000	; 0xc350
 8019744:	4580      	cmp	r8, r0
 8019746:	4622      	mov	r2, r4
 8019748:	462b      	mov	r3, r5
 801974a:	dcd3      	bgt.n	80196f4 <scalbn+0x54>
 801974c:	a114      	add	r1, pc, #80	; (adr r1, 80197a0 <scalbn+0x100>)
 801974e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019752:	f000 f829 	bl	80197a8 <copysign>
 8019756:	a312      	add	r3, pc, #72	; (adr r3, 80197a0 <scalbn+0x100>)
 8019758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801975c:	f000 f9e8 	bl	8019b30 <__aeabi_dmul>
 8019760:	4604      	mov	r4, r0
 8019762:	460d      	mov	r5, r1
 8019764:	e7d2      	b.n	801970c <scalbn+0x6c>
 8019766:	4602      	mov	r2, r0
 8019768:	460b      	mov	r3, r1
 801976a:	f000 f82f 	bl	80197cc <__adddf3>
 801976e:	4604      	mov	r4, r0
 8019770:	460d      	mov	r5, r1
 8019772:	e7cb      	b.n	801970c <scalbn+0x6c>
 8019774:	f021 45ff 	bic.w	r5, r1, #2139095040	; 0x7f800000
 8019778:	f425 01e0 	bic.w	r1, r5, #7340032	; 0x700000
 801977c:	3036      	adds	r0, #54	; 0x36
 801977e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8019782:	4619      	mov	r1, r3
 8019784:	2300      	movs	r3, #0
 8019786:	4620      	mov	r0, r4
 8019788:	2200      	movs	r2, #0
 801978a:	f6c3 4390 	movt	r3, #15504	; 0x3c90
 801978e:	f000 f9cf 	bl	8019b30 <__aeabi_dmul>
 8019792:	4604      	mov	r4, r0
 8019794:	460d      	mov	r5, r1
 8019796:	e7b9      	b.n	801970c <scalbn+0x6c>
 8019798:	8800759c 	.word	0x8800759c
 801979c:	7e37e43c 	.word	0x7e37e43c
 80197a0:	c2f8f359 	.word	0xc2f8f359
 80197a4:	01a56e1f 	.word	0x01a56e1f

080197a8 <copysign>:
 80197a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80197ac:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80197b0:	b430      	push	{r4, r5}
 80197b2:	460d      	mov	r5, r1
 80197b4:	4604      	mov	r4, r0
 80197b6:	ea43 0102 	orr.w	r1, r3, r2
 80197ba:	bc30      	pop	{r4, r5}
 80197bc:	4770      	bx	lr
 80197be:	bf00      	nop

080197c0 <__aeabi_drsub>:
 80197c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80197c4:	e002      	b.n	80197cc <__adddf3>
 80197c6:	bf00      	nop

080197c8 <__aeabi_dsub>:
 80197c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080197cc <__adddf3>:
 80197cc:	b530      	push	{r4, r5, lr}
 80197ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80197d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80197d6:	ea94 0f05 	teq	r4, r5
 80197da:	bf08      	it	eq
 80197dc:	ea90 0f02 	teqeq	r0, r2
 80197e0:	bf1f      	itttt	ne
 80197e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80197e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80197ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80197ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80197f2:	f000 80e2 	beq.w	80199ba <__adddf3+0x1ee>
 80197f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80197fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80197fe:	bfb8      	it	lt
 8019800:	426d      	neglt	r5, r5
 8019802:	dd0c      	ble.n	801981e <__adddf3+0x52>
 8019804:	442c      	add	r4, r5
 8019806:	ea80 0202 	eor.w	r2, r0, r2
 801980a:	ea81 0303 	eor.w	r3, r1, r3
 801980e:	ea82 0000 	eor.w	r0, r2, r0
 8019812:	ea83 0101 	eor.w	r1, r3, r1
 8019816:	ea80 0202 	eor.w	r2, r0, r2
 801981a:	ea81 0303 	eor.w	r3, r1, r3
 801981e:	2d36      	cmp	r5, #54	; 0x36
 8019820:	bf88      	it	hi
 8019822:	bd30      	pophi	{r4, r5, pc}
 8019824:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8019828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801982c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8019830:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8019834:	d002      	beq.n	801983c <__adddf3+0x70>
 8019836:	4240      	negs	r0, r0
 8019838:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801983c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8019840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8019844:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8019848:	d002      	beq.n	8019850 <__adddf3+0x84>
 801984a:	4252      	negs	r2, r2
 801984c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8019850:	ea94 0f05 	teq	r4, r5
 8019854:	f000 80a7 	beq.w	80199a6 <__adddf3+0x1da>
 8019858:	f1a4 0401 	sub.w	r4, r4, #1
 801985c:	f1d5 0e20 	rsbs	lr, r5, #32
 8019860:	db0d      	blt.n	801987e <__adddf3+0xb2>
 8019862:	fa02 fc0e 	lsl.w	ip, r2, lr
 8019866:	fa22 f205 	lsr.w	r2, r2, r5
 801986a:	1880      	adds	r0, r0, r2
 801986c:	f141 0100 	adc.w	r1, r1, #0
 8019870:	fa03 f20e 	lsl.w	r2, r3, lr
 8019874:	1880      	adds	r0, r0, r2
 8019876:	fa43 f305 	asr.w	r3, r3, r5
 801987a:	4159      	adcs	r1, r3
 801987c:	e00e      	b.n	801989c <__adddf3+0xd0>
 801987e:	f1a5 0520 	sub.w	r5, r5, #32
 8019882:	f10e 0e20 	add.w	lr, lr, #32
 8019886:	2a01      	cmp	r2, #1
 8019888:	fa03 fc0e 	lsl.w	ip, r3, lr
 801988c:	bf28      	it	cs
 801988e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8019892:	fa43 f305 	asr.w	r3, r3, r5
 8019896:	18c0      	adds	r0, r0, r3
 8019898:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 801989c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80198a0:	d507      	bpl.n	80198b2 <__adddf3+0xe6>
 80198a2:	f04f 0e00 	mov.w	lr, #0
 80198a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80198aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80198ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80198b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80198b6:	d31b      	bcc.n	80198f0 <__adddf3+0x124>
 80198b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80198bc:	d30c      	bcc.n	80198d8 <__adddf3+0x10c>
 80198be:	0849      	lsrs	r1, r1, #1
 80198c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80198c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80198c8:	f104 0401 	add.w	r4, r4, #1
 80198cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80198d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80198d4:	f080 809a 	bcs.w	8019a0c <__adddf3+0x240>
 80198d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80198dc:	bf08      	it	eq
 80198de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80198e2:	f150 0000 	adcs.w	r0, r0, #0
 80198e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80198ea:	ea41 0105 	orr.w	r1, r1, r5
 80198ee:	bd30      	pop	{r4, r5, pc}
 80198f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80198f4:	4140      	adcs	r0, r0
 80198f6:	eb41 0101 	adc.w	r1, r1, r1
 80198fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80198fe:	f1a4 0401 	sub.w	r4, r4, #1
 8019902:	d1e9      	bne.n	80198d8 <__adddf3+0x10c>
 8019904:	f091 0f00 	teq	r1, #0
 8019908:	bf04      	itt	eq
 801990a:	4601      	moveq	r1, r0
 801990c:	2000      	moveq	r0, #0
 801990e:	fab1 f381 	clz	r3, r1
 8019912:	bf08      	it	eq
 8019914:	3320      	addeq	r3, #32
 8019916:	f1a3 030b 	sub.w	r3, r3, #11
 801991a:	f1b3 0220 	subs.w	r2, r3, #32
 801991e:	da0c      	bge.n	801993a <__adddf3+0x16e>
 8019920:	320c      	adds	r2, #12
 8019922:	dd08      	ble.n	8019936 <__adddf3+0x16a>
 8019924:	f102 0c14 	add.w	ip, r2, #20
 8019928:	f1c2 020c 	rsb	r2, r2, #12
 801992c:	fa01 f00c 	lsl.w	r0, r1, ip
 8019930:	fa21 f102 	lsr.w	r1, r1, r2
 8019934:	e00c      	b.n	8019950 <__adddf3+0x184>
 8019936:	f102 0214 	add.w	r2, r2, #20
 801993a:	bfd8      	it	le
 801993c:	f1c2 0c20 	rsble	ip, r2, #32
 8019940:	fa01 f102 	lsl.w	r1, r1, r2
 8019944:	fa20 fc0c 	lsr.w	ip, r0, ip
 8019948:	bfdc      	itt	le
 801994a:	ea41 010c 	orrle.w	r1, r1, ip
 801994e:	4090      	lslle	r0, r2
 8019950:	1ae4      	subs	r4, r4, r3
 8019952:	bfa2      	ittt	ge
 8019954:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8019958:	4329      	orrge	r1, r5
 801995a:	bd30      	popge	{r4, r5, pc}
 801995c:	ea6f 0404 	mvn.w	r4, r4
 8019960:	3c1f      	subs	r4, #31
 8019962:	da1c      	bge.n	801999e <__adddf3+0x1d2>
 8019964:	340c      	adds	r4, #12
 8019966:	dc0e      	bgt.n	8019986 <__adddf3+0x1ba>
 8019968:	f104 0414 	add.w	r4, r4, #20
 801996c:	f1c4 0220 	rsb	r2, r4, #32
 8019970:	fa20 f004 	lsr.w	r0, r0, r4
 8019974:	fa01 f302 	lsl.w	r3, r1, r2
 8019978:	ea40 0003 	orr.w	r0, r0, r3
 801997c:	fa21 f304 	lsr.w	r3, r1, r4
 8019980:	ea45 0103 	orr.w	r1, r5, r3
 8019984:	bd30      	pop	{r4, r5, pc}
 8019986:	f1c4 040c 	rsb	r4, r4, #12
 801998a:	f1c4 0220 	rsb	r2, r4, #32
 801998e:	fa20 f002 	lsr.w	r0, r0, r2
 8019992:	fa01 f304 	lsl.w	r3, r1, r4
 8019996:	ea40 0003 	orr.w	r0, r0, r3
 801999a:	4629      	mov	r1, r5
 801999c:	bd30      	pop	{r4, r5, pc}
 801999e:	fa21 f004 	lsr.w	r0, r1, r4
 80199a2:	4629      	mov	r1, r5
 80199a4:	bd30      	pop	{r4, r5, pc}
 80199a6:	f094 0f00 	teq	r4, #0
 80199aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80199ae:	bf06      	itte	eq
 80199b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80199b4:	3401      	addeq	r4, #1
 80199b6:	3d01      	subne	r5, #1
 80199b8:	e74e      	b.n	8019858 <__adddf3+0x8c>
 80199ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80199be:	bf18      	it	ne
 80199c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80199c4:	d029      	beq.n	8019a1a <__adddf3+0x24e>
 80199c6:	ea94 0f05 	teq	r4, r5
 80199ca:	bf08      	it	eq
 80199cc:	ea90 0f02 	teqeq	r0, r2
 80199d0:	d005      	beq.n	80199de <__adddf3+0x212>
 80199d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80199d6:	bf04      	itt	eq
 80199d8:	4619      	moveq	r1, r3
 80199da:	4610      	moveq	r0, r2
 80199dc:	bd30      	pop	{r4, r5, pc}
 80199de:	ea91 0f03 	teq	r1, r3
 80199e2:	bf1e      	ittt	ne
 80199e4:	2100      	movne	r1, #0
 80199e6:	2000      	movne	r0, #0
 80199e8:	bd30      	popne	{r4, r5, pc}
 80199ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80199ee:	d105      	bne.n	80199fc <__adddf3+0x230>
 80199f0:	0040      	lsls	r0, r0, #1
 80199f2:	4149      	adcs	r1, r1
 80199f4:	bf28      	it	cs
 80199f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80199fa:	bd30      	pop	{r4, r5, pc}
 80199fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8019a00:	bf3c      	itt	cc
 8019a02:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8019a06:	bd30      	popcc	{r4, r5, pc}
 8019a08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8019a0c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8019a10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8019a14:	f04f 0000 	mov.w	r0, #0
 8019a18:	bd30      	pop	{r4, r5, pc}
 8019a1a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8019a1e:	bf1a      	itte	ne
 8019a20:	4619      	movne	r1, r3
 8019a22:	4610      	movne	r0, r2
 8019a24:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8019a28:	bf1c      	itt	ne
 8019a2a:	460b      	movne	r3, r1
 8019a2c:	4602      	movne	r2, r0
 8019a2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8019a32:	bf06      	itte	eq
 8019a34:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8019a38:	ea91 0f03 	teqeq	r1, r3
 8019a3c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8019a40:	bd30      	pop	{r4, r5, pc}
 8019a42:	bf00      	nop

08019a44 <__aeabi_ui2d>:
 8019a44:	f090 0f00 	teq	r0, #0
 8019a48:	bf04      	itt	eq
 8019a4a:	2100      	moveq	r1, #0
 8019a4c:	4770      	bxeq	lr
 8019a4e:	b530      	push	{r4, r5, lr}
 8019a50:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8019a54:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8019a58:	f04f 0500 	mov.w	r5, #0
 8019a5c:	f04f 0100 	mov.w	r1, #0
 8019a60:	e750      	b.n	8019904 <__adddf3+0x138>
 8019a62:	bf00      	nop

08019a64 <__aeabi_i2d>:
 8019a64:	f090 0f00 	teq	r0, #0
 8019a68:	bf04      	itt	eq
 8019a6a:	2100      	moveq	r1, #0
 8019a6c:	4770      	bxeq	lr
 8019a6e:	b530      	push	{r4, r5, lr}
 8019a70:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8019a74:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8019a78:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8019a7c:	bf48      	it	mi
 8019a7e:	4240      	negmi	r0, r0
 8019a80:	f04f 0100 	mov.w	r1, #0
 8019a84:	e73e      	b.n	8019904 <__adddf3+0x138>
 8019a86:	bf00      	nop

08019a88 <__aeabi_f2d>:
 8019a88:	0042      	lsls	r2, r0, #1
 8019a8a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8019a8e:	ea4f 0131 	mov.w	r1, r1, rrx
 8019a92:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8019a96:	bf1f      	itttt	ne
 8019a98:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8019a9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8019aa0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8019aa4:	4770      	bxne	lr
 8019aa6:	f092 0f00 	teq	r2, #0
 8019aaa:	bf14      	ite	ne
 8019aac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8019ab0:	4770      	bxeq	lr
 8019ab2:	b530      	push	{r4, r5, lr}
 8019ab4:	f44f 7460 	mov.w	r4, #896	; 0x380
 8019ab8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8019abc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8019ac0:	e720      	b.n	8019904 <__adddf3+0x138>
 8019ac2:	bf00      	nop

08019ac4 <__aeabi_ul2d>:
 8019ac4:	ea50 0201 	orrs.w	r2, r0, r1
 8019ac8:	bf08      	it	eq
 8019aca:	4770      	bxeq	lr
 8019acc:	b530      	push	{r4, r5, lr}
 8019ace:	f04f 0500 	mov.w	r5, #0
 8019ad2:	e00a      	b.n	8019aea <__aeabi_l2d+0x16>

08019ad4 <__aeabi_l2d>:
 8019ad4:	ea50 0201 	orrs.w	r2, r0, r1
 8019ad8:	bf08      	it	eq
 8019ada:	4770      	bxeq	lr
 8019adc:	b530      	push	{r4, r5, lr}
 8019ade:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8019ae2:	d502      	bpl.n	8019aea <__aeabi_l2d+0x16>
 8019ae4:	4240      	negs	r0, r0
 8019ae6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8019aea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8019aee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8019af2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8019af6:	f43f aedc 	beq.w	80198b2 <__adddf3+0xe6>
 8019afa:	f04f 0203 	mov.w	r2, #3
 8019afe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8019b02:	bf18      	it	ne
 8019b04:	3203      	addne	r2, #3
 8019b06:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8019b0a:	bf18      	it	ne
 8019b0c:	3203      	addne	r2, #3
 8019b0e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8019b12:	f1c2 0320 	rsb	r3, r2, #32
 8019b16:	fa00 fc03 	lsl.w	ip, r0, r3
 8019b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8019b1e:	fa01 fe03 	lsl.w	lr, r1, r3
 8019b22:	ea40 000e 	orr.w	r0, r0, lr
 8019b26:	fa21 f102 	lsr.w	r1, r1, r2
 8019b2a:	4414      	add	r4, r2
 8019b2c:	e6c1      	b.n	80198b2 <__adddf3+0xe6>
 8019b2e:	bf00      	nop

08019b30 <__aeabi_dmul>:
 8019b30:	b570      	push	{r4, r5, r6, lr}
 8019b32:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8019b36:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8019b3a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8019b3e:	bf1d      	ittte	ne
 8019b40:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8019b44:	ea94 0f0c 	teqne	r4, ip
 8019b48:	ea95 0f0c 	teqne	r5, ip
 8019b4c:	f000 f8de 	bleq	8019d0c <__aeabi_dmul+0x1dc>
 8019b50:	442c      	add	r4, r5
 8019b52:	ea81 0603 	eor.w	r6, r1, r3
 8019b56:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8019b5a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8019b5e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8019b62:	bf18      	it	ne
 8019b64:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8019b68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8019b6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019b70:	d038      	beq.n	8019be4 <__aeabi_dmul+0xb4>
 8019b72:	fba0 ce02 	umull	ip, lr, r0, r2
 8019b76:	f04f 0500 	mov.w	r5, #0
 8019b7a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8019b7e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8019b82:	fbe0 e503 	umlal	lr, r5, r0, r3
 8019b86:	f04f 0600 	mov.w	r6, #0
 8019b8a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8019b8e:	f09c 0f00 	teq	ip, #0
 8019b92:	bf18      	it	ne
 8019b94:	f04e 0e01 	orrne.w	lr, lr, #1
 8019b98:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8019b9c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8019ba0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8019ba4:	d204      	bcs.n	8019bb0 <__aeabi_dmul+0x80>
 8019ba6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8019baa:	416d      	adcs	r5, r5
 8019bac:	eb46 0606 	adc.w	r6, r6, r6
 8019bb0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8019bb4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8019bb8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8019bbc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8019bc0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8019bc4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8019bc8:	bf88      	it	hi
 8019bca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8019bce:	d81e      	bhi.n	8019c0e <__aeabi_dmul+0xde>
 8019bd0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8019bd4:	bf08      	it	eq
 8019bd6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8019bda:	f150 0000 	adcs.w	r0, r0, #0
 8019bde:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8019be2:	bd70      	pop	{r4, r5, r6, pc}
 8019be4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8019be8:	ea46 0101 	orr.w	r1, r6, r1
 8019bec:	ea40 0002 	orr.w	r0, r0, r2
 8019bf0:	ea81 0103 	eor.w	r1, r1, r3
 8019bf4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8019bf8:	bfc2      	ittt	gt
 8019bfa:	ebd4 050c 	rsbsgt	r5, r4, ip
 8019bfe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8019c02:	bd70      	popgt	{r4, r5, r6, pc}
 8019c04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8019c08:	f04f 0e00 	mov.w	lr, #0
 8019c0c:	3c01      	subs	r4, #1
 8019c0e:	f300 80ab 	bgt.w	8019d68 <__aeabi_dmul+0x238>
 8019c12:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8019c16:	bfde      	ittt	le
 8019c18:	2000      	movle	r0, #0
 8019c1a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8019c1e:	bd70      	pople	{r4, r5, r6, pc}
 8019c20:	f1c4 0400 	rsb	r4, r4, #0
 8019c24:	3c20      	subs	r4, #32
 8019c26:	da35      	bge.n	8019c94 <__aeabi_dmul+0x164>
 8019c28:	340c      	adds	r4, #12
 8019c2a:	dc1b      	bgt.n	8019c64 <__aeabi_dmul+0x134>
 8019c2c:	f104 0414 	add.w	r4, r4, #20
 8019c30:	f1c4 0520 	rsb	r5, r4, #32
 8019c34:	fa00 f305 	lsl.w	r3, r0, r5
 8019c38:	fa20 f004 	lsr.w	r0, r0, r4
 8019c3c:	fa01 f205 	lsl.w	r2, r1, r5
 8019c40:	ea40 0002 	orr.w	r0, r0, r2
 8019c44:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8019c48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8019c4c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8019c50:	fa21 f604 	lsr.w	r6, r1, r4
 8019c54:	eb42 0106 	adc.w	r1, r2, r6
 8019c58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8019c5c:	bf08      	it	eq
 8019c5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8019c62:	bd70      	pop	{r4, r5, r6, pc}
 8019c64:	f1c4 040c 	rsb	r4, r4, #12
 8019c68:	f1c4 0520 	rsb	r5, r4, #32
 8019c6c:	fa00 f304 	lsl.w	r3, r0, r4
 8019c70:	fa20 f005 	lsr.w	r0, r0, r5
 8019c74:	fa01 f204 	lsl.w	r2, r1, r4
 8019c78:	ea40 0002 	orr.w	r0, r0, r2
 8019c7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8019c80:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8019c84:	f141 0100 	adc.w	r1, r1, #0
 8019c88:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8019c8c:	bf08      	it	eq
 8019c8e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8019c92:	bd70      	pop	{r4, r5, r6, pc}
 8019c94:	f1c4 0520 	rsb	r5, r4, #32
 8019c98:	fa00 f205 	lsl.w	r2, r0, r5
 8019c9c:	ea4e 0e02 	orr.w	lr, lr, r2
 8019ca0:	fa20 f304 	lsr.w	r3, r0, r4
 8019ca4:	fa01 f205 	lsl.w	r2, r1, r5
 8019ca8:	ea43 0302 	orr.w	r3, r3, r2
 8019cac:	fa21 f004 	lsr.w	r0, r1, r4
 8019cb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8019cb4:	fa21 f204 	lsr.w	r2, r1, r4
 8019cb8:	ea20 0002 	bic.w	r0, r0, r2
 8019cbc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8019cc0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8019cc4:	bf08      	it	eq
 8019cc6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8019cca:	bd70      	pop	{r4, r5, r6, pc}
 8019ccc:	f094 0f00 	teq	r4, #0
 8019cd0:	d10f      	bne.n	8019cf2 <__aeabi_dmul+0x1c2>
 8019cd2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8019cd6:	0040      	lsls	r0, r0, #1
 8019cd8:	eb41 0101 	adc.w	r1, r1, r1
 8019cdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8019ce0:	bf08      	it	eq
 8019ce2:	3c01      	subeq	r4, #1
 8019ce4:	d0f7      	beq.n	8019cd6 <__aeabi_dmul+0x1a6>
 8019ce6:	ea41 0106 	orr.w	r1, r1, r6
 8019cea:	f095 0f00 	teq	r5, #0
 8019cee:	bf18      	it	ne
 8019cf0:	4770      	bxne	lr
 8019cf2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8019cf6:	0052      	lsls	r2, r2, #1
 8019cf8:	eb43 0303 	adc.w	r3, r3, r3
 8019cfc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8019d00:	bf08      	it	eq
 8019d02:	3d01      	subeq	r5, #1
 8019d04:	d0f7      	beq.n	8019cf6 <__aeabi_dmul+0x1c6>
 8019d06:	ea43 0306 	orr.w	r3, r3, r6
 8019d0a:	4770      	bx	lr
 8019d0c:	ea94 0f0c 	teq	r4, ip
 8019d10:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8019d14:	bf18      	it	ne
 8019d16:	ea95 0f0c 	teqne	r5, ip
 8019d1a:	d00c      	beq.n	8019d36 <__aeabi_dmul+0x206>
 8019d1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8019d20:	bf18      	it	ne
 8019d22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8019d26:	d1d1      	bne.n	8019ccc <__aeabi_dmul+0x19c>
 8019d28:	ea81 0103 	eor.w	r1, r1, r3
 8019d2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8019d30:	f04f 0000 	mov.w	r0, #0
 8019d34:	bd70      	pop	{r4, r5, r6, pc}
 8019d36:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8019d3a:	bf06      	itte	eq
 8019d3c:	4610      	moveq	r0, r2
 8019d3e:	4619      	moveq	r1, r3
 8019d40:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8019d44:	d019      	beq.n	8019d7a <__aeabi_dmul+0x24a>
 8019d46:	ea94 0f0c 	teq	r4, ip
 8019d4a:	d102      	bne.n	8019d52 <__aeabi_dmul+0x222>
 8019d4c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8019d50:	d113      	bne.n	8019d7a <__aeabi_dmul+0x24a>
 8019d52:	ea95 0f0c 	teq	r5, ip
 8019d56:	d105      	bne.n	8019d64 <__aeabi_dmul+0x234>
 8019d58:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8019d5c:	bf1c      	itt	ne
 8019d5e:	4610      	movne	r0, r2
 8019d60:	4619      	movne	r1, r3
 8019d62:	d10a      	bne.n	8019d7a <__aeabi_dmul+0x24a>
 8019d64:	ea81 0103 	eor.w	r1, r1, r3
 8019d68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8019d6c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8019d70:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8019d74:	f04f 0000 	mov.w	r0, #0
 8019d78:	bd70      	pop	{r4, r5, r6, pc}
 8019d7a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8019d7e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8019d82:	bd70      	pop	{r4, r5, r6, pc}

08019d84 <__aeabi_ddiv>:
 8019d84:	b570      	push	{r4, r5, r6, lr}
 8019d86:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8019d8a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8019d8e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8019d92:	bf1d      	ittte	ne
 8019d94:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8019d98:	ea94 0f0c 	teqne	r4, ip
 8019d9c:	ea95 0f0c 	teqne	r5, ip
 8019da0:	f000 f8a7 	bleq	8019ef2 <__aeabi_ddiv+0x16e>
 8019da4:	eba4 0405 	sub.w	r4, r4, r5
 8019da8:	ea81 0e03 	eor.w	lr, r1, r3
 8019dac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8019db0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8019db4:	f000 8088 	beq.w	8019ec8 <__aeabi_ddiv+0x144>
 8019db8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8019dbc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8019dc0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8019dc4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8019dc8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8019dcc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8019dd0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8019dd4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8019dd8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8019ddc:	429d      	cmp	r5, r3
 8019dde:	bf08      	it	eq
 8019de0:	4296      	cmpeq	r6, r2
 8019de2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8019de6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8019dea:	d202      	bcs.n	8019df2 <__aeabi_ddiv+0x6e>
 8019dec:	085b      	lsrs	r3, r3, #1
 8019dee:	ea4f 0232 	mov.w	r2, r2, rrx
 8019df2:	1ab6      	subs	r6, r6, r2
 8019df4:	eb65 0503 	sbc.w	r5, r5, r3
 8019df8:	085b      	lsrs	r3, r3, #1
 8019dfa:	ea4f 0232 	mov.w	r2, r2, rrx
 8019dfe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8019e02:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8019e06:	ebb6 0e02 	subs.w	lr, r6, r2
 8019e0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8019e0e:	bf22      	ittt	cs
 8019e10:	1ab6      	subcs	r6, r6, r2
 8019e12:	4675      	movcs	r5, lr
 8019e14:	ea40 000c 	orrcs.w	r0, r0, ip
 8019e18:	085b      	lsrs	r3, r3, #1
 8019e1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8019e1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8019e22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8019e26:	bf22      	ittt	cs
 8019e28:	1ab6      	subcs	r6, r6, r2
 8019e2a:	4675      	movcs	r5, lr
 8019e2c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8019e30:	085b      	lsrs	r3, r3, #1
 8019e32:	ea4f 0232 	mov.w	r2, r2, rrx
 8019e36:	ebb6 0e02 	subs.w	lr, r6, r2
 8019e3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8019e3e:	bf22      	ittt	cs
 8019e40:	1ab6      	subcs	r6, r6, r2
 8019e42:	4675      	movcs	r5, lr
 8019e44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8019e48:	085b      	lsrs	r3, r3, #1
 8019e4a:	ea4f 0232 	mov.w	r2, r2, rrx
 8019e4e:	ebb6 0e02 	subs.w	lr, r6, r2
 8019e52:	eb75 0e03 	sbcs.w	lr, r5, r3
 8019e56:	bf22      	ittt	cs
 8019e58:	1ab6      	subcs	r6, r6, r2
 8019e5a:	4675      	movcs	r5, lr
 8019e5c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8019e60:	ea55 0e06 	orrs.w	lr, r5, r6
 8019e64:	d018      	beq.n	8019e98 <__aeabi_ddiv+0x114>
 8019e66:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8019e6a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8019e6e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8019e72:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8019e76:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8019e7a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8019e7e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8019e82:	d1c0      	bne.n	8019e06 <__aeabi_ddiv+0x82>
 8019e84:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8019e88:	d10b      	bne.n	8019ea2 <__aeabi_ddiv+0x11e>
 8019e8a:	ea41 0100 	orr.w	r1, r1, r0
 8019e8e:	f04f 0000 	mov.w	r0, #0
 8019e92:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8019e96:	e7b6      	b.n	8019e06 <__aeabi_ddiv+0x82>
 8019e98:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8019e9c:	bf04      	itt	eq
 8019e9e:	4301      	orreq	r1, r0
 8019ea0:	2000      	moveq	r0, #0
 8019ea2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8019ea6:	bf88      	it	hi
 8019ea8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8019eac:	f63f aeaf 	bhi.w	8019c0e <__aeabi_dmul+0xde>
 8019eb0:	ebb5 0c03 	subs.w	ip, r5, r3
 8019eb4:	bf04      	itt	eq
 8019eb6:	ebb6 0c02 	subseq.w	ip, r6, r2
 8019eba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8019ebe:	f150 0000 	adcs.w	r0, r0, #0
 8019ec2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8019ec6:	bd70      	pop	{r4, r5, r6, pc}
 8019ec8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8019ecc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8019ed0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8019ed4:	bfc2      	ittt	gt
 8019ed6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8019eda:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8019ede:	bd70      	popgt	{r4, r5, r6, pc}
 8019ee0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8019ee4:	f04f 0e00 	mov.w	lr, #0
 8019ee8:	3c01      	subs	r4, #1
 8019eea:	e690      	b.n	8019c0e <__aeabi_dmul+0xde>
 8019eec:	ea45 0e06 	orr.w	lr, r5, r6
 8019ef0:	e68d      	b.n	8019c0e <__aeabi_dmul+0xde>
 8019ef2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8019ef6:	ea94 0f0c 	teq	r4, ip
 8019efa:	bf08      	it	eq
 8019efc:	ea95 0f0c 	teqeq	r5, ip
 8019f00:	f43f af3b 	beq.w	8019d7a <__aeabi_dmul+0x24a>
 8019f04:	ea94 0f0c 	teq	r4, ip
 8019f08:	d10a      	bne.n	8019f20 <__aeabi_ddiv+0x19c>
 8019f0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8019f0e:	f47f af34 	bne.w	8019d7a <__aeabi_dmul+0x24a>
 8019f12:	ea95 0f0c 	teq	r5, ip
 8019f16:	f47f af25 	bne.w	8019d64 <__aeabi_dmul+0x234>
 8019f1a:	4610      	mov	r0, r2
 8019f1c:	4619      	mov	r1, r3
 8019f1e:	e72c      	b.n	8019d7a <__aeabi_dmul+0x24a>
 8019f20:	ea95 0f0c 	teq	r5, ip
 8019f24:	d106      	bne.n	8019f34 <__aeabi_ddiv+0x1b0>
 8019f26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8019f2a:	f43f aefd 	beq.w	8019d28 <__aeabi_dmul+0x1f8>
 8019f2e:	4610      	mov	r0, r2
 8019f30:	4619      	mov	r1, r3
 8019f32:	e722      	b.n	8019d7a <__aeabi_dmul+0x24a>
 8019f34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8019f38:	bf18      	it	ne
 8019f3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8019f3e:	f47f aec5 	bne.w	8019ccc <__aeabi_dmul+0x19c>
 8019f42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8019f46:	f47f af0d 	bne.w	8019d64 <__aeabi_dmul+0x234>
 8019f4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8019f4e:	f47f aeeb 	bne.w	8019d28 <__aeabi_dmul+0x1f8>
 8019f52:	e712      	b.n	8019d7a <__aeabi_dmul+0x24a>

08019f54 <__gedf2>:
 8019f54:	f04f 3cff 	mov.w	ip, #4294967295
 8019f58:	e006      	b.n	8019f68 <__cmpdf2+0x4>
 8019f5a:	bf00      	nop

08019f5c <__ledf2>:
 8019f5c:	f04f 0c01 	mov.w	ip, #1
 8019f60:	e002      	b.n	8019f68 <__cmpdf2+0x4>
 8019f62:	bf00      	nop

08019f64 <__cmpdf2>:
 8019f64:	f04f 0c01 	mov.w	ip, #1
 8019f68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8019f6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8019f70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8019f74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8019f78:	bf18      	it	ne
 8019f7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8019f7e:	d01b      	beq.n	8019fb8 <__cmpdf2+0x54>
 8019f80:	b001      	add	sp, #4
 8019f82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8019f86:	bf0c      	ite	eq
 8019f88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8019f8c:	ea91 0f03 	teqne	r1, r3
 8019f90:	bf02      	ittt	eq
 8019f92:	ea90 0f02 	teqeq	r0, r2
 8019f96:	2000      	moveq	r0, #0
 8019f98:	4770      	bxeq	lr
 8019f9a:	f110 0f00 	cmn.w	r0, #0
 8019f9e:	ea91 0f03 	teq	r1, r3
 8019fa2:	bf58      	it	pl
 8019fa4:	4299      	cmppl	r1, r3
 8019fa6:	bf08      	it	eq
 8019fa8:	4290      	cmpeq	r0, r2
 8019faa:	bf2c      	ite	cs
 8019fac:	17d8      	asrcs	r0, r3, #31
 8019fae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8019fb2:	f040 0001 	orr.w	r0, r0, #1
 8019fb6:	4770      	bx	lr
 8019fb8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8019fbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8019fc0:	d102      	bne.n	8019fc8 <__cmpdf2+0x64>
 8019fc2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8019fc6:	d107      	bne.n	8019fd8 <__cmpdf2+0x74>
 8019fc8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8019fcc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8019fd0:	d1d6      	bne.n	8019f80 <__cmpdf2+0x1c>
 8019fd2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8019fd6:	d0d3      	beq.n	8019f80 <__cmpdf2+0x1c>
 8019fd8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8019fdc:	4770      	bx	lr
 8019fde:	bf00      	nop

08019fe0 <__aeabi_cdrcmple>:
 8019fe0:	4684      	mov	ip, r0
 8019fe2:	4610      	mov	r0, r2
 8019fe4:	4662      	mov	r2, ip
 8019fe6:	468c      	mov	ip, r1
 8019fe8:	4619      	mov	r1, r3
 8019fea:	4663      	mov	r3, ip
 8019fec:	e000      	b.n	8019ff0 <__aeabi_cdcmpeq>
 8019fee:	bf00      	nop

08019ff0 <__aeabi_cdcmpeq>:
 8019ff0:	b501      	push	{r0, lr}
 8019ff2:	f7ff ffb7 	bl	8019f64 <__cmpdf2>
 8019ff6:	2800      	cmp	r0, #0
 8019ff8:	bf48      	it	mi
 8019ffa:	f110 0f00 	cmnmi.w	r0, #0
 8019ffe:	bd01      	pop	{r0, pc}

0801a000 <__aeabi_dcmpeq>:
 801a000:	f84d ed08 	str.w	lr, [sp, #-8]!
 801a004:	f7ff fff4 	bl	8019ff0 <__aeabi_cdcmpeq>
 801a008:	bf0c      	ite	eq
 801a00a:	2001      	moveq	r0, #1
 801a00c:	2000      	movne	r0, #0
 801a00e:	f85d fb08 	ldr.w	pc, [sp], #8
 801a012:	bf00      	nop

0801a014 <__aeabi_dcmplt>:
 801a014:	f84d ed08 	str.w	lr, [sp, #-8]!
 801a018:	f7ff ffea 	bl	8019ff0 <__aeabi_cdcmpeq>
 801a01c:	bf34      	ite	cc
 801a01e:	2001      	movcc	r0, #1
 801a020:	2000      	movcs	r0, #0
 801a022:	f85d fb08 	ldr.w	pc, [sp], #8
 801a026:	bf00      	nop

0801a028 <__aeabi_dcmple>:
 801a028:	f84d ed08 	str.w	lr, [sp, #-8]!
 801a02c:	f7ff ffe0 	bl	8019ff0 <__aeabi_cdcmpeq>
 801a030:	bf94      	ite	ls
 801a032:	2001      	movls	r0, #1
 801a034:	2000      	movhi	r0, #0
 801a036:	f85d fb08 	ldr.w	pc, [sp], #8
 801a03a:	bf00      	nop

0801a03c <__aeabi_dcmpge>:
 801a03c:	f84d ed08 	str.w	lr, [sp, #-8]!
 801a040:	f7ff ffce 	bl	8019fe0 <__aeabi_cdrcmple>
 801a044:	bf94      	ite	ls
 801a046:	2001      	movls	r0, #1
 801a048:	2000      	movhi	r0, #0
 801a04a:	f85d fb08 	ldr.w	pc, [sp], #8
 801a04e:	bf00      	nop

0801a050 <__aeabi_dcmpgt>:
 801a050:	f84d ed08 	str.w	lr, [sp, #-8]!
 801a054:	f7ff ffc4 	bl	8019fe0 <__aeabi_cdrcmple>
 801a058:	bf34      	ite	cc
 801a05a:	2001      	movcc	r0, #1
 801a05c:	2000      	movcs	r0, #0
 801a05e:	f85d fb08 	ldr.w	pc, [sp], #8
 801a062:	bf00      	nop

0801a064 <__aeabi_d2iz>:
 801a064:	ea4f 0241 	mov.w	r2, r1, lsl #1
 801a068:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 801a06c:	d215      	bcs.n	801a09a <__aeabi_d2iz+0x36>
 801a06e:	d511      	bpl.n	801a094 <__aeabi_d2iz+0x30>
 801a070:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 801a074:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 801a078:	d912      	bls.n	801a0a0 <__aeabi_d2iz+0x3c>
 801a07a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 801a07e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801a082:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 801a086:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 801a08a:	fa23 f002 	lsr.w	r0, r3, r2
 801a08e:	bf18      	it	ne
 801a090:	4240      	negne	r0, r0
 801a092:	4770      	bx	lr
 801a094:	f04f 0000 	mov.w	r0, #0
 801a098:	4770      	bx	lr
 801a09a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 801a09e:	d105      	bne.n	801a0ac <__aeabi_d2iz+0x48>
 801a0a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 801a0a4:	bf08      	it	eq
 801a0a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 801a0aa:	4770      	bx	lr
 801a0ac:	f04f 0000 	mov.w	r0, #0
 801a0b0:	4770      	bx	lr
 801a0b2:	bf00      	nop

0801a0b4 <__aeabi_d2f>:
 801a0b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 801a0b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 801a0bc:	bf24      	itt	cs
 801a0be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 801a0c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 801a0c6:	d90d      	bls.n	801a0e4 <__aeabi_d2f+0x30>
 801a0c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 801a0cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 801a0d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 801a0d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 801a0d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 801a0dc:	bf08      	it	eq
 801a0de:	f020 0001 	biceq.w	r0, r0, #1
 801a0e2:	4770      	bx	lr
 801a0e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 801a0e8:	d121      	bne.n	801a12e <__aeabi_d2f+0x7a>
 801a0ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 801a0ee:	bfbc      	itt	lt
 801a0f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 801a0f4:	4770      	bxlt	lr
 801a0f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801a0fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 801a0fe:	f1c2 0218 	rsb	r2, r2, #24
 801a102:	f1c2 0c20 	rsb	ip, r2, #32
 801a106:	fa10 f30c 	lsls.w	r3, r0, ip
 801a10a:	fa20 f002 	lsr.w	r0, r0, r2
 801a10e:	bf18      	it	ne
 801a110:	f040 0001 	orrne.w	r0, r0, #1
 801a114:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 801a118:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 801a11c:	fa03 fc0c 	lsl.w	ip, r3, ip
 801a120:	ea40 000c 	orr.w	r0, r0, ip
 801a124:	fa23 f302 	lsr.w	r3, r3, r2
 801a128:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a12c:	e7cc      	b.n	801a0c8 <__aeabi_d2f+0x14>
 801a12e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 801a132:	d107      	bne.n	801a144 <__aeabi_d2f+0x90>
 801a134:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 801a138:	bf1e      	ittt	ne
 801a13a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 801a13e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 801a142:	4770      	bxne	lr
 801a144:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 801a148:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 801a14c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801a150:	4770      	bx	lr
 801a152:	bf00      	nop

0801a154 <__errno>:
 801a154:	f240 43f8 	movw	r3, #1272	; 0x4f8
 801a158:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a15c:	6818      	ldr	r0, [r3, #0]
 801a15e:	4770      	bx	lr

0801a160 <__libc_init_array>:
 801a160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a162:	4f20      	ldr	r7, [pc, #128]	; (801a1e4 <__libc_init_array+0x84>)
 801a164:	4c20      	ldr	r4, [pc, #128]	; (801a1e8 <__libc_init_array+0x88>)
 801a166:	1b38      	subs	r0, r7, r4
 801a168:	1087      	asrs	r7, r0, #2
 801a16a:	d017      	beq.n	801a19c <__libc_init_array+0x3c>
 801a16c:	1e7a      	subs	r2, r7, #1
 801a16e:	6823      	ldr	r3, [r4, #0]
 801a170:	2501      	movs	r5, #1
 801a172:	f002 0601 	and.w	r6, r2, #1
 801a176:	4798      	blx	r3
 801a178:	42af      	cmp	r7, r5
 801a17a:	d00f      	beq.n	801a19c <__libc_init_array+0x3c>
 801a17c:	b12e      	cbz	r6, 801a18a <__libc_init_array+0x2a>
 801a17e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 801a182:	2502      	movs	r5, #2
 801a184:	4788      	blx	r1
 801a186:	42af      	cmp	r7, r5
 801a188:	d008      	beq.n	801a19c <__libc_init_array+0x3c>
 801a18a:	6860      	ldr	r0, [r4, #4]
 801a18c:	4780      	blx	r0
 801a18e:	3502      	adds	r5, #2
 801a190:	68a2      	ldr	r2, [r4, #8]
 801a192:	1d26      	adds	r6, r4, #4
 801a194:	4790      	blx	r2
 801a196:	3408      	adds	r4, #8
 801a198:	42af      	cmp	r7, r5
 801a19a:	d1f6      	bne.n	801a18a <__libc_init_array+0x2a>
 801a19c:	4f13      	ldr	r7, [pc, #76]	; (801a1ec <__libc_init_array+0x8c>)
 801a19e:	4c14      	ldr	r4, [pc, #80]	; (801a1f0 <__libc_init_array+0x90>)
 801a1a0:	f7ed fc92 	bl	8007ac8 <_init>
 801a1a4:	1b3b      	subs	r3, r7, r4
 801a1a6:	109f      	asrs	r7, r3, #2
 801a1a8:	d018      	beq.n	801a1dc <__libc_init_array+0x7c>
 801a1aa:	1e7d      	subs	r5, r7, #1
 801a1ac:	6821      	ldr	r1, [r4, #0]
 801a1ae:	f005 0601 	and.w	r6, r5, #1
 801a1b2:	2501      	movs	r5, #1
 801a1b4:	4788      	blx	r1
 801a1b6:	42af      	cmp	r7, r5
 801a1b8:	d011      	beq.n	801a1de <__libc_init_array+0x7e>
 801a1ba:	b12e      	cbz	r6, 801a1c8 <__libc_init_array+0x68>
 801a1bc:	f854 0f04 	ldr.w	r0, [r4, #4]!
 801a1c0:	2502      	movs	r5, #2
 801a1c2:	4780      	blx	r0
 801a1c4:	42af      	cmp	r7, r5
 801a1c6:	d00b      	beq.n	801a1e0 <__libc_init_array+0x80>
 801a1c8:	6862      	ldr	r2, [r4, #4]
 801a1ca:	4790      	blx	r2
 801a1cc:	3502      	adds	r5, #2
 801a1ce:	68a3      	ldr	r3, [r4, #8]
 801a1d0:	1d26      	adds	r6, r4, #4
 801a1d2:	4798      	blx	r3
 801a1d4:	3408      	adds	r4, #8
 801a1d6:	42af      	cmp	r7, r5
 801a1d8:	d1f6      	bne.n	801a1c8 <__libc_init_array+0x68>
 801a1da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1e2:	bf00      	nop
 801a1e4:	08020ac8 	.word	0x08020ac8
 801a1e8:	08020ac8 	.word	0x08020ac8
 801a1ec:	08020ac8 	.word	0x08020ac8
 801a1f0:	08020ac8 	.word	0x08020ac8

0801a1f4 <malloc>:
 801a1f4:	f240 43f8 	movw	r3, #1272	; 0x4f8
 801a1f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a1fc:	4601      	mov	r1, r0
 801a1fe:	6818      	ldr	r0, [r3, #0]
 801a200:	f000 b808 	b.w	801a214 <_malloc_r>

0801a204 <free>:
 801a204:	f240 43f8 	movw	r3, #1272	; 0x4f8
 801a208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a20c:	4601      	mov	r1, r0
 801a20e:	6818      	ldr	r0, [r3, #0]
 801a210:	f003 bcd2 	b.w	801dbb8 <_free_r>

0801a214 <_malloc_r>:
 801a214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a218:	f101 050b 	add.w	r5, r1, #11
 801a21c:	2d16      	cmp	r5, #22
 801a21e:	b083      	sub	sp, #12
 801a220:	4606      	mov	r6, r0
 801a222:	d927      	bls.n	801a274 <_malloc_r+0x60>
 801a224:	f035 0507 	bics.w	r5, r5, #7
 801a228:	d427      	bmi.n	801a27a <_malloc_r+0x66>
 801a22a:	42a9      	cmp	r1, r5
 801a22c:	d825      	bhi.n	801a27a <_malloc_r+0x66>
 801a22e:	4630      	mov	r0, r6
 801a230:	f000 fbd6 	bl	801a9e0 <__malloc_lock>
 801a234:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 801a238:	d223      	bcs.n	801a282 <_malloc_r+0x6e>
 801a23a:	4fba      	ldr	r7, [pc, #744]	; (801a524 <_malloc_r+0x310>)
 801a23c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 801a240:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 801a244:	68d4      	ldr	r4, [r2, #12]
 801a246:	4294      	cmp	r4, r2
 801a248:	f000 81de 	beq.w	801a608 <_malloc_r+0x3f4>
 801a24c:	6863      	ldr	r3, [r4, #4]
 801a24e:	68e2      	ldr	r2, [r4, #12]
 801a250:	68a1      	ldr	r1, [r4, #8]
 801a252:	f023 0003 	bic.w	r0, r3, #3
 801a256:	1823      	adds	r3, r4, r0
 801a258:	60ca      	str	r2, [r1, #12]
 801a25a:	6858      	ldr	r0, [r3, #4]
 801a25c:	6091      	str	r1, [r2, #8]
 801a25e:	f040 0201 	orr.w	r2, r0, #1
 801a262:	605a      	str	r2, [r3, #4]
 801a264:	4630      	mov	r0, r6
 801a266:	f000 fbbd 	bl	801a9e4 <__malloc_unlock>
 801a26a:	3408      	adds	r4, #8
 801a26c:	4620      	mov	r0, r4
 801a26e:	b003      	add	sp, #12
 801a270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a274:	2510      	movs	r5, #16
 801a276:	42a9      	cmp	r1, r5
 801a278:	d9d9      	bls.n	801a22e <_malloc_r+0x1a>
 801a27a:	240c      	movs	r4, #12
 801a27c:	6034      	str	r4, [r6, #0]
 801a27e:	2400      	movs	r4, #0
 801a280:	e7f4      	b.n	801a26c <_malloc_r+0x58>
 801a282:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 801a286:	f000 808b 	beq.w	801a3a0 <_malloc_r+0x18c>
 801a28a:	f1bc 0f04 	cmp.w	ip, #4
 801a28e:	f200 8155 	bhi.w	801a53c <_malloc_r+0x328>
 801a292:	ea4f 1795 	mov.w	r7, r5, lsr #6
 801a296:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 801a29a:	ea4f 014e 	mov.w	r1, lr, lsl #1
 801a29e:	4fa1      	ldr	r7, [pc, #644]	; (801a524 <_malloc_r+0x310>)
 801a2a0:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 801a2a4:	68cc      	ldr	r4, [r1, #12]
 801a2a6:	42a1      	cmp	r1, r4
 801a2a8:	d105      	bne.n	801a2b6 <_malloc_r+0xa2>
 801a2aa:	e00c      	b.n	801a2c6 <_malloc_r+0xb2>
 801a2ac:	2a00      	cmp	r2, #0
 801a2ae:	da7c      	bge.n	801a3aa <_malloc_r+0x196>
 801a2b0:	68e4      	ldr	r4, [r4, #12]
 801a2b2:	42a1      	cmp	r1, r4
 801a2b4:	d007      	beq.n	801a2c6 <_malloc_r+0xb2>
 801a2b6:	6863      	ldr	r3, [r4, #4]
 801a2b8:	f023 0003 	bic.w	r0, r3, #3
 801a2bc:	1b42      	subs	r2, r0, r5
 801a2be:	2a0f      	cmp	r2, #15
 801a2c0:	ddf4      	ble.n	801a2ac <_malloc_r+0x98>
 801a2c2:	f10e 3eff 	add.w	lr, lr, #4294967295
 801a2c6:	f10e 0c01 	add.w	ip, lr, #1
 801a2ca:	4b96      	ldr	r3, [pc, #600]	; (801a524 <_malloc_r+0x310>)
 801a2cc:	693c      	ldr	r4, [r7, #16]
 801a2ce:	f103 0e08 	add.w	lr, r3, #8
 801a2d2:	4574      	cmp	r4, lr
 801a2d4:	f000 8175 	beq.w	801a5c2 <_malloc_r+0x3ae>
 801a2d8:	6861      	ldr	r1, [r4, #4]
 801a2da:	f021 0103 	bic.w	r1, r1, #3
 801a2de:	1b4a      	subs	r2, r1, r5
 801a2e0:	2a0f      	cmp	r2, #15
 801a2e2:	f300 815b 	bgt.w	801a59c <_malloc_r+0x388>
 801a2e6:	2a00      	cmp	r2, #0
 801a2e8:	f8c3 e014 	str.w	lr, [r3, #20]
 801a2ec:	f8c3 e010 	str.w	lr, [r3, #16]
 801a2f0:	da69      	bge.n	801a3c6 <_malloc_r+0x1b2>
 801a2f2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801a2f6:	f080 812f 	bcs.w	801a558 <_malloc_r+0x344>
 801a2fa:	08ca      	lsrs	r2, r1, #3
 801a2fc:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 801a300:	f04f 0901 	mov.w	r9, #1
 801a304:	1092      	asrs	r2, r2, #2
 801a306:	fa09 f902 	lsl.w	r9, r9, r2
 801a30a:	685a      	ldr	r2, [r3, #4]
 801a30c:	6888      	ldr	r0, [r1, #8]
 801a30e:	60e1      	str	r1, [r4, #12]
 801a310:	ea49 0902 	orr.w	r9, r9, r2
 801a314:	60a0      	str	r0, [r4, #8]
 801a316:	f8c3 9004 	str.w	r9, [r3, #4]
 801a31a:	608c      	str	r4, [r1, #8]
 801a31c:	60c4      	str	r4, [r0, #12]
 801a31e:	2001      	movs	r0, #1
 801a320:	ea4f 04ac 	mov.w	r4, ip, asr #2
 801a324:	fa00 f004 	lsl.w	r0, r0, r4
 801a328:	4548      	cmp	r0, r9
 801a32a:	d856      	bhi.n	801a3da <_malloc_r+0x1c6>
 801a32c:	ea19 0f00 	tst.w	r9, r0
 801a330:	d107      	bne.n	801a342 <_malloc_r+0x12e>
 801a332:	f02c 0c03 	bic.w	ip, ip, #3
 801a336:	0040      	lsls	r0, r0, #1
 801a338:	ea19 0f00 	tst.w	r9, r0
 801a33c:	f10c 0c04 	add.w	ip, ip, #4
 801a340:	d0f9      	beq.n	801a336 <_malloc_r+0x122>
 801a342:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 801a346:	464c      	mov	r4, r9
 801a348:	46e0      	mov	r8, ip
 801a34a:	68e3      	ldr	r3, [r4, #12]
 801a34c:	429c      	cmp	r4, r3
 801a34e:	d107      	bne.n	801a360 <_malloc_r+0x14c>
 801a350:	e13a      	b.n	801a5c8 <_malloc_r+0x3b4>
 801a352:	2a00      	cmp	r2, #0
 801a354:	f280 8162 	bge.w	801a61c <_malloc_r+0x408>
 801a358:	68db      	ldr	r3, [r3, #12]
 801a35a:	429c      	cmp	r4, r3
 801a35c:	f000 8134 	beq.w	801a5c8 <_malloc_r+0x3b4>
 801a360:	6859      	ldr	r1, [r3, #4]
 801a362:	f021 0103 	bic.w	r1, r1, #3
 801a366:	1b4a      	subs	r2, r1, r5
 801a368:	2a0f      	cmp	r2, #15
 801a36a:	ddf2      	ble.n	801a352 <_malloc_r+0x13e>
 801a36c:	461c      	mov	r4, r3
 801a36e:	1959      	adds	r1, r3, r5
 801a370:	68d8      	ldr	r0, [r3, #12]
 801a372:	f854 cf08 	ldr.w	ip, [r4, #8]!
 801a376:	508a      	str	r2, [r1, r2]
 801a378:	f045 0501 	orr.w	r5, r5, #1
 801a37c:	f042 0201 	orr.w	r2, r2, #1
 801a380:	f8cc 000c 	str.w	r0, [ip, #12]
 801a384:	f8c0 c008 	str.w	ip, [r0, #8]
 801a388:	605d      	str	r5, [r3, #4]
 801a38a:	6179      	str	r1, [r7, #20]
 801a38c:	6139      	str	r1, [r7, #16]
 801a38e:	f8c1 e00c 	str.w	lr, [r1, #12]
 801a392:	f8c1 e008 	str.w	lr, [r1, #8]
 801a396:	604a      	str	r2, [r1, #4]
 801a398:	4630      	mov	r0, r6
 801a39a:	f000 fb23 	bl	801a9e4 <__malloc_unlock>
 801a39e:	e765      	b.n	801a26c <_malloc_r+0x58>
 801a3a0:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 801a3a4:	ea4f 014e 	mov.w	r1, lr, lsl #1
 801a3a8:	e779      	b.n	801a29e <_malloc_r+0x8a>
 801a3aa:	1822      	adds	r2, r4, r0
 801a3ac:	68e3      	ldr	r3, [r4, #12]
 801a3ae:	6850      	ldr	r0, [r2, #4]
 801a3b0:	68a1      	ldr	r1, [r4, #8]
 801a3b2:	f040 0001 	orr.w	r0, r0, #1
 801a3b6:	6050      	str	r0, [r2, #4]
 801a3b8:	60cb      	str	r3, [r1, #12]
 801a3ba:	6099      	str	r1, [r3, #8]
 801a3bc:	4630      	mov	r0, r6
 801a3be:	f000 fb11 	bl	801a9e4 <__malloc_unlock>
 801a3c2:	3408      	adds	r4, #8
 801a3c4:	e752      	b.n	801a26c <_malloc_r+0x58>
 801a3c6:	1861      	adds	r1, r4, r1
 801a3c8:	4630      	mov	r0, r6
 801a3ca:	684b      	ldr	r3, [r1, #4]
 801a3cc:	f043 0201 	orr.w	r2, r3, #1
 801a3d0:	604a      	str	r2, [r1, #4]
 801a3d2:	f000 fb07 	bl	801a9e4 <__malloc_unlock>
 801a3d6:	3408      	adds	r4, #8
 801a3d8:	e748      	b.n	801a26c <_malloc_r+0x58>
 801a3da:	68bc      	ldr	r4, [r7, #8]
 801a3dc:	6860      	ldr	r0, [r4, #4]
 801a3de:	f020 0903 	bic.w	r9, r0, #3
 801a3e2:	45a9      	cmp	r9, r5
 801a3e4:	d304      	bcc.n	801a3f0 <_malloc_r+0x1dc>
 801a3e6:	ebc5 0309 	rsb	r3, r5, r9
 801a3ea:	2b0f      	cmp	r3, #15
 801a3ec:	f300 808d 	bgt.w	801a50a <_malloc_r+0x2f6>
 801a3f0:	4a4d      	ldr	r2, [pc, #308]	; (801a528 <_malloc_r+0x314>)
 801a3f2:	4b4e      	ldr	r3, [pc, #312]	; (801a52c <_malloc_r+0x318>)
 801a3f4:	6811      	ldr	r1, [r2, #0]
 801a3f6:	6818      	ldr	r0, [r3, #0]
 801a3f8:	3101      	adds	r1, #1
 801a3fa:	eb04 0b09 	add.w	fp, r4, r9
 801a3fe:	eb05 0300 	add.w	r3, r5, r0
 801a402:	f000 815a 	beq.w	801a6ba <_malloc_r+0x4a6>
 801a406:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 801a40a:	300f      	adds	r0, #15
 801a40c:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 801a410:	f021 0c0f 	bic.w	ip, r1, #15
 801a414:	4661      	mov	r1, ip
 801a416:	4630      	mov	r0, r6
 801a418:	e88d 1004 	stmia.w	sp, {r2, ip}
 801a41c:	f000 fae4 	bl	801a9e8 <_sbrk_r>
 801a420:	f1b0 3fff 	cmp.w	r0, #4294967295
 801a424:	4680      	mov	r8, r0
 801a426:	e89d 1004 	ldmia.w	sp, {r2, ip}
 801a42a:	f000 8152 	beq.w	801a6d2 <_malloc_r+0x4be>
 801a42e:	4583      	cmp	fp, r0
 801a430:	f200 810f 	bhi.w	801a652 <_malloc_r+0x43e>
 801a434:	f8df a100 	ldr.w	sl, [pc, #256]	; 801a538 <_malloc_r+0x324>
 801a438:	f8da 3000 	ldr.w	r3, [sl]
 801a43c:	45c3      	cmp	fp, r8
 801a43e:	4463      	add	r3, ip
 801a440:	f8ca 3000 	str.w	r3, [sl]
 801a444:	f000 814a 	beq.w	801a6dc <_malloc_r+0x4c8>
 801a448:	6812      	ldr	r2, [r2, #0]
 801a44a:	3201      	adds	r2, #1
 801a44c:	f000 8157 	beq.w	801a6fe <_malloc_r+0x4ea>
 801a450:	ebcb 0b08 	rsb	fp, fp, r8
 801a454:	445b      	add	r3, fp
 801a456:	f8ca 3000 	str.w	r3, [sl]
 801a45a:	f018 0107 	ands.w	r1, r8, #7
 801a45e:	f000 810b 	beq.w	801a678 <_malloc_r+0x464>
 801a462:	f1c1 0008 	rsb	r0, r1, #8
 801a466:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 801a46a:	4480      	add	r8, r0
 801a46c:	f103 0208 	add.w	r2, r3, #8
 801a470:	eb08 010c 	add.w	r1, r8, ip
 801a474:	0508      	lsls	r0, r1, #20
 801a476:	0d03      	lsrs	r3, r0, #20
 801a478:	ebc3 0b02 	rsb	fp, r3, r2
 801a47c:	4630      	mov	r0, r6
 801a47e:	4659      	mov	r1, fp
 801a480:	f000 fab2 	bl	801a9e8 <_sbrk_r>
 801a484:	1c43      	adds	r3, r0, #1
 801a486:	f000 8146 	beq.w	801a716 <_malloc_r+0x502>
 801a48a:	ebc8 0200 	rsb	r2, r8, r0
 801a48e:	eb0b 0102 	add.w	r1, fp, r2
 801a492:	f041 0001 	orr.w	r0, r1, #1
 801a496:	f8da 3000 	ldr.w	r3, [sl]
 801a49a:	f8c7 8008 	str.w	r8, [r7, #8]
 801a49e:	445b      	add	r3, fp
 801a4a0:	42bc      	cmp	r4, r7
 801a4a2:	f8ca 3000 	str.w	r3, [sl]
 801a4a6:	f8c8 0004 	str.w	r0, [r8, #4]
 801a4aa:	d015      	beq.n	801a4d8 <_malloc_r+0x2c4>
 801a4ac:	f1b9 0f0f 	cmp.w	r9, #15
 801a4b0:	f240 80f2 	bls.w	801a698 <_malloc_r+0x484>
 801a4b4:	6861      	ldr	r1, [r4, #4]
 801a4b6:	f1a9 020c 	sub.w	r2, r9, #12
 801a4ba:	f022 0207 	bic.w	r2, r2, #7
 801a4be:	18a0      	adds	r0, r4, r2
 801a4c0:	f001 0c01 	and.w	ip, r1, #1
 801a4c4:	ea42 0e0c 	orr.w	lr, r2, ip
 801a4c8:	2105      	movs	r1, #5
 801a4ca:	2a0f      	cmp	r2, #15
 801a4cc:	f8c4 e004 	str.w	lr, [r4, #4]
 801a4d0:	6041      	str	r1, [r0, #4]
 801a4d2:	6081      	str	r1, [r0, #8]
 801a4d4:	f200 8117 	bhi.w	801a706 <_malloc_r+0x4f2>
 801a4d8:	4a15      	ldr	r2, [pc, #84]	; (801a530 <_malloc_r+0x31c>)
 801a4da:	68bc      	ldr	r4, [r7, #8]
 801a4dc:	6810      	ldr	r0, [r2, #0]
 801a4de:	4283      	cmp	r3, r0
 801a4e0:	bf88      	it	hi
 801a4e2:	6013      	strhi	r3, [r2, #0]
 801a4e4:	4a13      	ldr	r2, [pc, #76]	; (801a534 <_malloc_r+0x320>)
 801a4e6:	6811      	ldr	r1, [r2, #0]
 801a4e8:	428b      	cmp	r3, r1
 801a4ea:	bf88      	it	hi
 801a4ec:	6013      	strhi	r3, [r2, #0]
 801a4ee:	6863      	ldr	r3, [r4, #4]
 801a4f0:	f023 0003 	bic.w	r0, r3, #3
 801a4f4:	42a8      	cmp	r0, r5
 801a4f6:	ebc5 0300 	rsb	r3, r5, r0
 801a4fa:	d301      	bcc.n	801a500 <_malloc_r+0x2ec>
 801a4fc:	2b0f      	cmp	r3, #15
 801a4fe:	dc04      	bgt.n	801a50a <_malloc_r+0x2f6>
 801a500:	4630      	mov	r0, r6
 801a502:	f000 fa6f 	bl	801a9e4 <__malloc_unlock>
 801a506:	2400      	movs	r4, #0
 801a508:	e6b0      	b.n	801a26c <_malloc_r+0x58>
 801a50a:	1962      	adds	r2, r4, r5
 801a50c:	f043 0101 	orr.w	r1, r3, #1
 801a510:	f045 0501 	orr.w	r5, r5, #1
 801a514:	6065      	str	r5, [r4, #4]
 801a516:	4630      	mov	r0, r6
 801a518:	6051      	str	r1, [r2, #4]
 801a51a:	60ba      	str	r2, [r7, #8]
 801a51c:	f000 fa62 	bl	801a9e4 <__malloc_unlock>
 801a520:	3408      	adds	r4, #8
 801a522:	e6a3      	b.n	801a26c <_malloc_r+0x58>
 801a524:	200004fc 	.word	0x200004fc
 801a528:	20000908 	.word	0x20000908
 801a52c:	20000d94 	.word	0x20000d94
 801a530:	20000d90 	.word	0x20000d90
 801a534:	20000d8c 	.word	0x20000d8c
 801a538:	20000d98 	.word	0x20000d98
 801a53c:	f1bc 0f14 	cmp.w	ip, #20
 801a540:	d97b      	bls.n	801a63a <_malloc_r+0x426>
 801a542:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 801a546:	f200 808d 	bhi.w	801a664 <_malloc_r+0x450>
 801a54a:	ea4f 3415 	mov.w	r4, r5, lsr #12
 801a54e:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 801a552:	ea4f 014e 	mov.w	r1, lr, lsl #1
 801a556:	e6a2      	b.n	801a29e <_malloc_r+0x8a>
 801a558:	0a48      	lsrs	r0, r1, #9
 801a55a:	2804      	cmp	r0, #4
 801a55c:	d972      	bls.n	801a644 <_malloc_r+0x430>
 801a55e:	2814      	cmp	r0, #20
 801a560:	f200 80ae 	bhi.w	801a6c0 <_malloc_r+0x4ac>
 801a564:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 801a568:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801a56c:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 801a570:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 801a764 <_malloc_r+0x550>
 801a574:	6883      	ldr	r3, [r0, #8]
 801a576:	4283      	cmp	r3, r0
 801a578:	f000 8081 	beq.w	801a67e <_malloc_r+0x46a>
 801a57c:	685a      	ldr	r2, [r3, #4]
 801a57e:	f022 0203 	bic.w	r2, r2, #3
 801a582:	4291      	cmp	r1, r2
 801a584:	d202      	bcs.n	801a58c <_malloc_r+0x378>
 801a586:	689b      	ldr	r3, [r3, #8]
 801a588:	4298      	cmp	r0, r3
 801a58a:	d1f7      	bne.n	801a57c <_malloc_r+0x368>
 801a58c:	68da      	ldr	r2, [r3, #12]
 801a58e:	f8d7 9004 	ldr.w	r9, [r7, #4]
 801a592:	60e2      	str	r2, [r4, #12]
 801a594:	60a3      	str	r3, [r4, #8]
 801a596:	60dc      	str	r4, [r3, #12]
 801a598:	6094      	str	r4, [r2, #8]
 801a59a:	e6c0      	b.n	801a31e <_malloc_r+0x10a>
 801a59c:	1961      	adds	r1, r4, r5
 801a59e:	f042 0001 	orr.w	r0, r2, #1
 801a5a2:	f045 0501 	orr.w	r5, r5, #1
 801a5a6:	6065      	str	r5, [r4, #4]
 801a5a8:	6159      	str	r1, [r3, #20]
 801a5aa:	6119      	str	r1, [r3, #16]
 801a5ac:	6048      	str	r0, [r1, #4]
 801a5ae:	f8c1 e00c 	str.w	lr, [r1, #12]
 801a5b2:	f8c1 e008 	str.w	lr, [r1, #8]
 801a5b6:	508a      	str	r2, [r1, r2]
 801a5b8:	4630      	mov	r0, r6
 801a5ba:	f000 fa13 	bl	801a9e4 <__malloc_unlock>
 801a5be:	3408      	adds	r4, #8
 801a5c0:	e654      	b.n	801a26c <_malloc_r+0x58>
 801a5c2:	f8d3 9004 	ldr.w	r9, [r3, #4]
 801a5c6:	e6aa      	b.n	801a31e <_malloc_r+0x10a>
 801a5c8:	f108 0801 	add.w	r8, r8, #1
 801a5cc:	3408      	adds	r4, #8
 801a5ce:	f018 0f03 	tst.w	r8, #3
 801a5d2:	f47f aeba 	bne.w	801a34a <_malloc_r+0x136>
 801a5d6:	4649      	mov	r1, r9
 801a5d8:	f01c 0f03 	tst.w	ip, #3
 801a5dc:	f1a1 0408 	sub.w	r4, r1, #8
 801a5e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 801a5e4:	f000 80b0 	beq.w	801a748 <_malloc_r+0x534>
 801a5e8:	6809      	ldr	r1, [r1, #0]
 801a5ea:	42a1      	cmp	r1, r4
 801a5ec:	d0f4      	beq.n	801a5d8 <_malloc_r+0x3c4>
 801a5ee:	687c      	ldr	r4, [r7, #4]
 801a5f0:	0040      	lsls	r0, r0, #1
 801a5f2:	42a0      	cmp	r0, r4
 801a5f4:	f63f aef1 	bhi.w	801a3da <_malloc_r+0x1c6>
 801a5f8:	2800      	cmp	r0, #0
 801a5fa:	f43f aeee 	beq.w	801a3da <_malloc_r+0x1c6>
 801a5fe:	4204      	tst	r4, r0
 801a600:	f000 80a7 	beq.w	801a752 <_malloc_r+0x53e>
 801a604:	46c4      	mov	ip, r8
 801a606:	e69c      	b.n	801a342 <_malloc_r+0x12e>
 801a608:	f104 0308 	add.w	r3, r4, #8
 801a60c:	6964      	ldr	r4, [r4, #20]
 801a60e:	42a3      	cmp	r3, r4
 801a610:	bf08      	it	eq
 801a612:	f10c 0c02 	addeq.w	ip, ip, #2
 801a616:	f43f ae58 	beq.w	801a2ca <_malloc_r+0xb6>
 801a61a:	e617      	b.n	801a24c <_malloc_r+0x38>
 801a61c:	1859      	adds	r1, r3, r1
 801a61e:	461c      	mov	r4, r3
 801a620:	6848      	ldr	r0, [r1, #4]
 801a622:	68db      	ldr	r3, [r3, #12]
 801a624:	f854 2f08 	ldr.w	r2, [r4, #8]!
 801a628:	f040 0001 	orr.w	r0, r0, #1
 801a62c:	6048      	str	r0, [r1, #4]
 801a62e:	60d3      	str	r3, [r2, #12]
 801a630:	609a      	str	r2, [r3, #8]
 801a632:	4630      	mov	r0, r6
 801a634:	f000 f9d6 	bl	801a9e4 <__malloc_unlock>
 801a638:	e618      	b.n	801a26c <_malloc_r+0x58>
 801a63a:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 801a63e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 801a642:	e62c      	b.n	801a29e <_malloc_r+0x8a>
 801a644:	ea4f 1891 	mov.w	r8, r1, lsr #6
 801a648:	f108 0938 	add.w	r9, r8, #56	; 0x38
 801a64c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801a650:	e78c      	b.n	801a56c <_malloc_r+0x358>
 801a652:	42bc      	cmp	r4, r7
 801a654:	f43f aeee 	beq.w	801a434 <_malloc_r+0x220>
 801a658:	4c42      	ldr	r4, [pc, #264]	; (801a764 <_malloc_r+0x550>)
 801a65a:	68a4      	ldr	r4, [r4, #8]
 801a65c:	6862      	ldr	r2, [r4, #4]
 801a65e:	f022 0003 	bic.w	r0, r2, #3
 801a662:	e747      	b.n	801a4f4 <_malloc_r+0x2e0>
 801a664:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 801a668:	d81c      	bhi.n	801a6a4 <_malloc_r+0x490>
 801a66a:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 801a66e:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 801a672:	ea4f 014e 	mov.w	r1, lr, lsl #1
 801a676:	e612      	b.n	801a29e <_malloc_r+0x8a>
 801a678:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801a67c:	e6f8      	b.n	801a470 <_malloc_r+0x25c>
 801a67e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801a682:	ea4f 02a9 	mov.w	r2, r9, asr #2
 801a686:	2101      	movs	r1, #1
 801a688:	fa01 f202 	lsl.w	r2, r1, r2
 801a68c:	ea42 0900 	orr.w	r9, r2, r0
 801a690:	f8c8 9004 	str.w	r9, [r8, #4]
 801a694:	461a      	mov	r2, r3
 801a696:	e77c      	b.n	801a592 <_malloc_r+0x37e>
 801a698:	2201      	movs	r2, #1
 801a69a:	f8c8 2004 	str.w	r2, [r8, #4]
 801a69e:	4644      	mov	r4, r8
 801a6a0:	2000      	movs	r0, #0
 801a6a2:	e727      	b.n	801a4f4 <_malloc_r+0x2e0>
 801a6a4:	f240 5354 	movw	r3, #1364	; 0x554
 801a6a8:	459c      	cmp	ip, r3
 801a6aa:	d824      	bhi.n	801a6f6 <_malloc_r+0x4e2>
 801a6ac:	ea4f 4095 	mov.w	r0, r5, lsr #18
 801a6b0:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 801a6b4:	ea4f 014e 	mov.w	r1, lr, lsl #1
 801a6b8:	e5f1      	b.n	801a29e <_malloc_r+0x8a>
 801a6ba:	f103 0c10 	add.w	ip, r3, #16
 801a6be:	e6a9      	b.n	801a414 <_malloc_r+0x200>
 801a6c0:	2854      	cmp	r0, #84	; 0x54
 801a6c2:	d82c      	bhi.n	801a71e <_malloc_r+0x50a>
 801a6c4:	ea4f 3211 	mov.w	r2, r1, lsr #12
 801a6c8:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 801a6cc:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801a6d0:	e74c      	b.n	801a56c <_malloc_r+0x358>
 801a6d2:	68bc      	ldr	r4, [r7, #8]
 801a6d4:	6861      	ldr	r1, [r4, #4]
 801a6d6:	f021 0003 	bic.w	r0, r1, #3
 801a6da:	e70b      	b.n	801a4f4 <_malloc_r+0x2e0>
 801a6dc:	ea4f 500b 	mov.w	r0, fp, lsl #20
 801a6e0:	0d01      	lsrs	r1, r0, #20
 801a6e2:	2900      	cmp	r1, #0
 801a6e4:	f47f aeb0 	bne.w	801a448 <_malloc_r+0x234>
 801a6e8:	68b8      	ldr	r0, [r7, #8]
 801a6ea:	eb0c 0109 	add.w	r1, ip, r9
 801a6ee:	f041 0401 	orr.w	r4, r1, #1
 801a6f2:	6044      	str	r4, [r0, #4]
 801a6f4:	e6f0      	b.n	801a4d8 <_malloc_r+0x2c4>
 801a6f6:	21fc      	movs	r1, #252	; 0xfc
 801a6f8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 801a6fc:	e5cf      	b.n	801a29e <_malloc_r+0x8a>
 801a6fe:	481a      	ldr	r0, [pc, #104]	; (801a768 <_malloc_r+0x554>)
 801a700:	f8c0 8000 	str.w	r8, [r0]
 801a704:	e6a9      	b.n	801a45a <_malloc_r+0x246>
 801a706:	f104 0108 	add.w	r1, r4, #8
 801a70a:	4c18      	ldr	r4, [pc, #96]	; (801a76c <_malloc_r+0x558>)
 801a70c:	4630      	mov	r0, r6
 801a70e:	f003 fa53 	bl	801dbb8 <_free_r>
 801a712:	6823      	ldr	r3, [r4, #0]
 801a714:	e6e0      	b.n	801a4d8 <_malloc_r+0x2c4>
 801a716:	2001      	movs	r0, #1
 801a718:	f04f 0b00 	mov.w	fp, #0
 801a71c:	e6bb      	b.n	801a496 <_malloc_r+0x282>
 801a71e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 801a722:	d806      	bhi.n	801a732 <_malloc_r+0x51e>
 801a724:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 801a728:	f103 0977 	add.w	r9, r3, #119	; 0x77
 801a72c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801a730:	e71c      	b.n	801a56c <_malloc_r+0x358>
 801a732:	f240 5354 	movw	r3, #1364	; 0x554
 801a736:	4298      	cmp	r0, r3
 801a738:	d80f      	bhi.n	801a75a <_malloc_r+0x546>
 801a73a:	ea4f 4091 	mov.w	r0, r1, lsr #18
 801a73e:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 801a742:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801a746:	e711      	b.n	801a56c <_malloc_r+0x358>
 801a748:	687c      	ldr	r4, [r7, #4]
 801a74a:	ea24 0400 	bic.w	r4, r4, r0
 801a74e:	607c      	str	r4, [r7, #4]
 801a750:	e74e      	b.n	801a5f0 <_malloc_r+0x3dc>
 801a752:	0040      	lsls	r0, r0, #1
 801a754:	f108 0804 	add.w	r8, r8, #4
 801a758:	e751      	b.n	801a5fe <_malloc_r+0x3ea>
 801a75a:	22fc      	movs	r2, #252	; 0xfc
 801a75c:	f04f 097e 	mov.w	r9, #126	; 0x7e
 801a760:	e704      	b.n	801a56c <_malloc_r+0x358>
 801a762:	bf00      	nop
 801a764:	200004fc 	.word	0x200004fc
 801a768:	20000908 	.word	0x20000908
 801a76c:	20000d98 	.word	0x20000d98

0801a770 <memcpy>:
 801a770:	2a0f      	cmp	r2, #15
 801a772:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 801a776:	f240 8095 	bls.w	801a8a4 <memcpy+0x134>
 801a77a:	ea41 0300 	orr.w	r3, r1, r0
 801a77e:	079b      	lsls	r3, r3, #30
 801a780:	f040 8092 	bne.w	801a8a8 <memcpy+0x138>
 801a784:	680c      	ldr	r4, [r1, #0]
 801a786:	6004      	str	r4, [r0, #0]
 801a788:	684d      	ldr	r5, [r1, #4]
 801a78a:	6045      	str	r5, [r0, #4]
 801a78c:	688e      	ldr	r6, [r1, #8]
 801a78e:	f1a2 0310 	sub.w	r3, r2, #16
 801a792:	6086      	str	r6, [r0, #8]
 801a794:	68cc      	ldr	r4, [r1, #12]
 801a796:	461d      	mov	r5, r3
 801a798:	2d0f      	cmp	r5, #15
 801a79a:	60c4      	str	r4, [r0, #12]
 801a79c:	f3c3 1600 	ubfx	r6, r3, #4, #1
 801a7a0:	f101 0410 	add.w	r4, r1, #16
 801a7a4:	f100 0310 	add.w	r3, r0, #16
 801a7a8:	d922      	bls.n	801a7f0 <memcpy+0x80>
 801a7aa:	b166      	cbz	r6, 801a7c6 <memcpy+0x56>
 801a7ac:	6826      	ldr	r6, [r4, #0]
 801a7ae:	601e      	str	r6, [r3, #0]
 801a7b0:	6866      	ldr	r6, [r4, #4]
 801a7b2:	605e      	str	r6, [r3, #4]
 801a7b4:	68a6      	ldr	r6, [r4, #8]
 801a7b6:	609e      	str	r6, [r3, #8]
 801a7b8:	68e6      	ldr	r6, [r4, #12]
 801a7ba:	3d10      	subs	r5, #16
 801a7bc:	60de      	str	r6, [r3, #12]
 801a7be:	3410      	adds	r4, #16
 801a7c0:	3310      	adds	r3, #16
 801a7c2:	2d0f      	cmp	r5, #15
 801a7c4:	d914      	bls.n	801a7f0 <memcpy+0x80>
 801a7c6:	6826      	ldr	r6, [r4, #0]
 801a7c8:	601e      	str	r6, [r3, #0]
 801a7ca:	6866      	ldr	r6, [r4, #4]
 801a7cc:	605e      	str	r6, [r3, #4]
 801a7ce:	68a6      	ldr	r6, [r4, #8]
 801a7d0:	609e      	str	r6, [r3, #8]
 801a7d2:	68e6      	ldr	r6, [r4, #12]
 801a7d4:	60de      	str	r6, [r3, #12]
 801a7d6:	6926      	ldr	r6, [r4, #16]
 801a7d8:	611e      	str	r6, [r3, #16]
 801a7da:	6966      	ldr	r6, [r4, #20]
 801a7dc:	615e      	str	r6, [r3, #20]
 801a7de:	69a6      	ldr	r6, [r4, #24]
 801a7e0:	619e      	str	r6, [r3, #24]
 801a7e2:	69e6      	ldr	r6, [r4, #28]
 801a7e4:	3d20      	subs	r5, #32
 801a7e6:	61de      	str	r6, [r3, #28]
 801a7e8:	3420      	adds	r4, #32
 801a7ea:	3320      	adds	r3, #32
 801a7ec:	2d0f      	cmp	r5, #15
 801a7ee:	d8ea      	bhi.n	801a7c6 <memcpy+0x56>
 801a7f0:	f1a2 0310 	sub.w	r3, r2, #16
 801a7f4:	f023 040f 	bic.w	r4, r3, #15
 801a7f8:	f002 030f 	and.w	r3, r2, #15
 801a7fc:	3410      	adds	r4, #16
 801a7fe:	2b03      	cmp	r3, #3
 801a800:	eb00 0804 	add.w	r8, r0, r4
 801a804:	4421      	add	r1, r4
 801a806:	d951      	bls.n	801a8ac <memcpy+0x13c>
 801a808:	f1a3 0904 	sub.w	r9, r3, #4
 801a80c:	460b      	mov	r3, r1
 801a80e:	ea4f 0999 	mov.w	r9, r9, lsr #2
 801a812:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 801a816:	f853 6b04 	ldr.w	r6, [r3], #4
 801a81a:	ebc1 050c 	rsb	r5, r1, ip
 801a81e:	4644      	mov	r4, r8
 801a820:	f10c 0c04 	add.w	ip, ip, #4
 801a824:	4563      	cmp	r3, ip
 801a826:	f844 6b04 	str.w	r6, [r4], #4
 801a82a:	f3c5 0580 	ubfx	r5, r5, #2, #1
 801a82e:	d012      	beq.n	801a856 <memcpy+0xe6>
 801a830:	b12d      	cbz	r5, 801a83e <memcpy+0xce>
 801a832:	f853 5b04 	ldr.w	r5, [r3], #4
 801a836:	4563      	cmp	r3, ip
 801a838:	f844 5b04 	str.w	r5, [r4], #4
 801a83c:	d00b      	beq.n	801a856 <memcpy+0xe6>
 801a83e:	461e      	mov	r6, r3
 801a840:	4625      	mov	r5, r4
 801a842:	f856 7b04 	ldr.w	r7, [r6], #4
 801a846:	f845 7b04 	str.w	r7, [r5], #4
 801a84a:	685f      	ldr	r7, [r3, #4]
 801a84c:	1d33      	adds	r3, r6, #4
 801a84e:	6067      	str	r7, [r4, #4]
 801a850:	1d2c      	adds	r4, r5, #4
 801a852:	4563      	cmp	r3, ip
 801a854:	d1f3      	bne.n	801a83e <memcpy+0xce>
 801a856:	f109 0301 	add.w	r3, r9, #1
 801a85a:	009c      	lsls	r4, r3, #2
 801a85c:	1909      	adds	r1, r1, r4
 801a85e:	f002 0203 	and.w	r2, r2, #3
 801a862:	4444      	add	r4, r8
 801a864:	b1da      	cbz	r2, 801a89e <memcpy+0x12e>
 801a866:	4623      	mov	r3, r4
 801a868:	780d      	ldrb	r5, [r1, #0]
 801a86a:	f803 5b01 	strb.w	r5, [r3], #1
 801a86e:	18a2      	adds	r2, r4, r2
 801a870:	43e4      	mvns	r4, r4
 801a872:	1914      	adds	r4, r2, r4
 801a874:	4293      	cmp	r3, r2
 801a876:	f004 0401 	and.w	r4, r4, #1
 801a87a:	d010      	beq.n	801a89e <memcpy+0x12e>
 801a87c:	b12c      	cbz	r4, 801a88a <memcpy+0x11a>
 801a87e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a882:	f803 4b01 	strb.w	r4, [r3], #1
 801a886:	4293      	cmp	r3, r2
 801a888:	d009      	beq.n	801a89e <memcpy+0x12e>
 801a88a:	784d      	ldrb	r5, [r1, #1]
 801a88c:	461c      	mov	r4, r3
 801a88e:	f804 5b01 	strb.w	r5, [r4], #1
 801a892:	788d      	ldrb	r5, [r1, #2]
 801a894:	705d      	strb	r5, [r3, #1]
 801a896:	1c63      	adds	r3, r4, #1
 801a898:	3102      	adds	r1, #2
 801a89a:	4293      	cmp	r3, r2
 801a89c:	d1f5      	bne.n	801a88a <memcpy+0x11a>
 801a89e:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 801a8a2:	4770      	bx	lr
 801a8a4:	4604      	mov	r4, r0
 801a8a6:	e7dd      	b.n	801a864 <memcpy+0xf4>
 801a8a8:	4604      	mov	r4, r0
 801a8aa:	e7dc      	b.n	801a866 <memcpy+0xf6>
 801a8ac:	4644      	mov	r4, r8
 801a8ae:	461a      	mov	r2, r3
 801a8b0:	e7d8      	b.n	801a864 <memcpy+0xf4>
 801a8b2:	bf00      	nop

0801a8b4 <memset>:
 801a8b4:	b4f0      	push	{r4, r5, r6, r7}
 801a8b6:	0784      	lsls	r4, r0, #30
 801a8b8:	4603      	mov	r3, r0
 801a8ba:	f000 808e 	beq.w	801a9da <memset+0x126>
 801a8be:	1e54      	subs	r4, r2, #1
 801a8c0:	2a00      	cmp	r2, #0
 801a8c2:	f000 8088 	beq.w	801a9d6 <memset+0x122>
 801a8c6:	07e5      	lsls	r5, r4, #31
 801a8c8:	b2ce      	uxtb	r6, r1
 801a8ca:	d411      	bmi.n	801a8f0 <memset+0x3c>
 801a8cc:	461a      	mov	r2, r3
 801a8ce:	1e67      	subs	r7, r4, #1
 801a8d0:	f802 6b01 	strb.w	r6, [r2], #1
 801a8d4:	4613      	mov	r3, r2
 801a8d6:	4615      	mov	r5, r2
 801a8d8:	0792      	lsls	r2, r2, #30
 801a8da:	d00f      	beq.n	801a8fc <memset+0x48>
 801a8dc:	2c00      	cmp	r4, #0
 801a8de:	d07a      	beq.n	801a9d6 <memset+0x122>
 801a8e0:	f803 6b01 	strb.w	r6, [r3], #1
 801a8e4:	079a      	lsls	r2, r3, #30
 801a8e6:	463c      	mov	r4, r7
 801a8e8:	461d      	mov	r5, r3
 801a8ea:	d007      	beq.n	801a8fc <memset+0x48>
 801a8ec:	3c01      	subs	r4, #1
 801a8ee:	e7ed      	b.n	801a8cc <memset+0x18>
 801a8f0:	4603      	mov	r3, r0
 801a8f2:	f803 6b01 	strb.w	r6, [r3], #1
 801a8f6:	079a      	lsls	r2, r3, #30
 801a8f8:	461d      	mov	r5, r3
 801a8fa:	d1f7      	bne.n	801a8ec <memset+0x38>
 801a8fc:	2c03      	cmp	r4, #3
 801a8fe:	d952      	bls.n	801a9a6 <memset+0xf2>
 801a900:	b2ce      	uxtb	r6, r1
 801a902:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 801a906:	2c0f      	cmp	r4, #15
 801a908:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 801a90c:	d92d      	bls.n	801a96a <memset+0xb6>
 801a90e:	f1a4 0210 	sub.w	r2, r4, #16
 801a912:	4617      	mov	r7, r2
 801a914:	2f0f      	cmp	r7, #15
 801a916:	f3c2 1600 	ubfx	r6, r2, #4, #1
 801a91a:	602b      	str	r3, [r5, #0]
 801a91c:	606b      	str	r3, [r5, #4]
 801a91e:	60ab      	str	r3, [r5, #8]
 801a920:	60eb      	str	r3, [r5, #12]
 801a922:	f105 0210 	add.w	r2, r5, #16
 801a926:	d916      	bls.n	801a956 <memset+0xa2>
 801a928:	b13e      	cbz	r6, 801a93a <memset+0x86>
 801a92a:	3f10      	subs	r7, #16
 801a92c:	6013      	str	r3, [r2, #0]
 801a92e:	6053      	str	r3, [r2, #4]
 801a930:	6093      	str	r3, [r2, #8]
 801a932:	60d3      	str	r3, [r2, #12]
 801a934:	3210      	adds	r2, #16
 801a936:	2f0f      	cmp	r7, #15
 801a938:	d90d      	bls.n	801a956 <memset+0xa2>
 801a93a:	3f20      	subs	r7, #32
 801a93c:	f102 0610 	add.w	r6, r2, #16
 801a940:	6013      	str	r3, [r2, #0]
 801a942:	6053      	str	r3, [r2, #4]
 801a944:	6093      	str	r3, [r2, #8]
 801a946:	60d3      	str	r3, [r2, #12]
 801a948:	6113      	str	r3, [r2, #16]
 801a94a:	6153      	str	r3, [r2, #20]
 801a94c:	6193      	str	r3, [r2, #24]
 801a94e:	61d3      	str	r3, [r2, #28]
 801a950:	3220      	adds	r2, #32
 801a952:	2f0f      	cmp	r7, #15
 801a954:	d8f1      	bhi.n	801a93a <memset+0x86>
 801a956:	f1a4 0210 	sub.w	r2, r4, #16
 801a95a:	f022 020f 	bic.w	r2, r2, #15
 801a95e:	f004 040f 	and.w	r4, r4, #15
 801a962:	3210      	adds	r2, #16
 801a964:	2c03      	cmp	r4, #3
 801a966:	4415      	add	r5, r2
 801a968:	d91d      	bls.n	801a9a6 <memset+0xf2>
 801a96a:	1f27      	subs	r7, r4, #4
 801a96c:	463e      	mov	r6, r7
 801a96e:	462a      	mov	r2, r5
 801a970:	2e03      	cmp	r6, #3
 801a972:	f842 3b04 	str.w	r3, [r2], #4
 801a976:	f3c7 0780 	ubfx	r7, r7, #2, #1
 801a97a:	d90d      	bls.n	801a998 <memset+0xe4>
 801a97c:	b127      	cbz	r7, 801a988 <memset+0xd4>
 801a97e:	3e04      	subs	r6, #4
 801a980:	2e03      	cmp	r6, #3
 801a982:	f842 3b04 	str.w	r3, [r2], #4
 801a986:	d907      	bls.n	801a998 <memset+0xe4>
 801a988:	4617      	mov	r7, r2
 801a98a:	3e08      	subs	r6, #8
 801a98c:	f847 3b04 	str.w	r3, [r7], #4
 801a990:	6053      	str	r3, [r2, #4]
 801a992:	1d3a      	adds	r2, r7, #4
 801a994:	2e03      	cmp	r6, #3
 801a996:	d8f7      	bhi.n	801a988 <memset+0xd4>
 801a998:	1f23      	subs	r3, r4, #4
 801a99a:	f023 0203 	bic.w	r2, r3, #3
 801a99e:	1d13      	adds	r3, r2, #4
 801a9a0:	f004 0403 	and.w	r4, r4, #3
 801a9a4:	18ed      	adds	r5, r5, r3
 801a9a6:	b1b4      	cbz	r4, 801a9d6 <memset+0x122>
 801a9a8:	462b      	mov	r3, r5
 801a9aa:	b2c9      	uxtb	r1, r1
 801a9ac:	f803 1b01 	strb.w	r1, [r3], #1
 801a9b0:	192c      	adds	r4, r5, r4
 801a9b2:	43ed      	mvns	r5, r5
 801a9b4:	1962      	adds	r2, r4, r5
 801a9b6:	42a3      	cmp	r3, r4
 801a9b8:	f002 0501 	and.w	r5, r2, #1
 801a9bc:	d00b      	beq.n	801a9d6 <memset+0x122>
 801a9be:	b11d      	cbz	r5, 801a9c8 <memset+0x114>
 801a9c0:	f803 1b01 	strb.w	r1, [r3], #1
 801a9c4:	42a3      	cmp	r3, r4
 801a9c6:	d006      	beq.n	801a9d6 <memset+0x122>
 801a9c8:	461a      	mov	r2, r3
 801a9ca:	f802 1b01 	strb.w	r1, [r2], #1
 801a9ce:	7059      	strb	r1, [r3, #1]
 801a9d0:	1c53      	adds	r3, r2, #1
 801a9d2:	42a3      	cmp	r3, r4
 801a9d4:	d1f8      	bne.n	801a9c8 <memset+0x114>
 801a9d6:	bcf0      	pop	{r4, r5, r6, r7}
 801a9d8:	4770      	bx	lr
 801a9da:	4605      	mov	r5, r0
 801a9dc:	4614      	mov	r4, r2
 801a9de:	e78d      	b.n	801a8fc <memset+0x48>

0801a9e0 <__malloc_lock>:
 801a9e0:	4770      	bx	lr
 801a9e2:	bf00      	nop

0801a9e4 <__malloc_unlock>:
 801a9e4:	4770      	bx	lr
 801a9e6:	bf00      	nop

0801a9e8 <_sbrk_r>:
 801a9e8:	b538      	push	{r3, r4, r5, lr}
 801a9ea:	4c07      	ldr	r4, [pc, #28]	; (801aa08 <_sbrk_r+0x20>)
 801a9ec:	2300      	movs	r3, #0
 801a9ee:	4605      	mov	r5, r0
 801a9f0:	4608      	mov	r0, r1
 801a9f2:	6023      	str	r3, [r4, #0]
 801a9f4:	f7ec ffdc 	bl	80079b0 <_sbrk>
 801a9f8:	1c43      	adds	r3, r0, #1
 801a9fa:	d000      	beq.n	801a9fe <_sbrk_r+0x16>
 801a9fc:	bd38      	pop	{r3, r4, r5, pc}
 801a9fe:	6821      	ldr	r1, [r4, #0]
 801aa00:	2900      	cmp	r1, #0
 801aa02:	d0fb      	beq.n	801a9fc <_sbrk_r+0x14>
 801aa04:	6029      	str	r1, [r5, #0]
 801aa06:	bd38      	pop	{r3, r4, r5, pc}
 801aa08:	200018c8 	.word	0x200018c8

0801aa0c <_sprintf_r>:
 801aa0c:	b40c      	push	{r2, r3}
 801aa0e:	b5f0      	push	{r4, r5, r6, r7, lr}
 801aa10:	b09d      	sub	sp, #116	; 0x74
 801aa12:	ac22      	add	r4, sp, #136	; 0x88
 801aa14:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801aa18:	f854 2b04 	ldr.w	r2, [r4], #4
 801aa1c:	9102      	str	r1, [sp, #8]
 801aa1e:	460e      	mov	r6, r1
 801aa20:	4623      	mov	r3, r4
 801aa22:	9504      	str	r5, [sp, #16]
 801aa24:	9507      	str	r5, [sp, #28]
 801aa26:	a902      	add	r1, sp, #8
 801aa28:	f44f 7702 	mov.w	r7, #520	; 0x208
 801aa2c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 801aa30:	f8ad 7014 	strh.w	r7, [sp, #20]
 801aa34:	9606      	str	r6, [sp, #24]
 801aa36:	f8ad 5016 	strh.w	r5, [sp, #22]
 801aa3a:	9401      	str	r4, [sp, #4]
 801aa3c:	f000 f860 	bl	801ab00 <_svfprintf_r>
 801aa40:	9b02      	ldr	r3, [sp, #8]
 801aa42:	2200      	movs	r2, #0
 801aa44:	701a      	strb	r2, [r3, #0]
 801aa46:	b01d      	add	sp, #116	; 0x74
 801aa48:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801aa4c:	b002      	add	sp, #8
 801aa4e:	4770      	bx	lr

0801aa50 <sprintf>:
 801aa50:	b40e      	push	{r1, r2, r3}
 801aa52:	b570      	push	{r4, r5, r6, lr}
 801aa54:	b09d      	sub	sp, #116	; 0x74
 801aa56:	ac21      	add	r4, sp, #132	; 0x84
 801aa58:	f240 43f8 	movw	r3, #1272	; 0x4f8
 801aa5c:	f854 2b04 	ldr.w	r2, [r4], #4
 801aa60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa64:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801aa68:	f44f 7102 	mov.w	r1, #520	; 0x208
 801aa6c:	4606      	mov	r6, r0
 801aa6e:	f8ad 1014 	strh.w	r1, [sp, #20]
 801aa72:	9504      	str	r5, [sp, #16]
 801aa74:	9507      	str	r5, [sp, #28]
 801aa76:	6818      	ldr	r0, [r3, #0]
 801aa78:	9602      	str	r6, [sp, #8]
 801aa7a:	4623      	mov	r3, r4
 801aa7c:	a902      	add	r1, sp, #8
 801aa7e:	f64f 75ff 	movw	r5, #65535	; 0xffff
 801aa82:	9606      	str	r6, [sp, #24]
 801aa84:	f8ad 5016 	strh.w	r5, [sp, #22]
 801aa88:	9401      	str	r4, [sp, #4]
 801aa8a:	f000 f839 	bl	801ab00 <_svfprintf_r>
 801aa8e:	9b02      	ldr	r3, [sp, #8]
 801aa90:	2200      	movs	r2, #0
 801aa92:	701a      	strb	r2, [r3, #0]
 801aa94:	b01d      	add	sp, #116	; 0x74
 801aa96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801aa9a:	b003      	add	sp, #12
 801aa9c:	4770      	bx	lr
 801aa9e:	bf00      	nop

0801aaa0 <strlen>:
 801aaa0:	f020 0103 	bic.w	r1, r0, #3
 801aaa4:	f010 0003 	ands.w	r0, r0, #3
 801aaa8:	f1c0 0000 	rsb	r0, r0, #0
 801aaac:	f851 3b04 	ldr.w	r3, [r1], #4
 801aab0:	f100 0c04 	add.w	ip, r0, #4
 801aab4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 801aab8:	f06f 0200 	mvn.w	r2, #0
 801aabc:	bf1c      	itt	ne
 801aabe:	fa22 f20c 	lsrne.w	r2, r2, ip
 801aac2:	4313      	orrne	r3, r2
 801aac4:	f04f 0c01 	mov.w	ip, #1
 801aac8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 801aacc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 801aad0:	eba3 020c 	sub.w	r2, r3, ip
 801aad4:	ea22 0203 	bic.w	r2, r2, r3
 801aad8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 801aadc:	bf04      	itt	eq
 801aade:	f851 3b04 	ldreq.w	r3, [r1], #4
 801aae2:	3004      	addeq	r0, #4
 801aae4:	d0f4      	beq.n	801aad0 <strlen+0x30>
 801aae6:	f013 0fff 	tst.w	r3, #255	; 0xff
 801aaea:	bf1f      	itttt	ne
 801aaec:	3001      	addne	r0, #1
 801aaee:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 801aaf2:	3001      	addne	r0, #1
 801aaf4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 801aaf8:	bf18      	it	ne
 801aafa:	3001      	addne	r0, #1
 801aafc:	4770      	bx	lr
 801aafe:	bf00      	nop

0801ab00 <_svfprintf_r>:
 801ab00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab04:	b0c3      	sub	sp, #268	; 0x10c
 801ab06:	4614      	mov	r4, r2
 801ab08:	910a      	str	r1, [sp, #40]	; 0x28
 801ab0a:	9310      	str	r3, [sp, #64]	; 0x40
 801ab0c:	900c      	str	r0, [sp, #48]	; 0x30
 801ab0e:	f003 f951 	bl	801ddb4 <_localeconv_r>
 801ab12:	6800      	ldr	r0, [r0, #0]
 801ab14:	9013      	str	r0, [sp, #76]	; 0x4c
 801ab16:	f7ff ffc3 	bl	801aaa0 <strlen>
 801ab1a:	9015      	str	r0, [sp, #84]	; 0x54
 801ab1c:	980a      	ldr	r0, [sp, #40]	; 0x28
 801ab1e:	8983      	ldrh	r3, [r0, #12]
 801ab20:	f003 0180 	and.w	r1, r3, #128	; 0x80
 801ab24:	b20a      	sxth	r2, r1
 801ab26:	2000      	movs	r0, #0
 801ab28:	2100      	movs	r1, #0
 801ab2a:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 801ab2e:	b122      	cbz	r2, 801ab3a <_svfprintf_r+0x3a>
 801ab30:	980a      	ldr	r0, [sp, #40]	; 0x28
 801ab32:	6903      	ldr	r3, [r0, #16]
 801ab34:	2b00      	cmp	r3, #0
 801ab36:	f001 82c4 	beq.w	801c0c2 <_svfprintf_r+0x15c2>
 801ab3a:	2000      	movs	r0, #0
 801ab3c:	ab32      	add	r3, sp, #200	; 0xc8
 801ab3e:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 801b03c <_svfprintf_r+0x53c>
 801ab42:	9011      	str	r0, [sp, #68]	; 0x44
 801ab44:	9307      	str	r3, [sp, #28]
 801ab46:	9325      	str	r3, [sp, #148]	; 0x94
 801ab48:	9027      	str	r0, [sp, #156]	; 0x9c
 801ab4a:	9026      	str	r0, [sp, #152]	; 0x98
 801ab4c:	46a2      	mov	sl, r4
 801ab4e:	9018      	str	r0, [sp, #96]	; 0x60
 801ab50:	9019      	str	r0, [sp, #100]	; 0x64
 801ab52:	900f      	str	r0, [sp, #60]	; 0x3c
 801ab54:	461e      	mov	r6, r3
 801ab56:	f89a 4000 	ldrb.w	r4, [sl]
 801ab5a:	2c00      	cmp	r4, #0
 801ab5c:	f000 819c 	beq.w	801ae98 <_svfprintf_r+0x398>
 801ab60:	2c25      	cmp	r4, #37	; 0x25
 801ab62:	f000 8199 	beq.w	801ae98 <_svfprintf_r+0x398>
 801ab66:	f10a 0501 	add.w	r5, sl, #1
 801ab6a:	e001      	b.n	801ab70 <_svfprintf_r+0x70>
 801ab6c:	2925      	cmp	r1, #37	; 0x25
 801ab6e:	d004      	beq.n	801ab7a <_svfprintf_r+0x7a>
 801ab70:	462c      	mov	r4, r5
 801ab72:	3501      	adds	r5, #1
 801ab74:	7821      	ldrb	r1, [r4, #0]
 801ab76:	2900      	cmp	r1, #0
 801ab78:	d1f8      	bne.n	801ab6c <_svfprintf_r+0x6c>
 801ab7a:	ebca 0504 	rsb	r5, sl, r4
 801ab7e:	b17d      	cbz	r5, 801aba0 <_svfprintf_r+0xa0>
 801ab80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801ab82:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801ab84:	f8c6 a000 	str.w	sl, [r6]
 801ab88:	1c59      	adds	r1, r3, #1
 801ab8a:	1950      	adds	r0, r2, r5
 801ab8c:	2907      	cmp	r1, #7
 801ab8e:	6075      	str	r5, [r6, #4]
 801ab90:	9027      	str	r0, [sp, #156]	; 0x9c
 801ab92:	9126      	str	r1, [sp, #152]	; 0x98
 801ab94:	f300 8164 	bgt.w	801ae60 <_svfprintf_r+0x360>
 801ab98:	3608      	adds	r6, #8
 801ab9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801ab9c:	1950      	adds	r0, r2, r5
 801ab9e:	900f      	str	r0, [sp, #60]	; 0x3c
 801aba0:	7823      	ldrb	r3, [r4, #0]
 801aba2:	2b00      	cmp	r3, #0
 801aba4:	f000 8164 	beq.w	801ae70 <_svfprintf_r+0x370>
 801aba8:	2200      	movs	r2, #0
 801abaa:	f04f 31ff 	mov.w	r1, #4294967295
 801abae:	f894 8001 	ldrb.w	r8, [r4, #1]
 801abb2:	9109      	str	r1, [sp, #36]	; 0x24
 801abb4:	920d      	str	r2, [sp, #52]	; 0x34
 801abb6:	f104 0a01 	add.w	sl, r4, #1
 801abba:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 801abbe:	9208      	str	r2, [sp, #32]
 801abc0:	2020      	movs	r0, #32
 801abc2:	212b      	movs	r1, #43	; 0x2b
 801abc4:	f10a 0a01 	add.w	sl, sl, #1
 801abc8:	f1a8 0320 	sub.w	r3, r8, #32
 801abcc:	2b58      	cmp	r3, #88	; 0x58
 801abce:	f200 82b9 	bhi.w	801b144 <_svfprintf_r+0x644>
 801abd2:	e8df f013 	tbh	[pc, r3, lsl #1]
 801abd6:	01fb      	.short	0x01fb
 801abd8:	02b702b7 	.word	0x02b702b7
 801abdc:	02b70205 	.word	0x02b70205
 801abe0:	02b702b7 	.word	0x02b702b7
 801abe4:	02b702b7 	.word	0x02b702b7
 801abe8:	01b202b7 	.word	0x01b202b7
 801abec:	02b7024e 	.word	0x02b7024e
 801abf0:	020c013e 	.word	0x020c013e
 801abf4:	02c502b7 	.word	0x02c502b7
 801abf8:	02cc02cc 	.word	0x02cc02cc
 801abfc:	02cc02cc 	.word	0x02cc02cc
 801ac00:	02cc02cc 	.word	0x02cc02cc
 801ac04:	02cc02cc 	.word	0x02cc02cc
 801ac08:	02b702cc 	.word	0x02b702cc
 801ac0c:	02b702b7 	.word	0x02b702b7
 801ac10:	02b702b7 	.word	0x02b702b7
 801ac14:	02b702b7 	.word	0x02b702b7
 801ac18:	02b702b7 	.word	0x02b702b7
 801ac1c:	008402b7 	.word	0x008402b7
 801ac20:	02b70180 	.word	0x02b70180
 801ac24:	02b70180 	.word	0x02b70180
 801ac28:	02b702b7 	.word	0x02b702b7
 801ac2c:	024702b7 	.word	0x024702b7
 801ac30:	02b702b7 	.word	0x02b702b7
 801ac34:	02b7006d 	.word	0x02b7006d
 801ac38:	02b702b7 	.word	0x02b702b7
 801ac3c:	02b702b7 	.word	0x02b702b7
 801ac40:	02b70059 	.word	0x02b70059
 801ac44:	01dd02b7 	.word	0x01dd02b7
 801ac48:	02b702b7 	.word	0x02b702b7
 801ac4c:	02b702b7 	.word	0x02b702b7
 801ac50:	02b702b7 	.word	0x02b702b7
 801ac54:	02b702b7 	.word	0x02b702b7
 801ac58:	02b702b7 	.word	0x02b702b7
 801ac5c:	00880235 	.word	0x00880235
 801ac60:	01800180 	.word	0x01800180
 801ac64:	02870180 	.word	0x02870180
 801ac68:	02b70088 	.word	0x02b70088
 801ac6c:	02ab02b7 	.word	0x02ab02b7
 801ac70:	025302b7 	.word	0x025302b7
 801ac74:	028e0071 	.word	0x028e0071
 801ac78:	02b702a4 	.word	0x02b702a4
 801ac7c:	02b70261 	.word	0x02b70261
 801ac80:	02b7005d 	.word	0x02b7005d
 801ac84:	01bd02b7 	.word	0x01bd02b7
 801ac88:	9d08      	ldr	r5, [sp, #32]
 801ac8a:	f045 0410 	orr.w	r4, r5, #16
 801ac8e:	9408      	str	r4, [sp, #32]
 801ac90:	9b08      	ldr	r3, [sp, #32]
 801ac92:	069d      	lsls	r5, r3, #26
 801ac94:	f100 818f 	bmi.w	801afb6 <_svfprintf_r+0x4b6>
 801ac98:	9908      	ldr	r1, [sp, #32]
 801ac9a:	06cc      	lsls	r4, r1, #27
 801ac9c:	f141 8092 	bpl.w	801bdc4 <_svfprintf_r+0x12c4>
 801aca0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801aca2:	6815      	ldr	r5, [r2, #0]
 801aca4:	1d17      	adds	r7, r2, #4
 801aca6:	462c      	mov	r4, r5
 801aca8:	9710      	str	r7, [sp, #64]	; 0x40
 801acaa:	2500      	movs	r5, #0
 801acac:	2301      	movs	r3, #1
 801acae:	e012      	b.n	801acd6 <_svfprintf_r+0x1d6>
 801acb0:	9a08      	ldr	r2, [sp, #32]
 801acb2:	f042 0510 	orr.w	r5, r2, #16
 801acb6:	9508      	str	r5, [sp, #32]
 801acb8:	9f08      	ldr	r7, [sp, #32]
 801acba:	f017 0320 	ands.w	r3, r7, #32
 801acbe:	f040 80ff 	bne.w	801aec0 <_svfprintf_r+0x3c0>
 801acc2:	9c08      	ldr	r4, [sp, #32]
 801acc4:	f014 0010 	ands.w	r0, r4, #16
 801acc8:	f001 806e 	beq.w	801bda8 <_svfprintf_r+0x12a8>
 801accc:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801acce:	1d3a      	adds	r2, r7, #4
 801acd0:	683c      	ldr	r4, [r7, #0]
 801acd2:	9210      	str	r2, [sp, #64]	; 0x40
 801acd4:	2500      	movs	r5, #0
 801acd6:	2700      	movs	r7, #0
 801acd8:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 801acdc:	e017      	b.n	801ad0e <_svfprintf_r+0x20e>
 801acde:	9d08      	ldr	r5, [sp, #32]
 801ace0:	f045 0310 	orr.w	r3, r5, #16
 801ace4:	9308      	str	r3, [sp, #32]
 801ace6:	9f08      	ldr	r7, [sp, #32]
 801ace8:	06bf      	lsls	r7, r7, #26
 801acea:	f140 80d7 	bpl.w	801ae9c <_svfprintf_r+0x39c>
 801acee:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801acf0:	1deb      	adds	r3, r5, #7
 801acf2:	f023 0007 	bic.w	r0, r3, #7
 801acf6:	e9d0 2300 	ldrd	r2, r3, [r0]
 801acfa:	3008      	adds	r0, #8
 801acfc:	9010      	str	r0, [sp, #64]	; 0x40
 801acfe:	4614      	mov	r4, r2
 801ad00:	461d      	mov	r5, r3
 801ad02:	2a00      	cmp	r2, #0
 801ad04:	f173 0000 	sbcs.w	r0, r3, #0
 801ad08:	f2c0 8733 	blt.w	801bb72 <_svfprintf_r+0x1072>
 801ad0c:	2301      	movs	r3, #1
 801ad0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ad10:	2900      	cmp	r1, #0
 801ad12:	db03      	blt.n	801ad1c <_svfprintf_r+0x21c>
 801ad14:	9f08      	ldr	r7, [sp, #32]
 801ad16:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 801ad1a:	9008      	str	r0, [sp, #32]
 801ad1c:	ea54 0205 	orrs.w	r2, r4, r5
 801ad20:	f040 83f1 	bne.w	801b506 <_svfprintf_r+0xa06>
 801ad24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ad26:	2a00      	cmp	r2, #0
 801ad28:	f040 83ed 	bne.w	801b506 <_svfprintf_r+0xa06>
 801ad2c:	2b00      	cmp	r3, #0
 801ad2e:	f040 8657 	bne.w	801b9e0 <_svfprintf_r+0xee0>
 801ad32:	9b08      	ldr	r3, [sp, #32]
 801ad34:	07d9      	lsls	r1, r3, #31
 801ad36:	f141 800c 	bpl.w	801bd52 <_svfprintf_r+0x1252>
 801ad3a:	af42      	add	r7, sp, #264	; 0x108
 801ad3c:	2030      	movs	r0, #48	; 0x30
 801ad3e:	f807 0d41 	strb.w	r0, [r7, #-65]!
 801ad42:	9a07      	ldr	r2, [sp, #28]
 801ad44:	1bd4      	subs	r4, r2, r7
 801ad46:	940e      	str	r4, [sp, #56]	; 0x38
 801ad48:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801ad4a:	980e      	ldr	r0, [sp, #56]	; 0x38
 801ad4c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801ad50:	9412      	str	r4, [sp, #72]	; 0x48
 801ad52:	42a0      	cmp	r0, r4
 801ad54:	bfb8      	it	lt
 801ad56:	4620      	movlt	r0, r4
 801ad58:	2200      	movs	r2, #0
 801ad5a:	900b      	str	r0, [sp, #44]	; 0x2c
 801ad5c:	9214      	str	r2, [sp, #80]	; 0x50
 801ad5e:	b113      	cbz	r3, 801ad66 <_svfprintf_r+0x266>
 801ad60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ad62:	1c59      	adds	r1, r3, #1
 801ad64:	910b      	str	r1, [sp, #44]	; 0x2c
 801ad66:	9b08      	ldr	r3, [sp, #32]
 801ad68:	f013 0002 	ands.w	r0, r3, #2
 801ad6c:	9009      	str	r0, [sp, #36]	; 0x24
 801ad6e:	d002      	beq.n	801ad76 <_svfprintf_r+0x276>
 801ad70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801ad72:	1c8c      	adds	r4, r1, #2
 801ad74:	940b      	str	r4, [sp, #44]	; 0x2c
 801ad76:	9a08      	ldr	r2, [sp, #32]
 801ad78:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 801ad7c:	f040 8228 	bne.w	801b1d0 <_svfprintf_r+0x6d0>
 801ad80:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801ad82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ad84:	1aed      	subs	r5, r5, r3
 801ad86:	2d00      	cmp	r5, #0
 801ad88:	f340 8222 	ble.w	801b1d0 <_svfprintf_r+0x6d0>
 801ad8c:	2d10      	cmp	r5, #16
 801ad8e:	f341 8206 	ble.w	801c19e <_svfprintf_r+0x169e>
 801ad92:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801ad94:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801ad96:	49a4      	ldr	r1, [pc, #656]	; (801b028 <_svfprintf_r+0x528>)
 801ad98:	2410      	movs	r4, #16
 801ad9a:	6031      	str	r1, [r6, #0]
 801ad9c:	911a      	str	r1, [sp, #104]	; 0x68
 801ad9e:	1911      	adds	r1, r2, r4
 801ada0:	1c5a      	adds	r2, r3, #1
 801ada2:	f1a5 0e11 	sub.w	lr, r5, #17
 801ada6:	2a07      	cmp	r2, #7
 801ada8:	6074      	str	r4, [r6, #4]
 801adaa:	f3ce 1300 	ubfx	r3, lr, #4, #1
 801adae:	9127      	str	r1, [sp, #156]	; 0x9c
 801adb0:	9226      	str	r2, [sp, #152]	; 0x98
 801adb2:	f300 8570 	bgt.w	801b896 <_svfprintf_r+0xd96>
 801adb6:	3608      	adds	r6, #8
 801adb8:	3d10      	subs	r5, #16
 801adba:	2d10      	cmp	r5, #16
 801adbc:	f340 81fc 	ble.w	801b1b8 <_svfprintf_r+0x6b8>
 801adc0:	b18b      	cbz	r3, 801ade6 <_svfprintf_r+0x2e6>
 801adc2:	3201      	adds	r2, #1
 801adc4:	f241 63ac 	movw	r3, #5804	; 0x16ac
 801adc8:	3110      	adds	r1, #16
 801adca:	f6c0 0302 	movt	r3, #2050	; 0x802
 801adce:	2a07      	cmp	r2, #7
 801add0:	e886 0018 	stmia.w	r6, {r3, r4}
 801add4:	9127      	str	r1, [sp, #156]	; 0x9c
 801add6:	9226      	str	r2, [sp, #152]	; 0x98
 801add8:	f300 856c 	bgt.w	801b8b4 <_svfprintf_r+0xdb4>
 801addc:	3608      	adds	r6, #8
 801adde:	3d10      	subs	r5, #16
 801ade0:	2d10      	cmp	r5, #16
 801ade2:	f340 81e9 	ble.w	801b1b8 <_svfprintf_r+0x6b8>
 801ade6:	4633      	mov	r3, r6
 801ade8:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 801adec:	462e      	mov	r6, r5
 801adee:	46bb      	mov	fp, r7
 801adf0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801adf2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 801adf4:	e013      	b.n	801ae1e <_svfprintf_r+0x31e>
 801adf6:	3308      	adds	r3, #8
 801adf8:	3201      	adds	r2, #1
 801adfa:	f241 60ac 	movw	r0, #5804	; 0x16ac
 801adfe:	3110      	adds	r1, #16
 801ae00:	f6c0 0002 	movt	r0, #2050	; 0x802
 801ae04:	3e10      	subs	r6, #16
 801ae06:	2a07      	cmp	r2, #7
 801ae08:	e883 0011 	stmia.w	r3, {r0, r4}
 801ae0c:	9127      	str	r1, [sp, #156]	; 0x9c
 801ae0e:	9226      	str	r2, [sp, #152]	; 0x98
 801ae10:	f300 81be 	bgt.w	801b190 <_svfprintf_r+0x690>
 801ae14:	3e10      	subs	r6, #16
 801ae16:	3308      	adds	r3, #8
 801ae18:	2e10      	cmp	r6, #16
 801ae1a:	f340 81c8 	ble.w	801b1ae <_svfprintf_r+0x6ae>
 801ae1e:	3201      	adds	r2, #1
 801ae20:	f241 60ac 	movw	r0, #5804	; 0x16ac
 801ae24:	3110      	adds	r1, #16
 801ae26:	f6c0 0002 	movt	r0, #2050	; 0x802
 801ae2a:	2a07      	cmp	r2, #7
 801ae2c:	e883 0011 	stmia.w	r3, {r0, r4}
 801ae30:	9127      	str	r1, [sp, #156]	; 0x9c
 801ae32:	9226      	str	r2, [sp, #152]	; 0x98
 801ae34:	dddf      	ble.n	801adf6 <_svfprintf_r+0x2f6>
 801ae36:	4638      	mov	r0, r7
 801ae38:	4629      	mov	r1, r5
 801ae3a:	aa25      	add	r2, sp, #148	; 0x94
 801ae3c:	f004 f904 	bl	801f048 <__ssprint_r>
 801ae40:	b9e8      	cbnz	r0, 801ae7e <_svfprintf_r+0x37e>
 801ae42:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801ae44:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801ae46:	ab32      	add	r3, sp, #200	; 0xc8
 801ae48:	e7d6      	b.n	801adf8 <_svfprintf_r+0x2f8>
 801ae4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801ae4c:	9310      	str	r3, [sp, #64]	; 0x40
 801ae4e:	4252      	negs	r2, r2
 801ae50:	920d      	str	r2, [sp, #52]	; 0x34
 801ae52:	9b08      	ldr	r3, [sp, #32]
 801ae54:	f043 0204 	orr.w	r2, r3, #4
 801ae58:	9208      	str	r2, [sp, #32]
 801ae5a:	f89a 8000 	ldrb.w	r8, [sl]
 801ae5e:	e6b1      	b.n	801abc4 <_svfprintf_r+0xc4>
 801ae60:	980c      	ldr	r0, [sp, #48]	; 0x30
 801ae62:	990a      	ldr	r1, [sp, #40]	; 0x28
 801ae64:	aa25      	add	r2, sp, #148	; 0x94
 801ae66:	f004 f8ef 	bl	801f048 <__ssprint_r>
 801ae6a:	b940      	cbnz	r0, 801ae7e <_svfprintf_r+0x37e>
 801ae6c:	ae32      	add	r6, sp, #200	; 0xc8
 801ae6e:	e694      	b.n	801ab9a <_svfprintf_r+0x9a>
 801ae70:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801ae72:	b123      	cbz	r3, 801ae7e <_svfprintf_r+0x37e>
 801ae74:	980c      	ldr	r0, [sp, #48]	; 0x30
 801ae76:	990a      	ldr	r1, [sp, #40]	; 0x28
 801ae78:	aa25      	add	r2, sp, #148	; 0x94
 801ae7a:	f004 f8e5 	bl	801f048 <__ssprint_r>
 801ae7e:	980a      	ldr	r0, [sp, #40]	; 0x28
 801ae80:	8981      	ldrh	r1, [r0, #12]
 801ae82:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801ae84:	f001 0240 	and.w	r2, r1, #64	; 0x40
 801ae88:	b213      	sxth	r3, r2
 801ae8a:	2b00      	cmp	r3, #0
 801ae8c:	bf18      	it	ne
 801ae8e:	f04f 30ff 	movne.w	r0, #4294967295
 801ae92:	b043      	add	sp, #268	; 0x10c
 801ae94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae98:	4654      	mov	r4, sl
 801ae9a:	e681      	b.n	801aba0 <_svfprintf_r+0xa0>
 801ae9c:	9808      	ldr	r0, [sp, #32]
 801ae9e:	06c5      	lsls	r5, r0, #27
 801aea0:	f100 865b 	bmi.w	801bb5a <_svfprintf_r+0x105a>
 801aea4:	9908      	ldr	r1, [sp, #32]
 801aea6:	064c      	lsls	r4, r1, #25
 801aea8:	f140 8657 	bpl.w	801bb5a <_svfprintf_r+0x105a>
 801aeac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801aeae:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801aeb0:	f9b2 4000 	ldrsh.w	r4, [r2]
 801aeb4:	1d38      	adds	r0, r7, #4
 801aeb6:	17e5      	asrs	r5, r4, #31
 801aeb8:	4622      	mov	r2, r4
 801aeba:	462b      	mov	r3, r5
 801aebc:	9010      	str	r0, [sp, #64]	; 0x40
 801aebe:	e720      	b.n	801ad02 <_svfprintf_r+0x202>
 801aec0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801aec2:	1ddd      	adds	r5, r3, #7
 801aec4:	f025 0107 	bic.w	r1, r5, #7
 801aec8:	f101 0008 	add.w	r0, r1, #8
 801aecc:	9010      	str	r0, [sp, #64]	; 0x40
 801aece:	e9d1 4500 	ldrd	r4, r5, [r1]
 801aed2:	2300      	movs	r3, #0
 801aed4:	e6ff      	b.n	801acd6 <_svfprintf_r+0x1d6>
 801aed6:	9c10      	ldr	r4, [sp, #64]	; 0x40
 801aed8:	1de1      	adds	r1, r4, #7
 801aeda:	f021 0007 	bic.w	r0, r1, #7
 801aede:	f100 0708 	add.w	r7, r0, #8
 801aee2:	9710      	str	r7, [sp, #64]	; 0x40
 801aee4:	6844      	ldr	r4, [r0, #4]
 801aee6:	f8d0 b000 	ldr.w	fp, [r0]
 801aeea:	4621      	mov	r1, r4
 801aeec:	4658      	mov	r0, fp
 801aeee:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 801aef2:	4621      	mov	r1, r4
 801aef4:	4658      	mov	r0, fp
 801aef6:	f7fe fb03 	bl	8019500 <__fpclassifyd>
 801aefa:	2801      	cmp	r0, #1
 801aefc:	4621      	mov	r1, r4
 801aefe:	4658      	mov	r0, fp
 801af00:	f040 8738 	bne.w	801bd74 <_svfprintf_r+0x1274>
 801af04:	2200      	movs	r2, #0
 801af06:	2300      	movs	r3, #0
 801af08:	f7ff f884 	bl	801a014 <__aeabi_dcmplt>
 801af0c:	2800      	cmp	r0, #0
 801af0e:	f041 8237 	bne.w	801c380 <_svfprintf_r+0x1880>
 801af12:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801af16:	2700      	movs	r7, #0
 801af18:	9908      	ldr	r1, [sp, #32]
 801af1a:	9712      	str	r7, [sp, #72]	; 0x48
 801af1c:	2403      	movs	r4, #3
 801af1e:	4843      	ldr	r0, [pc, #268]	; (801b02c <_svfprintf_r+0x52c>)
 801af20:	4f43      	ldr	r7, [pc, #268]	; (801b030 <_svfprintf_r+0x530>)
 801af22:	940b      	str	r4, [sp, #44]	; 0x2c
 801af24:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 801af28:	940e      	str	r4, [sp, #56]	; 0x38
 801af2a:	2400      	movs	r4, #0
 801af2c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801af30:	bfd8      	it	le
 801af32:	4607      	movle	r7, r0
 801af34:	9208      	str	r2, [sp, #32]
 801af36:	9414      	str	r4, [sp, #80]	; 0x50
 801af38:	e711      	b.n	801ad5e <_svfprintf_r+0x25e>
 801af3a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801af3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801af3e:	6812      	ldr	r2, [r2, #0]
 801af40:	3304      	adds	r3, #4
 801af42:	2a00      	cmp	r2, #0
 801af44:	920d      	str	r2, [sp, #52]	; 0x34
 801af46:	db80      	blt.n	801ae4a <_svfprintf_r+0x34a>
 801af48:	f89a 8000 	ldrb.w	r8, [sl]
 801af4c:	9310      	str	r3, [sp, #64]	; 0x40
 801af4e:	e639      	b.n	801abc4 <_svfprintf_r+0xc4>
 801af50:	4f38      	ldr	r7, [pc, #224]	; (801b034 <_svfprintf_r+0x534>)
 801af52:	9718      	str	r7, [sp, #96]	; 0x60
 801af54:	9f08      	ldr	r7, [sp, #32]
 801af56:	06b9      	lsls	r1, r7, #26
 801af58:	d51f      	bpl.n	801af9a <_svfprintf_r+0x49a>
 801af5a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 801af5c:	1de0      	adds	r0, r4, #7
 801af5e:	f020 0307 	bic.w	r3, r0, #7
 801af62:	e9d3 4500 	ldrd	r4, r5, [r3]
 801af66:	f103 0108 	add.w	r1, r3, #8
 801af6a:	9110      	str	r1, [sp, #64]	; 0x40
 801af6c:	9808      	ldr	r0, [sp, #32]
 801af6e:	07c7      	lsls	r7, r0, #31
 801af70:	f140 8482 	bpl.w	801b878 <_svfprintf_r+0xd78>
 801af74:	ea54 0205 	orrs.w	r2, r4, r5
 801af78:	f000 847e 	beq.w	801b878 <_svfprintf_r+0xd78>
 801af7c:	2230      	movs	r2, #48	; 0x30
 801af7e:	f040 0702 	orr.w	r7, r0, #2
 801af82:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 801af86:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 801af8a:	9708      	str	r7, [sp, #32]
 801af8c:	2302      	movs	r3, #2
 801af8e:	e6a2      	b.n	801acd6 <_svfprintf_r+0x1d6>
 801af90:	9f08      	ldr	r7, [sp, #32]
 801af92:	4d29      	ldr	r5, [pc, #164]	; (801b038 <_svfprintf_r+0x538>)
 801af94:	06b9      	lsls	r1, r7, #26
 801af96:	9518      	str	r5, [sp, #96]	; 0x60
 801af98:	d4df      	bmi.n	801af5a <_svfprintf_r+0x45a>
 801af9a:	9c08      	ldr	r4, [sp, #32]
 801af9c:	06e2      	lsls	r2, r4, #27
 801af9e:	f100 85f1 	bmi.w	801bb84 <_svfprintf_r+0x1084>
 801afa2:	9808      	ldr	r0, [sp, #32]
 801afa4:	0643      	lsls	r3, r0, #25
 801afa6:	f140 85ed 	bpl.w	801bb84 <_svfprintf_r+0x1084>
 801afaa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801afac:	1d19      	adds	r1, r3, #4
 801afae:	881c      	ldrh	r4, [r3, #0]
 801afb0:	9110      	str	r1, [sp, #64]	; 0x40
 801afb2:	2500      	movs	r5, #0
 801afb4:	e7da      	b.n	801af6c <_svfprintf_r+0x46c>
 801afb6:	9c10      	ldr	r4, [sp, #64]	; 0x40
 801afb8:	1de3      	adds	r3, r4, #7
 801afba:	f023 0107 	bic.w	r1, r3, #7
 801afbe:	f101 0008 	add.w	r0, r1, #8
 801afc2:	9010      	str	r0, [sp, #64]	; 0x40
 801afc4:	e9d1 4500 	ldrd	r4, r5, [r1]
 801afc8:	2301      	movs	r3, #1
 801afca:	e684      	b.n	801acd6 <_svfprintf_r+0x1d6>
 801afcc:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801afd0:	2b00      	cmp	r3, #0
 801afd2:	f040 8703 	bne.w	801bddc <_svfprintf_r+0x12dc>
 801afd6:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 801afda:	f89a 8000 	ldrb.w	r8, [sl]
 801afde:	e5f1      	b.n	801abc4 <_svfprintf_r+0xc4>
 801afe0:	9b08      	ldr	r3, [sp, #32]
 801afe2:	f043 0201 	orr.w	r2, r3, #1
 801afe6:	9208      	str	r2, [sp, #32]
 801afe8:	f89a 8000 	ldrb.w	r8, [sl]
 801afec:	e5ea      	b.n	801abc4 <_svfprintf_r+0xc4>
 801afee:	4654      	mov	r4, sl
 801aff0:	f814 8b01 	ldrb.w	r8, [r4], #1
 801aff4:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 801aff8:	f001 82c9 	beq.w	801c58e <_svfprintf_r+0x1a8e>
 801affc:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 801b000:	2200      	movs	r2, #0
 801b002:	2b09      	cmp	r3, #9
 801b004:	f201 8206 	bhi.w	801c414 <_svfprintf_r+0x1914>
 801b008:	f814 8b01 	ldrb.w	r8, [r4], #1
 801b00c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 801b010:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801b014:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 801b018:	2b09      	cmp	r3, #9
 801b01a:	46a2      	mov	sl, r4
 801b01c:	d9f4      	bls.n	801b008 <_svfprintf_r+0x508>
 801b01e:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 801b022:	9209      	str	r2, [sp, #36]	; 0x24
 801b024:	e5d0      	b.n	801abc8 <_svfprintf_r+0xc8>
 801b026:	bf00      	nop
 801b028:	080216ac 	.word	0x080216ac
 801b02c:	08021658 	.word	0x08021658
 801b030:	0802165c 	.word	0x0802165c
 801b034:	0802167c 	.word	0x0802167c
 801b038:	08021668 	.word	0x08021668
 801b03c:	0802169c 	.word	0x0802169c
 801b040:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801b042:	9910      	ldr	r1, [sp, #64]	; 0x40
 801b044:	683c      	ldr	r4, [r7, #0]
 801b046:	2301      	movs	r3, #1
 801b048:	2000      	movs	r0, #0
 801b04a:	1d0a      	adds	r2, r1, #4
 801b04c:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 801b050:	930b      	str	r3, [sp, #44]	; 0x2c
 801b052:	9210      	str	r2, [sp, #64]	; 0x40
 801b054:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 801b058:	930e      	str	r3, [sp, #56]	; 0x38
 801b05a:	af28      	add	r7, sp, #160	; 0xa0
 801b05c:	2200      	movs	r2, #0
 801b05e:	9212      	str	r2, [sp, #72]	; 0x48
 801b060:	9214      	str	r2, [sp, #80]	; 0x50
 801b062:	e680      	b.n	801ad66 <_svfprintf_r+0x266>
 801b064:	9a08      	ldr	r2, [sp, #32]
 801b066:	f042 0308 	orr.w	r3, r2, #8
 801b06a:	9308      	str	r3, [sp, #32]
 801b06c:	f89a 8000 	ldrb.w	r8, [sl]
 801b070:	e5a8      	b.n	801abc4 <_svfprintf_r+0xc4>
 801b072:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 801b076:	f89a 8000 	ldrb.w	r8, [sl]
 801b07a:	e5a3      	b.n	801abc4 <_svfprintf_r+0xc4>
 801b07c:	9c08      	ldr	r4, [sp, #32]
 801b07e:	06a1      	lsls	r1, r4, #26
 801b080:	f140 86b0 	bpl.w	801bde4 <_svfprintf_r+0x12e4>
 801b084:	9910      	ldr	r1, [sp, #64]	; 0x40
 801b086:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801b088:	9810      	ldr	r0, [sp, #64]	; 0x40
 801b08a:	680b      	ldr	r3, [r1, #0]
 801b08c:	17d4      	asrs	r4, r2, #31
 801b08e:	1d01      	adds	r1, r0, #4
 801b090:	601a      	str	r2, [r3, #0]
 801b092:	605c      	str	r4, [r3, #4]
 801b094:	9110      	str	r1, [sp, #64]	; 0x40
 801b096:	e55e      	b.n	801ab56 <_svfprintf_r+0x56>
 801b098:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801b09a:	2400      	movs	r4, #0
 801b09c:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 801b0a0:	682f      	ldr	r7, [r5, #0]
 801b0a2:	3504      	adds	r5, #4
 801b0a4:	2f00      	cmp	r7, #0
 801b0a6:	f001 80f4 	beq.w	801c292 <_svfprintf_r+0x1792>
 801b0aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b0ac:	2a00      	cmp	r2, #0
 801b0ae:	4638      	mov	r0, r7
 801b0b0:	f2c1 8051 	blt.w	801c156 <_svfprintf_r+0x1656>
 801b0b4:	4621      	mov	r1, r4
 801b0b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b0b8:	f002 fe94 	bl	801dde4 <memchr>
 801b0bc:	2800      	cmp	r0, #0
 801b0be:	f001 818f 	beq.w	801c3e0 <_svfprintf_r+0x18e0>
 801b0c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b0c4:	9412      	str	r4, [sp, #72]	; 0x48
 801b0c6:	1bc0      	subs	r0, r0, r7
 801b0c8:	4288      	cmp	r0, r1
 801b0ca:	900e      	str	r0, [sp, #56]	; 0x38
 801b0cc:	f340 87e3 	ble.w	801c096 <_svfprintf_r+0x1596>
 801b0d0:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801b0d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b0d6:	900b      	str	r0, [sp, #44]	; 0x2c
 801b0d8:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801b0dc:	9510      	str	r5, [sp, #64]	; 0x40
 801b0de:	910e      	str	r1, [sp, #56]	; 0x38
 801b0e0:	9414      	str	r4, [sp, #80]	; 0x50
 801b0e2:	e63c      	b.n	801ad5e <_svfprintf_r+0x25e>
 801b0e4:	9b08      	ldr	r3, [sp, #32]
 801b0e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801b0ea:	9208      	str	r2, [sp, #32]
 801b0ec:	f89a 8000 	ldrb.w	r8, [sl]
 801b0f0:	e568      	b.n	801abc4 <_svfprintf_r+0xc4>
 801b0f2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801b0f4:	9910      	ldr	r1, [sp, #64]	; 0x40
 801b0f6:	6828      	ldr	r0, [r5, #0]
 801b0f8:	9b08      	ldr	r3, [sp, #32]
 801b0fa:	1d0f      	adds	r7, r1, #4
 801b0fc:	49aa      	ldr	r1, [pc, #680]	; (801b3a8 <_svfprintf_r+0x8a8>)
 801b0fe:	9710      	str	r7, [sp, #64]	; 0x40
 801b100:	f043 0202 	orr.w	r2, r3, #2
 801b104:	f04f 0878 	mov.w	r8, #120	; 0x78
 801b108:	4604      	mov	r4, r0
 801b10a:	2030      	movs	r0, #48	; 0x30
 801b10c:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 801b110:	2500      	movs	r5, #0
 801b112:	9208      	str	r2, [sp, #32]
 801b114:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 801b118:	9118      	str	r1, [sp, #96]	; 0x60
 801b11a:	2302      	movs	r3, #2
 801b11c:	e5db      	b.n	801acd6 <_svfprintf_r+0x1d6>
 801b11e:	9b08      	ldr	r3, [sp, #32]
 801b120:	f043 0220 	orr.w	r2, r3, #32
 801b124:	9208      	str	r2, [sp, #32]
 801b126:	f89a 8000 	ldrb.w	r8, [sl]
 801b12a:	e54b      	b.n	801abc4 <_svfprintf_r+0xc4>
 801b12c:	f89a 8000 	ldrb.w	r8, [sl]
 801b130:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 801b134:	4653      	mov	r3, sl
 801b136:	f000 8700 	beq.w	801bf3a <_svfprintf_r+0x143a>
 801b13a:	9a08      	ldr	r2, [sp, #32]
 801b13c:	f042 0310 	orr.w	r3, r2, #16
 801b140:	9308      	str	r3, [sp, #32]
 801b142:	e53f      	b.n	801abc4 <_svfprintf_r+0xc4>
 801b144:	f1b8 0f00 	cmp.w	r8, #0
 801b148:	f43f ae92 	beq.w	801ae70 <_svfprintf_r+0x370>
 801b14c:	2701      	movs	r7, #1
 801b14e:	2400      	movs	r4, #0
 801b150:	970b      	str	r7, [sp, #44]	; 0x2c
 801b152:	970e      	str	r7, [sp, #56]	; 0x38
 801b154:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 801b158:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 801b15c:	af28      	add	r7, sp, #160	; 0xa0
 801b15e:	e77d      	b.n	801b05c <_svfprintf_r+0x55c>
 801b160:	9a08      	ldr	r2, [sp, #32]
 801b162:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 801b166:	9308      	str	r3, [sp, #32]
 801b168:	f89a 8000 	ldrb.w	r8, [sl]
 801b16c:	e52a      	b.n	801abc4 <_svfprintf_r+0xc4>
 801b16e:	4652      	mov	r2, sl
 801b170:	2300      	movs	r3, #0
 801b172:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 801b176:	f812 8b01 	ldrb.w	r8, [r2], #1
 801b17a:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 801b17e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801b182:	2c09      	cmp	r4, #9
 801b184:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801b188:	4692      	mov	sl, r2
 801b18a:	d9f2      	bls.n	801b172 <_svfprintf_r+0x672>
 801b18c:	930d      	str	r3, [sp, #52]	; 0x34
 801b18e:	e51b      	b.n	801abc8 <_svfprintf_r+0xc8>
 801b190:	4638      	mov	r0, r7
 801b192:	4629      	mov	r1, r5
 801b194:	aa25      	add	r2, sp, #148	; 0x94
 801b196:	f003 ff57 	bl	801f048 <__ssprint_r>
 801b19a:	2800      	cmp	r0, #0
 801b19c:	f47f ae6f 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b1a0:	3e10      	subs	r6, #16
 801b1a2:	2e10      	cmp	r6, #16
 801b1a4:	ab32      	add	r3, sp, #200	; 0xc8
 801b1a6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801b1a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801b1aa:	f73f ae38 	bgt.w	801ae1e <_svfprintf_r+0x31e>
 801b1ae:	465f      	mov	r7, fp
 801b1b0:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 801b1b4:	4635      	mov	r5, r6
 801b1b6:	461e      	mov	r6, r3
 801b1b8:	1c50      	adds	r0, r2, #1
 801b1ba:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801b1bc:	194c      	adds	r4, r1, r5
 801b1be:	2807      	cmp	r0, #7
 801b1c0:	e886 0028 	stmia.w	r6, {r3, r5}
 801b1c4:	9427      	str	r4, [sp, #156]	; 0x9c
 801b1c6:	9026      	str	r0, [sp, #152]	; 0x98
 801b1c8:	f300 840f 	bgt.w	801b9ea <_svfprintf_r+0xeea>
 801b1cc:	3608      	adds	r6, #8
 801b1ce:	e000      	b.n	801b1d2 <_svfprintf_r+0x6d2>
 801b1d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b1d2:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 801b1d6:	b169      	cbz	r1, 801b1f4 <_svfprintf_r+0x6f4>
 801b1d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b1da:	1c58      	adds	r0, r3, #1
 801b1dc:	3401      	adds	r4, #1
 801b1de:	2101      	movs	r1, #1
 801b1e0:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 801b1e4:	2807      	cmp	r0, #7
 801b1e6:	6032      	str	r2, [r6, #0]
 801b1e8:	6071      	str	r1, [r6, #4]
 801b1ea:	9427      	str	r4, [sp, #156]	; 0x9c
 801b1ec:	9026      	str	r0, [sp, #152]	; 0x98
 801b1ee:	f300 82fe 	bgt.w	801b7ee <_svfprintf_r+0xcee>
 801b1f2:	3608      	adds	r6, #8
 801b1f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b1f6:	b163      	cbz	r3, 801b212 <_svfprintf_r+0x712>
 801b1f8:	9826      	ldr	r0, [sp, #152]	; 0x98
 801b1fa:	1c41      	adds	r1, r0, #1
 801b1fc:	3402      	adds	r4, #2
 801b1fe:	2302      	movs	r3, #2
 801b200:	aa1d      	add	r2, sp, #116	; 0x74
 801b202:	2907      	cmp	r1, #7
 801b204:	6032      	str	r2, [r6, #0]
 801b206:	6073      	str	r3, [r6, #4]
 801b208:	9427      	str	r4, [sp, #156]	; 0x9c
 801b20a:	9126      	str	r1, [sp, #152]	; 0x98
 801b20c:	f300 82fa 	bgt.w	801b804 <_svfprintf_r+0xd04>
 801b210:	3608      	adds	r6, #8
 801b212:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 801b216:	f000 822d 	beq.w	801b674 <_svfprintf_r+0xb74>
 801b21a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 801b21c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b21e:	1aad      	subs	r5, r5, r2
 801b220:	2d00      	cmp	r5, #0
 801b222:	dd6f      	ble.n	801b304 <_svfprintf_r+0x804>
 801b224:	2d10      	cmp	r5, #16
 801b226:	f340 85fa 	ble.w	801be1e <_svfprintf_r+0x131e>
 801b22a:	9926      	ldr	r1, [sp, #152]	; 0x98
 801b22c:	485f      	ldr	r0, [pc, #380]	; (801b3ac <_svfprintf_r+0x8ac>)
 801b22e:	f8c6 9000 	str.w	r9, [r6]
 801b232:	f04f 0b10 	mov.w	fp, #16
 801b236:	1c4a      	adds	r2, r1, #1
 801b238:	f1a5 0c11 	sub.w	ip, r5, #17
 801b23c:	445c      	add	r4, fp
 801b23e:	2a07      	cmp	r2, #7
 801b240:	f8c6 b004 	str.w	fp, [r6, #4]
 801b244:	9009      	str	r0, [sp, #36]	; 0x24
 801b246:	9427      	str	r4, [sp, #156]	; 0x9c
 801b248:	9226      	str	r2, [sp, #152]	; 0x98
 801b24a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 801b24e:	f300 82a9 	bgt.w	801b7a4 <_svfprintf_r+0xca4>
 801b252:	3608      	adds	r6, #8
 801b254:	3d10      	subs	r5, #16
 801b256:	2d10      	cmp	r5, #16
 801b258:	dd49      	ble.n	801b2ee <_svfprintf_r+0x7ee>
 801b25a:	b163      	cbz	r3, 801b276 <_svfprintf_r+0x776>
 801b25c:	3201      	adds	r2, #1
 801b25e:	3410      	adds	r4, #16
 801b260:	2a07      	cmp	r2, #7
 801b262:	e886 0a00 	stmia.w	r6, {r9, fp}
 801b266:	9427      	str	r4, [sp, #156]	; 0x9c
 801b268:	9226      	str	r2, [sp, #152]	; 0x98
 801b26a:	f300 82a9 	bgt.w	801b7c0 <_svfprintf_r+0xcc0>
 801b26e:	3608      	adds	r6, #8
 801b270:	3d10      	subs	r5, #16
 801b272:	2d10      	cmp	r5, #16
 801b274:	dd3b      	ble.n	801b2ee <_svfprintf_r+0x7ee>
 801b276:	4631      	mov	r1, r6
 801b278:	4620      	mov	r0, r4
 801b27a:	4646      	mov	r6, r8
 801b27c:	463c      	mov	r4, r7
 801b27e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 801b282:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 801b284:	e00d      	b.n	801b2a2 <_svfprintf_r+0x7a2>
 801b286:	3108      	adds	r1, #8
 801b288:	3201      	adds	r2, #1
 801b28a:	3010      	adds	r0, #16
 801b28c:	3d10      	subs	r5, #16
 801b28e:	2a07      	cmp	r2, #7
 801b290:	e881 0a00 	stmia.w	r1, {r9, fp}
 801b294:	9226      	str	r2, [sp, #152]	; 0x98
 801b296:	9027      	str	r0, [sp, #156]	; 0x9c
 801b298:	dc17      	bgt.n	801b2ca <_svfprintf_r+0x7ca>
 801b29a:	3d10      	subs	r5, #16
 801b29c:	3108      	adds	r1, #8
 801b29e:	2d10      	cmp	r5, #16
 801b2a0:	dd21      	ble.n	801b2e6 <_svfprintf_r+0x7e6>
 801b2a2:	3201      	adds	r2, #1
 801b2a4:	3010      	adds	r0, #16
 801b2a6:	2a07      	cmp	r2, #7
 801b2a8:	e881 0a00 	stmia.w	r1, {r9, fp}
 801b2ac:	9027      	str	r0, [sp, #156]	; 0x9c
 801b2ae:	9226      	str	r2, [sp, #152]	; 0x98
 801b2b0:	dde9      	ble.n	801b286 <_svfprintf_r+0x786>
 801b2b2:	4638      	mov	r0, r7
 801b2b4:	4641      	mov	r1, r8
 801b2b6:	aa25      	add	r2, sp, #148	; 0x94
 801b2b8:	f003 fec6 	bl	801f048 <__ssprint_r>
 801b2bc:	2800      	cmp	r0, #0
 801b2be:	f47f adde 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b2c2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801b2c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801b2c6:	a932      	add	r1, sp, #200	; 0xc8
 801b2c8:	e7de      	b.n	801b288 <_svfprintf_r+0x788>
 801b2ca:	4638      	mov	r0, r7
 801b2cc:	4641      	mov	r1, r8
 801b2ce:	aa25      	add	r2, sp, #148	; 0x94
 801b2d0:	f003 feba 	bl	801f048 <__ssprint_r>
 801b2d4:	2800      	cmp	r0, #0
 801b2d6:	f47f add2 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b2da:	3d10      	subs	r5, #16
 801b2dc:	2d10      	cmp	r5, #16
 801b2de:	a932      	add	r1, sp, #200	; 0xc8
 801b2e0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801b2e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801b2e4:	dcdd      	bgt.n	801b2a2 <_svfprintf_r+0x7a2>
 801b2e6:	46b0      	mov	r8, r6
 801b2e8:	4627      	mov	r7, r4
 801b2ea:	460e      	mov	r6, r1
 801b2ec:	4604      	mov	r4, r0
 801b2ee:	1c50      	adds	r0, r2, #1
 801b2f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b2f2:	1964      	adds	r4, r4, r5
 801b2f4:	2807      	cmp	r0, #7
 801b2f6:	e886 0028 	stmia.w	r6, {r3, r5}
 801b2fa:	9427      	str	r4, [sp, #156]	; 0x9c
 801b2fc:	9026      	str	r0, [sp, #152]	; 0x98
 801b2fe:	f300 826b 	bgt.w	801b7d8 <_svfprintf_r+0xcd8>
 801b302:	3608      	adds	r6, #8
 801b304:	9b08      	ldr	r3, [sp, #32]
 801b306:	05da      	lsls	r2, r3, #23
 801b308:	f100 8128 	bmi.w	801b55c <_svfprintf_r+0xa5c>
 801b30c:	9826      	ldr	r0, [sp, #152]	; 0x98
 801b30e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b310:	990e      	ldr	r1, [sp, #56]	; 0x38
 801b312:	6037      	str	r7, [r6, #0]
 801b314:	1c43      	adds	r3, r0, #1
 801b316:	18a4      	adds	r4, r4, r2
 801b318:	2b07      	cmp	r3, #7
 801b31a:	6071      	str	r1, [r6, #4]
 801b31c:	9427      	str	r4, [sp, #156]	; 0x9c
 801b31e:	9326      	str	r3, [sp, #152]	; 0x98
 801b320:	f300 80b0 	bgt.w	801b484 <_svfprintf_r+0x984>
 801b324:	3608      	adds	r6, #8
 801b326:	9a08      	ldr	r2, [sp, #32]
 801b328:	0753      	lsls	r3, r2, #29
 801b32a:	f140 80b9 	bpl.w	801b4a0 <_svfprintf_r+0x9a0>
 801b32e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801b330:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801b332:	1a2d      	subs	r5, r5, r0
 801b334:	2d00      	cmp	r5, #0
 801b336:	f340 80b3 	ble.w	801b4a0 <_svfprintf_r+0x9a0>
 801b33a:	2d10      	cmp	r5, #16
 801b33c:	f340 87cf 	ble.w	801c2de <_svfprintf_r+0x17de>
 801b340:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b342:	f8df 806c 	ldr.w	r8, [pc, #108]	; 801b3b0 <_svfprintf_r+0x8b0>
 801b346:	f241 67ac 	movw	r7, #5804	; 0x16ac
 801b34a:	f6c0 0702 	movt	r7, #2050	; 0x802
 801b34e:	6037      	str	r7, [r6, #0]
 801b350:	1c59      	adds	r1, r3, #1
 801b352:	2710      	movs	r7, #16
 801b354:	f1a5 0b11 	sub.w	fp, r5, #17
 801b358:	19e4      	adds	r4, r4, r7
 801b35a:	2907      	cmp	r1, #7
 801b35c:	6077      	str	r7, [r6, #4]
 801b35e:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 801b362:	9427      	str	r4, [sp, #156]	; 0x9c
 801b364:	9126      	str	r1, [sp, #152]	; 0x98
 801b366:	f300 83c6 	bgt.w	801baf6 <_svfprintf_r+0xff6>
 801b36a:	3608      	adds	r6, #8
 801b36c:	3d10      	subs	r5, #16
 801b36e:	2d10      	cmp	r5, #16
 801b370:	f340 80b6 	ble.w	801b4e0 <_svfprintf_r+0x9e0>
 801b374:	f1bb 0f00 	cmp.w	fp, #0
 801b378:	d011      	beq.n	801b39e <_svfprintf_r+0x89e>
 801b37a:	3101      	adds	r1, #1
 801b37c:	f241 60ac 	movw	r0, #5804	; 0x16ac
 801b380:	3410      	adds	r4, #16
 801b382:	f6c0 0002 	movt	r0, #2050	; 0x802
 801b386:	2907      	cmp	r1, #7
 801b388:	e886 0081 	stmia.w	r6, {r0, r7}
 801b38c:	9427      	str	r4, [sp, #156]	; 0x9c
 801b38e:	9126      	str	r1, [sp, #152]	; 0x98
 801b390:	f300 83d7 	bgt.w	801bb42 <_svfprintf_r+0x1042>
 801b394:	3608      	adds	r6, #8
 801b396:	3d10      	subs	r5, #16
 801b398:	2d10      	cmp	r5, #16
 801b39a:	f340 80a1 	ble.w	801b4e0 <_svfprintf_r+0x9e0>
 801b39e:	4632      	mov	r2, r6
 801b3a0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 801b3a4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801b3a6:	e018      	b.n	801b3da <_svfprintf_r+0x8da>
 801b3a8:	0802167c 	.word	0x0802167c
 801b3ac:	0802169c 	.word	0x0802169c
 801b3b0:	080216ac 	.word	0x080216ac
 801b3b4:	3208      	adds	r2, #8
 801b3b6:	1c41      	adds	r1, r0, #1
 801b3b8:	f241 60ac 	movw	r0, #5804	; 0x16ac
 801b3bc:	3410      	adds	r4, #16
 801b3be:	f6c0 0002 	movt	r0, #2050	; 0x802
 801b3c2:	3d10      	subs	r5, #16
 801b3c4:	2907      	cmp	r1, #7
 801b3c6:	e882 0081 	stmia.w	r2, {r0, r7}
 801b3ca:	9126      	str	r1, [sp, #152]	; 0x98
 801b3cc:	9427      	str	r4, [sp, #156]	; 0x9c
 801b3ce:	dc77      	bgt.n	801b4c0 <_svfprintf_r+0x9c0>
 801b3d0:	3d10      	subs	r5, #16
 801b3d2:	3208      	adds	r2, #8
 801b3d4:	2d10      	cmp	r5, #16
 801b3d6:	f340 8082 	ble.w	801b4de <_svfprintf_r+0x9de>
 801b3da:	1c48      	adds	r0, r1, #1
 801b3dc:	f241 61ac 	movw	r1, #5804	; 0x16ac
 801b3e0:	3410      	adds	r4, #16
 801b3e2:	f6c0 0102 	movt	r1, #2050	; 0x802
 801b3e6:	2807      	cmp	r0, #7
 801b3e8:	e882 0082 	stmia.w	r2, {r1, r7}
 801b3ec:	9427      	str	r4, [sp, #156]	; 0x9c
 801b3ee:	9026      	str	r0, [sp, #152]	; 0x98
 801b3f0:	dde0      	ble.n	801b3b4 <_svfprintf_r+0x8b4>
 801b3f2:	4658      	mov	r0, fp
 801b3f4:	4631      	mov	r1, r6
 801b3f6:	aa25      	add	r2, sp, #148	; 0x94
 801b3f8:	f003 fe26 	bl	801f048 <__ssprint_r>
 801b3fc:	2800      	cmp	r0, #0
 801b3fe:	f47f ad3e 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b402:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b404:	9826      	ldr	r0, [sp, #152]	; 0x98
 801b406:	aa32      	add	r2, sp, #200	; 0xc8
 801b408:	e7d5      	b.n	801b3b6 <_svfprintf_r+0x8b6>
 801b40a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801b40c:	2d01      	cmp	r5, #1
 801b40e:	f340 847b 	ble.w	801bd08 <_svfprintf_r+0x1208>
 801b412:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b414:	6037      	str	r7, [r6, #0]
 801b416:	1c5d      	adds	r5, r3, #1
 801b418:	3401      	adds	r4, #1
 801b41a:	2101      	movs	r1, #1
 801b41c:	2d07      	cmp	r5, #7
 801b41e:	6071      	str	r1, [r6, #4]
 801b420:	9427      	str	r4, [sp, #156]	; 0x9c
 801b422:	9526      	str	r5, [sp, #152]	; 0x98
 801b424:	f300 847b 	bgt.w	801bd1e <_svfprintf_r+0x121e>
 801b428:	3608      	adds	r6, #8
 801b42a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b42c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 801b42e:	3501      	adds	r5, #1
 801b430:	18e4      	adds	r4, r4, r3
 801b432:	2d07      	cmp	r5, #7
 801b434:	e886 0009 	stmia.w	r6, {r0, r3}
 801b438:	9427      	str	r4, [sp, #156]	; 0x9c
 801b43a:	9526      	str	r5, [sp, #152]	; 0x98
 801b43c:	f300 847c 	bgt.w	801bd38 <_svfprintf_r+0x1238>
 801b440:	3608      	adds	r6, #8
 801b442:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 801b446:	2200      	movs	r2, #0
 801b448:	2300      	movs	r3, #0
 801b44a:	f7fe fdd9 	bl	801a000 <__aeabi_dcmpeq>
 801b44e:	2800      	cmp	r0, #0
 801b450:	f040 82d7 	bne.w	801ba02 <_svfprintf_r+0xf02>
 801b454:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801b456:	3701      	adds	r7, #1
 801b458:	1e50      	subs	r0, r2, #1
 801b45a:	1824      	adds	r4, r4, r0
 801b45c:	3501      	adds	r5, #1
 801b45e:	6037      	str	r7, [r6, #0]
 801b460:	2d07      	cmp	r5, #7
 801b462:	6070      	str	r0, [r6, #4]
 801b464:	9427      	str	r4, [sp, #156]	; 0x9c
 801b466:	9526      	str	r5, [sp, #152]	; 0x98
 801b468:	f300 8186 	bgt.w	801b778 <_svfprintf_r+0xc78>
 801b46c:	3608      	adds	r6, #8
 801b46e:	9819      	ldr	r0, [sp, #100]	; 0x64
 801b470:	3501      	adds	r5, #1
 801b472:	1824      	adds	r4, r4, r0
 801b474:	ab21      	add	r3, sp, #132	; 0x84
 801b476:	2d07      	cmp	r5, #7
 801b478:	6033      	str	r3, [r6, #0]
 801b47a:	6070      	str	r0, [r6, #4]
 801b47c:	9427      	str	r4, [sp, #156]	; 0x9c
 801b47e:	9526      	str	r5, [sp, #152]	; 0x98
 801b480:	f77f af50 	ble.w	801b324 <_svfprintf_r+0x824>
 801b484:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b486:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b488:	aa25      	add	r2, sp, #148	; 0x94
 801b48a:	f003 fddd 	bl	801f048 <__ssprint_r>
 801b48e:	2800      	cmp	r0, #0
 801b490:	f47f acf5 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b494:	9a08      	ldr	r2, [sp, #32]
 801b496:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b498:	0753      	lsls	r3, r2, #29
 801b49a:	ae32      	add	r6, sp, #200	; 0xc8
 801b49c:	f53f af47 	bmi.w	801b32e <_svfprintf_r+0x82e>
 801b4a0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801b4a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801b4a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b4a6:	4291      	cmp	r1, r2
 801b4a8:	bfac      	ite	ge
 801b4aa:	1840      	addge	r0, r0, r1
 801b4ac:	1880      	addlt	r0, r0, r2
 801b4ae:	900f      	str	r0, [sp, #60]	; 0x3c
 801b4b0:	2c00      	cmp	r4, #0
 801b4b2:	f040 816d 	bne.w	801b790 <_svfprintf_r+0xc90>
 801b4b6:	2400      	movs	r4, #0
 801b4b8:	9426      	str	r4, [sp, #152]	; 0x98
 801b4ba:	ae32      	add	r6, sp, #200	; 0xc8
 801b4bc:	f7ff bb4b 	b.w	801ab56 <_svfprintf_r+0x56>
 801b4c0:	4658      	mov	r0, fp
 801b4c2:	4631      	mov	r1, r6
 801b4c4:	aa25      	add	r2, sp, #148	; 0x94
 801b4c6:	f003 fdbf 	bl	801f048 <__ssprint_r>
 801b4ca:	2800      	cmp	r0, #0
 801b4cc:	f47f acd7 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b4d0:	3d10      	subs	r5, #16
 801b4d2:	2d10      	cmp	r5, #16
 801b4d4:	aa32      	add	r2, sp, #200	; 0xc8
 801b4d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b4d8:	9926      	ldr	r1, [sp, #152]	; 0x98
 801b4da:	f73f af7e 	bgt.w	801b3da <_svfprintf_r+0x8da>
 801b4de:	4616      	mov	r6, r2
 801b4e0:	1c4b      	adds	r3, r1, #1
 801b4e2:	192c      	adds	r4, r5, r4
 801b4e4:	2b07      	cmp	r3, #7
 801b4e6:	f8c6 8000 	str.w	r8, [r6]
 801b4ea:	6075      	str	r5, [r6, #4]
 801b4ec:	9427      	str	r4, [sp, #156]	; 0x9c
 801b4ee:	9326      	str	r3, [sp, #152]	; 0x98
 801b4f0:	ddd6      	ble.n	801b4a0 <_svfprintf_r+0x9a0>
 801b4f2:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b4f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b4f6:	aa25      	add	r2, sp, #148	; 0x94
 801b4f8:	f003 fda6 	bl	801f048 <__ssprint_r>
 801b4fc:	2800      	cmp	r0, #0
 801b4fe:	f47f acbe 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b502:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b504:	e7cc      	b.n	801b4a0 <_svfprintf_r+0x9a0>
 801b506:	2b01      	cmp	r3, #1
 801b508:	f000 81a8 	beq.w	801b85c <_svfprintf_r+0xd5c>
 801b50c:	2b02      	cmp	r3, #2
 801b50e:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 801b512:	f000 8187 	beq.w	801b824 <_svfprintf_r+0xd24>
 801b516:	2307      	movs	r3, #7
 801b518:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 801b51c:	ea04 0003 	and.w	r0, r4, r3
 801b520:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 801b524:	08e9      	lsrs	r1, r5, #3
 801b526:	3030      	adds	r0, #48	; 0x30
 801b528:	465c      	mov	r4, fp
 801b52a:	460d      	mov	r5, r1
 801b52c:	b2c0      	uxtb	r0, r0
 801b52e:	ea54 0105 	orrs.w	r1, r4, r5
 801b532:	4667      	mov	r7, ip
 801b534:	f88c 0000 	strb.w	r0, [ip]
 801b538:	f10c 3cff 	add.w	ip, ip, #4294967295
 801b53c:	d1ec      	bne.n	801b518 <_svfprintf_r+0xa18>
 801b53e:	9a08      	ldr	r2, [sp, #32]
 801b540:	07d4      	lsls	r4, r2, #31
 801b542:	463b      	mov	r3, r7
 801b544:	d505      	bpl.n	801b552 <_svfprintf_r+0xa52>
 801b546:	2830      	cmp	r0, #48	; 0x30
 801b548:	d003      	beq.n	801b552 <_svfprintf_r+0xa52>
 801b54a:	2430      	movs	r4, #48	; 0x30
 801b54c:	4667      	mov	r7, ip
 801b54e:	f803 4c01 	strb.w	r4, [r3, #-1]
 801b552:	9c07      	ldr	r4, [sp, #28]
 801b554:	1be2      	subs	r2, r4, r7
 801b556:	920e      	str	r2, [sp, #56]	; 0x38
 801b558:	f7ff bbf6 	b.w	801ad48 <_svfprintf_r+0x248>
 801b55c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801b560:	f77f af53 	ble.w	801b40a <_svfprintf_r+0x90a>
 801b564:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 801b568:	2200      	movs	r2, #0
 801b56a:	2300      	movs	r3, #0
 801b56c:	f7fe fd48 	bl	801a000 <__aeabi_dcmpeq>
 801b570:	2800      	cmp	r0, #0
 801b572:	f000 81ac 	beq.w	801b8ce <_svfprintf_r+0xdce>
 801b576:	9826      	ldr	r0, [sp, #152]	; 0x98
 801b578:	49a8      	ldr	r1, [pc, #672]	; (801b81c <_svfprintf_r+0xd1c>)
 801b57a:	1c43      	adds	r3, r0, #1
 801b57c:	3401      	adds	r4, #1
 801b57e:	2201      	movs	r2, #1
 801b580:	2b07      	cmp	r3, #7
 801b582:	6031      	str	r1, [r6, #0]
 801b584:	6072      	str	r2, [r6, #4]
 801b586:	9427      	str	r4, [sp, #156]	; 0x9c
 801b588:	9326      	str	r3, [sp, #152]	; 0x98
 801b58a:	f300 844d 	bgt.w	801be28 <_svfprintf_r+0x1328>
 801b58e:	3608      	adds	r6, #8
 801b590:	981e      	ldr	r0, [sp, #120]	; 0x78
 801b592:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801b594:	4298      	cmp	r0, r3
 801b596:	db03      	blt.n	801b5a0 <_svfprintf_r+0xaa0>
 801b598:	9908      	ldr	r1, [sp, #32]
 801b59a:	07cb      	lsls	r3, r1, #31
 801b59c:	f57f aec3 	bpl.w	801b326 <_svfprintf_r+0x826>
 801b5a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b5a2:	9815      	ldr	r0, [sp, #84]	; 0x54
 801b5a4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801b5a6:	6070      	str	r0, [r6, #4]
 801b5a8:	1c59      	adds	r1, r3, #1
 801b5aa:	1824      	adds	r4, r4, r0
 801b5ac:	2907      	cmp	r1, #7
 801b5ae:	6032      	str	r2, [r6, #0]
 801b5b0:	9427      	str	r4, [sp, #156]	; 0x9c
 801b5b2:	9126      	str	r1, [sp, #152]	; 0x98
 801b5b4:	f300 8579 	bgt.w	801c0aa <_svfprintf_r+0x15aa>
 801b5b8:	3608      	adds	r6, #8
 801b5ba:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801b5bc:	3d01      	subs	r5, #1
 801b5be:	2d00      	cmp	r5, #0
 801b5c0:	f77f aeb1 	ble.w	801b326 <_svfprintf_r+0x826>
 801b5c4:	2d10      	cmp	r5, #16
 801b5c6:	f340 8288 	ble.w	801bada <_svfprintf_r+0xfda>
 801b5ca:	9826      	ldr	r0, [sp, #152]	; 0x98
 801b5cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801b5ce:	f8c6 9000 	str.w	r9, [r6]
 801b5d2:	2710      	movs	r7, #16
 801b5d4:	1c41      	adds	r1, r0, #1
 801b5d6:	f1a2 0e12 	sub.w	lr, r2, #18
 801b5da:	19e4      	adds	r4, r4, r7
 801b5dc:	2907      	cmp	r1, #7
 801b5de:	6077      	str	r7, [r6, #4]
 801b5e0:	f8df b23c 	ldr.w	fp, [pc, #572]	; 801b820 <_svfprintf_r+0xd20>
 801b5e4:	9427      	str	r4, [sp, #156]	; 0x9c
 801b5e6:	9126      	str	r1, [sp, #152]	; 0x98
 801b5e8:	f3ce 1800 	ubfx	r8, lr, #4, #1
 801b5ec:	f300 8610 	bgt.w	801c210 <_svfprintf_r+0x1710>
 801b5f0:	3608      	adds	r6, #8
 801b5f2:	3d10      	subs	r5, #16
 801b5f4:	2d10      	cmp	r5, #16
 801b5f6:	f340 8273 	ble.w	801bae0 <_svfprintf_r+0xfe0>
 801b5fa:	f1b8 0f00 	cmp.w	r8, #0
 801b5fe:	d00e      	beq.n	801b61e <_svfprintf_r+0xb1e>
 801b600:	3101      	adds	r1, #1
 801b602:	3410      	adds	r4, #16
 801b604:	2907      	cmp	r1, #7
 801b606:	f8c6 9000 	str.w	r9, [r6]
 801b60a:	6077      	str	r7, [r6, #4]
 801b60c:	9427      	str	r4, [sp, #156]	; 0x9c
 801b60e:	9126      	str	r1, [sp, #152]	; 0x98
 801b610:	f300 860b 	bgt.w	801c22a <_svfprintf_r+0x172a>
 801b614:	3608      	adds	r6, #8
 801b616:	3d10      	subs	r5, #16
 801b618:	2d10      	cmp	r5, #16
 801b61a:	f340 8261 	ble.w	801bae0 <_svfprintf_r+0xfe0>
 801b61e:	4620      	mov	r0, r4
 801b620:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 801b624:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801b626:	e010      	b.n	801b64a <_svfprintf_r+0xb4a>
 801b628:	3608      	adds	r6, #8
 801b62a:	1c59      	adds	r1, r3, #1
 801b62c:	3010      	adds	r0, #16
 801b62e:	3d10      	subs	r5, #16
 801b630:	2907      	cmp	r1, #7
 801b632:	f8c6 9000 	str.w	r9, [r6]
 801b636:	6077      	str	r7, [r6, #4]
 801b638:	9126      	str	r1, [sp, #152]	; 0x98
 801b63a:	9027      	str	r0, [sp, #156]	; 0x9c
 801b63c:	f300 811f 	bgt.w	801b87e <_svfprintf_r+0xd7e>
 801b640:	3608      	adds	r6, #8
 801b642:	3d10      	subs	r5, #16
 801b644:	2d10      	cmp	r5, #16
 801b646:	f340 83e8 	ble.w	801be1a <_svfprintf_r+0x131a>
 801b64a:	1c4b      	adds	r3, r1, #1
 801b64c:	3010      	adds	r0, #16
 801b64e:	2b07      	cmp	r3, #7
 801b650:	f8c6 9000 	str.w	r9, [r6]
 801b654:	6077      	str	r7, [r6, #4]
 801b656:	9027      	str	r0, [sp, #156]	; 0x9c
 801b658:	9326      	str	r3, [sp, #152]	; 0x98
 801b65a:	dde5      	ble.n	801b628 <_svfprintf_r+0xb28>
 801b65c:	4640      	mov	r0, r8
 801b65e:	4621      	mov	r1, r4
 801b660:	aa25      	add	r2, sp, #148	; 0x94
 801b662:	f003 fcf1 	bl	801f048 <__ssprint_r>
 801b666:	2800      	cmp	r0, #0
 801b668:	f47f ac09 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b66c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801b66e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b670:	ae32      	add	r6, sp, #200	; 0xc8
 801b672:	e7da      	b.n	801b62a <_svfprintf_r+0xb2a>
 801b674:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801b676:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801b678:	1a2d      	subs	r5, r5, r0
 801b67a:	2d00      	cmp	r5, #0
 801b67c:	f77f adcd 	ble.w	801b21a <_svfprintf_r+0x71a>
 801b680:	2d10      	cmp	r5, #16
 801b682:	f340 86a8 	ble.w	801c3d6 <_svfprintf_r+0x18d6>
 801b686:	9826      	ldr	r0, [sp, #152]	; 0x98
 801b688:	4a65      	ldr	r2, [pc, #404]	; (801b820 <_svfprintf_r+0xd20>)
 801b68a:	f8c6 9000 	str.w	r9, [r6]
 801b68e:	f04f 0b10 	mov.w	fp, #16
 801b692:	3001      	adds	r0, #1
 801b694:	f1a5 0311 	sub.w	r3, r5, #17
 801b698:	445c      	add	r4, fp
 801b69a:	2807      	cmp	r0, #7
 801b69c:	f8c6 b004 	str.w	fp, [r6, #4]
 801b6a0:	9209      	str	r2, [sp, #36]	; 0x24
 801b6a2:	9427      	str	r4, [sp, #156]	; 0x9c
 801b6a4:	9026      	str	r0, [sp, #152]	; 0x98
 801b6a6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801b6aa:	f300 8313 	bgt.w	801bcd4 <_svfprintf_r+0x11d4>
 801b6ae:	3608      	adds	r6, #8
 801b6b0:	3d10      	subs	r5, #16
 801b6b2:	2d10      	cmp	r5, #16
 801b6b4:	dd48      	ble.n	801b748 <_svfprintf_r+0xc48>
 801b6b6:	b163      	cbz	r3, 801b6d2 <_svfprintf_r+0xbd2>
 801b6b8:	3001      	adds	r0, #1
 801b6ba:	3410      	adds	r4, #16
 801b6bc:	2807      	cmp	r0, #7
 801b6be:	e886 0a00 	stmia.w	r6, {r9, fp}
 801b6c2:	9427      	str	r4, [sp, #156]	; 0x9c
 801b6c4:	9026      	str	r0, [sp, #152]	; 0x98
 801b6c6:	f300 8313 	bgt.w	801bcf0 <_svfprintf_r+0x11f0>
 801b6ca:	3608      	adds	r6, #8
 801b6cc:	3d10      	subs	r5, #16
 801b6ce:	2d10      	cmp	r5, #16
 801b6d0:	dd3a      	ble.n	801b748 <_svfprintf_r+0xc48>
 801b6d2:	4621      	mov	r1, r4
 801b6d4:	4632      	mov	r2, r6
 801b6d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 801b6d8:	462e      	mov	r6, r5
 801b6da:	4603      	mov	r3, r0
 801b6dc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801b6de:	e00d      	b.n	801b6fc <_svfprintf_r+0xbfc>
 801b6e0:	3208      	adds	r2, #8
 801b6e2:	1c43      	adds	r3, r0, #1
 801b6e4:	3110      	adds	r1, #16
 801b6e6:	3e10      	subs	r6, #16
 801b6e8:	2b07      	cmp	r3, #7
 801b6ea:	e882 0a00 	stmia.w	r2, {r9, fp}
 801b6ee:	9326      	str	r3, [sp, #152]	; 0x98
 801b6f0:	9127      	str	r1, [sp, #156]	; 0x9c
 801b6f2:	dc17      	bgt.n	801b724 <_svfprintf_r+0xc24>
 801b6f4:	3e10      	subs	r6, #16
 801b6f6:	3208      	adds	r2, #8
 801b6f8:	2e10      	cmp	r6, #16
 801b6fa:	dd21      	ble.n	801b740 <_svfprintf_r+0xc40>
 801b6fc:	1c58      	adds	r0, r3, #1
 801b6fe:	3110      	adds	r1, #16
 801b700:	2807      	cmp	r0, #7
 801b702:	e882 0a00 	stmia.w	r2, {r9, fp}
 801b706:	9127      	str	r1, [sp, #156]	; 0x9c
 801b708:	9026      	str	r0, [sp, #152]	; 0x98
 801b70a:	dde9      	ble.n	801b6e0 <_svfprintf_r+0xbe0>
 801b70c:	4620      	mov	r0, r4
 801b70e:	4629      	mov	r1, r5
 801b710:	aa25      	add	r2, sp, #148	; 0x94
 801b712:	f003 fc99 	bl	801f048 <__ssprint_r>
 801b716:	2800      	cmp	r0, #0
 801b718:	f47f abb1 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b71c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801b71e:	9826      	ldr	r0, [sp, #152]	; 0x98
 801b720:	aa32      	add	r2, sp, #200	; 0xc8
 801b722:	e7de      	b.n	801b6e2 <_svfprintf_r+0xbe2>
 801b724:	4620      	mov	r0, r4
 801b726:	4629      	mov	r1, r5
 801b728:	aa25      	add	r2, sp, #148	; 0x94
 801b72a:	f003 fc8d 	bl	801f048 <__ssprint_r>
 801b72e:	2800      	cmp	r0, #0
 801b730:	f47f aba5 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b734:	3e10      	subs	r6, #16
 801b736:	2e10      	cmp	r6, #16
 801b738:	aa32      	add	r2, sp, #200	; 0xc8
 801b73a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801b73c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b73e:	dcdd      	bgt.n	801b6fc <_svfprintf_r+0xbfc>
 801b740:	4635      	mov	r5, r6
 801b742:	460c      	mov	r4, r1
 801b744:	4616      	mov	r6, r2
 801b746:	4618      	mov	r0, r3
 801b748:	1c41      	adds	r1, r0, #1
 801b74a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b74c:	1964      	adds	r4, r4, r5
 801b74e:	2907      	cmp	r1, #7
 801b750:	e886 0028 	stmia.w	r6, {r3, r5}
 801b754:	9427      	str	r4, [sp, #156]	; 0x9c
 801b756:	9126      	str	r1, [sp, #152]	; 0x98
 801b758:	f300 8300 	bgt.w	801bd5c <_svfprintf_r+0x125c>
 801b75c:	3608      	adds	r6, #8
 801b75e:	e55c      	b.n	801b21a <_svfprintf_r+0x71a>
 801b760:	4a2f      	ldr	r2, [pc, #188]	; (801b820 <_svfprintf_r+0xd20>)
 801b762:	9209      	str	r2, [sp, #36]	; 0x24
 801b764:	3501      	adds	r5, #1
 801b766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b768:	19e4      	adds	r4, r4, r7
 801b76a:	2d07      	cmp	r5, #7
 801b76c:	e886 0088 	stmia.w	r6, {r3, r7}
 801b770:	9427      	str	r4, [sp, #156]	; 0x9c
 801b772:	9526      	str	r5, [sp, #152]	; 0x98
 801b774:	f77f ae7a 	ble.w	801b46c <_svfprintf_r+0x96c>
 801b778:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b77a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b77c:	aa25      	add	r2, sp, #148	; 0x94
 801b77e:	f003 fc63 	bl	801f048 <__ssprint_r>
 801b782:	2800      	cmp	r0, #0
 801b784:	f47f ab7b 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b788:	ae32      	add	r6, sp, #200	; 0xc8
 801b78a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b78c:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801b78e:	e66e      	b.n	801b46e <_svfprintf_r+0x96e>
 801b790:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b792:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b794:	aa25      	add	r2, sp, #148	; 0x94
 801b796:	f003 fc57 	bl	801f048 <__ssprint_r>
 801b79a:	2800      	cmp	r0, #0
 801b79c:	f43f ae8b 	beq.w	801b4b6 <_svfprintf_r+0x9b6>
 801b7a0:	f7ff bb6d 	b.w	801ae7e <_svfprintf_r+0x37e>
 801b7a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b7a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b7a8:	9306      	str	r3, [sp, #24]
 801b7aa:	aa25      	add	r2, sp, #148	; 0x94
 801b7ac:	f003 fc4c 	bl	801f048 <__ssprint_r>
 801b7b0:	9b06      	ldr	r3, [sp, #24]
 801b7b2:	2800      	cmp	r0, #0
 801b7b4:	f47f ab63 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b7b8:	ae32      	add	r6, sp, #200	; 0xc8
 801b7ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b7bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801b7be:	e549      	b.n	801b254 <_svfprintf_r+0x754>
 801b7c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b7c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b7c4:	aa25      	add	r2, sp, #148	; 0x94
 801b7c6:	f003 fc3f 	bl	801f048 <__ssprint_r>
 801b7ca:	2800      	cmp	r0, #0
 801b7cc:	f47f ab57 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b7d0:	ae32      	add	r6, sp, #200	; 0xc8
 801b7d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b7d4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801b7d6:	e54b      	b.n	801b270 <_svfprintf_r+0x770>
 801b7d8:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b7da:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b7dc:	aa25      	add	r2, sp, #148	; 0x94
 801b7de:	f003 fc33 	bl	801f048 <__ssprint_r>
 801b7e2:	2800      	cmp	r0, #0
 801b7e4:	f47f ab4b 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b7e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b7ea:	ae32      	add	r6, sp, #200	; 0xc8
 801b7ec:	e58a      	b.n	801b304 <_svfprintf_r+0x804>
 801b7ee:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b7f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b7f2:	aa25      	add	r2, sp, #148	; 0x94
 801b7f4:	f003 fc28 	bl	801f048 <__ssprint_r>
 801b7f8:	2800      	cmp	r0, #0
 801b7fa:	f47f ab40 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b7fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b800:	ae32      	add	r6, sp, #200	; 0xc8
 801b802:	e4f7      	b.n	801b1f4 <_svfprintf_r+0x6f4>
 801b804:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b806:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b808:	aa25      	add	r2, sp, #148	; 0x94
 801b80a:	f003 fc1d 	bl	801f048 <__ssprint_r>
 801b80e:	2800      	cmp	r0, #0
 801b810:	f47f ab35 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b814:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b816:	ae32      	add	r6, sp, #200	; 0xc8
 801b818:	e4fb      	b.n	801b212 <_svfprintf_r+0x712>
 801b81a:	bf00      	nop
 801b81c:	08021698 	.word	0x08021698
 801b820:	0802169c 	.word	0x0802169c
 801b824:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 801b828:	960b      	str	r6, [sp, #44]	; 0x2c
 801b82a:	210f      	movs	r1, #15
 801b82c:	ea04 0601 	and.w	r6, r4, r1
 801b830:	eb0e 0006 	add.w	r0, lr, r6
 801b834:	0927      	lsrs	r7, r4, #4
 801b836:	092a      	lsrs	r2, r5, #4
 801b838:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 801b83c:	7803      	ldrb	r3, [r0, #0]
 801b83e:	4615      	mov	r5, r2
 801b840:	ea54 0205 	orrs.w	r2, r4, r5
 801b844:	4667      	mov	r7, ip
 801b846:	f88c 3000 	strb.w	r3, [ip]
 801b84a:	f10c 3cff 	add.w	ip, ip, #4294967295
 801b84e:	d1ed      	bne.n	801b82c <_svfprintf_r+0xd2c>
 801b850:	9907      	ldr	r1, [sp, #28]
 801b852:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 801b854:	1bc8      	subs	r0, r1, r7
 801b856:	900e      	str	r0, [sp, #56]	; 0x38
 801b858:	f7ff ba76 	b.w	801ad48 <_svfprintf_r+0x248>
 801b85c:	2d00      	cmp	r5, #0
 801b85e:	bf08      	it	eq
 801b860:	2c0a      	cmpeq	r4, #10
 801b862:	f080 8154 	bcs.w	801bb0e <_svfprintf_r+0x100e>
 801b866:	af42      	add	r7, sp, #264	; 0x108
 801b868:	3430      	adds	r4, #48	; 0x30
 801b86a:	f807 4d41 	strb.w	r4, [r7, #-65]!
 801b86e:	9b07      	ldr	r3, [sp, #28]
 801b870:	1bd9      	subs	r1, r3, r7
 801b872:	910e      	str	r1, [sp, #56]	; 0x38
 801b874:	f7ff ba68 	b.w	801ad48 <_svfprintf_r+0x248>
 801b878:	2302      	movs	r3, #2
 801b87a:	f7ff ba2c 	b.w	801acd6 <_svfprintf_r+0x1d6>
 801b87e:	4640      	mov	r0, r8
 801b880:	4621      	mov	r1, r4
 801b882:	aa25      	add	r2, sp, #148	; 0x94
 801b884:	f003 fbe0 	bl	801f048 <__ssprint_r>
 801b888:	2800      	cmp	r0, #0
 801b88a:	f47f aaf8 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b88e:	ae32      	add	r6, sp, #200	; 0xc8
 801b890:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801b892:	9926      	ldr	r1, [sp, #152]	; 0x98
 801b894:	e6d5      	b.n	801b642 <_svfprintf_r+0xb42>
 801b896:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b898:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b89a:	9306      	str	r3, [sp, #24]
 801b89c:	aa25      	add	r2, sp, #148	; 0x94
 801b89e:	f003 fbd3 	bl	801f048 <__ssprint_r>
 801b8a2:	9b06      	ldr	r3, [sp, #24]
 801b8a4:	2800      	cmp	r0, #0
 801b8a6:	f47f aaea 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b8aa:	ae32      	add	r6, sp, #200	; 0xc8
 801b8ac:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801b8ae:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801b8b0:	f7ff ba82 	b.w	801adb8 <_svfprintf_r+0x2b8>
 801b8b4:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b8b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b8b8:	aa25      	add	r2, sp, #148	; 0x94
 801b8ba:	f003 fbc5 	bl	801f048 <__ssprint_r>
 801b8be:	2800      	cmp	r0, #0
 801b8c0:	f47f aadd 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b8c4:	ae32      	add	r6, sp, #200	; 0xc8
 801b8c6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801b8c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801b8ca:	f7ff ba88 	b.w	801adde <_svfprintf_r+0x2de>
 801b8ce:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 801b8d0:	2d00      	cmp	r5, #0
 801b8d2:	f340 82b5 	ble.w	801be40 <_svfprintf_r+0x1340>
 801b8d6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801b8d8:	9914      	ldr	r1, [sp, #80]	; 0x50
 801b8da:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801b8dc:	428d      	cmp	r5, r1
 801b8de:	bfa8      	it	ge
 801b8e0:	460d      	movge	r5, r1
 801b8e2:	18b8      	adds	r0, r7, r2
 801b8e4:	2d00      	cmp	r5, #0
 801b8e6:	9009      	str	r0, [sp, #36]	; 0x24
 801b8e8:	dd0a      	ble.n	801b900 <_svfprintf_r+0xe00>
 801b8ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b8ec:	6037      	str	r7, [r6, #0]
 801b8ee:	1c59      	adds	r1, r3, #1
 801b8f0:	1964      	adds	r4, r4, r5
 801b8f2:	2907      	cmp	r1, #7
 801b8f4:	6075      	str	r5, [r6, #4]
 801b8f6:	9427      	str	r4, [sp, #156]	; 0x9c
 801b8f8:	9126      	str	r1, [sp, #152]	; 0x98
 801b8fa:	f300 847d 	bgt.w	801c1f8 <_svfprintf_r+0x16f8>
 801b8fe:	3608      	adds	r6, #8
 801b900:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801b902:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 801b906:	1b55      	subs	r5, r2, r5
 801b908:	2d00      	cmp	r5, #0
 801b90a:	f340 814f 	ble.w	801bbac <_svfprintf_r+0x10ac>
 801b90e:	2d10      	cmp	r5, #16
 801b910:	f340 8274 	ble.w	801bdfc <_svfprintf_r+0x12fc>
 801b914:	9926      	ldr	r1, [sp, #152]	; 0x98
 801b916:	4b9f      	ldr	r3, [pc, #636]	; (801bb94 <_svfprintf_r+0x1094>)
 801b918:	f8c6 9000 	str.w	r9, [r6]
 801b91c:	f04f 0810 	mov.w	r8, #16
 801b920:	3101      	adds	r1, #1
 801b922:	f1a5 0e11 	sub.w	lr, r5, #17
 801b926:	4444      	add	r4, r8
 801b928:	2907      	cmp	r1, #7
 801b92a:	f8c6 8004 	str.w	r8, [r6, #4]
 801b92e:	930e      	str	r3, [sp, #56]	; 0x38
 801b930:	9427      	str	r4, [sp, #156]	; 0x9c
 801b932:	9126      	str	r1, [sp, #152]	; 0x98
 801b934:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 801b938:	f300 8451 	bgt.w	801c1de <_svfprintf_r+0x16de>
 801b93c:	3608      	adds	r6, #8
 801b93e:	3d10      	subs	r5, #16
 801b940:	2d10      	cmp	r5, #16
 801b942:	f340 825e 	ble.w	801be02 <_svfprintf_r+0x1302>
 801b946:	f1bb 0f00 	cmp.w	fp, #0
 801b94a:	d00f      	beq.n	801b96c <_svfprintf_r+0xe6c>
 801b94c:	3101      	adds	r1, #1
 801b94e:	3410      	adds	r4, #16
 801b950:	2907      	cmp	r1, #7
 801b952:	f8c6 9000 	str.w	r9, [r6]
 801b956:	f8c6 8004 	str.w	r8, [r6, #4]
 801b95a:	9427      	str	r4, [sp, #156]	; 0x9c
 801b95c:	9126      	str	r1, [sp, #152]	; 0x98
 801b95e:	f300 8471 	bgt.w	801c244 <_svfprintf_r+0x1744>
 801b962:	3608      	adds	r6, #8
 801b964:	3d10      	subs	r5, #16
 801b966:	2d10      	cmp	r5, #16
 801b968:	f340 824b 	ble.w	801be02 <_svfprintf_r+0x1302>
 801b96c:	4620      	mov	r0, r4
 801b96e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 801b972:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801b974:	e012      	b.n	801b99c <_svfprintf_r+0xe9c>
 801b976:	f106 0208 	add.w	r2, r6, #8
 801b97a:	1c59      	adds	r1, r3, #1
 801b97c:	3010      	adds	r0, #16
 801b97e:	3d10      	subs	r5, #16
 801b980:	2907      	cmp	r1, #7
 801b982:	f8c2 9000 	str.w	r9, [r2]
 801b986:	f8c2 8004 	str.w	r8, [r2, #4]
 801b98a:	9126      	str	r1, [sp, #152]	; 0x98
 801b98c:	9027      	str	r0, [sp, #156]	; 0x9c
 801b98e:	dc1b      	bgt.n	801b9c8 <_svfprintf_r+0xec8>
 801b990:	f102 0608 	add.w	r6, r2, #8
 801b994:	3d10      	subs	r5, #16
 801b996:	2d10      	cmp	r5, #16
 801b998:	f340 8407 	ble.w	801c1aa <_svfprintf_r+0x16aa>
 801b99c:	1c4b      	adds	r3, r1, #1
 801b99e:	3010      	adds	r0, #16
 801b9a0:	2b07      	cmp	r3, #7
 801b9a2:	f8c6 9000 	str.w	r9, [r6]
 801b9a6:	f8c6 8004 	str.w	r8, [r6, #4]
 801b9aa:	9027      	str	r0, [sp, #156]	; 0x9c
 801b9ac:	9326      	str	r3, [sp, #152]	; 0x98
 801b9ae:	dde2      	ble.n	801b976 <_svfprintf_r+0xe76>
 801b9b0:	4658      	mov	r0, fp
 801b9b2:	4621      	mov	r1, r4
 801b9b4:	aa25      	add	r2, sp, #148	; 0x94
 801b9b6:	f003 fb47 	bl	801f048 <__ssprint_r>
 801b9ba:	2800      	cmp	r0, #0
 801b9bc:	f47f aa5f 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b9c0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801b9c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b9c4:	aa32      	add	r2, sp, #200	; 0xc8
 801b9c6:	e7d8      	b.n	801b97a <_svfprintf_r+0xe7a>
 801b9c8:	4658      	mov	r0, fp
 801b9ca:	4621      	mov	r1, r4
 801b9cc:	aa25      	add	r2, sp, #148	; 0x94
 801b9ce:	f003 fb3b 	bl	801f048 <__ssprint_r>
 801b9d2:	2800      	cmp	r0, #0
 801b9d4:	f47f aa53 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b9d8:	ae32      	add	r6, sp, #200	; 0xc8
 801b9da:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801b9dc:	9926      	ldr	r1, [sp, #152]	; 0x98
 801b9de:	e7d9      	b.n	801b994 <_svfprintf_r+0xe94>
 801b9e0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801b9e2:	af32      	add	r7, sp, #200	; 0xc8
 801b9e4:	940e      	str	r4, [sp, #56]	; 0x38
 801b9e6:	f7ff b9af 	b.w	801ad48 <_svfprintf_r+0x248>
 801b9ea:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b9ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b9ee:	aa25      	add	r2, sp, #148	; 0x94
 801b9f0:	f003 fb2a 	bl	801f048 <__ssprint_r>
 801b9f4:	2800      	cmp	r0, #0
 801b9f6:	f47f aa42 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801b9fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801b9fc:	ae32      	add	r6, sp, #200	; 0xc8
 801b9fe:	f7ff bbe8 	b.w	801b1d2 <_svfprintf_r+0x6d2>
 801ba02:	9f11      	ldr	r7, [sp, #68]	; 0x44
 801ba04:	3f01      	subs	r7, #1
 801ba06:	2f00      	cmp	r7, #0
 801ba08:	f77f ad31 	ble.w	801b46e <_svfprintf_r+0x96e>
 801ba0c:	2f10      	cmp	r7, #16
 801ba0e:	f77f aea7 	ble.w	801b760 <_svfprintf_r+0xc60>
 801ba12:	9811      	ldr	r0, [sp, #68]	; 0x44
 801ba14:	4b5f      	ldr	r3, [pc, #380]	; (801bb94 <_svfprintf_r+0x1094>)
 801ba16:	f8c6 9000 	str.w	r9, [r6]
 801ba1a:	f04f 0810 	mov.w	r8, #16
 801ba1e:	3501      	adds	r5, #1
 801ba20:	f1a0 0b12 	sub.w	fp, r0, #18
 801ba24:	4444      	add	r4, r8
 801ba26:	2d07      	cmp	r5, #7
 801ba28:	f8c6 8004 	str.w	r8, [r6, #4]
 801ba2c:	9309      	str	r3, [sp, #36]	; 0x24
 801ba2e:	9427      	str	r4, [sp, #156]	; 0x9c
 801ba30:	9526      	str	r5, [sp, #152]	; 0x98
 801ba32:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 801ba36:	f300 83ba 	bgt.w	801c1ae <_svfprintf_r+0x16ae>
 801ba3a:	3608      	adds	r6, #8
 801ba3c:	3f10      	subs	r7, #16
 801ba3e:	2f10      	cmp	r7, #16
 801ba40:	f77f ae90 	ble.w	801b764 <_svfprintf_r+0xc64>
 801ba44:	f1bb 0f00 	cmp.w	fp, #0
 801ba48:	d00f      	beq.n	801ba6a <_svfprintf_r+0xf6a>
 801ba4a:	3501      	adds	r5, #1
 801ba4c:	3410      	adds	r4, #16
 801ba4e:	2d07      	cmp	r5, #7
 801ba50:	f8c6 9000 	str.w	r9, [r6]
 801ba54:	f8c6 8004 	str.w	r8, [r6, #4]
 801ba58:	9427      	str	r4, [sp, #156]	; 0x9c
 801ba5a:	9526      	str	r5, [sp, #152]	; 0x98
 801ba5c:	f300 83b3 	bgt.w	801c1c6 <_svfprintf_r+0x16c6>
 801ba60:	3608      	adds	r6, #8
 801ba62:	3f10      	subs	r7, #16
 801ba64:	2f10      	cmp	r7, #16
 801ba66:	f77f ae7d 	ble.w	801b764 <_svfprintf_r+0xc64>
 801ba6a:	4621      	mov	r1, r4
 801ba6c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 801ba70:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801ba72:	e010      	b.n	801ba96 <_svfprintf_r+0xf96>
 801ba74:	3608      	adds	r6, #8
 801ba76:	3501      	adds	r5, #1
 801ba78:	3110      	adds	r1, #16
 801ba7a:	3f10      	subs	r7, #16
 801ba7c:	2d07      	cmp	r5, #7
 801ba7e:	f8c6 9000 	str.w	r9, [r6]
 801ba82:	f8c6 8004 	str.w	r8, [r6, #4]
 801ba86:	9127      	str	r1, [sp, #156]	; 0x9c
 801ba88:	9526      	str	r5, [sp, #152]	; 0x98
 801ba8a:	dc1a      	bgt.n	801bac2 <_svfprintf_r+0xfc2>
 801ba8c:	3608      	adds	r6, #8
 801ba8e:	3f10      	subs	r7, #16
 801ba90:	2f10      	cmp	r7, #16
 801ba92:	f340 835d 	ble.w	801c150 <_svfprintf_r+0x1650>
 801ba96:	3501      	adds	r5, #1
 801ba98:	3110      	adds	r1, #16
 801ba9a:	2d07      	cmp	r5, #7
 801ba9c:	f8c6 9000 	str.w	r9, [r6]
 801baa0:	f8c6 8004 	str.w	r8, [r6, #4]
 801baa4:	9127      	str	r1, [sp, #156]	; 0x9c
 801baa6:	9526      	str	r5, [sp, #152]	; 0x98
 801baa8:	dde4      	ble.n	801ba74 <_svfprintf_r+0xf74>
 801baaa:	4658      	mov	r0, fp
 801baac:	4621      	mov	r1, r4
 801baae:	aa25      	add	r2, sp, #148	; 0x94
 801bab0:	f003 faca 	bl	801f048 <__ssprint_r>
 801bab4:	2800      	cmp	r0, #0
 801bab6:	f47f a9e2 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801baba:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801babc:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801babe:	ae32      	add	r6, sp, #200	; 0xc8
 801bac0:	e7d9      	b.n	801ba76 <_svfprintf_r+0xf76>
 801bac2:	4658      	mov	r0, fp
 801bac4:	4621      	mov	r1, r4
 801bac6:	aa25      	add	r2, sp, #148	; 0x94
 801bac8:	f003 fabe 	bl	801f048 <__ssprint_r>
 801bacc:	2800      	cmp	r0, #0
 801bace:	f47f a9d6 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bad2:	ae32      	add	r6, sp, #200	; 0xc8
 801bad4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801bad6:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801bad8:	e7d9      	b.n	801ba8e <_svfprintf_r+0xf8e>
 801bada:	9926      	ldr	r1, [sp, #152]	; 0x98
 801badc:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 801bb94 <_svfprintf_r+0x1094>
 801bae0:	3101      	adds	r1, #1
 801bae2:	1964      	adds	r4, r4, r5
 801bae4:	2907      	cmp	r1, #7
 801bae6:	f8c6 b000 	str.w	fp, [r6]
 801baea:	6075      	str	r5, [r6, #4]
 801baec:	9427      	str	r4, [sp, #156]	; 0x9c
 801baee:	9126      	str	r1, [sp, #152]	; 0x98
 801baf0:	f77f ac18 	ble.w	801b324 <_svfprintf_r+0x824>
 801baf4:	e4c6      	b.n	801b484 <_svfprintf_r+0x984>
 801baf6:	980c      	ldr	r0, [sp, #48]	; 0x30
 801baf8:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bafa:	aa25      	add	r2, sp, #148	; 0x94
 801bafc:	f003 faa4 	bl	801f048 <__ssprint_r>
 801bb00:	2800      	cmp	r0, #0
 801bb02:	f47f a9bc 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bb06:	ae32      	add	r6, sp, #200	; 0xc8
 801bb08:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801bb0a:	9926      	ldr	r1, [sp, #152]	; 0x98
 801bb0c:	e42e      	b.n	801b36c <_svfprintf_r+0x86c>
 801bb0e:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 801bb12:	4620      	mov	r0, r4
 801bb14:	4629      	mov	r1, r5
 801bb16:	220a      	movs	r2, #10
 801bb18:	2300      	movs	r3, #0
 801bb1a:	f004 fcef 	bl	80204fc <__aeabi_uldivmod>
 801bb1e:	3230      	adds	r2, #48	; 0x30
 801bb20:	f88b 2000 	strb.w	r2, [fp]
 801bb24:	4620      	mov	r0, r4
 801bb26:	4629      	mov	r1, r5
 801bb28:	220a      	movs	r2, #10
 801bb2a:	2300      	movs	r3, #0
 801bb2c:	f004 fce6 	bl	80204fc <__aeabi_uldivmod>
 801bb30:	4604      	mov	r4, r0
 801bb32:	460d      	mov	r5, r1
 801bb34:	ea54 0005 	orrs.w	r0, r4, r5
 801bb38:	465f      	mov	r7, fp
 801bb3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801bb3e:	d1e8      	bne.n	801bb12 <_svfprintf_r+0x1012>
 801bb40:	e507      	b.n	801b552 <_svfprintf_r+0xa52>
 801bb42:	980c      	ldr	r0, [sp, #48]	; 0x30
 801bb44:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bb46:	aa25      	add	r2, sp, #148	; 0x94
 801bb48:	f003 fa7e 	bl	801f048 <__ssprint_r>
 801bb4c:	2800      	cmp	r0, #0
 801bb4e:	f47f a996 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bb52:	ae32      	add	r6, sp, #200	; 0xc8
 801bb54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801bb56:	9926      	ldr	r1, [sp, #152]	; 0x98
 801bb58:	e41d      	b.n	801b396 <_svfprintf_r+0x896>
 801bb5a:	9910      	ldr	r1, [sp, #64]	; 0x40
 801bb5c:	680c      	ldr	r4, [r1, #0]
 801bb5e:	17e5      	asrs	r5, r4, #31
 801bb60:	4622      	mov	r2, r4
 801bb62:	462b      	mov	r3, r5
 801bb64:	1d0f      	adds	r7, r1, #4
 801bb66:	2a00      	cmp	r2, #0
 801bb68:	f173 0000 	sbcs.w	r0, r3, #0
 801bb6c:	9710      	str	r7, [sp, #64]	; 0x40
 801bb6e:	f6bf a8cd 	bge.w	801ad0c <_svfprintf_r+0x20c>
 801bb72:	222d      	movs	r2, #45	; 0x2d
 801bb74:	4264      	negs	r4, r4
 801bb76:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 801bb7a:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 801bb7e:	2301      	movs	r3, #1
 801bb80:	f7ff b8c5 	b.w	801ad0e <_svfprintf_r+0x20e>
 801bb84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801bb86:	6815      	ldr	r5, [r2, #0]
 801bb88:	1d17      	adds	r7, r2, #4
 801bb8a:	462c      	mov	r4, r5
 801bb8c:	9710      	str	r7, [sp, #64]	; 0x40
 801bb8e:	2500      	movs	r5, #0
 801bb90:	f7ff b9ec 	b.w	801af6c <_svfprintf_r+0x46c>
 801bb94:	0802169c 	.word	0x0802169c
 801bb98:	980c      	ldr	r0, [sp, #48]	; 0x30
 801bb9a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bb9c:	aa25      	add	r2, sp, #148	; 0x94
 801bb9e:	f003 fa53 	bl	801f048 <__ssprint_r>
 801bba2:	2800      	cmp	r0, #0
 801bba4:	f47f a96b 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bba8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801bbaa:	ae32      	add	r6, sp, #200	; 0xc8
 801bbac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801bbae:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801bbb0:	9814      	ldr	r0, [sp, #80]	; 0x50
 801bbb2:	4293      	cmp	r3, r2
 801bbb4:	4407      	add	r7, r0
 801bbb6:	db72      	blt.n	801bc9e <_svfprintf_r+0x119e>
 801bbb8:	9908      	ldr	r1, [sp, #32]
 801bbba:	07c9      	lsls	r1, r1, #31
 801bbbc:	d46f      	bmi.n	801bc9e <_svfprintf_r+0x119e>
 801bbbe:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801bbc0:	9911      	ldr	r1, [sp, #68]	; 0x44
 801bbc2:	1bed      	subs	r5, r5, r7
 801bbc4:	1ac9      	subs	r1, r1, r3
 801bbc6:	42a9      	cmp	r1, r5
 801bbc8:	bfb8      	it	lt
 801bbca:	460d      	movlt	r5, r1
 801bbcc:	2d00      	cmp	r5, #0
 801bbce:	dd0a      	ble.n	801bbe6 <_svfprintf_r+0x10e6>
 801bbd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bbd2:	6037      	str	r7, [r6, #0]
 801bbd4:	1c50      	adds	r0, r2, #1
 801bbd6:	1964      	adds	r4, r4, r5
 801bbd8:	2807      	cmp	r0, #7
 801bbda:	6075      	str	r5, [r6, #4]
 801bbdc:	9427      	str	r4, [sp, #156]	; 0x9c
 801bbde:	9026      	str	r0, [sp, #152]	; 0x98
 801bbe0:	f300 836f 	bgt.w	801c2c2 <_svfprintf_r+0x17c2>
 801bbe4:	3608      	adds	r6, #8
 801bbe6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 801bbea:	1b4d      	subs	r5, r1, r5
 801bbec:	2d00      	cmp	r5, #0
 801bbee:	f77f ab9a 	ble.w	801b326 <_svfprintf_r+0x826>
 801bbf2:	2d10      	cmp	r5, #16
 801bbf4:	f77f af71 	ble.w	801bada <_svfprintf_r+0xfda>
 801bbf8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bbfa:	f8c6 9000 	str.w	r9, [r6]
 801bbfe:	2710      	movs	r7, #16
 801bc00:	1c51      	adds	r1, r2, #1
 801bc02:	f1a5 0811 	sub.w	r8, r5, #17
 801bc06:	19e4      	adds	r4, r4, r7
 801bc08:	2907      	cmp	r1, #7
 801bc0a:	6077      	str	r7, [r6, #4]
 801bc0c:	f8df b348 	ldr.w	fp, [pc, #840]	; 801bf58 <_svfprintf_r+0x1458>
 801bc10:	9427      	str	r4, [sp, #156]	; 0x9c
 801bc12:	9126      	str	r1, [sp, #152]	; 0x98
 801bc14:	f3c8 1800 	ubfx	r8, r8, #4, #1
 801bc18:	f300 8347 	bgt.w	801c2aa <_svfprintf_r+0x17aa>
 801bc1c:	3608      	adds	r6, #8
 801bc1e:	3d10      	subs	r5, #16
 801bc20:	2d10      	cmp	r5, #16
 801bc22:	f77f af5d 	ble.w	801bae0 <_svfprintf_r+0xfe0>
 801bc26:	f1b8 0f00 	cmp.w	r8, #0
 801bc2a:	d00e      	beq.n	801bc4a <_svfprintf_r+0x114a>
 801bc2c:	3101      	adds	r1, #1
 801bc2e:	3410      	adds	r4, #16
 801bc30:	2907      	cmp	r1, #7
 801bc32:	f8c6 9000 	str.w	r9, [r6]
 801bc36:	6077      	str	r7, [r6, #4]
 801bc38:	9427      	str	r4, [sp, #156]	; 0x9c
 801bc3a:	9126      	str	r1, [sp, #152]	; 0x98
 801bc3c:	f300 83a5 	bgt.w	801c38a <_svfprintf_r+0x188a>
 801bc40:	3608      	adds	r6, #8
 801bc42:	3d10      	subs	r5, #16
 801bc44:	2d10      	cmp	r5, #16
 801bc46:	f77f af4b 	ble.w	801bae0 <_svfprintf_r+0xfe0>
 801bc4a:	4620      	mov	r0, r4
 801bc4c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 801bc50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801bc52:	e00f      	b.n	801bc74 <_svfprintf_r+0x1174>
 801bc54:	3608      	adds	r6, #8
 801bc56:	1c59      	adds	r1, r3, #1
 801bc58:	3010      	adds	r0, #16
 801bc5a:	3d10      	subs	r5, #16
 801bc5c:	2907      	cmp	r1, #7
 801bc5e:	f8c6 9000 	str.w	r9, [r6]
 801bc62:	6077      	str	r7, [r6, #4]
 801bc64:	9126      	str	r1, [sp, #152]	; 0x98
 801bc66:	9027      	str	r0, [sp, #156]	; 0x9c
 801bc68:	dc28      	bgt.n	801bcbc <_svfprintf_r+0x11bc>
 801bc6a:	3608      	adds	r6, #8
 801bc6c:	3d10      	subs	r5, #16
 801bc6e:	2d10      	cmp	r5, #16
 801bc70:	f340 80d3 	ble.w	801be1a <_svfprintf_r+0x131a>
 801bc74:	1c4b      	adds	r3, r1, #1
 801bc76:	3010      	adds	r0, #16
 801bc78:	2b07      	cmp	r3, #7
 801bc7a:	f8c6 9000 	str.w	r9, [r6]
 801bc7e:	6077      	str	r7, [r6, #4]
 801bc80:	9027      	str	r0, [sp, #156]	; 0x9c
 801bc82:	9326      	str	r3, [sp, #152]	; 0x98
 801bc84:	dde6      	ble.n	801bc54 <_svfprintf_r+0x1154>
 801bc86:	4640      	mov	r0, r8
 801bc88:	4621      	mov	r1, r4
 801bc8a:	aa25      	add	r2, sp, #148	; 0x94
 801bc8c:	f003 f9dc 	bl	801f048 <__ssprint_r>
 801bc90:	2800      	cmp	r0, #0
 801bc92:	f47f a8f4 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bc96:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801bc98:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801bc9a:	ae32      	add	r6, sp, #200	; 0xc8
 801bc9c:	e7db      	b.n	801bc56 <_svfprintf_r+0x1156>
 801bc9e:	9926      	ldr	r1, [sp, #152]	; 0x98
 801bca0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 801bca2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801bca4:	6030      	str	r0, [r6, #0]
 801bca6:	18a4      	adds	r4, r4, r2
 801bca8:	9815      	ldr	r0, [sp, #84]	; 0x54
 801bcaa:	1c4a      	adds	r2, r1, #1
 801bcac:	2a07      	cmp	r2, #7
 801bcae:	6070      	str	r0, [r6, #4]
 801bcb0:	9427      	str	r4, [sp, #156]	; 0x9c
 801bcb2:	9226      	str	r2, [sp, #152]	; 0x98
 801bcb4:	f300 82d3 	bgt.w	801c25e <_svfprintf_r+0x175e>
 801bcb8:	3608      	adds	r6, #8
 801bcba:	e780      	b.n	801bbbe <_svfprintf_r+0x10be>
 801bcbc:	4640      	mov	r0, r8
 801bcbe:	4621      	mov	r1, r4
 801bcc0:	aa25      	add	r2, sp, #148	; 0x94
 801bcc2:	f003 f9c1 	bl	801f048 <__ssprint_r>
 801bcc6:	2800      	cmp	r0, #0
 801bcc8:	f47f a8d9 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bccc:	ae32      	add	r6, sp, #200	; 0xc8
 801bcce:	9827      	ldr	r0, [sp, #156]	; 0x9c
 801bcd0:	9926      	ldr	r1, [sp, #152]	; 0x98
 801bcd2:	e7cb      	b.n	801bc6c <_svfprintf_r+0x116c>
 801bcd4:	980c      	ldr	r0, [sp, #48]	; 0x30
 801bcd6:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bcd8:	9306      	str	r3, [sp, #24]
 801bcda:	aa25      	add	r2, sp, #148	; 0x94
 801bcdc:	f003 f9b4 	bl	801f048 <__ssprint_r>
 801bce0:	9b06      	ldr	r3, [sp, #24]
 801bce2:	2800      	cmp	r0, #0
 801bce4:	f47f a8cb 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bce8:	ae32      	add	r6, sp, #200	; 0xc8
 801bcea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801bcec:	9826      	ldr	r0, [sp, #152]	; 0x98
 801bcee:	e4df      	b.n	801b6b0 <_svfprintf_r+0xbb0>
 801bcf0:	980c      	ldr	r0, [sp, #48]	; 0x30
 801bcf2:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bcf4:	aa25      	add	r2, sp, #148	; 0x94
 801bcf6:	f003 f9a7 	bl	801f048 <__ssprint_r>
 801bcfa:	2800      	cmp	r0, #0
 801bcfc:	f47f a8bf 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bd00:	ae32      	add	r6, sp, #200	; 0xc8
 801bd02:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801bd04:	9826      	ldr	r0, [sp, #152]	; 0x98
 801bd06:	e4e1      	b.n	801b6cc <_svfprintf_r+0xbcc>
 801bd08:	9908      	ldr	r1, [sp, #32]
 801bd0a:	07ca      	lsls	r2, r1, #31
 801bd0c:	f53f ab81 	bmi.w	801b412 <_svfprintf_r+0x912>
 801bd10:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bd12:	6037      	str	r7, [r6, #0]
 801bd14:	3401      	adds	r4, #1
 801bd16:	1c55      	adds	r5, r2, #1
 801bd18:	2001      	movs	r0, #1
 801bd1a:	f7ff bba1 	b.w	801b460 <_svfprintf_r+0x960>
 801bd1e:	980c      	ldr	r0, [sp, #48]	; 0x30
 801bd20:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bd22:	aa25      	add	r2, sp, #148	; 0x94
 801bd24:	f003 f990 	bl	801f048 <__ssprint_r>
 801bd28:	2800      	cmp	r0, #0
 801bd2a:	f47f a8a8 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bd2e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801bd30:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801bd32:	ae32      	add	r6, sp, #200	; 0xc8
 801bd34:	f7ff bb79 	b.w	801b42a <_svfprintf_r+0x92a>
 801bd38:	980c      	ldr	r0, [sp, #48]	; 0x30
 801bd3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bd3c:	aa25      	add	r2, sp, #148	; 0x94
 801bd3e:	f003 f983 	bl	801f048 <__ssprint_r>
 801bd42:	2800      	cmp	r0, #0
 801bd44:	f47f a89b 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bd48:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801bd4a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801bd4c:	ae32      	add	r6, sp, #200	; 0xc8
 801bd4e:	f7ff bb78 	b.w	801b442 <_svfprintf_r+0x942>
 801bd52:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bd54:	af32      	add	r7, sp, #200	; 0xc8
 801bd56:	910e      	str	r1, [sp, #56]	; 0x38
 801bd58:	f7fe bff6 	b.w	801ad48 <_svfprintf_r+0x248>
 801bd5c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801bd5e:	990a      	ldr	r1, [sp, #40]	; 0x28
 801bd60:	aa25      	add	r2, sp, #148	; 0x94
 801bd62:	f003 f971 	bl	801f048 <__ssprint_r>
 801bd66:	2800      	cmp	r0, #0
 801bd68:	f47f a889 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bd6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801bd6e:	ae32      	add	r6, sp, #200	; 0xc8
 801bd70:	f7ff ba53 	b.w	801b21a <_svfprintf_r+0x71a>
 801bd74:	f7fd fbc4 	bl	8019500 <__fpclassifyd>
 801bd78:	2800      	cmp	r0, #0
 801bd7a:	f040 80f1 	bne.w	801bf60 <_svfprintf_r+0x1460>
 801bd7e:	2703      	movs	r7, #3
 801bd80:	4a73      	ldr	r2, [pc, #460]	; (801bf50 <_svfprintf_r+0x1450>)
 801bd82:	970b      	str	r7, [sp, #44]	; 0x2c
 801bd84:	4f73      	ldr	r7, [pc, #460]	; (801bf54 <_svfprintf_r+0x1454>)
 801bd86:	9012      	str	r0, [sp, #72]	; 0x48
 801bd88:	9808      	ldr	r0, [sp, #32]
 801bd8a:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801bd8e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801bd92:	bfd8      	it	le
 801bd94:	4617      	movle	r7, r2
 801bd96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801bd98:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 801bd9c:	2103      	movs	r1, #3
 801bd9e:	9408      	str	r4, [sp, #32]
 801bda0:	910e      	str	r1, [sp, #56]	; 0x38
 801bda2:	9214      	str	r2, [sp, #80]	; 0x50
 801bda4:	f7fe bfdb 	b.w	801ad5e <_svfprintf_r+0x25e>
 801bda8:	9b08      	ldr	r3, [sp, #32]
 801bdaa:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 801bdae:	f000 81bb 	beq.w	801c128 <_svfprintf_r+0x1628>
 801bdb2:	4603      	mov	r3, r0
 801bdb4:	9810      	ldr	r0, [sp, #64]	; 0x40
 801bdb6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801bdb8:	1d01      	adds	r1, r0, #4
 801bdba:	882c      	ldrh	r4, [r5, #0]
 801bdbc:	9110      	str	r1, [sp, #64]	; 0x40
 801bdbe:	2500      	movs	r5, #0
 801bdc0:	f7fe bf89 	b.w	801acd6 <_svfprintf_r+0x1d6>
 801bdc4:	9808      	ldr	r0, [sp, #32]
 801bdc6:	0640      	lsls	r0, r0, #25
 801bdc8:	f140 81a5 	bpl.w	801c116 <_svfprintf_r+0x1616>
 801bdcc:	9910      	ldr	r1, [sp, #64]	; 0x40
 801bdce:	1d08      	adds	r0, r1, #4
 801bdd0:	880c      	ldrh	r4, [r1, #0]
 801bdd2:	9010      	str	r0, [sp, #64]	; 0x40
 801bdd4:	2301      	movs	r3, #1
 801bdd6:	2500      	movs	r5, #0
 801bdd8:	f7fe bf7d 	b.w	801acd6 <_svfprintf_r+0x1d6>
 801bddc:	f89a 8000 	ldrb.w	r8, [sl]
 801bde0:	f7fe bef0 	b.w	801abc4 <_svfprintf_r+0xc4>
 801bde4:	9b08      	ldr	r3, [sp, #32]
 801bde6:	06da      	lsls	r2, r3, #27
 801bde8:	f140 81a6 	bpl.w	801c138 <_svfprintf_r+0x1638>
 801bdec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801bdee:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801bdf0:	6813      	ldr	r3, [r2, #0]
 801bdf2:	1d14      	adds	r4, r2, #4
 801bdf4:	9410      	str	r4, [sp, #64]	; 0x40
 801bdf6:	6018      	str	r0, [r3, #0]
 801bdf8:	f7fe bead 	b.w	801ab56 <_svfprintf_r+0x56>
 801bdfc:	4856      	ldr	r0, [pc, #344]	; (801bf58 <_svfprintf_r+0x1458>)
 801bdfe:	9926      	ldr	r1, [sp, #152]	; 0x98
 801be00:	900e      	str	r0, [sp, #56]	; 0x38
 801be02:	1c4b      	adds	r3, r1, #1
 801be04:	980e      	ldr	r0, [sp, #56]	; 0x38
 801be06:	1964      	adds	r4, r4, r5
 801be08:	2b07      	cmp	r3, #7
 801be0a:	e886 0021 	stmia.w	r6, {r0, r5}
 801be0e:	9427      	str	r4, [sp, #156]	; 0x9c
 801be10:	9326      	str	r3, [sp, #152]	; 0x98
 801be12:	f73f aec1 	bgt.w	801bb98 <_svfprintf_r+0x1098>
 801be16:	3608      	adds	r6, #8
 801be18:	e6c8      	b.n	801bbac <_svfprintf_r+0x10ac>
 801be1a:	4604      	mov	r4, r0
 801be1c:	e660      	b.n	801bae0 <_svfprintf_r+0xfe0>
 801be1e:	4b4e      	ldr	r3, [pc, #312]	; (801bf58 <_svfprintf_r+0x1458>)
 801be20:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801be22:	9309      	str	r3, [sp, #36]	; 0x24
 801be24:	f7ff ba63 	b.w	801b2ee <_svfprintf_r+0x7ee>
 801be28:	980c      	ldr	r0, [sp, #48]	; 0x30
 801be2a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801be2c:	aa25      	add	r2, sp, #148	; 0x94
 801be2e:	f003 f90b 	bl	801f048 <__ssprint_r>
 801be32:	2800      	cmp	r0, #0
 801be34:	f47f a823 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801be38:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801be3a:	ae32      	add	r6, sp, #200	; 0xc8
 801be3c:	f7ff bba8 	b.w	801b590 <_svfprintf_r+0xa90>
 801be40:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801be42:	4b46      	ldr	r3, [pc, #280]	; (801bf5c <_svfprintf_r+0x145c>)
 801be44:	1c50      	adds	r0, r2, #1
 801be46:	3401      	adds	r4, #1
 801be48:	2101      	movs	r1, #1
 801be4a:	2807      	cmp	r0, #7
 801be4c:	6033      	str	r3, [r6, #0]
 801be4e:	6071      	str	r1, [r6, #4]
 801be50:	9427      	str	r4, [sp, #156]	; 0x9c
 801be52:	9026      	str	r0, [sp, #152]	; 0x98
 801be54:	f300 8144 	bgt.w	801c0e0 <_svfprintf_r+0x15e0>
 801be58:	3608      	adds	r6, #8
 801be5a:	b92d      	cbnz	r5, 801be68 <_svfprintf_r+0x1368>
 801be5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801be5e:	b91a      	cbnz	r2, 801be68 <_svfprintf_r+0x1368>
 801be60:	9808      	ldr	r0, [sp, #32]
 801be62:	07c0      	lsls	r0, r0, #31
 801be64:	f57f aa5f 	bpl.w	801b326 <_svfprintf_r+0x826>
 801be68:	9826      	ldr	r0, [sp, #152]	; 0x98
 801be6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801be6c:	9915      	ldr	r1, [sp, #84]	; 0x54
 801be6e:	6033      	str	r3, [r6, #0]
 801be70:	1862      	adds	r2, r4, r1
 801be72:	1c43      	adds	r3, r0, #1
 801be74:	9915      	ldr	r1, [sp, #84]	; 0x54
 801be76:	2b07      	cmp	r3, #7
 801be78:	6071      	str	r1, [r6, #4]
 801be7a:	9227      	str	r2, [sp, #156]	; 0x9c
 801be7c:	9326      	str	r3, [sp, #152]	; 0x98
 801be7e:	f300 82bc 	bgt.w	801c3fa <_svfprintf_r+0x18fa>
 801be82:	3608      	adds	r6, #8
 801be84:	426d      	negs	r5, r5
 801be86:	2d00      	cmp	r5, #0
 801be88:	f340 817d 	ble.w	801c186 <_svfprintf_r+0x1686>
 801be8c:	2d10      	cmp	r5, #16
 801be8e:	f340 81f2 	ble.w	801c276 <_svfprintf_r+0x1776>
 801be92:	2410      	movs	r4, #16
 801be94:	3301      	adds	r3, #1
 801be96:	f1a5 0c11 	sub.w	ip, r5, #17
 801be9a:	1912      	adds	r2, r2, r4
 801be9c:	2b07      	cmp	r3, #7
 801be9e:	f8c6 9000 	str.w	r9, [r6]
 801bea2:	6074      	str	r4, [r6, #4]
 801bea4:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 801bf58 <_svfprintf_r+0x1458>
 801bea8:	9227      	str	r2, [sp, #156]	; 0x9c
 801beaa:	9326      	str	r3, [sp, #152]	; 0x98
 801beac:	f3cc 1800 	ubfx	r8, ip, #4, #1
 801beb0:	f300 8319 	bgt.w	801c4e6 <_svfprintf_r+0x19e6>
 801beb4:	3608      	adds	r6, #8
 801beb6:	3d10      	subs	r5, #16
 801beb8:	2d10      	cmp	r5, #16
 801beba:	f340 81de 	ble.w	801c27a <_svfprintf_r+0x177a>
 801bebe:	f1b8 0f00 	cmp.w	r8, #0
 801bec2:	d00e      	beq.n	801bee2 <_svfprintf_r+0x13e2>
 801bec4:	3301      	adds	r3, #1
 801bec6:	3210      	adds	r2, #16
 801bec8:	2b07      	cmp	r3, #7
 801beca:	f8c6 9000 	str.w	r9, [r6]
 801bece:	6074      	str	r4, [r6, #4]
 801bed0:	9227      	str	r2, [sp, #156]	; 0x9c
 801bed2:	9326      	str	r3, [sp, #152]	; 0x98
 801bed4:	f300 8313 	bgt.w	801c4fe <_svfprintf_r+0x19fe>
 801bed8:	3608      	adds	r6, #8
 801beda:	3d10      	subs	r5, #16
 801bedc:	2d10      	cmp	r5, #16
 801bede:	f340 81cc 	ble.w	801c27a <_svfprintf_r+0x177a>
 801bee2:	4630      	mov	r0, r6
 801bee4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 801bee8:	462e      	mov	r6, r5
 801beea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801beec:	e010      	b.n	801bf10 <_svfprintf_r+0x1410>
 801beee:	3008      	adds	r0, #8
 801bef0:	3301      	adds	r3, #1
 801bef2:	3210      	adds	r2, #16
 801bef4:	3e10      	subs	r6, #16
 801bef6:	2b07      	cmp	r3, #7
 801bef8:	f8c0 9000 	str.w	r9, [r0]
 801befc:	6044      	str	r4, [r0, #4]
 801befe:	9227      	str	r2, [sp, #156]	; 0x9c
 801bf00:	9326      	str	r3, [sp, #152]	; 0x98
 801bf02:	f300 80fc 	bgt.w	801c0fe <_svfprintf_r+0x15fe>
 801bf06:	3008      	adds	r0, #8
 801bf08:	3e10      	subs	r6, #16
 801bf0a:	2e10      	cmp	r6, #16
 801bf0c:	f340 829d 	ble.w	801c44a <_svfprintf_r+0x194a>
 801bf10:	3301      	adds	r3, #1
 801bf12:	3210      	adds	r2, #16
 801bf14:	2b07      	cmp	r3, #7
 801bf16:	f8c0 9000 	str.w	r9, [r0]
 801bf1a:	6044      	str	r4, [r0, #4]
 801bf1c:	9227      	str	r2, [sp, #156]	; 0x9c
 801bf1e:	9326      	str	r3, [sp, #152]	; 0x98
 801bf20:	dde5      	ble.n	801beee <_svfprintf_r+0x13ee>
 801bf22:	4640      	mov	r0, r8
 801bf24:	4629      	mov	r1, r5
 801bf26:	aa25      	add	r2, sp, #148	; 0x94
 801bf28:	f003 f88e 	bl	801f048 <__ssprint_r>
 801bf2c:	2800      	cmp	r0, #0
 801bf2e:	f47e afa6 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801bf32:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801bf34:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801bf36:	a832      	add	r0, sp, #200	; 0xc8
 801bf38:	e7da      	b.n	801bef0 <_svfprintf_r+0x13f0>
 801bf3a:	9a08      	ldr	r2, [sp, #32]
 801bf3c:	f893 8001 	ldrb.w	r8, [r3, #1]
 801bf40:	f042 0220 	orr.w	r2, r2, #32
 801bf44:	f10a 0a01 	add.w	sl, sl, #1
 801bf48:	9208      	str	r2, [sp, #32]
 801bf4a:	f7fe be3b 	b.w	801abc4 <_svfprintf_r+0xc4>
 801bf4e:	bf00      	nop
 801bf50:	08021660 	.word	0x08021660
 801bf54:	08021664 	.word	0x08021664
 801bf58:	0802169c 	.word	0x0802169c
 801bf5c:	08021698 	.word	0x08021698
 801bf60:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801bf62:	1c6b      	adds	r3, r5, #1
 801bf64:	f000 80c8 	beq.w	801c0f8 <_svfprintf_r+0x15f8>
 801bf68:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 801bf6c:	f000 8257 	beq.w	801c41e <_svfprintf_r+0x191e>
 801bf70:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801bf74:	f000 8253 	beq.w	801c41e <_svfprintf_r+0x191e>
 801bf78:	9b08      	ldr	r3, [sp, #32]
 801bf7a:	2c00      	cmp	r4, #0
 801bf7c:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 801bf80:	951a      	str	r5, [sp, #104]	; 0x68
 801bf82:	f2c0 8259 	blt.w	801c438 <_svfprintf_r+0x1938>
 801bf86:	2000      	movs	r0, #0
 801bf88:	9012      	str	r0, [sp, #72]	; 0x48
 801bf8a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 801bf8e:	f000 8208 	beq.w	801c3a2 <_svfprintf_r+0x18a2>
 801bf92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801bf96:	f000 8204 	beq.w	801c3a2 <_svfprintf_r+0x18a2>
 801bf9a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801bf9e:	f000 8250 	beq.w	801c442 <_svfprintf_r+0x1942>
 801bfa2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801bfa6:	f000 824c 	beq.w	801c442 <_svfprintf_r+0x1942>
 801bfaa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 801bfae:	2102      	movs	r1, #2
 801bfb0:	e88d 1002 	stmia.w	sp, {r1, ip}
 801bfb4:	a81f      	add	r0, sp, #124	; 0x7c
 801bfb6:	a920      	add	r1, sp, #128	; 0x80
 801bfb8:	ad1e      	add	r5, sp, #120	; 0x78
 801bfba:	9003      	str	r0, [sp, #12]
 801bfbc:	465a      	mov	r2, fp
 801bfbe:	4623      	mov	r3, r4
 801bfc0:	9502      	str	r5, [sp, #8]
 801bfc2:	9104      	str	r1, [sp, #16]
 801bfc4:	980c      	ldr	r0, [sp, #48]	; 0x30
 801bfc6:	f8cd c018 	str.w	ip, [sp, #24]
 801bfca:	f000 fc7d 	bl	801c8c8 <_dtoa_r>
 801bfce:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 801bfd2:	4607      	mov	r7, r0
 801bfd4:	f8dd c018 	ldr.w	ip, [sp, #24]
 801bfd8:	d002      	beq.n	801bfe0 <_svfprintf_r+0x14e0>
 801bfda:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801bfde:	d103      	bne.n	801bfe8 <_svfprintf_r+0x14e8>
 801bfe0:	9a08      	ldr	r2, [sp, #32]
 801bfe2:	07d0      	lsls	r0, r2, #31
 801bfe4:	f140 8297 	bpl.w	801c516 <_svfprintf_r+0x1a16>
 801bfe8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801bfec:	eb07 050c 	add.w	r5, r7, ip
 801bff0:	f000 81ea 	beq.w	801c3c8 <_svfprintf_r+0x18c8>
 801bff4:	4658      	mov	r0, fp
 801bff6:	4621      	mov	r1, r4
 801bff8:	2200      	movs	r2, #0
 801bffa:	2300      	movs	r3, #0
 801bffc:	f7fe f800 	bl	801a000 <__aeabi_dcmpeq>
 801c000:	b9e8      	cbnz	r0, 801c03e <_svfprintf_r+0x153e>
 801c002:	9c20      	ldr	r4, [sp, #128]	; 0x80
 801c004:	42a5      	cmp	r5, r4
 801c006:	f240 82e7 	bls.w	801c5d8 <_svfprintf_r+0x1ad8>
 801c00a:	4623      	mov	r3, r4
 801c00c:	2130      	movs	r1, #48	; 0x30
 801c00e:	f803 1b01 	strb.w	r1, [r3], #1
 801c012:	43e2      	mvns	r2, r4
 801c014:	18a8      	adds	r0, r5, r2
 801c016:	42ab      	cmp	r3, r5
 801c018:	9320      	str	r3, [sp, #128]	; 0x80
 801c01a:	f000 0201 	and.w	r2, r0, #1
 801c01e:	d00d      	beq.n	801c03c <_svfprintf_r+0x153c>
 801c020:	b122      	cbz	r2, 801c02c <_svfprintf_r+0x152c>
 801c022:	3301      	adds	r3, #1
 801c024:	42ab      	cmp	r3, r5
 801c026:	7061      	strb	r1, [r4, #1]
 801c028:	9320      	str	r3, [sp, #128]	; 0x80
 801c02a:	d007      	beq.n	801c03c <_svfprintf_r+0x153c>
 801c02c:	461c      	mov	r4, r3
 801c02e:	f804 1b01 	strb.w	r1, [r4], #1
 801c032:	7059      	strb	r1, [r3, #1]
 801c034:	1c63      	adds	r3, r4, #1
 801c036:	42ab      	cmp	r3, r5
 801c038:	9320      	str	r3, [sp, #128]	; 0x80
 801c03a:	d1f7      	bne.n	801c02c <_svfprintf_r+0x152c>
 801c03c:	461d      	mov	r5, r3
 801c03e:	1bed      	subs	r5, r5, r7
 801c040:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 801c044:	9511      	str	r5, [sp, #68]	; 0x44
 801c046:	f000 815d 	beq.w	801c304 <_svfprintf_r+0x1804>
 801c04a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801c04e:	f000 8159 	beq.w	801c304 <_svfprintf_r+0x1804>
 801c052:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 801c056:	f040 82ba 	bne.w	801c5ce <_svfprintf_r+0x1ace>
 801c05a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801c05c:	2a00      	cmp	r2, #0
 801c05e:	f340 828d 	ble.w	801c57c <_svfprintf_r+0x1a7c>
 801c062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c064:	2b00      	cmp	r3, #0
 801c066:	f040 8258 	bne.w	801c51a <_svfprintf_r+0x1a1a>
 801c06a:	9c08      	ldr	r4, [sp, #32]
 801c06c:	07e3      	lsls	r3, r4, #31
 801c06e:	f100 8254 	bmi.w	801c51a <_svfprintf_r+0x1a1a>
 801c072:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 801c076:	910b      	str	r1, [sp, #44]	; 0x2c
 801c078:	920e      	str	r2, [sp, #56]	; 0x38
 801c07a:	9214      	str	r2, [sp, #80]	; 0x50
 801c07c:	9c12      	ldr	r4, [sp, #72]	; 0x48
 801c07e:	2c00      	cmp	r4, #0
 801c080:	f000 813a 	beq.w	801c2f8 <_svfprintf_r+0x17f8>
 801c084:	981a      	ldr	r0, [sp, #104]	; 0x68
 801c086:	212d      	movs	r1, #45	; 0x2d
 801c088:	2400      	movs	r4, #0
 801c08a:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 801c08e:	9008      	str	r0, [sp, #32]
 801c090:	9412      	str	r4, [sp, #72]	; 0x48
 801c092:	f7fe be65 	b.w	801ad60 <_svfprintf_r+0x260>
 801c096:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c098:	9510      	str	r5, [sp, #64]	; 0x40
 801c09a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801c09e:	920b      	str	r2, [sp, #44]	; 0x2c
 801c0a0:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801c0a4:	9414      	str	r4, [sp, #80]	; 0x50
 801c0a6:	f7fe be5a 	b.w	801ad5e <_svfprintf_r+0x25e>
 801c0aa:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c0ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c0ae:	aa25      	add	r2, sp, #148	; 0x94
 801c0b0:	f002 ffca 	bl	801f048 <__ssprint_r>
 801c0b4:	2800      	cmp	r0, #0
 801c0b6:	f47e aee2 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c0ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c0bc:	ae32      	add	r6, sp, #200	; 0xc8
 801c0be:	f7ff ba7c 	b.w	801b5ba <_svfprintf_r+0xaba>
 801c0c2:	2140      	movs	r1, #64	; 0x40
 801c0c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c0c6:	f7fe f8a5 	bl	801a214 <_malloc_r>
 801c0ca:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c0cc:	6008      	str	r0, [r1, #0]
 801c0ce:	6108      	str	r0, [r1, #16]
 801c0d0:	2800      	cmp	r0, #0
 801c0d2:	f000 8275 	beq.w	801c5c0 <_svfprintf_r+0x1ac0>
 801c0d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801c0d8:	2640      	movs	r6, #64	; 0x40
 801c0da:	6156      	str	r6, [r2, #20]
 801c0dc:	f7fe bd2d 	b.w	801ab3a <_svfprintf_r+0x3a>
 801c0e0:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c0e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c0e4:	aa25      	add	r2, sp, #148	; 0x94
 801c0e6:	f002 ffaf 	bl	801f048 <__ssprint_r>
 801c0ea:	2800      	cmp	r0, #0
 801c0ec:	f47e aec7 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c0f0:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 801c0f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c0f4:	ae32      	add	r6, sp, #200	; 0xc8
 801c0f6:	e6b0      	b.n	801be5a <_svfprintf_r+0x135a>
 801c0f8:	2706      	movs	r7, #6
 801c0fa:	9709      	str	r7, [sp, #36]	; 0x24
 801c0fc:	e73c      	b.n	801bf78 <_svfprintf_r+0x1478>
 801c0fe:	4640      	mov	r0, r8
 801c100:	4629      	mov	r1, r5
 801c102:	aa25      	add	r2, sp, #148	; 0x94
 801c104:	f002 ffa0 	bl	801f048 <__ssprint_r>
 801c108:	2800      	cmp	r0, #0
 801c10a:	f47e aeb8 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c10e:	a832      	add	r0, sp, #200	; 0xc8
 801c110:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801c112:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801c114:	e6f8      	b.n	801bf08 <_svfprintf_r+0x1408>
 801c116:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801c118:	6817      	ldr	r7, [r2, #0]
 801c11a:	1d13      	adds	r3, r2, #4
 801c11c:	9310      	str	r3, [sp, #64]	; 0x40
 801c11e:	463c      	mov	r4, r7
 801c120:	2500      	movs	r5, #0
 801c122:	2301      	movs	r3, #1
 801c124:	f7fe bdd7 	b.w	801acd6 <_svfprintf_r+0x1d6>
 801c128:	9910      	ldr	r1, [sp, #64]	; 0x40
 801c12a:	680a      	ldr	r2, [r1, #0]
 801c12c:	1d0f      	adds	r7, r1, #4
 801c12e:	4614      	mov	r4, r2
 801c130:	2500      	movs	r5, #0
 801c132:	9710      	str	r7, [sp, #64]	; 0x40
 801c134:	f7fe bdcf 	b.w	801acd6 <_svfprintf_r+0x1d6>
 801c138:	9a08      	ldr	r2, [sp, #32]
 801c13a:	0653      	lsls	r3, r2, #25
 801c13c:	f140 80d4 	bpl.w	801c2e8 <_svfprintf_r+0x17e8>
 801c140:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801c142:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801c144:	6814      	ldr	r4, [r2, #0]
 801c146:	1d10      	adds	r0, r2, #4
 801c148:	9010      	str	r0, [sp, #64]	; 0x40
 801c14a:	8021      	strh	r1, [r4, #0]
 801c14c:	f7fe bd03 	b.w	801ab56 <_svfprintf_r+0x56>
 801c150:	460c      	mov	r4, r1
 801c152:	f7ff bb07 	b.w	801b764 <_svfprintf_r+0xc64>
 801c156:	f7fe fca3 	bl	801aaa0 <strlen>
 801c15a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 801c15e:	900e      	str	r0, [sp, #56]	; 0x38
 801c160:	9412      	str	r4, [sp, #72]	; 0x48
 801c162:	910b      	str	r1, [sp, #44]	; 0x2c
 801c164:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801c168:	9510      	str	r5, [sp, #64]	; 0x40
 801c16a:	9414      	str	r4, [sp, #80]	; 0x50
 801c16c:	f7fe bdf7 	b.w	801ad5e <_svfprintf_r+0x25e>
 801c170:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c172:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c174:	aa25      	add	r2, sp, #148	; 0x94
 801c176:	f002 ff67 	bl	801f048 <__ssprint_r>
 801c17a:	2800      	cmp	r0, #0
 801c17c:	f47e ae7f 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c180:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801c182:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801c184:	ae32      	add	r6, sp, #200	; 0xc8
 801c186:	9911      	ldr	r1, [sp, #68]	; 0x44
 801c188:	6037      	str	r7, [r6, #0]
 801c18a:	1854      	adds	r4, r2, r1
 801c18c:	1c5a      	adds	r2, r3, #1
 801c18e:	2a07      	cmp	r2, #7
 801c190:	6071      	str	r1, [r6, #4]
 801c192:	9427      	str	r4, [sp, #156]	; 0x9c
 801c194:	9226      	str	r2, [sp, #152]	; 0x98
 801c196:	f77f a8c5 	ble.w	801b324 <_svfprintf_r+0x824>
 801c19a:	f7ff b973 	b.w	801b484 <_svfprintf_r+0x984>
 801c19e:	48a3      	ldr	r0, [pc, #652]	; (801c42c <_svfprintf_r+0x192c>)
 801c1a0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 801c1a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801c1a4:	901a      	str	r0, [sp, #104]	; 0x68
 801c1a6:	f7ff b807 	b.w	801b1b8 <_svfprintf_r+0x6b8>
 801c1aa:	4604      	mov	r4, r0
 801c1ac:	e629      	b.n	801be02 <_svfprintf_r+0x1302>
 801c1ae:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c1b0:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c1b2:	aa25      	add	r2, sp, #148	; 0x94
 801c1b4:	f002 ff48 	bl	801f048 <__ssprint_r>
 801c1b8:	2800      	cmp	r0, #0
 801c1ba:	f47e ae60 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c1be:	ae32      	add	r6, sp, #200	; 0xc8
 801c1c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c1c2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801c1c4:	e43a      	b.n	801ba3c <_svfprintf_r+0xf3c>
 801c1c6:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c1c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c1ca:	aa25      	add	r2, sp, #148	; 0x94
 801c1cc:	f002 ff3c 	bl	801f048 <__ssprint_r>
 801c1d0:	2800      	cmp	r0, #0
 801c1d2:	f47e ae54 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c1d6:	ae32      	add	r6, sp, #200	; 0xc8
 801c1d8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c1da:	9d26      	ldr	r5, [sp, #152]	; 0x98
 801c1dc:	e441      	b.n	801ba62 <_svfprintf_r+0xf62>
 801c1de:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c1e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c1e2:	aa25      	add	r2, sp, #148	; 0x94
 801c1e4:	f002 ff30 	bl	801f048 <__ssprint_r>
 801c1e8:	2800      	cmp	r0, #0
 801c1ea:	f47e ae48 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c1ee:	ae32      	add	r6, sp, #200	; 0xc8
 801c1f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c1f2:	9926      	ldr	r1, [sp, #152]	; 0x98
 801c1f4:	f7ff bba3 	b.w	801b93e <_svfprintf_r+0xe3e>
 801c1f8:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c1fa:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c1fc:	aa25      	add	r2, sp, #148	; 0x94
 801c1fe:	f002 ff23 	bl	801f048 <__ssprint_r>
 801c202:	2800      	cmp	r0, #0
 801c204:	f47e ae3b 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c208:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c20a:	ae32      	add	r6, sp, #200	; 0xc8
 801c20c:	f7ff bb78 	b.w	801b900 <_svfprintf_r+0xe00>
 801c210:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c212:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c214:	aa25      	add	r2, sp, #148	; 0x94
 801c216:	f002 ff17 	bl	801f048 <__ssprint_r>
 801c21a:	2800      	cmp	r0, #0
 801c21c:	f47e ae2f 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c220:	ae32      	add	r6, sp, #200	; 0xc8
 801c222:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c224:	9926      	ldr	r1, [sp, #152]	; 0x98
 801c226:	f7ff b9e4 	b.w	801b5f2 <_svfprintf_r+0xaf2>
 801c22a:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c22c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c22e:	aa25      	add	r2, sp, #148	; 0x94
 801c230:	f002 ff0a 	bl	801f048 <__ssprint_r>
 801c234:	2800      	cmp	r0, #0
 801c236:	f47e ae22 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c23a:	ae32      	add	r6, sp, #200	; 0xc8
 801c23c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c23e:	9926      	ldr	r1, [sp, #152]	; 0x98
 801c240:	f7ff b9e9 	b.w	801b616 <_svfprintf_r+0xb16>
 801c244:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c246:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c248:	aa25      	add	r2, sp, #148	; 0x94
 801c24a:	f002 fefd 	bl	801f048 <__ssprint_r>
 801c24e:	2800      	cmp	r0, #0
 801c250:	f47e ae15 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c254:	ae32      	add	r6, sp, #200	; 0xc8
 801c256:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c258:	9926      	ldr	r1, [sp, #152]	; 0x98
 801c25a:	f7ff bb83 	b.w	801b964 <_svfprintf_r+0xe64>
 801c25e:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c260:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c262:	aa25      	add	r2, sp, #148	; 0x94
 801c264:	f002 fef0 	bl	801f048 <__ssprint_r>
 801c268:	2800      	cmp	r0, #0
 801c26a:	f47e ae08 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c26e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801c270:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c272:	ae32      	add	r6, sp, #200	; 0xc8
 801c274:	e4a3      	b.n	801bbbe <_svfprintf_r+0x10be>
 801c276:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 801c434 <_svfprintf_r+0x1934>
 801c27a:	3301      	adds	r3, #1
 801c27c:	1952      	adds	r2, r2, r5
 801c27e:	2b07      	cmp	r3, #7
 801c280:	f8c6 b000 	str.w	fp, [r6]
 801c284:	6075      	str	r5, [r6, #4]
 801c286:	9227      	str	r2, [sp, #156]	; 0x9c
 801c288:	9326      	str	r3, [sp, #152]	; 0x98
 801c28a:	f73f af71 	bgt.w	801c170 <_svfprintf_r+0x1670>
 801c28e:	3608      	adds	r6, #8
 801c290:	e779      	b.n	801c186 <_svfprintf_r+0x1686>
 801c292:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801c294:	9510      	str	r5, [sp, #64]	; 0x40
 801c296:	2f06      	cmp	r7, #6
 801c298:	bf28      	it	cs
 801c29a:	2706      	movcs	r7, #6
 801c29c:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 801c2a0:	970e      	str	r7, [sp, #56]	; 0x38
 801c2a2:	940b      	str	r4, [sp, #44]	; 0x2c
 801c2a4:	4f62      	ldr	r7, [pc, #392]	; (801c430 <_svfprintf_r+0x1930>)
 801c2a6:	f7fe bed9 	b.w	801b05c <_svfprintf_r+0x55c>
 801c2aa:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c2ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c2ae:	aa25      	add	r2, sp, #148	; 0x94
 801c2b0:	f002 feca 	bl	801f048 <__ssprint_r>
 801c2b4:	2800      	cmp	r0, #0
 801c2b6:	f47e ade2 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c2ba:	ae32      	add	r6, sp, #200	; 0xc8
 801c2bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c2be:	9926      	ldr	r1, [sp, #152]	; 0x98
 801c2c0:	e4ad      	b.n	801bc1e <_svfprintf_r+0x111e>
 801c2c2:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c2c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c2c6:	aa25      	add	r2, sp, #148	; 0x94
 801c2c8:	f002 febe 	bl	801f048 <__ssprint_r>
 801c2cc:	2800      	cmp	r0, #0
 801c2ce:	f47e add6 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c2d2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 801c2d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c2d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c2d8:	1b99      	subs	r1, r3, r6
 801c2da:	ae32      	add	r6, sp, #200	; 0xc8
 801c2dc:	e483      	b.n	801bbe6 <_svfprintf_r+0x10e6>
 801c2de:	9926      	ldr	r1, [sp, #152]	; 0x98
 801c2e0:	f8df 8148 	ldr.w	r8, [pc, #328]	; 801c42c <_svfprintf_r+0x192c>
 801c2e4:	f7ff b8fc 	b.w	801b4e0 <_svfprintf_r+0x9e0>
 801c2e8:	9810      	ldr	r0, [sp, #64]	; 0x40
 801c2ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c2ec:	6801      	ldr	r1, [r0, #0]
 801c2ee:	1d04      	adds	r4, r0, #4
 801c2f0:	9410      	str	r4, [sp, #64]	; 0x40
 801c2f2:	600b      	str	r3, [r1, #0]
 801c2f4:	f7fe bc2f 	b.w	801ab56 <_svfprintf_r+0x56>
 801c2f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801c2fa:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801c2fe:	9208      	str	r2, [sp, #32]
 801c300:	f7fe bd2d 	b.w	801ad5e <_svfprintf_r+0x25e>
 801c304:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801c306:	1cd1      	adds	r1, r2, #3
 801c308:	4610      	mov	r0, r2
 801c30a:	db02      	blt.n	801c312 <_svfprintf_r+0x1812>
 801c30c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c30e:	4293      	cmp	r3, r2
 801c310:	da28      	bge.n	801c364 <_svfprintf_r+0x1864>
 801c312:	f1a8 0802 	sub.w	r8, r8, #2
 801c316:	1e43      	subs	r3, r0, #1
 801c318:	2b00      	cmp	r3, #0
 801c31a:	931e      	str	r3, [sp, #120]	; 0x78
 801c31c:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 801c320:	f2c0 811c 	blt.w	801c55c <_svfprintf_r+0x1a5c>
 801c324:	222b      	movs	r2, #43	; 0x2b
 801c326:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 801c32a:	2b09      	cmp	r3, #9
 801c32c:	f300 809e 	bgt.w	801c46c <_svfprintf_r+0x196c>
 801c330:	3330      	adds	r3, #48	; 0x30
 801c332:	2130      	movs	r1, #48	; 0x30
 801c334:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 801c338:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 801c33c:	ac22      	add	r4, sp, #136	; 0x88
 801c33e:	aa21      	add	r2, sp, #132	; 0x84
 801c340:	9811      	ldr	r0, [sp, #68]	; 0x44
 801c342:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c344:	1aa1      	subs	r1, r4, r2
 801c346:	1844      	adds	r4, r0, r1
 801c348:	2b01      	cmp	r3, #1
 801c34a:	9119      	str	r1, [sp, #100]	; 0x64
 801c34c:	940e      	str	r4, [sp, #56]	; 0x38
 801c34e:	f340 810a 	ble.w	801c566 <_svfprintf_r+0x1a66>
 801c352:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c354:	1c5a      	adds	r2, r3, #1
 801c356:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 801c35a:	2000      	movs	r0, #0
 801c35c:	920e      	str	r2, [sp, #56]	; 0x38
 801c35e:	910b      	str	r1, [sp, #44]	; 0x2c
 801c360:	9014      	str	r0, [sp, #80]	; 0x50
 801c362:	e68b      	b.n	801c07c <_svfprintf_r+0x157c>
 801c364:	9c11      	ldr	r4, [sp, #68]	; 0x44
 801c366:	42a2      	cmp	r2, r4
 801c368:	db72      	blt.n	801c450 <_svfprintf_r+0x1950>
 801c36a:	9c08      	ldr	r4, [sp, #32]
 801c36c:	07e0      	lsls	r0, r4, #31
 801c36e:	f100 80ed 	bmi.w	801c54c <_svfprintf_r+0x1a4c>
 801c372:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 801c376:	910b      	str	r1, [sp, #44]	; 0x2c
 801c378:	920e      	str	r2, [sp, #56]	; 0x38
 801c37a:	f04f 0867 	mov.w	r8, #103	; 0x67
 801c37e:	e67c      	b.n	801c07a <_svfprintf_r+0x157a>
 801c380:	232d      	movs	r3, #45	; 0x2d
 801c382:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 801c386:	f7fe bdc6 	b.w	801af16 <_svfprintf_r+0x416>
 801c38a:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c38c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c38e:	aa25      	add	r2, sp, #148	; 0x94
 801c390:	f002 fe5a 	bl	801f048 <__ssprint_r>
 801c394:	2800      	cmp	r0, #0
 801c396:	f47e ad72 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c39a:	ae32      	add	r6, sp, #200	; 0xc8
 801c39c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 801c39e:	9926      	ldr	r1, [sp, #152]	; 0x98
 801c3a0:	e44f      	b.n	801bc42 <_svfprintf_r+0x1142>
 801c3a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801c3a4:	2703      	movs	r7, #3
 801c3a6:	9700      	str	r7, [sp, #0]
 801c3a8:	a81e      	add	r0, sp, #120	; 0x78
 801c3aa:	a91f      	add	r1, sp, #124	; 0x7c
 801c3ac:	af20      	add	r7, sp, #128	; 0x80
 801c3ae:	4623      	mov	r3, r4
 801c3b0:	9501      	str	r5, [sp, #4]
 801c3b2:	9002      	str	r0, [sp, #8]
 801c3b4:	9704      	str	r7, [sp, #16]
 801c3b6:	465a      	mov	r2, fp
 801c3b8:	9103      	str	r1, [sp, #12]
 801c3ba:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c3bc:	f000 fa84 	bl	801c8c8 <_dtoa_r>
 801c3c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c3c2:	4607      	mov	r7, r0
 801c3c4:	18c5      	adds	r5, r0, r3
 801c3c6:	469c      	mov	ip, r3
 801c3c8:	783a      	ldrb	r2, [r7, #0]
 801c3ca:	2a30      	cmp	r2, #48	; 0x30
 801c3cc:	f000 80ad 	beq.w	801c52a <_svfprintf_r+0x1a2a>
 801c3d0:	981e      	ldr	r0, [sp, #120]	; 0x78
 801c3d2:	182d      	adds	r5, r5, r0
 801c3d4:	e60e      	b.n	801bff4 <_svfprintf_r+0x14f4>
 801c3d6:	4917      	ldr	r1, [pc, #92]	; (801c434 <_svfprintf_r+0x1934>)
 801c3d8:	9826      	ldr	r0, [sp, #152]	; 0x98
 801c3da:	9109      	str	r1, [sp, #36]	; 0x24
 801c3dc:	f7ff b9b4 	b.w	801b748 <_svfprintf_r+0xc48>
 801c3e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c3e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c3e4:	9012      	str	r0, [sp, #72]	; 0x48
 801c3e6:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 801c3ea:	940b      	str	r4, [sp, #44]	; 0x2c
 801c3ec:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 801c3f0:	9510      	str	r5, [sp, #64]	; 0x40
 801c3f2:	920e      	str	r2, [sp, #56]	; 0x38
 801c3f4:	9014      	str	r0, [sp, #80]	; 0x50
 801c3f6:	f7fe bcb2 	b.w	801ad5e <_svfprintf_r+0x25e>
 801c3fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c3fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c3fe:	aa25      	add	r2, sp, #148	; 0x94
 801c400:	f002 fe22 	bl	801f048 <__ssprint_r>
 801c404:	2800      	cmp	r0, #0
 801c406:	f47e ad3a 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c40a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 801c40c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801c40e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801c410:	ae32      	add	r6, sp, #200	; 0xc8
 801c412:	e537      	b.n	801be84 <_svfprintf_r+0x1384>
 801c414:	2200      	movs	r2, #0
 801c416:	46a2      	mov	sl, r4
 801c418:	9209      	str	r2, [sp, #36]	; 0x24
 801c41a:	f7fe bbd5 	b.w	801abc8 <_svfprintf_r+0xc8>
 801c41e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c420:	2800      	cmp	r0, #0
 801c422:	bf08      	it	eq
 801c424:	2001      	moveq	r0, #1
 801c426:	9009      	str	r0, [sp, #36]	; 0x24
 801c428:	e5a6      	b.n	801bf78 <_svfprintf_r+0x1478>
 801c42a:	bf00      	nop
 801c42c:	080216ac 	.word	0x080216ac
 801c430:	08021690 	.word	0x08021690
 801c434:	0802169c 	.word	0x0802169c
 801c438:	212d      	movs	r1, #45	; 0x2d
 801c43a:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 801c43e:	9112      	str	r1, [sp, #72]	; 0x48
 801c440:	e5a3      	b.n	801bf8a <_svfprintf_r+0x148a>
 801c442:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801c444:	f107 0c01 	add.w	ip, r7, #1
 801c448:	e5b1      	b.n	801bfae <_svfprintf_r+0x14ae>
 801c44a:	4635      	mov	r5, r6
 801c44c:	4606      	mov	r6, r0
 801c44e:	e714      	b.n	801c27a <_svfprintf_r+0x177a>
 801c450:	2a00      	cmp	r2, #0
 801c452:	9911      	ldr	r1, [sp, #68]	; 0x44
 801c454:	bfd4      	ite	le
 801c456:	f1c2 0002 	rsble	r0, r2, #2
 801c45a:	2001      	movgt	r0, #1
 801c45c:	1840      	adds	r0, r0, r1
 801c45e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 801c462:	900e      	str	r0, [sp, #56]	; 0x38
 801c464:	930b      	str	r3, [sp, #44]	; 0x2c
 801c466:	f04f 0867 	mov.w	r8, #103	; 0x67
 801c46a:	e606      	b.n	801c07a <_svfprintf_r+0x157a>
 801c46c:	f246 6467 	movw	r4, #26215	; 0x6667
 801c470:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 801c474:	f2c6 6466 	movt	r4, #26214	; 0x6666
 801c478:	fb84 2503 	smull	r2, r5, r4, r3
 801c47c:	17d8      	asrs	r0, r3, #31
 801c47e:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 801c482:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 801c486:	460a      	mov	r2, r1
 801c488:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 801c48c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801c490:	7011      	strb	r1, [r2, #0]
 801c492:	1e51      	subs	r1, r2, #1
 801c494:	2809      	cmp	r0, #9
 801c496:	4603      	mov	r3, r0
 801c498:	dcee      	bgt.n	801c478 <_svfprintf_r+0x1978>
 801c49a:	3330      	adds	r3, #48	; 0x30
 801c49c:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 801c4a0:	b2d8      	uxtb	r0, r3
 801c4a2:	428d      	cmp	r5, r1
 801c4a4:	f802 0c01 	strb.w	r0, [r2, #-1]
 801c4a8:	f240 8093 	bls.w	801c5d2 <_svfprintf_r+0x1ad2>
 801c4ac:	1aac      	subs	r4, r5, r2
 801c4ae:	07e4      	lsls	r4, r4, #31
 801c4b0:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 801c4b4:	4613      	mov	r3, r2
 801c4b6:	d50d      	bpl.n	801c4d4 <_svfprintf_r+0x19d4>
 801c4b8:	4613      	mov	r3, r2
 801c4ba:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 801c4be:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 801c4c2:	f813 0b01 	ldrb.w	r0, [r3], #1
 801c4c6:	e005      	b.n	801c4d4 <_svfprintf_r+0x19d4>
 801c4c8:	f813 1b01 	ldrb.w	r1, [r3], #1
 801c4cc:	7061      	strb	r1, [r4, #1]
 801c4ce:	f813 0b01 	ldrb.w	r0, [r3], #1
 801c4d2:	1c61      	adds	r1, r4, #1
 801c4d4:	1c4c      	adds	r4, r1, #1
 801c4d6:	42ab      	cmp	r3, r5
 801c4d8:	7048      	strb	r0, [r1, #1]
 801c4da:	d1f5      	bne.n	801c4c8 <_svfprintf_r+0x19c8>
 801c4dc:	ab42      	add	r3, sp, #264	; 0x108
 801c4de:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 801c4e2:	3cf6      	subs	r4, #246	; 0xf6
 801c4e4:	e72b      	b.n	801c33e <_svfprintf_r+0x183e>
 801c4e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c4e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c4ea:	aa25      	add	r2, sp, #148	; 0x94
 801c4ec:	f002 fdac 	bl	801f048 <__ssprint_r>
 801c4f0:	2800      	cmp	r0, #0
 801c4f2:	f47e acc4 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c4f6:	ae32      	add	r6, sp, #200	; 0xc8
 801c4f8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801c4fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801c4fc:	e4db      	b.n	801beb6 <_svfprintf_r+0x13b6>
 801c4fe:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c500:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c502:	aa25      	add	r2, sp, #148	; 0x94
 801c504:	f002 fda0 	bl	801f048 <__ssprint_r>
 801c508:	2800      	cmp	r0, #0
 801c50a:	f47e acb8 	bne.w	801ae7e <_svfprintf_r+0x37e>
 801c50e:	ae32      	add	r6, sp, #200	; 0xc8
 801c510:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801c512:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801c514:	e4e1      	b.n	801beda <_svfprintf_r+0x13da>
 801c516:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801c518:	e591      	b.n	801c03e <_svfprintf_r+0x153e>
 801c51a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c51c:	1c43      	adds	r3, r0, #1
 801c51e:	18d4      	adds	r4, r2, r3
 801c520:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 801c524:	940e      	str	r4, [sp, #56]	; 0x38
 801c526:	910b      	str	r1, [sp, #44]	; 0x2c
 801c528:	e5a7      	b.n	801c07a <_svfprintf_r+0x157a>
 801c52a:	4658      	mov	r0, fp
 801c52c:	4621      	mov	r1, r4
 801c52e:	2200      	movs	r2, #0
 801c530:	2300      	movs	r3, #0
 801c532:	f8cd c018 	str.w	ip, [sp, #24]
 801c536:	f7fd fd63 	bl	801a000 <__aeabi_dcmpeq>
 801c53a:	f8dd c018 	ldr.w	ip, [sp, #24]
 801c53e:	2800      	cmp	r0, #0
 801c540:	f47f af46 	bne.w	801c3d0 <_svfprintf_r+0x18d0>
 801c544:	f1cc 0001 	rsb	r0, ip, #1
 801c548:	901e      	str	r0, [sp, #120]	; 0x78
 801c54a:	e742      	b.n	801c3d2 <_svfprintf_r+0x18d2>
 801c54c:	1c50      	adds	r0, r2, #1
 801c54e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 801c552:	900e      	str	r0, [sp, #56]	; 0x38
 801c554:	930b      	str	r3, [sp, #44]	; 0x2c
 801c556:	f04f 0867 	mov.w	r8, #103	; 0x67
 801c55a:	e58e      	b.n	801c07a <_svfprintf_r+0x157a>
 801c55c:	242d      	movs	r4, #45	; 0x2d
 801c55e:	425b      	negs	r3, r3
 801c560:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 801c564:	e6e1      	b.n	801c32a <_svfprintf_r+0x182a>
 801c566:	9a08      	ldr	r2, [sp, #32]
 801c568:	f012 0101 	ands.w	r1, r2, #1
 801c56c:	f47f aef1 	bne.w	801c352 <_svfprintf_r+0x1852>
 801c570:	980e      	ldr	r0, [sp, #56]	; 0x38
 801c572:	9114      	str	r1, [sp, #80]	; 0x50
 801c574:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 801c578:	940b      	str	r4, [sp, #44]	; 0x2c
 801c57a:	e57f      	b.n	801c07c <_svfprintf_r+0x157c>
 801c57c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801c57e:	b9c1      	cbnz	r1, 801c5b2 <_svfprintf_r+0x1ab2>
 801c580:	9808      	ldr	r0, [sp, #32]
 801c582:	07c4      	lsls	r4, r0, #31
 801c584:	d415      	bmi.n	801c5b2 <_svfprintf_r+0x1ab2>
 801c586:	2301      	movs	r3, #1
 801c588:	930b      	str	r3, [sp, #44]	; 0x2c
 801c58a:	930e      	str	r3, [sp, #56]	; 0x38
 801c58c:	e575      	b.n	801c07a <_svfprintf_r+0x157a>
 801c58e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c590:	f89a 8001 	ldrb.w	r8, [sl, #1]
 801c594:	681a      	ldr	r2, [r3, #0]
 801c596:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c598:	9209      	str	r2, [sp, #36]	; 0x24
 801c59a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c59c:	3304      	adds	r3, #4
 801c59e:	2a00      	cmp	r2, #0
 801c5a0:	9310      	str	r3, [sp, #64]	; 0x40
 801c5a2:	46a2      	mov	sl, r4
 801c5a4:	f6be ab0e 	bge.w	801abc4 <_svfprintf_r+0xc4>
 801c5a8:	f04f 33ff 	mov.w	r3, #4294967295
 801c5ac:	9309      	str	r3, [sp, #36]	; 0x24
 801c5ae:	f7fe bb09 	b.w	801abc4 <_svfprintf_r+0xc4>
 801c5b2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801c5b4:	1ca1      	adds	r1, r4, #2
 801c5b6:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 801c5ba:	910e      	str	r1, [sp, #56]	; 0x38
 801c5bc:	900b      	str	r0, [sp, #44]	; 0x2c
 801c5be:	e55c      	b.n	801c07a <_svfprintf_r+0x157a>
 801c5c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c5c2:	210c      	movs	r1, #12
 801c5c4:	6011      	str	r1, [r2, #0]
 801c5c6:	f04f 30ff 	mov.w	r0, #4294967295
 801c5ca:	f7fe bc62 	b.w	801ae92 <_svfprintf_r+0x392>
 801c5ce:	981e      	ldr	r0, [sp, #120]	; 0x78
 801c5d0:	e6a1      	b.n	801c316 <_svfprintf_r+0x1816>
 801c5d2:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 801c5d6:	e6b2      	b.n	801c33e <_svfprintf_r+0x183e>
 801c5d8:	4625      	mov	r5, r4
 801c5da:	e530      	b.n	801c03e <_svfprintf_r+0x153e>

0801c5dc <quorem>:
 801c5dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c5e0:	6903      	ldr	r3, [r0, #16]
 801c5e2:	690c      	ldr	r4, [r1, #16]
 801c5e4:	429c      	cmp	r4, r3
 801c5e6:	b083      	sub	sp, #12
 801c5e8:	4606      	mov	r6, r0
 801c5ea:	f300 816b 	bgt.w	801c8c4 <quorem+0x2e8>
 801c5ee:	1ce0      	adds	r0, r4, #3
 801c5f0:	0082      	lsls	r2, r0, #2
 801c5f2:	188f      	adds	r7, r1, r2
 801c5f4:	18b5      	adds	r5, r6, r2
 801c5f6:	687b      	ldr	r3, [r7, #4]
 801c5f8:	6868      	ldr	r0, [r5, #4]
 801c5fa:	1c5a      	adds	r2, r3, #1
 801c5fc:	fbb0 f5f2 	udiv	r5, r0, r2
 801c600:	f101 0314 	add.w	r3, r1, #20
 801c604:	9301      	str	r3, [sp, #4]
 801c606:	3c01      	subs	r4, #1
 801c608:	3704      	adds	r7, #4
 801c60a:	f106 0814 	add.w	r8, r6, #20
 801c60e:	2d00      	cmp	r5, #0
 801c610:	f000 80be 	beq.w	801c790 <quorem+0x1b4>
 801c614:	694a      	ldr	r2, [r1, #20]
 801c616:	f8d8 3000 	ldr.w	r3, [r8]
 801c61a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801c61e:	b290      	uxth	r0, r2
 801c620:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801c624:	fb05 f000 	mul.w	r0, r5, r0
 801c628:	fb05 f20c 	mul.w	r2, r5, ip
 801c62c:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 801c630:	fa1f fe8c 	uxth.w	lr, ip
 801c634:	b29a      	uxth	r2, r3
 801c636:	b280      	uxth	r0, r0
 801c638:	1a12      	subs	r2, r2, r0
 801c63a:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 801c63e:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 801c642:	b292      	uxth	r2, r2
 801c644:	ebc9 0007 	rsb	r0, r9, r7
 801c648:	f106 0318 	add.w	r3, r6, #24
 801c64c:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 801c650:	f101 0218 	add.w	r2, r1, #24
 801c654:	4297      	cmp	r7, r2
 801c656:	f843 9c04 	str.w	r9, [r3, #-4]
 801c65a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 801c65e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 801c662:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 801c666:	d370      	bcc.n	801c74a <quorem+0x16e>
 801c668:	b328      	cbz	r0, 801c6b6 <quorem+0xda>
 801c66a:	6810      	ldr	r0, [r2, #0]
 801c66c:	681b      	ldr	r3, [r3, #0]
 801c66e:	b282      	uxth	r2, r0
 801c670:	0c00      	lsrs	r0, r0, #16
 801c672:	fb05 cc02 	mla	ip, r5, r2, ip
 801c676:	fb05 f000 	mul.w	r0, r5, r0
 801c67a:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 801c67e:	fa1e f283 	uxtah	r2, lr, r3
 801c682:	fa1f fc8c 	uxth.w	ip, ip
 801c686:	fa1f fe80 	uxth.w	lr, r0
 801c68a:	ebcc 0202 	rsb	r2, ip, r2
 801c68e:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 801c692:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 801c696:	fa1f fc82 	uxth.w	ip, r2
 801c69a:	f106 031c 	add.w	r3, r6, #28
 801c69e:	f101 021c 	add.w	r2, r1, #28
 801c6a2:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 801c6a6:	4297      	cmp	r7, r2
 801c6a8:	f843 cc04 	str.w	ip, [r3, #-4]
 801c6ac:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 801c6b0:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 801c6b4:	d349      	bcc.n	801c74a <quorem+0x16e>
 801c6b6:	4610      	mov	r0, r2
 801c6b8:	f8d3 9000 	ldr.w	r9, [r3]
 801c6bc:	f850 bb04 	ldr.w	fp, [r0], #4
 801c6c0:	fa1f fa8b 	uxth.w	sl, fp
 801c6c4:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 801c6c8:	fb05 cc0a 	mla	ip, r5, sl, ip
 801c6cc:	fb05 fa0b 	mul.w	sl, r5, fp
 801c6d0:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 801c6d4:	fa1f fa8b 	uxth.w	sl, fp
 801c6d8:	fa1e fe89 	uxtah	lr, lr, r9
 801c6dc:	fa1f fc8c 	uxth.w	ip, ip
 801c6e0:	ebcc 0e0e 	rsb	lr, ip, lr
 801c6e4:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 801c6e8:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 801c6ec:	4699      	mov	r9, r3
 801c6ee:	fa1f fe8e 	uxth.w	lr, lr
 801c6f2:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 801c6f6:	f849 cb04 	str.w	ip, [r9], #4
 801c6fa:	6852      	ldr	r2, [r2, #4]
 801c6fc:	685b      	ldr	r3, [r3, #4]
 801c6fe:	fa1f fe82 	uxth.w	lr, r2
 801c702:	fb05 fe0e 	mul.w	lr, r5, lr
 801c706:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801c70a:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 801c70e:	fb05 f20c 	mul.w	r2, r5, ip
 801c712:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 801c716:	b29a      	uxth	r2, r3
 801c718:	fa1f fe8c 	uxth.w	lr, ip
 801c71c:	eb02 422a 	add.w	r2, r2, sl, asr #16
 801c720:	fa1f fb8b 	uxth.w	fp, fp
 801c724:	ebcb 0202 	rsb	r2, fp, r2
 801c728:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 801c72c:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 801c730:	b292      	uxth	r2, r2
 801c732:	464b      	mov	r3, r9
 801c734:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 801c738:	1d02      	adds	r2, r0, #4
 801c73a:	4297      	cmp	r7, r2
 801c73c:	f843 9b04 	str.w	r9, [r3], #4
 801c740:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 801c744:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 801c748:	d2b5      	bcs.n	801c6b6 <quorem+0xda>
 801c74a:	1d20      	adds	r0, r4, #4
 801c74c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 801c750:	685a      	ldr	r2, [r3, #4]
 801c752:	b9ea      	cbnz	r2, 801c790 <quorem+0x1b4>
 801c754:	1d18      	adds	r0, r3, #4
 801c756:	4598      	cmp	r8, r3
 801c758:	d219      	bcs.n	801c78e <quorem+0x1b2>
 801c75a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801c75e:	b9b2      	cbnz	r2, 801c78e <quorem+0x1b2>
 801c760:	3b04      	subs	r3, #4
 801c762:	ebc8 0003 	rsb	r0, r8, r3
 801c766:	1cc2      	adds	r2, r0, #3
 801c768:	0750      	lsls	r0, r2, #29
 801c76a:	d50d      	bpl.n	801c788 <quorem+0x1ac>
 801c76c:	3c01      	subs	r4, #1
 801c76e:	4598      	cmp	r8, r3
 801c770:	d20d      	bcs.n	801c78e <quorem+0x1b2>
 801c772:	681a      	ldr	r2, [r3, #0]
 801c774:	3b04      	subs	r3, #4
 801c776:	b13a      	cbz	r2, 801c788 <quorem+0x1ac>
 801c778:	e009      	b.n	801c78e <quorem+0x1b2>
 801c77a:	6818      	ldr	r0, [r3, #0]
 801c77c:	3b04      	subs	r3, #4
 801c77e:	b930      	cbnz	r0, 801c78e <quorem+0x1b2>
 801c780:	681a      	ldr	r2, [r3, #0]
 801c782:	3c01      	subs	r4, #1
 801c784:	3b04      	subs	r3, #4
 801c786:	b912      	cbnz	r2, 801c78e <quorem+0x1b2>
 801c788:	3c01      	subs	r4, #1
 801c78a:	4598      	cmp	r8, r3
 801c78c:	d3f5      	bcc.n	801c77a <quorem+0x19e>
 801c78e:	6134      	str	r4, [r6, #16]
 801c790:	4630      	mov	r0, r6
 801c792:	f001 ffdf 	bl	801e754 <__mcmp>
 801c796:	2800      	cmp	r0, #0
 801c798:	f2c0 8083 	blt.w	801c8a2 <quorem+0x2c6>
 801c79c:	9a01      	ldr	r2, [sp, #4]
 801c79e:	f8d8 3000 	ldr.w	r3, [r8]
 801c7a2:	f852 0b04 	ldr.w	r0, [r2], #4
 801c7a6:	fa1f f983 	uxth.w	r9, r3
 801c7aa:	b281      	uxth	r1, r0
 801c7ac:	0c00      	lsrs	r0, r0, #16
 801c7ae:	ebc1 0109 	rsb	r1, r1, r9
 801c7b2:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 801c7b6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801c7ba:	eb03 4021 	add.w	r0, r3, r1, asr #16
 801c7be:	4643      	mov	r3, r8
 801c7c0:	b289      	uxth	r1, r1
 801c7c2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801c7c6:	ebc9 0c07 	rsb	ip, r9, r7
 801c7ca:	3501      	adds	r5, #1
 801c7cc:	1400      	asrs	r0, r0, #16
 801c7ce:	4297      	cmp	r7, r2
 801c7d0:	f843 1b04 	str.w	r1, [r3], #4
 801c7d4:	f3cc 0180 	ubfx	r1, ip, #2, #1
 801c7d8:	d34b      	bcc.n	801c872 <quorem+0x296>
 801c7da:	b1b9      	cbz	r1, 801c80c <quorem+0x230>
 801c7dc:	f852 eb04 	ldr.w	lr, [r2], #4
 801c7e0:	6819      	ldr	r1, [r3, #0]
 801c7e2:	fa1f f98e 	uxth.w	r9, lr
 801c7e6:	fa1f fa81 	uxth.w	sl, r1
 801c7ea:	ebc9 090a 	rsb	r9, r9, sl
 801c7ee:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 801c7f2:	4448      	add	r0, r9
 801c7f4:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 801c7f8:	eb01 4120 	add.w	r1, r1, r0, asr #16
 801c7fc:	b280      	uxth	r0, r0
 801c7fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 801c802:	f843 0b04 	str.w	r0, [r3], #4
 801c806:	1408      	asrs	r0, r1, #16
 801c808:	4297      	cmp	r7, r2
 801c80a:	d332      	bcc.n	801c872 <quorem+0x296>
 801c80c:	4682      	mov	sl, r0
 801c80e:	4611      	mov	r1, r2
 801c810:	f8d3 e000 	ldr.w	lr, [r3]
 801c814:	f851 0b04 	ldr.w	r0, [r1], #4
 801c818:	fa1f fb8e 	uxth.w	fp, lr
 801c81c:	fa1f f980 	uxth.w	r9, r0
 801c820:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 801c824:	ebc9 0b0b 	rsb	fp, r9, fp
 801c828:	eb0b 000a 	add.w	r0, fp, sl
 801c82c:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 801c830:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 801c834:	469e      	mov	lr, r3
 801c836:	b280      	uxth	r0, r0
 801c838:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 801c83c:	f84e 0b04 	str.w	r0, [lr], #4
 801c840:	6850      	ldr	r0, [r2, #4]
 801c842:	685b      	ldr	r3, [r3, #4]
 801c844:	b282      	uxth	r2, r0
 801c846:	fa1f fc83 	uxth.w	ip, r3
 801c84a:	0c00      	lsrs	r0, r0, #16
 801c84c:	ebc2 020c 	rsb	r2, r2, ip
 801c850:	eb02 4229 	add.w	r2, r2, r9, asr #16
 801c854:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 801c858:	eb03 4022 	add.w	r0, r3, r2, asr #16
 801c85c:	b292      	uxth	r2, r2
 801c85e:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 801c862:	4673      	mov	r3, lr
 801c864:	1d0a      	adds	r2, r1, #4
 801c866:	4297      	cmp	r7, r2
 801c868:	f843 ab04 	str.w	sl, [r3], #4
 801c86c:	ea4f 4a20 	mov.w	sl, r0, asr #16
 801c870:	d2cd      	bcs.n	801c80e <quorem+0x232>
 801c872:	1d21      	adds	r1, r4, #4
 801c874:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 801c878:	6858      	ldr	r0, [r3, #4]
 801c87a:	b990      	cbnz	r0, 801c8a2 <quorem+0x2c6>
 801c87c:	1d1a      	adds	r2, r3, #4
 801c87e:	4598      	cmp	r8, r3
 801c880:	d20e      	bcs.n	801c8a0 <quorem+0x2c4>
 801c882:	f852 1c04 	ldr.w	r1, [r2, #-4]
 801c886:	b959      	cbnz	r1, 801c8a0 <quorem+0x2c4>
 801c888:	3b04      	subs	r3, #4
 801c88a:	ebc8 0003 	rsb	r0, r8, r3
 801c88e:	1cc2      	adds	r2, r0, #3
 801c890:	0752      	lsls	r2, r2, #29
 801c892:	d513      	bpl.n	801c8bc <quorem+0x2e0>
 801c894:	3c01      	subs	r4, #1
 801c896:	4598      	cmp	r8, r3
 801c898:	d202      	bcs.n	801c8a0 <quorem+0x2c4>
 801c89a:	6818      	ldr	r0, [r3, #0]
 801c89c:	3b04      	subs	r3, #4
 801c89e:	b168      	cbz	r0, 801c8bc <quorem+0x2e0>
 801c8a0:	6134      	str	r4, [r6, #16]
 801c8a2:	4628      	mov	r0, r5
 801c8a4:	b003      	add	sp, #12
 801c8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c8aa:	681a      	ldr	r2, [r3, #0]
 801c8ac:	3b04      	subs	r3, #4
 801c8ae:	2a00      	cmp	r2, #0
 801c8b0:	d1f6      	bne.n	801c8a0 <quorem+0x2c4>
 801c8b2:	6819      	ldr	r1, [r3, #0]
 801c8b4:	3c01      	subs	r4, #1
 801c8b6:	3b04      	subs	r3, #4
 801c8b8:	2900      	cmp	r1, #0
 801c8ba:	d1f1      	bne.n	801c8a0 <quorem+0x2c4>
 801c8bc:	3c01      	subs	r4, #1
 801c8be:	4598      	cmp	r8, r3
 801c8c0:	d3f3      	bcc.n	801c8aa <quorem+0x2ce>
 801c8c2:	e7ed      	b.n	801c8a0 <quorem+0x2c4>
 801c8c4:	2000      	movs	r0, #0
 801c8c6:	e7ed      	b.n	801c8a4 <quorem+0x2c8>

0801c8c8 <_dtoa_r>:
 801c8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8cc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 801c8ce:	b09f      	sub	sp, #124	; 0x7c
 801c8d0:	4681      	mov	r9, r0
 801c8d2:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 801c8d4:	4692      	mov	sl, r2
 801c8d6:	469b      	mov	fp, r3
 801c8d8:	b151      	cbz	r1, 801c8f0 <_dtoa_r+0x28>
 801c8da:	6c43      	ldr	r3, [r0, #68]	; 0x44
 801c8dc:	2201      	movs	r2, #1
 801c8de:	fa02 f203 	lsl.w	r2, r2, r3
 801c8e2:	604b      	str	r3, [r1, #4]
 801c8e4:	608a      	str	r2, [r1, #8]
 801c8e6:	f001 fb43 	bl	801df70 <_Bfree>
 801c8ea:	2000      	movs	r0, #0
 801c8ec:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 801c8f0:	f1bb 0800 	subs.w	r8, fp, #0
 801c8f4:	db39      	blt.n	801c96a <_dtoa_r+0xa2>
 801c8f6:	2100      	movs	r1, #0
 801c8f8:	6021      	str	r1, [r4, #0]
 801c8fa:	2400      	movs	r4, #0
 801c8fc:	4622      	mov	r2, r4
 801c8fe:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 801c902:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 801c906:	ea08 0004 	and.w	r0, r8, r4
 801c90a:	4290      	cmp	r0, r2
 801c90c:	d016      	beq.n	801c93c <_dtoa_r+0x74>
 801c90e:	4650      	mov	r0, sl
 801c910:	4659      	mov	r1, fp
 801c912:	2200      	movs	r2, #0
 801c914:	2300      	movs	r3, #0
 801c916:	f7fd fb73 	bl	801a000 <__aeabi_dcmpeq>
 801c91a:	2800      	cmp	r0, #0
 801c91c:	d02b      	beq.n	801c976 <_dtoa_r+0xae>
 801c91e:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 801c920:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 801c922:	2001      	movs	r0, #1
 801c924:	6028      	str	r0, [r5, #0]
 801c926:	2c00      	cmp	r4, #0
 801c928:	f000 80cf 	beq.w	801caca <_dtoa_r+0x202>
 801c92c:	49a2      	ldr	r1, [pc, #648]	; (801cbb8 <_dtoa_r+0x2f0>)
 801c92e:	1e4b      	subs	r3, r1, #1
 801c930:	6021      	str	r1, [r4, #0]
 801c932:	9305      	str	r3, [sp, #20]
 801c934:	9805      	ldr	r0, [sp, #20]
 801c936:	b01f      	add	sp, #124	; 0x7c
 801c938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c93c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 801c93e:	f242 720f 	movw	r2, #9999	; 0x270f
 801c942:	6022      	str	r2, [r4, #0]
 801c944:	f1ba 0f00 	cmp.w	sl, #0
 801c948:	f000 80a6 	beq.w	801ca98 <_dtoa_r+0x1d0>
 801c94c:	4d9b      	ldr	r5, [pc, #620]	; (801cbbc <_dtoa_r+0x2f4>)
 801c94e:	9505      	str	r5, [sp, #20]
 801c950:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 801c952:	2c00      	cmp	r4, #0
 801c954:	d0ee      	beq.n	801c934 <_dtoa_r+0x6c>
 801c956:	9d05      	ldr	r5, [sp, #20]
 801c958:	78eb      	ldrb	r3, [r5, #3]
 801c95a:	2b00      	cmp	r3, #0
 801c95c:	f000 820b 	beq.w	801cd76 <_dtoa_r+0x4ae>
 801c960:	4628      	mov	r0, r5
 801c962:	3008      	adds	r0, #8
 801c964:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 801c966:	6020      	str	r0, [r4, #0]
 801c968:	e7e4      	b.n	801c934 <_dtoa_r+0x6c>
 801c96a:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 801c96e:	2301      	movs	r3, #1
 801c970:	6023      	str	r3, [r4, #0]
 801c972:	46c3      	mov	fp, r8
 801c974:	e7c1      	b.n	801c8fa <_dtoa_r+0x32>
 801c976:	ae1d      	add	r6, sp, #116	; 0x74
 801c978:	af1c      	add	r7, sp, #112	; 0x70
 801c97a:	4652      	mov	r2, sl
 801c97c:	9600      	str	r6, [sp, #0]
 801c97e:	9701      	str	r7, [sp, #4]
 801c980:	4648      	mov	r0, r9
 801c982:	465b      	mov	r3, fp
 801c984:	f002 f89a 	bl	801eabc <__d2b>
 801c988:	f3c8 520a 	ubfx	r2, r8, #20, #11
 801c98c:	900c      	str	r0, [sp, #48]	; 0x30
 801c98e:	2a00      	cmp	r2, #0
 801c990:	f040 808c 	bne.w	801caac <_dtoa_r+0x1e4>
 801c994:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 801c996:	991d      	ldr	r1, [sp, #116]	; 0x74
 801c998:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 801c99c:	187e      	adds	r6, r7, r1
 801c99e:	429e      	cmp	r6, r3
 801c9a0:	f2c0 832d 	blt.w	801cffe <_dtoa_r+0x736>
 801c9a4:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 801c9a8:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 801c9ac:	1ba9      	subs	r1, r5, r6
 801c9ae:	f206 4212 	addw	r2, r6, #1042	; 0x412
 801c9b2:	fa08 f301 	lsl.w	r3, r8, r1
 801c9b6:	fa2a f002 	lsr.w	r0, sl, r2
 801c9ba:	4318      	orrs	r0, r3
 801c9bc:	f7fd f842 	bl	8019a44 <__aeabi_ui2d>
 801c9c0:	2401      	movs	r4, #1
 801c9c2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801c9c6:	3e01      	subs	r6, #1
 801c9c8:	940d      	str	r4, [sp, #52]	; 0x34
 801c9ca:	2300      	movs	r3, #0
 801c9cc:	2200      	movs	r2, #0
 801c9ce:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 801c9d2:	f7fc fef9 	bl	80197c8 <__aeabi_dsub>
 801c9d6:	a372      	add	r3, pc, #456	; (adr r3, 801cba0 <_dtoa_r+0x2d8>)
 801c9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9dc:	f7fd f8a8 	bl	8019b30 <__aeabi_dmul>
 801c9e0:	a371      	add	r3, pc, #452	; (adr r3, 801cba8 <_dtoa_r+0x2e0>)
 801c9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9e6:	f7fc fef1 	bl	80197cc <__adddf3>
 801c9ea:	4604      	mov	r4, r0
 801c9ec:	4630      	mov	r0, r6
 801c9ee:	460d      	mov	r5, r1
 801c9f0:	f7fd f838 	bl	8019a64 <__aeabi_i2d>
 801c9f4:	a36e      	add	r3, pc, #440	; (adr r3, 801cbb0 <_dtoa_r+0x2e8>)
 801c9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9fa:	f7fd f899 	bl	8019b30 <__aeabi_dmul>
 801c9fe:	4602      	mov	r2, r0
 801ca00:	460b      	mov	r3, r1
 801ca02:	4620      	mov	r0, r4
 801ca04:	4629      	mov	r1, r5
 801ca06:	f7fc fee1 	bl	80197cc <__adddf3>
 801ca0a:	4604      	mov	r4, r0
 801ca0c:	460d      	mov	r5, r1
 801ca0e:	f7fd fb29 	bl	801a064 <__aeabi_d2iz>
 801ca12:	4629      	mov	r1, r5
 801ca14:	9009      	str	r0, [sp, #36]	; 0x24
 801ca16:	2200      	movs	r2, #0
 801ca18:	4620      	mov	r0, r4
 801ca1a:	2300      	movs	r3, #0
 801ca1c:	f7fd fafa 	bl	801a014 <__aeabi_dcmplt>
 801ca20:	2800      	cmp	r0, #0
 801ca22:	f040 82bf 	bne.w	801cfa4 <_dtoa_r+0x6dc>
 801ca26:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ca28:	2816      	cmp	r0, #22
 801ca2a:	f200 82b8 	bhi.w	801cf9e <_dtoa_r+0x6d6>
 801ca2e:	4c64      	ldr	r4, [pc, #400]	; (801cbc0 <_dtoa_r+0x2f8>)
 801ca30:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 801ca34:	e9d5 0100 	ldrd	r0, r1, [r5]
 801ca38:	4652      	mov	r2, sl
 801ca3a:	465b      	mov	r3, fp
 801ca3c:	f7fd fb08 	bl	801a050 <__aeabi_dcmpgt>
 801ca40:	2800      	cmp	r0, #0
 801ca42:	f000 82e4 	beq.w	801d00e <_dtoa_r+0x746>
 801ca46:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ca48:	2000      	movs	r0, #0
 801ca4a:	1e4b      	subs	r3, r1, #1
 801ca4c:	9309      	str	r3, [sp, #36]	; 0x24
 801ca4e:	9012      	str	r0, [sp, #72]	; 0x48
 801ca50:	1bbe      	subs	r6, r7, r6
 801ca52:	3e01      	subs	r6, #1
 801ca54:	f100 82bd 	bmi.w	801cfd2 <_dtoa_r+0x70a>
 801ca58:	2400      	movs	r4, #0
 801ca5a:	960a      	str	r6, [sp, #40]	; 0x28
 801ca5c:	940e      	str	r4, [sp, #56]	; 0x38
 801ca5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ca60:	2900      	cmp	r1, #0
 801ca62:	f2c0 82ad 	blt.w	801cfc0 <_dtoa_r+0x6f8>
 801ca66:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801ca68:	9111      	str	r1, [sp, #68]	; 0x44
 801ca6a:	186b      	adds	r3, r5, r1
 801ca6c:	2100      	movs	r1, #0
 801ca6e:	930a      	str	r3, [sp, #40]	; 0x28
 801ca70:	9110      	str	r1, [sp, #64]	; 0x40
 801ca72:	9828      	ldr	r0, [sp, #160]	; 0xa0
 801ca74:	2809      	cmp	r0, #9
 801ca76:	d82b      	bhi.n	801cad0 <_dtoa_r+0x208>
 801ca78:	2805      	cmp	r0, #5
 801ca7a:	f341 8046 	ble.w	801db0a <_dtoa_r+0x1242>
 801ca7e:	1f02      	subs	r2, r0, #4
 801ca80:	9228      	str	r2, [sp, #160]	; 0xa0
 801ca82:	2500      	movs	r5, #0
 801ca84:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 801ca86:	1ea3      	subs	r3, r4, #2
 801ca88:	2b03      	cmp	r3, #3
 801ca8a:	d823      	bhi.n	801cad4 <_dtoa_r+0x20c>
 801ca8c:	e8df f013 	tbh	[pc, r3, lsl #1]
 801ca90:	0529053d 	.word	0x0529053d
 801ca94:	053a0342 	.word	0x053a0342
 801ca98:	4848      	ldr	r0, [pc, #288]	; (801cbbc <_dtoa_r+0x2f4>)
 801ca9a:	494a      	ldr	r1, [pc, #296]	; (801cbc4 <_dtoa_r+0x2fc>)
 801ca9c:	f3c8 0813 	ubfx	r8, r8, #0, #20
 801caa0:	f1b8 0f00 	cmp.w	r8, #0
 801caa4:	bf18      	it	ne
 801caa6:	4601      	movne	r1, r0
 801caa8:	9105      	str	r1, [sp, #20]
 801caaa:	e751      	b.n	801c950 <_dtoa_r+0x88>
 801caac:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 801cab0:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 801cab4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801cab8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801cabc:	2200      	movs	r2, #0
 801cabe:	4650      	mov	r0, sl
 801cac0:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 801cac4:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 801cac6:	920d      	str	r2, [sp, #52]	; 0x34
 801cac8:	e77f      	b.n	801c9ca <_dtoa_r+0x102>
 801caca:	4d3f      	ldr	r5, [pc, #252]	; (801cbc8 <_dtoa_r+0x300>)
 801cacc:	9505      	str	r5, [sp, #20]
 801cace:	e731      	b.n	801c934 <_dtoa_r+0x6c>
 801cad0:	2500      	movs	r5, #0
 801cad2:	9528      	str	r5, [sp, #160]	; 0xa0
 801cad4:	2400      	movs	r4, #0
 801cad6:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 801cada:	4648      	mov	r0, r9
 801cadc:	4621      	mov	r1, r4
 801cade:	f001 fa21 	bl	801df24 <_Balloc>
 801cae2:	f04f 33ff 	mov.w	r3, #4294967295
 801cae6:	9005      	str	r0, [sp, #20]
 801cae8:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 801caec:	2001      	movs	r0, #1
 801caee:	930b      	str	r3, [sp, #44]	; 0x2c
 801caf0:	9313      	str	r3, [sp, #76]	; 0x4c
 801caf2:	9429      	str	r4, [sp, #164]	; 0xa4
 801caf4:	900f      	str	r0, [sp, #60]	; 0x3c
 801caf6:	991d      	ldr	r1, [sp, #116]	; 0x74
 801caf8:	2900      	cmp	r1, #0
 801cafa:	f2c0 813f 	blt.w	801cd7c <_dtoa_r+0x4b4>
 801cafe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cb00:	2a0e      	cmp	r2, #14
 801cb02:	f300 813b 	bgt.w	801cd7c <_dtoa_r+0x4b4>
 801cb06:	4d2e      	ldr	r5, [pc, #184]	; (801cbc0 <_dtoa_r+0x2f8>)
 801cb08:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 801cb0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cb10:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cb14:	9929      	ldr	r1, [sp, #164]	; 0xa4
 801cb16:	2900      	cmp	r1, #0
 801cb18:	f2c0 84fa 	blt.w	801d510 <_dtoa_r+0xc48>
 801cb1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cb20:	4650      	mov	r0, sl
 801cb22:	4659      	mov	r1, fp
 801cb24:	f7fd f92e 	bl	8019d84 <__aeabi_ddiv>
 801cb28:	f7fd fa9c 	bl	801a064 <__aeabi_d2iz>
 801cb2c:	4606      	mov	r6, r0
 801cb2e:	f7fc ff99 	bl	8019a64 <__aeabi_i2d>
 801cb32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cb36:	f7fc fffb 	bl	8019b30 <__aeabi_dmul>
 801cb3a:	4602      	mov	r2, r0
 801cb3c:	460b      	mov	r3, r1
 801cb3e:	4650      	mov	r0, sl
 801cb40:	4659      	mov	r1, fp
 801cb42:	f7fc fe41 	bl	80197c8 <__aeabi_dsub>
 801cb46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801cb48:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801cb4c:	f106 0230 	add.w	r2, r6, #48	; 0x30
 801cb50:	2b01      	cmp	r3, #1
 801cb52:	4604      	mov	r4, r0
 801cb54:	460d      	mov	r5, r1
 801cb56:	f808 2b01 	strb.w	r2, [r8], #1
 801cb5a:	f000 8091 	beq.w	801cc80 <_dtoa_r+0x3b8>
 801cb5e:	2300      	movs	r3, #0
 801cb60:	2200      	movs	r2, #0
 801cb62:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801cb66:	f7fc ffe3 	bl	8019b30 <__aeabi_dmul>
 801cb6a:	2200      	movs	r2, #0
 801cb6c:	2300      	movs	r3, #0
 801cb6e:	4604      	mov	r4, r0
 801cb70:	460d      	mov	r5, r1
 801cb72:	f7fd fa45 	bl	801a000 <__aeabi_dcmpeq>
 801cb76:	2800      	cmp	r0, #0
 801cb78:	f040 80c0 	bne.w	801ccfc <_dtoa_r+0x434>
 801cb7c:	9f05      	ldr	r7, [sp, #20]
 801cb7e:	9e05      	ldr	r6, [sp, #20]
 801cb80:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801cb82:	3702      	adds	r7, #2
 801cb84:	eb06 0b00 	add.w	fp, r6, r0
 801cb88:	ebc7 010b 	rsb	r1, r7, fp
 801cb8c:	07c9      	lsls	r1, r1, #31
 801cb8e:	f100 80c7 	bmi.w	801cd20 <_dtoa_r+0x458>
 801cb92:	f8cd b020 	str.w	fp, [sp, #32]
 801cb96:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801cb9a:	e04b      	b.n	801cc34 <_dtoa_r+0x36c>
 801cb9c:	f3af 8000 	nop.w
 801cba0:	636f4361 	.word	0x636f4361
 801cba4:	3fd287a7 	.word	0x3fd287a7
 801cba8:	8b60c8b3 	.word	0x8b60c8b3
 801cbac:	3fc68a28 	.word	0x3fc68a28
 801cbb0:	509f79fb 	.word	0x509f79fb
 801cbb4:	3fd34413 	.word	0x3fd34413
 801cbb8:	08021699 	.word	0x08021699
 801cbbc:	080216c8 	.word	0x080216c8
 801cbc0:	080216e8 	.word	0x080216e8
 801cbc4:	080216bc 	.word	0x080216bc
 801cbc8:	08021698 	.word	0x08021698
 801cbcc:	f7fc ffb0 	bl	8019b30 <__aeabi_dmul>
 801cbd0:	2200      	movs	r2, #0
 801cbd2:	2300      	movs	r3, #0
 801cbd4:	4604      	mov	r4, r0
 801cbd6:	460d      	mov	r5, r1
 801cbd8:	f7fd fa12 	bl	801a000 <__aeabi_dcmpeq>
 801cbdc:	4652      	mov	r2, sl
 801cbde:	465b      	mov	r3, fp
 801cbe0:	2800      	cmp	r0, #0
 801cbe2:	f040 808b 	bne.w	801ccfc <_dtoa_r+0x434>
 801cbe6:	4620      	mov	r0, r4
 801cbe8:	4629      	mov	r1, r5
 801cbea:	f7fd f8cb 	bl	8019d84 <__aeabi_ddiv>
 801cbee:	f7fd fa39 	bl	801a064 <__aeabi_d2iz>
 801cbf2:	4606      	mov	r6, r0
 801cbf4:	f7fc ff36 	bl	8019a64 <__aeabi_i2d>
 801cbf8:	4652      	mov	r2, sl
 801cbfa:	465b      	mov	r3, fp
 801cbfc:	f7fc ff98 	bl	8019b30 <__aeabi_dmul>
 801cc00:	4602      	mov	r2, r0
 801cc02:	460b      	mov	r3, r1
 801cc04:	4620      	mov	r0, r4
 801cc06:	4629      	mov	r1, r5
 801cc08:	f7fc fdde 	bl	80197c8 <__aeabi_dsub>
 801cc0c:	3630      	adds	r6, #48	; 0x30
 801cc0e:	2300      	movs	r3, #0
 801cc10:	2200      	movs	r2, #0
 801cc12:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801cc16:	f807 6c01 	strb.w	r6, [r7, #-1]
 801cc1a:	f7fc ff89 	bl	8019b30 <__aeabi_dmul>
 801cc1e:	2200      	movs	r2, #0
 801cc20:	2300      	movs	r3, #0
 801cc22:	46b8      	mov	r8, r7
 801cc24:	4604      	mov	r4, r0
 801cc26:	460d      	mov	r5, r1
 801cc28:	f107 0701 	add.w	r7, r7, #1
 801cc2c:	f7fd f9e8 	bl	801a000 <__aeabi_dcmpeq>
 801cc30:	2800      	cmp	r0, #0
 801cc32:	d163      	bne.n	801ccfc <_dtoa_r+0x434>
 801cc34:	4652      	mov	r2, sl
 801cc36:	465b      	mov	r3, fp
 801cc38:	4620      	mov	r0, r4
 801cc3a:	4629      	mov	r1, r5
 801cc3c:	f7fd f8a2 	bl	8019d84 <__aeabi_ddiv>
 801cc40:	f7fd fa10 	bl	801a064 <__aeabi_d2iz>
 801cc44:	4606      	mov	r6, r0
 801cc46:	f7fc ff0d 	bl	8019a64 <__aeabi_i2d>
 801cc4a:	4652      	mov	r2, sl
 801cc4c:	465b      	mov	r3, fp
 801cc4e:	f7fc ff6f 	bl	8019b30 <__aeabi_dmul>
 801cc52:	4602      	mov	r2, r0
 801cc54:	460b      	mov	r3, r1
 801cc56:	4620      	mov	r0, r4
 801cc58:	4629      	mov	r1, r5
 801cc5a:	f7fc fdb5 	bl	80197c8 <__aeabi_dsub>
 801cc5e:	f8dd c020 	ldr.w	ip, [sp, #32]
 801cc62:	2300      	movs	r3, #0
 801cc64:	f106 0830 	add.w	r8, r6, #48	; 0x30
 801cc68:	2200      	movs	r2, #0
 801cc6a:	4567      	cmp	r7, ip
 801cc6c:	f807 8c01 	strb.w	r8, [r7, #-1]
 801cc70:	4604      	mov	r4, r0
 801cc72:	46b8      	mov	r8, r7
 801cc74:	460d      	mov	r5, r1
 801cc76:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801cc7a:	f107 0701 	add.w	r7, r7, #1
 801cc7e:	d1a5      	bne.n	801cbcc <_dtoa_r+0x304>
 801cc80:	4622      	mov	r2, r4
 801cc82:	462b      	mov	r3, r5
 801cc84:	4620      	mov	r0, r4
 801cc86:	4629      	mov	r1, r5
 801cc88:	f7fc fda0 	bl	80197cc <__adddf3>
 801cc8c:	4604      	mov	r4, r0
 801cc8e:	460d      	mov	r5, r1
 801cc90:	4622      	mov	r2, r4
 801cc92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cc96:	462b      	mov	r3, r5
 801cc98:	f7fd f9bc 	bl	801a014 <__aeabi_dcmplt>
 801cc9c:	b940      	cbnz	r0, 801ccb0 <_dtoa_r+0x3e8>
 801cc9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cca2:	4622      	mov	r2, r4
 801cca4:	462b      	mov	r3, r5
 801cca6:	f7fd f9ab 	bl	801a000 <__aeabi_dcmpeq>
 801ccaa:	b338      	cbz	r0, 801ccfc <_dtoa_r+0x434>
 801ccac:	07f4      	lsls	r4, r6, #31
 801ccae:	d525      	bpl.n	801ccfc <_dtoa_r+0x434>
 801ccb0:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 801ccb4:	9a05      	ldr	r2, [sp, #20]
 801ccb6:	43d3      	mvns	r3, r2
 801ccb8:	eb08 0003 	add.w	r0, r8, r3
 801ccbc:	07c0      	lsls	r0, r0, #31
 801ccbe:	f100 84fd 	bmi.w	801d6bc <_dtoa_r+0xdf4>
 801ccc2:	4614      	mov	r4, r2
 801ccc4:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 801ccc8:	f108 31ff 	add.w	r1, r8, #4294967295
 801cccc:	d112      	bne.n	801ccf4 <_dtoa_r+0x42c>
 801ccce:	428c      	cmp	r4, r1
 801ccd0:	f000 8537 	beq.w	801d742 <_dtoa_r+0xe7a>
 801ccd4:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 801ccd8:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 801ccdc:	4688      	mov	r8, r1
 801ccde:	f101 31ff 	add.w	r1, r1, #4294967295
 801cce2:	d107      	bne.n	801ccf4 <_dtoa_r+0x42c>
 801cce4:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 801cce8:	4688      	mov	r8, r1
 801ccea:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 801ccee:	f108 31ff 	add.w	r1, r8, #4294967295
 801ccf2:	d0ec      	beq.n	801ccce <_dtoa_r+0x406>
 801ccf4:	f10b 0501 	add.w	r5, fp, #1
 801ccf8:	b2ea      	uxtb	r2, r5
 801ccfa:	700a      	strb	r2, [r1, #0]
 801ccfc:	4648      	mov	r0, r9
 801ccfe:	990c      	ldr	r1, [sp, #48]	; 0x30
 801cd00:	f001 f936 	bl	801df70 <_Bfree>
 801cd04:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801cd06:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 801cd08:	1c6b      	adds	r3, r5, #1
 801cd0a:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 801cd0c:	2200      	movs	r2, #0
 801cd0e:	f888 2000 	strb.w	r2, [r8]
 801cd12:	602b      	str	r3, [r5, #0]
 801cd14:	2c00      	cmp	r4, #0
 801cd16:	f43f ae0d 	beq.w	801c934 <_dtoa_r+0x6c>
 801cd1a:	f8c4 8000 	str.w	r8, [r4]
 801cd1e:	e609      	b.n	801c934 <_dtoa_r+0x6c>
 801cd20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cd24:	4620      	mov	r0, r4
 801cd26:	4629      	mov	r1, r5
 801cd28:	f7fd f82c 	bl	8019d84 <__aeabi_ddiv>
 801cd2c:	f7fd f99a 	bl	801a064 <__aeabi_d2iz>
 801cd30:	4606      	mov	r6, r0
 801cd32:	f7fc fe97 	bl	8019a64 <__aeabi_i2d>
 801cd36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cd3a:	f7fc fef9 	bl	8019b30 <__aeabi_dmul>
 801cd3e:	4602      	mov	r2, r0
 801cd40:	460b      	mov	r3, r1
 801cd42:	4620      	mov	r0, r4
 801cd44:	4629      	mov	r1, r5
 801cd46:	f7fc fd3f 	bl	80197c8 <__aeabi_dsub>
 801cd4a:	3630      	adds	r6, #48	; 0x30
 801cd4c:	2300      	movs	r3, #0
 801cd4e:	2200      	movs	r2, #0
 801cd50:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801cd54:	f807 6c01 	strb.w	r6, [r7, #-1]
 801cd58:	f7fc feea 	bl	8019b30 <__aeabi_dmul>
 801cd5c:	46b8      	mov	r8, r7
 801cd5e:	9f05      	ldr	r7, [sp, #20]
 801cd60:	2200      	movs	r2, #0
 801cd62:	2300      	movs	r3, #0
 801cd64:	4604      	mov	r4, r0
 801cd66:	460d      	mov	r5, r1
 801cd68:	3703      	adds	r7, #3
 801cd6a:	f7fd f949 	bl	801a000 <__aeabi_dcmpeq>
 801cd6e:	2800      	cmp	r0, #0
 801cd70:	f43f af0f 	beq.w	801cb92 <_dtoa_r+0x2ca>
 801cd74:	e7c2      	b.n	801ccfc <_dtoa_r+0x434>
 801cd76:	9a05      	ldr	r2, [sp, #20]
 801cd78:	1cd0      	adds	r0, r2, #3
 801cd7a:	e5f3      	b.n	801c964 <_dtoa_r+0x9c>
 801cd7c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 801cd7e:	2f00      	cmp	r7, #0
 801cd80:	f000 812c 	beq.w	801cfdc <_dtoa_r+0x714>
 801cd84:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 801cd86:	2c01      	cmp	r4, #1
 801cd88:	f340 83f2 	ble.w	801d570 <_dtoa_r+0xca8>
 801cd8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801cd8e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801cd90:	1e41      	subs	r1, r0, #1
 801cd92:	428a      	cmp	r2, r1
 801cd94:	f2c0 84e0 	blt.w	801d758 <_dtoa_r+0xe90>
 801cd98:	1a55      	subs	r5, r2, r1
 801cd9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801cd9c:	2800      	cmp	r0, #0
 801cd9e:	f2c0 8630 	blt.w	801da02 <_dtoa_r+0x113a>
 801cda2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 801cda4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801cda6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801cda8:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 801cdac:	19da      	adds	r2, r3, r7
 801cdae:	eb0e 0807 	add.w	r8, lr, r7
 801cdb2:	4648      	mov	r0, r9
 801cdb4:	2101      	movs	r1, #1
 801cdb6:	920e      	str	r2, [sp, #56]	; 0x38
 801cdb8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 801cdbc:	f001 fa4a 	bl	801e254 <__i2b>
 801cdc0:	900d      	str	r0, [sp, #52]	; 0x34
 801cdc2:	b164      	cbz	r4, 801cdde <_dtoa_r+0x516>
 801cdc4:	980a      	ldr	r0, [sp, #40]	; 0x28
 801cdc6:	2800      	cmp	r0, #0
 801cdc8:	dd09      	ble.n	801cdde <_dtoa_r+0x516>
 801cdca:	990e      	ldr	r1, [sp, #56]	; 0x38
 801cdcc:	4607      	mov	r7, r0
 801cdce:	42a7      	cmp	r7, r4
 801cdd0:	bfa8      	it	ge
 801cdd2:	4627      	movge	r7, r4
 801cdd4:	1bcb      	subs	r3, r1, r7
 801cdd6:	1bc2      	subs	r2, r0, r7
 801cdd8:	930e      	str	r3, [sp, #56]	; 0x38
 801cdda:	1be4      	subs	r4, r4, r7
 801cddc:	920a      	str	r2, [sp, #40]	; 0x28
 801cdde:	9810      	ldr	r0, [sp, #64]	; 0x40
 801cde0:	2800      	cmp	r0, #0
 801cde2:	dd1a      	ble.n	801ce1a <_dtoa_r+0x552>
 801cde4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 801cde6:	2f00      	cmp	r7, #0
 801cde8:	f000 84a3 	beq.w	801d732 <_dtoa_r+0xe6a>
 801cdec:	2d00      	cmp	r5, #0
 801cdee:	dd10      	ble.n	801ce12 <_dtoa_r+0x54a>
 801cdf0:	990d      	ldr	r1, [sp, #52]	; 0x34
 801cdf2:	462a      	mov	r2, r5
 801cdf4:	4648      	mov	r0, r9
 801cdf6:	f001 fb9f 	bl	801e538 <__pow5mult>
 801cdfa:	900d      	str	r0, [sp, #52]	; 0x34
 801cdfc:	990d      	ldr	r1, [sp, #52]	; 0x34
 801cdfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ce00:	4648      	mov	r0, r9
 801ce02:	f001 fa31 	bl	801e268 <__multiply>
 801ce06:	990c      	ldr	r1, [sp, #48]	; 0x30
 801ce08:	4606      	mov	r6, r0
 801ce0a:	4648      	mov	r0, r9
 801ce0c:	f001 f8b0 	bl	801df70 <_Bfree>
 801ce10:	960c      	str	r6, [sp, #48]	; 0x30
 801ce12:	9910      	ldr	r1, [sp, #64]	; 0x40
 801ce14:	1b4a      	subs	r2, r1, r5
 801ce16:	f040 83a5 	bne.w	801d564 <_dtoa_r+0xc9c>
 801ce1a:	2101      	movs	r1, #1
 801ce1c:	4648      	mov	r0, r9
 801ce1e:	f001 fa19 	bl	801e254 <__i2b>
 801ce22:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801ce24:	2d00      	cmp	r5, #0
 801ce26:	4607      	mov	r7, r0
 801ce28:	dd05      	ble.n	801ce36 <_dtoa_r+0x56e>
 801ce2a:	4639      	mov	r1, r7
 801ce2c:	4648      	mov	r0, r9
 801ce2e:	462a      	mov	r2, r5
 801ce30:	f001 fb82 	bl	801e538 <__pow5mult>
 801ce34:	4607      	mov	r7, r0
 801ce36:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801ce38:	2b01      	cmp	r3, #1
 801ce3a:	f340 8152 	ble.w	801d0e2 <_dtoa_r+0x81a>
 801ce3e:	2500      	movs	r5, #0
 801ce40:	9911      	ldr	r1, [sp, #68]	; 0x44
 801ce42:	2900      	cmp	r1, #0
 801ce44:	f040 8413 	bne.w	801d66e <_dtoa_r+0xda6>
 801ce48:	2301      	movs	r3, #1
 801ce4a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801ce4c:	185b      	adds	r3, r3, r1
 801ce4e:	f013 001f 	ands.w	r0, r3, #31
 801ce52:	f000 80c8 	beq.w	801cfe6 <_dtoa_r+0x71e>
 801ce56:	f1c0 0320 	rsb	r3, r0, #32
 801ce5a:	2b04      	cmp	r3, #4
 801ce5c:	f340 8658 	ble.w	801db10 <_dtoa_r+0x1248>
 801ce60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801ce62:	f1c0 031c 	rsb	r3, r0, #28
 801ce66:	18d0      	adds	r0, r2, r3
 801ce68:	18c9      	adds	r1, r1, r3
 801ce6a:	900e      	str	r0, [sp, #56]	; 0x38
 801ce6c:	18e4      	adds	r4, r4, r3
 801ce6e:	910a      	str	r1, [sp, #40]	; 0x28
 801ce70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ce72:	2b00      	cmp	r3, #0
 801ce74:	dd05      	ble.n	801ce82 <_dtoa_r+0x5ba>
 801ce76:	4648      	mov	r0, r9
 801ce78:	990c      	ldr	r1, [sp, #48]	; 0x30
 801ce7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801ce7c:	f001 fba6 	bl	801e5cc <__lshift>
 801ce80:	900c      	str	r0, [sp, #48]	; 0x30
 801ce82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ce84:	2a00      	cmp	r2, #0
 801ce86:	dd04      	ble.n	801ce92 <_dtoa_r+0x5ca>
 801ce88:	4639      	mov	r1, r7
 801ce8a:	4648      	mov	r0, r9
 801ce8c:	f001 fb9e 	bl	801e5cc <__lshift>
 801ce90:	4607      	mov	r7, r0
 801ce92:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801ce94:	2a00      	cmp	r2, #0
 801ce96:	f040 83cf 	bne.w	801d638 <_dtoa_r+0xd70>
 801ce9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ce9c:	2b00      	cmp	r3, #0
 801ce9e:	f340 83f0 	ble.w	801d682 <_dtoa_r+0xdba>
 801cea2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801cea4:	2800      	cmp	r0, #0
 801cea6:	f040 80b4 	bne.w	801d012 <_dtoa_r+0x74a>
 801ceaa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801ceac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801ceae:	07e2      	lsls	r2, r4, #31
 801ceb0:	f140 83a0 	bpl.w	801d5f4 <_dtoa_r+0xd2c>
 801ceb4:	46a2      	mov	sl, r4
 801ceb6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801ceb8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801cebc:	e010      	b.n	801cee0 <_dtoa_r+0x618>
 801cebe:	f001 f861 	bl	801df84 <__multadd>
 801cec2:	4639      	mov	r1, r7
 801cec4:	4606      	mov	r6, r0
 801cec6:	f7ff fb89 	bl	801c5dc <quorem>
 801ceca:	3030      	adds	r0, #48	; 0x30
 801cecc:	f808 0004 	strb.w	r0, [r8, r4]
 801ced0:	4631      	mov	r1, r6
 801ced2:	4648      	mov	r0, r9
 801ced4:	220a      	movs	r2, #10
 801ced6:	2300      	movs	r3, #0
 801ced8:	f001 f854 	bl	801df84 <__multadd>
 801cedc:	1c65      	adds	r5, r4, #1
 801cede:	4606      	mov	r6, r0
 801cee0:	4639      	mov	r1, r7
 801cee2:	4630      	mov	r0, r6
 801cee4:	f7ff fb7a 	bl	801c5dc <quorem>
 801cee8:	1c6c      	adds	r4, r5, #1
 801ceea:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 801ceee:	220a      	movs	r2, #10
 801cef0:	2300      	movs	r3, #0
 801cef2:	45a2      	cmp	sl, r4
 801cef4:	4631      	mov	r1, r6
 801cef6:	4648      	mov	r0, r9
 801cef8:	f808 b005 	strb.w	fp, [r8, r5]
 801cefc:	dcdf      	bgt.n	801cebe <_dtoa_r+0x5f6>
 801cefe:	960c      	str	r6, [sp, #48]	; 0x30
 801cf00:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801cf04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801cf06:	2500      	movs	r5, #0
 801cf08:	2a01      	cmp	r2, #1
 801cf0a:	bfac      	ite	ge
 801cf0c:	4490      	addge	r8, r2
 801cf0e:	f108 0801 	addlt.w	r8, r8, #1
 801cf12:	2201      	movs	r2, #1
 801cf14:	990c      	ldr	r1, [sp, #48]	; 0x30
 801cf16:	4648      	mov	r0, r9
 801cf18:	f001 fb58 	bl	801e5cc <__lshift>
 801cf1c:	4639      	mov	r1, r7
 801cf1e:	900c      	str	r0, [sp, #48]	; 0x30
 801cf20:	f001 fc18 	bl	801e754 <__mcmp>
 801cf24:	2800      	cmp	r0, #0
 801cf26:	f340 8449 	ble.w	801d7bc <_dtoa_r+0xef4>
 801cf2a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801cf2e:	9805      	ldr	r0, [sp, #20]
 801cf30:	43c3      	mvns	r3, r0
 801cf32:	eb08 0103 	add.w	r1, r8, r3
 801cf36:	07cb      	lsls	r3, r1, #31
 801cf38:	d507      	bpl.n	801cf4a <_dtoa_r+0x682>
 801cf3a:	2a39      	cmp	r2, #57	; 0x39
 801cf3c:	f108 34ff 	add.w	r4, r8, #4294967295
 801cf40:	d118      	bne.n	801cf74 <_dtoa_r+0x6ac>
 801cf42:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 801cf46:	9805      	ldr	r0, [sp, #20]
 801cf48:	46a0      	mov	r8, r4
 801cf4a:	2a39      	cmp	r2, #57	; 0x39
 801cf4c:	f108 34ff 	add.w	r4, r8, #4294967295
 801cf50:	d110      	bne.n	801cf74 <_dtoa_r+0x6ac>
 801cf52:	42a0      	cmp	r0, r4
 801cf54:	f000 8369 	beq.w	801d62a <_dtoa_r+0xd62>
 801cf58:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 801cf5c:	2a39      	cmp	r2, #57	; 0x39
 801cf5e:	46a0      	mov	r8, r4
 801cf60:	f104 34ff 	add.w	r4, r4, #4294967295
 801cf64:	d106      	bne.n	801cf74 <_dtoa_r+0x6ac>
 801cf66:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 801cf6a:	46a0      	mov	r8, r4
 801cf6c:	2a39      	cmp	r2, #57	; 0x39
 801cf6e:	f108 34ff 	add.w	r4, r8, #4294967295
 801cf72:	d0ee      	beq.n	801cf52 <_dtoa_r+0x68a>
 801cf74:	3201      	adds	r2, #1
 801cf76:	7022      	strb	r2, [r4, #0]
 801cf78:	4648      	mov	r0, r9
 801cf7a:	4639      	mov	r1, r7
 801cf7c:	f000 fff8 	bl	801df70 <_Bfree>
 801cf80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801cf82:	2a00      	cmp	r2, #0
 801cf84:	f43f aeba 	beq.w	801ccfc <_dtoa_r+0x434>
 801cf88:	2d00      	cmp	r5, #0
 801cf8a:	f000 82e5 	beq.w	801d558 <_dtoa_r+0xc90>
 801cf8e:	4295      	cmp	r5, r2
 801cf90:	f000 82e2 	beq.w	801d558 <_dtoa_r+0xc90>
 801cf94:	4648      	mov	r0, r9
 801cf96:	4629      	mov	r1, r5
 801cf98:	f000 ffea 	bl	801df70 <_Bfree>
 801cf9c:	e2dc      	b.n	801d558 <_dtoa_r+0xc90>
 801cf9e:	2201      	movs	r2, #1
 801cfa0:	9212      	str	r2, [sp, #72]	; 0x48
 801cfa2:	e555      	b.n	801ca50 <_dtoa_r+0x188>
 801cfa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cfa6:	f7fc fd5d 	bl	8019a64 <__aeabi_i2d>
 801cfaa:	4622      	mov	r2, r4
 801cfac:	462b      	mov	r3, r5
 801cfae:	f7fd f827 	bl	801a000 <__aeabi_dcmpeq>
 801cfb2:	2800      	cmp	r0, #0
 801cfb4:	f47f ad37 	bne.w	801ca26 <_dtoa_r+0x15e>
 801cfb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 801cfba:	1e4b      	subs	r3, r1, #1
 801cfbc:	9309      	str	r3, [sp, #36]	; 0x24
 801cfbe:	e532      	b.n	801ca26 <_dtoa_r+0x15e>
 801cfc0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 801cfc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cfc4:	2400      	movs	r4, #0
 801cfc6:	1ae8      	subs	r0, r5, r3
 801cfc8:	425a      	negs	r2, r3
 801cfca:	900e      	str	r0, [sp, #56]	; 0x38
 801cfcc:	9210      	str	r2, [sp, #64]	; 0x40
 801cfce:	9411      	str	r4, [sp, #68]	; 0x44
 801cfd0:	e54f      	b.n	801ca72 <_dtoa_r+0x1aa>
 801cfd2:	4276      	negs	r6, r6
 801cfd4:	2200      	movs	r2, #0
 801cfd6:	960e      	str	r6, [sp, #56]	; 0x38
 801cfd8:	920a      	str	r2, [sp, #40]	; 0x28
 801cfda:	e540      	b.n	801ca5e <_dtoa_r+0x196>
 801cfdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801cfde:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801cfe0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 801cfe2:	930d      	str	r3, [sp, #52]	; 0x34
 801cfe4:	e6ed      	b.n	801cdc2 <_dtoa_r+0x4fa>
 801cfe6:	221c      	movs	r2, #28
 801cfe8:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 801cfec:	990a      	ldr	r1, [sp, #40]	; 0x28
 801cfee:	eb0c 0e02 	add.w	lr, ip, r2
 801cff2:	1888      	adds	r0, r1, r2
 801cff4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 801cff8:	18a4      	adds	r4, r4, r2
 801cffa:	900a      	str	r0, [sp, #40]	; 0x28
 801cffc:	e738      	b.n	801ce70 <_dtoa_r+0x5a8>
 801cffe:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 801d002:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 801d006:	1b84      	subs	r4, r0, r6
 801d008:	fa0a f004 	lsl.w	r0, sl, r4
 801d00c:	e4d6      	b.n	801c9bc <_dtoa_r+0xf4>
 801d00e:	9012      	str	r0, [sp, #72]	; 0x48
 801d010:	e51e      	b.n	801ca50 <_dtoa_r+0x188>
 801d012:	2c00      	cmp	r4, #0
 801d014:	dd05      	ble.n	801d022 <_dtoa_r+0x75a>
 801d016:	4648      	mov	r0, r9
 801d018:	990d      	ldr	r1, [sp, #52]	; 0x34
 801d01a:	4622      	mov	r2, r4
 801d01c:	f001 fad6 	bl	801e5cc <__lshift>
 801d020:	900d      	str	r0, [sp, #52]	; 0x34
 801d022:	2d00      	cmp	r5, #0
 801d024:	f040 8402 	bne.w	801d82c <_dtoa_r+0xf64>
 801d028:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 801d02a:	9d05      	ldr	r5, [sp, #20]
 801d02c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801d02e:	9a05      	ldr	r2, [sp, #20]
 801d030:	1829      	adds	r1, r5, r0
 801d032:	f00a 0301 	and.w	r3, sl, #1
 801d036:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801d038:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801d03c:	910a      	str	r1, [sp, #40]	; 0x28
 801d03e:	1c54      	adds	r4, r2, #1
 801d040:	930b      	str	r3, [sp, #44]	; 0x2c
 801d042:	4639      	mov	r1, r7
 801d044:	4650      	mov	r0, sl
 801d046:	f7ff fac9 	bl	801c5dc <quorem>
 801d04a:	4629      	mov	r1, r5
 801d04c:	4680      	mov	r8, r0
 801d04e:	4650      	mov	r0, sl
 801d050:	f001 fb80 	bl	801e754 <__mcmp>
 801d054:	4639      	mov	r1, r7
 801d056:	4632      	mov	r2, r6
 801d058:	4683      	mov	fp, r0
 801d05a:	4648      	mov	r0, r9
 801d05c:	f001 fba8 	bl	801e7b0 <__mdiff>
 801d060:	4602      	mov	r2, r0
 801d062:	1e60      	subs	r0, r4, #1
 801d064:	68d1      	ldr	r1, [r2, #12]
 801d066:	9008      	str	r0, [sp, #32]
 801d068:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 801d06c:	2900      	cmp	r1, #0
 801d06e:	f000 8288 	beq.w	801d582 <_dtoa_r+0xcba>
 801d072:	4648      	mov	r0, r9
 801d074:	4611      	mov	r1, r2
 801d076:	f8cd c00c 	str.w	ip, [sp, #12]
 801d07a:	f000 ff79 	bl	801df70 <_Bfree>
 801d07e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 801d082:	2301      	movs	r3, #1
 801d084:	f1bb 0f00 	cmp.w	fp, #0
 801d088:	f2c0 8378 	blt.w	801d77c <_dtoa_r+0xeb4>
 801d08c:	d105      	bne.n	801d09a <_dtoa_r+0x7d2>
 801d08e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801d090:	b91a      	cbnz	r2, 801d09a <_dtoa_r+0x7d2>
 801d092:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801d094:	2800      	cmp	r0, #0
 801d096:	f000 8371 	beq.w	801d77c <_dtoa_r+0xeb4>
 801d09a:	2b00      	cmp	r3, #0
 801d09c:	f300 83de 	bgt.w	801d85c <_dtoa_r+0xf94>
 801d0a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d0a2:	f804 cc01 	strb.w	ip, [r4, #-1]
 801d0a6:	429c      	cmp	r4, r3
 801d0a8:	46a0      	mov	r8, r4
 801d0aa:	f000 83e6 	beq.w	801d87a <_dtoa_r+0xfb2>
 801d0ae:	4651      	mov	r1, sl
 801d0b0:	220a      	movs	r2, #10
 801d0b2:	2300      	movs	r3, #0
 801d0b4:	4648      	mov	r0, r9
 801d0b6:	f000 ff65 	bl	801df84 <__multadd>
 801d0ba:	42b5      	cmp	r5, r6
 801d0bc:	4682      	mov	sl, r0
 801d0be:	f000 828f 	beq.w	801d5e0 <_dtoa_r+0xd18>
 801d0c2:	4629      	mov	r1, r5
 801d0c4:	220a      	movs	r2, #10
 801d0c6:	2300      	movs	r3, #0
 801d0c8:	4648      	mov	r0, r9
 801d0ca:	f000 ff5b 	bl	801df84 <__multadd>
 801d0ce:	4631      	mov	r1, r6
 801d0d0:	4605      	mov	r5, r0
 801d0d2:	220a      	movs	r2, #10
 801d0d4:	4648      	mov	r0, r9
 801d0d6:	2300      	movs	r3, #0
 801d0d8:	f000 ff54 	bl	801df84 <__multadd>
 801d0dc:	3401      	adds	r4, #1
 801d0de:	4606      	mov	r6, r0
 801d0e0:	e7af      	b.n	801d042 <_dtoa_r+0x77a>
 801d0e2:	f1ba 0f00 	cmp.w	sl, #0
 801d0e6:	f47f aeaa 	bne.w	801ce3e <_dtoa_r+0x576>
 801d0ea:	f3cb 0213 	ubfx	r2, fp, #0, #20
 801d0ee:	4658      	mov	r0, fp
 801d0f0:	2a00      	cmp	r2, #0
 801d0f2:	f040 8494 	bne.w	801da1e <_dtoa_r+0x1156>
 801d0f6:	2500      	movs	r5, #0
 801d0f8:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 801d0fc:	4005      	ands	r5, r0
 801d0fe:	2d00      	cmp	r5, #0
 801d100:	f43f ae9e 	beq.w	801ce40 <_dtoa_r+0x578>
 801d104:	990e      	ldr	r1, [sp, #56]	; 0x38
 801d106:	980a      	ldr	r0, [sp, #40]	; 0x28
 801d108:	1c4b      	adds	r3, r1, #1
 801d10a:	1c42      	adds	r2, r0, #1
 801d10c:	930e      	str	r3, [sp, #56]	; 0x38
 801d10e:	920a      	str	r2, [sp, #40]	; 0x28
 801d110:	2501      	movs	r5, #1
 801d112:	e695      	b.n	801ce40 <_dtoa_r+0x578>
 801d114:	2101      	movs	r1, #1
 801d116:	910f      	str	r1, [sp, #60]	; 0x3c
 801d118:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 801d11a:	2b00      	cmp	r3, #0
 801d11c:	f340 8329 	ble.w	801d772 <_dtoa_r+0xeaa>
 801d120:	461c      	mov	r4, r3
 801d122:	9313      	str	r3, [sp, #76]	; 0x4c
 801d124:	930b      	str	r3, [sp, #44]	; 0x2c
 801d126:	2100      	movs	r1, #0
 801d128:	2c17      	cmp	r4, #23
 801d12a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 801d12e:	d90a      	bls.n	801d146 <_dtoa_r+0x87e>
 801d130:	2201      	movs	r2, #1
 801d132:	2304      	movs	r3, #4
 801d134:	005b      	lsls	r3, r3, #1
 801d136:	f103 0014 	add.w	r0, r3, #20
 801d13a:	4611      	mov	r1, r2
 801d13c:	3201      	adds	r2, #1
 801d13e:	42a0      	cmp	r0, r4
 801d140:	d9f8      	bls.n	801d134 <_dtoa_r+0x86c>
 801d142:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 801d146:	4648      	mov	r0, r9
 801d148:	f000 feec 	bl	801df24 <_Balloc>
 801d14c:	2c0e      	cmp	r4, #14
 801d14e:	9005      	str	r0, [sp, #20]
 801d150:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 801d154:	f63f accf 	bhi.w	801caf6 <_dtoa_r+0x22e>
 801d158:	2d00      	cmp	r5, #0
 801d15a:	f43f accc 	beq.w	801caf6 <_dtoa_r+0x22e>
 801d15e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801d160:	2f00      	cmp	r7, #0
 801d162:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 801d166:	f340 833d 	ble.w	801d7e4 <_dtoa_r+0xf1c>
 801d16a:	489a      	ldr	r0, [pc, #616]	; (801d3d4 <_dtoa_r+0xb0c>)
 801d16c:	f007 060f 	and.w	r6, r7, #15
 801d170:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 801d174:	113e      	asrs	r6, r7, #4
 801d176:	e9d1 4500 	ldrd	r4, r5, [r1]
 801d17a:	06f1      	lsls	r1, r6, #27
 801d17c:	f140 82f5 	bpl.w	801d76a <_dtoa_r+0xea2>
 801d180:	4f95      	ldr	r7, [pc, #596]	; (801d3d8 <_dtoa_r+0xb10>)
 801d182:	4650      	mov	r0, sl
 801d184:	4659      	mov	r1, fp
 801d186:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801d18a:	f7fc fdfb 	bl	8019d84 <__aeabi_ddiv>
 801d18e:	f006 060f 	and.w	r6, r6, #15
 801d192:	4682      	mov	sl, r0
 801d194:	468b      	mov	fp, r1
 801d196:	2703      	movs	r7, #3
 801d198:	b186      	cbz	r6, 801d1bc <_dtoa_r+0x8f4>
 801d19a:	f8df 823c 	ldr.w	r8, [pc, #572]	; 801d3d8 <_dtoa_r+0xb10>
 801d19e:	4620      	mov	r0, r4
 801d1a0:	4629      	mov	r1, r5
 801d1a2:	07f2      	lsls	r2, r6, #31
 801d1a4:	d504      	bpl.n	801d1b0 <_dtoa_r+0x8e8>
 801d1a6:	e9d8 2300 	ldrd	r2, r3, [r8]
 801d1aa:	f7fc fcc1 	bl	8019b30 <__aeabi_dmul>
 801d1ae:	3701      	adds	r7, #1
 801d1b0:	1076      	asrs	r6, r6, #1
 801d1b2:	f108 0808 	add.w	r8, r8, #8
 801d1b6:	d1f4      	bne.n	801d1a2 <_dtoa_r+0x8da>
 801d1b8:	4604      	mov	r4, r0
 801d1ba:	460d      	mov	r5, r1
 801d1bc:	4650      	mov	r0, sl
 801d1be:	4659      	mov	r1, fp
 801d1c0:	4622      	mov	r2, r4
 801d1c2:	462b      	mov	r3, r5
 801d1c4:	f7fc fdde 	bl	8019d84 <__aeabi_ddiv>
 801d1c8:	4682      	mov	sl, r0
 801d1ca:	468b      	mov	fp, r1
 801d1cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801d1ce:	b153      	cbz	r3, 801d1e6 <_dtoa_r+0x91e>
 801d1d0:	2300      	movs	r3, #0
 801d1d2:	4650      	mov	r0, sl
 801d1d4:	4659      	mov	r1, fp
 801d1d6:	2200      	movs	r2, #0
 801d1d8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801d1dc:	f7fc ff1a 	bl	801a014 <__aeabi_dcmplt>
 801d1e0:	2800      	cmp	r0, #0
 801d1e2:	f040 8424 	bne.w	801da2e <_dtoa_r+0x1166>
 801d1e6:	4638      	mov	r0, r7
 801d1e8:	f7fc fc3c 	bl	8019a64 <__aeabi_i2d>
 801d1ec:	4652      	mov	r2, sl
 801d1ee:	465b      	mov	r3, fp
 801d1f0:	f7fc fc9e 	bl	8019b30 <__aeabi_dmul>
 801d1f4:	2300      	movs	r3, #0
 801d1f6:	2200      	movs	r2, #0
 801d1f8:	f2c4 031c 	movt	r3, #16412	; 0x401c
 801d1fc:	f7fc fae6 	bl	80197cc <__adddf3>
 801d200:	4604      	mov	r4, r0
 801d202:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801d204:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 801d208:	2800      	cmp	r0, #0
 801d20a:	f000 8275 	beq.w	801d6f8 <_dtoa_r+0xe30>
 801d20e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801d210:	961b      	str	r6, [sp, #108]	; 0x6c
 801d212:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 801d214:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801d216:	2900      	cmp	r1, #0
 801d218:	f000 8338 	beq.w	801d88c <_dtoa_r+0xfc4>
 801d21c:	4a6d      	ldr	r2, [pc, #436]	; (801d3d4 <_dtoa_r+0xb0c>)
 801d21e:	2100      	movs	r1, #0
 801d220:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 801d224:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801d228:	2000      	movs	r0, #0
 801d22a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 801d22e:	f7fc fda9 	bl	8019d84 <__aeabi_ddiv>
 801d232:	462b      	mov	r3, r5
 801d234:	4622      	mov	r2, r4
 801d236:	f7fc fac7 	bl	80197c8 <__aeabi_dsub>
 801d23a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 801d23e:	4659      	mov	r1, fp
 801d240:	4650      	mov	r0, sl
 801d242:	f7fc ff0f 	bl	801a064 <__aeabi_d2iz>
 801d246:	4605      	mov	r5, r0
 801d248:	f7fc fc0c 	bl	8019a64 <__aeabi_i2d>
 801d24c:	4602      	mov	r2, r0
 801d24e:	460b      	mov	r3, r1
 801d250:	4650      	mov	r0, sl
 801d252:	4659      	mov	r1, fp
 801d254:	f7fc fab8 	bl	80197c8 <__aeabi_dsub>
 801d258:	3530      	adds	r5, #48	; 0x30
 801d25a:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801d25e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 801d262:	fa5f fb85 	uxtb.w	fp, r5
 801d266:	f808 bb01 	strb.w	fp, [r8], #1
 801d26a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 801d26e:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801d272:	f7fc feed 	bl	801a050 <__aeabi_dcmpgt>
 801d276:	2800      	cmp	r0, #0
 801d278:	f040 841d 	bne.w	801dab6 <_dtoa_r+0x11ee>
 801d27c:	2100      	movs	r1, #0
 801d27e:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801d282:	2000      	movs	r0, #0
 801d284:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801d288:	f7fc fa9e 	bl	80197c8 <__aeabi_dsub>
 801d28c:	4602      	mov	r2, r0
 801d28e:	460b      	mov	r3, r1
 801d290:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 801d294:	f7fc fedc 	bl	801a050 <__aeabi_dcmpgt>
 801d298:	2800      	cmp	r0, #0
 801d29a:	f040 8432 	bne.w	801db02 <_dtoa_r+0x123a>
 801d29e:	2e01      	cmp	r6, #1
 801d2a0:	f340 829c 	ble.w	801d7dc <_dtoa_r+0xf14>
 801d2a4:	9905      	ldr	r1, [sp, #20]
 801d2a6:	ea6f 0708 	mvn.w	r7, r8
 801d2aa:	198e      	adds	r6, r1, r6
 801d2ac:	19bc      	adds	r4, r7, r6
 801d2ae:	2300      	movs	r3, #0
 801d2b0:	f004 0501 	and.w	r5, r4, #1
 801d2b4:	2200      	movs	r2, #0
 801d2b6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d2ba:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 801d2be:	961a      	str	r6, [sp, #104]	; 0x68
 801d2c0:	9518      	str	r5, [sp, #96]	; 0x60
 801d2c2:	f7fc fc35 	bl	8019b30 <__aeabi_dmul>
 801d2c6:	2300      	movs	r3, #0
 801d2c8:	2200      	movs	r2, #0
 801d2ca:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d2ce:	4604      	mov	r4, r0
 801d2d0:	460d      	mov	r5, r1
 801d2d2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 801d2d6:	f7fc fc2b 	bl	8019b30 <__aeabi_dmul>
 801d2da:	460f      	mov	r7, r1
 801d2dc:	4606      	mov	r6, r0
 801d2de:	f7fc fec1 	bl	801a064 <__aeabi_d2iz>
 801d2e2:	4683      	mov	fp, r0
 801d2e4:	f7fc fbbe 	bl	8019a64 <__aeabi_i2d>
 801d2e8:	4602      	mov	r2, r0
 801d2ea:	460b      	mov	r3, r1
 801d2ec:	4630      	mov	r0, r6
 801d2ee:	4639      	mov	r1, r7
 801d2f0:	f7fc fa6a 	bl	80197c8 <__aeabi_dsub>
 801d2f4:	46c2      	mov	sl, r8
 801d2f6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 801d2fa:	fa5f fb82 	uxtb.w	fp, r2
 801d2fe:	f80a bb01 	strb.w	fp, [sl], #1
 801d302:	4622      	mov	r2, r4
 801d304:	462b      	mov	r3, r5
 801d306:	4606      	mov	r6, r0
 801d308:	460f      	mov	r7, r1
 801d30a:	46d0      	mov	r8, sl
 801d30c:	f7fc fe82 	bl	801a014 <__aeabi_dcmplt>
 801d310:	2800      	cmp	r0, #0
 801d312:	f040 80e3 	bne.w	801d4dc <_dtoa_r+0xc14>
 801d316:	2100      	movs	r1, #0
 801d318:	4632      	mov	r2, r6
 801d31a:	463b      	mov	r3, r7
 801d31c:	2000      	movs	r0, #0
 801d31e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801d322:	f7fc fa51 	bl	80197c8 <__aeabi_dsub>
 801d326:	4622      	mov	r2, r4
 801d328:	462b      	mov	r3, r5
 801d32a:	f7fc fe73 	bl	801a014 <__aeabi_dcmplt>
 801d32e:	2800      	cmp	r0, #0
 801d330:	f040 83c7 	bne.w	801dac2 <_dtoa_r+0x11fa>
 801d334:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 801d338:	45f2      	cmp	sl, lr
 801d33a:	f000 824f 	beq.w	801d7dc <_dtoa_r+0xf14>
 801d33e:	9818      	ldr	r0, [sp, #96]	; 0x60
 801d340:	2800      	cmp	r0, #0
 801d342:	d041      	beq.n	801d3c8 <_dtoa_r+0xb00>
 801d344:	2300      	movs	r3, #0
 801d346:	2200      	movs	r2, #0
 801d348:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d34c:	4620      	mov	r0, r4
 801d34e:	4629      	mov	r1, r5
 801d350:	f7fc fbee 	bl	8019b30 <__aeabi_dmul>
 801d354:	2300      	movs	r3, #0
 801d356:	2200      	movs	r2, #0
 801d358:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d35c:	4604      	mov	r4, r0
 801d35e:	460d      	mov	r5, r1
 801d360:	4630      	mov	r0, r6
 801d362:	4639      	mov	r1, r7
 801d364:	f7fc fbe4 	bl	8019b30 <__aeabi_dmul>
 801d368:	460f      	mov	r7, r1
 801d36a:	4606      	mov	r6, r0
 801d36c:	f7fc fe7a 	bl	801a064 <__aeabi_d2iz>
 801d370:	4680      	mov	r8, r0
 801d372:	f7fc fb77 	bl	8019a64 <__aeabi_i2d>
 801d376:	4602      	mov	r2, r0
 801d378:	460b      	mov	r3, r1
 801d37a:	4630      	mov	r0, r6
 801d37c:	4639      	mov	r1, r7
 801d37e:	f7fc fa23 	bl	80197c8 <__aeabi_dsub>
 801d382:	f108 0330 	add.w	r3, r8, #48	; 0x30
 801d386:	fa5f fb83 	uxtb.w	fp, r3
 801d38a:	f80a bb01 	strb.w	fp, [sl], #1
 801d38e:	4622      	mov	r2, r4
 801d390:	462b      	mov	r3, r5
 801d392:	4606      	mov	r6, r0
 801d394:	460f      	mov	r7, r1
 801d396:	46d0      	mov	r8, sl
 801d398:	f7fc fe3c 	bl	801a014 <__aeabi_dcmplt>
 801d39c:	2800      	cmp	r0, #0
 801d39e:	f040 809d 	bne.w	801d4dc <_dtoa_r+0xc14>
 801d3a2:	2100      	movs	r1, #0
 801d3a4:	4632      	mov	r2, r6
 801d3a6:	463b      	mov	r3, r7
 801d3a8:	2000      	movs	r0, #0
 801d3aa:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801d3ae:	f7fc fa0b 	bl	80197c8 <__aeabi_dsub>
 801d3b2:	4622      	mov	r2, r4
 801d3b4:	462b      	mov	r3, r5
 801d3b6:	f7fc fe2d 	bl	801a014 <__aeabi_dcmplt>
 801d3ba:	2800      	cmp	r0, #0
 801d3bc:	f040 8381 	bne.w	801dac2 <_dtoa_r+0x11fa>
 801d3c0:	991a      	ldr	r1, [sp, #104]	; 0x68
 801d3c2:	458a      	cmp	sl, r1
 801d3c4:	f000 820a 	beq.w	801d7dc <_dtoa_r+0xf14>
 801d3c8:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 801d3cc:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 801d3d0:	e051      	b.n	801d476 <_dtoa_r+0xbae>
 801d3d2:	bf00      	nop
 801d3d4:	080216e8 	.word	0x080216e8
 801d3d8:	080217b0 	.word	0x080217b0
 801d3dc:	2100      	movs	r1, #0
 801d3de:	2000      	movs	r0, #0
 801d3e0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801d3e4:	f7fc f9f0 	bl	80197c8 <__aeabi_dsub>
 801d3e8:	4622      	mov	r2, r4
 801d3ea:	462b      	mov	r3, r5
 801d3ec:	f7fc fe12 	bl	801a014 <__aeabi_dcmplt>
 801d3f0:	2300      	movs	r3, #0
 801d3f2:	2200      	movs	r2, #0
 801d3f4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d3f8:	2800      	cmp	r0, #0
 801d3fa:	f040 8360 	bne.w	801dabe <_dtoa_r+0x11f6>
 801d3fe:	4620      	mov	r0, r4
 801d400:	4629      	mov	r1, r5
 801d402:	f7fc fb95 	bl	8019b30 <__aeabi_dmul>
 801d406:	2300      	movs	r3, #0
 801d408:	2200      	movs	r2, #0
 801d40a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d40e:	4604      	mov	r4, r0
 801d410:	460d      	mov	r5, r1
 801d412:	4630      	mov	r0, r6
 801d414:	4639      	mov	r1, r7
 801d416:	f7fc fb8b 	bl	8019b30 <__aeabi_dmul>
 801d41a:	460f      	mov	r7, r1
 801d41c:	4606      	mov	r6, r0
 801d41e:	f7fc fe21 	bl	801a064 <__aeabi_d2iz>
 801d422:	4680      	mov	r8, r0
 801d424:	f7fc fb1e 	bl	8019a64 <__aeabi_i2d>
 801d428:	4602      	mov	r2, r0
 801d42a:	460b      	mov	r3, r1
 801d42c:	4630      	mov	r0, r6
 801d42e:	4639      	mov	r1, r7
 801d430:	f7fc f9ca 	bl	80197c8 <__aeabi_dsub>
 801d434:	f108 0330 	add.w	r3, r8, #48	; 0x30
 801d438:	fa5f fb83 	uxtb.w	fp, r3
 801d43c:	f80a bb01 	strb.w	fp, [sl], #1
 801d440:	4622      	mov	r2, r4
 801d442:	462b      	mov	r3, r5
 801d444:	4606      	mov	r6, r0
 801d446:	460f      	mov	r7, r1
 801d448:	f7fc fde4 	bl	801a014 <__aeabi_dcmplt>
 801d44c:	46d0      	mov	r8, sl
 801d44e:	4632      	mov	r2, r6
 801d450:	463b      	mov	r3, r7
 801d452:	2800      	cmp	r0, #0
 801d454:	d140      	bne.n	801d4d8 <_dtoa_r+0xc10>
 801d456:	2100      	movs	r1, #0
 801d458:	2000      	movs	r0, #0
 801d45a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801d45e:	f7fc f9b3 	bl	80197c8 <__aeabi_dsub>
 801d462:	4622      	mov	r2, r4
 801d464:	462b      	mov	r3, r5
 801d466:	f7fc fdd5 	bl	801a014 <__aeabi_dcmplt>
 801d46a:	2800      	cmp	r0, #0
 801d46c:	f040 8327 	bne.w	801dabe <_dtoa_r+0x11f6>
 801d470:	45ca      	cmp	sl, r9
 801d472:	f000 81b1 	beq.w	801d7d8 <_dtoa_r+0xf10>
 801d476:	2300      	movs	r3, #0
 801d478:	4620      	mov	r0, r4
 801d47a:	4629      	mov	r1, r5
 801d47c:	2200      	movs	r2, #0
 801d47e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d482:	f7fc fb55 	bl	8019b30 <__aeabi_dmul>
 801d486:	2300      	movs	r3, #0
 801d488:	2200      	movs	r2, #0
 801d48a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d48e:	4604      	mov	r4, r0
 801d490:	460d      	mov	r5, r1
 801d492:	4630      	mov	r0, r6
 801d494:	4639      	mov	r1, r7
 801d496:	f7fc fb4b 	bl	8019b30 <__aeabi_dmul>
 801d49a:	460f      	mov	r7, r1
 801d49c:	4606      	mov	r6, r0
 801d49e:	f7fc fde1 	bl	801a064 <__aeabi_d2iz>
 801d4a2:	4683      	mov	fp, r0
 801d4a4:	f7fc fade 	bl	8019a64 <__aeabi_i2d>
 801d4a8:	4602      	mov	r2, r0
 801d4aa:	460b      	mov	r3, r1
 801d4ac:	4630      	mov	r0, r6
 801d4ae:	4639      	mov	r1, r7
 801d4b0:	f7fc f98a 	bl	80197c8 <__aeabi_dsub>
 801d4b4:	46d0      	mov	r8, sl
 801d4b6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 801d4ba:	fa5f fb82 	uxtb.w	fp, r2
 801d4be:	f808 bb01 	strb.w	fp, [r8], #1
 801d4c2:	4622      	mov	r2, r4
 801d4c4:	462b      	mov	r3, r5
 801d4c6:	4606      	mov	r6, r0
 801d4c8:	460f      	mov	r7, r1
 801d4ca:	f7fc fda3 	bl	801a014 <__aeabi_dcmplt>
 801d4ce:	46c2      	mov	sl, r8
 801d4d0:	4632      	mov	r2, r6
 801d4d2:	463b      	mov	r3, r7
 801d4d4:	2800      	cmp	r0, #0
 801d4d6:	d081      	beq.n	801d3dc <_dtoa_r+0xb14>
 801d4d8:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 801d4dc:	991b      	ldr	r1, [sp, #108]	; 0x6c
 801d4de:	9109      	str	r1, [sp, #36]	; 0x24
 801d4e0:	e40c      	b.n	801ccfc <_dtoa_r+0x434>
 801d4e2:	2000      	movs	r0, #0
 801d4e4:	900f      	str	r0, [sp, #60]	; 0x3c
 801d4e6:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 801d4ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 801d4ec:	eb0e 0200 	add.w	r2, lr, r0
 801d4f0:	1c54      	adds	r4, r2, #1
 801d4f2:	2c00      	cmp	r4, #0
 801d4f4:	9213      	str	r2, [sp, #76]	; 0x4c
 801d4f6:	940b      	str	r4, [sp, #44]	; 0x2c
 801d4f8:	f73f ae15 	bgt.w	801d126 <_dtoa_r+0x85e>
 801d4fc:	2100      	movs	r1, #0
 801d4fe:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 801d502:	e620      	b.n	801d146 <_dtoa_r+0x87e>
 801d504:	2101      	movs	r1, #1
 801d506:	910f      	str	r1, [sp, #60]	; 0x3c
 801d508:	e7ed      	b.n	801d4e6 <_dtoa_r+0xc1e>
 801d50a:	2200      	movs	r2, #0
 801d50c:	920f      	str	r2, [sp, #60]	; 0x3c
 801d50e:	e603      	b.n	801d118 <_dtoa_r+0x850>
 801d510:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801d512:	2c00      	cmp	r4, #0
 801d514:	f73f ab02 	bgt.w	801cb1c <_dtoa_r+0x254>
 801d518:	f040 82ee 	bne.w	801daf8 <_dtoa_r+0x1230>
 801d51c:	2300      	movs	r3, #0
 801d51e:	2200      	movs	r2, #0
 801d520:	f2c4 0314 	movt	r3, #16404	; 0x4014
 801d524:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801d528:	f7fc fb02 	bl	8019b30 <__aeabi_dmul>
 801d52c:	4652      	mov	r2, sl
 801d52e:	465b      	mov	r3, fp
 801d530:	f7fc fd84 	bl	801a03c <__aeabi_dcmpge>
 801d534:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801d536:	970d      	str	r7, [sp, #52]	; 0x34
 801d538:	2800      	cmp	r0, #0
 801d53a:	f000 80b6 	beq.w	801d6aa <_dtoa_r+0xde2>
 801d53e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 801d540:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801d544:	43c1      	mvns	r1, r0
 801d546:	9109      	str	r1, [sp, #36]	; 0x24
 801d548:	4648      	mov	r0, r9
 801d54a:	4639      	mov	r1, r7
 801d54c:	f000 fd10 	bl	801df70 <_Bfree>
 801d550:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801d552:	2c00      	cmp	r4, #0
 801d554:	f43f abd2 	beq.w	801ccfc <_dtoa_r+0x434>
 801d558:	4648      	mov	r0, r9
 801d55a:	990d      	ldr	r1, [sp, #52]	; 0x34
 801d55c:	f000 fd08 	bl	801df70 <_Bfree>
 801d560:	f7ff bbcc 	b.w	801ccfc <_dtoa_r+0x434>
 801d564:	4648      	mov	r0, r9
 801d566:	990c      	ldr	r1, [sp, #48]	; 0x30
 801d568:	f000 ffe6 	bl	801e538 <__pow5mult>
 801d56c:	900c      	str	r0, [sp, #48]	; 0x30
 801d56e:	e454      	b.n	801ce1a <_dtoa_r+0x552>
 801d570:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801d572:	2a00      	cmp	r2, #0
 801d574:	f000 824c 	beq.w	801da10 <_dtoa_r+0x1148>
 801d578:	f201 4733 	addw	r7, r1, #1075	; 0x433
 801d57c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801d57e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 801d580:	e411      	b.n	801cda6 <_dtoa_r+0x4de>
 801d582:	4611      	mov	r1, r2
 801d584:	4650      	mov	r0, sl
 801d586:	f8cd c00c 	str.w	ip, [sp, #12]
 801d58a:	9204      	str	r2, [sp, #16]
 801d58c:	f001 f8e2 	bl	801e754 <__mcmp>
 801d590:	9a04      	ldr	r2, [sp, #16]
 801d592:	4603      	mov	r3, r0
 801d594:	4611      	mov	r1, r2
 801d596:	4648      	mov	r0, r9
 801d598:	9304      	str	r3, [sp, #16]
 801d59a:	f000 fce9 	bl	801df70 <_Bfree>
 801d59e:	9b04      	ldr	r3, [sp, #16]
 801d5a0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 801d5a4:	2b00      	cmp	r3, #0
 801d5a6:	f47f ad6d 	bne.w	801d084 <_dtoa_r+0x7bc>
 801d5aa:	9828      	ldr	r0, [sp, #160]	; 0xa0
 801d5ac:	2800      	cmp	r0, #0
 801d5ae:	f47f ad69 	bne.w	801d084 <_dtoa_r+0x7bc>
 801d5b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801d5b4:	2900      	cmp	r1, #0
 801d5b6:	f47f ad65 	bne.w	801d084 <_dtoa_r+0x7bc>
 801d5ba:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 801d5be:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801d5c2:	46da      	mov	sl, fp
 801d5c4:	46e3      	mov	fp, ip
 801d5c6:	f000 80f1 	beq.w	801d7ac <_dtoa_r+0xee4>
 801d5ca:	f1ba 0f00 	cmp.w	sl, #0
 801d5ce:	dd01      	ble.n	801d5d4 <_dtoa_r+0xd0c>
 801d5d0:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 801d5d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d5d8:	960d      	str	r6, [sp, #52]	; 0x34
 801d5da:	f808 bb01 	strb.w	fp, [r8], #1
 801d5de:	e4cb      	b.n	801cf78 <_dtoa_r+0x6b0>
 801d5e0:	4629      	mov	r1, r5
 801d5e2:	4648      	mov	r0, r9
 801d5e4:	220a      	movs	r2, #10
 801d5e6:	2300      	movs	r3, #0
 801d5e8:	f000 fccc 	bl	801df84 <__multadd>
 801d5ec:	3401      	adds	r4, #1
 801d5ee:	4605      	mov	r5, r0
 801d5f0:	4606      	mov	r6, r0
 801d5f2:	e526      	b.n	801d042 <_dtoa_r+0x77a>
 801d5f4:	4639      	mov	r1, r7
 801d5f6:	980c      	ldr	r0, [sp, #48]	; 0x30
 801d5f8:	f7fe fff0 	bl	801c5dc <quorem>
 801d5fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d5fe:	9905      	ldr	r1, [sp, #20]
 801d600:	2501      	movs	r5, #1
 801d602:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 801d606:	42ab      	cmp	r3, r5
 801d608:	f881 b000 	strb.w	fp, [r1]
 801d60c:	f77f ac78 	ble.w	801cf00 <_dtoa_r+0x638>
 801d610:	4648      	mov	r0, r9
 801d612:	990c      	ldr	r1, [sp, #48]	; 0x30
 801d614:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d616:	220a      	movs	r2, #10
 801d618:	f000 fcb4 	bl	801df84 <__multadd>
 801d61c:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 801d620:	900c      	str	r0, [sp, #48]	; 0x30
 801d622:	4606      	mov	r6, r0
 801d624:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801d628:	e45a      	b.n	801cee0 <_dtoa_r+0x618>
 801d62a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d62c:	9c05      	ldr	r4, [sp, #20]
 801d62e:	1c59      	adds	r1, r3, #1
 801d630:	2031      	movs	r0, #49	; 0x31
 801d632:	9109      	str	r1, [sp, #36]	; 0x24
 801d634:	7020      	strb	r0, [r4, #0]
 801d636:	e49f      	b.n	801cf78 <_dtoa_r+0x6b0>
 801d638:	980c      	ldr	r0, [sp, #48]	; 0x30
 801d63a:	4639      	mov	r1, r7
 801d63c:	f001 f88a 	bl	801e754 <__mcmp>
 801d640:	2800      	cmp	r0, #0
 801d642:	f6bf ac2a 	bge.w	801ce9a <_dtoa_r+0x5d2>
 801d646:	4648      	mov	r0, r9
 801d648:	990c      	ldr	r1, [sp, #48]	; 0x30
 801d64a:	220a      	movs	r2, #10
 801d64c:	2300      	movs	r3, #0
 801d64e:	f000 fc99 	bl	801df84 <__multadd>
 801d652:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 801d656:	900c      	str	r0, [sp, #48]	; 0x30
 801d658:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801d65a:	f108 3cff 	add.w	ip, r8, #4294967295
 801d65e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 801d662:	2800      	cmp	r0, #0
 801d664:	f040 823d 	bne.w	801dae2 <_dtoa_r+0x121a>
 801d668:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801d66a:	910b      	str	r1, [sp, #44]	; 0x2c
 801d66c:	e415      	b.n	801ce9a <_dtoa_r+0x5d2>
 801d66e:	6938      	ldr	r0, [r7, #16]
 801d670:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 801d674:	6910      	ldr	r0, [r2, #16]
 801d676:	f000 fda1 	bl	801e1bc <__hi0bits>
 801d67a:	f1c0 0320 	rsb	r3, r0, #32
 801d67e:	f7ff bbe4 	b.w	801ce4a <_dtoa_r+0x582>
 801d682:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801d684:	2a02      	cmp	r2, #2
 801d686:	f77f ac0c 	ble.w	801cea2 <_dtoa_r+0x5da>
 801d68a:	2b00      	cmp	r3, #0
 801d68c:	f47f af57 	bne.w	801d53e <_dtoa_r+0xc76>
 801d690:	4639      	mov	r1, r7
 801d692:	2205      	movs	r2, #5
 801d694:	4648      	mov	r0, r9
 801d696:	f000 fc75 	bl	801df84 <__multadd>
 801d69a:	4607      	mov	r7, r0
 801d69c:	4639      	mov	r1, r7
 801d69e:	980c      	ldr	r0, [sp, #48]	; 0x30
 801d6a0:	f001 f858 	bl	801e754 <__mcmp>
 801d6a4:	2800      	cmp	r0, #0
 801d6a6:	f77f af4a 	ble.w	801d53e <_dtoa_r+0xc76>
 801d6aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d6ac:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801d6b0:	2531      	movs	r5, #49	; 0x31
 801d6b2:	1c53      	adds	r3, r2, #1
 801d6b4:	f808 5b01 	strb.w	r5, [r8], #1
 801d6b8:	9309      	str	r3, [sp, #36]	; 0x24
 801d6ba:	e745      	b.n	801d548 <_dtoa_r+0xc80>
 801d6bc:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 801d6c0:	f108 31ff 	add.w	r1, r8, #4294967295
 801d6c4:	f47f ab16 	bne.w	801ccf4 <_dtoa_r+0x42c>
 801d6c8:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 801d6cc:	9c05      	ldr	r4, [sp, #20]
 801d6ce:	4688      	mov	r8, r1
 801d6d0:	f7ff baf8 	b.w	801ccc4 <_dtoa_r+0x3fc>
 801d6d4:	4638      	mov	r0, r7
 801d6d6:	f7fc f9c5 	bl	8019a64 <__aeabi_i2d>
 801d6da:	4602      	mov	r2, r0
 801d6dc:	460b      	mov	r3, r1
 801d6de:	4650      	mov	r0, sl
 801d6e0:	4659      	mov	r1, fp
 801d6e2:	f7fc fa25 	bl	8019b30 <__aeabi_dmul>
 801d6e6:	2300      	movs	r3, #0
 801d6e8:	2200      	movs	r2, #0
 801d6ea:	f2c4 031c 	movt	r3, #16412	; 0x401c
 801d6ee:	f7fc f86d 	bl	80197cc <__adddf3>
 801d6f2:	4604      	mov	r4, r0
 801d6f4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 801d6f8:	2300      	movs	r3, #0
 801d6fa:	2200      	movs	r2, #0
 801d6fc:	f2c4 0314 	movt	r3, #16404	; 0x4014
 801d700:	4650      	mov	r0, sl
 801d702:	4659      	mov	r1, fp
 801d704:	f7fc f860 	bl	80197c8 <__aeabi_dsub>
 801d708:	4622      	mov	r2, r4
 801d70a:	462b      	mov	r3, r5
 801d70c:	4682      	mov	sl, r0
 801d70e:	468b      	mov	fp, r1
 801d710:	f7fc fc9e 	bl	801a050 <__aeabi_dcmpgt>
 801d714:	4607      	mov	r7, r0
 801d716:	2800      	cmp	r0, #0
 801d718:	f040 80b5 	bne.w	801d886 <_dtoa_r+0xfbe>
 801d71c:	4622      	mov	r2, r4
 801d71e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 801d722:	4650      	mov	r0, sl
 801d724:	4659      	mov	r1, fp
 801d726:	f7fc fc75 	bl	801a014 <__aeabi_dcmplt>
 801d72a:	2800      	cmp	r0, #0
 801d72c:	d056      	beq.n	801d7dc <_dtoa_r+0xf14>
 801d72e:	970d      	str	r7, [sp, #52]	; 0x34
 801d730:	e705      	b.n	801d53e <_dtoa_r+0xc76>
 801d732:	4648      	mov	r0, r9
 801d734:	990c      	ldr	r1, [sp, #48]	; 0x30
 801d736:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801d738:	f000 fefe 	bl	801e538 <__pow5mult>
 801d73c:	900c      	str	r0, [sp, #48]	; 0x30
 801d73e:	f7ff bb6c 	b.w	801ce1a <_dtoa_r+0x552>
 801d742:	9c05      	ldr	r4, [sp, #20]
 801d744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d746:	2130      	movs	r1, #48	; 0x30
 801d748:	7021      	strb	r1, [r4, #0]
 801d74a:	4621      	mov	r1, r4
 801d74c:	1c58      	adds	r0, r3, #1
 801d74e:	2231      	movs	r2, #49	; 0x31
 801d750:	9009      	str	r0, [sp, #36]	; 0x24
 801d752:	700a      	strb	r2, [r1, #0]
 801d754:	f7ff bad2 	b.w	801ccfc <_dtoa_r+0x434>
 801d758:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801d75a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d75c:	9110      	str	r1, [sp, #64]	; 0x40
 801d75e:	1bcd      	subs	r5, r1, r7
 801d760:	195c      	adds	r4, r3, r5
 801d762:	9411      	str	r4, [sp, #68]	; 0x44
 801d764:	2500      	movs	r5, #0
 801d766:	f7ff bb18 	b.w	801cd9a <_dtoa_r+0x4d2>
 801d76a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 801d76e:	2702      	movs	r7, #2
 801d770:	e512      	b.n	801d198 <_dtoa_r+0x8d0>
 801d772:	2401      	movs	r4, #1
 801d774:	9413      	str	r4, [sp, #76]	; 0x4c
 801d776:	940b      	str	r4, [sp, #44]	; 0x2c
 801d778:	9429      	str	r4, [sp, #164]	; 0xa4
 801d77a:	e6bf      	b.n	801d4fc <_dtoa_r+0xc34>
 801d77c:	2b00      	cmp	r3, #0
 801d77e:	46e3      	mov	fp, ip
 801d780:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801d784:	4664      	mov	r4, ip
 801d786:	f77f af25 	ble.w	801d5d4 <_dtoa_r+0xd0c>
 801d78a:	2201      	movs	r2, #1
 801d78c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801d78e:	4648      	mov	r0, r9
 801d790:	f000 ff1c 	bl	801e5cc <__lshift>
 801d794:	4639      	mov	r1, r7
 801d796:	900c      	str	r0, [sp, #48]	; 0x30
 801d798:	f000 ffdc 	bl	801e754 <__mcmp>
 801d79c:	2800      	cmp	r0, #0
 801d79e:	f340 8199 	ble.w	801dad4 <_dtoa_r+0x120c>
 801d7a2:	2c39      	cmp	r4, #57	; 0x39
 801d7a4:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 801d7a8:	f47f af14 	bne.w	801d5d4 <_dtoa_r+0xd0c>
 801d7ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d7b0:	960d      	str	r6, [sp, #52]	; 0x34
 801d7b2:	2239      	movs	r2, #57	; 0x39
 801d7b4:	f808 2b01 	strb.w	r2, [r8], #1
 801d7b8:	f7ff bbb9 	b.w	801cf2e <_dtoa_r+0x666>
 801d7bc:	d103      	bne.n	801d7c6 <_dtoa_r+0xefe>
 801d7be:	f01b 0f01 	tst.w	fp, #1
 801d7c2:	f47f abb2 	bne.w	801cf2a <_dtoa_r+0x662>
 801d7c6:	4641      	mov	r1, r8
 801d7c8:	4688      	mov	r8, r1
 801d7ca:	3901      	subs	r1, #1
 801d7cc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801d7d0:	2a30      	cmp	r2, #48	; 0x30
 801d7d2:	d0f9      	beq.n	801d7c8 <_dtoa_r+0xf00>
 801d7d4:	f7ff bbd0 	b.w	801cf78 <_dtoa_r+0x6b0>
 801d7d8:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 801d7dc:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 801d7e0:	f7ff b989 	b.w	801caf6 <_dtoa_r+0x22e>
 801d7e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801d7e6:	426c      	negs	r4, r5
 801d7e8:	2c00      	cmp	r4, #0
 801d7ea:	f000 811b 	beq.w	801da24 <_dtoa_r+0x115c>
 801d7ee:	4bb7      	ldr	r3, [pc, #732]	; (801dacc <_dtoa_r+0x1204>)
 801d7f0:	f004 010f 	and.w	r1, r4, #15
 801d7f4:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 801d7f8:	e9d2 2300 	ldrd	r2, r3, [r2]
 801d7fc:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 801d800:	f7fc f996 	bl	8019b30 <__aeabi_dmul>
 801d804:	1124      	asrs	r4, r4, #4
 801d806:	4682      	mov	sl, r0
 801d808:	468b      	mov	fp, r1
 801d80a:	f000 8177 	beq.w	801dafc <_dtoa_r+0x1234>
 801d80e:	4db0      	ldr	r5, [pc, #704]	; (801dad0 <_dtoa_r+0x1208>)
 801d810:	2702      	movs	r7, #2
 801d812:	07e3      	lsls	r3, r4, #31
 801d814:	d504      	bpl.n	801d820 <_dtoa_r+0xf58>
 801d816:	e9d5 2300 	ldrd	r2, r3, [r5]
 801d81a:	f7fc f989 	bl	8019b30 <__aeabi_dmul>
 801d81e:	3701      	adds	r7, #1
 801d820:	3508      	adds	r5, #8
 801d822:	1064      	asrs	r4, r4, #1
 801d824:	d1f5      	bne.n	801d812 <_dtoa_r+0xf4a>
 801d826:	4682      	mov	sl, r0
 801d828:	468b      	mov	fp, r1
 801d82a:	e4cf      	b.n	801d1cc <_dtoa_r+0x904>
 801d82c:	980d      	ldr	r0, [sp, #52]	; 0x34
 801d82e:	6841      	ldr	r1, [r0, #4]
 801d830:	4648      	mov	r0, r9
 801d832:	f000 fb77 	bl	801df24 <_Balloc>
 801d836:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801d838:	6929      	ldr	r1, [r5, #16]
 801d83a:	1c8b      	adds	r3, r1, #2
 801d83c:	4629      	mov	r1, r5
 801d83e:	009a      	lsls	r2, r3, #2
 801d840:	4604      	mov	r4, r0
 801d842:	310c      	adds	r1, #12
 801d844:	f100 000c 	add.w	r0, r0, #12
 801d848:	f7fc ff92 	bl	801a770 <memcpy>
 801d84c:	4648      	mov	r0, r9
 801d84e:	4621      	mov	r1, r4
 801d850:	2201      	movs	r2, #1
 801d852:	f000 febb 	bl	801e5cc <__lshift>
 801d856:	4606      	mov	r6, r0
 801d858:	f7ff bbe7 	b.w	801d02a <_dtoa_r+0x762>
 801d85c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 801d860:	46e3      	mov	fp, ip
 801d862:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801d866:	d0a1      	beq.n	801d7ac <_dtoa_r+0xee4>
 801d868:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d86c:	960d      	str	r6, [sp, #52]	; 0x34
 801d86e:	f10c 0e01 	add.w	lr, ip, #1
 801d872:	f808 eb01 	strb.w	lr, [r8], #1
 801d876:	f7ff bb7f 	b.w	801cf78 <_dtoa_r+0x6b0>
 801d87a:	46e3      	mov	fp, ip
 801d87c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801d880:	960d      	str	r6, [sp, #52]	; 0x34
 801d882:	f7ff bb46 	b.w	801cf12 <_dtoa_r+0x64a>
 801d886:	2700      	movs	r7, #0
 801d888:	970d      	str	r7, [sp, #52]	; 0x34
 801d88a:	e70e      	b.n	801d6aa <_dtoa_r+0xde2>
 801d88c:	4b8f      	ldr	r3, [pc, #572]	; (801dacc <_dtoa_r+0x1204>)
 801d88e:	f106 38ff 	add.w	r8, r6, #4294967295
 801d892:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 801d896:	4622      	mov	r2, r4
 801d898:	462b      	mov	r3, r5
 801d89a:	e9d0 0100 	ldrd	r0, r1, [r0]
 801d89e:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801d8a2:	f7fc f945 	bl	8019b30 <__aeabi_dmul>
 801d8a6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 801d8aa:	4659      	mov	r1, fp
 801d8ac:	4650      	mov	r0, sl
 801d8ae:	f7fc fbd9 	bl	801a064 <__aeabi_d2iz>
 801d8b2:	4604      	mov	r4, r0
 801d8b4:	f7fc f8d6 	bl	8019a64 <__aeabi_i2d>
 801d8b8:	4602      	mov	r2, r0
 801d8ba:	460b      	mov	r3, r1
 801d8bc:	4650      	mov	r0, sl
 801d8be:	4659      	mov	r1, fp
 801d8c0:	f7fb ff82 	bl	80197c8 <__aeabi_dsub>
 801d8c4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801d8c8:	3430      	adds	r4, #48	; 0x30
 801d8ca:	2e01      	cmp	r6, #1
 801d8cc:	4682      	mov	sl, r0
 801d8ce:	468b      	mov	fp, r1
 801d8d0:	f808 4b01 	strb.w	r4, [r8], #1
 801d8d4:	f000 8081 	beq.w	801d9da <_dtoa_r+0x1112>
 801d8d8:	9f05      	ldr	r7, [sp, #20]
 801d8da:	2300      	movs	r3, #0
 801d8dc:	1e7d      	subs	r5, r7, #1
 801d8de:	eb05 0a06 	add.w	sl, r5, r6
 801d8e2:	2200      	movs	r2, #0
 801d8e4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d8e8:	f8cd a00c 	str.w	sl, [sp, #12]
 801d8ec:	f7fc f920 	bl	8019b30 <__aeabi_dmul>
 801d8f0:	43fe      	mvns	r6, r7
 801d8f2:	eb06 040a 	add.w	r4, r6, sl
 801d8f6:	460f      	mov	r7, r1
 801d8f8:	4606      	mov	r6, r0
 801d8fa:	f7fc fbb3 	bl	801a064 <__aeabi_d2iz>
 801d8fe:	f004 0501 	and.w	r5, r4, #1
 801d902:	4604      	mov	r4, r0
 801d904:	f7fc f8ae 	bl	8019a64 <__aeabi_i2d>
 801d908:	4602      	mov	r2, r0
 801d90a:	460b      	mov	r3, r1
 801d90c:	4630      	mov	r0, r6
 801d90e:	4639      	mov	r1, r7
 801d910:	f7fb ff5a 	bl	80197c8 <__aeabi_dsub>
 801d914:	f8dd c014 	ldr.w	ip, [sp, #20]
 801d918:	3430      	adds	r4, #48	; 0x30
 801d91a:	f88c 4001 	strb.w	r4, [ip, #1]
 801d91e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 801d922:	45e0      	cmp	r8, ip
 801d924:	4682      	mov	sl, r0
 801d926:	468b      	mov	fp, r1
 801d928:	4647      	mov	r7, r8
 801d92a:	d054      	beq.n	801d9d6 <_dtoa_r+0x110e>
 801d92c:	b1f5      	cbz	r5, 801d96c <_dtoa_r+0x10a4>
 801d92e:	2300      	movs	r3, #0
 801d930:	2200      	movs	r2, #0
 801d932:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d936:	f8cd c00c 	str.w	ip, [sp, #12]
 801d93a:	f7fc f8f9 	bl	8019b30 <__aeabi_dmul>
 801d93e:	468b      	mov	fp, r1
 801d940:	4682      	mov	sl, r0
 801d942:	f7fc fb8f 	bl	801a064 <__aeabi_d2iz>
 801d946:	4605      	mov	r5, r0
 801d948:	f7fc f88c 	bl	8019a64 <__aeabi_i2d>
 801d94c:	4647      	mov	r7, r8
 801d94e:	4602      	mov	r2, r0
 801d950:	460b      	mov	r3, r1
 801d952:	4650      	mov	r0, sl
 801d954:	4659      	mov	r1, fp
 801d956:	3530      	adds	r5, #48	; 0x30
 801d958:	f7fb ff36 	bl	80197c8 <__aeabi_dsub>
 801d95c:	f807 5f01 	strb.w	r5, [r7, #1]!
 801d960:	f8dd c00c 	ldr.w	ip, [sp, #12]
 801d964:	4567      	cmp	r7, ip
 801d966:	4682      	mov	sl, r0
 801d968:	468b      	mov	fp, r1
 801d96a:	d034      	beq.n	801d9d6 <_dtoa_r+0x110e>
 801d96c:	4650      	mov	r0, sl
 801d96e:	4659      	mov	r1, fp
 801d970:	4666      	mov	r6, ip
 801d972:	2300      	movs	r3, #0
 801d974:	2200      	movs	r2, #0
 801d976:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d97a:	f7fc f8d9 	bl	8019b30 <__aeabi_dmul>
 801d97e:	460d      	mov	r5, r1
 801d980:	4604      	mov	r4, r0
 801d982:	f7fc fb6f 	bl	801a064 <__aeabi_d2iz>
 801d986:	4682      	mov	sl, r0
 801d988:	f7fc f86c 	bl	8019a64 <__aeabi_i2d>
 801d98c:	4602      	mov	r2, r0
 801d98e:	460b      	mov	r3, r1
 801d990:	4620      	mov	r0, r4
 801d992:	4629      	mov	r1, r5
 801d994:	f7fb ff18 	bl	80197c8 <__aeabi_dsub>
 801d998:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 801d99c:	2300      	movs	r3, #0
 801d99e:	2200      	movs	r2, #0
 801d9a0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801d9a4:	f807 4f01 	strb.w	r4, [r7, #1]!
 801d9a8:	f7fc f8c2 	bl	8019b30 <__aeabi_dmul>
 801d9ac:	460d      	mov	r5, r1
 801d9ae:	4604      	mov	r4, r0
 801d9b0:	f7fc fb58 	bl	801a064 <__aeabi_d2iz>
 801d9b4:	4683      	mov	fp, r0
 801d9b6:	f7fc f855 	bl	8019a64 <__aeabi_i2d>
 801d9ba:	4602      	mov	r2, r0
 801d9bc:	460b      	mov	r3, r1
 801d9be:	4620      	mov	r0, r4
 801d9c0:	4629      	mov	r1, r5
 801d9c2:	f7fb ff01 	bl	80197c8 <__aeabi_dsub>
 801d9c6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 801d9ca:	f807 2f01 	strb.w	r2, [r7, #1]!
 801d9ce:	42b7      	cmp	r7, r6
 801d9d0:	d1cf      	bne.n	801d972 <_dtoa_r+0x10aa>
 801d9d2:	4682      	mov	sl, r0
 801d9d4:	468b      	mov	fp, r1
 801d9d6:	991a      	ldr	r1, [sp, #104]	; 0x68
 801d9d8:	4488      	add	r8, r1
 801d9da:	2300      	movs	r3, #0
 801d9dc:	2200      	movs	r2, #0
 801d9de:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 801d9e2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 801d9e6:	f7fb fef1 	bl	80197cc <__adddf3>
 801d9ea:	4652      	mov	r2, sl
 801d9ec:	465b      	mov	r3, fp
 801d9ee:	f7fc fb11 	bl	801a014 <__aeabi_dcmplt>
 801d9f2:	2800      	cmp	r0, #0
 801d9f4:	d048      	beq.n	801da88 <_dtoa_r+0x11c0>
 801d9f6:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 801d9f8:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 801d9fc:	9409      	str	r4, [sp, #36]	; 0x24
 801d9fe:	f7ff b959 	b.w	801ccb4 <_dtoa_r+0x3ec>
 801da02:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 801da06:	2700      	movs	r7, #0
 801da08:	ebc0 040c 	rsb	r4, r0, ip
 801da0c:	f7ff b9cb 	b.w	801cda6 <_dtoa_r+0x4de>
 801da10:	991c      	ldr	r1, [sp, #112]	; 0x70
 801da12:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801da14:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 801da16:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 801da1a:	f7ff b9c4 	b.w	801cda6 <_dtoa_r+0x4de>
 801da1e:	4655      	mov	r5, sl
 801da20:	f7ff ba0e 	b.w	801ce40 <_dtoa_r+0x578>
 801da24:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 801da28:	2702      	movs	r7, #2
 801da2a:	f7ff bbcf 	b.w	801d1cc <_dtoa_r+0x904>
 801da2e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801da30:	2d00      	cmp	r5, #0
 801da32:	f43f ae4f 	beq.w	801d6d4 <_dtoa_r+0xe0c>
 801da36:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801da38:	2a00      	cmp	r2, #0
 801da3a:	f77f aecf 	ble.w	801d7dc <_dtoa_r+0xf14>
 801da3e:	2300      	movs	r3, #0
 801da40:	2200      	movs	r2, #0
 801da42:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801da46:	4650      	mov	r0, sl
 801da48:	4659      	mov	r1, fp
 801da4a:	f7fc f871 	bl	8019b30 <__aeabi_dmul>
 801da4e:	4682      	mov	sl, r0
 801da50:	1c78      	adds	r0, r7, #1
 801da52:	468b      	mov	fp, r1
 801da54:	f7fc f806 	bl	8019a64 <__aeabi_i2d>
 801da58:	4602      	mov	r2, r0
 801da5a:	460b      	mov	r3, r1
 801da5c:	4650      	mov	r0, sl
 801da5e:	4659      	mov	r1, fp
 801da60:	f7fc f866 	bl	8019b30 <__aeabi_dmul>
 801da64:	2300      	movs	r3, #0
 801da66:	2200      	movs	r2, #0
 801da68:	f2c4 031c 	movt	r3, #16412	; 0x401c
 801da6c:	f7fb feae 	bl	80197cc <__adddf3>
 801da70:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 801da74:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 801da76:	f10c 3eff 	add.w	lr, ip, #4294967295
 801da7a:	4604      	mov	r4, r0
 801da7c:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 801da80:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 801da84:	f7ff bbc6 	b.w	801d214 <_dtoa_r+0x94c>
 801da88:	2100      	movs	r1, #0
 801da8a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801da8e:	2000      	movs	r0, #0
 801da90:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 801da94:	f7fb fe98 	bl	80197c8 <__aeabi_dsub>
 801da98:	4652      	mov	r2, sl
 801da9a:	465b      	mov	r3, fp
 801da9c:	f7fc fad8 	bl	801a050 <__aeabi_dcmpgt>
 801daa0:	2800      	cmp	r0, #0
 801daa2:	f43f ae9b 	beq.w	801d7dc <_dtoa_r+0xf14>
 801daa6:	4643      	mov	r3, r8
 801daa8:	4698      	mov	r8, r3
 801daaa:	f103 33ff 	add.w	r3, r3, #4294967295
 801daae:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 801dab2:	2830      	cmp	r0, #48	; 0x30
 801dab4:	d0f8      	beq.n	801daa8 <_dtoa_r+0x11e0>
 801dab6:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 801dab8:	9409      	str	r4, [sp, #36]	; 0x24
 801daba:	f7ff b91f 	b.w	801ccfc <_dtoa_r+0x434>
 801dabe:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 801dac2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801dac4:	9009      	str	r0, [sp, #36]	; 0x24
 801dac6:	f7ff b8f5 	b.w	801ccb4 <_dtoa_r+0x3ec>
 801daca:	bf00      	nop
 801dacc:	080216e8 	.word	0x080216e8
 801dad0:	080217b0 	.word	0x080217b0
 801dad4:	f47f ad7e 	bne.w	801d5d4 <_dtoa_r+0xd0c>
 801dad8:	f01b 0f01 	tst.w	fp, #1
 801dadc:	f43f ad7a 	beq.w	801d5d4 <_dtoa_r+0xd0c>
 801dae0:	e65f      	b.n	801d7a2 <_dtoa_r+0xeda>
 801dae2:	2300      	movs	r3, #0
 801dae4:	4648      	mov	r0, r9
 801dae6:	990d      	ldr	r1, [sp, #52]	; 0x34
 801dae8:	220a      	movs	r2, #10
 801daea:	f000 fa4b 	bl	801df84 <__multadd>
 801daee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801daf0:	900d      	str	r0, [sp, #52]	; 0x34
 801daf2:	930b      	str	r3, [sp, #44]	; 0x2c
 801daf4:	f7ff b9d1 	b.w	801ce9a <_dtoa_r+0x5d2>
 801daf8:	2700      	movs	r7, #0
 801dafa:	e618      	b.n	801d72e <_dtoa_r+0xe66>
 801dafc:	2702      	movs	r7, #2
 801dafe:	f7ff bb65 	b.w	801d1cc <_dtoa_r+0x904>
 801db02:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801db04:	9209      	str	r2, [sp, #36]	; 0x24
 801db06:	f7ff b8d5 	b.w	801ccb4 <_dtoa_r+0x3ec>
 801db0a:	2501      	movs	r5, #1
 801db0c:	f7fe bfba 	b.w	801ca84 <_dtoa_r+0x1bc>
 801db10:	f43f a9ae 	beq.w	801ce70 <_dtoa_r+0x5a8>
 801db14:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 801db18:	f7ff ba66 	b.w	801cfe8 <_dtoa_r+0x720>
 801db1c:	f3af 8000 	nop.w

0801db20 <_malloc_trim_r>:
 801db20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db22:	4d22      	ldr	r5, [pc, #136]	; (801dbac <_malloc_trim_r+0x8c>)
 801db24:	460f      	mov	r7, r1
 801db26:	4604      	mov	r4, r0
 801db28:	f7fc ff5a 	bl	801a9e0 <__malloc_lock>
 801db2c:	68ab      	ldr	r3, [r5, #8]
 801db2e:	685e      	ldr	r6, [r3, #4]
 801db30:	f026 0603 	bic.w	r6, r6, #3
 801db34:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 801db38:	1bc1      	subs	r1, r0, r7
 801db3a:	0b0a      	lsrs	r2, r1, #12
 801db3c:	1e57      	subs	r7, r2, #1
 801db3e:	033f      	lsls	r7, r7, #12
 801db40:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 801db44:	db07      	blt.n	801db56 <_malloc_trim_r+0x36>
 801db46:	2100      	movs	r1, #0
 801db48:	4620      	mov	r0, r4
 801db4a:	f7fc ff4d 	bl	801a9e8 <_sbrk_r>
 801db4e:	68ab      	ldr	r3, [r5, #8]
 801db50:	1999      	adds	r1, r3, r6
 801db52:	4288      	cmp	r0, r1
 801db54:	d004      	beq.n	801db60 <_malloc_trim_r+0x40>
 801db56:	4620      	mov	r0, r4
 801db58:	f7fc ff44 	bl	801a9e4 <__malloc_unlock>
 801db5c:	2000      	movs	r0, #0
 801db5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801db60:	4279      	negs	r1, r7
 801db62:	4620      	mov	r0, r4
 801db64:	f7fc ff40 	bl	801a9e8 <_sbrk_r>
 801db68:	3001      	adds	r0, #1
 801db6a:	d00d      	beq.n	801db88 <_malloc_trim_r+0x68>
 801db6c:	4b10      	ldr	r3, [pc, #64]	; (801dbb0 <_malloc_trim_r+0x90>)
 801db6e:	68a8      	ldr	r0, [r5, #8]
 801db70:	681a      	ldr	r2, [r3, #0]
 801db72:	1bf6      	subs	r6, r6, r7
 801db74:	f046 0601 	orr.w	r6, r6, #1
 801db78:	1bd7      	subs	r7, r2, r7
 801db7a:	6046      	str	r6, [r0, #4]
 801db7c:	4620      	mov	r0, r4
 801db7e:	601f      	str	r7, [r3, #0]
 801db80:	f7fc ff30 	bl	801a9e4 <__malloc_unlock>
 801db84:	2001      	movs	r0, #1
 801db86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801db88:	2100      	movs	r1, #0
 801db8a:	4620      	mov	r0, r4
 801db8c:	f7fc ff2c 	bl	801a9e8 <_sbrk_r>
 801db90:	68ab      	ldr	r3, [r5, #8]
 801db92:	1ac2      	subs	r2, r0, r3
 801db94:	2a0f      	cmp	r2, #15
 801db96:	ddde      	ble.n	801db56 <_malloc_trim_r+0x36>
 801db98:	4906      	ldr	r1, [pc, #24]	; (801dbb4 <_malloc_trim_r+0x94>)
 801db9a:	6809      	ldr	r1, [r1, #0]
 801db9c:	1a40      	subs	r0, r0, r1
 801db9e:	4904      	ldr	r1, [pc, #16]	; (801dbb0 <_malloc_trim_r+0x90>)
 801dba0:	f042 0201 	orr.w	r2, r2, #1
 801dba4:	6008      	str	r0, [r1, #0]
 801dba6:	605a      	str	r2, [r3, #4]
 801dba8:	e7d5      	b.n	801db56 <_malloc_trim_r+0x36>
 801dbaa:	bf00      	nop
 801dbac:	200004fc 	.word	0x200004fc
 801dbb0:	20000d98 	.word	0x20000d98
 801dbb4:	20000908 	.word	0x20000908

0801dbb8 <_free_r>:
 801dbb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dbbc:	460d      	mov	r5, r1
 801dbbe:	4606      	mov	r6, r0
 801dbc0:	2900      	cmp	r1, #0
 801dbc2:	d055      	beq.n	801dc70 <_free_r+0xb8>
 801dbc4:	f7fc ff0c 	bl	801a9e0 <__malloc_lock>
 801dbc8:	f855 1c04 	ldr.w	r1, [r5, #-4]
 801dbcc:	f8df c16c 	ldr.w	ip, [pc, #364]	; 801dd3c <_free_r+0x184>
 801dbd0:	f1a5 0408 	sub.w	r4, r5, #8
 801dbd4:	f021 0301 	bic.w	r3, r1, #1
 801dbd8:	18e2      	adds	r2, r4, r3
 801dbda:	f8dc 0008 	ldr.w	r0, [ip, #8]
 801dbde:	6857      	ldr	r7, [r2, #4]
 801dbe0:	4290      	cmp	r0, r2
 801dbe2:	f027 0703 	bic.w	r7, r7, #3
 801dbe6:	d065      	beq.n	801dcb4 <_free_r+0xfc>
 801dbe8:	f011 0101 	ands.w	r1, r1, #1
 801dbec:	6057      	str	r7, [r2, #4]
 801dbee:	d032      	beq.n	801dc56 <_free_r+0x9e>
 801dbf0:	2100      	movs	r1, #0
 801dbf2:	19d0      	adds	r0, r2, r7
 801dbf4:	6840      	ldr	r0, [r0, #4]
 801dbf6:	07c0      	lsls	r0, r0, #31
 801dbf8:	d406      	bmi.n	801dc08 <_free_r+0x50>
 801dbfa:	19db      	adds	r3, r3, r7
 801dbfc:	6890      	ldr	r0, [r2, #8]
 801dbfe:	2900      	cmp	r1, #0
 801dc00:	d04a      	beq.n	801dc98 <_free_r+0xe0>
 801dc02:	68d2      	ldr	r2, [r2, #12]
 801dc04:	60c2      	str	r2, [r0, #12]
 801dc06:	6090      	str	r0, [r2, #8]
 801dc08:	f043 0001 	orr.w	r0, r3, #1
 801dc0c:	6060      	str	r0, [r4, #4]
 801dc0e:	50e3      	str	r3, [r4, r3]
 801dc10:	b9e1      	cbnz	r1, 801dc4c <_free_r+0x94>
 801dc12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801dc16:	d32d      	bcc.n	801dc74 <_free_r+0xbc>
 801dc18:	0a5a      	lsrs	r2, r3, #9
 801dc1a:	2a04      	cmp	r2, #4
 801dc1c:	d866      	bhi.n	801dcec <_free_r+0x134>
 801dc1e:	0998      	lsrs	r0, r3, #6
 801dc20:	3038      	adds	r0, #56	; 0x38
 801dc22:	0042      	lsls	r2, r0, #1
 801dc24:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 801dc28:	4944      	ldr	r1, [pc, #272]	; (801dd3c <_free_r+0x184>)
 801dc2a:	f8de 2008 	ldr.w	r2, [lr, #8]
 801dc2e:	4572      	cmp	r2, lr
 801dc30:	d062      	beq.n	801dcf8 <_free_r+0x140>
 801dc32:	6850      	ldr	r0, [r2, #4]
 801dc34:	f020 0103 	bic.w	r1, r0, #3
 801dc38:	428b      	cmp	r3, r1
 801dc3a:	d202      	bcs.n	801dc42 <_free_r+0x8a>
 801dc3c:	6892      	ldr	r2, [r2, #8]
 801dc3e:	4596      	cmp	lr, r2
 801dc40:	d1f7      	bne.n	801dc32 <_free_r+0x7a>
 801dc42:	68d0      	ldr	r0, [r2, #12]
 801dc44:	60e0      	str	r0, [r4, #12]
 801dc46:	60a2      	str	r2, [r4, #8]
 801dc48:	60d4      	str	r4, [r2, #12]
 801dc4a:	6084      	str	r4, [r0, #8]
 801dc4c:	4630      	mov	r0, r6
 801dc4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801dc52:	f7fc bec7 	b.w	801a9e4 <__malloc_unlock>
 801dc56:	f855 5c08 	ldr.w	r5, [r5, #-8]
 801dc5a:	1b64      	subs	r4, r4, r5
 801dc5c:	f10c 0808 	add.w	r8, ip, #8
 801dc60:	68a0      	ldr	r0, [r4, #8]
 801dc62:	4540      	cmp	r0, r8
 801dc64:	442b      	add	r3, r5
 801dc66:	d03f      	beq.n	801dce8 <_free_r+0x130>
 801dc68:	68e5      	ldr	r5, [r4, #12]
 801dc6a:	60c5      	str	r5, [r0, #12]
 801dc6c:	60a8      	str	r0, [r5, #8]
 801dc6e:	e7c0      	b.n	801dbf2 <_free_r+0x3a>
 801dc70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dc74:	08dd      	lsrs	r5, r3, #3
 801dc76:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 801dc7a:	f8dc 0004 	ldr.w	r0, [ip, #4]
 801dc7e:	6891      	ldr	r1, [r2, #8]
 801dc80:	60e2      	str	r2, [r4, #12]
 801dc82:	10ab      	asrs	r3, r5, #2
 801dc84:	2501      	movs	r5, #1
 801dc86:	fa05 f303 	lsl.w	r3, r5, r3
 801dc8a:	4318      	orrs	r0, r3
 801dc8c:	60a1      	str	r1, [r4, #8]
 801dc8e:	f8cc 0004 	str.w	r0, [ip, #4]
 801dc92:	6094      	str	r4, [r2, #8]
 801dc94:	60cc      	str	r4, [r1, #12]
 801dc96:	e7d9      	b.n	801dc4c <_free_r+0x94>
 801dc98:	4d29      	ldr	r5, [pc, #164]	; (801dd40 <_free_r+0x188>)
 801dc9a:	42a8      	cmp	r0, r5
 801dc9c:	d1b1      	bne.n	801dc02 <_free_r+0x4a>
 801dc9e:	f043 0201 	orr.w	r2, r3, #1
 801dca2:	f8cc 4014 	str.w	r4, [ip, #20]
 801dca6:	f8cc 4010 	str.w	r4, [ip, #16]
 801dcaa:	60e0      	str	r0, [r4, #12]
 801dcac:	60a0      	str	r0, [r4, #8]
 801dcae:	6062      	str	r2, [r4, #4]
 801dcb0:	50e3      	str	r3, [r4, r3]
 801dcb2:	e7cb      	b.n	801dc4c <_free_r+0x94>
 801dcb4:	18ff      	adds	r7, r7, r3
 801dcb6:	07cb      	lsls	r3, r1, #31
 801dcb8:	d407      	bmi.n	801dcca <_free_r+0x112>
 801dcba:	f855 1c08 	ldr.w	r1, [r5, #-8]
 801dcbe:	1a64      	subs	r4, r4, r1
 801dcc0:	187f      	adds	r7, r7, r1
 801dcc2:	68e3      	ldr	r3, [r4, #12]
 801dcc4:	68a0      	ldr	r0, [r4, #8]
 801dcc6:	60c3      	str	r3, [r0, #12]
 801dcc8:	6098      	str	r0, [r3, #8]
 801dcca:	4a1e      	ldr	r2, [pc, #120]	; (801dd44 <_free_r+0x18c>)
 801dccc:	f8cc 4008 	str.w	r4, [ip, #8]
 801dcd0:	6811      	ldr	r1, [r2, #0]
 801dcd2:	f047 0301 	orr.w	r3, r7, #1
 801dcd6:	428f      	cmp	r7, r1
 801dcd8:	6063      	str	r3, [r4, #4]
 801dcda:	d3b7      	bcc.n	801dc4c <_free_r+0x94>
 801dcdc:	4a1a      	ldr	r2, [pc, #104]	; (801dd48 <_free_r+0x190>)
 801dcde:	4630      	mov	r0, r6
 801dce0:	6811      	ldr	r1, [r2, #0]
 801dce2:	f7ff ff1d 	bl	801db20 <_malloc_trim_r>
 801dce6:	e7b1      	b.n	801dc4c <_free_r+0x94>
 801dce8:	2101      	movs	r1, #1
 801dcea:	e782      	b.n	801dbf2 <_free_r+0x3a>
 801dcec:	2a14      	cmp	r2, #20
 801dcee:	d80c      	bhi.n	801dd0a <_free_r+0x152>
 801dcf0:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 801dcf4:	0042      	lsls	r2, r0, #1
 801dcf6:	e795      	b.n	801dc24 <_free_r+0x6c>
 801dcf8:	684b      	ldr	r3, [r1, #4]
 801dcfa:	1080      	asrs	r0, r0, #2
 801dcfc:	2501      	movs	r5, #1
 801dcfe:	fa05 f000 	lsl.w	r0, r5, r0
 801dd02:	4303      	orrs	r3, r0
 801dd04:	604b      	str	r3, [r1, #4]
 801dd06:	4610      	mov	r0, r2
 801dd08:	e79c      	b.n	801dc44 <_free_r+0x8c>
 801dd0a:	2a54      	cmp	r2, #84	; 0x54
 801dd0c:	d803      	bhi.n	801dd16 <_free_r+0x15e>
 801dd0e:	0b18      	lsrs	r0, r3, #12
 801dd10:	306e      	adds	r0, #110	; 0x6e
 801dd12:	0042      	lsls	r2, r0, #1
 801dd14:	e786      	b.n	801dc24 <_free_r+0x6c>
 801dd16:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 801dd1a:	d803      	bhi.n	801dd24 <_free_r+0x16c>
 801dd1c:	0bd8      	lsrs	r0, r3, #15
 801dd1e:	3077      	adds	r0, #119	; 0x77
 801dd20:	0042      	lsls	r2, r0, #1
 801dd22:	e77f      	b.n	801dc24 <_free_r+0x6c>
 801dd24:	f240 5154 	movw	r1, #1364	; 0x554
 801dd28:	428a      	cmp	r2, r1
 801dd2a:	d803      	bhi.n	801dd34 <_free_r+0x17c>
 801dd2c:	0c98      	lsrs	r0, r3, #18
 801dd2e:	307c      	adds	r0, #124	; 0x7c
 801dd30:	0042      	lsls	r2, r0, #1
 801dd32:	e777      	b.n	801dc24 <_free_r+0x6c>
 801dd34:	22fc      	movs	r2, #252	; 0xfc
 801dd36:	207e      	movs	r0, #126	; 0x7e
 801dd38:	e774      	b.n	801dc24 <_free_r+0x6c>
 801dd3a:	bf00      	nop
 801dd3c:	200004fc 	.word	0x200004fc
 801dd40:	20000504 	.word	0x20000504
 801dd44:	20000904 	.word	0x20000904
 801dd48:	20000d94 	.word	0x20000d94

0801dd4c <_setlocale_r>:
 801dd4c:	b510      	push	{r4, lr}
 801dd4e:	4614      	mov	r4, r2
 801dd50:	b122      	cbz	r2, 801dd5c <_setlocale_r+0x10>
 801dd52:	4610      	mov	r0, r2
 801dd54:	490a      	ldr	r1, [pc, #40]	; (801dd80 <_setlocale_r+0x34>)
 801dd56:	f001 f889 	bl	801ee6c <strcmp>
 801dd5a:	b908      	cbnz	r0, 801dd60 <_setlocale_r+0x14>
 801dd5c:	4809      	ldr	r0, [pc, #36]	; (801dd84 <_setlocale_r+0x38>)
 801dd5e:	bd10      	pop	{r4, pc}
 801dd60:	4620      	mov	r0, r4
 801dd62:	4908      	ldr	r1, [pc, #32]	; (801dd84 <_setlocale_r+0x38>)
 801dd64:	f001 f882 	bl	801ee6c <strcmp>
 801dd68:	2800      	cmp	r0, #0
 801dd6a:	d0f7      	beq.n	801dd5c <_setlocale_r+0x10>
 801dd6c:	4620      	mov	r0, r4
 801dd6e:	4906      	ldr	r1, [pc, #24]	; (801dd88 <_setlocale_r+0x3c>)
 801dd70:	f001 f87c 	bl	801ee6c <strcmp>
 801dd74:	4b03      	ldr	r3, [pc, #12]	; (801dd84 <_setlocale_r+0x38>)
 801dd76:	2800      	cmp	r0, #0
 801dd78:	bf0c      	ite	eq
 801dd7a:	4618      	moveq	r0, r3
 801dd7c:	2000      	movne	r0, #0
 801dd7e:	bd10      	pop	{r4, pc}
 801dd80:	080216cc 	.word	0x080216cc
 801dd84:	08021650 	.word	0x08021650
 801dd88:	08021678 	.word	0x08021678

0801dd8c <__locale_charset>:
 801dd8c:	f640 1064 	movw	r0, #2404	; 0x964
 801dd90:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801dd94:	4770      	bx	lr
 801dd96:	bf00      	nop

0801dd98 <__locale_mb_cur_max>:
 801dd98:	f640 1384 	movw	r3, #2436	; 0x984
 801dd9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801dda0:	6818      	ldr	r0, [r3, #0]
 801dda2:	4770      	bx	lr

0801dda4 <__locale_msgcharset>:
 801dda4:	f640 100c 	movw	r0, #2316	; 0x90c
 801dda8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801ddac:	4770      	bx	lr
 801ddae:	bf00      	nop

0801ddb0 <__locale_cjk_lang>:
 801ddb0:	2000      	movs	r0, #0
 801ddb2:	4770      	bx	lr

0801ddb4 <_localeconv_r>:
 801ddb4:	f640 102c 	movw	r0, #2348	; 0x92c
 801ddb8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801ddbc:	4770      	bx	lr
 801ddbe:	bf00      	nop

0801ddc0 <setlocale>:
 801ddc0:	b410      	push	{r4}
 801ddc2:	f240 43f8 	movw	r3, #1272	; 0x4f8
 801ddc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ddca:	4604      	mov	r4, r0
 801ddcc:	6818      	ldr	r0, [r3, #0]
 801ddce:	460a      	mov	r2, r1
 801ddd0:	4621      	mov	r1, r4
 801ddd2:	bc10      	pop	{r4}
 801ddd4:	f7ff bfba 	b.w	801dd4c <_setlocale_r>

0801ddd8 <localeconv>:
 801ddd8:	f640 102c 	movw	r0, #2348	; 0x92c
 801dddc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801dde0:	4770      	bx	lr
 801dde2:	bf00      	nop

0801dde4 <memchr>:
 801dde4:	0783      	lsls	r3, r0, #30
 801dde6:	b4f0      	push	{r4, r5, r6, r7}
 801dde8:	b2c9      	uxtb	r1, r1
 801ddea:	f000 8096 	beq.w	801df1a <memchr+0x136>
 801ddee:	1e53      	subs	r3, r2, #1
 801ddf0:	2a00      	cmp	r2, #0
 801ddf2:	f000 8094 	beq.w	801df1e <memchr+0x13a>
 801ddf6:	7802      	ldrb	r2, [r0, #0]
 801ddf8:	428a      	cmp	r2, r1
 801ddfa:	d00b      	beq.n	801de14 <memchr+0x30>
 801ddfc:	1c42      	adds	r2, r0, #1
 801ddfe:	07d8      	lsls	r0, r3, #31
 801de00:	d51a      	bpl.n	801de38 <memchr+0x54>
 801de02:	f012 0f03 	tst.w	r2, #3
 801de06:	4610      	mov	r0, r2
 801de08:	d01c      	beq.n	801de44 <memchr+0x60>
 801de0a:	7814      	ldrb	r4, [r2, #0]
 801de0c:	3b01      	subs	r3, #1
 801de0e:	3201      	adds	r2, #1
 801de10:	428c      	cmp	r4, r1
 801de12:	d111      	bne.n	801de38 <memchr+0x54>
 801de14:	bcf0      	pop	{r4, r5, r6, r7}
 801de16:	4770      	bx	lr
 801de18:	2b00      	cmp	r3, #0
 801de1a:	d07c      	beq.n	801df16 <memchr+0x132>
 801de1c:	7812      	ldrb	r2, [r2, #0]
 801de1e:	3b01      	subs	r3, #1
 801de20:	428a      	cmp	r2, r1
 801de22:	d0f7      	beq.n	801de14 <memchr+0x30>
 801de24:	f014 0f03 	tst.w	r4, #3
 801de28:	4620      	mov	r0, r4
 801de2a:	f104 0201 	add.w	r2, r4, #1
 801de2e:	d009      	beq.n	801de44 <memchr+0x60>
 801de30:	7824      	ldrb	r4, [r4, #0]
 801de32:	3b01      	subs	r3, #1
 801de34:	428c      	cmp	r4, r1
 801de36:	d0ed      	beq.n	801de14 <memchr+0x30>
 801de38:	f012 0f03 	tst.w	r2, #3
 801de3c:	4610      	mov	r0, r2
 801de3e:	f102 0401 	add.w	r4, r2, #1
 801de42:	d1e9      	bne.n	801de18 <memchr+0x34>
 801de44:	2b03      	cmp	r3, #3
 801de46:	d93f      	bls.n	801dec8 <memchr+0xe4>
 801de48:	6804      	ldr	r4, [r0, #0]
 801de4a:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 801de4e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 801de52:	ea85 0704 	eor.w	r7, r5, r4
 801de56:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 801de5a:	ea22 0207 	bic.w	r2, r2, r7
 801de5e:	1f1e      	subs	r6, r3, #4
 801de60:	1d04      	adds	r4, r0, #4
 801de62:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801de66:	f3c6 0780 	ubfx	r7, r6, #2, #1
 801de6a:	d12d      	bne.n	801dec8 <memchr+0xe4>
 801de6c:	2e03      	cmp	r6, #3
 801de6e:	4633      	mov	r3, r6
 801de70:	d929      	bls.n	801dec6 <memchr+0xe2>
 801de72:	b167      	cbz	r7, 801de8e <memchr+0xaa>
 801de74:	4620      	mov	r0, r4
 801de76:	3404      	adds	r4, #4
 801de78:	6806      	ldr	r6, [r0, #0]
 801de7a:	ea85 0206 	eor.w	r2, r5, r6
 801de7e:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 801de82:	ea26 0202 	bic.w	r2, r6, r2
 801de86:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801de8a:	d019      	beq.n	801dec0 <memchr+0xdc>
 801de8c:	e01c      	b.n	801dec8 <memchr+0xe4>
 801de8e:	1d26      	adds	r6, r4, #4
 801de90:	4620      	mov	r0, r4
 801de92:	6824      	ldr	r4, [r4, #0]
 801de94:	ea85 0204 	eor.w	r2, r5, r4
 801de98:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 801de9c:	ea24 0202 	bic.w	r2, r4, r2
 801dea0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801dea4:	d110      	bne.n	801dec8 <memchr+0xe4>
 801dea6:	6834      	ldr	r4, [r6, #0]
 801dea8:	ea85 0204 	eor.w	r2, r5, r4
 801deac:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 801deb0:	ea24 0202 	bic.w	r2, r4, r2
 801deb4:	3b04      	subs	r3, #4
 801deb6:	1d34      	adds	r4, r6, #4
 801deb8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801debc:	4630      	mov	r0, r6
 801debe:	d103      	bne.n	801dec8 <memchr+0xe4>
 801dec0:	3b04      	subs	r3, #4
 801dec2:	2b03      	cmp	r3, #3
 801dec4:	d8e3      	bhi.n	801de8e <memchr+0xaa>
 801dec6:	4620      	mov	r0, r4
 801dec8:	1e5d      	subs	r5, r3, #1
 801deca:	b323      	cbz	r3, 801df16 <memchr+0x132>
 801decc:	7803      	ldrb	r3, [r0, #0]
 801dece:	428b      	cmp	r3, r1
 801ded0:	d0a0      	beq.n	801de14 <memchr+0x30>
 801ded2:	1c43      	adds	r3, r0, #1
 801ded4:	2200      	movs	r2, #0
 801ded6:	07e8      	lsls	r0, r5, #31
 801ded8:	d514      	bpl.n	801df04 <memchr+0x120>
 801deda:	4618      	mov	r0, r3
 801dedc:	2201      	movs	r2, #1
 801dede:	7804      	ldrb	r4, [r0, #0]
 801dee0:	3301      	adds	r3, #1
 801dee2:	428c      	cmp	r4, r1
 801dee4:	d096      	beq.n	801de14 <memchr+0x30>
 801dee6:	4295      	cmp	r5, r2
 801dee8:	4618      	mov	r0, r3
 801deea:	f103 0401 	add.w	r4, r3, #1
 801deee:	f102 0202 	add.w	r2, r2, #2
 801def2:	d00e      	beq.n	801df12 <memchr+0x12e>
 801def4:	781b      	ldrb	r3, [r3, #0]
 801def6:	428b      	cmp	r3, r1
 801def8:	d08c      	beq.n	801de14 <memchr+0x30>
 801defa:	1c63      	adds	r3, r4, #1
 801defc:	4620      	mov	r0, r4
 801defe:	7824      	ldrb	r4, [r4, #0]
 801df00:	428c      	cmp	r4, r1
 801df02:	d087      	beq.n	801de14 <memchr+0x30>
 801df04:	4295      	cmp	r5, r2
 801df06:	4618      	mov	r0, r3
 801df08:	f103 0401 	add.w	r4, r3, #1
 801df0c:	f102 0202 	add.w	r2, r2, #2
 801df10:	d1f0      	bne.n	801def4 <memchr+0x110>
 801df12:	2000      	movs	r0, #0
 801df14:	e77e      	b.n	801de14 <memchr+0x30>
 801df16:	4618      	mov	r0, r3
 801df18:	e77c      	b.n	801de14 <memchr+0x30>
 801df1a:	4613      	mov	r3, r2
 801df1c:	e792      	b.n	801de44 <memchr+0x60>
 801df1e:	4610      	mov	r0, r2
 801df20:	e778      	b.n	801de14 <memchr+0x30>
 801df22:	bf00      	nop

0801df24 <_Balloc>:
 801df24:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801df26:	b570      	push	{r4, r5, r6, lr}
 801df28:	4605      	mov	r5, r0
 801df2a:	460c      	mov	r4, r1
 801df2c:	b14b      	cbz	r3, 801df42 <_Balloc+0x1e>
 801df2e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801df32:	b180      	cbz	r0, 801df56 <_Balloc+0x32>
 801df34:	6801      	ldr	r1, [r0, #0]
 801df36:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 801df3a:	2300      	movs	r3, #0
 801df3c:	6103      	str	r3, [r0, #16]
 801df3e:	60c3      	str	r3, [r0, #12]
 801df40:	bd70      	pop	{r4, r5, r6, pc}
 801df42:	2104      	movs	r1, #4
 801df44:	2221      	movs	r2, #33	; 0x21
 801df46:	f001 ffef 	bl	801ff28 <_calloc_r>
 801df4a:	4603      	mov	r3, r0
 801df4c:	64e8      	str	r0, [r5, #76]	; 0x4c
 801df4e:	2800      	cmp	r0, #0
 801df50:	d1ed      	bne.n	801df2e <_Balloc+0xa>
 801df52:	2000      	movs	r0, #0
 801df54:	bd70      	pop	{r4, r5, r6, pc}
 801df56:	2101      	movs	r1, #1
 801df58:	fa01 f604 	lsl.w	r6, r1, r4
 801df5c:	1d72      	adds	r2, r6, #5
 801df5e:	4628      	mov	r0, r5
 801df60:	0092      	lsls	r2, r2, #2
 801df62:	f001 ffe1 	bl	801ff28 <_calloc_r>
 801df66:	2800      	cmp	r0, #0
 801df68:	d0f3      	beq.n	801df52 <_Balloc+0x2e>
 801df6a:	6044      	str	r4, [r0, #4]
 801df6c:	6086      	str	r6, [r0, #8]
 801df6e:	e7e4      	b.n	801df3a <_Balloc+0x16>

0801df70 <_Bfree>:
 801df70:	b131      	cbz	r1, 801df80 <_Bfree+0x10>
 801df72:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801df74:	684a      	ldr	r2, [r1, #4]
 801df76:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801df7a:	6008      	str	r0, [r1, #0]
 801df7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801df80:	4770      	bx	lr
 801df82:	bf00      	nop

0801df84 <__multadd>:
 801df84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801df88:	460e      	mov	r6, r1
 801df8a:	6949      	ldr	r1, [r1, #20]
 801df8c:	6937      	ldr	r7, [r6, #16]
 801df8e:	b28c      	uxth	r4, r1
 801df90:	0c0d      	lsrs	r5, r1, #16
 801df92:	fb02 3304 	mla	r3, r2, r4, r3
 801df96:	fb02 f105 	mul.w	r1, r2, r5
 801df9a:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 801df9e:	f106 0418 	add.w	r4, r6, #24
 801dfa2:	b29b      	uxth	r3, r3
 801dfa4:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 801dfa8:	f844 3c04 	str.w	r3, [r4, #-4]
 801dfac:	2301      	movs	r3, #1
 801dfae:	1e79      	subs	r1, r7, #1
 801dfb0:	0c2d      	lsrs	r5, r5, #16
 801dfb2:	429f      	cmp	r7, r3
 801dfb4:	4680      	mov	r8, r0
 801dfb6:	f001 0001 	and.w	r0, r1, #1
 801dfba:	dd39      	ble.n	801e030 <__multadd+0xac>
 801dfbc:	b198      	cbz	r0, 801dfe6 <__multadd+0x62>
 801dfbe:	6824      	ldr	r4, [r4, #0]
 801dfc0:	b2a3      	uxth	r3, r4
 801dfc2:	0c21      	lsrs	r1, r4, #16
 801dfc4:	fb02 5503 	mla	r5, r2, r3, r5
 801dfc8:	fb02 f101 	mul.w	r1, r2, r1
 801dfcc:	b2ab      	uxth	r3, r5
 801dfce:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 801dfd2:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 801dfd6:	f106 041c 	add.w	r4, r6, #28
 801dfda:	2302      	movs	r3, #2
 801dfdc:	0c05      	lsrs	r5, r0, #16
 801dfde:	429f      	cmp	r7, r3
 801dfe0:	f844 1c04 	str.w	r1, [r4, #-4]
 801dfe4:	dd24      	ble.n	801e030 <__multadd+0xac>
 801dfe6:	6820      	ldr	r0, [r4, #0]
 801dfe8:	b281      	uxth	r1, r0
 801dfea:	0c00      	lsrs	r0, r0, #16
 801dfec:	fb02 5101 	mla	r1, r2, r1, r5
 801dff0:	fb02 f000 	mul.w	r0, r2, r0
 801dff4:	4625      	mov	r5, r4
 801dff6:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 801dffa:	b289      	uxth	r1, r1
 801dffc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801e000:	f845 1b04 	str.w	r1, [r5], #4
 801e004:	6864      	ldr	r4, [r4, #4]
 801e006:	fa1f fc84 	uxth.w	ip, r4
 801e00a:	0c21      	lsrs	r1, r4, #16
 801e00c:	fb02 fc0c 	mul.w	ip, r2, ip
 801e010:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 801e014:	fb02 f101 	mul.w	r1, r2, r1
 801e018:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 801e01c:	462c      	mov	r4, r5
 801e01e:	3302      	adds	r3, #2
 801e020:	b285      	uxth	r5, r0
 801e022:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 801e026:	0c0d      	lsrs	r5, r1, #16
 801e028:	429f      	cmp	r7, r3
 801e02a:	f844 0b04 	str.w	r0, [r4], #4
 801e02e:	dcda      	bgt.n	801dfe6 <__multadd+0x62>
 801e030:	b13d      	cbz	r5, 801e042 <__multadd+0xbe>
 801e032:	68b2      	ldr	r2, [r6, #8]
 801e034:	4297      	cmp	r7, r2
 801e036:	da07      	bge.n	801e048 <__multadd+0xc4>
 801e038:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 801e03c:	3701      	adds	r7, #1
 801e03e:	6155      	str	r5, [r2, #20]
 801e040:	6137      	str	r7, [r6, #16]
 801e042:	4630      	mov	r0, r6
 801e044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e048:	6873      	ldr	r3, [r6, #4]
 801e04a:	4640      	mov	r0, r8
 801e04c:	1c59      	adds	r1, r3, #1
 801e04e:	f7ff ff69 	bl	801df24 <_Balloc>
 801e052:	6931      	ldr	r1, [r6, #16]
 801e054:	1c8a      	adds	r2, r1, #2
 801e056:	4604      	mov	r4, r0
 801e058:	f106 010c 	add.w	r1, r6, #12
 801e05c:	f100 000c 	add.w	r0, r0, #12
 801e060:	0092      	lsls	r2, r2, #2
 801e062:	f7fc fb85 	bl	801a770 <memcpy>
 801e066:	6870      	ldr	r0, [r6, #4]
 801e068:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 801e06c:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 801e070:	6031      	str	r1, [r6, #0]
 801e072:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 801e076:	4626      	mov	r6, r4
 801e078:	e7de      	b.n	801e038 <__multadd+0xb4>
 801e07a:	bf00      	nop

0801e07c <__s2b>:
 801e07c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e080:	f648 6639 	movw	r6, #36409	; 0x8e39
 801e084:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 801e088:	461f      	mov	r7, r3
 801e08a:	f103 0308 	add.w	r3, r3, #8
 801e08e:	fb86 4503 	smull	r4, r5, r6, r3
 801e092:	17dc      	asrs	r4, r3, #31
 801e094:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 801e098:	2e01      	cmp	r6, #1
 801e09a:	4605      	mov	r5, r0
 801e09c:	4689      	mov	r9, r1
 801e09e:	4690      	mov	r8, r2
 801e0a0:	f340 808a 	ble.w	801e1b8 <__s2b+0x13c>
 801e0a4:	2401      	movs	r4, #1
 801e0a6:	2100      	movs	r1, #0
 801e0a8:	0064      	lsls	r4, r4, #1
 801e0aa:	3101      	adds	r1, #1
 801e0ac:	42a6      	cmp	r6, r4
 801e0ae:	dcfb      	bgt.n	801e0a8 <__s2b+0x2c>
 801e0b0:	4628      	mov	r0, r5
 801e0b2:	f7ff ff37 	bl	801df24 <_Balloc>
 801e0b6:	4601      	mov	r1, r0
 801e0b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 801e0ba:	2201      	movs	r2, #1
 801e0bc:	f1b8 0f09 	cmp.w	r8, #9
 801e0c0:	6148      	str	r0, [r1, #20]
 801e0c2:	610a      	str	r2, [r1, #16]
 801e0c4:	dd73      	ble.n	801e1ae <__s2b+0x132>
 801e0c6:	f109 0609 	add.w	r6, r9, #9
 801e0ca:	eb09 0408 	add.w	r4, r9, r8
 801e0ce:	7833      	ldrb	r3, [r6, #0]
 801e0d0:	ea6f 0a06 	mvn.w	sl, r6
 801e0d4:	220a      	movs	r2, #10
 801e0d6:	eb04 0c0a 	add.w	ip, r4, sl
 801e0da:	3b30      	subs	r3, #48	; 0x30
 801e0dc:	4628      	mov	r0, r5
 801e0de:	eb09 0b02 	add.w	fp, r9, r2
 801e0e2:	f00c 0a01 	and.w	sl, ip, #1
 801e0e6:	f7ff ff4d 	bl	801df84 <__multadd>
 801e0ea:	45a3      	cmp	fp, r4
 801e0ec:	4601      	mov	r1, r0
 801e0ee:	d023      	beq.n	801e138 <__s2b+0xbc>
 801e0f0:	f1ba 0f00 	cmp.w	sl, #0
 801e0f4:	d00b      	beq.n	801e10e <__s2b+0x92>
 801e0f6:	f89b 3000 	ldrb.w	r3, [fp]
 801e0fa:	220a      	movs	r2, #10
 801e0fc:	3b30      	subs	r3, #48	; 0x30
 801e0fe:	4628      	mov	r0, r5
 801e100:	f7ff ff40 	bl	801df84 <__multadd>
 801e104:	f109 0b0b 	add.w	fp, r9, #11
 801e108:	45a3      	cmp	fp, r4
 801e10a:	4601      	mov	r1, r0
 801e10c:	d014      	beq.n	801e138 <__s2b+0xbc>
 801e10e:	46d9      	mov	r9, fp
 801e110:	220a      	movs	r2, #10
 801e112:	f819 3b01 	ldrb.w	r3, [r9], #1
 801e116:	4628      	mov	r0, r5
 801e118:	3b30      	subs	r3, #48	; 0x30
 801e11a:	f7ff ff33 	bl	801df84 <__multadd>
 801e11e:	f89b 3001 	ldrb.w	r3, [fp, #1]
 801e122:	4601      	mov	r1, r0
 801e124:	220a      	movs	r2, #10
 801e126:	3b30      	subs	r3, #48	; 0x30
 801e128:	4628      	mov	r0, r5
 801e12a:	f7ff ff2b 	bl	801df84 <__multadd>
 801e12e:	f109 0b01 	add.w	fp, r9, #1
 801e132:	45a3      	cmp	fp, r4
 801e134:	4601      	mov	r1, r0
 801e136:	d1ea      	bne.n	801e10e <__s2b+0x92>
 801e138:	eb06 0308 	add.w	r3, r6, r8
 801e13c:	f1a3 0908 	sub.w	r9, r3, #8
 801e140:	4547      	cmp	r7, r8
 801e142:	dd31      	ble.n	801e1a8 <__s2b+0x12c>
 801e144:	464c      	mov	r4, r9
 801e146:	220a      	movs	r2, #10
 801e148:	f814 3b01 	ldrb.w	r3, [r4], #1
 801e14c:	4628      	mov	r0, r5
 801e14e:	3b30      	subs	r3, #48	; 0x30
 801e150:	f7ff ff18 	bl	801df84 <__multadd>
 801e154:	ebc8 0707 	rsb	r7, r8, r7
 801e158:	444f      	add	r7, r9
 801e15a:	ea6f 0609 	mvn.w	r6, r9
 801e15e:	eb07 0906 	add.w	r9, r7, r6
 801e162:	42bc      	cmp	r4, r7
 801e164:	f009 0601 	and.w	r6, r9, #1
 801e168:	4601      	mov	r1, r0
 801e16a:	d01d      	beq.n	801e1a8 <__s2b+0x12c>
 801e16c:	b14e      	cbz	r6, 801e182 <__s2b+0x106>
 801e16e:	f814 3b01 	ldrb.w	r3, [r4], #1
 801e172:	220a      	movs	r2, #10
 801e174:	3b30      	subs	r3, #48	; 0x30
 801e176:	4628      	mov	r0, r5
 801e178:	f7ff ff04 	bl	801df84 <__multadd>
 801e17c:	42bc      	cmp	r4, r7
 801e17e:	4601      	mov	r1, r0
 801e180:	d012      	beq.n	801e1a8 <__s2b+0x12c>
 801e182:	4626      	mov	r6, r4
 801e184:	220a      	movs	r2, #10
 801e186:	f816 3b01 	ldrb.w	r3, [r6], #1
 801e18a:	4628      	mov	r0, r5
 801e18c:	3b30      	subs	r3, #48	; 0x30
 801e18e:	f7ff fef9 	bl	801df84 <__multadd>
 801e192:	7863      	ldrb	r3, [r4, #1]
 801e194:	4601      	mov	r1, r0
 801e196:	220a      	movs	r2, #10
 801e198:	3b30      	subs	r3, #48	; 0x30
 801e19a:	4628      	mov	r0, r5
 801e19c:	f7ff fef2 	bl	801df84 <__multadd>
 801e1a0:	1c74      	adds	r4, r6, #1
 801e1a2:	42bc      	cmp	r4, r7
 801e1a4:	4601      	mov	r1, r0
 801e1a6:	d1ec      	bne.n	801e182 <__s2b+0x106>
 801e1a8:	4608      	mov	r0, r1
 801e1aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e1ae:	f109 090a 	add.w	r9, r9, #10
 801e1b2:	f04f 0809 	mov.w	r8, #9
 801e1b6:	e7c3      	b.n	801e140 <__s2b+0xc4>
 801e1b8:	2100      	movs	r1, #0
 801e1ba:	e779      	b.n	801e0b0 <__s2b+0x34>

0801e1bc <__hi0bits>:
 801e1bc:	0c02      	lsrs	r2, r0, #16
 801e1be:	4603      	mov	r3, r0
 801e1c0:	d116      	bne.n	801e1f0 <__hi0bits+0x34>
 801e1c2:	0403      	lsls	r3, r0, #16
 801e1c4:	2010      	movs	r0, #16
 801e1c6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801e1ca:	d101      	bne.n	801e1d0 <__hi0bits+0x14>
 801e1cc:	3008      	adds	r0, #8
 801e1ce:	021b      	lsls	r3, r3, #8
 801e1d0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801e1d4:	d101      	bne.n	801e1da <__hi0bits+0x1e>
 801e1d6:	3004      	adds	r0, #4
 801e1d8:	011b      	lsls	r3, r3, #4
 801e1da:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801e1de:	d101      	bne.n	801e1e4 <__hi0bits+0x28>
 801e1e0:	3002      	adds	r0, #2
 801e1e2:	009b      	lsls	r3, r3, #2
 801e1e4:	2b00      	cmp	r3, #0
 801e1e6:	db02      	blt.n	801e1ee <__hi0bits+0x32>
 801e1e8:	005b      	lsls	r3, r3, #1
 801e1ea:	d403      	bmi.n	801e1f4 <__hi0bits+0x38>
 801e1ec:	2020      	movs	r0, #32
 801e1ee:	4770      	bx	lr
 801e1f0:	2000      	movs	r0, #0
 801e1f2:	e7e8      	b.n	801e1c6 <__hi0bits+0xa>
 801e1f4:	3001      	adds	r0, #1
 801e1f6:	4770      	bx	lr

0801e1f8 <__lo0bits>:
 801e1f8:	6803      	ldr	r3, [r0, #0]
 801e1fa:	4602      	mov	r2, r0
 801e1fc:	f013 0007 	ands.w	r0, r3, #7
 801e200:	d007      	beq.n	801e212 <__lo0bits+0x1a>
 801e202:	07d9      	lsls	r1, r3, #31
 801e204:	d41f      	bmi.n	801e246 <__lo0bits+0x4e>
 801e206:	0798      	lsls	r0, r3, #30
 801e208:	d41f      	bmi.n	801e24a <__lo0bits+0x52>
 801e20a:	0898      	lsrs	r0, r3, #2
 801e20c:	6010      	str	r0, [r2, #0]
 801e20e:	2002      	movs	r0, #2
 801e210:	4770      	bx	lr
 801e212:	b299      	uxth	r1, r3
 801e214:	b909      	cbnz	r1, 801e21a <__lo0bits+0x22>
 801e216:	0c1b      	lsrs	r3, r3, #16
 801e218:	2010      	movs	r0, #16
 801e21a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801e21e:	d101      	bne.n	801e224 <__lo0bits+0x2c>
 801e220:	3008      	adds	r0, #8
 801e222:	0a1b      	lsrs	r3, r3, #8
 801e224:	0719      	lsls	r1, r3, #28
 801e226:	d101      	bne.n	801e22c <__lo0bits+0x34>
 801e228:	3004      	adds	r0, #4
 801e22a:	091b      	lsrs	r3, r3, #4
 801e22c:	0799      	lsls	r1, r3, #30
 801e22e:	d101      	bne.n	801e234 <__lo0bits+0x3c>
 801e230:	3002      	adds	r0, #2
 801e232:	089b      	lsrs	r3, r3, #2
 801e234:	07d9      	lsls	r1, r3, #31
 801e236:	d404      	bmi.n	801e242 <__lo0bits+0x4a>
 801e238:	085b      	lsrs	r3, r3, #1
 801e23a:	d101      	bne.n	801e240 <__lo0bits+0x48>
 801e23c:	2020      	movs	r0, #32
 801e23e:	4770      	bx	lr
 801e240:	3001      	adds	r0, #1
 801e242:	6013      	str	r3, [r2, #0]
 801e244:	4770      	bx	lr
 801e246:	2000      	movs	r0, #0
 801e248:	4770      	bx	lr
 801e24a:	0859      	lsrs	r1, r3, #1
 801e24c:	6011      	str	r1, [r2, #0]
 801e24e:	2001      	movs	r0, #1
 801e250:	4770      	bx	lr
 801e252:	bf00      	nop

0801e254 <__i2b>:
 801e254:	b510      	push	{r4, lr}
 801e256:	460c      	mov	r4, r1
 801e258:	2101      	movs	r1, #1
 801e25a:	f7ff fe63 	bl	801df24 <_Balloc>
 801e25e:	2201      	movs	r2, #1
 801e260:	6144      	str	r4, [r0, #20]
 801e262:	6102      	str	r2, [r0, #16]
 801e264:	bd10      	pop	{r4, pc}
 801e266:	bf00      	nop

0801e268 <__multiply>:
 801e268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e26c:	690c      	ldr	r4, [r1, #16]
 801e26e:	6917      	ldr	r7, [r2, #16]
 801e270:	42bc      	cmp	r4, r7
 801e272:	b085      	sub	sp, #20
 801e274:	460e      	mov	r6, r1
 801e276:	4690      	mov	r8, r2
 801e278:	da04      	bge.n	801e284 <__multiply+0x1c>
 801e27a:	4622      	mov	r2, r4
 801e27c:	4646      	mov	r6, r8
 801e27e:	463c      	mov	r4, r7
 801e280:	4688      	mov	r8, r1
 801e282:	4617      	mov	r7, r2
 801e284:	68b3      	ldr	r3, [r6, #8]
 801e286:	6871      	ldr	r1, [r6, #4]
 801e288:	19e2      	adds	r2, r4, r7
 801e28a:	429a      	cmp	r2, r3
 801e28c:	bfc8      	it	gt
 801e28e:	3101      	addgt	r1, #1
 801e290:	9201      	str	r2, [sp, #4]
 801e292:	f7ff fe47 	bl	801df24 <_Balloc>
 801e296:	9901      	ldr	r1, [sp, #4]
 801e298:	9003      	str	r0, [sp, #12]
 801e29a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 801e29e:	3314      	adds	r3, #20
 801e2a0:	3014      	adds	r0, #20
 801e2a2:	4298      	cmp	r0, r3
 801e2a4:	9302      	str	r3, [sp, #8]
 801e2a6:	d21a      	bcs.n	801e2de <__multiply+0x76>
 801e2a8:	9902      	ldr	r1, [sp, #8]
 801e2aa:	9b03      	ldr	r3, [sp, #12]
 801e2ac:	43c2      	mvns	r2, r0
 801e2ae:	188a      	adds	r2, r1, r2
 801e2b0:	9902      	ldr	r1, [sp, #8]
 801e2b2:	3318      	adds	r3, #24
 801e2b4:	2500      	movs	r5, #0
 801e2b6:	4299      	cmp	r1, r3
 801e2b8:	6005      	str	r5, [r0, #0]
 801e2ba:	f3c2 0080 	ubfx	r0, r2, #2, #1
 801e2be:	d90e      	bls.n	801e2de <__multiply+0x76>
 801e2c0:	b128      	cbz	r0, 801e2ce <__multiply+0x66>
 801e2c2:	601d      	str	r5, [r3, #0]
 801e2c4:	9b03      	ldr	r3, [sp, #12]
 801e2c6:	9a02      	ldr	r2, [sp, #8]
 801e2c8:	331c      	adds	r3, #28
 801e2ca:	429a      	cmp	r2, r3
 801e2cc:	d907      	bls.n	801e2de <__multiply+0x76>
 801e2ce:	9802      	ldr	r0, [sp, #8]
 801e2d0:	4619      	mov	r1, r3
 801e2d2:	f841 5b04 	str.w	r5, [r1], #4
 801e2d6:	605d      	str	r5, [r3, #4]
 801e2d8:	1d0b      	adds	r3, r1, #4
 801e2da:	4298      	cmp	r0, r3
 801e2dc:	d8f8      	bhi.n	801e2d0 <__multiply+0x68>
 801e2de:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 801e2e2:	3314      	adds	r3, #20
 801e2e4:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 801e2e8:	f108 0714 	add.w	r7, r8, #20
 801e2ec:	3414      	adds	r4, #20
 801e2ee:	429f      	cmp	r7, r3
 801e2f0:	9300      	str	r3, [sp, #0]
 801e2f2:	f106 0c14 	add.w	ip, r6, #20
 801e2f6:	f080 80f8 	bcs.w	801e4ea <__multiply+0x282>
 801e2fa:	9803      	ldr	r0, [sp, #12]
 801e2fc:	3018      	adds	r0, #24
 801e2fe:	f857 3b04 	ldr.w	r3, [r7], #4
 801e302:	b29a      	uxth	r2, r3
 801e304:	2a00      	cmp	r2, #0
 801e306:	d06e      	beq.n	801e3e6 <__multiply+0x17e>
 801e308:	4661      	mov	r1, ip
 801e30a:	f850 5c04 	ldr.w	r5, [r0, #-4]
 801e30e:	f851 6b04 	ldr.w	r6, [r1], #4
 801e312:	b2ab      	uxth	r3, r5
 801e314:	fa1f f886 	uxth.w	r8, r6
 801e318:	0c2d      	lsrs	r5, r5, #16
 801e31a:	0c36      	lsrs	r6, r6, #16
 801e31c:	fb02 3308 	mla	r3, r2, r8, r3
 801e320:	fb02 5606 	mla	r6, r2, r6, r5
 801e324:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 801e328:	ea6f 050c 	mvn.w	r5, ip
 801e32c:	b29b      	uxth	r3, r3
 801e32e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 801e332:	1965      	adds	r5, r4, r5
 801e334:	0c36      	lsrs	r6, r6, #16
 801e336:	428c      	cmp	r4, r1
 801e338:	f840 3c04 	str.w	r3, [r0, #-4]
 801e33c:	f3c5 0580 	ubfx	r5, r5, #2, #1
 801e340:	4603      	mov	r3, r0
 801e342:	d94d      	bls.n	801e3e0 <__multiply+0x178>
 801e344:	b1cd      	cbz	r5, 801e37a <__multiply+0x112>
 801e346:	f8dc 5004 	ldr.w	r5, [ip, #4]
 801e34a:	6803      	ldr	r3, [r0, #0]
 801e34c:	fa1f f985 	uxth.w	r9, r5
 801e350:	fa1f f883 	uxth.w	r8, r3
 801e354:	0c2d      	lsrs	r5, r5, #16
 801e356:	0c1b      	lsrs	r3, r3, #16
 801e358:	fb02 8809 	mla	r8, r2, r9, r8
 801e35c:	4446      	add	r6, r8
 801e35e:	fb02 3505 	mla	r5, r2, r5, r3
 801e362:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 801e366:	4603      	mov	r3, r0
 801e368:	b2b6      	uxth	r6, r6
 801e36a:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 801e36e:	3104      	adds	r1, #4
 801e370:	f843 6b04 	str.w	r6, [r3], #4
 801e374:	0c2e      	lsrs	r6, r5, #16
 801e376:	428c      	cmp	r4, r1
 801e378:	d932      	bls.n	801e3e0 <__multiply+0x178>
 801e37a:	460d      	mov	r5, r1
 801e37c:	f8d3 e000 	ldr.w	lr, [r3]
 801e380:	f855 9b04 	ldr.w	r9, [r5], #4
 801e384:	fa1f fa8e 	uxth.w	sl, lr
 801e388:	fa1f fb89 	uxth.w	fp, r9
 801e38c:	fb02 aa0b 	mla	sl, r2, fp, sl
 801e390:	ea4f 4919 	mov.w	r9, r9, lsr #16
 801e394:	ea4f 481e 	mov.w	r8, lr, lsr #16
 801e398:	4456      	add	r6, sl
 801e39a:	fb02 8e09 	mla	lr, r2, r9, r8
 801e39e:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 801e3a2:	4698      	mov	r8, r3
 801e3a4:	b2b6      	uxth	r6, r6
 801e3a6:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 801e3aa:	f848 6b04 	str.w	r6, [r8], #4
 801e3ae:	684e      	ldr	r6, [r1, #4]
 801e3b0:	685b      	ldr	r3, [r3, #4]
 801e3b2:	fa1f fa86 	uxth.w	sl, r6
 801e3b6:	b299      	uxth	r1, r3
 801e3b8:	0c36      	lsrs	r6, r6, #16
 801e3ba:	0c1b      	lsrs	r3, r3, #16
 801e3bc:	fb02 110a 	mla	r1, r2, sl, r1
 801e3c0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 801e3c4:	fb02 3606 	mla	r6, r2, r6, r3
 801e3c8:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 801e3cc:	b289      	uxth	r1, r1
 801e3ce:	4643      	mov	r3, r8
 801e3d0:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 801e3d4:	1d29      	adds	r1, r5, #4
 801e3d6:	0c36      	lsrs	r6, r6, #16
 801e3d8:	428c      	cmp	r4, r1
 801e3da:	f843 8b04 	str.w	r8, [r3], #4
 801e3de:	d8cc      	bhi.n	801e37a <__multiply+0x112>
 801e3e0:	601e      	str	r6, [r3, #0]
 801e3e2:	f857 3c04 	ldr.w	r3, [r7, #-4]
 801e3e6:	0c1a      	lsrs	r2, r3, #16
 801e3e8:	d07a      	beq.n	801e4e0 <__multiply+0x278>
 801e3ea:	f850 6c04 	ldr.w	r6, [r0, #-4]
 801e3ee:	f8bc 5000 	ldrh.w	r5, [ip]
 801e3f2:	0c31      	lsrs	r1, r6, #16
 801e3f4:	fb02 1505 	mla	r5, r2, r5, r1
 801e3f8:	b2b3      	uxth	r3, r6
 801e3fa:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 801e3fe:	46e1      	mov	r9, ip
 801e400:	4603      	mov	r3, r0
 801e402:	f840 6c04 	str.w	r6, [r0, #-4]
 801e406:	f859 1b04 	ldr.w	r1, [r9], #4
 801e40a:	f853 6b04 	ldr.w	r6, [r3], #4
 801e40e:	0c09      	lsrs	r1, r1, #16
 801e410:	fa1f fa86 	uxth.w	sl, r6
 801e414:	fb02 a101 	mla	r1, r2, r1, sl
 801e418:	ea6f 0e0c 	mvn.w	lr, ip
 801e41c:	eb04 080e 	add.w	r8, r4, lr
 801e420:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 801e424:	454c      	cmp	r4, r9
 801e426:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 801e42a:	4605      	mov	r5, r0
 801e42c:	ea4f 4811 	mov.w	r8, r1, lsr #16
 801e430:	d955      	bls.n	801e4de <__multiply+0x276>
 801e432:	f1ba 0f00 	cmp.w	sl, #0
 801e436:	d01b      	beq.n	801e470 <__multiply+0x208>
 801e438:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 801e43c:	0c36      	lsrs	r6, r6, #16
 801e43e:	fb02 6505 	mla	r5, r2, r5, r6
 801e442:	eb05 0e08 	add.w	lr, r5, r8
 801e446:	b289      	uxth	r1, r1
 801e448:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 801e44c:	f843 6c04 	str.w	r6, [r3, #-4]
 801e450:	f859 1b04 	ldr.w	r1, [r9], #4
 801e454:	461d      	mov	r5, r3
 801e456:	f853 6b04 	ldr.w	r6, [r3], #4
 801e45a:	0c09      	lsrs	r1, r1, #16
 801e45c:	fa1f fa86 	uxth.w	sl, r6
 801e460:	fb02 a101 	mla	r1, r2, r1, sl
 801e464:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 801e468:	454c      	cmp	r4, r9
 801e46a:	ea4f 4811 	mov.w	r8, r1, lsr #16
 801e46e:	d936      	bls.n	801e4de <__multiply+0x276>
 801e470:	f8b9 b000 	ldrh.w	fp, [r9]
 801e474:	0c35      	lsrs	r5, r6, #16
 801e476:	fb02 5a0b 	mla	sl, r2, fp, r5
 801e47a:	44c2      	add	sl, r8
 801e47c:	b289      	uxth	r1, r1
 801e47e:	461d      	mov	r5, r3
 801e480:	464e      	mov	r6, r9
 801e482:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801e486:	f843 1c04 	str.w	r1, [r3, #-4]
 801e48a:	f856 eb04 	ldr.w	lr, [r6], #4
 801e48e:	f855 1b04 	ldr.w	r1, [r5], #4
 801e492:	f8d9 8004 	ldr.w	r8, [r9, #4]
 801e496:	fa1f fb81 	uxth.w	fp, r1
 801e49a:	ea4f 491e 	mov.w	r9, lr, lsr #16
 801e49e:	0c09      	lsrs	r1, r1, #16
 801e4a0:	fb02 be09 	mla	lr, r2, r9, fp
 801e4a4:	fa1f f888 	uxth.w	r8, r8
 801e4a8:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 801e4ac:	fb02 1e08 	mla	lr, r2, r8, r1
 801e4b0:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 801e4b4:	fa1f f189 	uxth.w	r1, r9
 801e4b8:	46b1      	mov	r9, r6
 801e4ba:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 801e4be:	f845 6c04 	str.w	r6, [r5, #-4]
 801e4c2:	f859 1b04 	ldr.w	r1, [r9], #4
 801e4c6:	685e      	ldr	r6, [r3, #4]
 801e4c8:	0c09      	lsrs	r1, r1, #16
 801e4ca:	b2b3      	uxth	r3, r6
 801e4cc:	fb02 3301 	mla	r3, r2, r1, r3
 801e4d0:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 801e4d4:	1d2b      	adds	r3, r5, #4
 801e4d6:	454c      	cmp	r4, r9
 801e4d8:	ea4f 4811 	mov.w	r8, r1, lsr #16
 801e4dc:	d8c8      	bhi.n	801e470 <__multiply+0x208>
 801e4de:	6029      	str	r1, [r5, #0]
 801e4e0:	9a00      	ldr	r2, [sp, #0]
 801e4e2:	3004      	adds	r0, #4
 801e4e4:	42ba      	cmp	r2, r7
 801e4e6:	f63f af0a 	bhi.w	801e2fe <__multiply+0x96>
 801e4ea:	9901      	ldr	r1, [sp, #4]
 801e4ec:	2900      	cmp	r1, #0
 801e4ee:	dd1a      	ble.n	801e526 <__multiply+0x2be>
 801e4f0:	9b02      	ldr	r3, [sp, #8]
 801e4f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801e4f6:	3b04      	subs	r3, #4
 801e4f8:	b9a8      	cbnz	r0, 801e526 <__multiply+0x2be>
 801e4fa:	9901      	ldr	r1, [sp, #4]
 801e4fc:	1e4a      	subs	r2, r1, #1
 801e4fe:	07d0      	lsls	r0, r2, #31
 801e500:	d517      	bpl.n	801e532 <__multiply+0x2ca>
 801e502:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 801e506:	9201      	str	r2, [sp, #4]
 801e508:	b968      	cbnz	r0, 801e526 <__multiply+0x2be>
 801e50a:	9a01      	ldr	r2, [sp, #4]
 801e50c:	e008      	b.n	801e520 <__multiply+0x2b8>
 801e50e:	f853 1c04 	ldr.w	r1, [r3, #-4]
 801e512:	3b04      	subs	r3, #4
 801e514:	b931      	cbnz	r1, 801e524 <__multiply+0x2bc>
 801e516:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801e51a:	3a01      	subs	r2, #1
 801e51c:	3b04      	subs	r3, #4
 801e51e:	b908      	cbnz	r0, 801e524 <__multiply+0x2bc>
 801e520:	3a01      	subs	r2, #1
 801e522:	d1f4      	bne.n	801e50e <__multiply+0x2a6>
 801e524:	9201      	str	r2, [sp, #4]
 801e526:	9901      	ldr	r1, [sp, #4]
 801e528:	9803      	ldr	r0, [sp, #12]
 801e52a:	6101      	str	r1, [r0, #16]
 801e52c:	b005      	add	sp, #20
 801e52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e532:	460a      	mov	r2, r1
 801e534:	e7f4      	b.n	801e520 <__multiply+0x2b8>
 801e536:	bf00      	nop

0801e538 <__pow5mult>:
 801e538:	f012 0303 	ands.w	r3, r2, #3
 801e53c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e540:	4614      	mov	r4, r2
 801e542:	4680      	mov	r8, r0
 801e544:	460f      	mov	r7, r1
 801e546:	d12b      	bne.n	801e5a0 <__pow5mult+0x68>
 801e548:	10a4      	asrs	r4, r4, #2
 801e54a:	d01b      	beq.n	801e584 <__pow5mult+0x4c>
 801e54c:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 801e550:	b92e      	cbnz	r6, 801e55e <__pow5mult+0x26>
 801e552:	e02e      	b.n	801e5b2 <__pow5mult+0x7a>
 801e554:	1064      	asrs	r4, r4, #1
 801e556:	d015      	beq.n	801e584 <__pow5mult+0x4c>
 801e558:	6835      	ldr	r5, [r6, #0]
 801e55a:	b1b5      	cbz	r5, 801e58a <__pow5mult+0x52>
 801e55c:	462e      	mov	r6, r5
 801e55e:	07e3      	lsls	r3, r4, #31
 801e560:	d5f8      	bpl.n	801e554 <__pow5mult+0x1c>
 801e562:	4639      	mov	r1, r7
 801e564:	4632      	mov	r2, r6
 801e566:	4640      	mov	r0, r8
 801e568:	f7ff fe7e 	bl	801e268 <__multiply>
 801e56c:	b1b7      	cbz	r7, 801e59c <__pow5mult+0x64>
 801e56e:	687a      	ldr	r2, [r7, #4]
 801e570:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 801e574:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801e578:	1064      	asrs	r4, r4, #1
 801e57a:	6039      	str	r1, [r7, #0]
 801e57c:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 801e580:	4607      	mov	r7, r0
 801e582:	d1e9      	bne.n	801e558 <__pow5mult+0x20>
 801e584:	4638      	mov	r0, r7
 801e586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e58a:	4631      	mov	r1, r6
 801e58c:	4632      	mov	r2, r6
 801e58e:	4640      	mov	r0, r8
 801e590:	f7ff fe6a 	bl	801e268 <__multiply>
 801e594:	6030      	str	r0, [r6, #0]
 801e596:	6005      	str	r5, [r0, #0]
 801e598:	4606      	mov	r6, r0
 801e59a:	e7e0      	b.n	801e55e <__pow5mult+0x26>
 801e59c:	4607      	mov	r7, r0
 801e59e:	e7d9      	b.n	801e554 <__pow5mult+0x1c>
 801e5a0:	1e5d      	subs	r5, r3, #1
 801e5a2:	4a09      	ldr	r2, [pc, #36]	; (801e5c8 <__pow5mult+0x90>)
 801e5a4:	2300      	movs	r3, #0
 801e5a6:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 801e5aa:	f7ff fceb 	bl	801df84 <__multadd>
 801e5ae:	4607      	mov	r7, r0
 801e5b0:	e7ca      	b.n	801e548 <__pow5mult+0x10>
 801e5b2:	4640      	mov	r0, r8
 801e5b4:	f240 2171 	movw	r1, #625	; 0x271
 801e5b8:	f7ff fe4c 	bl	801e254 <__i2b>
 801e5bc:	4606      	mov	r6, r0
 801e5be:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 801e5c2:	2000      	movs	r0, #0
 801e5c4:	6030      	str	r0, [r6, #0]
 801e5c6:	e7ca      	b.n	801e55e <__pow5mult+0x26>
 801e5c8:	080216d8 	.word	0x080216d8

0801e5cc <__lshift>:
 801e5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e5d0:	4617      	mov	r7, r2
 801e5d2:	690a      	ldr	r2, [r1, #16]
 801e5d4:	688b      	ldr	r3, [r1, #8]
 801e5d6:	117e      	asrs	r6, r7, #5
 801e5d8:	b083      	sub	sp, #12
 801e5da:	18b4      	adds	r4, r6, r2
 801e5dc:	9401      	str	r4, [sp, #4]
 801e5de:	3401      	adds	r4, #1
 801e5e0:	429c      	cmp	r4, r3
 801e5e2:	460d      	mov	r5, r1
 801e5e4:	4680      	mov	r8, r0
 801e5e6:	6849      	ldr	r1, [r1, #4]
 801e5e8:	dd03      	ble.n	801e5f2 <__lshift+0x26>
 801e5ea:	005b      	lsls	r3, r3, #1
 801e5ec:	3101      	adds	r1, #1
 801e5ee:	429c      	cmp	r4, r3
 801e5f0:	dcfb      	bgt.n	801e5ea <__lshift+0x1e>
 801e5f2:	4640      	mov	r0, r8
 801e5f4:	f7ff fc96 	bl	801df24 <_Balloc>
 801e5f8:	2e00      	cmp	r6, #0
 801e5fa:	f100 0114 	add.w	r1, r0, #20
 801e5fe:	dd1f      	ble.n	801e640 <__lshift+0x74>
 801e600:	2301      	movs	r3, #1
 801e602:	1e72      	subs	r2, r6, #1
 801e604:	f04f 0c00 	mov.w	ip, #0
 801e608:	42b3      	cmp	r3, r6
 801e60a:	f8c1 c000 	str.w	ip, [r1]
 801e60e:	ea02 0103 	and.w	r1, r2, r3
 801e612:	f100 0218 	add.w	r2, r0, #24
 801e616:	d010      	beq.n	801e63a <__lshift+0x6e>
 801e618:	b131      	cbz	r1, 801e628 <__lshift+0x5c>
 801e61a:	2302      	movs	r3, #2
 801e61c:	42b3      	cmp	r3, r6
 801e61e:	f8c2 c000 	str.w	ip, [r2]
 801e622:	f100 021c 	add.w	r2, r0, #28
 801e626:	d008      	beq.n	801e63a <__lshift+0x6e>
 801e628:	4611      	mov	r1, r2
 801e62a:	3302      	adds	r3, #2
 801e62c:	f841 cb04 	str.w	ip, [r1], #4
 801e630:	f8c2 c004 	str.w	ip, [r2, #4]
 801e634:	1d0a      	adds	r2, r1, #4
 801e636:	42b3      	cmp	r3, r6
 801e638:	d1f6      	bne.n	801e628 <__lshift+0x5c>
 801e63a:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 801e63e:	3114      	adds	r1, #20
 801e640:	692e      	ldr	r6, [r5, #16]
 801e642:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 801e646:	3614      	adds	r6, #20
 801e648:	f017 071f 	ands.w	r7, r7, #31
 801e64c:	f105 0e14 	add.w	lr, r5, #20
 801e650:	9700      	str	r7, [sp, #0]
 801e652:	d05b      	beq.n	801e70c <__lshift+0x140>
 801e654:	f8de 2000 	ldr.w	r2, [lr]
 801e658:	fa02 f207 	lsl.w	r2, r2, r7
 801e65c:	f105 0318 	add.w	r3, r5, #24
 801e660:	f841 2b04 	str.w	r2, [r1], #4
 801e664:	ea6f 090e 	mvn.w	r9, lr
 801e668:	f853 2c04 	ldr.w	r2, [r3, #-4]
 801e66c:	eb06 0a09 	add.w	sl, r6, r9
 801e670:	f1c7 0e20 	rsb	lr, r7, #32
 801e674:	429e      	cmp	r6, r3
 801e676:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 801e67a:	fa22 f90e 	lsr.w	r9, r2, lr
 801e67e:	d931      	bls.n	801e6e4 <__lshift+0x118>
 801e680:	f1ba 0f00 	cmp.w	sl, #0
 801e684:	d00f      	beq.n	801e6a6 <__lshift+0xda>
 801e686:	681f      	ldr	r7, [r3, #0]
 801e688:	9b00      	ldr	r3, [sp, #0]
 801e68a:	fa07 f703 	lsl.w	r7, r7, r3
 801e68e:	ea49 0207 	orr.w	r2, r9, r7
 801e692:	f105 031c 	add.w	r3, r5, #28
 801e696:	f841 2b04 	str.w	r2, [r1], #4
 801e69a:	f853 7c04 	ldr.w	r7, [r3, #-4]
 801e69e:	429e      	cmp	r6, r3
 801e6a0:	fa27 f90e 	lsr.w	r9, r7, lr
 801e6a4:	d91e      	bls.n	801e6e4 <__lshift+0x118>
 801e6a6:	681a      	ldr	r2, [r3, #0]
 801e6a8:	f8dd b000 	ldr.w	fp, [sp]
 801e6ac:	460f      	mov	r7, r1
 801e6ae:	fa02 fc0b 	lsl.w	ip, r2, fp
 801e6b2:	ea49 090c 	orr.w	r9, r9, ip
 801e6b6:	f847 9b04 	str.w	r9, [r7], #4
 801e6ba:	461a      	mov	r2, r3
 801e6bc:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801e6c0:	f852 3b04 	ldr.w	r3, [r2], #4
 801e6c4:	fa0a fc0b 	lsl.w	ip, sl, fp
 801e6c8:	fa23 fb0e 	lsr.w	fp, r3, lr
 801e6cc:	ea4b 0a0c 	orr.w	sl, fp, ip
 801e6d0:	4613      	mov	r3, r2
 801e6d2:	f8c1 a004 	str.w	sl, [r1, #4]
 801e6d6:	f853 9b04 	ldr.w	r9, [r3], #4
 801e6da:	1d39      	adds	r1, r7, #4
 801e6dc:	429e      	cmp	r6, r3
 801e6de:	fa29 f90e 	lsr.w	r9, r9, lr
 801e6e2:	d8e0      	bhi.n	801e6a6 <__lshift+0xda>
 801e6e4:	f8c1 9000 	str.w	r9, [r1]
 801e6e8:	f1b9 0f00 	cmp.w	r9, #0
 801e6ec:	d001      	beq.n	801e6f2 <__lshift+0x126>
 801e6ee:	9c01      	ldr	r4, [sp, #4]
 801e6f0:	3402      	adds	r4, #2
 801e6f2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 801e6f6:	686a      	ldr	r2, [r5, #4]
 801e6f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801e6fc:	3c01      	subs	r4, #1
 801e6fe:	6104      	str	r4, [r0, #16]
 801e700:	6029      	str	r1, [r5, #0]
 801e702:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801e706:	b003      	add	sp, #12
 801e708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e70c:	ea6f 030e 	mvn.w	r3, lr
 801e710:	f8de 7000 	ldr.w	r7, [lr]
 801e714:	f105 0218 	add.w	r2, r5, #24
 801e718:	18f3      	adds	r3, r6, r3
 801e71a:	4296      	cmp	r6, r2
 801e71c:	f841 7b04 	str.w	r7, [r1], #4
 801e720:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801e724:	d9e5      	bls.n	801e6f2 <__lshift+0x126>
 801e726:	b133      	cbz	r3, 801e736 <__lshift+0x16a>
 801e728:	6813      	ldr	r3, [r2, #0]
 801e72a:	f105 021c 	add.w	r2, r5, #28
 801e72e:	4296      	cmp	r6, r2
 801e730:	f841 3b04 	str.w	r3, [r1], #4
 801e734:	d9dd      	bls.n	801e6f2 <__lshift+0x126>
 801e736:	4694      	mov	ip, r2
 801e738:	460f      	mov	r7, r1
 801e73a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801e73e:	f847 3b04 	str.w	r3, [r7], #4
 801e742:	6853      	ldr	r3, [r2, #4]
 801e744:	f10c 0204 	add.w	r2, ip, #4
 801e748:	604b      	str	r3, [r1, #4]
 801e74a:	1d39      	adds	r1, r7, #4
 801e74c:	4296      	cmp	r6, r2
 801e74e:	d8f2      	bhi.n	801e736 <__lshift+0x16a>
 801e750:	e7cf      	b.n	801e6f2 <__lshift+0x126>
 801e752:	bf00      	nop

0801e754 <__mcmp>:
 801e754:	b4f0      	push	{r4, r5, r6, r7}
 801e756:	690b      	ldr	r3, [r1, #16]
 801e758:	4605      	mov	r5, r0
 801e75a:	6900      	ldr	r0, [r0, #16]
 801e75c:	1ac0      	subs	r0, r0, r3
 801e75e:	d124      	bne.n	801e7aa <__mcmp+0x56>
 801e760:	1d1a      	adds	r2, r3, #4
 801e762:	0094      	lsls	r4, r2, #2
 801e764:	192b      	adds	r3, r5, r4
 801e766:	1d1e      	adds	r6, r3, #4
 801e768:	1909      	adds	r1, r1, r4
 801e76a:	3514      	adds	r5, #20
 801e76c:	f856 4c04 	ldr.w	r4, [r6, #-4]
 801e770:	680a      	ldr	r2, [r1, #0]
 801e772:	43ef      	mvns	r7, r5
 801e774:	19be      	adds	r6, r7, r6
 801e776:	4294      	cmp	r4, r2
 801e778:	f3c6 0680 	ubfx	r6, r6, #2, #1
 801e77c:	d110      	bne.n	801e7a0 <__mcmp+0x4c>
 801e77e:	429d      	cmp	r5, r3
 801e780:	d213      	bcs.n	801e7aa <__mcmp+0x56>
 801e782:	b13e      	cbz	r6, 801e794 <__mcmp+0x40>
 801e784:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 801e788:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801e78c:	4294      	cmp	r4, r2
 801e78e:	d107      	bne.n	801e7a0 <__mcmp+0x4c>
 801e790:	429d      	cmp	r5, r3
 801e792:	d20a      	bcs.n	801e7aa <__mcmp+0x56>
 801e794:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 801e798:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801e79c:	4294      	cmp	r4, r2
 801e79e:	d0f1      	beq.n	801e784 <__mcmp+0x30>
 801e7a0:	42a2      	cmp	r2, r4
 801e7a2:	bf94      	ite	ls
 801e7a4:	2001      	movls	r0, #1
 801e7a6:	f04f 30ff 	movhi.w	r0, #4294967295
 801e7aa:	bcf0      	pop	{r4, r5, r6, r7}
 801e7ac:	4770      	bx	lr
 801e7ae:	bf00      	nop

0801e7b0 <__mdiff>:
 801e7b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e7b4:	460f      	mov	r7, r1
 801e7b6:	4605      	mov	r5, r0
 801e7b8:	4611      	mov	r1, r2
 801e7ba:	4638      	mov	r0, r7
 801e7bc:	4693      	mov	fp, r2
 801e7be:	f7ff ffc9 	bl	801e754 <__mcmp>
 801e7c2:	1e04      	subs	r4, r0, #0
 801e7c4:	f000 80f1 	beq.w	801e9aa <__mdiff+0x1fa>
 801e7c8:	f2c0 80ea 	blt.w	801e9a0 <__mdiff+0x1f0>
 801e7cc:	2400      	movs	r4, #0
 801e7ce:	4628      	mov	r0, r5
 801e7d0:	6879      	ldr	r1, [r7, #4]
 801e7d2:	f7ff fba7 	bl	801df24 <_Balloc>
 801e7d6:	f8db 6014 	ldr.w	r6, [fp, #20]
 801e7da:	697a      	ldr	r2, [r7, #20]
 801e7dc:	f8db 5010 	ldr.w	r5, [fp, #16]
 801e7e0:	60c4      	str	r4, [r0, #12]
 801e7e2:	fa1f fc82 	uxth.w	ip, r2
 801e7e6:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 801e7ea:	b2b4      	uxth	r4, r6
 801e7ec:	ebc4 060c 	rsb	r6, r4, ip
 801e7f0:	693b      	ldr	r3, [r7, #16]
 801e7f2:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 801e7f6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801e7fa:	f10b 0114 	add.w	r1, fp, #20
 801e7fe:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 801e802:	f105 0814 	add.w	r8, r5, #20
 801e806:	43c9      	mvns	r1, r1
 801e808:	b2b4      	uxth	r4, r6
 801e80a:	f10b 0618 	add.w	r6, fp, #24
 801e80e:	eb08 0201 	add.w	r2, r8, r1
 801e812:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801e816:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 801e81a:	f100 0518 	add.w	r5, r0, #24
 801e81e:	45b0      	cmp	r8, r6
 801e820:	f3c2 0180 	ubfx	r1, r2, #2, #1
 801e824:	6144      	str	r4, [r0, #20]
 801e826:	f109 0914 	add.w	r9, r9, #20
 801e82a:	f107 0c18 	add.w	ip, r7, #24
 801e82e:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 801e832:	462a      	mov	r2, r5
 801e834:	d952      	bls.n	801e8dc <__mdiff+0x12c>
 801e836:	b1d9      	cbz	r1, 801e870 <__mdiff+0xc0>
 801e838:	f8dc 2000 	ldr.w	r2, [ip]
 801e83c:	6836      	ldr	r6, [r6, #0]
 801e83e:	fa1a fe82 	uxtah	lr, sl, r2
 801e842:	0c31      	lsrs	r1, r6, #16
 801e844:	b2b4      	uxth	r4, r6
 801e846:	ebc4 060e 	rsb	r6, r4, lr
 801e84a:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 801e84e:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 801e852:	b2b2      	uxth	r2, r6
 801e854:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 801e858:	f10b 061c 	add.w	r6, fp, #28
 801e85c:	602c      	str	r4, [r5, #0]
 801e85e:	45b0      	cmp	r8, r6
 801e860:	f100 051c 	add.w	r5, r0, #28
 801e864:	f107 0c1c 	add.w	ip, r7, #28
 801e868:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 801e86c:	462a      	mov	r2, r5
 801e86e:	d935      	bls.n	801e8dc <__mdiff+0x12c>
 801e870:	4662      	mov	r2, ip
 801e872:	4637      	mov	r7, r6
 801e874:	f852 1b04 	ldr.w	r1, [r2], #4
 801e878:	f857 4b04 	ldr.w	r4, [r7], #4
 801e87c:	fa1a fe81 	uxtah	lr, sl, r1
 801e880:	fa1f fb84 	uxth.w	fp, r4
 801e884:	0c24      	lsrs	r4, r4, #16
 801e886:	ebcb 0a0e 	rsb	sl, fp, lr
 801e88a:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 801e88e:	eb01 442a 	add.w	r4, r1, sl, asr #16
 801e892:	fa1f fe8a 	uxth.w	lr, sl
 801e896:	4629      	mov	r1, r5
 801e898:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 801e89c:	f841 bb04 	str.w	fp, [r1], #4
 801e8a0:	f8dc c004 	ldr.w	ip, [ip, #4]
 801e8a4:	6876      	ldr	r6, [r6, #4]
 801e8a6:	fa1f fa8c 	uxth.w	sl, ip
 801e8aa:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 801e8ae:	fa1f fb86 	uxth.w	fp, r6
 801e8b2:	ea4f 4616 	mov.w	r6, r6, lsr #16
 801e8b6:	ebcb 0404 	rsb	r4, fp, r4
 801e8ba:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 801e8be:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 801e8c2:	b2a6      	uxth	r6, r4
 801e8c4:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 801e8c8:	1d3e      	adds	r6, r7, #4
 801e8ca:	606c      	str	r4, [r5, #4]
 801e8cc:	1d0d      	adds	r5, r1, #4
 801e8ce:	45b0      	cmp	r8, r6
 801e8d0:	f102 0c04 	add.w	ip, r2, #4
 801e8d4:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 801e8d8:	462a      	mov	r2, r5
 801e8da:	d8c9      	bhi.n	801e870 <__mdiff+0xc0>
 801e8dc:	45e1      	cmp	r9, ip
 801e8de:	d955      	bls.n	801e98c <__mdiff+0x1dc>
 801e8e0:	4662      	mov	r2, ip
 801e8e2:	ea6f 040c 	mvn.w	r4, ip
 801e8e6:	f852 1b04 	ldr.w	r1, [r2], #4
 801e8ea:	fa1a fe81 	uxtah	lr, sl, r1
 801e8ee:	ea4f 4811 	mov.w	r8, r1, lsr #16
 801e8f2:	eb08 482e 	add.w	r8, r8, lr, asr #16
 801e8f6:	fa1f fa8e 	uxth.w	sl, lr
 801e8fa:	4629      	mov	r1, r5
 801e8fc:	eb09 0604 	add.w	r6, r9, r4
 801e900:	4591      	cmp	r9, r2
 801e902:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 801e906:	f841 4b04 	str.w	r4, [r1], #4
 801e90a:	f3c6 0680 	ubfx	r6, r6, #2, #1
 801e90e:	ea4f 4828 	mov.w	r8, r8, asr #16
 801e912:	d933      	bls.n	801e97c <__mdiff+0x1cc>
 801e914:	b186      	cbz	r6, 801e938 <__mdiff+0x188>
 801e916:	f852 4b04 	ldr.w	r4, [r2], #4
 801e91a:	fa18 fe84 	uxtah	lr, r8, r4
 801e91e:	0c26      	lsrs	r6, r4, #16
 801e920:	eb06 462e 	add.w	r6, r6, lr, asr #16
 801e924:	fa1f f88e 	uxth.w	r8, lr
 801e928:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 801e92c:	4591      	cmp	r9, r2
 801e92e:	f841 4b04 	str.w	r4, [r1], #4
 801e932:	ea4f 4826 	mov.w	r8, r6, asr #16
 801e936:	d921      	bls.n	801e97c <__mdiff+0x1cc>
 801e938:	4617      	mov	r7, r2
 801e93a:	460e      	mov	r6, r1
 801e93c:	f857 4b04 	ldr.w	r4, [r7], #4
 801e940:	fa18 fe84 	uxtah	lr, r8, r4
 801e944:	0c24      	lsrs	r4, r4, #16
 801e946:	eb04 442e 	add.w	r4, r4, lr, asr #16
 801e94a:	fa1f f88e 	uxth.w	r8, lr
 801e94e:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 801e952:	f846 eb04 	str.w	lr, [r6], #4
 801e956:	6852      	ldr	r2, [r2, #4]
 801e958:	fa1f f882 	uxth.w	r8, r2
 801e95c:	eb08 4424 	add.w	r4, r8, r4, asr #16
 801e960:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801e964:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 801e968:	b2a4      	uxth	r4, r4
 801e96a:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 801e96e:	1d3a      	adds	r2, r7, #4
 801e970:	604c      	str	r4, [r1, #4]
 801e972:	1d31      	adds	r1, r6, #4
 801e974:	4591      	cmp	r9, r2
 801e976:	ea4f 482e 	mov.w	r8, lr, asr #16
 801e97a:	d8dd      	bhi.n	801e938 <__mdiff+0x188>
 801e97c:	ea6f 010c 	mvn.w	r1, ip
 801e980:	eb01 0209 	add.w	r2, r1, r9
 801e984:	f022 0103 	bic.w	r1, r2, #3
 801e988:	1d0a      	adds	r2, r1, #4
 801e98a:	18aa      	adds	r2, r5, r2
 801e98c:	3a04      	subs	r2, #4
 801e98e:	b924      	cbnz	r4, 801e99a <__mdiff+0x1ea>
 801e990:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801e994:	3b01      	subs	r3, #1
 801e996:	2900      	cmp	r1, #0
 801e998:	d0fa      	beq.n	801e990 <__mdiff+0x1e0>
 801e99a:	6103      	str	r3, [r0, #16]
 801e99c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e9a0:	463b      	mov	r3, r7
 801e9a2:	2401      	movs	r4, #1
 801e9a4:	465f      	mov	r7, fp
 801e9a6:	469b      	mov	fp, r3
 801e9a8:	e711      	b.n	801e7ce <__mdiff+0x1e>
 801e9aa:	4628      	mov	r0, r5
 801e9ac:	4621      	mov	r1, r4
 801e9ae:	f7ff fab9 	bl	801df24 <_Balloc>
 801e9b2:	2201      	movs	r2, #1
 801e9b4:	6102      	str	r2, [r0, #16]
 801e9b6:	6144      	str	r4, [r0, #20]
 801e9b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e9bc <__ulp>:
 801e9bc:	2300      	movs	r3, #0
 801e9be:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 801e9c2:	400b      	ands	r3, r1
 801e9c4:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 801e9c8:	2800      	cmp	r0, #0
 801e9ca:	dd02      	ble.n	801e9d2 <__ulp+0x16>
 801e9cc:	4601      	mov	r1, r0
 801e9ce:	2000      	movs	r0, #0
 801e9d0:	4770      	bx	lr
 801e9d2:	4241      	negs	r1, r0
 801e9d4:	150b      	asrs	r3, r1, #20
 801e9d6:	2100      	movs	r1, #0
 801e9d8:	2b13      	cmp	r3, #19
 801e9da:	dd0b      	ble.n	801e9f4 <__ulp+0x38>
 801e9dc:	2b32      	cmp	r3, #50	; 0x32
 801e9de:	dd02      	ble.n	801e9e6 <__ulp+0x2a>
 801e9e0:	2201      	movs	r2, #1
 801e9e2:	4610      	mov	r0, r2
 801e9e4:	4770      	bx	lr
 801e9e6:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 801e9ea:	2301      	movs	r3, #1
 801e9ec:	fa03 f200 	lsl.w	r2, r3, r0
 801e9f0:	4610      	mov	r0, r2
 801e9f2:	4770      	bx	lr
 801e9f4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801e9f8:	fa41 f103 	asr.w	r1, r1, r3
 801e9fc:	2000      	movs	r0, #0
 801e9fe:	4770      	bx	lr

0801ea00 <__b2d>:
 801ea00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea04:	6906      	ldr	r6, [r0, #16]
 801ea06:	4688      	mov	r8, r1
 801ea08:	1d31      	adds	r1, r6, #4
 801ea0a:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 801ea0e:	4634      	mov	r4, r6
 801ea10:	f100 0714 	add.w	r7, r0, #20
 801ea14:	f854 5b04 	ldr.w	r5, [r4], #4
 801ea18:	4628      	mov	r0, r5
 801ea1a:	f7ff fbcf 	bl	801e1bc <__hi0bits>
 801ea1e:	f1c0 0320 	rsb	r3, r0, #32
 801ea22:	280a      	cmp	r0, #10
 801ea24:	f8c8 3000 	str.w	r3, [r8]
 801ea28:	4632      	mov	r2, r6
 801ea2a:	dc17      	bgt.n	801ea5c <__b2d+0x5c>
 801ea2c:	42b7      	cmp	r7, r6
 801ea2e:	f1c0 020b 	rsb	r2, r0, #11
 801ea32:	bf38      	it	cc
 801ea34:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 801ea38:	fa25 f302 	lsr.w	r3, r5, r2
 801ea3c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801ea40:	bf34      	ite	cc
 801ea42:	fa24 f202 	lsrcc.w	r2, r4, r2
 801ea46:	2200      	movcs	r2, #0
 801ea48:	3015      	adds	r0, #21
 801ea4a:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 801ea4e:	fa05 f500 	lsl.w	r5, r5, r0
 801ea52:	ea42 0005 	orr.w	r0, r2, r5
 801ea56:	4619      	mov	r1, r3
 801ea58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ea5c:	42b7      	cmp	r7, r6
 801ea5e:	d31f      	bcc.n	801eaa0 <__b2d+0xa0>
 801ea60:	2400      	movs	r4, #0
 801ea62:	f1b0 060b 	subs.w	r6, r0, #11
 801ea66:	d021      	beq.n	801eaac <__b2d+0xac>
 801ea68:	42ba      	cmp	r2, r7
 801ea6a:	fa05 f506 	lsl.w	r5, r5, r6
 801ea6e:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 801ea72:	bf88      	it	hi
 801ea74:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 801ea78:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 801ea7c:	fa24 fc01 	lsr.w	ip, r4, r1
 801ea80:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801ea84:	bf88      	it	hi
 801ea86:	fa22 f101 	lsrhi.w	r1, r2, r1
 801ea8a:	ea45 030c 	orr.w	r3, r5, ip
 801ea8e:	bf98      	it	ls
 801ea90:	2100      	movls	r1, #0
 801ea92:	fa04 f406 	lsl.w	r4, r4, r6
 801ea96:	ea41 0004 	orr.w	r0, r1, r4
 801ea9a:	4619      	mov	r1, r3
 801ea9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eaa0:	1f32      	subs	r2, r6, #4
 801eaa2:	f1b0 060b 	subs.w	r6, r0, #11
 801eaa6:	f854 4c08 	ldr.w	r4, [r4, #-8]
 801eaaa:	d1dd      	bne.n	801ea68 <__b2d+0x68>
 801eaac:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 801eab0:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 801eab4:	4620      	mov	r0, r4
 801eab6:	4619      	mov	r1, r3
 801eab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801eabc <__d2b>:
 801eabc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801eac0:	b083      	sub	sp, #12
 801eac2:	2101      	movs	r1, #1
 801eac4:	461d      	mov	r5, r3
 801eac6:	4614      	mov	r4, r2
 801eac8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801eaca:	f7ff fa2b 	bl	801df24 <_Balloc>
 801eace:	f3c5 560a 	ubfx	r6, r5, #20, #11
 801ead2:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 801ead6:	4680      	mov	r8, r0
 801ead8:	46a9      	mov	r9, r5
 801eada:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 801eade:	b10e      	cbz	r6, 801eae4 <__d2b+0x28>
 801eae0:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 801eae4:	9001      	str	r0, [sp, #4]
 801eae6:	2c00      	cmp	r4, #0
 801eae8:	d024      	beq.n	801eb34 <__d2b+0x78>
 801eaea:	aa02      	add	r2, sp, #8
 801eaec:	4668      	mov	r0, sp
 801eaee:	f842 4d08 	str.w	r4, [r2, #-8]!
 801eaf2:	f7ff fb81 	bl	801e1f8 <__lo0bits>
 801eaf6:	9b01      	ldr	r3, [sp, #4]
 801eaf8:	2800      	cmp	r0, #0
 801eafa:	d131      	bne.n	801eb60 <__d2b+0xa4>
 801eafc:	9c00      	ldr	r4, [sp, #0]
 801eafe:	f8c8 4014 	str.w	r4, [r8, #20]
 801eb02:	2b00      	cmp	r3, #0
 801eb04:	bf0c      	ite	eq
 801eb06:	2401      	moveq	r4, #1
 801eb08:	2402      	movne	r4, #2
 801eb0a:	f8c8 3018 	str.w	r3, [r8, #24]
 801eb0e:	f8c8 4010 	str.w	r4, [r8, #16]
 801eb12:	b9de      	cbnz	r6, 801eb4c <__d2b+0x90>
 801eb14:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 801eb18:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 801eb1c:	6910      	ldr	r0, [r2, #16]
 801eb1e:	603b      	str	r3, [r7, #0]
 801eb20:	f7ff fb4c 	bl	801e1bc <__hi0bits>
 801eb24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801eb26:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 801eb2a:	6008      	str	r0, [r1, #0]
 801eb2c:	4640      	mov	r0, r8
 801eb2e:	b003      	add	sp, #12
 801eb30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801eb34:	a801      	add	r0, sp, #4
 801eb36:	f7ff fb5f 	bl	801e1f8 <__lo0bits>
 801eb3a:	9901      	ldr	r1, [sp, #4]
 801eb3c:	2401      	movs	r4, #1
 801eb3e:	f8c8 1014 	str.w	r1, [r8, #20]
 801eb42:	f8c8 4010 	str.w	r4, [r8, #16]
 801eb46:	3020      	adds	r0, #32
 801eb48:	2e00      	cmp	r6, #0
 801eb4a:	d0e3      	beq.n	801eb14 <__d2b+0x58>
 801eb4c:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 801eb50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801eb52:	eb09 0200 	add.w	r2, r9, r0
 801eb56:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801eb5a:	603a      	str	r2, [r7, #0]
 801eb5c:	6018      	str	r0, [r3, #0]
 801eb5e:	e7e5      	b.n	801eb2c <__d2b+0x70>
 801eb60:	f1c0 0120 	rsb	r1, r0, #32
 801eb64:	9a00      	ldr	r2, [sp, #0]
 801eb66:	fa03 f401 	lsl.w	r4, r3, r1
 801eb6a:	ea44 0102 	orr.w	r1, r4, r2
 801eb6e:	fa23 f300 	lsr.w	r3, r3, r0
 801eb72:	f8c8 1014 	str.w	r1, [r8, #20]
 801eb76:	9301      	str	r3, [sp, #4]
 801eb78:	e7c3      	b.n	801eb02 <__d2b+0x46>
 801eb7a:	bf00      	nop

0801eb7c <__ratio>:
 801eb7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801eb7e:	b083      	sub	sp, #12
 801eb80:	460e      	mov	r6, r1
 801eb82:	4669      	mov	r1, sp
 801eb84:	4607      	mov	r7, r0
 801eb86:	f7ff ff3b 	bl	801ea00 <__b2d>
 801eb8a:	4604      	mov	r4, r0
 801eb8c:	460d      	mov	r5, r1
 801eb8e:	4630      	mov	r0, r6
 801eb90:	a901      	add	r1, sp, #4
 801eb92:	f7ff ff35 	bl	801ea00 <__b2d>
 801eb96:	4602      	mov	r2, r0
 801eb98:	460b      	mov	r3, r1
 801eb9a:	e89d 0003 	ldmia.w	sp, {r0, r1}
 801eb9e:	693f      	ldr	r7, [r7, #16]
 801eba0:	6936      	ldr	r6, [r6, #16]
 801eba2:	1a41      	subs	r1, r0, r1
 801eba4:	ebc6 0e07 	rsb	lr, r6, r7
 801eba8:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 801ebac:	f1bc 0f00 	cmp.w	ip, #0
 801ebb0:	4616      	mov	r6, r2
 801ebb2:	461f      	mov	r7, r3
 801ebb4:	dd07      	ble.n	801ebc6 <__ratio+0x4a>
 801ebb6:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 801ebba:	4620      	mov	r0, r4
 801ebbc:	4629      	mov	r1, r5
 801ebbe:	f7fb f8e1 	bl	8019d84 <__aeabi_ddiv>
 801ebc2:	b003      	add	sp, #12
 801ebc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ebc6:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 801ebca:	463b      	mov	r3, r7
 801ebcc:	e7f5      	b.n	801ebba <__ratio+0x3e>
 801ebce:	bf00      	nop

0801ebd0 <_mprec_log10>:
 801ebd0:	2817      	cmp	r0, #23
 801ebd2:	b538      	push	{r3, r4, r5, lr}
 801ebd4:	dd27      	ble.n	801ec26 <_mprec_log10+0x56>
 801ebd6:	2100      	movs	r1, #0
 801ebd8:	2300      	movs	r3, #0
 801ebda:	1e45      	subs	r5, r0, #1
 801ebdc:	2200      	movs	r2, #0
 801ebde:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801ebe2:	2000      	movs	r0, #0
 801ebe4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801ebe8:	f7fa ffa2 	bl	8019b30 <__aeabi_dmul>
 801ebec:	462c      	mov	r4, r5
 801ebee:	4602      	mov	r2, r0
 801ebf0:	460b      	mov	r3, r1
 801ebf2:	f005 0501 	and.w	r5, r5, #1
 801ebf6:	b19c      	cbz	r4, 801ec20 <_mprec_log10+0x50>
 801ebf8:	b965      	cbnz	r5, 801ec14 <_mprec_log10+0x44>
 801ebfa:	4619      	mov	r1, r3
 801ebfc:	2300      	movs	r3, #0
 801ebfe:	4610      	mov	r0, r2
 801ec00:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801ec04:	2200      	movs	r2, #0
 801ec06:	f7fa ff93 	bl	8019b30 <__aeabi_dmul>
 801ec0a:	2300      	movs	r3, #0
 801ec0c:	3c01      	subs	r4, #1
 801ec0e:	2200      	movs	r2, #0
 801ec10:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801ec14:	f7fa ff8c 	bl	8019b30 <__aeabi_dmul>
 801ec18:	3c01      	subs	r4, #1
 801ec1a:	4602      	mov	r2, r0
 801ec1c:	460b      	mov	r3, r1
 801ec1e:	d1ec      	bne.n	801ebfa <_mprec_log10+0x2a>
 801ec20:	4610      	mov	r0, r2
 801ec22:	4619      	mov	r1, r3
 801ec24:	bd38      	pop	{r3, r4, r5, pc}
 801ec26:	4b03      	ldr	r3, [pc, #12]	; (801ec34 <_mprec_log10+0x64>)
 801ec28:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 801ec2c:	e9d0 2300 	ldrd	r2, r3, [r0]
 801ec30:	e7f6      	b.n	801ec20 <_mprec_log10+0x50>
 801ec32:	bf00      	nop
 801ec34:	080216e8 	.word	0x080216e8

0801ec38 <__copybits>:
 801ec38:	b4f0      	push	{r4, r5, r6, r7}
 801ec3a:	6916      	ldr	r6, [r2, #16]
 801ec3c:	4694      	mov	ip, r2
 801ec3e:	3901      	subs	r1, #1
 801ec40:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801ec44:	114f      	asrs	r7, r1, #5
 801ec46:	f10c 0314 	add.w	r3, ip, #20
 801ec4a:	3614      	adds	r6, #20
 801ec4c:	1c7a      	adds	r2, r7, #1
 801ec4e:	42b3      	cmp	r3, r6
 801ec50:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 801ec54:	d227      	bcs.n	801eca6 <__copybits+0x6e>
 801ec56:	43da      	mvns	r2, r3
 801ec58:	f8dc 4014 	ldr.w	r4, [ip, #20]
 801ec5c:	4601      	mov	r1, r0
 801ec5e:	f10c 0318 	add.w	r3, ip, #24
 801ec62:	18b2      	adds	r2, r6, r2
 801ec64:	429e      	cmp	r6, r3
 801ec66:	f841 4b04 	str.w	r4, [r1], #4
 801ec6a:	f3c2 0280 	ubfx	r2, r2, #2, #1
 801ec6e:	d913      	bls.n	801ec98 <__copybits+0x60>
 801ec70:	b132      	cbz	r2, 801ec80 <__copybits+0x48>
 801ec72:	681a      	ldr	r2, [r3, #0]
 801ec74:	f10c 031c 	add.w	r3, ip, #28
 801ec78:	429e      	cmp	r6, r3
 801ec7a:	f841 2b04 	str.w	r2, [r1], #4
 801ec7e:	d90b      	bls.n	801ec98 <__copybits+0x60>
 801ec80:	461d      	mov	r5, r3
 801ec82:	460c      	mov	r4, r1
 801ec84:	f855 2b04 	ldr.w	r2, [r5], #4
 801ec88:	f844 2b04 	str.w	r2, [r4], #4
 801ec8c:	685b      	ldr	r3, [r3, #4]
 801ec8e:	604b      	str	r3, [r1, #4]
 801ec90:	1d2b      	adds	r3, r5, #4
 801ec92:	1d21      	adds	r1, r4, #4
 801ec94:	429e      	cmp	r6, r3
 801ec96:	d8f3      	bhi.n	801ec80 <__copybits+0x48>
 801ec98:	ebcc 0106 	rsb	r1, ip, r6
 801ec9c:	3915      	subs	r1, #21
 801ec9e:	f021 0203 	bic.w	r2, r1, #3
 801eca2:	1d13      	adds	r3, r2, #4
 801eca4:	18c0      	adds	r0, r0, r3
 801eca6:	4287      	cmp	r7, r0
 801eca8:	d915      	bls.n	801ecd6 <__copybits+0x9e>
 801ecaa:	4603      	mov	r3, r0
 801ecac:	2100      	movs	r1, #0
 801ecae:	f843 1b04 	str.w	r1, [r3], #4
 801ecb2:	43c0      	mvns	r0, r0
 801ecb4:	183a      	adds	r2, r7, r0
 801ecb6:	429f      	cmp	r7, r3
 801ecb8:	f3c2 0080 	ubfx	r0, r2, #2, #1
 801ecbc:	d90b      	bls.n	801ecd6 <__copybits+0x9e>
 801ecbe:	b118      	cbz	r0, 801ecc8 <__copybits+0x90>
 801ecc0:	f843 1b04 	str.w	r1, [r3], #4
 801ecc4:	429f      	cmp	r7, r3
 801ecc6:	d906      	bls.n	801ecd6 <__copybits+0x9e>
 801ecc8:	461a      	mov	r2, r3
 801ecca:	f842 1b04 	str.w	r1, [r2], #4
 801ecce:	6059      	str	r1, [r3, #4]
 801ecd0:	1d13      	adds	r3, r2, #4
 801ecd2:	429f      	cmp	r7, r3
 801ecd4:	d8f8      	bhi.n	801ecc8 <__copybits+0x90>
 801ecd6:	bcf0      	pop	{r4, r5, r6, r7}
 801ecd8:	4770      	bx	lr
 801ecda:	bf00      	nop

0801ecdc <__any_on>:
 801ecdc:	b430      	push	{r4, r5}
 801ecde:	6904      	ldr	r4, [r0, #16]
 801ece0:	114a      	asrs	r2, r1, #5
 801ece2:	4294      	cmp	r4, r2
 801ece4:	f100 0314 	add.w	r3, r0, #20
 801ece8:	da22      	bge.n	801ed30 <__any_on+0x54>
 801ecea:	4622      	mov	r2, r4
 801ecec:	3204      	adds	r2, #4
 801ecee:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 801ecf2:	1d01      	adds	r1, r0, #4
 801ecf4:	428b      	cmp	r3, r1
 801ecf6:	d229      	bcs.n	801ed4c <__any_on+0x70>
 801ecf8:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801ecfc:	b972      	cbnz	r2, 801ed1c <__any_on+0x40>
 801ecfe:	1ac1      	subs	r1, r0, r3
 801ed00:	1cca      	adds	r2, r1, #3
 801ed02:	0752      	lsls	r2, r2, #29
 801ed04:	d40d      	bmi.n	801ed22 <__any_on+0x46>
 801ed06:	4283      	cmp	r3, r0
 801ed08:	d220      	bcs.n	801ed4c <__any_on+0x70>
 801ed0a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801ed0e:	3804      	subs	r0, #4
 801ed10:	b922      	cbnz	r2, 801ed1c <__any_on+0x40>
 801ed12:	f850 1c04 	ldr.w	r1, [r0, #-4]
 801ed16:	3804      	subs	r0, #4
 801ed18:	2900      	cmp	r1, #0
 801ed1a:	d0f4      	beq.n	801ed06 <__any_on+0x2a>
 801ed1c:	2001      	movs	r0, #1
 801ed1e:	bc30      	pop	{r4, r5}
 801ed20:	4770      	bx	lr
 801ed22:	4283      	cmp	r3, r0
 801ed24:	d212      	bcs.n	801ed4c <__any_on+0x70>
 801ed26:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 801ed2a:	2900      	cmp	r1, #0
 801ed2c:	d0eb      	beq.n	801ed06 <__any_on+0x2a>
 801ed2e:	e7f5      	b.n	801ed1c <__any_on+0x40>
 801ed30:	dddc      	ble.n	801ecec <__any_on+0x10>
 801ed32:	f011 011f 	ands.w	r1, r1, #31
 801ed36:	d0d9      	beq.n	801ecec <__any_on+0x10>
 801ed38:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 801ed3c:	6964      	ldr	r4, [r4, #20]
 801ed3e:	fa24 f501 	lsr.w	r5, r4, r1
 801ed42:	fa05 f101 	lsl.w	r1, r5, r1
 801ed46:	42a1      	cmp	r1, r4
 801ed48:	d1e8      	bne.n	801ed1c <__any_on+0x40>
 801ed4a:	e7cf      	b.n	801ecec <__any_on+0x10>
 801ed4c:	2000      	movs	r0, #0
 801ed4e:	e7e6      	b.n	801ed1e <__any_on+0x42>

0801ed50 <cleanup_glue>:
 801ed50:	b538      	push	{r3, r4, r5, lr}
 801ed52:	460c      	mov	r4, r1
 801ed54:	6809      	ldr	r1, [r1, #0]
 801ed56:	4605      	mov	r5, r0
 801ed58:	b109      	cbz	r1, 801ed5e <cleanup_glue+0xe>
 801ed5a:	f7ff fff9 	bl	801ed50 <cleanup_glue>
 801ed5e:	4628      	mov	r0, r5
 801ed60:	4621      	mov	r1, r4
 801ed62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ed66:	f7fe bf27 	b.w	801dbb8 <_free_r>
 801ed6a:	bf00      	nop

0801ed6c <_reclaim_reent>:
 801ed6c:	4b21      	ldr	r3, [pc, #132]	; (801edf4 <_reclaim_reent+0x88>)
 801ed6e:	6819      	ldr	r1, [r3, #0]
 801ed70:	4288      	cmp	r0, r1
 801ed72:	b570      	push	{r4, r5, r6, lr}
 801ed74:	4605      	mov	r5, r0
 801ed76:	d030      	beq.n	801edda <_reclaim_reent+0x6e>
 801ed78:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 801ed7a:	b1a2      	cbz	r2, 801eda6 <_reclaim_reent+0x3a>
 801ed7c:	2000      	movs	r0, #0
 801ed7e:	4606      	mov	r6, r0
 801ed80:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 801ed84:	b139      	cbz	r1, 801ed96 <_reclaim_reent+0x2a>
 801ed86:	680c      	ldr	r4, [r1, #0]
 801ed88:	4628      	mov	r0, r5
 801ed8a:	f7fe ff15 	bl	801dbb8 <_free_r>
 801ed8e:	4621      	mov	r1, r4
 801ed90:	2c00      	cmp	r4, #0
 801ed92:	d1f8      	bne.n	801ed86 <_reclaim_reent+0x1a>
 801ed94:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 801ed96:	3601      	adds	r6, #1
 801ed98:	2e20      	cmp	r6, #32
 801ed9a:	4630      	mov	r0, r6
 801ed9c:	d1f0      	bne.n	801ed80 <_reclaim_reent+0x14>
 801ed9e:	4628      	mov	r0, r5
 801eda0:	4611      	mov	r1, r2
 801eda2:	f7fe ff09 	bl	801dbb8 <_free_r>
 801eda6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 801eda8:	b111      	cbz	r1, 801edb0 <_reclaim_reent+0x44>
 801edaa:	4628      	mov	r0, r5
 801edac:	f7fe ff04 	bl	801dbb8 <_free_r>
 801edb0:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 801edb4:	b151      	cbz	r1, 801edcc <_reclaim_reent+0x60>
 801edb6:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 801edba:	42b1      	cmp	r1, r6
 801edbc:	d006      	beq.n	801edcc <_reclaim_reent+0x60>
 801edbe:	680c      	ldr	r4, [r1, #0]
 801edc0:	4628      	mov	r0, r5
 801edc2:	f7fe fef9 	bl	801dbb8 <_free_r>
 801edc6:	42a6      	cmp	r6, r4
 801edc8:	4621      	mov	r1, r4
 801edca:	d1f8      	bne.n	801edbe <_reclaim_reent+0x52>
 801edcc:	6d69      	ldr	r1, [r5, #84]	; 0x54
 801edce:	b111      	cbz	r1, 801edd6 <_reclaim_reent+0x6a>
 801edd0:	4628      	mov	r0, r5
 801edd2:	f7fe fef1 	bl	801dbb8 <_free_r>
 801edd6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 801edd8:	b903      	cbnz	r3, 801eddc <_reclaim_reent+0x70>
 801edda:	bd70      	pop	{r4, r5, r6, pc}
 801eddc:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 801edde:	4628      	mov	r0, r5
 801ede0:	4788      	blx	r1
 801ede2:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 801ede6:	2900      	cmp	r1, #0
 801ede8:	d0f7      	beq.n	801edda <_reclaim_reent+0x6e>
 801edea:	4628      	mov	r0, r5
 801edec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801edf0:	f7ff bfae 	b.w	801ed50 <cleanup_glue>
 801edf4:	200004f8 	.word	0x200004f8

0801edf8 <_wrapup_reent>:
 801edf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801edfc:	4680      	mov	r8, r0
 801edfe:	2800      	cmp	r0, #0
 801ee00:	d02e      	beq.n	801ee60 <_wrapup_reent+0x68>
 801ee02:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 801ee06:	b317      	cbz	r7, 801ee4e <_wrapup_reent+0x56>
 801ee08:	687c      	ldr	r4, [r7, #4]
 801ee0a:	1e65      	subs	r5, r4, #1
 801ee0c:	d41c      	bmi.n	801ee48 <_wrapup_reent+0x50>
 801ee0e:	3402      	adds	r4, #2
 801ee10:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 801ee14:	f005 0901 	and.w	r9, r5, #1
 801ee18:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 801ee1c:	4780      	blx	r0
 801ee1e:	1e6e      	subs	r6, r5, #1
 801ee20:	b195      	cbz	r5, 801ee48 <_wrapup_reent+0x50>
 801ee22:	f1b9 0f00 	cmp.w	r9, #0
 801ee26:	d005      	beq.n	801ee34 <_wrapup_reent+0x3c>
 801ee28:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 801ee2c:	3e01      	subs	r6, #1
 801ee2e:	4788      	blx	r1
 801ee30:	1c73      	adds	r3, r6, #1
 801ee32:	d009      	beq.n	801ee48 <_wrapup_reent+0x50>
 801ee34:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 801ee38:	4790      	blx	r2
 801ee3a:	1e75      	subs	r5, r6, #1
 801ee3c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 801ee40:	4798      	blx	r3
 801ee42:	3e02      	subs	r6, #2
 801ee44:	2d00      	cmp	r5, #0
 801ee46:	d1f5      	bne.n	801ee34 <_wrapup_reent+0x3c>
 801ee48:	683f      	ldr	r7, [r7, #0]
 801ee4a:	2f00      	cmp	r7, #0
 801ee4c:	d1dc      	bne.n	801ee08 <_wrapup_reent+0x10>
 801ee4e:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 801ee52:	b119      	cbz	r1, 801ee5c <_wrapup_reent+0x64>
 801ee54:	4640      	mov	r0, r8
 801ee56:	4788      	blx	r1
 801ee58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ee5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ee60:	4b01      	ldr	r3, [pc, #4]	; (801ee68 <_wrapup_reent+0x70>)
 801ee62:	f8d3 8000 	ldr.w	r8, [r3]
 801ee66:	e7cc      	b.n	801ee02 <_wrapup_reent+0xa>
 801ee68:	200004f8 	.word	0x200004f8

0801ee6c <strcmp>:
 801ee6c:	ea80 0201 	eor.w	r2, r0, r1
 801ee70:	f012 0f03 	tst.w	r2, #3
 801ee74:	f040 803a 	bne.w	801eeec <strcmp_unaligned>
 801ee78:	f010 0203 	ands.w	r2, r0, #3
 801ee7c:	f020 0003 	bic.w	r0, r0, #3
 801ee80:	f021 0103 	bic.w	r1, r1, #3
 801ee84:	f850 cb04 	ldr.w	ip, [r0], #4
 801ee88:	bf08      	it	eq
 801ee8a:	f851 3b04 	ldreq.w	r3, [r1], #4
 801ee8e:	d00d      	beq.n	801eeac <strcmp+0x40>
 801ee90:	f082 0203 	eor.w	r2, r2, #3
 801ee94:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ee98:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801ee9c:	fa23 f202 	lsr.w	r2, r3, r2
 801eea0:	f851 3b04 	ldr.w	r3, [r1], #4
 801eea4:	ea4c 0c02 	orr.w	ip, ip, r2
 801eea8:	ea43 0302 	orr.w	r3, r3, r2
 801eeac:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 801eeb0:	459c      	cmp	ip, r3
 801eeb2:	bf01      	itttt	eq
 801eeb4:	ea22 020c 	biceq.w	r2, r2, ip
 801eeb8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 801eebc:	f850 cb04 	ldreq.w	ip, [r0], #4
 801eec0:	f851 3b04 	ldreq.w	r3, [r1], #4
 801eec4:	d0f2      	beq.n	801eeac <strcmp+0x40>
 801eec6:	ea4f 600c 	mov.w	r0, ip, lsl #24
 801eeca:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 801eece:	2801      	cmp	r0, #1
 801eed0:	bf28      	it	cs
 801eed2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 801eed6:	bf08      	it	eq
 801eed8:	0a1b      	lsreq	r3, r3, #8
 801eeda:	d0f4      	beq.n	801eec6 <strcmp+0x5a>
 801eedc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 801eee0:	ea4f 6010 	mov.w	r0, r0, lsr #24
 801eee4:	eba0 0003 	sub.w	r0, r0, r3
 801eee8:	4770      	bx	lr
 801eeea:	bf00      	nop

0801eeec <strcmp_unaligned>:
 801eeec:	f010 0f03 	tst.w	r0, #3
 801eef0:	d00a      	beq.n	801ef08 <strcmp_unaligned+0x1c>
 801eef2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801eef6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801eefa:	2a01      	cmp	r2, #1
 801eefc:	bf28      	it	cs
 801eefe:	429a      	cmpcs	r2, r3
 801ef00:	d0f4      	beq.n	801eeec <strcmp_unaligned>
 801ef02:	eba2 0003 	sub.w	r0, r2, r3
 801ef06:	4770      	bx	lr
 801ef08:	f84d 5d04 	str.w	r5, [sp, #-4]!
 801ef0c:	f84d 4d04 	str.w	r4, [sp, #-4]!
 801ef10:	f04f 0201 	mov.w	r2, #1
 801ef14:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 801ef18:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 801ef1c:	f001 0c03 	and.w	ip, r1, #3
 801ef20:	f021 0103 	bic.w	r1, r1, #3
 801ef24:	f850 4b04 	ldr.w	r4, [r0], #4
 801ef28:	f851 5b04 	ldr.w	r5, [r1], #4
 801ef2c:	f1bc 0f02 	cmp.w	ip, #2
 801ef30:	d026      	beq.n	801ef80 <strcmp_unaligned+0x94>
 801ef32:	d84b      	bhi.n	801efcc <strcmp_unaligned+0xe0>
 801ef34:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 801ef38:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 801ef3c:	eba4 0302 	sub.w	r3, r4, r2
 801ef40:	ea23 0304 	bic.w	r3, r3, r4
 801ef44:	d10d      	bne.n	801ef62 <strcmp_unaligned+0x76>
 801ef46:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 801ef4a:	bf08      	it	eq
 801ef4c:	f851 5b04 	ldreq.w	r5, [r1], #4
 801ef50:	d10a      	bne.n	801ef68 <strcmp_unaligned+0x7c>
 801ef52:	ea8c 0c04 	eor.w	ip, ip, r4
 801ef56:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 801ef5a:	d10c      	bne.n	801ef76 <strcmp_unaligned+0x8a>
 801ef5c:	f850 4b04 	ldr.w	r4, [r0], #4
 801ef60:	e7e8      	b.n	801ef34 <strcmp_unaligned+0x48>
 801ef62:	ea4f 2515 	mov.w	r5, r5, lsr #8
 801ef66:	e05c      	b.n	801f022 <strcmp_unaligned+0x136>
 801ef68:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 801ef6c:	d152      	bne.n	801f014 <strcmp_unaligned+0x128>
 801ef6e:	780d      	ldrb	r5, [r1, #0]
 801ef70:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 801ef74:	e055      	b.n	801f022 <strcmp_unaligned+0x136>
 801ef76:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 801ef7a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 801ef7e:	e050      	b.n	801f022 <strcmp_unaligned+0x136>
 801ef80:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 801ef84:	eba4 0302 	sub.w	r3, r4, r2
 801ef88:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 801ef8c:	ea23 0304 	bic.w	r3, r3, r4
 801ef90:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 801ef94:	d117      	bne.n	801efc6 <strcmp_unaligned+0xda>
 801ef96:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 801ef9a:	bf08      	it	eq
 801ef9c:	f851 5b04 	ldreq.w	r5, [r1], #4
 801efa0:	d107      	bne.n	801efb2 <strcmp_unaligned+0xc6>
 801efa2:	ea8c 0c04 	eor.w	ip, ip, r4
 801efa6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 801efaa:	d108      	bne.n	801efbe <strcmp_unaligned+0xd2>
 801efac:	f850 4b04 	ldr.w	r4, [r0], #4
 801efb0:	e7e6      	b.n	801ef80 <strcmp_unaligned+0x94>
 801efb2:	041b      	lsls	r3, r3, #16
 801efb4:	d12e      	bne.n	801f014 <strcmp_unaligned+0x128>
 801efb6:	880d      	ldrh	r5, [r1, #0]
 801efb8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801efbc:	e031      	b.n	801f022 <strcmp_unaligned+0x136>
 801efbe:	ea4f 4505 	mov.w	r5, r5, lsl #16
 801efc2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801efc6:	ea4f 4515 	mov.w	r5, r5, lsr #16
 801efca:	e02a      	b.n	801f022 <strcmp_unaligned+0x136>
 801efcc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 801efd0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 801efd4:	eba4 0302 	sub.w	r3, r4, r2
 801efd8:	ea23 0304 	bic.w	r3, r3, r4
 801efdc:	d10d      	bne.n	801effa <strcmp_unaligned+0x10e>
 801efde:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 801efe2:	bf08      	it	eq
 801efe4:	f851 5b04 	ldreq.w	r5, [r1], #4
 801efe8:	d10a      	bne.n	801f000 <strcmp_unaligned+0x114>
 801efea:	ea8c 0c04 	eor.w	ip, ip, r4
 801efee:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 801eff2:	d10a      	bne.n	801f00a <strcmp_unaligned+0x11e>
 801eff4:	f850 4b04 	ldr.w	r4, [r0], #4
 801eff8:	e7e8      	b.n	801efcc <strcmp_unaligned+0xe0>
 801effa:	ea4f 6515 	mov.w	r5, r5, lsr #24
 801effe:	e010      	b.n	801f022 <strcmp_unaligned+0x136>
 801f000:	f014 0fff 	tst.w	r4, #255	; 0xff
 801f004:	d006      	beq.n	801f014 <strcmp_unaligned+0x128>
 801f006:	f851 5b04 	ldr.w	r5, [r1], #4
 801f00a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 801f00e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 801f012:	e006      	b.n	801f022 <strcmp_unaligned+0x136>
 801f014:	f04f 0000 	mov.w	r0, #0
 801f018:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f01c:	f85d 5b04 	ldr.w	r5, [sp], #4
 801f020:	4770      	bx	lr
 801f022:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 801f026:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 801f02a:	2801      	cmp	r0, #1
 801f02c:	bf28      	it	cs
 801f02e:	4290      	cmpcs	r0, r2
 801f030:	bf04      	itt	eq
 801f032:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 801f036:	0a2d      	lsreq	r5, r5, #8
 801f038:	d0f3      	beq.n	801f022 <strcmp_unaligned+0x136>
 801f03a:	eba2 0000 	sub.w	r0, r2, r0
 801f03e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f042:	f85d 5b04 	ldr.w	r5, [sp], #4
 801f046:	4770      	bx	lr

0801f048 <__ssprint_r>:
 801f048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f04c:	6894      	ldr	r4, [r2, #8]
 801f04e:	6817      	ldr	r7, [r2, #0]
 801f050:	b083      	sub	sp, #12
 801f052:	4692      	mov	sl, r2
 801f054:	4681      	mov	r9, r0
 801f056:	460d      	mov	r5, r1
 801f058:	2c00      	cmp	r4, #0
 801f05a:	d06e      	beq.n	801f13a <__ssprint_r+0xf2>
 801f05c:	f04f 0b00 	mov.w	fp, #0
 801f060:	6808      	ldr	r0, [r1, #0]
 801f062:	688e      	ldr	r6, [r1, #8]
 801f064:	465c      	mov	r4, fp
 801f066:	2c00      	cmp	r4, #0
 801f068:	d047      	beq.n	801f0fa <__ssprint_r+0xb2>
 801f06a:	42b4      	cmp	r4, r6
 801f06c:	46b0      	mov	r8, r6
 801f06e:	d349      	bcc.n	801f104 <__ssprint_r+0xbc>
 801f070:	89ab      	ldrh	r3, [r5, #12]
 801f072:	f413 6f90 	tst.w	r3, #1152	; 0x480
 801f076:	d030      	beq.n	801f0da <__ssprint_r+0x92>
 801f078:	696e      	ldr	r6, [r5, #20]
 801f07a:	6929      	ldr	r1, [r5, #16]
 801f07c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 801f080:	ebc1 0800 	rsb	r8, r1, r0
 801f084:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 801f088:	1c60      	adds	r0, r4, #1
 801f08a:	1076      	asrs	r6, r6, #1
 801f08c:	4440      	add	r0, r8
 801f08e:	4286      	cmp	r6, r0
 801f090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801f094:	4632      	mov	r2, r6
 801f096:	b21b      	sxth	r3, r3
 801f098:	bf3c      	itt	cc
 801f09a:	4606      	movcc	r6, r0
 801f09c:	4632      	movcc	r2, r6
 801f09e:	4648      	mov	r0, r9
 801f0a0:	2b00      	cmp	r3, #0
 801f0a2:	d032      	beq.n	801f10a <__ssprint_r+0xc2>
 801f0a4:	4611      	mov	r1, r2
 801f0a6:	f7fb f8b5 	bl	801a214 <_malloc_r>
 801f0aa:	2800      	cmp	r0, #0
 801f0ac:	d036      	beq.n	801f11c <__ssprint_r+0xd4>
 801f0ae:	6929      	ldr	r1, [r5, #16]
 801f0b0:	9001      	str	r0, [sp, #4]
 801f0b2:	4642      	mov	r2, r8
 801f0b4:	f7fb fb5c 	bl	801a770 <memcpy>
 801f0b8:	89aa      	ldrh	r2, [r5, #12]
 801f0ba:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 801f0be:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 801f0c2:	81a9      	strh	r1, [r5, #12]
 801f0c4:	9901      	ldr	r1, [sp, #4]
 801f0c6:	ebc8 0306 	rsb	r3, r8, r6
 801f0ca:	eb01 0008 	add.w	r0, r1, r8
 801f0ce:	616e      	str	r6, [r5, #20]
 801f0d0:	6129      	str	r1, [r5, #16]
 801f0d2:	6028      	str	r0, [r5, #0]
 801f0d4:	4626      	mov	r6, r4
 801f0d6:	60ab      	str	r3, [r5, #8]
 801f0d8:	46a0      	mov	r8, r4
 801f0da:	4659      	mov	r1, fp
 801f0dc:	4642      	mov	r2, r8
 801f0de:	f000 ff53 	bl	801ff88 <memmove>
 801f0e2:	f8da 1008 	ldr.w	r1, [sl, #8]
 801f0e6:	68aa      	ldr	r2, [r5, #8]
 801f0e8:	6828      	ldr	r0, [r5, #0]
 801f0ea:	1b96      	subs	r6, r2, r6
 801f0ec:	4440      	add	r0, r8
 801f0ee:	1b0c      	subs	r4, r1, r4
 801f0f0:	60ae      	str	r6, [r5, #8]
 801f0f2:	6028      	str	r0, [r5, #0]
 801f0f4:	f8ca 4008 	str.w	r4, [sl, #8]
 801f0f8:	b1fc      	cbz	r4, 801f13a <__ssprint_r+0xf2>
 801f0fa:	f8d7 b000 	ldr.w	fp, [r7]
 801f0fe:	687c      	ldr	r4, [r7, #4]
 801f100:	3708      	adds	r7, #8
 801f102:	e7b0      	b.n	801f066 <__ssprint_r+0x1e>
 801f104:	4626      	mov	r6, r4
 801f106:	46a0      	mov	r8, r4
 801f108:	e7e7      	b.n	801f0da <__ssprint_r+0x92>
 801f10a:	f001 f809 	bl	8020120 <_realloc_r>
 801f10e:	4601      	mov	r1, r0
 801f110:	2800      	cmp	r0, #0
 801f112:	d1d8      	bne.n	801f0c6 <__ssprint_r+0x7e>
 801f114:	4648      	mov	r0, r9
 801f116:	6929      	ldr	r1, [r5, #16]
 801f118:	f7fe fd4e 	bl	801dbb8 <_free_r>
 801f11c:	89aa      	ldrh	r2, [r5, #12]
 801f11e:	2100      	movs	r1, #0
 801f120:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 801f124:	230c      	movs	r3, #12
 801f126:	f8c9 3000 	str.w	r3, [r9]
 801f12a:	81a8      	strh	r0, [r5, #12]
 801f12c:	f04f 30ff 	mov.w	r0, #4294967295
 801f130:	f8ca 1008 	str.w	r1, [sl, #8]
 801f134:	f8ca 1004 	str.w	r1, [sl, #4]
 801f138:	e002      	b.n	801f140 <__ssprint_r+0xf8>
 801f13a:	f8ca 4004 	str.w	r4, [sl, #4]
 801f13e:	4620      	mov	r0, r4
 801f140:	b003      	add	sp, #12
 801f142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f146:	bf00      	nop

0801f148 <_svfiprintf_r>:
 801f148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f14c:	b0af      	sub	sp, #188	; 0xbc
 801f14e:	9103      	str	r1, [sp, #12]
 801f150:	8989      	ldrh	r1, [r1, #12]
 801f152:	9005      	str	r0, [sp, #20]
 801f154:	f001 0480 	and.w	r4, r1, #128	; 0x80
 801f158:	b221      	sxth	r1, r4
 801f15a:	9309      	str	r3, [sp, #36]	; 0x24
 801f15c:	b121      	cbz	r1, 801f168 <_svfiprintf_r+0x20>
 801f15e:	9c03      	ldr	r4, [sp, #12]
 801f160:	6923      	ldr	r3, [r4, #16]
 801f162:	2b00      	cmp	r3, #0
 801f164:	f000 8690 	beq.w	801fe88 <_svfiprintf_r+0xd40>
 801f168:	2600      	movs	r6, #0
 801f16a:	ac1e      	add	r4, sp, #120	; 0x78
 801f16c:	4d9f      	ldr	r5, [pc, #636]	; (801f3ec <_svfiprintf_r+0x2a4>)
 801f16e:	9401      	str	r4, [sp, #4]
 801f170:	960b      	str	r6, [sp, #44]	; 0x2c
 801f172:	9411      	str	r4, [sp, #68]	; 0x44
 801f174:	9613      	str	r6, [sp, #76]	; 0x4c
 801f176:	9612      	str	r6, [sp, #72]	; 0x48
 801f178:	4691      	mov	r9, r2
 801f17a:	9607      	str	r6, [sp, #28]
 801f17c:	f899 2000 	ldrb.w	r2, [r9]
 801f180:	2a00      	cmp	r2, #0
 801f182:	f000 8403 	beq.w	801f98c <_svfiprintf_r+0x844>
 801f186:	2a25      	cmp	r2, #37	; 0x25
 801f188:	f000 8400 	beq.w	801f98c <_svfiprintf_r+0x844>
 801f18c:	f109 0701 	add.w	r7, r9, #1
 801f190:	e001      	b.n	801f196 <_svfiprintf_r+0x4e>
 801f192:	2925      	cmp	r1, #37	; 0x25
 801f194:	d004      	beq.n	801f1a0 <_svfiprintf_r+0x58>
 801f196:	463e      	mov	r6, r7
 801f198:	3701      	adds	r7, #1
 801f19a:	7831      	ldrb	r1, [r6, #0]
 801f19c:	2900      	cmp	r1, #0
 801f19e:	d1f8      	bne.n	801f192 <_svfiprintf_r+0x4a>
 801f1a0:	ebc9 0706 	rsb	r7, r9, r6
 801f1a4:	b17f      	cbz	r7, 801f1c6 <_svfiprintf_r+0x7e>
 801f1a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801f1a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801f1aa:	f8c4 9000 	str.w	r9, [r4]
 801f1ae:	1c51      	adds	r1, r2, #1
 801f1b0:	19d8      	adds	r0, r3, r7
 801f1b2:	2907      	cmp	r1, #7
 801f1b4:	6067      	str	r7, [r4, #4]
 801f1b6:	9013      	str	r0, [sp, #76]	; 0x4c
 801f1b8:	9112      	str	r1, [sp, #72]	; 0x48
 801f1ba:	f300 84d7 	bgt.w	801fb6c <_svfiprintf_r+0xa24>
 801f1be:	3408      	adds	r4, #8
 801f1c0:	9b07      	ldr	r3, [sp, #28]
 801f1c2:	19d8      	adds	r0, r3, r7
 801f1c4:	9007      	str	r0, [sp, #28]
 801f1c6:	7832      	ldrb	r2, [r6, #0]
 801f1c8:	2a00      	cmp	r2, #0
 801f1ca:	f000 8418 	beq.w	801f9fe <_svfiprintf_r+0x8b6>
 801f1ce:	2100      	movs	r1, #0
 801f1d0:	f04f 30ff 	mov.w	r0, #4294967295
 801f1d4:	7873      	ldrb	r3, [r6, #1]
 801f1d6:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 801f1da:	460a      	mov	r2, r1
 801f1dc:	f106 0901 	add.w	r9, r6, #1
 801f1e0:	9002      	str	r0, [sp, #8]
 801f1e2:	9108      	str	r1, [sp, #32]
 801f1e4:	4688      	mov	r8, r1
 801f1e6:	f109 0901 	add.w	r9, r9, #1
 801f1ea:	f1a3 0120 	sub.w	r1, r3, #32
 801f1ee:	2958      	cmp	r1, #88	; 0x58
 801f1f0:	f200 81fb 	bhi.w	801f5ea <_svfiprintf_r+0x4a2>
 801f1f4:	e8df f011 	tbh	[pc, r1, lsl #1]
 801f1f8:	01f901f2 	.word	0x01f901f2
 801f1fc:	01ed01f9 	.word	0x01ed01f9
 801f200:	01f901f9 	.word	0x01f901f9
 801f204:	01f901f9 	.word	0x01f901f9
 801f208:	01f901f9 	.word	0x01f901f9
 801f20c:	025a00a8 	.word	0x025a00a8
 801f210:	00b501f9 	.word	0x00b501f9
 801f214:	01f9025e 	.word	0x01f9025e
 801f218:	02440255 	.word	0x02440255
 801f21c:	02440244 	.word	0x02440244
 801f220:	02440244 	.word	0x02440244
 801f224:	02440244 	.word	0x02440244
 801f228:	02440244 	.word	0x02440244
 801f22c:	01f901f9 	.word	0x01f901f9
 801f230:	01f901f9 	.word	0x01f901f9
 801f234:	01f901f9 	.word	0x01f901f9
 801f238:	01f901f9 	.word	0x01f901f9
 801f23c:	01f901f9 	.word	0x01f901f9
 801f240:	01f90220 	.word	0x01f90220
 801f244:	01f901f9 	.word	0x01f901f9
 801f248:	01f901f9 	.word	0x01f901f9
 801f24c:	01f901f9 	.word	0x01f901f9
 801f250:	01f901f9 	.word	0x01f901f9
 801f254:	009601f9 	.word	0x009601f9
 801f258:	01f901f9 	.word	0x01f901f9
 801f25c:	01f901f9 	.word	0x01f901f9
 801f260:	005901f9 	.word	0x005901f9
 801f264:	01f901f9 	.word	0x01f901f9
 801f268:	01f901cb 	.word	0x01f901cb
 801f26c:	01f901f9 	.word	0x01f901f9
 801f270:	01f901f9 	.word	0x01f901f9
 801f274:	01f901f9 	.word	0x01f901f9
 801f278:	01f901f9 	.word	0x01f901f9
 801f27c:	012901f9 	.word	0x012901f9
 801f280:	01f90110 	.word	0x01f90110
 801f284:	01f901f9 	.word	0x01f901f9
 801f288:	0110010b 	.word	0x0110010b
 801f28c:	01f901f9 	.word	0x01f901f9
 801f290:	01f900fe 	.word	0x01f900fe
 801f294:	009801b7 	.word	0x009801b7
 801f298:	00e200e7 	.word	0x00e200e7
 801f29c:	00ba01f9 	.word	0x00ba01f9
 801f2a0:	005b01f9 	.word	0x005b01f9
 801f2a4:	01f901f9 	.word	0x01f901f9
 801f2a8:	0208      	.short	0x0208
 801f2aa:	f048 0810 	orr.w	r8, r8, #16
 801f2ae:	f018 0f20 	tst.w	r8, #32
 801f2b2:	f000 84f0 	beq.w	801fc96 <_svfiprintf_r+0xb4e>
 801f2b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801f2b8:	1df2      	adds	r2, r6, #7
 801f2ba:	f022 0107 	bic.w	r1, r2, #7
 801f2be:	e9d1 6700 	ldrd	r6, r7, [r1]
 801f2c2:	f101 0c08 	add.w	ip, r1, #8
 801f2c6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 801f2ca:	2301      	movs	r3, #1
 801f2cc:	f04f 0b00 	mov.w	fp, #0
 801f2d0:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 801f2d4:	9a02      	ldr	r2, [sp, #8]
 801f2d6:	2a00      	cmp	r2, #0
 801f2d8:	bfa8      	it	ge
 801f2da:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 801f2de:	ea56 0a07 	orrs.w	sl, r6, r7
 801f2e2:	f040 8360 	bne.w	801f9a6 <_svfiprintf_r+0x85e>
 801f2e6:	9902      	ldr	r1, [sp, #8]
 801f2e8:	2900      	cmp	r1, #0
 801f2ea:	f040 835c 	bne.w	801f9a6 <_svfiprintf_r+0x85e>
 801f2ee:	2b00      	cmp	r3, #0
 801f2f0:	f040 84cb 	bne.w	801fc8a <_svfiprintf_r+0xb42>
 801f2f4:	f018 0f01 	tst.w	r8, #1
 801f2f8:	f000 8516 	beq.w	801fd28 <_svfiprintf_r+0xbe0>
 801f2fc:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 801f300:	2730      	movs	r7, #48	; 0x30
 801f302:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 801f306:	9901      	ldr	r1, [sp, #4]
 801f308:	ebca 0201 	rsb	r2, sl, r1
 801f30c:	9204      	str	r2, [sp, #16]
 801f30e:	9f04      	ldr	r7, [sp, #16]
 801f310:	9b02      	ldr	r3, [sp, #8]
 801f312:	429f      	cmp	r7, r3
 801f314:	bfb8      	it	lt
 801f316:	461f      	movlt	r7, r3
 801f318:	f1bb 0f00 	cmp.w	fp, #0
 801f31c:	f000 80a7 	beq.w	801f46e <_svfiprintf_r+0x326>
 801f320:	3701      	adds	r7, #1
 801f322:	e0a4      	b.n	801f46e <_svfiprintf_r+0x326>
 801f324:	f048 0810 	orr.w	r8, r8, #16
 801f328:	f018 0320 	ands.w	r3, r8, #32
 801f32c:	f000 84d1 	beq.w	801fcd2 <_svfiprintf_r+0xb8a>
 801f330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f332:	1ddf      	adds	r7, r3, #7
 801f334:	f027 0207 	bic.w	r2, r7, #7
 801f338:	f102 0c08 	add.w	ip, r2, #8
 801f33c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 801f340:	e9d2 6700 	ldrd	r6, r7, [r2]
 801f344:	2300      	movs	r3, #0
 801f346:	e7c1      	b.n	801f2cc <_svfiprintf_r+0x184>
 801f348:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f34a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f34c:	6819      	ldr	r1, [r3, #0]
 801f34e:	9108      	str	r1, [sp, #32]
 801f350:	9b08      	ldr	r3, [sp, #32]
 801f352:	1d01      	adds	r1, r0, #4
 801f354:	2b00      	cmp	r3, #0
 801f356:	f280 84e2 	bge.w	801fd1e <_svfiprintf_r+0xbd6>
 801f35a:	9808      	ldr	r0, [sp, #32]
 801f35c:	9109      	str	r1, [sp, #36]	; 0x24
 801f35e:	4243      	negs	r3, r0
 801f360:	9308      	str	r3, [sp, #32]
 801f362:	f048 0804 	orr.w	r8, r8, #4
 801f366:	f899 3000 	ldrb.w	r3, [r9]
 801f36a:	e73c      	b.n	801f1e6 <_svfiprintf_r+0x9e>
 801f36c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801f370:	f8db a000 	ldr.w	sl, [fp]
 801f374:	2600      	movs	r6, #0
 801f376:	465f      	mov	r7, fp
 801f378:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 801f37c:	1d3b      	adds	r3, r7, #4
 801f37e:	f1ba 0f00 	cmp.w	sl, #0
 801f382:	f000 8575 	beq.w	801fe70 <_svfiprintf_r+0xd28>
 801f386:	9a02      	ldr	r2, [sp, #8]
 801f388:	2a00      	cmp	r2, #0
 801f38a:	4650      	mov	r0, sl
 801f38c:	f2c0 853f 	blt.w	801fe0e <_svfiprintf_r+0xcc6>
 801f390:	4631      	mov	r1, r6
 801f392:	9a02      	ldr	r2, [sp, #8]
 801f394:	9300      	str	r3, [sp, #0]
 801f396:	f7fe fd25 	bl	801dde4 <memchr>
 801f39a:	9900      	ldr	r1, [sp, #0]
 801f39c:	2800      	cmp	r0, #0
 801f39e:	f000 859b 	beq.w	801fed8 <_svfiprintf_r+0xd90>
 801f3a2:	9a02      	ldr	r2, [sp, #8]
 801f3a4:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 801f3a8:	9109      	str	r1, [sp, #36]	; 0x24
 801f3aa:	ebca 0300 	rsb	r3, sl, r0
 801f3ae:	4293      	cmp	r3, r2
 801f3b0:	9304      	str	r3, [sp, #16]
 801f3b2:	f340 8534 	ble.w	801fe1e <_svfiprintf_r+0xcd6>
 801f3b6:	9204      	str	r2, [sp, #16]
 801f3b8:	9602      	str	r6, [sp, #8]
 801f3ba:	e7a8      	b.n	801f30e <_svfiprintf_r+0x1c6>
 801f3bc:	f048 0820 	orr.w	r8, r8, #32
 801f3c0:	f899 3000 	ldrb.w	r3, [r9]
 801f3c4:	e70f      	b.n	801f1e6 <_svfiprintf_r+0x9e>
 801f3c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801f3c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801f3ca:	6831      	ldr	r1, [r6, #0]
 801f3cc:	460e      	mov	r6, r1
 801f3ce:	4908      	ldr	r1, [pc, #32]	; (801f3f0 <_svfiprintf_r+0x2a8>)
 801f3d0:	2730      	movs	r7, #48	; 0x30
 801f3d2:	2378      	movs	r3, #120	; 0x78
 801f3d4:	1d10      	adds	r0, r2, #4
 801f3d6:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 801f3da:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 801f3de:	9009      	str	r0, [sp, #36]	; 0x24
 801f3e0:	2700      	movs	r7, #0
 801f3e2:	f048 0802 	orr.w	r8, r8, #2
 801f3e6:	910b      	str	r1, [sp, #44]	; 0x2c
 801f3e8:	2302      	movs	r3, #2
 801f3ea:	e76f      	b.n	801f2cc <_svfiprintf_r+0x184>
 801f3ec:	08021800 	.word	0x08021800
 801f3f0:	0802167c 	.word	0x0802167c
 801f3f4:	f899 3000 	ldrb.w	r3, [r9]
 801f3f8:	4648      	mov	r0, r9
 801f3fa:	2b6c      	cmp	r3, #108	; 0x6c
 801f3fc:	bf03      	ittte	eq
 801f3fe:	f109 0901 	addeq.w	r9, r9, #1
 801f402:	f048 0820 	orreq.w	r8, r8, #32
 801f406:	7843      	ldrbeq	r3, [r0, #1]
 801f408:	f048 0810 	orrne.w	r8, r8, #16
 801f40c:	e6eb      	b.n	801f1e6 <_svfiprintf_r+0x9e>
 801f40e:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 801f412:	f899 3000 	ldrb.w	r3, [r9]
 801f416:	e6e6      	b.n	801f1e6 <_svfiprintf_r+0x9e>
 801f418:	f018 0f20 	tst.w	r8, #32
 801f41c:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801f420:	f000 8112 	beq.w	801f648 <_svfiprintf_r+0x500>
 801f424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f426:	1ddf      	adds	r7, r3, #7
 801f428:	f027 0607 	bic.w	r6, r7, #7
 801f42c:	e9d6 2300 	ldrd	r2, r3, [r6]
 801f430:	3608      	adds	r6, #8
 801f432:	2a00      	cmp	r2, #0
 801f434:	f173 0100 	sbcs.w	r1, r3, #0
 801f438:	9609      	str	r6, [sp, #36]	; 0x24
 801f43a:	461f      	mov	r7, r3
 801f43c:	4616      	mov	r6, r2
 801f43e:	f2c0 8116 	blt.w	801f66e <_svfiprintf_r+0x526>
 801f442:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 801f446:	2301      	movs	r3, #1
 801f448:	e744      	b.n	801f2d4 <_svfiprintf_r+0x18c>
 801f44a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801f44c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801f44e:	683b      	ldr	r3, [r7, #0]
 801f450:	2200      	movs	r2, #0
 801f452:	2701      	movs	r7, #1
 801f454:	1d08      	adds	r0, r1, #4
 801f456:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801f45a:	9009      	str	r0, [sp, #36]	; 0x24
 801f45c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 801f460:	9704      	str	r7, [sp, #16]
 801f462:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 801f466:	f04f 0b00 	mov.w	fp, #0
 801f46a:	f8cd b008 	str.w	fp, [sp, #8]
 801f46e:	f018 0102 	ands.w	r1, r8, #2
 801f472:	bf18      	it	ne
 801f474:	3702      	addne	r7, #2
 801f476:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 801f47a:	9106      	str	r1, [sp, #24]
 801f47c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801f480:	f040 815a 	bne.w	801f738 <_svfiprintf_r+0x5f0>
 801f484:	9808      	ldr	r0, [sp, #32]
 801f486:	ebc7 0b00 	rsb	fp, r7, r0
 801f48a:	f1bb 0f00 	cmp.w	fp, #0
 801f48e:	f340 8153 	ble.w	801f738 <_svfiprintf_r+0x5f0>
 801f492:	f1bb 0f10 	cmp.w	fp, #16
 801f496:	f340 8512 	ble.w	801febe <_svfiprintf_r+0xd76>
 801f49a:	f641 0610 	movw	r6, #6160	; 0x1810
 801f49e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801f4a0:	9812      	ldr	r0, [sp, #72]	; 0x48
 801f4a2:	4ba2      	ldr	r3, [pc, #648]	; (801f72c <_svfiprintf_r+0x5e4>)
 801f4a4:	f6c0 0602 	movt	r6, #2050	; 0x802
 801f4a8:	6026      	str	r6, [r4, #0]
 801f4aa:	2610      	movs	r6, #16
 801f4ac:	1991      	adds	r1, r2, r6
 801f4ae:	1c42      	adds	r2, r0, #1
 801f4b0:	f1ab 0c11 	sub.w	ip, fp, #17
 801f4b4:	2a07      	cmp	r2, #7
 801f4b6:	930c      	str	r3, [sp, #48]	; 0x30
 801f4b8:	6066      	str	r6, [r4, #4]
 801f4ba:	9113      	str	r1, [sp, #76]	; 0x4c
 801f4bc:	9212      	str	r2, [sp, #72]	; 0x48
 801f4be:	f3cc 1300 	ubfx	r3, ip, #4, #1
 801f4c2:	f300 83c8 	bgt.w	801fc56 <_svfiprintf_r+0xb0e>
 801f4c6:	3408      	adds	r4, #8
 801f4c8:	f1ab 0b10 	sub.w	fp, fp, #16
 801f4cc:	f1bb 0f10 	cmp.w	fp, #16
 801f4d0:	f340 8120 	ble.w	801f714 <_svfiprintf_r+0x5cc>
 801f4d4:	b19b      	cbz	r3, 801f4fe <_svfiprintf_r+0x3b6>
 801f4d6:	3201      	adds	r2, #1
 801f4d8:	f641 0310 	movw	r3, #6160	; 0x1810
 801f4dc:	3110      	adds	r1, #16
 801f4de:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f4e2:	2a07      	cmp	r2, #7
 801f4e4:	e884 0048 	stmia.w	r4, {r3, r6}
 801f4e8:	9113      	str	r1, [sp, #76]	; 0x4c
 801f4ea:	9212      	str	r2, [sp, #72]	; 0x48
 801f4ec:	f300 83c1 	bgt.w	801fc72 <_svfiprintf_r+0xb2a>
 801f4f0:	3408      	adds	r4, #8
 801f4f2:	f1ab 0b10 	sub.w	fp, fp, #16
 801f4f6:	f1bb 0f10 	cmp.w	fp, #16
 801f4fa:	f340 810b 	ble.w	801f714 <_svfiprintf_r+0x5cc>
 801f4fe:	4623      	mov	r3, r4
 801f500:	970d      	str	r7, [sp, #52]	; 0x34
 801f502:	9c03      	ldr	r4, [sp, #12]
 801f504:	9f05      	ldr	r7, [sp, #20]
 801f506:	e016      	b.n	801f536 <_svfiprintf_r+0x3ee>
 801f508:	3308      	adds	r3, #8
 801f50a:	3201      	adds	r2, #1
 801f50c:	f641 0010 	movw	r0, #6160	; 0x1810
 801f510:	3110      	adds	r1, #16
 801f512:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f516:	2a07      	cmp	r2, #7
 801f518:	e883 0041 	stmia.w	r3, {r0, r6}
 801f51c:	9113      	str	r1, [sp, #76]	; 0x4c
 801f51e:	9212      	str	r2, [sp, #72]	; 0x48
 801f520:	f1ab 0b10 	sub.w	fp, fp, #16
 801f524:	f300 80e3 	bgt.w	801f6ee <_svfiprintf_r+0x5a6>
 801f528:	f1ab 0b10 	sub.w	fp, fp, #16
 801f52c:	3308      	adds	r3, #8
 801f52e:	f1bb 0f10 	cmp.w	fp, #16
 801f532:	f340 80ed 	ble.w	801f710 <_svfiprintf_r+0x5c8>
 801f536:	3201      	adds	r2, #1
 801f538:	f641 0010 	movw	r0, #6160	; 0x1810
 801f53c:	3110      	adds	r1, #16
 801f53e:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f542:	2a07      	cmp	r2, #7
 801f544:	9113      	str	r1, [sp, #76]	; 0x4c
 801f546:	9212      	str	r2, [sp, #72]	; 0x48
 801f548:	e883 0041 	stmia.w	r3, {r0, r6}
 801f54c:	dddc      	ble.n	801f508 <_svfiprintf_r+0x3c0>
 801f54e:	4638      	mov	r0, r7
 801f550:	4621      	mov	r1, r4
 801f552:	aa11      	add	r2, sp, #68	; 0x44
 801f554:	f7ff fd78 	bl	801f048 <__ssprint_r>
 801f558:	2800      	cmp	r0, #0
 801f55a:	f040 8257 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801f55e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801f560:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801f562:	ab1e      	add	r3, sp, #120	; 0x78
 801f564:	e7d1      	b.n	801f50a <_svfiprintf_r+0x3c2>
 801f566:	f018 0f20 	tst.w	r8, #32
 801f56a:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801f56e:	f040 840f 	bne.w	801fd90 <_svfiprintf_r+0xc48>
 801f572:	f018 0f10 	tst.w	r8, #16
 801f576:	f000 846b 	beq.w	801fe50 <_svfiprintf_r+0xd08>
 801f57a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801f57e:	9e07      	ldr	r6, [sp, #28]
 801f580:	f8da 3000 	ldr.w	r3, [sl]
 801f584:	4650      	mov	r0, sl
 801f586:	1d01      	adds	r1, r0, #4
 801f588:	9109      	str	r1, [sp, #36]	; 0x24
 801f58a:	601e      	str	r6, [r3, #0]
 801f58c:	e5f6      	b.n	801f17c <_svfiprintf_r+0x34>
 801f58e:	4e68      	ldr	r6, [pc, #416]	; (801f730 <_svfiprintf_r+0x5e8>)
 801f590:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801f594:	f018 0f20 	tst.w	r8, #32
 801f598:	960b      	str	r6, [sp, #44]	; 0x2c
 801f59a:	d03c      	beq.n	801f616 <_svfiprintf_r+0x4ce>
 801f59c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f59e:	1dc7      	adds	r7, r0, #7
 801f5a0:	f027 0607 	bic.w	r6, r7, #7
 801f5a4:	f106 0c08 	add.w	ip, r6, #8
 801f5a8:	e9d6 6700 	ldrd	r6, r7, [r6]
 801f5ac:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 801f5b0:	f018 0f01 	tst.w	r8, #1
 801f5b4:	f000 8099 	beq.w	801f6ea <_svfiprintf_r+0x5a2>
 801f5b8:	ea56 0107 	orrs.w	r1, r6, r7
 801f5bc:	f000 8095 	beq.w	801f6ea <_svfiprintf_r+0x5a2>
 801f5c0:	2230      	movs	r2, #48	; 0x30
 801f5c2:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 801f5c6:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 801f5ca:	f048 0802 	orr.w	r8, r8, #2
 801f5ce:	2302      	movs	r3, #2
 801f5d0:	e67c      	b.n	801f2cc <_svfiprintf_r+0x184>
 801f5d2:	f048 0801 	orr.w	r8, r8, #1
 801f5d6:	f899 3000 	ldrb.w	r3, [r9]
 801f5da:	e604      	b.n	801f1e6 <_svfiprintf_r+0x9e>
 801f5dc:	f899 3000 	ldrb.w	r3, [r9]
 801f5e0:	2a00      	cmp	r2, #0
 801f5e2:	f47f ae00 	bne.w	801f1e6 <_svfiprintf_r+0x9e>
 801f5e6:	2220      	movs	r2, #32
 801f5e8:	e5fd      	b.n	801f1e6 <_svfiprintf_r+0x9e>
 801f5ea:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801f5ee:	2b00      	cmp	r3, #0
 801f5f0:	f000 8205 	beq.w	801f9fe <_svfiprintf_r+0x8b6>
 801f5f4:	2701      	movs	r7, #1
 801f5f6:	2200      	movs	r2, #0
 801f5f8:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 801f5fc:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801f600:	9704      	str	r7, [sp, #16]
 801f602:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 801f606:	e72e      	b.n	801f466 <_svfiprintf_r+0x31e>
 801f608:	4e4a      	ldr	r6, [pc, #296]	; (801f734 <_svfiprintf_r+0x5ec>)
 801f60a:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801f60e:	f018 0f20 	tst.w	r8, #32
 801f612:	960b      	str	r6, [sp, #44]	; 0x2c
 801f614:	d1c2      	bne.n	801f59c <_svfiprintf_r+0x454>
 801f616:	f018 0f10 	tst.w	r8, #16
 801f61a:	f040 83b0 	bne.w	801fd7e <_svfiprintf_r+0xc36>
 801f61e:	f018 0f40 	tst.w	r8, #64	; 0x40
 801f622:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801f626:	f000 840a 	beq.w	801fe3e <_svfiprintf_r+0xcf6>
 801f62a:	4658      	mov	r0, fp
 801f62c:	1d07      	adds	r7, r0, #4
 801f62e:	9709      	str	r7, [sp, #36]	; 0x24
 801f630:	f8bb 6000 	ldrh.w	r6, [fp]
 801f634:	2700      	movs	r7, #0
 801f636:	e7bb      	b.n	801f5b0 <_svfiprintf_r+0x468>
 801f638:	f048 0810 	orr.w	r8, r8, #16
 801f63c:	f018 0f20 	tst.w	r8, #32
 801f640:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801f644:	f47f aeee 	bne.w	801f424 <_svfiprintf_r+0x2dc>
 801f648:	f018 0f10 	tst.w	r8, #16
 801f64c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801f650:	f000 8370 	beq.w	801fd34 <_svfiprintf_r+0xbec>
 801f654:	f8db 6000 	ldr.w	r6, [fp]
 801f658:	17f7      	asrs	r7, r6, #31
 801f65a:	4659      	mov	r1, fp
 801f65c:	4632      	mov	r2, r6
 801f65e:	463b      	mov	r3, r7
 801f660:	1d08      	adds	r0, r1, #4
 801f662:	2a00      	cmp	r2, #0
 801f664:	f173 0100 	sbcs.w	r1, r3, #0
 801f668:	9009      	str	r0, [sp, #36]	; 0x24
 801f66a:	f6bf aeea 	bge.w	801f442 <_svfiprintf_r+0x2fa>
 801f66e:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 801f672:	4276      	negs	r6, r6
 801f674:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801f678:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 801f67c:	2301      	movs	r3, #1
 801f67e:	e629      	b.n	801f2d4 <_svfiprintf_r+0x18c>
 801f680:	4648      	mov	r0, r9
 801f682:	2100      	movs	r1, #0
 801f684:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801f688:	f810 3b01 	ldrb.w	r3, [r0], #1
 801f68c:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801f690:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 801f694:	2e09      	cmp	r6, #9
 801f696:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 801f69a:	4681      	mov	r9, r0
 801f69c:	d9f2      	bls.n	801f684 <_svfiprintf_r+0x53c>
 801f69e:	9108      	str	r1, [sp, #32]
 801f6a0:	e5a3      	b.n	801f1ea <_svfiprintf_r+0xa2>
 801f6a2:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 801f6a6:	f899 3000 	ldrb.w	r3, [r9]
 801f6aa:	e59c      	b.n	801f1e6 <_svfiprintf_r+0x9e>
 801f6ac:	f899 3000 	ldrb.w	r3, [r9]
 801f6b0:	222b      	movs	r2, #43	; 0x2b
 801f6b2:	e598      	b.n	801f1e6 <_svfiprintf_r+0x9e>
 801f6b4:	464e      	mov	r6, r9
 801f6b6:	f816 3b01 	ldrb.w	r3, [r6], #1
 801f6ba:	2b2a      	cmp	r3, #42	; 0x2a
 801f6bc:	f000 8414 	beq.w	801fee8 <_svfiprintf_r+0xda0>
 801f6c0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801f6c4:	2000      	movs	r0, #0
 801f6c6:	2909      	cmp	r1, #9
 801f6c8:	f200 8401 	bhi.w	801fece <_svfiprintf_r+0xd86>
 801f6cc:	f816 3b01 	ldrb.w	r3, [r6], #1
 801f6d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801f6d4:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 801f6d8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801f6dc:	2909      	cmp	r1, #9
 801f6de:	46b1      	mov	r9, r6
 801f6e0:	d9f4      	bls.n	801f6cc <_svfiprintf_r+0x584>
 801f6e2:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 801f6e6:	9002      	str	r0, [sp, #8]
 801f6e8:	e57f      	b.n	801f1ea <_svfiprintf_r+0xa2>
 801f6ea:	2302      	movs	r3, #2
 801f6ec:	e5ee      	b.n	801f2cc <_svfiprintf_r+0x184>
 801f6ee:	4638      	mov	r0, r7
 801f6f0:	4621      	mov	r1, r4
 801f6f2:	aa11      	add	r2, sp, #68	; 0x44
 801f6f4:	f7ff fca8 	bl	801f048 <__ssprint_r>
 801f6f8:	2800      	cmp	r0, #0
 801f6fa:	f040 8187 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801f6fe:	f1ab 0b10 	sub.w	fp, fp, #16
 801f702:	f1bb 0f10 	cmp.w	fp, #16
 801f706:	ab1e      	add	r3, sp, #120	; 0x78
 801f708:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801f70a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801f70c:	f73f af13 	bgt.w	801f536 <_svfiprintf_r+0x3ee>
 801f710:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801f712:	461c      	mov	r4, r3
 801f714:	3201      	adds	r2, #1
 801f716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801f718:	9212      	str	r2, [sp, #72]	; 0x48
 801f71a:	4459      	add	r1, fp
 801f71c:	2a07      	cmp	r2, #7
 801f71e:	e884 0808 	stmia.w	r4, {r3, fp}
 801f722:	9113      	str	r1, [sp, #76]	; 0x4c
 801f724:	f300 82c9 	bgt.w	801fcba <_svfiprintf_r+0xb72>
 801f728:	3408      	adds	r4, #8
 801f72a:	e007      	b.n	801f73c <_svfiprintf_r+0x5f4>
 801f72c:	08021810 	.word	0x08021810
 801f730:	08021668 	.word	0x08021668
 801f734:	0802167c 	.word	0x0802167c
 801f738:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801f73a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801f73c:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 801f740:	b160      	cbz	r0, 801f75c <_svfiprintf_r+0x614>
 801f742:	3201      	adds	r2, #1
 801f744:	3101      	adds	r1, #1
 801f746:	2001      	movs	r0, #1
 801f748:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 801f74c:	2a07      	cmp	r2, #7
 801f74e:	6023      	str	r3, [r4, #0]
 801f750:	6060      	str	r0, [r4, #4]
 801f752:	9113      	str	r1, [sp, #76]	; 0x4c
 801f754:	9212      	str	r2, [sp, #72]	; 0x48
 801f756:	f300 8266 	bgt.w	801fc26 <_svfiprintf_r+0xade>
 801f75a:	3408      	adds	r4, #8
 801f75c:	9b06      	ldr	r3, [sp, #24]
 801f75e:	b15b      	cbz	r3, 801f778 <_svfiprintf_r+0x630>
 801f760:	3201      	adds	r2, #1
 801f762:	3102      	adds	r1, #2
 801f764:	2302      	movs	r3, #2
 801f766:	a810      	add	r0, sp, #64	; 0x40
 801f768:	2a07      	cmp	r2, #7
 801f76a:	6020      	str	r0, [r4, #0]
 801f76c:	6063      	str	r3, [r4, #4]
 801f76e:	9113      	str	r1, [sp, #76]	; 0x4c
 801f770:	9212      	str	r2, [sp, #72]	; 0x48
 801f772:	f300 8264 	bgt.w	801fc3e <_svfiprintf_r+0xaf6>
 801f776:	3408      	adds	r4, #8
 801f778:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801f77a:	2e80      	cmp	r6, #128	; 0x80
 801f77c:	f000 815a 	beq.w	801fa34 <_svfiprintf_r+0x8ec>
 801f780:	f8dd b008 	ldr.w	fp, [sp, #8]
 801f784:	9e04      	ldr	r6, [sp, #16]
 801f786:	ebc6 060b 	rsb	r6, r6, fp
 801f78a:	2e00      	cmp	r6, #0
 801f78c:	dd67      	ble.n	801f85e <_svfiprintf_r+0x716>
 801f78e:	2e10      	cmp	r6, #16
 801f790:	f340 8348 	ble.w	801fe24 <_svfiprintf_r+0xcdc>
 801f794:	f04f 0b10 	mov.w	fp, #16
 801f798:	3201      	adds	r2, #1
 801f79a:	4ba4      	ldr	r3, [pc, #656]	; (801fa2c <_svfiprintf_r+0x8e4>)
 801f79c:	9212      	str	r2, [sp, #72]	; 0x48
 801f79e:	f1a6 0c11 	sub.w	ip, r6, #17
 801f7a2:	4459      	add	r1, fp
 801f7a4:	2a07      	cmp	r2, #7
 801f7a6:	9302      	str	r3, [sp, #8]
 801f7a8:	e884 0820 	stmia.w	r4, {r5, fp}
 801f7ac:	9113      	str	r1, [sp, #76]	; 0x4c
 801f7ae:	f3cc 1300 	ubfx	r3, ip, #4, #1
 801f7b2:	f300 81c1 	bgt.w	801fb38 <_svfiprintf_r+0x9f0>
 801f7b6:	3408      	adds	r4, #8
 801f7b8:	3e10      	subs	r6, #16
 801f7ba:	2e10      	cmp	r6, #16
 801f7bc:	dd44      	ble.n	801f848 <_svfiprintf_r+0x700>
 801f7be:	b163      	cbz	r3, 801f7da <_svfiprintf_r+0x692>
 801f7c0:	3201      	adds	r2, #1
 801f7c2:	3110      	adds	r1, #16
 801f7c4:	2a07      	cmp	r2, #7
 801f7c6:	e884 0820 	stmia.w	r4, {r5, fp}
 801f7ca:	9113      	str	r1, [sp, #76]	; 0x4c
 801f7cc:	9212      	str	r2, [sp, #72]	; 0x48
 801f7ce:	f300 81c1 	bgt.w	801fb54 <_svfiprintf_r+0xa0c>
 801f7d2:	3408      	adds	r4, #8
 801f7d4:	3e10      	subs	r6, #16
 801f7d6:	2e10      	cmp	r6, #16
 801f7d8:	dd36      	ble.n	801f848 <_svfiprintf_r+0x700>
 801f7da:	4620      	mov	r0, r4
 801f7dc:	9706      	str	r7, [sp, #24]
 801f7de:	9c03      	ldr	r4, [sp, #12]
 801f7e0:	9f05      	ldr	r7, [sp, #20]
 801f7e2:	e00d      	b.n	801f800 <_svfiprintf_r+0x6b8>
 801f7e4:	3008      	adds	r0, #8
 801f7e6:	3201      	adds	r2, #1
 801f7e8:	3110      	adds	r1, #16
 801f7ea:	3e10      	subs	r6, #16
 801f7ec:	2a07      	cmp	r2, #7
 801f7ee:	e880 0820 	stmia.w	r0, {r5, fp}
 801f7f2:	9113      	str	r1, [sp, #76]	; 0x4c
 801f7f4:	9212      	str	r2, [sp, #72]	; 0x48
 801f7f6:	dc17      	bgt.n	801f828 <_svfiprintf_r+0x6e0>
 801f7f8:	3e10      	subs	r6, #16
 801f7fa:	3008      	adds	r0, #8
 801f7fc:	2e10      	cmp	r6, #16
 801f7fe:	dd21      	ble.n	801f844 <_svfiprintf_r+0x6fc>
 801f800:	3201      	adds	r2, #1
 801f802:	3110      	adds	r1, #16
 801f804:	2a07      	cmp	r2, #7
 801f806:	9113      	str	r1, [sp, #76]	; 0x4c
 801f808:	9212      	str	r2, [sp, #72]	; 0x48
 801f80a:	e880 0820 	stmia.w	r0, {r5, fp}
 801f80e:	dde9      	ble.n	801f7e4 <_svfiprintf_r+0x69c>
 801f810:	4638      	mov	r0, r7
 801f812:	4621      	mov	r1, r4
 801f814:	aa11      	add	r2, sp, #68	; 0x44
 801f816:	f7ff fc17 	bl	801f048 <__ssprint_r>
 801f81a:	2800      	cmp	r0, #0
 801f81c:	f040 80f6 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801f820:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801f822:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801f824:	a81e      	add	r0, sp, #120	; 0x78
 801f826:	e7de      	b.n	801f7e6 <_svfiprintf_r+0x69e>
 801f828:	4638      	mov	r0, r7
 801f82a:	4621      	mov	r1, r4
 801f82c:	aa11      	add	r2, sp, #68	; 0x44
 801f82e:	f7ff fc0b 	bl	801f048 <__ssprint_r>
 801f832:	2800      	cmp	r0, #0
 801f834:	f040 80ea 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801f838:	3e10      	subs	r6, #16
 801f83a:	2e10      	cmp	r6, #16
 801f83c:	a81e      	add	r0, sp, #120	; 0x78
 801f83e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801f840:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801f842:	dcdd      	bgt.n	801f800 <_svfiprintf_r+0x6b8>
 801f844:	9f06      	ldr	r7, [sp, #24]
 801f846:	4604      	mov	r4, r0
 801f848:	3201      	adds	r2, #1
 801f84a:	9b02      	ldr	r3, [sp, #8]
 801f84c:	9212      	str	r2, [sp, #72]	; 0x48
 801f84e:	1989      	adds	r1, r1, r6
 801f850:	2a07      	cmp	r2, #7
 801f852:	e884 0048 	stmia.w	r4, {r3, r6}
 801f856:	9113      	str	r1, [sp, #76]	; 0x4c
 801f858:	f300 8193 	bgt.w	801fb82 <_svfiprintf_r+0xa3a>
 801f85c:	3408      	adds	r4, #8
 801f85e:	9b04      	ldr	r3, [sp, #16]
 801f860:	f8c4 a000 	str.w	sl, [r4]
 801f864:	3201      	adds	r2, #1
 801f866:	18c9      	adds	r1, r1, r3
 801f868:	2a07      	cmp	r2, #7
 801f86a:	6063      	str	r3, [r4, #4]
 801f86c:	9113      	str	r1, [sp, #76]	; 0x4c
 801f86e:	9212      	str	r2, [sp, #72]	; 0x48
 801f870:	f300 814e 	bgt.w	801fb10 <_svfiprintf_r+0x9c8>
 801f874:	f104 0208 	add.w	r2, r4, #8
 801f878:	f018 0f04 	tst.w	r8, #4
 801f87c:	d074      	beq.n	801f968 <_svfiprintf_r+0x820>
 801f87e:	9e08      	ldr	r6, [sp, #32]
 801f880:	1bf6      	subs	r6, r6, r7
 801f882:	2e00      	cmp	r6, #0
 801f884:	dd70      	ble.n	801f968 <_svfiprintf_r+0x820>
 801f886:	2e10      	cmp	r6, #16
 801f888:	dd5a      	ble.n	801f940 <_svfiprintf_r+0x7f8>
 801f88a:	9812      	ldr	r0, [sp, #72]	; 0x48
 801f88c:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 801fa30 <_svfiprintf_r+0x8e8>
 801f890:	f641 0410 	movw	r4, #6160	; 0x1810
 801f894:	f6c0 0402 	movt	r4, #2050	; 0x802
 801f898:	1c43      	adds	r3, r0, #1
 801f89a:	6014      	str	r4, [r2, #0]
 801f89c:	2410      	movs	r4, #16
 801f89e:	f1a6 0811 	sub.w	r8, r6, #17
 801f8a2:	1909      	adds	r1, r1, r4
 801f8a4:	2b07      	cmp	r3, #7
 801f8a6:	6054      	str	r4, [r2, #4]
 801f8a8:	9113      	str	r1, [sp, #76]	; 0x4c
 801f8aa:	9312      	str	r3, [sp, #72]	; 0x48
 801f8ac:	f3c8 1800 	ubfx	r8, r8, #4, #1
 801f8b0:	f300 821e 	bgt.w	801fcf0 <_svfiprintf_r+0xba8>
 801f8b4:	3208      	adds	r2, #8
 801f8b6:	3e10      	subs	r6, #16
 801f8b8:	2e10      	cmp	r6, #16
 801f8ba:	dd44      	ble.n	801f946 <_svfiprintf_r+0x7fe>
 801f8bc:	f1b8 0f00 	cmp.w	r8, #0
 801f8c0:	d010      	beq.n	801f8e4 <_svfiprintf_r+0x79c>
 801f8c2:	3301      	adds	r3, #1
 801f8c4:	f641 0010 	movw	r0, #6160	; 0x1810
 801f8c8:	3110      	adds	r1, #16
 801f8ca:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f8ce:	2b07      	cmp	r3, #7
 801f8d0:	e882 0011 	stmia.w	r2, {r0, r4}
 801f8d4:	9113      	str	r1, [sp, #76]	; 0x4c
 801f8d6:	9312      	str	r3, [sp, #72]	; 0x48
 801f8d8:	f300 8267 	bgt.w	801fdaa <_svfiprintf_r+0xc62>
 801f8dc:	3208      	adds	r2, #8
 801f8de:	3e10      	subs	r6, #16
 801f8e0:	2e10      	cmp	r6, #16
 801f8e2:	dd30      	ble.n	801f946 <_svfiprintf_r+0x7fe>
 801f8e4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801f8e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801f8ec:	e011      	b.n	801f912 <_svfiprintf_r+0x7ca>
 801f8ee:	3208      	adds	r2, #8
 801f8f0:	3301      	adds	r3, #1
 801f8f2:	f641 0010 	movw	r0, #6160	; 0x1810
 801f8f6:	3110      	adds	r1, #16
 801f8f8:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f8fc:	3e10      	subs	r6, #16
 801f8fe:	2b07      	cmp	r3, #7
 801f900:	e882 0011 	stmia.w	r2, {r0, r4}
 801f904:	9113      	str	r1, [sp, #76]	; 0x4c
 801f906:	9312      	str	r3, [sp, #72]	; 0x48
 801f908:	dc42      	bgt.n	801f990 <_svfiprintf_r+0x848>
 801f90a:	3208      	adds	r2, #8
 801f90c:	3e10      	subs	r6, #16
 801f90e:	2e10      	cmp	r6, #16
 801f910:	dd19      	ble.n	801f946 <_svfiprintf_r+0x7fe>
 801f912:	3301      	adds	r3, #1
 801f914:	f641 0010 	movw	r0, #6160	; 0x1810
 801f918:	3110      	adds	r1, #16
 801f91a:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f91e:	2b07      	cmp	r3, #7
 801f920:	e882 0011 	stmia.w	r2, {r0, r4}
 801f924:	9113      	str	r1, [sp, #76]	; 0x4c
 801f926:	9312      	str	r3, [sp, #72]	; 0x48
 801f928:	dde1      	ble.n	801f8ee <_svfiprintf_r+0x7a6>
 801f92a:	4640      	mov	r0, r8
 801f92c:	4659      	mov	r1, fp
 801f92e:	aa11      	add	r2, sp, #68	; 0x44
 801f930:	f7ff fb8a 	bl	801f048 <__ssprint_r>
 801f934:	2800      	cmp	r0, #0
 801f936:	d169      	bne.n	801fa0c <_svfiprintf_r+0x8c4>
 801f938:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801f93a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801f93c:	aa1e      	add	r2, sp, #120	; 0x78
 801f93e:	e7d7      	b.n	801f8f0 <_svfiprintf_r+0x7a8>
 801f940:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801f942:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 801fa30 <_svfiprintf_r+0x8e8>
 801f946:	1c5c      	adds	r4, r3, #1
 801f948:	1871      	adds	r1, r6, r1
 801f94a:	2c07      	cmp	r4, #7
 801f94c:	f8c2 a000 	str.w	sl, [r2]
 801f950:	6056      	str	r6, [r2, #4]
 801f952:	9113      	str	r1, [sp, #76]	; 0x4c
 801f954:	9412      	str	r4, [sp, #72]	; 0x48
 801f956:	dd07      	ble.n	801f968 <_svfiprintf_r+0x820>
 801f958:	9805      	ldr	r0, [sp, #20]
 801f95a:	9903      	ldr	r1, [sp, #12]
 801f95c:	aa11      	add	r2, sp, #68	; 0x44
 801f95e:	f7ff fb73 	bl	801f048 <__ssprint_r>
 801f962:	2800      	cmp	r0, #0
 801f964:	d152      	bne.n	801fa0c <_svfiprintf_r+0x8c4>
 801f966:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801f968:	9a07      	ldr	r2, [sp, #28]
 801f96a:	9808      	ldr	r0, [sp, #32]
 801f96c:	4287      	cmp	r7, r0
 801f96e:	bfac      	ite	ge
 801f970:	19d2      	addge	r2, r2, r7
 801f972:	1812      	addlt	r2, r2, r0
 801f974:	9207      	str	r2, [sp, #28]
 801f976:	2900      	cmp	r1, #0
 801f978:	f040 80d5 	bne.w	801fb26 <_svfiprintf_r+0x9de>
 801f97c:	f899 2000 	ldrb.w	r2, [r9]
 801f980:	2600      	movs	r6, #0
 801f982:	9612      	str	r6, [sp, #72]	; 0x48
 801f984:	ac1e      	add	r4, sp, #120	; 0x78
 801f986:	2a00      	cmp	r2, #0
 801f988:	f47f abfd 	bne.w	801f186 <_svfiprintf_r+0x3e>
 801f98c:	464e      	mov	r6, r9
 801f98e:	e41a      	b.n	801f1c6 <_svfiprintf_r+0x7e>
 801f990:	4640      	mov	r0, r8
 801f992:	4659      	mov	r1, fp
 801f994:	aa11      	add	r2, sp, #68	; 0x44
 801f996:	f7ff fb57 	bl	801f048 <__ssprint_r>
 801f99a:	2800      	cmp	r0, #0
 801f99c:	d136      	bne.n	801fa0c <_svfiprintf_r+0x8c4>
 801f99e:	aa1e      	add	r2, sp, #120	; 0x78
 801f9a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801f9a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801f9a4:	e7b2      	b.n	801f90c <_svfiprintf_r+0x7c4>
 801f9a6:	2b01      	cmp	r3, #1
 801f9a8:	f000 8117 	beq.w	801fbda <_svfiprintf_r+0xa92>
 801f9ac:	2b02      	cmp	r3, #2
 801f9ae:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 801f9b2:	f000 80f2 	beq.w	801fb9a <_svfiprintf_r+0xa52>
 801f9b6:	46dc      	mov	ip, fp
 801f9b8:	f04f 0a07 	mov.w	sl, #7
 801f9bc:	08f0      	lsrs	r0, r6, #3
 801f9be:	ea06 020a 	and.w	r2, r6, sl
 801f9c2:	08fb      	lsrs	r3, r7, #3
 801f9c4:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 801f9c8:	3230      	adds	r2, #48	; 0x30
 801f9ca:	461f      	mov	r7, r3
 801f9cc:	b2d0      	uxtb	r0, r2
 801f9ce:	ea56 0b07 	orrs.w	fp, r6, r7
 801f9d2:	468a      	mov	sl, r1
 801f9d4:	7008      	strb	r0, [r1, #0]
 801f9d6:	f101 31ff 	add.w	r1, r1, #4294967295
 801f9da:	d1ed      	bne.n	801f9b8 <_svfiprintf_r+0x870>
 801f9dc:	f018 0f01 	tst.w	r8, #1
 801f9e0:	46e3      	mov	fp, ip
 801f9e2:	4657      	mov	r7, sl
 801f9e4:	f43f ac8f 	beq.w	801f306 <_svfiprintf_r+0x1be>
 801f9e8:	2830      	cmp	r0, #48	; 0x30
 801f9ea:	f43f ac8c 	beq.w	801f306 <_svfiprintf_r+0x1be>
 801f9ee:	9801      	ldr	r0, [sp, #4]
 801f9f0:	2330      	movs	r3, #48	; 0x30
 801f9f2:	f807 3c01 	strb.w	r3, [r7, #-1]
 801f9f6:	1a47      	subs	r7, r0, r1
 801f9f8:	468a      	mov	sl, r1
 801f9fa:	9704      	str	r7, [sp, #16]
 801f9fc:	e487      	b.n	801f30e <_svfiprintf_r+0x1c6>
 801f9fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fa00:	b121      	cbz	r1, 801fa0c <_svfiprintf_r+0x8c4>
 801fa02:	9805      	ldr	r0, [sp, #20]
 801fa04:	9903      	ldr	r1, [sp, #12]
 801fa06:	aa11      	add	r2, sp, #68	; 0x44
 801fa08:	f7ff fb1e 	bl	801f048 <__ssprint_r>
 801fa0c:	9c03      	ldr	r4, [sp, #12]
 801fa0e:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801fa12:	89a3      	ldrh	r3, [r4, #12]
 801fa14:	f003 0240 	and.w	r2, r3, #64	; 0x40
 801fa18:	b210      	sxth	r0, r2
 801fa1a:	2800      	cmp	r0, #0
 801fa1c:	bf18      	it	ne
 801fa1e:	f04f 3aff 	movne.w	sl, #4294967295
 801fa22:	4650      	mov	r0, sl
 801fa24:	b02f      	add	sp, #188	; 0xbc
 801fa26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fa2a:	bf00      	nop
 801fa2c:	08021800 	.word	0x08021800
 801fa30:	08021810 	.word	0x08021810
 801fa34:	9808      	ldr	r0, [sp, #32]
 801fa36:	1bc6      	subs	r6, r0, r7
 801fa38:	2e00      	cmp	r6, #0
 801fa3a:	f77f aea1 	ble.w	801f780 <_svfiprintf_r+0x638>
 801fa3e:	2e10      	cmp	r6, #16
 801fa40:	f340 8242 	ble.w	801fec8 <_svfiprintf_r+0xd80>
 801fa44:	f04f 0b10 	mov.w	fp, #16
 801fa48:	3201      	adds	r2, #1
 801fa4a:	48a8      	ldr	r0, [pc, #672]	; (801fcec <_svfiprintf_r+0xba4>)
 801fa4c:	9212      	str	r2, [sp, #72]	; 0x48
 801fa4e:	f1a6 0311 	sub.w	r3, r6, #17
 801fa52:	4459      	add	r1, fp
 801fa54:	2a07      	cmp	r2, #7
 801fa56:	e884 0820 	stmia.w	r4, {r5, fp}
 801fa5a:	9113      	str	r1, [sp, #76]	; 0x4c
 801fa5c:	9006      	str	r0, [sp, #24]
 801fa5e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801fa62:	f300 81ae 	bgt.w	801fdc2 <_svfiprintf_r+0xc7a>
 801fa66:	3408      	adds	r4, #8
 801fa68:	3e10      	subs	r6, #16
 801fa6a:	2e10      	cmp	r6, #16
 801fa6c:	dd44      	ble.n	801faf8 <_svfiprintf_r+0x9b0>
 801fa6e:	b163      	cbz	r3, 801fa8a <_svfiprintf_r+0x942>
 801fa70:	3201      	adds	r2, #1
 801fa72:	3110      	adds	r1, #16
 801fa74:	2a07      	cmp	r2, #7
 801fa76:	e884 0820 	stmia.w	r4, {r5, fp}
 801fa7a:	9113      	str	r1, [sp, #76]	; 0x4c
 801fa7c:	9212      	str	r2, [sp, #72]	; 0x48
 801fa7e:	f300 81ae 	bgt.w	801fdde <_svfiprintf_r+0xc96>
 801fa82:	3408      	adds	r4, #8
 801fa84:	3e10      	subs	r6, #16
 801fa86:	2e10      	cmp	r6, #16
 801fa88:	dd36      	ble.n	801faf8 <_svfiprintf_r+0x9b0>
 801fa8a:	970a      	str	r7, [sp, #40]	; 0x28
 801fa8c:	4613      	mov	r3, r2
 801fa8e:	9f03      	ldr	r7, [sp, #12]
 801fa90:	4622      	mov	r2, r4
 801fa92:	9c05      	ldr	r4, [sp, #20]
 801fa94:	e00d      	b.n	801fab2 <_svfiprintf_r+0x96a>
 801fa96:	3208      	adds	r2, #8
 801fa98:	1c43      	adds	r3, r0, #1
 801fa9a:	3110      	adds	r1, #16
 801fa9c:	3e10      	subs	r6, #16
 801fa9e:	2b07      	cmp	r3, #7
 801faa0:	e882 0820 	stmia.w	r2, {r5, fp}
 801faa4:	9113      	str	r1, [sp, #76]	; 0x4c
 801faa6:	9312      	str	r3, [sp, #72]	; 0x48
 801faa8:	dc16      	bgt.n	801fad8 <_svfiprintf_r+0x990>
 801faaa:	3e10      	subs	r6, #16
 801faac:	3208      	adds	r2, #8
 801faae:	2e10      	cmp	r6, #16
 801fab0:	dd1f      	ble.n	801faf2 <_svfiprintf_r+0x9aa>
 801fab2:	1c58      	adds	r0, r3, #1
 801fab4:	3110      	adds	r1, #16
 801fab6:	2807      	cmp	r0, #7
 801fab8:	9113      	str	r1, [sp, #76]	; 0x4c
 801faba:	9012      	str	r0, [sp, #72]	; 0x48
 801fabc:	e882 0820 	stmia.w	r2, {r5, fp}
 801fac0:	dde9      	ble.n	801fa96 <_svfiprintf_r+0x94e>
 801fac2:	4620      	mov	r0, r4
 801fac4:	4639      	mov	r1, r7
 801fac6:	aa11      	add	r2, sp, #68	; 0x44
 801fac8:	f7ff fabe 	bl	801f048 <__ssprint_r>
 801facc:	2800      	cmp	r0, #0
 801face:	d19d      	bne.n	801fa0c <_svfiprintf_r+0x8c4>
 801fad0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fad2:	9812      	ldr	r0, [sp, #72]	; 0x48
 801fad4:	aa1e      	add	r2, sp, #120	; 0x78
 801fad6:	e7df      	b.n	801fa98 <_svfiprintf_r+0x950>
 801fad8:	4620      	mov	r0, r4
 801fada:	4639      	mov	r1, r7
 801fadc:	aa11      	add	r2, sp, #68	; 0x44
 801fade:	f7ff fab3 	bl	801f048 <__ssprint_r>
 801fae2:	2800      	cmp	r0, #0
 801fae4:	d192      	bne.n	801fa0c <_svfiprintf_r+0x8c4>
 801fae6:	3e10      	subs	r6, #16
 801fae8:	2e10      	cmp	r6, #16
 801faea:	aa1e      	add	r2, sp, #120	; 0x78
 801faec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801faee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801faf0:	dcdf      	bgt.n	801fab2 <_svfiprintf_r+0x96a>
 801faf2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801faf4:	4614      	mov	r4, r2
 801faf6:	461a      	mov	r2, r3
 801faf8:	3201      	adds	r2, #1
 801fafa:	9b06      	ldr	r3, [sp, #24]
 801fafc:	9212      	str	r2, [sp, #72]	; 0x48
 801fafe:	1989      	adds	r1, r1, r6
 801fb00:	2a07      	cmp	r2, #7
 801fb02:	e884 0048 	stmia.w	r4, {r3, r6}
 801fb06:	9113      	str	r1, [sp, #76]	; 0x4c
 801fb08:	f300 8175 	bgt.w	801fdf6 <_svfiprintf_r+0xcae>
 801fb0c:	3408      	adds	r4, #8
 801fb0e:	e637      	b.n	801f780 <_svfiprintf_r+0x638>
 801fb10:	9805      	ldr	r0, [sp, #20]
 801fb12:	9903      	ldr	r1, [sp, #12]
 801fb14:	aa11      	add	r2, sp, #68	; 0x44
 801fb16:	f7ff fa97 	bl	801f048 <__ssprint_r>
 801fb1a:	2800      	cmp	r0, #0
 801fb1c:	f47f af76 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fb20:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fb22:	aa1e      	add	r2, sp, #120	; 0x78
 801fb24:	e6a8      	b.n	801f878 <_svfiprintf_r+0x730>
 801fb26:	9805      	ldr	r0, [sp, #20]
 801fb28:	9903      	ldr	r1, [sp, #12]
 801fb2a:	aa11      	add	r2, sp, #68	; 0x44
 801fb2c:	f7ff fa8c 	bl	801f048 <__ssprint_r>
 801fb30:	2800      	cmp	r0, #0
 801fb32:	f43f af23 	beq.w	801f97c <_svfiprintf_r+0x834>
 801fb36:	e769      	b.n	801fa0c <_svfiprintf_r+0x8c4>
 801fb38:	9805      	ldr	r0, [sp, #20]
 801fb3a:	9903      	ldr	r1, [sp, #12]
 801fb3c:	9300      	str	r3, [sp, #0]
 801fb3e:	aa11      	add	r2, sp, #68	; 0x44
 801fb40:	f7ff fa82 	bl	801f048 <__ssprint_r>
 801fb44:	9b00      	ldr	r3, [sp, #0]
 801fb46:	2800      	cmp	r0, #0
 801fb48:	f47f af60 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fb4c:	ac1e      	add	r4, sp, #120	; 0x78
 801fb4e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fb50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fb52:	e631      	b.n	801f7b8 <_svfiprintf_r+0x670>
 801fb54:	9805      	ldr	r0, [sp, #20]
 801fb56:	9903      	ldr	r1, [sp, #12]
 801fb58:	aa11      	add	r2, sp, #68	; 0x44
 801fb5a:	f7ff fa75 	bl	801f048 <__ssprint_r>
 801fb5e:	2800      	cmp	r0, #0
 801fb60:	f47f af54 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fb64:	ac1e      	add	r4, sp, #120	; 0x78
 801fb66:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fb68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fb6a:	e633      	b.n	801f7d4 <_svfiprintf_r+0x68c>
 801fb6c:	9805      	ldr	r0, [sp, #20]
 801fb6e:	9903      	ldr	r1, [sp, #12]
 801fb70:	aa11      	add	r2, sp, #68	; 0x44
 801fb72:	f7ff fa69 	bl	801f048 <__ssprint_r>
 801fb76:	2800      	cmp	r0, #0
 801fb78:	f47f af48 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fb7c:	ac1e      	add	r4, sp, #120	; 0x78
 801fb7e:	f7ff bb1f 	b.w	801f1c0 <_svfiprintf_r+0x78>
 801fb82:	9805      	ldr	r0, [sp, #20]
 801fb84:	9903      	ldr	r1, [sp, #12]
 801fb86:	aa11      	add	r2, sp, #68	; 0x44
 801fb88:	f7ff fa5e 	bl	801f048 <__ssprint_r>
 801fb8c:	2800      	cmp	r0, #0
 801fb8e:	f47f af3d 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fb92:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fb94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fb96:	ac1e      	add	r4, sp, #120	; 0x78
 801fb98:	e661      	b.n	801f85e <_svfiprintf_r+0x716>
 801fb9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801fb9c:	f8cd b010 	str.w	fp, [sp, #16]
 801fba0:	f04f 0b0f 	mov.w	fp, #15
 801fba4:	ea06 020b 	and.w	r2, r6, fp
 801fba8:	1883      	adds	r3, r0, r2
 801fbaa:	0936      	lsrs	r6, r6, #4
 801fbac:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 801fbb0:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 801fbb4:	468a      	mov	sl, r1
 801fbb6:	4616      	mov	r6, r2
 801fbb8:	7819      	ldrb	r1, [r3, #0]
 801fbba:	4667      	mov	r7, ip
 801fbbc:	ea56 0b07 	orrs.w	fp, r6, r7
 801fbc0:	f88a 1000 	strb.w	r1, [sl]
 801fbc4:	f10a 31ff 	add.w	r1, sl, #4294967295
 801fbc8:	d1ea      	bne.n	801fba0 <_svfiprintf_r+0xa58>
 801fbca:	9f01      	ldr	r7, [sp, #4]
 801fbcc:	f8dd b010 	ldr.w	fp, [sp, #16]
 801fbd0:	ebca 0007 	rsb	r0, sl, r7
 801fbd4:	9004      	str	r0, [sp, #16]
 801fbd6:	f7ff bb9a 	b.w	801f30e <_svfiprintf_r+0x1c6>
 801fbda:	2f00      	cmp	r7, #0
 801fbdc:	bf08      	it	eq
 801fbde:	2e0a      	cmpeq	r6, #10
 801fbe0:	f0c0 8092 	bcc.w	801fd08 <_svfiprintf_r+0xbc0>
 801fbe4:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 801fbe8:	9404      	str	r4, [sp, #16]
 801fbea:	461c      	mov	r4, r3
 801fbec:	4630      	mov	r0, r6
 801fbee:	4639      	mov	r1, r7
 801fbf0:	220a      	movs	r2, #10
 801fbf2:	2300      	movs	r3, #0
 801fbf4:	f000 fc82 	bl	80204fc <__aeabi_uldivmod>
 801fbf8:	3230      	adds	r2, #48	; 0x30
 801fbfa:	7022      	strb	r2, [r4, #0]
 801fbfc:	4630      	mov	r0, r6
 801fbfe:	4639      	mov	r1, r7
 801fc00:	220a      	movs	r2, #10
 801fc02:	2300      	movs	r3, #0
 801fc04:	f000 fc7a 	bl	80204fc <__aeabi_uldivmod>
 801fc08:	4606      	mov	r6, r0
 801fc0a:	460f      	mov	r7, r1
 801fc0c:	ea56 0007 	orrs.w	r0, r6, r7
 801fc10:	46a2      	mov	sl, r4
 801fc12:	f104 34ff 	add.w	r4, r4, #4294967295
 801fc16:	d1e9      	bne.n	801fbec <_svfiprintf_r+0xaa4>
 801fc18:	9a01      	ldr	r2, [sp, #4]
 801fc1a:	9c04      	ldr	r4, [sp, #16]
 801fc1c:	ebca 0102 	rsb	r1, sl, r2
 801fc20:	9104      	str	r1, [sp, #16]
 801fc22:	f7ff bb74 	b.w	801f30e <_svfiprintf_r+0x1c6>
 801fc26:	9805      	ldr	r0, [sp, #20]
 801fc28:	9903      	ldr	r1, [sp, #12]
 801fc2a:	aa11      	add	r2, sp, #68	; 0x44
 801fc2c:	f7ff fa0c 	bl	801f048 <__ssprint_r>
 801fc30:	2800      	cmp	r0, #0
 801fc32:	f47f aeeb 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fc36:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fc38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fc3a:	ac1e      	add	r4, sp, #120	; 0x78
 801fc3c:	e58e      	b.n	801f75c <_svfiprintf_r+0x614>
 801fc3e:	9805      	ldr	r0, [sp, #20]
 801fc40:	9903      	ldr	r1, [sp, #12]
 801fc42:	aa11      	add	r2, sp, #68	; 0x44
 801fc44:	f7ff fa00 	bl	801f048 <__ssprint_r>
 801fc48:	2800      	cmp	r0, #0
 801fc4a:	f47f aedf 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fc4e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fc50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fc52:	ac1e      	add	r4, sp, #120	; 0x78
 801fc54:	e590      	b.n	801f778 <_svfiprintf_r+0x630>
 801fc56:	9805      	ldr	r0, [sp, #20]
 801fc58:	9903      	ldr	r1, [sp, #12]
 801fc5a:	9300      	str	r3, [sp, #0]
 801fc5c:	aa11      	add	r2, sp, #68	; 0x44
 801fc5e:	f7ff f9f3 	bl	801f048 <__ssprint_r>
 801fc62:	9b00      	ldr	r3, [sp, #0]
 801fc64:	2800      	cmp	r0, #0
 801fc66:	f47f aed1 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fc6a:	ac1e      	add	r4, sp, #120	; 0x78
 801fc6c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fc6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fc70:	e42a      	b.n	801f4c8 <_svfiprintf_r+0x380>
 801fc72:	9805      	ldr	r0, [sp, #20]
 801fc74:	9903      	ldr	r1, [sp, #12]
 801fc76:	aa11      	add	r2, sp, #68	; 0x44
 801fc78:	f7ff f9e6 	bl	801f048 <__ssprint_r>
 801fc7c:	2800      	cmp	r0, #0
 801fc7e:	f47f aec5 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fc82:	ac1e      	add	r4, sp, #120	; 0x78
 801fc84:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fc86:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fc88:	e433      	b.n	801f4f2 <_svfiprintf_r+0x3aa>
 801fc8a:	9802      	ldr	r0, [sp, #8]
 801fc8c:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 801fc90:	9004      	str	r0, [sp, #16]
 801fc92:	f7ff bb3c 	b.w	801f30e <_svfiprintf_r+0x1c6>
 801fc96:	f018 0f10 	tst.w	r8, #16
 801fc9a:	d152      	bne.n	801fd42 <_svfiprintf_r+0xbfa>
 801fc9c:	f018 0f40 	tst.w	r8, #64	; 0x40
 801fca0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801fca4:	f000 80c1 	beq.w	801fe2a <_svfiprintf_r+0xce2>
 801fca8:	465a      	mov	r2, fp
 801fcaa:	1d11      	adds	r1, r2, #4
 801fcac:	f8bb 6000 	ldrh.w	r6, [fp]
 801fcb0:	9109      	str	r1, [sp, #36]	; 0x24
 801fcb2:	2301      	movs	r3, #1
 801fcb4:	2700      	movs	r7, #0
 801fcb6:	f7ff bb09 	b.w	801f2cc <_svfiprintf_r+0x184>
 801fcba:	9805      	ldr	r0, [sp, #20]
 801fcbc:	9903      	ldr	r1, [sp, #12]
 801fcbe:	aa11      	add	r2, sp, #68	; 0x44
 801fcc0:	f7ff f9c2 	bl	801f048 <__ssprint_r>
 801fcc4:	2800      	cmp	r0, #0
 801fcc6:	f47f aea1 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fcca:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fccc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fcce:	ac1e      	add	r4, sp, #120	; 0x78
 801fcd0:	e534      	b.n	801f73c <_svfiprintf_r+0x5f4>
 801fcd2:	f018 0710 	ands.w	r7, r8, #16
 801fcd6:	d040      	beq.n	801fd5a <_svfiprintf_r+0xc12>
 801fcd8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801fcdc:	4651      	mov	r1, sl
 801fcde:	1d08      	adds	r0, r1, #4
 801fce0:	f8da 6000 	ldr.w	r6, [sl]
 801fce4:	9009      	str	r0, [sp, #36]	; 0x24
 801fce6:	2700      	movs	r7, #0
 801fce8:	f7ff baf0 	b.w	801f2cc <_svfiprintf_r+0x184>
 801fcec:	08021800 	.word	0x08021800
 801fcf0:	9805      	ldr	r0, [sp, #20]
 801fcf2:	9903      	ldr	r1, [sp, #12]
 801fcf4:	aa11      	add	r2, sp, #68	; 0x44
 801fcf6:	f7ff f9a7 	bl	801f048 <__ssprint_r>
 801fcfa:	2800      	cmp	r0, #0
 801fcfc:	f47f ae86 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fd00:	aa1e      	add	r2, sp, #120	; 0x78
 801fd02:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fd04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801fd06:	e5d6      	b.n	801f8b6 <_svfiprintf_r+0x76e>
 801fd08:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 801fd0c:	3630      	adds	r6, #48	; 0x30
 801fd0e:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 801fd12:	9f01      	ldr	r7, [sp, #4]
 801fd14:	ebca 0007 	rsb	r0, sl, r7
 801fd18:	9004      	str	r0, [sp, #16]
 801fd1a:	f7ff baf8 	b.w	801f30e <_svfiprintf_r+0x1c6>
 801fd1e:	f899 3000 	ldrb.w	r3, [r9]
 801fd22:	9109      	str	r1, [sp, #36]	; 0x24
 801fd24:	f7ff ba5f 	b.w	801f1e6 <_svfiprintf_r+0x9e>
 801fd28:	9b02      	ldr	r3, [sp, #8]
 801fd2a:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 801fd2e:	9304      	str	r3, [sp, #16]
 801fd30:	f7ff baed 	b.w	801f30e <_svfiprintf_r+0x1c6>
 801fd34:	f018 0f40 	tst.w	r8, #64	; 0x40
 801fd38:	f43f ac8c 	beq.w	801f654 <_svfiprintf_r+0x50c>
 801fd3c:	f9bb 6000 	ldrsh.w	r6, [fp]
 801fd40:	e48a      	b.n	801f658 <_svfiprintf_r+0x510>
 801fd42:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801fd46:	f8da 7000 	ldr.w	r7, [sl]
 801fd4a:	4650      	mov	r0, sl
 801fd4c:	1d03      	adds	r3, r0, #4
 801fd4e:	463e      	mov	r6, r7
 801fd50:	9309      	str	r3, [sp, #36]	; 0x24
 801fd52:	2700      	movs	r7, #0
 801fd54:	2301      	movs	r3, #1
 801fd56:	f7ff bab9 	b.w	801f2cc <_svfiprintf_r+0x184>
 801fd5a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801fd5e:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 801fd62:	bf0c      	ite	eq
 801fd64:	f8db 7000 	ldreq.w	r7, [fp]
 801fd68:	f8bb 6000 	ldrhne.w	r6, [fp]
 801fd6c:	4658      	mov	r0, fp
 801fd6e:	bf14      	ite	ne
 801fd70:	463b      	movne	r3, r7
 801fd72:	463e      	moveq	r6, r7
 801fd74:	1d02      	adds	r2, r0, #4
 801fd76:	2700      	movs	r7, #0
 801fd78:	9209      	str	r2, [sp, #36]	; 0x24
 801fd7a:	f7ff baa7 	b.w	801f2cc <_svfiprintf_r+0x184>
 801fd7e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801fd82:	4652      	mov	r2, sl
 801fd84:	1d11      	adds	r1, r2, #4
 801fd86:	f8da 6000 	ldr.w	r6, [sl]
 801fd8a:	9109      	str	r1, [sp, #36]	; 0x24
 801fd8c:	2700      	movs	r7, #0
 801fd8e:	e40f      	b.n	801f5b0 <_svfiprintf_r+0x468>
 801fd90:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 801fd94:	9a07      	ldr	r2, [sp, #28]
 801fd96:	f8dc 3000 	ldr.w	r3, [ip]
 801fd9a:	4661      	mov	r1, ip
 801fd9c:	17d0      	asrs	r0, r2, #31
 801fd9e:	1d0e      	adds	r6, r1, #4
 801fda0:	601a      	str	r2, [r3, #0]
 801fda2:	6058      	str	r0, [r3, #4]
 801fda4:	9609      	str	r6, [sp, #36]	; 0x24
 801fda6:	f7ff b9e9 	b.w	801f17c <_svfiprintf_r+0x34>
 801fdaa:	9805      	ldr	r0, [sp, #20]
 801fdac:	9903      	ldr	r1, [sp, #12]
 801fdae:	aa11      	add	r2, sp, #68	; 0x44
 801fdb0:	f7ff f94a 	bl	801f048 <__ssprint_r>
 801fdb4:	2800      	cmp	r0, #0
 801fdb6:	f47f ae29 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fdba:	aa1e      	add	r2, sp, #120	; 0x78
 801fdbc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fdbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801fdc0:	e58d      	b.n	801f8de <_svfiprintf_r+0x796>
 801fdc2:	9805      	ldr	r0, [sp, #20]
 801fdc4:	9903      	ldr	r1, [sp, #12]
 801fdc6:	9300      	str	r3, [sp, #0]
 801fdc8:	aa11      	add	r2, sp, #68	; 0x44
 801fdca:	f7ff f93d 	bl	801f048 <__ssprint_r>
 801fdce:	9b00      	ldr	r3, [sp, #0]
 801fdd0:	2800      	cmp	r0, #0
 801fdd2:	f47f ae1b 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fdd6:	ac1e      	add	r4, sp, #120	; 0x78
 801fdd8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fdda:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fddc:	e644      	b.n	801fa68 <_svfiprintf_r+0x920>
 801fdde:	9805      	ldr	r0, [sp, #20]
 801fde0:	9903      	ldr	r1, [sp, #12]
 801fde2:	aa11      	add	r2, sp, #68	; 0x44
 801fde4:	f7ff f930 	bl	801f048 <__ssprint_r>
 801fde8:	2800      	cmp	r0, #0
 801fdea:	f47f ae0f 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fdee:	ac1e      	add	r4, sp, #120	; 0x78
 801fdf0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fdf2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fdf4:	e646      	b.n	801fa84 <_svfiprintf_r+0x93c>
 801fdf6:	9805      	ldr	r0, [sp, #20]
 801fdf8:	9903      	ldr	r1, [sp, #12]
 801fdfa:	aa11      	add	r2, sp, #68	; 0x44
 801fdfc:	f7ff f924 	bl	801f048 <__ssprint_r>
 801fe00:	2800      	cmp	r0, #0
 801fe02:	f47f ae03 	bne.w	801fa0c <_svfiprintf_r+0x8c4>
 801fe06:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fe08:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fe0a:	ac1e      	add	r4, sp, #120	; 0x78
 801fe0c:	e4b8      	b.n	801f780 <_svfiprintf_r+0x638>
 801fe0e:	9300      	str	r3, [sp, #0]
 801fe10:	f7fa fe46 	bl	801aaa0 <strlen>
 801fe14:	9004      	str	r0, [sp, #16]
 801fe16:	9800      	ldr	r0, [sp, #0]
 801fe18:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 801fe1c:	9009      	str	r0, [sp, #36]	; 0x24
 801fe1e:	9602      	str	r6, [sp, #8]
 801fe20:	f7ff ba75 	b.w	801f30e <_svfiprintf_r+0x1c6>
 801fe24:	483d      	ldr	r0, [pc, #244]	; (801ff1c <_svfiprintf_r+0xdd4>)
 801fe26:	9002      	str	r0, [sp, #8]
 801fe28:	e50e      	b.n	801f848 <_svfiprintf_r+0x700>
 801fe2a:	f8db 1000 	ldr.w	r1, [fp]
 801fe2e:	4658      	mov	r0, fp
 801fe30:	1d03      	adds	r3, r0, #4
 801fe32:	9309      	str	r3, [sp, #36]	; 0x24
 801fe34:	460e      	mov	r6, r1
 801fe36:	2700      	movs	r7, #0
 801fe38:	2301      	movs	r3, #1
 801fe3a:	f7ff ba47 	b.w	801f2cc <_svfiprintf_r+0x184>
 801fe3e:	f8db 7000 	ldr.w	r7, [fp]
 801fe42:	465a      	mov	r2, fp
 801fe44:	1d11      	adds	r1, r2, #4
 801fe46:	463e      	mov	r6, r7
 801fe48:	9109      	str	r1, [sp, #36]	; 0x24
 801fe4a:	2700      	movs	r7, #0
 801fe4c:	f7ff bbb0 	b.w	801f5b0 <_svfiprintf_r+0x468>
 801fe50:	f018 0f40 	tst.w	r8, #64	; 0x40
 801fe54:	d028      	beq.n	801fea8 <_svfiprintf_r+0xd60>
 801fe56:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801fe5a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 801fe5e:	f8da 1000 	ldr.w	r1, [sl]
 801fe62:	4656      	mov	r6, sl
 801fe64:	1d32      	adds	r2, r6, #4
 801fe66:	9209      	str	r2, [sp, #36]	; 0x24
 801fe68:	f8a1 c000 	strh.w	ip, [r1]
 801fe6c:	f7ff b986 	b.w	801f17c <_svfiprintf_r+0x34>
 801fe70:	9802      	ldr	r0, [sp, #8]
 801fe72:	9309      	str	r3, [sp, #36]	; 0x24
 801fe74:	2806      	cmp	r0, #6
 801fe76:	bf28      	it	cs
 801fe78:	2006      	movcs	r0, #6
 801fe7a:	9004      	str	r0, [sp, #16]
 801fe7c:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 801fe80:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 801ff24 <_svfiprintf_r+0xddc>
 801fe84:	f7ff baef 	b.w	801f466 <_svfiprintf_r+0x31e>
 801fe88:	2140      	movs	r1, #64	; 0x40
 801fe8a:	9200      	str	r2, [sp, #0]
 801fe8c:	f7fa f9c2 	bl	801a214 <_malloc_r>
 801fe90:	9a00      	ldr	r2, [sp, #0]
 801fe92:	6020      	str	r0, [r4, #0]
 801fe94:	6120      	str	r0, [r4, #16]
 801fe96:	2800      	cmp	r0, #0
 801fe98:	d037      	beq.n	801ff0a <_svfiprintf_r+0xdc2>
 801fe9a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801fe9e:	2040      	movs	r0, #64	; 0x40
 801fea0:	f8cb 0014 	str.w	r0, [fp, #20]
 801fea4:	f7ff b960 	b.w	801f168 <_svfiprintf_r+0x20>
 801fea8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801feac:	9b07      	ldr	r3, [sp, #28]
 801feae:	f8db 6000 	ldr.w	r6, [fp]
 801feb2:	465a      	mov	r2, fp
 801feb4:	1d10      	adds	r0, r2, #4
 801feb6:	9009      	str	r0, [sp, #36]	; 0x24
 801feb8:	6033      	str	r3, [r6, #0]
 801feba:	f7ff b95f 	b.w	801f17c <_svfiprintf_r+0x34>
 801febe:	4b18      	ldr	r3, [pc, #96]	; (801ff20 <_svfiprintf_r+0xdd8>)
 801fec0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801fec2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fec4:	930c      	str	r3, [sp, #48]	; 0x30
 801fec6:	e425      	b.n	801f714 <_svfiprintf_r+0x5cc>
 801fec8:	4b14      	ldr	r3, [pc, #80]	; (801ff1c <_svfiprintf_r+0xdd4>)
 801feca:	9306      	str	r3, [sp, #24]
 801fecc:	e614      	b.n	801faf8 <_svfiprintf_r+0x9b0>
 801fece:	2000      	movs	r0, #0
 801fed0:	46b1      	mov	r9, r6
 801fed2:	9002      	str	r0, [sp, #8]
 801fed4:	f7ff b989 	b.w	801f1ea <_svfiprintf_r+0xa2>
 801fed8:	9f02      	ldr	r7, [sp, #8]
 801feda:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 801fede:	9109      	str	r1, [sp, #36]	; 0x24
 801fee0:	9704      	str	r7, [sp, #16]
 801fee2:	9002      	str	r0, [sp, #8]
 801fee4:	f7ff ba13 	b.w	801f30e <_svfiprintf_r+0x1c6>
 801fee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801feea:	9909      	ldr	r1, [sp, #36]	; 0x24
 801feec:	6818      	ldr	r0, [r3, #0]
 801feee:	f899 3001 	ldrb.w	r3, [r9, #1]
 801fef2:	9002      	str	r0, [sp, #8]
 801fef4:	3104      	adds	r1, #4
 801fef6:	2800      	cmp	r0, #0
 801fef8:	9109      	str	r1, [sp, #36]	; 0x24
 801fefa:	46b1      	mov	r9, r6
 801fefc:	f6bf a973 	bge.w	801f1e6 <_svfiprintf_r+0x9e>
 801ff00:	f04f 30ff 	mov.w	r0, #4294967295
 801ff04:	9002      	str	r0, [sp, #8]
 801ff06:	f7ff b96e 	b.w	801f1e6 <_svfiprintf_r+0x9e>
 801ff0a:	f8dd a014 	ldr.w	sl, [sp, #20]
 801ff0e:	210c      	movs	r1, #12
 801ff10:	f8ca 1000 	str.w	r1, [sl]
 801ff14:	f04f 30ff 	mov.w	r0, #4294967295
 801ff18:	e584      	b.n	801fa24 <_svfiprintf_r+0x8dc>
 801ff1a:	bf00      	nop
 801ff1c:	08021800 	.word	0x08021800
 801ff20:	08021810 	.word	0x08021810
 801ff24:	08021690 	.word	0x08021690

0801ff28 <_calloc_r>:
 801ff28:	b510      	push	{r4, lr}
 801ff2a:	fb01 f102 	mul.w	r1, r1, r2
 801ff2e:	f7fa f971 	bl	801a214 <_malloc_r>
 801ff32:	4604      	mov	r4, r0
 801ff34:	b168      	cbz	r0, 801ff52 <_calloc_r+0x2a>
 801ff36:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801ff3a:	f022 0103 	bic.w	r1, r2, #3
 801ff3e:	1f0a      	subs	r2, r1, #4
 801ff40:	2a24      	cmp	r2, #36	; 0x24
 801ff42:	d818      	bhi.n	801ff76 <_calloc_r+0x4e>
 801ff44:	2a13      	cmp	r2, #19
 801ff46:	d806      	bhi.n	801ff56 <_calloc_r+0x2e>
 801ff48:	4603      	mov	r3, r0
 801ff4a:	2000      	movs	r0, #0
 801ff4c:	6018      	str	r0, [r3, #0]
 801ff4e:	6058      	str	r0, [r3, #4]
 801ff50:	6098      	str	r0, [r3, #8]
 801ff52:	4620      	mov	r0, r4
 801ff54:	bd10      	pop	{r4, pc}
 801ff56:	2300      	movs	r3, #0
 801ff58:	2a1b      	cmp	r2, #27
 801ff5a:	6003      	str	r3, [r0, #0]
 801ff5c:	6043      	str	r3, [r0, #4]
 801ff5e:	d90f      	bls.n	801ff80 <_calloc_r+0x58>
 801ff60:	2a24      	cmp	r2, #36	; 0x24
 801ff62:	6083      	str	r3, [r0, #8]
 801ff64:	60c3      	str	r3, [r0, #12]
 801ff66:	bf05      	ittet	eq
 801ff68:	6103      	streq	r3, [r0, #16]
 801ff6a:	6143      	streq	r3, [r0, #20]
 801ff6c:	f100 0310 	addne.w	r3, r0, #16
 801ff70:	f100 0318 	addeq.w	r3, r0, #24
 801ff74:	e7e9      	b.n	801ff4a <_calloc_r+0x22>
 801ff76:	2100      	movs	r1, #0
 801ff78:	f7fa fc9c 	bl	801a8b4 <memset>
 801ff7c:	4620      	mov	r0, r4
 801ff7e:	bd10      	pop	{r4, pc}
 801ff80:	f100 0308 	add.w	r3, r0, #8
 801ff84:	e7e1      	b.n	801ff4a <_calloc_r+0x22>
 801ff86:	bf00      	nop

0801ff88 <memmove>:
 801ff88:	4288      	cmp	r0, r1
 801ff8a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 801ff8e:	d926      	bls.n	801ffde <memmove+0x56>
 801ff90:	188c      	adds	r4, r1, r2
 801ff92:	42a0      	cmp	r0, r4
 801ff94:	d223      	bcs.n	801ffde <memmove+0x56>
 801ff96:	1883      	adds	r3, r0, r2
 801ff98:	1e55      	subs	r5, r2, #1
 801ff9a:	b1ea      	cbz	r2, 801ffd8 <memmove+0x50>
 801ff9c:	4622      	mov	r2, r4
 801ff9e:	f005 0401 	and.w	r4, r5, #1
 801ffa2:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 801ffa6:	f803 1d01 	strb.w	r1, [r3, #-1]!
 801ffaa:	1e69      	subs	r1, r5, #1
 801ffac:	b1a5      	cbz	r5, 801ffd8 <memmove+0x50>
 801ffae:	b13c      	cbz	r4, 801ffc0 <memmove+0x38>
 801ffb0:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 801ffb4:	3901      	subs	r1, #1
 801ffb6:	f1b1 3fff 	cmp.w	r1, #4294967295
 801ffba:	f803 4d01 	strb.w	r4, [r3, #-1]!
 801ffbe:	d00b      	beq.n	801ffd8 <memmove+0x50>
 801ffc0:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 801ffc4:	f803 4d01 	strb.w	r4, [r3, #-1]!
 801ffc8:	3902      	subs	r1, #2
 801ffca:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 801ffce:	f1b1 3fff 	cmp.w	r1, #4294967295
 801ffd2:	f803 4d01 	strb.w	r4, [r3, #-1]!
 801ffd6:	d1f3      	bne.n	801ffc0 <memmove+0x38>
 801ffd8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 801ffdc:	4770      	bx	lr
 801ffde:	2a0f      	cmp	r2, #15
 801ffe0:	f240 8096 	bls.w	8020110 <memmove+0x188>
 801ffe4:	ea41 0300 	orr.w	r3, r1, r0
 801ffe8:	079b      	lsls	r3, r3, #30
 801ffea:	f040 8093 	bne.w	8020114 <memmove+0x18c>
 801ffee:	680c      	ldr	r4, [r1, #0]
 801fff0:	6004      	str	r4, [r0, #0]
 801fff2:	684d      	ldr	r5, [r1, #4]
 801fff4:	6045      	str	r5, [r0, #4]
 801fff6:	688e      	ldr	r6, [r1, #8]
 801fff8:	f1a2 0310 	sub.w	r3, r2, #16
 801fffc:	6086      	str	r6, [r0, #8]
 801fffe:	68cc      	ldr	r4, [r1, #12]
 8020000:	461d      	mov	r5, r3
 8020002:	2d0f      	cmp	r5, #15
 8020004:	60c4      	str	r4, [r0, #12]
 8020006:	f3c3 1600 	ubfx	r6, r3, #4, #1
 802000a:	f101 0410 	add.w	r4, r1, #16
 802000e:	f100 0310 	add.w	r3, r0, #16
 8020012:	d922      	bls.n	802005a <memmove+0xd2>
 8020014:	b166      	cbz	r6, 8020030 <memmove+0xa8>
 8020016:	6826      	ldr	r6, [r4, #0]
 8020018:	601e      	str	r6, [r3, #0]
 802001a:	6866      	ldr	r6, [r4, #4]
 802001c:	605e      	str	r6, [r3, #4]
 802001e:	68a6      	ldr	r6, [r4, #8]
 8020020:	609e      	str	r6, [r3, #8]
 8020022:	68e6      	ldr	r6, [r4, #12]
 8020024:	3d10      	subs	r5, #16
 8020026:	60de      	str	r6, [r3, #12]
 8020028:	3410      	adds	r4, #16
 802002a:	3310      	adds	r3, #16
 802002c:	2d0f      	cmp	r5, #15
 802002e:	d914      	bls.n	802005a <memmove+0xd2>
 8020030:	6826      	ldr	r6, [r4, #0]
 8020032:	601e      	str	r6, [r3, #0]
 8020034:	6866      	ldr	r6, [r4, #4]
 8020036:	605e      	str	r6, [r3, #4]
 8020038:	68a6      	ldr	r6, [r4, #8]
 802003a:	609e      	str	r6, [r3, #8]
 802003c:	68e6      	ldr	r6, [r4, #12]
 802003e:	60de      	str	r6, [r3, #12]
 8020040:	6926      	ldr	r6, [r4, #16]
 8020042:	611e      	str	r6, [r3, #16]
 8020044:	6966      	ldr	r6, [r4, #20]
 8020046:	615e      	str	r6, [r3, #20]
 8020048:	69a6      	ldr	r6, [r4, #24]
 802004a:	619e      	str	r6, [r3, #24]
 802004c:	69e6      	ldr	r6, [r4, #28]
 802004e:	3d20      	subs	r5, #32
 8020050:	61de      	str	r6, [r3, #28]
 8020052:	3420      	adds	r4, #32
 8020054:	3320      	adds	r3, #32
 8020056:	2d0f      	cmp	r5, #15
 8020058:	d8ea      	bhi.n	8020030 <memmove+0xa8>
 802005a:	f1a2 0310 	sub.w	r3, r2, #16
 802005e:	f023 040f 	bic.w	r4, r3, #15
 8020062:	f002 030f 	and.w	r3, r2, #15
 8020066:	3410      	adds	r4, #16
 8020068:	2b03      	cmp	r3, #3
 802006a:	eb00 0804 	add.w	r8, r0, r4
 802006e:	4421      	add	r1, r4
 8020070:	d952      	bls.n	8020118 <memmove+0x190>
 8020072:	f1a3 0904 	sub.w	r9, r3, #4
 8020076:	460b      	mov	r3, r1
 8020078:	ea4f 0999 	mov.w	r9, r9, lsr #2
 802007c:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8020080:	f853 6b04 	ldr.w	r6, [r3], #4
 8020084:	ebc1 050c 	rsb	r5, r1, ip
 8020088:	4644      	mov	r4, r8
 802008a:	f10c 0c04 	add.w	ip, ip, #4
 802008e:	4563      	cmp	r3, ip
 8020090:	f844 6b04 	str.w	r6, [r4], #4
 8020094:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8020098:	d012      	beq.n	80200c0 <memmove+0x138>
 802009a:	b12d      	cbz	r5, 80200a8 <memmove+0x120>
 802009c:	f853 5b04 	ldr.w	r5, [r3], #4
 80200a0:	4563      	cmp	r3, ip
 80200a2:	f844 5b04 	str.w	r5, [r4], #4
 80200a6:	d00b      	beq.n	80200c0 <memmove+0x138>
 80200a8:	461e      	mov	r6, r3
 80200aa:	4625      	mov	r5, r4
 80200ac:	f856 7b04 	ldr.w	r7, [r6], #4
 80200b0:	f845 7b04 	str.w	r7, [r5], #4
 80200b4:	685f      	ldr	r7, [r3, #4]
 80200b6:	1d33      	adds	r3, r6, #4
 80200b8:	6067      	str	r7, [r4, #4]
 80200ba:	1d2c      	adds	r4, r5, #4
 80200bc:	4563      	cmp	r3, ip
 80200be:	d1f3      	bne.n	80200a8 <memmove+0x120>
 80200c0:	f109 0301 	add.w	r3, r9, #1
 80200c4:	009c      	lsls	r4, r3, #2
 80200c6:	1909      	adds	r1, r1, r4
 80200c8:	f002 0203 	and.w	r2, r2, #3
 80200cc:	4444      	add	r4, r8
 80200ce:	2a00      	cmp	r2, #0
 80200d0:	d082      	beq.n	801ffd8 <memmove+0x50>
 80200d2:	4623      	mov	r3, r4
 80200d4:	780d      	ldrb	r5, [r1, #0]
 80200d6:	f803 5b01 	strb.w	r5, [r3], #1
 80200da:	18a2      	adds	r2, r4, r2
 80200dc:	43e4      	mvns	r4, r4
 80200de:	1914      	adds	r4, r2, r4
 80200e0:	4293      	cmp	r3, r2
 80200e2:	f004 0401 	and.w	r4, r4, #1
 80200e6:	f43f af77 	beq.w	801ffd8 <memmove+0x50>
 80200ea:	b134      	cbz	r4, 80200fa <memmove+0x172>
 80200ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80200f0:	f803 4b01 	strb.w	r4, [r3], #1
 80200f4:	4293      	cmp	r3, r2
 80200f6:	f43f af6f 	beq.w	801ffd8 <memmove+0x50>
 80200fa:	784d      	ldrb	r5, [r1, #1]
 80200fc:	461c      	mov	r4, r3
 80200fe:	f804 5b01 	strb.w	r5, [r4], #1
 8020102:	788d      	ldrb	r5, [r1, #2]
 8020104:	705d      	strb	r5, [r3, #1]
 8020106:	1c63      	adds	r3, r4, #1
 8020108:	3102      	adds	r1, #2
 802010a:	4293      	cmp	r3, r2
 802010c:	d1f5      	bne.n	80200fa <memmove+0x172>
 802010e:	e763      	b.n	801ffd8 <memmove+0x50>
 8020110:	4604      	mov	r4, r0
 8020112:	e7dc      	b.n	80200ce <memmove+0x146>
 8020114:	4604      	mov	r4, r0
 8020116:	e7dc      	b.n	80200d2 <memmove+0x14a>
 8020118:	4644      	mov	r4, r8
 802011a:	461a      	mov	r2, r3
 802011c:	e7d7      	b.n	80200ce <memmove+0x146>
 802011e:	bf00      	nop

08020120 <_realloc_r>:
 8020120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020124:	460c      	mov	r4, r1
 8020126:	b083      	sub	sp, #12
 8020128:	4681      	mov	r9, r0
 802012a:	4617      	mov	r7, r2
 802012c:	2900      	cmp	r1, #0
 802012e:	f000 80c5 	beq.w	80202bc <_realloc_r+0x19c>
 8020132:	f7fa fc55 	bl	801a9e0 <__malloc_lock>
 8020136:	f107 050b 	add.w	r5, r7, #11
 802013a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 802013e:	2d16      	cmp	r5, #22
 8020140:	f1a4 0a08 	sub.w	sl, r4, #8
 8020144:	f023 0603 	bic.w	r6, r3, #3
 8020148:	d84f      	bhi.n	80201ea <_realloc_r+0xca>
 802014a:	2110      	movs	r1, #16
 802014c:	460d      	mov	r5, r1
 802014e:	42af      	cmp	r7, r5
 8020150:	d850      	bhi.n	80201f4 <_realloc_r+0xd4>
 8020152:	428e      	cmp	r6, r1
 8020154:	da53      	bge.n	80201fe <_realloc_r+0xde>
 8020156:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 80204f8 <_realloc_r+0x3d8>
 802015a:	f8dc 0008 	ldr.w	r0, [ip, #8]
 802015e:	eb0a 0206 	add.w	r2, sl, r6
 8020162:	4290      	cmp	r0, r2
 8020164:	f000 80b0 	beq.w	80202c8 <_realloc_r+0x1a8>
 8020168:	f8d2 e004 	ldr.w	lr, [r2, #4]
 802016c:	f02e 0801 	bic.w	r8, lr, #1
 8020170:	4490      	add	r8, r2
 8020172:	f8d8 8004 	ldr.w	r8, [r8, #4]
 8020176:	f018 0f01 	tst.w	r8, #1
 802017a:	d059      	beq.n	8020230 <_realloc_r+0x110>
 802017c:	f04f 0e00 	mov.w	lr, #0
 8020180:	4672      	mov	r2, lr
 8020182:	07db      	lsls	r3, r3, #31
 8020184:	d476      	bmi.n	8020274 <_realloc_r+0x154>
 8020186:	f854 3c08 	ldr.w	r3, [r4, #-8]
 802018a:	ebc3 0b0a 	rsb	fp, r3, sl
 802018e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8020192:	f023 0303 	bic.w	r3, r3, #3
 8020196:	199b      	adds	r3, r3, r6
 8020198:	9301      	str	r3, [sp, #4]
 802019a:	2a00      	cmp	r2, #0
 802019c:	d067      	beq.n	802026e <_realloc_r+0x14e>
 802019e:	4282      	cmp	r2, r0
 80201a0:	eb0e 0803 	add.w	r8, lr, r3
 80201a4:	f000 80f1 	beq.w	802038a <_realloc_r+0x26a>
 80201a8:	4588      	cmp	r8, r1
 80201aa:	db60      	blt.n	802026e <_realloc_r+0x14e>
 80201ac:	68d1      	ldr	r1, [r2, #12]
 80201ae:	6890      	ldr	r0, [r2, #8]
 80201b0:	465f      	mov	r7, fp
 80201b2:	60c1      	str	r1, [r0, #12]
 80201b4:	6088      	str	r0, [r1, #8]
 80201b6:	f8db 300c 	ldr.w	r3, [fp, #12]
 80201ba:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80201be:	1f32      	subs	r2, r6, #4
 80201c0:	2a24      	cmp	r2, #36	; 0x24
 80201c2:	60cb      	str	r3, [r1, #12]
 80201c4:	6099      	str	r1, [r3, #8]
 80201c6:	f200 812a 	bhi.w	802041e <_realloc_r+0x2fe>
 80201ca:	2a13      	cmp	r2, #19
 80201cc:	f240 80b9 	bls.w	8020342 <_realloc_r+0x222>
 80201d0:	6823      	ldr	r3, [r4, #0]
 80201d2:	f8cb 3008 	str.w	r3, [fp, #8]
 80201d6:	6861      	ldr	r1, [r4, #4]
 80201d8:	2a1b      	cmp	r2, #27
 80201da:	f8cb 100c 	str.w	r1, [fp, #12]
 80201de:	f200 8134 	bhi.w	802044a <_realloc_r+0x32a>
 80201e2:	f10b 0010 	add.w	r0, fp, #16
 80201e6:	3408      	adds	r4, #8
 80201e8:	e0ac      	b.n	8020344 <_realloc_r+0x224>
 80201ea:	f025 0507 	bic.w	r5, r5, #7
 80201ee:	2d00      	cmp	r5, #0
 80201f0:	4629      	mov	r1, r5
 80201f2:	daac      	bge.n	802014e <_realloc_r+0x2e>
 80201f4:	270c      	movs	r7, #12
 80201f6:	f8c9 7000 	str.w	r7, [r9]
 80201fa:	2700      	movs	r7, #0
 80201fc:	e014      	b.n	8020228 <_realloc_r+0x108>
 80201fe:	46b0      	mov	r8, r6
 8020200:	ebc5 0708 	rsb	r7, r5, r8
 8020204:	2f0f      	cmp	r7, #15
 8020206:	d81e      	bhi.n	8020246 <_realloc_r+0x126>
 8020208:	f003 0301 	and.w	r3, r3, #1
 802020c:	eb0a 0108 	add.w	r1, sl, r8
 8020210:	ea43 0008 	orr.w	r0, r3, r8
 8020214:	f8ca 0004 	str.w	r0, [sl, #4]
 8020218:	684a      	ldr	r2, [r1, #4]
 802021a:	f042 0701 	orr.w	r7, r2, #1
 802021e:	604f      	str	r7, [r1, #4]
 8020220:	4648      	mov	r0, r9
 8020222:	f7fa fbdf 	bl	801a9e4 <__malloc_unlock>
 8020226:	4627      	mov	r7, r4
 8020228:	4638      	mov	r0, r7
 802022a:	b003      	add	sp, #12
 802022c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020230:	f02e 0e03 	bic.w	lr, lr, #3
 8020234:	eb0e 0806 	add.w	r8, lr, r6
 8020238:	4588      	cmp	r8, r1
 802023a:	dba2      	blt.n	8020182 <_realloc_r+0x62>
 802023c:	68d7      	ldr	r7, [r2, #12]
 802023e:	6892      	ldr	r2, [r2, #8]
 8020240:	60d7      	str	r7, [r2, #12]
 8020242:	60ba      	str	r2, [r7, #8]
 8020244:	e7dc      	b.n	8020200 <_realloc_r+0xe0>
 8020246:	eb0a 0105 	add.w	r1, sl, r5
 802024a:	f003 0301 	and.w	r3, r3, #1
 802024e:	19c8      	adds	r0, r1, r7
 8020250:	431d      	orrs	r5, r3
 8020252:	f047 0201 	orr.w	r2, r7, #1
 8020256:	f8ca 5004 	str.w	r5, [sl, #4]
 802025a:	604a      	str	r2, [r1, #4]
 802025c:	6847      	ldr	r7, [r0, #4]
 802025e:	f047 0301 	orr.w	r3, r7, #1
 8020262:	6043      	str	r3, [r0, #4]
 8020264:	3108      	adds	r1, #8
 8020266:	4648      	mov	r0, r9
 8020268:	f7fd fca6 	bl	801dbb8 <_free_r>
 802026c:	e7d8      	b.n	8020220 <_realloc_r+0x100>
 802026e:	9b01      	ldr	r3, [sp, #4]
 8020270:	428b      	cmp	r3, r1
 8020272:	da34      	bge.n	80202de <_realloc_r+0x1be>
 8020274:	4639      	mov	r1, r7
 8020276:	4648      	mov	r0, r9
 8020278:	f7f9 ffcc 	bl	801a214 <_malloc_r>
 802027c:	4607      	mov	r7, r0
 802027e:	b1c8      	cbz	r0, 80202b4 <_realloc_r+0x194>
 8020280:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8020284:	f023 0201 	bic.w	r2, r3, #1
 8020288:	f1a0 0108 	sub.w	r1, r0, #8
 802028c:	4452      	add	r2, sl
 802028e:	4291      	cmp	r1, r2
 8020290:	f000 80be 	beq.w	8020410 <_realloc_r+0x2f0>
 8020294:	1f32      	subs	r2, r6, #4
 8020296:	2a24      	cmp	r2, #36	; 0x24
 8020298:	d873      	bhi.n	8020382 <_realloc_r+0x262>
 802029a:	2a13      	cmp	r2, #19
 802029c:	d846      	bhi.n	802032c <_realloc_r+0x20c>
 802029e:	4623      	mov	r3, r4
 80202a0:	6819      	ldr	r1, [r3, #0]
 80202a2:	6001      	str	r1, [r0, #0]
 80202a4:	685a      	ldr	r2, [r3, #4]
 80202a6:	6042      	str	r2, [r0, #4]
 80202a8:	689b      	ldr	r3, [r3, #8]
 80202aa:	6083      	str	r3, [r0, #8]
 80202ac:	4648      	mov	r0, r9
 80202ae:	4621      	mov	r1, r4
 80202b0:	f7fd fc82 	bl	801dbb8 <_free_r>
 80202b4:	4648      	mov	r0, r9
 80202b6:	f7fa fb95 	bl	801a9e4 <__malloc_unlock>
 80202ba:	e7b5      	b.n	8020228 <_realloc_r+0x108>
 80202bc:	4611      	mov	r1, r2
 80202be:	b003      	add	sp, #12
 80202c0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80202c4:	f7f9 bfa6 	b.w	801a214 <_malloc_r>
 80202c8:	6842      	ldr	r2, [r0, #4]
 80202ca:	f022 0e03 	bic.w	lr, r2, #3
 80202ce:	eb0e 0206 	add.w	r2, lr, r6
 80202d2:	f105 0810 	add.w	r8, r5, #16
 80202d6:	4542      	cmp	r2, r8
 80202d8:	da3f      	bge.n	802035a <_realloc_r+0x23a>
 80202da:	4602      	mov	r2, r0
 80202dc:	e751      	b.n	8020182 <_realloc_r+0x62>
 80202de:	465f      	mov	r7, fp
 80202e0:	f8db 000c 	ldr.w	r0, [fp, #12]
 80202e4:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80202e8:	1f32      	subs	r2, r6, #4
 80202ea:	2a24      	cmp	r2, #36	; 0x24
 80202ec:	60c8      	str	r0, [r1, #12]
 80202ee:	6081      	str	r1, [r0, #8]
 80202f0:	f200 80a0 	bhi.w	8020434 <_realloc_r+0x314>
 80202f4:	2a13      	cmp	r2, #19
 80202f6:	f240 809b 	bls.w	8020430 <_realloc_r+0x310>
 80202fa:	6820      	ldr	r0, [r4, #0]
 80202fc:	f8cb 0008 	str.w	r0, [fp, #8]
 8020300:	6861      	ldr	r1, [r4, #4]
 8020302:	2a1b      	cmp	r2, #27
 8020304:	f8cb 100c 	str.w	r1, [fp, #12]
 8020308:	f200 80b4 	bhi.w	8020474 <_realloc_r+0x354>
 802030c:	f10b 0310 	add.w	r3, fp, #16
 8020310:	3408      	adds	r4, #8
 8020312:	6820      	ldr	r0, [r4, #0]
 8020314:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8020318:	6018      	str	r0, [r3, #0]
 802031a:	6862      	ldr	r2, [r4, #4]
 802031c:	605a      	str	r2, [r3, #4]
 802031e:	68a4      	ldr	r4, [r4, #8]
 8020320:	609c      	str	r4, [r3, #8]
 8020322:	f8db 3004 	ldr.w	r3, [fp, #4]
 8020326:	463c      	mov	r4, r7
 8020328:	46da      	mov	sl, fp
 802032a:	e769      	b.n	8020200 <_realloc_r+0xe0>
 802032c:	6821      	ldr	r1, [r4, #0]
 802032e:	6001      	str	r1, [r0, #0]
 8020330:	6860      	ldr	r0, [r4, #4]
 8020332:	2a1b      	cmp	r2, #27
 8020334:	6078      	str	r0, [r7, #4]
 8020336:	d860      	bhi.n	80203fa <_realloc_r+0x2da>
 8020338:	f107 0008 	add.w	r0, r7, #8
 802033c:	f104 0308 	add.w	r3, r4, #8
 8020340:	e7ae      	b.n	80202a0 <_realloc_r+0x180>
 8020342:	4638      	mov	r0, r7
 8020344:	6823      	ldr	r3, [r4, #0]
 8020346:	6003      	str	r3, [r0, #0]
 8020348:	6862      	ldr	r2, [r4, #4]
 802034a:	6042      	str	r2, [r0, #4]
 802034c:	68a4      	ldr	r4, [r4, #8]
 802034e:	6084      	str	r4, [r0, #8]
 8020350:	f8db 3004 	ldr.w	r3, [fp, #4]
 8020354:	463c      	mov	r4, r7
 8020356:	46da      	mov	sl, fp
 8020358:	e752      	b.n	8020200 <_realloc_r+0xe0>
 802035a:	eb0a 0705 	add.w	r7, sl, r5
 802035e:	1b50      	subs	r0, r2, r5
 8020360:	f040 0201 	orr.w	r2, r0, #1
 8020364:	607a      	str	r2, [r7, #4]
 8020366:	f854 1c04 	ldr.w	r1, [r4, #-4]
 802036a:	f8cc 7008 	str.w	r7, [ip, #8]
 802036e:	f001 0301 	and.w	r3, r1, #1
 8020372:	431d      	orrs	r5, r3
 8020374:	f844 5c04 	str.w	r5, [r4, #-4]
 8020378:	4648      	mov	r0, r9
 802037a:	f7fa fb33 	bl	801a9e4 <__malloc_unlock>
 802037e:	4627      	mov	r7, r4
 8020380:	e752      	b.n	8020228 <_realloc_r+0x108>
 8020382:	4621      	mov	r1, r4
 8020384:	f7ff fe00 	bl	801ff88 <memmove>
 8020388:	e790      	b.n	80202ac <_realloc_r+0x18c>
 802038a:	f105 0010 	add.w	r0, r5, #16
 802038e:	4580      	cmp	r8, r0
 8020390:	f6ff af6d 	blt.w	802026e <_realloc_r+0x14e>
 8020394:	465f      	mov	r7, fp
 8020396:	f8db 000c 	ldr.w	r0, [fp, #12]
 802039a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 802039e:	1f32      	subs	r2, r6, #4
 80203a0:	2a24      	cmp	r2, #36	; 0x24
 80203a2:	60c8      	str	r0, [r1, #12]
 80203a4:	6081      	str	r1, [r0, #8]
 80203a6:	f200 8087 	bhi.w	80204b8 <_realloc_r+0x398>
 80203aa:	2a13      	cmp	r2, #19
 80203ac:	d978      	bls.n	80204a0 <_realloc_r+0x380>
 80203ae:	6820      	ldr	r0, [r4, #0]
 80203b0:	f8cb 0008 	str.w	r0, [fp, #8]
 80203b4:	6861      	ldr	r1, [r4, #4]
 80203b6:	2a1b      	cmp	r2, #27
 80203b8:	f8cb 100c 	str.w	r1, [fp, #12]
 80203bc:	f200 8085 	bhi.w	80204ca <_realloc_r+0x3aa>
 80203c0:	f10b 0310 	add.w	r3, fp, #16
 80203c4:	3408      	adds	r4, #8
 80203c6:	6820      	ldr	r0, [r4, #0]
 80203c8:	6018      	str	r0, [r3, #0]
 80203ca:	6862      	ldr	r2, [r4, #4]
 80203cc:	605a      	str	r2, [r3, #4]
 80203ce:	68a1      	ldr	r1, [r4, #8]
 80203d0:	6099      	str	r1, [r3, #8]
 80203d2:	eb0b 0305 	add.w	r3, fp, r5
 80203d6:	ebc5 0008 	rsb	r0, r5, r8
 80203da:	f040 0201 	orr.w	r2, r0, #1
 80203de:	605a      	str	r2, [r3, #4]
 80203e0:	f8db 1004 	ldr.w	r1, [fp, #4]
 80203e4:	f8cc 3008 	str.w	r3, [ip, #8]
 80203e8:	f001 0301 	and.w	r3, r1, #1
 80203ec:	431d      	orrs	r5, r3
 80203ee:	f8cb 5004 	str.w	r5, [fp, #4]
 80203f2:	4648      	mov	r0, r9
 80203f4:	f7fa faf6 	bl	801a9e4 <__malloc_unlock>
 80203f8:	e716      	b.n	8020228 <_realloc_r+0x108>
 80203fa:	68a3      	ldr	r3, [r4, #8]
 80203fc:	60bb      	str	r3, [r7, #8]
 80203fe:	68e1      	ldr	r1, [r4, #12]
 8020400:	2a24      	cmp	r2, #36	; 0x24
 8020402:	60f9      	str	r1, [r7, #12]
 8020404:	d02d      	beq.n	8020462 <_realloc_r+0x342>
 8020406:	f107 0010 	add.w	r0, r7, #16
 802040a:	f104 0310 	add.w	r3, r4, #16
 802040e:	e747      	b.n	80202a0 <_realloc_r+0x180>
 8020410:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8020414:	f027 0c03 	bic.w	ip, r7, #3
 8020418:	eb0c 0806 	add.w	r8, ip, r6
 802041c:	e6f0      	b.n	8020200 <_realloc_r+0xe0>
 802041e:	4621      	mov	r1, r4
 8020420:	4638      	mov	r0, r7
 8020422:	f7ff fdb1 	bl	801ff88 <memmove>
 8020426:	463c      	mov	r4, r7
 8020428:	f8db 3004 	ldr.w	r3, [fp, #4]
 802042c:	46da      	mov	sl, fp
 802042e:	e6e7      	b.n	8020200 <_realloc_r+0xe0>
 8020430:	463b      	mov	r3, r7
 8020432:	e76e      	b.n	8020312 <_realloc_r+0x1f2>
 8020434:	4621      	mov	r1, r4
 8020436:	4638      	mov	r0, r7
 8020438:	f7ff fda6 	bl	801ff88 <memmove>
 802043c:	463c      	mov	r4, r7
 802043e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8020442:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8020446:	46da      	mov	sl, fp
 8020448:	e6da      	b.n	8020200 <_realloc_r+0xe0>
 802044a:	68a0      	ldr	r0, [r4, #8]
 802044c:	f8cb 0010 	str.w	r0, [fp, #16]
 8020450:	68e3      	ldr	r3, [r4, #12]
 8020452:	2a24      	cmp	r2, #36	; 0x24
 8020454:	f8cb 3014 	str.w	r3, [fp, #20]
 8020458:	d018      	beq.n	802048c <_realloc_r+0x36c>
 802045a:	f10b 0018 	add.w	r0, fp, #24
 802045e:	3410      	adds	r4, #16
 8020460:	e770      	b.n	8020344 <_realloc_r+0x224>
 8020462:	6922      	ldr	r2, [r4, #16]
 8020464:	613a      	str	r2, [r7, #16]
 8020466:	6963      	ldr	r3, [r4, #20]
 8020468:	f107 0018 	add.w	r0, r7, #24
 802046c:	617b      	str	r3, [r7, #20]
 802046e:	f104 0318 	add.w	r3, r4, #24
 8020472:	e715      	b.n	80202a0 <_realloc_r+0x180>
 8020474:	68a3      	ldr	r3, [r4, #8]
 8020476:	f8cb 3010 	str.w	r3, [fp, #16]
 802047a:	68e0      	ldr	r0, [r4, #12]
 802047c:	2a24      	cmp	r2, #36	; 0x24
 802047e:	f8cb 0014 	str.w	r0, [fp, #20]
 8020482:	d00f      	beq.n	80204a4 <_realloc_r+0x384>
 8020484:	f10b 0318 	add.w	r3, fp, #24
 8020488:	3410      	adds	r4, #16
 802048a:	e742      	b.n	8020312 <_realloc_r+0x1f2>
 802048c:	6922      	ldr	r2, [r4, #16]
 802048e:	f8cb 2018 	str.w	r2, [fp, #24]
 8020492:	6961      	ldr	r1, [r4, #20]
 8020494:	f10b 0020 	add.w	r0, fp, #32
 8020498:	f8cb 101c 	str.w	r1, [fp, #28]
 802049c:	3418      	adds	r4, #24
 802049e:	e751      	b.n	8020344 <_realloc_r+0x224>
 80204a0:	463b      	mov	r3, r7
 80204a2:	e790      	b.n	80203c6 <_realloc_r+0x2a6>
 80204a4:	6922      	ldr	r2, [r4, #16]
 80204a6:	f8cb 2018 	str.w	r2, [fp, #24]
 80204aa:	6961      	ldr	r1, [r4, #20]
 80204ac:	f10b 0320 	add.w	r3, fp, #32
 80204b0:	f8cb 101c 	str.w	r1, [fp, #28]
 80204b4:	3418      	adds	r4, #24
 80204b6:	e72c      	b.n	8020312 <_realloc_r+0x1f2>
 80204b8:	4638      	mov	r0, r7
 80204ba:	4621      	mov	r1, r4
 80204bc:	f8cd c000 	str.w	ip, [sp]
 80204c0:	f7ff fd62 	bl	801ff88 <memmove>
 80204c4:	f8dd c000 	ldr.w	ip, [sp]
 80204c8:	e783      	b.n	80203d2 <_realloc_r+0x2b2>
 80204ca:	68a3      	ldr	r3, [r4, #8]
 80204cc:	f8cb 3010 	str.w	r3, [fp, #16]
 80204d0:	68e0      	ldr	r0, [r4, #12]
 80204d2:	2a24      	cmp	r2, #36	; 0x24
 80204d4:	f8cb 0014 	str.w	r0, [fp, #20]
 80204d8:	d003      	beq.n	80204e2 <_realloc_r+0x3c2>
 80204da:	f10b 0318 	add.w	r3, fp, #24
 80204de:	3410      	adds	r4, #16
 80204e0:	e771      	b.n	80203c6 <_realloc_r+0x2a6>
 80204e2:	6922      	ldr	r2, [r4, #16]
 80204e4:	f8cb 2018 	str.w	r2, [fp, #24]
 80204e8:	6961      	ldr	r1, [r4, #20]
 80204ea:	f10b 0320 	add.w	r3, fp, #32
 80204ee:	f8cb 101c 	str.w	r1, [fp, #28]
 80204f2:	3418      	adds	r4, #24
 80204f4:	e767      	b.n	80203c6 <_realloc_r+0x2a6>
 80204f6:	bf00      	nop
 80204f8:	200004fc 	.word	0x200004fc

080204fc <__aeabi_uldivmod>:
 80204fc:	b94b      	cbnz	r3, 8020512 <__aeabi_uldivmod+0x16>
 80204fe:	b942      	cbnz	r2, 8020512 <__aeabi_uldivmod+0x16>
 8020500:	2900      	cmp	r1, #0
 8020502:	bf08      	it	eq
 8020504:	2800      	cmpeq	r0, #0
 8020506:	d002      	beq.n	802050e <__aeabi_uldivmod+0x12>
 8020508:	f04f 31ff 	mov.w	r1, #4294967295
 802050c:	4608      	mov	r0, r1
 802050e:	f000 b837 	b.w	8020580 <__aeabi_idiv0>
 8020512:	b082      	sub	sp, #8
 8020514:	46ec      	mov	ip, sp
 8020516:	e92d 5000 	stmdb	sp!, {ip, lr}
 802051a:	f000 f81b 	bl	8020554 <__gnu_uldivmod_helper>
 802051e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020522:	b002      	add	sp, #8
 8020524:	bc0c      	pop	{r2, r3}
 8020526:	4770      	bx	lr

08020528 <__gnu_ldivmod_helper>:
 8020528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802052a:	4616      	mov	r6, r2
 802052c:	4604      	mov	r4, r0
 802052e:	460d      	mov	r5, r1
 8020530:	461f      	mov	r7, r3
 8020532:	f000 f827 	bl	8020584 <__divdi3>
 8020536:	fb06 f301 	mul.w	r3, r6, r1
 802053a:	fb00 3707 	mla	r7, r0, r7, r3
 802053e:	fba6 2300 	umull	r2, r3, r6, r0
 8020542:	18fb      	adds	r3, r7, r3
 8020544:	1aa2      	subs	r2, r4, r2
 8020546:	eb65 0303 	sbc.w	r3, r5, r3
 802054a:	9c06      	ldr	r4, [sp, #24]
 802054c:	e9c4 2300 	strd	r2, r3, [r4]
 8020550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020552:	bf00      	nop

08020554 <__gnu_uldivmod_helper>:
 8020554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020556:	4616      	mov	r6, r2
 8020558:	4604      	mov	r4, r0
 802055a:	460d      	mov	r5, r1
 802055c:	461f      	mov	r7, r3
 802055e:	f000 f96f 	bl	8020840 <__udivdi3>
 8020562:	fb00 f707 	mul.w	r7, r0, r7
 8020566:	fba0 2306 	umull	r2, r3, r0, r6
 802056a:	fb06 7701 	mla	r7, r6, r1, r7
 802056e:	18fb      	adds	r3, r7, r3
 8020570:	1aa2      	subs	r2, r4, r2
 8020572:	eb65 0303 	sbc.w	r3, r5, r3
 8020576:	9c06      	ldr	r4, [sp, #24]
 8020578:	e9c4 2300 	strd	r2, r3, [r4]
 802057c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802057e:	bf00      	nop

08020580 <__aeabi_idiv0>:
 8020580:	4770      	bx	lr
 8020582:	bf00      	nop

08020584 <__divdi3>:
 8020584:	2900      	cmp	r1, #0
 8020586:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 802058a:	461d      	mov	r5, r3
 802058c:	f2c0 809d 	blt.w	80206ca <__divdi3+0x146>
 8020590:	2400      	movs	r4, #0
 8020592:	2d00      	cmp	r5, #0
 8020594:	f2c0 8094 	blt.w	80206c0 <__divdi3+0x13c>
 8020598:	4680      	mov	r8, r0
 802059a:	460f      	mov	r7, r1
 802059c:	4694      	mov	ip, r2
 802059e:	461e      	mov	r6, r3
 80205a0:	bbe3      	cbnz	r3, 802061c <__divdi3+0x98>
 80205a2:	428a      	cmp	r2, r1
 80205a4:	d955      	bls.n	8020652 <__divdi3+0xce>
 80205a6:	fab2 f782 	clz	r7, r2
 80205aa:	b147      	cbz	r7, 80205be <__divdi3+0x3a>
 80205ac:	f1c7 0520 	rsb	r5, r7, #32
 80205b0:	fa20 f605 	lsr.w	r6, r0, r5
 80205b4:	fa01 f107 	lsl.w	r1, r1, r7
 80205b8:	40ba      	lsls	r2, r7
 80205ba:	4331      	orrs	r1, r6
 80205bc:	40b8      	lsls	r0, r7
 80205be:	0c17      	lsrs	r7, r2, #16
 80205c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80205c4:	0c03      	lsrs	r3, r0, #16
 80205c6:	fa1f fc82 	uxth.w	ip, r2
 80205ca:	fb07 1116 	mls	r1, r7, r6, r1
 80205ce:	fb0c f506 	mul.w	r5, ip, r6
 80205d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80205d6:	429d      	cmp	r5, r3
 80205d8:	d908      	bls.n	80205ec <__divdi3+0x68>
 80205da:	1e71      	subs	r1, r6, #1
 80205dc:	189b      	adds	r3, r3, r2
 80205de:	f080 8113 	bcs.w	8020808 <__divdi3+0x284>
 80205e2:	429d      	cmp	r5, r3
 80205e4:	f240 8110 	bls.w	8020808 <__divdi3+0x284>
 80205e8:	3e02      	subs	r6, #2
 80205ea:	189b      	adds	r3, r3, r2
 80205ec:	1b59      	subs	r1, r3, r5
 80205ee:	fbb1 f5f7 	udiv	r5, r1, r7
 80205f2:	fb07 1315 	mls	r3, r7, r5, r1
 80205f6:	b280      	uxth	r0, r0
 80205f8:	fb0c fc05 	mul.w	ip, ip, r5
 80205fc:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 8020600:	458c      	cmp	ip, r1
 8020602:	d907      	bls.n	8020614 <__divdi3+0x90>
 8020604:	1e6b      	subs	r3, r5, #1
 8020606:	188a      	adds	r2, r1, r2
 8020608:	f080 8100 	bcs.w	802080c <__divdi3+0x288>
 802060c:	4594      	cmp	ip, r2
 802060e:	f240 80fd 	bls.w	802080c <__divdi3+0x288>
 8020612:	3d02      	subs	r5, #2
 8020614:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 8020618:	2500      	movs	r5, #0
 802061a:	e003      	b.n	8020624 <__divdi3+0xa0>
 802061c:	428b      	cmp	r3, r1
 802061e:	d90c      	bls.n	802063a <__divdi3+0xb6>
 8020620:	2500      	movs	r5, #0
 8020622:	4629      	mov	r1, r5
 8020624:	460a      	mov	r2, r1
 8020626:	462b      	mov	r3, r5
 8020628:	b114      	cbz	r4, 8020630 <__divdi3+0xac>
 802062a:	4252      	negs	r2, r2
 802062c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020630:	4610      	mov	r0, r2
 8020632:	4619      	mov	r1, r3
 8020634:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8020638:	4770      	bx	lr
 802063a:	fab3 f583 	clz	r5, r3
 802063e:	2d00      	cmp	r5, #0
 8020640:	f040 8087 	bne.w	8020752 <__divdi3+0x1ce>
 8020644:	428b      	cmp	r3, r1
 8020646:	d301      	bcc.n	802064c <__divdi3+0xc8>
 8020648:	4282      	cmp	r2, r0
 802064a:	d8ea      	bhi.n	8020622 <__divdi3+0x9e>
 802064c:	2500      	movs	r5, #0
 802064e:	2101      	movs	r1, #1
 8020650:	e7e8      	b.n	8020624 <__divdi3+0xa0>
 8020652:	b912      	cbnz	r2, 802065a <__divdi3+0xd6>
 8020654:	2601      	movs	r6, #1
 8020656:	fbb6 f2f2 	udiv	r2, r6, r2
 802065a:	fab2 f682 	clz	r6, r2
 802065e:	2e00      	cmp	r6, #0
 8020660:	d139      	bne.n	80206d6 <__divdi3+0x152>
 8020662:	1a8e      	subs	r6, r1, r2
 8020664:	0c13      	lsrs	r3, r2, #16
 8020666:	fa1f fc82 	uxth.w	ip, r2
 802066a:	2501      	movs	r5, #1
 802066c:	fbb6 f7f3 	udiv	r7, r6, r3
 8020670:	fb03 6117 	mls	r1, r3, r7, r6
 8020674:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8020678:	fb0c f807 	mul.w	r8, ip, r7
 802067c:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 8020680:	45b0      	cmp	r8, r6
 8020682:	d906      	bls.n	8020692 <__divdi3+0x10e>
 8020684:	1e79      	subs	r1, r7, #1
 8020686:	18b6      	adds	r6, r6, r2
 8020688:	d202      	bcs.n	8020690 <__divdi3+0x10c>
 802068a:	45b0      	cmp	r8, r6
 802068c:	f200 80d3 	bhi.w	8020836 <__divdi3+0x2b2>
 8020690:	460f      	mov	r7, r1
 8020692:	ebc8 0606 	rsb	r6, r8, r6
 8020696:	fbb6 f1f3 	udiv	r1, r6, r3
 802069a:	fb03 6311 	mls	r3, r3, r1, r6
 802069e:	b280      	uxth	r0, r0
 80206a0:	fb0c fc01 	mul.w	ip, ip, r1
 80206a4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80206a8:	459c      	cmp	ip, r3
 80206aa:	d906      	bls.n	80206ba <__divdi3+0x136>
 80206ac:	1e4e      	subs	r6, r1, #1
 80206ae:	189a      	adds	r2, r3, r2
 80206b0:	d202      	bcs.n	80206b8 <__divdi3+0x134>
 80206b2:	4594      	cmp	ip, r2
 80206b4:	f200 80c2 	bhi.w	802083c <__divdi3+0x2b8>
 80206b8:	4631      	mov	r1, r6
 80206ba:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 80206be:	e7b1      	b.n	8020624 <__divdi3+0xa0>
 80206c0:	43e4      	mvns	r4, r4
 80206c2:	4252      	negs	r2, r2
 80206c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80206c8:	e766      	b.n	8020598 <__divdi3+0x14>
 80206ca:	4240      	negs	r0, r0
 80206cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80206d0:	f04f 34ff 	mov.w	r4, #4294967295
 80206d4:	e75d      	b.n	8020592 <__divdi3+0xe>
 80206d6:	40b2      	lsls	r2, r6
 80206d8:	f1c6 0920 	rsb	r9, r6, #32
 80206dc:	fa21 f709 	lsr.w	r7, r1, r9
 80206e0:	fa20 f509 	lsr.w	r5, r0, r9
 80206e4:	0c13      	lsrs	r3, r2, #16
 80206e6:	fa01 f106 	lsl.w	r1, r1, r6
 80206ea:	fbb7 f8f3 	udiv	r8, r7, r3
 80206ee:	ea45 0901 	orr.w	r9, r5, r1
 80206f2:	fa1f fc82 	uxth.w	ip, r2
 80206f6:	fb03 7718 	mls	r7, r3, r8, r7
 80206fa:	ea4f 4119 	mov.w	r1, r9, lsr #16
 80206fe:	fb0c f508 	mul.w	r5, ip, r8
 8020702:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8020706:	40b0      	lsls	r0, r6
 8020708:	42bd      	cmp	r5, r7
 802070a:	d90a      	bls.n	8020722 <__divdi3+0x19e>
 802070c:	18bf      	adds	r7, r7, r2
 802070e:	f108 36ff 	add.w	r6, r8, #4294967295
 8020712:	f080 808e 	bcs.w	8020832 <__divdi3+0x2ae>
 8020716:	42bd      	cmp	r5, r7
 8020718:	f240 808b 	bls.w	8020832 <__divdi3+0x2ae>
 802071c:	f1a8 0802 	sub.w	r8, r8, #2
 8020720:	18bf      	adds	r7, r7, r2
 8020722:	1b79      	subs	r1, r7, r5
 8020724:	fbb1 f5f3 	udiv	r5, r1, r3
 8020728:	fb03 1715 	mls	r7, r3, r5, r1
 802072c:	fa1f f989 	uxth.w	r9, r9
 8020730:	fb0c f605 	mul.w	r6, ip, r5
 8020734:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 8020738:	428e      	cmp	r6, r1
 802073a:	d906      	bls.n	802074a <__divdi3+0x1c6>
 802073c:	1e6f      	subs	r7, r5, #1
 802073e:	1889      	adds	r1, r1, r2
 8020740:	d271      	bcs.n	8020826 <__divdi3+0x2a2>
 8020742:	428e      	cmp	r6, r1
 8020744:	d96f      	bls.n	8020826 <__divdi3+0x2a2>
 8020746:	3d02      	subs	r5, #2
 8020748:	1889      	adds	r1, r1, r2
 802074a:	1b8e      	subs	r6, r1, r6
 802074c:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 8020750:	e78c      	b.n	802066c <__divdi3+0xe8>
 8020752:	f1c5 0120 	rsb	r1, r5, #32
 8020756:	fa22 f301 	lsr.w	r3, r2, r1
 802075a:	fa06 f605 	lsl.w	r6, r6, r5
 802075e:	431e      	orrs	r6, r3
 8020760:	fa27 f201 	lsr.w	r2, r7, r1
 8020764:	ea4f 4916 	mov.w	r9, r6, lsr #16
 8020768:	fa07 f705 	lsl.w	r7, r7, r5
 802076c:	fa20 f101 	lsr.w	r1, r0, r1
 8020770:	fbb2 f8f9 	udiv	r8, r2, r9
 8020774:	430f      	orrs	r7, r1
 8020776:	0c3b      	lsrs	r3, r7, #16
 8020778:	fa1f fa86 	uxth.w	sl, r6
 802077c:	fb09 2218 	mls	r2, r9, r8, r2
 8020780:	fb0a fb08 	mul.w	fp, sl, r8
 8020784:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8020788:	4593      	cmp	fp, r2
 802078a:	fa0c fc05 	lsl.w	ip, ip, r5
 802078e:	d908      	bls.n	80207a2 <__divdi3+0x21e>
 8020790:	1992      	adds	r2, r2, r6
 8020792:	f108 31ff 	add.w	r1, r8, #4294967295
 8020796:	d24a      	bcs.n	802082e <__divdi3+0x2aa>
 8020798:	4593      	cmp	fp, r2
 802079a:	d948      	bls.n	802082e <__divdi3+0x2aa>
 802079c:	f1a8 0802 	sub.w	r8, r8, #2
 80207a0:	1992      	adds	r2, r2, r6
 80207a2:	ebcb 0302 	rsb	r3, fp, r2
 80207a6:	fbb3 f1f9 	udiv	r1, r3, r9
 80207aa:	fb09 3211 	mls	r2, r9, r1, r3
 80207ae:	b2bf      	uxth	r7, r7
 80207b0:	fb0a fa01 	mul.w	sl, sl, r1
 80207b4:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 80207b8:	459a      	cmp	sl, r3
 80207ba:	d906      	bls.n	80207ca <__divdi3+0x246>
 80207bc:	1e4a      	subs	r2, r1, #1
 80207be:	199b      	adds	r3, r3, r6
 80207c0:	d233      	bcs.n	802082a <__divdi3+0x2a6>
 80207c2:	459a      	cmp	sl, r3
 80207c4:	d931      	bls.n	802082a <__divdi3+0x2a6>
 80207c6:	3902      	subs	r1, #2
 80207c8:	199b      	adds	r3, r3, r6
 80207ca:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80207ce:	0c0f      	lsrs	r7, r1, #16
 80207d0:	fa1f f88c 	uxth.w	r8, ip
 80207d4:	fb08 f607 	mul.w	r6, r8, r7
 80207d8:	b28a      	uxth	r2, r1
 80207da:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80207de:	fb08 f802 	mul.w	r8, r8, r2
 80207e2:	fb0c 6202 	mla	r2, ip, r2, r6
 80207e6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80207ea:	fb0c fc07 	mul.w	ip, ip, r7
 80207ee:	4296      	cmp	r6, r2
 80207f0:	bf88      	it	hi
 80207f2:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 80207f6:	ebca 0303 	rsb	r3, sl, r3
 80207fa:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 80207fe:	4563      	cmp	r3, ip
 8020800:	d30e      	bcc.n	8020820 <__divdi3+0x29c>
 8020802:	d005      	beq.n	8020810 <__divdi3+0x28c>
 8020804:	2500      	movs	r5, #0
 8020806:	e70d      	b.n	8020624 <__divdi3+0xa0>
 8020808:	460e      	mov	r6, r1
 802080a:	e6ef      	b.n	80205ec <__divdi3+0x68>
 802080c:	461d      	mov	r5, r3
 802080e:	e701      	b.n	8020614 <__divdi3+0x90>
 8020810:	fa1f f888 	uxth.w	r8, r8
 8020814:	fa00 f005 	lsl.w	r0, r0, r5
 8020818:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 802081c:	42a8      	cmp	r0, r5
 802081e:	d2f1      	bcs.n	8020804 <__divdi3+0x280>
 8020820:	3901      	subs	r1, #1
 8020822:	2500      	movs	r5, #0
 8020824:	e6fe      	b.n	8020624 <__divdi3+0xa0>
 8020826:	463d      	mov	r5, r7
 8020828:	e78f      	b.n	802074a <__divdi3+0x1c6>
 802082a:	4611      	mov	r1, r2
 802082c:	e7cd      	b.n	80207ca <__divdi3+0x246>
 802082e:	4688      	mov	r8, r1
 8020830:	e7b7      	b.n	80207a2 <__divdi3+0x21e>
 8020832:	46b0      	mov	r8, r6
 8020834:	e775      	b.n	8020722 <__divdi3+0x19e>
 8020836:	3f02      	subs	r7, #2
 8020838:	18b6      	adds	r6, r6, r2
 802083a:	e72a      	b.n	8020692 <__divdi3+0x10e>
 802083c:	3902      	subs	r1, #2
 802083e:	e73c      	b.n	80206ba <__divdi3+0x136>

08020840 <__udivdi3>:
 8020840:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8020844:	4614      	mov	r4, r2
 8020846:	4605      	mov	r5, r0
 8020848:	460e      	mov	r6, r1
 802084a:	2b00      	cmp	r3, #0
 802084c:	d13d      	bne.n	80208ca <__udivdi3+0x8a>
 802084e:	428a      	cmp	r2, r1
 8020850:	d949      	bls.n	80208e6 <__udivdi3+0xa6>
 8020852:	fab2 f782 	clz	r7, r2
 8020856:	b147      	cbz	r7, 802086a <__udivdi3+0x2a>
 8020858:	f1c7 0120 	rsb	r1, r7, #32
 802085c:	fa20 f201 	lsr.w	r2, r0, r1
 8020860:	fa06 f607 	lsl.w	r6, r6, r7
 8020864:	40bc      	lsls	r4, r7
 8020866:	4316      	orrs	r6, r2
 8020868:	40bd      	lsls	r5, r7
 802086a:	0c22      	lsrs	r2, r4, #16
 802086c:	fbb6 f0f2 	udiv	r0, r6, r2
 8020870:	0c2f      	lsrs	r7, r5, #16
 8020872:	b2a1      	uxth	r1, r4
 8020874:	fb02 6610 	mls	r6, r2, r0, r6
 8020878:	fb01 f300 	mul.w	r3, r1, r0
 802087c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8020880:	42b3      	cmp	r3, r6
 8020882:	d908      	bls.n	8020896 <__udivdi3+0x56>
 8020884:	1e47      	subs	r7, r0, #1
 8020886:	1936      	adds	r6, r6, r4
 8020888:	f080 80f8 	bcs.w	8020a7c <__udivdi3+0x23c>
 802088c:	42b3      	cmp	r3, r6
 802088e:	f240 80f5 	bls.w	8020a7c <__udivdi3+0x23c>
 8020892:	3802      	subs	r0, #2
 8020894:	1936      	adds	r6, r6, r4
 8020896:	1af6      	subs	r6, r6, r3
 8020898:	fbb6 f3f2 	udiv	r3, r6, r2
 802089c:	fb02 6213 	mls	r2, r2, r3, r6
 80208a0:	b2ad      	uxth	r5, r5
 80208a2:	fb01 f103 	mul.w	r1, r1, r3
 80208a6:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 80208aa:	4291      	cmp	r1, r2
 80208ac:	d907      	bls.n	80208be <__udivdi3+0x7e>
 80208ae:	1e5e      	subs	r6, r3, #1
 80208b0:	1912      	adds	r2, r2, r4
 80208b2:	f080 80e5 	bcs.w	8020a80 <__udivdi3+0x240>
 80208b6:	4291      	cmp	r1, r2
 80208b8:	f240 80e2 	bls.w	8020a80 <__udivdi3+0x240>
 80208bc:	3b02      	subs	r3, #2
 80208be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80208c2:	2100      	movs	r1, #0
 80208c4:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80208c8:	4770      	bx	lr
 80208ca:	428b      	cmp	r3, r1
 80208cc:	d843      	bhi.n	8020956 <__udivdi3+0x116>
 80208ce:	fab3 f483 	clz	r4, r3
 80208d2:	2c00      	cmp	r4, #0
 80208d4:	d142      	bne.n	802095c <__udivdi3+0x11c>
 80208d6:	428b      	cmp	r3, r1
 80208d8:	d302      	bcc.n	80208e0 <__udivdi3+0xa0>
 80208da:	4282      	cmp	r2, r0
 80208dc:	f200 80df 	bhi.w	8020a9e <__udivdi3+0x25e>
 80208e0:	2100      	movs	r1, #0
 80208e2:	2001      	movs	r0, #1
 80208e4:	e7ee      	b.n	80208c4 <__udivdi3+0x84>
 80208e6:	b912      	cbnz	r2, 80208ee <__udivdi3+0xae>
 80208e8:	2701      	movs	r7, #1
 80208ea:	fbb7 f4f2 	udiv	r4, r7, r2
 80208ee:	fab4 f284 	clz	r2, r4
 80208f2:	2a00      	cmp	r2, #0
 80208f4:	f040 8088 	bne.w	8020a08 <__udivdi3+0x1c8>
 80208f8:	1b0a      	subs	r2, r1, r4
 80208fa:	0c23      	lsrs	r3, r4, #16
 80208fc:	b2a7      	uxth	r7, r4
 80208fe:	2101      	movs	r1, #1
 8020900:	fbb2 f6f3 	udiv	r6, r2, r3
 8020904:	fb03 2216 	mls	r2, r3, r6, r2
 8020908:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 802090c:	fb07 f006 	mul.w	r0, r7, r6
 8020910:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 8020914:	4290      	cmp	r0, r2
 8020916:	d907      	bls.n	8020928 <__udivdi3+0xe8>
 8020918:	1912      	adds	r2, r2, r4
 802091a:	f106 3cff 	add.w	ip, r6, #4294967295
 802091e:	d202      	bcs.n	8020926 <__udivdi3+0xe6>
 8020920:	4290      	cmp	r0, r2
 8020922:	f200 80ce 	bhi.w	8020ac2 <__udivdi3+0x282>
 8020926:	4666      	mov	r6, ip
 8020928:	1a12      	subs	r2, r2, r0
 802092a:	fbb2 f0f3 	udiv	r0, r2, r3
 802092e:	fb03 2310 	mls	r3, r3, r0, r2
 8020932:	b2ad      	uxth	r5, r5
 8020934:	fb07 f700 	mul.w	r7, r7, r0
 8020938:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 802093c:	429f      	cmp	r7, r3
 802093e:	d907      	bls.n	8020950 <__udivdi3+0x110>
 8020940:	1e42      	subs	r2, r0, #1
 8020942:	191b      	adds	r3, r3, r4
 8020944:	f080 809e 	bcs.w	8020a84 <__udivdi3+0x244>
 8020948:	429f      	cmp	r7, r3
 802094a:	f240 809b 	bls.w	8020a84 <__udivdi3+0x244>
 802094e:	3802      	subs	r0, #2
 8020950:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8020954:	e7b6      	b.n	80208c4 <__udivdi3+0x84>
 8020956:	2100      	movs	r1, #0
 8020958:	4608      	mov	r0, r1
 802095a:	e7b3      	b.n	80208c4 <__udivdi3+0x84>
 802095c:	f1c4 0620 	rsb	r6, r4, #32
 8020960:	fa22 f506 	lsr.w	r5, r2, r6
 8020964:	fa03 f304 	lsl.w	r3, r3, r4
 8020968:	432b      	orrs	r3, r5
 802096a:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 802096e:	fa21 f506 	lsr.w	r5, r1, r6
 8020972:	fa01 f104 	lsl.w	r1, r1, r4
 8020976:	fa20 f606 	lsr.w	r6, r0, r6
 802097a:	fbb5 f7fc 	udiv	r7, r5, ip
 802097e:	ea46 0a01 	orr.w	sl, r6, r1
 8020982:	fa1f f883 	uxth.w	r8, r3
 8020986:	fb0c 5517 	mls	r5, ip, r7, r5
 802098a:	ea4f 411a 	mov.w	r1, sl, lsr #16
 802098e:	fb08 f907 	mul.w	r9, r8, r7
 8020992:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8020996:	45a9      	cmp	r9, r5
 8020998:	fa02 f204 	lsl.w	r2, r2, r4
 802099c:	d903      	bls.n	80209a6 <__udivdi3+0x166>
 802099e:	1e7e      	subs	r6, r7, #1
 80209a0:	18ed      	adds	r5, r5, r3
 80209a2:	d37f      	bcc.n	8020aa4 <__udivdi3+0x264>
 80209a4:	4637      	mov	r7, r6
 80209a6:	ebc9 0105 	rsb	r1, r9, r5
 80209aa:	fbb1 f6fc 	udiv	r6, r1, ip
 80209ae:	fb0c 1516 	mls	r5, ip, r6, r1
 80209b2:	fa1f fa8a 	uxth.w	sl, sl
 80209b6:	fb08 f806 	mul.w	r8, r8, r6
 80209ba:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 80209be:	4588      	cmp	r8, r1
 80209c0:	d903      	bls.n	80209ca <__udivdi3+0x18a>
 80209c2:	1e75      	subs	r5, r6, #1
 80209c4:	18c9      	adds	r1, r1, r3
 80209c6:	d373      	bcc.n	8020ab0 <__udivdi3+0x270>
 80209c8:	462e      	mov	r6, r5
 80209ca:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 80209ce:	0c37      	lsrs	r7, r6, #16
 80209d0:	fa1f fc82 	uxth.w	ip, r2
 80209d4:	fb0c f507 	mul.w	r5, ip, r7
 80209d8:	0c12      	lsrs	r2, r2, #16
 80209da:	b2b3      	uxth	r3, r6
 80209dc:	fb0c fc03 	mul.w	ip, ip, r3
 80209e0:	fb02 5303 	mla	r3, r2, r3, r5
 80209e4:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 80209e8:	fb02 f207 	mul.w	r2, r2, r7
 80209ec:	429d      	cmp	r5, r3
 80209ee:	bf88      	it	hi
 80209f0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 80209f4:	ebc8 0101 	rsb	r1, r8, r1
 80209f8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80209fc:	4291      	cmp	r1, r2
 80209fe:	d34b      	bcc.n	8020a98 <__udivdi3+0x258>
 8020a00:	d042      	beq.n	8020a88 <__udivdi3+0x248>
 8020a02:	4630      	mov	r0, r6
 8020a04:	2100      	movs	r1, #0
 8020a06:	e75d      	b.n	80208c4 <__udivdi3+0x84>
 8020a08:	4094      	lsls	r4, r2
 8020a0a:	f1c2 0520 	rsb	r5, r2, #32
 8020a0e:	fa21 f605 	lsr.w	r6, r1, r5
 8020a12:	0c23      	lsrs	r3, r4, #16
 8020a14:	fa20 f705 	lsr.w	r7, r0, r5
 8020a18:	fa01 f102 	lsl.w	r1, r1, r2
 8020a1c:	fbb6 fcf3 	udiv	ip, r6, r3
 8020a20:	4339      	orrs	r1, r7
 8020a22:	0c0d      	lsrs	r5, r1, #16
 8020a24:	b2a7      	uxth	r7, r4
 8020a26:	fb03 661c 	mls	r6, r3, ip, r6
 8020a2a:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8020a2e:	fb07 f80c 	mul.w	r8, r7, ip
 8020a32:	45b0      	cmp	r8, r6
 8020a34:	fa00 f502 	lsl.w	r5, r0, r2
 8020a38:	d908      	bls.n	8020a4c <__udivdi3+0x20c>
 8020a3a:	1936      	adds	r6, r6, r4
 8020a3c:	f10c 30ff 	add.w	r0, ip, #4294967295
 8020a40:	d23d      	bcs.n	8020abe <__udivdi3+0x27e>
 8020a42:	45b0      	cmp	r8, r6
 8020a44:	d93b      	bls.n	8020abe <__udivdi3+0x27e>
 8020a46:	f1ac 0c02 	sub.w	ip, ip, #2
 8020a4a:	1936      	adds	r6, r6, r4
 8020a4c:	ebc8 0206 	rsb	r2, r8, r6
 8020a50:	fbb2 f0f3 	udiv	r0, r2, r3
 8020a54:	fb03 2610 	mls	r6, r3, r0, r2
 8020a58:	b28a      	uxth	r2, r1
 8020a5a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8020a5e:	fb07 f100 	mul.w	r1, r7, r0
 8020a62:	4291      	cmp	r1, r2
 8020a64:	d906      	bls.n	8020a74 <__udivdi3+0x234>
 8020a66:	1e46      	subs	r6, r0, #1
 8020a68:	1912      	adds	r2, r2, r4
 8020a6a:	d226      	bcs.n	8020aba <__udivdi3+0x27a>
 8020a6c:	4291      	cmp	r1, r2
 8020a6e:	d924      	bls.n	8020aba <__udivdi3+0x27a>
 8020a70:	3802      	subs	r0, #2
 8020a72:	1912      	adds	r2, r2, r4
 8020a74:	1a52      	subs	r2, r2, r1
 8020a76:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 8020a7a:	e741      	b.n	8020900 <__udivdi3+0xc0>
 8020a7c:	4638      	mov	r0, r7
 8020a7e:	e70a      	b.n	8020896 <__udivdi3+0x56>
 8020a80:	4633      	mov	r3, r6
 8020a82:	e71c      	b.n	80208be <__udivdi3+0x7e>
 8020a84:	4610      	mov	r0, r2
 8020a86:	e763      	b.n	8020950 <__udivdi3+0x110>
 8020a88:	fa1f fc8c 	uxth.w	ip, ip
 8020a8c:	fa00 f004 	lsl.w	r0, r0, r4
 8020a90:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 8020a94:	4298      	cmp	r0, r3
 8020a96:	d2b4      	bcs.n	8020a02 <__udivdi3+0x1c2>
 8020a98:	1e70      	subs	r0, r6, #1
 8020a9a:	2100      	movs	r1, #0
 8020a9c:	e712      	b.n	80208c4 <__udivdi3+0x84>
 8020a9e:	4621      	mov	r1, r4
 8020aa0:	4620      	mov	r0, r4
 8020aa2:	e70f      	b.n	80208c4 <__udivdi3+0x84>
 8020aa4:	45a9      	cmp	r9, r5
 8020aa6:	f67f af7d 	bls.w	80209a4 <__udivdi3+0x164>
 8020aaa:	3f02      	subs	r7, #2
 8020aac:	18ed      	adds	r5, r5, r3
 8020aae:	e77a      	b.n	80209a6 <__udivdi3+0x166>
 8020ab0:	4588      	cmp	r8, r1
 8020ab2:	d989      	bls.n	80209c8 <__udivdi3+0x188>
 8020ab4:	3e02      	subs	r6, #2
 8020ab6:	18c9      	adds	r1, r1, r3
 8020ab8:	e787      	b.n	80209ca <__udivdi3+0x18a>
 8020aba:	4630      	mov	r0, r6
 8020abc:	e7da      	b.n	8020a74 <__udivdi3+0x234>
 8020abe:	4684      	mov	ip, r0
 8020ac0:	e7c4      	b.n	8020a4c <__udivdi3+0x20c>
 8020ac2:	3e02      	subs	r6, #2
 8020ac4:	1912      	adds	r2, r2, r4
 8020ac6:	e72f      	b.n	8020928 <__udivdi3+0xe8>
