Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: rtc_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rtc_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rtc_test"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : rtc_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\i2c_com.v" into library work
Parsing module <i2c_com>.
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\cmd_control.v" into library work
Parsing module <cmd_control>.
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\ds1302_module.v" into library work
Parsing module <ds1302_module>.
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\uarttx.v" into library work
Parsing module <uarttx>.
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\rtc_time.v" into library work
Parsing module <rtc_time>.
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\chipscope_ila.v" into library work
Parsing module <chipscope_ila>.
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\rtc_test.v" into library work
Parsing module <rtc_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <rtc_test>.

Elaborating module <clkdiv>.

Elaborating module <uarttx>.
WARNING:HDLCompiler:1127 - "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\rtc_test.v" Line 144: Assignment to idle ignored, since the identifier is never used

Elaborating module <rtc_time>.

Elaborating module <ds1302_module>.

Elaborating module <cmd_control>.

Elaborating module <i2c_com>.

Elaborating module <chipscope_icon>.

Elaborating module <chipscope_ila>.
WARNING:HDLCompiler:634 - "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\rtc_test.v" Line 166: Net <TRIG0[255]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rtc_test>.
    Related source file is "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\rtc_test.v".
WARNING:Xst:647 - Input <rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\rtc_test.v" line 140: Output port <idle> of the instance <u1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <TRIG0<255:27>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <uart_stat>.
    Found 9-bit register for signal <k>.
    Found 8-bit register for signal <Time_second_reg>.
    Found 8-bit register for signal <txdata>.
    Found 1-bit register for signal <wrsig>.
    Found 16-bit register for signal <uart_cnt>.
    Found finite state machine <FSM_0> for signal <uart_stat>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | RSTn_INV_1_o (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <n0125[6:0]> created at line 56.
    Found 7-bit adder for signal <n0127[6:0]> created at line 57.
    Found 7-bit adder for signal <n0129[6:0]> created at line 59.
    Found 7-bit adder for signal <n0131[6:0]> created at line 60.
    Found 7-bit adder for signal <n0133[6:0]> created at line 62.
    Found 7-bit adder for signal <n0135[6:0]> created at line 63.
    Found 9-bit adder for signal <k[8]_GND_1_o_add_25_OUT> created at line 117.
    Found 16-bit adder for signal <uart_cnt[15]_GND_1_o_add_26_OUT> created at line 120.
    Found 8-bit comparator equal for signal <n0009> created at line 81
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal DS1302_SIO may hinder XST clustering optimizations.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rtc_test> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\clkdiv.v".
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <clkout>.
    Found 16-bit adder for signal <cnt[15]_GND_2_o_add_4_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <uarttx>.
    Related source file is "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\uarttx.v".
        paritymode = 1'b0
    Found 1-bit register for signal <wrsigrise>.
    Found 1-bit register for signal <send>.
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <idle>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <presult>.
    Found 1-bit register for signal <wrsigbuf>.
    Found 8-bit adder for signal <cnt[7]_GND_3_o_add_5_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <uarttx> synthesized.

Synthesizing Unit <rtc_time>.
    Related source file is "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\rtc_time.v".
    Found 8-bit register for signal <isStart>.
    Found 8-bit register for signal <rData>.
    Found 4-bit register for signal <i>.
    Found 8-bit register for signal <Time_second>.
    Found 8-bit register for signal <Time_munite>.
    Found 8-bit register for signal <Time_hour>.
    Found 4-bit adder for signal <i[3]_GND_4_o_add_0_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <rtc_time> synthesized.

Synthesizing Unit <ds1302_module>.
    Related source file is "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\ds1302_module.v".
    Summary:
	no macro.
Unit <ds1302_module> synthesized.

Synthesizing Unit <cmd_control>.
    Related source file is "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\cmd_control.v".
    Found 1-bit register for signal <isDone>.
    Found 8-bit register for signal <rData>.
    Found 8-bit register for signal <rRead>.
    Found 8-bit register for signal <rAddr>.
    Found 2-bit register for signal <i>.
    Found 2-bit register for signal <isStart>.
    Found 2-bit adder for signal <i[1]_GND_6_o_add_26_OUT> created at line 96.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <cmd_control> synthesized.

Synthesizing Unit <i2c_com>.
    Related source file is "E:\Project\AX309\CD\09_VERILOG\09_rtc_test\rtl\i2c_com.v".
        T0P5US = 5'b11000
    Found 1-bit register for signal <rSCLK>.
    Found 1-bit register for signal <rRST>.
    Found 1-bit register for signal <rSIO>.
    Found 1-bit register for signal <isOut>.
    Found 1-bit register for signal <isDone>.
    Found 6-bit register for signal <i>.
    Found 8-bit register for signal <rData>.
    Found 5-bit register for signal <Count1>.
    Found 6-bit subtractor for signal <GND_7_o_GND_7_o_sub_48_OUT> created at line 115.
    Found 5-bit adder for signal <Count1[4]_GND_7_o_add_3_OUT> created at line 33.
    Found 6-bit adder for signal <i[5]_GND_7_o_add_53_OUT> created at line 121.
    Found 1-bit 8-to-1 multiplexer for signal <GND_7_o_rData[7]_Mux_19_o> created at line 76.
    Found 1-bit 8-to-1 multiplexer for signal <i[3]_rData[7]_Mux_36_o> created at line 100.
    Found 1-bit tristate buffer for signal <SIO> created at line 134
    Found 32-bit comparator lessequal for signal <n0019> created at line 115
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c_com> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 6
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 34
 1-bit register                                        : 14
 16-bit register                                       : 2
 2-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 12
 9-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 49
 1-bit 8-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 30
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <chipscope_ila.ngc>.
Reading core <chipscope_icon.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <ila_filter_debug>.
Loading core <chipscope_icon> for timing and area information for instance <icon_debug>.
WARNING:Xst:1710 - FF/Latch <rAddr_4> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rAddr_5> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rAddr_6> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <rtc_test>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
The following registers are absorbed into counter <uart_cnt>: 1 register on signal <uart_cnt>.
Unit <rtc_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 6
 8-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 2
 9-bit up counter                                      : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Comparators                                          : 2
 32-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 94
 1-bit 2-to-1 multiplexer                              : 49
 1-bit 8-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 30
# FSMs                                                 : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rAddr_4> (without init value) has a constant value of 0 in block <cmd_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rAddr_5> (without init value) has a constant value of 0 in block <cmd_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rAddr_6> (without init value) has a constant value of 0 in block <cmd_control>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <uart_stat[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
-------------------
WARNING:Xst:1710 - FF/Latch <rData_0> (without init value) has a constant value of 0 in block <rtc_time>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_2> (without init value) has a constant value of 0 in block <rtc_time>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_3> (without init value) has a constant value of 0 in block <rtc_time>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_6> (without init value) has a constant value of 0 in block <rtc_time>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_7> (without init value) has a constant value of 0 in block <rtc_time>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <isStart_3> (without init value) has a constant value of 0 in block <rtc_time>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txdata_7> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rtc_test> ...
WARNING:Xst:1710 - FF/Latch <U2/i_3> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cmd_control> ...

Optimizing unit <uarttx> ...
WARNING:Xst:1710 - FF/Latch <U2/U1/U1/rData_7> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/U1/U1/rData_6> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/U1/U1/rData_3> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/U1/U1/rData_2> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/U1/U1/rData_0> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <k_5> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <k_6> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <k_7> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <k_8> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_cnt_8> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_cnt_9> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_cnt_10> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_cnt_11> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_cnt_12> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_cnt_15> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_cnt_13> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_cnt_14> (without init value) has a constant value of 0 in block <rtc_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U2/U1/U1/isDone> in Unit <rtc_test> is equivalent to the following FF/Latch, which will be removed : <U2/U1/U1/i_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rtc_test, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rtc_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 829
#      GND                         : 3
#      INV                         : 12
#      LUT1                        : 83
#      LUT2                        : 35
#      LUT3                        : 44
#      LUT4                        : 114
#      LUT5                        : 48
#      LUT6                        : 166
#      MUXCY                       : 26
#      MUXCY_L                     : 193
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 13
#      MUXF8                       : 2
#      VCC                         : 3
#      XORCY                       : 84
# FlipFlops/Latches                : 1366
#      FD                          : 518
#      FDC                         : 28
#      FDCE                        : 54
#      FDE                         : 64
#      FDP                         : 514
#      FDR                         : 76
#      FDRE                        : 97
#      FDS                         : 11
#      FDSE                        : 3
#      LDC                         : 1
# RAMS                             : 15
#      RAMB16BWER                  : 14
#      RAMB8BWER                   : 1
# Shift Registers                  : 418
#      SRL16                       : 256
#      SRL16E                      : 1
#      SRLC16E                     : 39
#      SRLC32E                     : 122
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 3
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1366  out of  11440    11%  
 Number of Slice LUTs:                  920  out of   5720    16%  
    Number used as Logic:               502  out of   5720     8%  
    Number used as Memory:              418  out of   1440    29%  
       Number used as SRL:              418

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1850
   Number with an unused Flip Flop:     484  out of   1850    26%  
   Number with an unused LUT:           930  out of   1850    50%  
   Number of fully used LUT-FF pairs:   436  out of   1850    23%  
   Number of unique control sets:        70

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   6  out of    186     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of     32    46%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)                                       | Load  |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
u0/clkout                                                                         | BUFG                                                        | 45    |
CLK_50M                                                                           | BUFGP                                                       | 1500  |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                 | BUFG                                                        | 267   |
icon_debug/CONTROL0<13>(icon_debug/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
icon_debug/U0/iUPDATE_OUT                                                         | NONE(icon_debug/U0/U_ICON/U_iDATA_CMD)                      | 1     |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.265ns (Maximum Frequency: 107.933MHz)
   Minimum input arrival time before clock: 6.596ns
   Maximum output required time after clock: 5.098ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0/clkout'
  Clock period: 5.757ns (frequency: 173.702MHz)
  Total number of paths / destination ports: 917 / 95
-------------------------------------------------------------------------
Delay:               5.757ns (Levels of Logic = 4)
  Source:            Time_second_reg_3 (FF)
  Destination:       uart_stat_FSM_FFd2 (FF)
  Source Clock:      u0/clkout rising
  Destination Clock: u0/clkout rising

  Data Path: Time_second_reg_3 to uart_stat_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   1.181  Time_second_reg_3 (Time_second_reg_3)
     LUT6:I0->O            1   0.254   1.112  uart_stat_FSM_FFd2-In4 (uart_stat_FSM_FFd2-In4)
     LUT5:I0->O            1   0.254   0.910  uart_stat_FSM_FFd2-In5_SW0 (N34)
     LUT6:I3->O            1   0.235   0.958  uart_stat_FSM_FFd2-In5 (uart_stat_FSM_FFd2-In5)
     LUT6:I2->O            1   0.254   0.000  uart_stat_FSM_FFd2-In7 (uart_stat_FSM_FFd2-In)
     FDR:D                     0.074          uart_stat_FSM_FFd2
    ----------------------------------------
    Total                      5.757ns (1.596ns logic, 4.161ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50M'
  Clock period: 6.295ns (frequency: 158.852MHz)
  Total number of paths / destination ports: 3606 / 1912
-------------------------------------------------------------------------
Delay:               6.295ns (Levels of Logic = 3)
  Source:            U2/U1/U2/i_1 (FF)
  Destination:       U2/U1/U2/rSIO (FF)
  Source Clock:      CLK_50M rising
  Destination Clock: CLK_50M rising

  Data Path: U2/U1/U2/i_1 to U2/U1/U2/rSIO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            28   0.525   1.561  U2/U1/U2/i_1 (U2/U1/U2/i_1)
     LUT3:I1->O            6   0.250   1.331  U2/U1/U2/Mmux_rSCLK_i[5]_MUX_228_o331 (U2/U1/U2/Mmux_rSCLK_i[5]_MUX_228_o33)
     LUT6:I0->O            1   0.254   1.137  U2/U1/U2/_n0900_inv1 (U2/U1/U2/_n0900_inv1)
     LUT6:I0->O            1   0.254   0.681  U2/U1/U2/_n0900_inv2 (U2/U1/U2/_n0900_inv)
     FDCE:CE                   0.302          U2/U1/U2/rSIO
    ----------------------------------------
    Total                      6.295ns (1.585ns logic, 4.710ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 9.265ns (frequency: 107.933MHz)
  Total number of paths / destination ports: 4244 / 556
-------------------------------------------------------------------------
Delay:               9.265ns (Levels of Logic = 8)
  Source:            ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:       icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to icon_debug/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7    1   2.100   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<169>)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.254   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.163   0.790  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.250   0.790  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_filter_debug:CONTROL<3>'
     begin scope: 'icon_debug:CONTROL0<3>'
     LUT6:I4->O            1   0.250   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      9.265ns (3.853ns logic, 5.412ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      icon_debug/U0/iUPDATE_OUT rising
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/U_iDATA_CMD to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0/clkout'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              4.939ns (Levels of Logic = 2)
  Source:            RSTn (PAD)
  Destination:       uart_stat_FSM_FFd2 (FF)
  Destination Clock: u0/clkout rising

  Data Path: RSTn to uart_stat_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.007  RSTn_IBUF (RSTn_IBUF)
     INV:I->O             59   0.255   1.890  U2/RSTn_inv1_INV_0 (U2/RSTn_inv)
     FDR:R                     0.459          uart_stat_FSM_FFd2
    ----------------------------------------
    Total                      4.939ns (2.042ns logic, 2.897ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50M'
  Total number of paths / destination ports: 611 / 611
-------------------------------------------------------------------------
Offset:              6.024ns (Levels of Logic = 3)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila_filter_debug/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination Clock: CLK_50M rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila_filter_debug/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O          640   0.254   2.495  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'icon_debug:CONTROL0<20>'
     begin scope: 'ila_filter_debug:CONTROL<20>'
     FDP:PRE                   0.459          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    ----------------------------------------
    Total                      6.024ns (0.967ns logic, 5.057ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 302 / 291
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 5)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.254   0.874  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'icon_debug:CONTROL0<4>'
     begin scope: 'ila_filter_debug:CONTROL<4>'
     LUT2:I0->O            1   0.250   0.681  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.255   1.007  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      6.596ns (1.472ns logic, 5.124ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0/clkout'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            u1/tx (FF)
  Destination:       tx (PAD)
  Source Clock:      u0/clkout rising

  Data Path: u1/tx to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.525   0.725  u1/tx (u1/tx)
     OBUF:I->O                 2.912          tx_OBUF (tx)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50M'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            U2/U1/U2/isOut (FF)
  Destination:       DS1302_SIO (PAD)
  Source Clock:      CLK_50M rising

  Data Path: U2/U1/U2/isOut to DS1302_SIO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  U2/U1/U2/isOut (U2/U1/U2/isOut)
     INV:I->O              1   0.255   0.681  U2/U1/U2/isOut_inv1_INV_0 (U2/U1/U2/isOut_inv)
     IOBUF:T->IO               2.912          DS1302_SIO_IOBUF (DS1302_SIO)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Destination:       icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/U_TDO_reg to icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_50M
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
CLK_50M                                          |    6.295|         |         |         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    7.122|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |         |         |    2.244|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
CLK_50M                                          |    4.067|         |         |         |
icon_debug/CONTROL0<13>                          |         |    4.308|         |         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    9.265|         |         |         |
icon_debug/U0/iUPDATE_OUT                        |    2.958|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/iUPDATE_OUT
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
icon_debug/U0/iUPDATE_OUT|    2.300|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0/clkout
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |    5.847|         |         |         |
u0/clkout      |    5.757|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.32 secs
 
--> 

Total memory usage is 268768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    4 (   0 filtered)

