URL: HTTP://infopad.eecs.berkeley.edu/~mbenes/ee241/project.ps
Refering-URL: http://www-inst.eecs.berkeley.edu/~ee241/PROJECTS/final.html
Root-URL: 
Title: Power Optimizations of a Complex Integer Multiplier for Variable Input Data Widths  
Author: Martin Benes, Kostas Sarrigeorgidis 
Abstract: EE241: ADVANCED DIGITAL INTEGRATED CIRCUITS, SPRING 1998 | FINAL PROJECT REPORT 1 Abstract| Digital RF baseband processing algorithms use complex number arithmetic because the demodulated QPSK baseband signal is inherently complex. In the case of DS-CDMA system it is desirable to employ sophisticated multiuser detection algorithms which involve large number of dot products of complex vectors. For low power single-chip solution, we need efficient and low power implementation of a complex MAC unit. Furthermore, we would prefer to build a multiplier that can be adapted to variable input data widths and save power. Several complex multipliers have been implemented, some of them using sophisticated techniques to reduce the number of multiplications from 4 to 3. We present a simple approach which does not reduce the number of multiplication, but is fast and efficient. The multiplier uses RB (Redundant Binary) architecture because it is especially suitable for complex multiplication, and it can be reconfigured more easily than NB architectore using CSA adders. Simulations of schematics show that RB architecture scales power much better that NB architecture depending on the data width. Overall, our implementation improves 23% in Energy-Delay product over conventional array multiplier for 16-bit multiplication and 66% for 8-bit multiplication. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <institution> Xiaoping Huang , et al . , "High Performance VLSI Multiplier with a new Redundant Binary Coding", </institution> <note> Journal of VLSI Signal Processing, 3, </note> <month> 283-291 </month> <year> (1991) </year>
Reference: [2] <author> C.S. Wallace, </author> <title> "A Suggestion for a fast Multiplier", </title> <journal> IEEE Trans. on Electronic Computer, </journal> <volume> vol. EC-13, </volume> <year> 1964, </year> <pages> pp 14-17 </pages>
Reference: [3] <editor> O.L MacSorley , "High Speed arithmetic in binary computers", </editor> <booktitle> Proc. IRE, </booktitle> <month> Jan. </month> <year> 1961 </year>
Reference: [4] <author> Millar, B.; Madrid, P.E.; Swartzlander, E.E., Jr. </author> <title> "A fast hybrid multiplier combining Booth and Wallace/Dadda algorithms", </title> <booktitle> Proceedings of the 35th Midwest Symposium on Circuits and Systems 1992 </booktitle>
Reference: [5] <author> Sam, H.; Gupta, A. </author> <title> "A generalized multibit recoding of two's complement binary numbers and its proof with application in multiplier implementations", </title> <journal> IEEE Transactions on Computers, vol.39, </journal> <volume> (no.8), </volume> <month> Aug. </month> <year> 1990. </year> <month> p.1006-15. </month>
Reference: [6] <author> Cherkauer, B.S.; Friedman, E.G. </author> <title> "A hybrid radix-4/radix-8 low power, high speed multiplier architecture for wide bit widths", </title> <booktitle> 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World </booktitle>
Reference: [7] <author> Makino, H.; Nakase, Y.; Suzuki, H.; Morinaka, H.; Shinohara, H.; Mashiko, K. </author> <title> "An 8.8-ns 54*54-bit multiplier with high speed redundant binary architecture", </title> <journal> IEEE Journal of Solid-State Circuits, vol.31, (no.6), IEEE, </journal> <month> June </month> <year> 1996. </year> <month> p.773-83. </month>
Reference: [8] <author> Kabuo, H.; Okamoto, M.; Tanaka, R.; Yasoshima, H.; Marui, S.; Yamasaki, M.; Sugimura, T.; Ueda, K.; Ishikawa, T.; Suzuki, H.; Asahi, R. </author> <title> "A 16 bit low-power-consumption digital signal processor using a 80 MOPS redundant binary MAC", </title> <booktitle> 1995 Symposium on VLSI Circuits. Digest of Technical Papers </booktitle>
Reference: [9] <author> Wei, B.W.Y.; He Du; Honglu Chen (Edited by: Knowles, S., McAllister, </author> <title> W.H.) "A complex-number multiplier using radix-4 digits", </title> <booktitle> Proceedings of the 12th Symposium on Computer Arithmetic 1995 </booktitle>
Reference: [10] <author> Takayanagi, T.; Nogami, K.; Hatori, F.; Hatanaka, N.; Taka-hashi, M.; Ichida, M.; Kitaba-yashi, S.; Higashi, T.; Klein, M.; Thomson, J.; Carpenter, R.; Donthi, R.; Renfrow, D.; Zheng, J.; Tinkey, L.; Maness, B.; Battle, J.; Purcell, S.; Sakurai, T. (Edited by:Wuorinen, J.H.) </author> <title> "350 MHz time-multiplexed 8-port SRAM and word size variable multiplier for multimedia DSP", </title> <booktitle> 1996 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. p.150-1, </booktitle> <volume> 434. </volume> <pages> 512 pp. 2 references. </pages>
Reference: [11] <author> Dennis Yee, Ian O'Donnel, </author> <title> "Algorithmic Power and Area Considerations in Sequential Multi-pliers", EE241 final project report, </title> <month> Spring </month> <year> 1996 </year>
Reference: [12] <author> Bermak, A.; Martinez, D.; Noullet, J.-L. </author> <title> "High-density 16/8/4-bit configurable multiplier", </title> <journal> IEE Proceedings-Circuits, Devices and Systems, vol.144, (no.5), IEE, </journal> <month> Oct. </month> <year> 1997. </year> <month> p.272-6. </month>

References-found: 12

