INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/factorial_top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/amer/Xilinx/Vivado/2019.1/CMPE140/CMPE140.srcs/sim_1/new/factorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_tb
