vendor_name = ModelSim
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/BranchPredictionUnit.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/muxes.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/testbench.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/registerFile.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/ALU.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/signextender.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/programCounter.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/adder.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/ANDGate.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/instructionMemoryInitializationFile.mif
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dataMemoryInitializationFile.mif
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/instructionMemory.qip
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/instructionMemory.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dataMemory.qip
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dataMemory.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/XNOR.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/Pipes.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/Comparator.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/forwardingUnit.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/HazardDetectionUnit.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/ORGate.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/pcCorrection.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dual_issue_instr_mem.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/instr_mem_dual_issue_tb.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/registerFile_tb.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit_tb.v
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/instr_mem_init.txt
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/Pipelined.sdc
source_file = 1, C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/db/Pipelined.cbx.xml
design_name = processor
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, processor, 1
instance = comp, \PC[0]~output , PC[0]~output, processor, 1
instance = comp, \PC[1]~output , PC[1]~output, processor, 1
instance = comp, \PC[2]~output , PC[2]~output, processor, 1
instance = comp, \PC[3]~output , PC[3]~output, processor, 1
instance = comp, \PC[4]~output , PC[4]~output, processor, 1
instance = comp, \PC[5]~output , PC[5]~output, processor, 1
instance = comp, \PC[6]~output , PC[6]~output, processor, 1
instance = comp, \PC[7]~output , PC[7]~output, processor, 1
instance = comp, \clk~input , clk~input, processor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, processor, 1
instance = comp, \pcTest[1]~18 , pcTest[1]~18, processor, 1
instance = comp, \pcTest[1] , pcTest[1], processor, 1
instance = comp, \pc|PCout[1]~feeder , pc|PCout[1]~feeder, processor, 1
instance = comp, \rst~input , rst~input, processor, 1
instance = comp, \enable~input , enable~input, processor, 1
instance = comp, \pc|PCout[1] , pc|PCout[1], processor, 1
instance = comp, \pcTest[2]~6 , pcTest[2]~6, processor, 1
instance = comp, \pcTest[2] , pcTest[2], processor, 1
instance = comp, \pc|PCout[2]~feeder , pc|PCout[2]~feeder, processor, 1
instance = comp, \pc|PCout[2] , pc|PCout[2], processor, 1
instance = comp, \pcTest[3]~8 , pcTest[3]~8, processor, 1
instance = comp, \pcTest[3] , pcTest[3], processor, 1
instance = comp, \pc|PCout[3]~feeder , pc|PCout[3]~feeder, processor, 1
instance = comp, \pc|PCout[3] , pc|PCout[3], processor, 1
instance = comp, \pcTest[4]~10 , pcTest[4]~10, processor, 1
instance = comp, \pcTest[4] , pcTest[4], processor, 1
instance = comp, \pc|PCout[4]~feeder , pc|PCout[4]~feeder, processor, 1
instance = comp, \pc|PCout[4] , pc|PCout[4], processor, 1
instance = comp, \pcTest[5]~12 , pcTest[5]~12, processor, 1
instance = comp, \pcTest[5] , pcTest[5], processor, 1
instance = comp, \pc|PCout[5]~feeder , pc|PCout[5]~feeder, processor, 1
instance = comp, \pc|PCout[5] , pc|PCout[5], processor, 1
instance = comp, \pcTest[6]~14 , pcTest[6]~14, processor, 1
instance = comp, \pcTest[6] , pcTest[6], processor, 1
instance = comp, \pc|PCout[6]~feeder , pc|PCout[6]~feeder, processor, 1
instance = comp, \pc|PCout[6] , pc|PCout[6], processor, 1
instance = comp, \pcTest[7]~16 , pcTest[7]~16, processor, 1
instance = comp, \pcTest[7] , pcTest[7], processor, 1
instance = comp, \pc|PCout[7]~feeder , pc|PCout[7]~feeder, processor, 1
instance = comp, \pc|PCout[7] , pc|PCout[7], processor, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, processor, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, processor, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, processor, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
