--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19657 paths analyzed, 944 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.481ns.
--------------------------------------------------------------------------------

Paths for end point _snake_body/length_2 (SLICE_X25Y12.A2), 572 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_x_6 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_x_6 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.BQ      Tcko                  0.408   _random_box/rand_x<8>
                                                       _random_box/rand_x_6
    SLICE_X28Y12.C1      net (fanout=7)        1.163   _random_box/rand_x<6>
    SLICE_X28Y12.CMUX    Tilo                  0.343   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o11
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o122_G
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o122
    SLICE_X24Y12.A2      net (fanout=3)        0.666   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o11
    SLICE_X24Y12.AMUX    Topaa                 0.377   _random_box/Msub_x_box_cy<4>
                                                       _random_box/Msub_x_box_lut<1>1
                                                       _random_box/Msub_x_box_cy<4>
    SLICE_X22Y13.CX      net (fanout=8)        0.632   box_x<1>
    SLICE_X22Y13.CMUX    Tcxc                  0.164   _random_box/n0051<8>
                                                       _snake_body/_n1495_inv25_SW1
    SLICE_X22Y11.CX      net (fanout=1)        0.592   N66
    SLICE_X22Y11.CMUX    Tcxc                  0.164   N58
                                                       _snake_body/_n1495_inv22_SW0_SW1
    SLICE_X22Y11.A2      net (fanout=1)        0.624   N76
    SLICE_X22Y11.A       Tilo                  0.203   N58
                                                       _snake_body/_n1495_inv29_SW3
    SLICE_X25Y12.A2      net (fanout=1)        0.783   N58
    SLICE_X25Y12.CLK     Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_2_rstpot
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (1.981ns logic, 4.460ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_x_7 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_x_7 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.CQ      Tcko                  0.408   _random_box/rand_x<8>
                                                       _random_box/rand_x_7
    SLICE_X26Y12.C1      net (fanout=7)        1.268   _random_box/rand_x<7>
    SLICE_X26Y12.CMUX    Tilo                  0.361   N50
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o12_G
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o12
    SLICE_X24Y12.A3      net (fanout=4)        0.528   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o
    SLICE_X24Y12.AMUX    Topaa                 0.377   _random_box/Msub_x_box_cy<4>
                                                       _random_box/Msub_x_box_lut<1>1
                                                       _random_box/Msub_x_box_cy<4>
    SLICE_X22Y13.CX      net (fanout=8)        0.632   box_x<1>
    SLICE_X22Y13.CMUX    Tcxc                  0.164   _random_box/n0051<8>
                                                       _snake_body/_n1495_inv25_SW1
    SLICE_X22Y11.CX      net (fanout=1)        0.592   N66
    SLICE_X22Y11.CMUX    Tcxc                  0.164   N58
                                                       _snake_body/_n1495_inv22_SW0_SW1
    SLICE_X22Y11.A2      net (fanout=1)        0.624   N76
    SLICE_X22Y11.A       Tilo                  0.203   N58
                                                       _snake_body/_n1495_inv29_SW3
    SLICE_X25Y12.A2      net (fanout=1)        0.783   N58
    SLICE_X25Y12.CLK     Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_2_rstpot
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (1.999ns logic, 4.427ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_x_5 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_x_5 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.AQ      Tcko                  0.408   _random_box/rand_x<8>
                                                       _random_box/rand_x_5
    SLICE_X28Y12.C4      net (fanout=7)        1.067   _random_box/rand_x<5>
    SLICE_X28Y12.CMUX    Tilo                  0.343   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o11
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o122_G
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o122
    SLICE_X24Y12.A2      net (fanout=3)        0.666   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o11
    SLICE_X24Y12.AMUX    Topaa                 0.377   _random_box/Msub_x_box_cy<4>
                                                       _random_box/Msub_x_box_lut<1>1
                                                       _random_box/Msub_x_box_cy<4>
    SLICE_X22Y13.CX      net (fanout=8)        0.632   box_x<1>
    SLICE_X22Y13.CMUX    Tcxc                  0.164   _random_box/n0051<8>
                                                       _snake_body/_n1495_inv25_SW1
    SLICE_X22Y11.CX      net (fanout=1)        0.592   N66
    SLICE_X22Y11.CMUX    Tcxc                  0.164   N58
                                                       _snake_body/_n1495_inv22_SW0_SW1
    SLICE_X22Y11.A2      net (fanout=1)        0.624   N76
    SLICE_X22Y11.A       Tilo                  0.203   N58
                                                       _snake_body/_n1495_inv29_SW3
    SLICE_X25Y12.A2      net (fanout=1)        0.783   N58
    SLICE_X25Y12.CLK     Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_2_rstpot
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (1.981ns logic, 4.364ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/length_3 (SLICE_X25Y12.C3), 420 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_x_7 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_x_7 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.CQ      Tcko                  0.408   _random_box/rand_x<8>
                                                       _random_box/rand_x_7
    SLICE_X26Y12.C1      net (fanout=7)        1.268   _random_box/rand_x<7>
    SLICE_X26Y12.CMUX    Tilo                  0.361   N50
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o12_G
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o12
    SLICE_X20Y13.B5      net (fanout=4)        0.698   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o
    SLICE_X20Y13.B       Tilo                  0.205   _random_box/rand_x<8>
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o13
    SLICE_X24Y12.C6      net (fanout=1)        0.627   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o13
    SLICE_X24Y12.COUT    Topcyc                0.295   _random_box/Msub_x_box_cy<4>
                                                       _random_box/Msub_x_box_lut<3>
                                                       _random_box/Msub_x_box_cy<4>
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   _random_box/Msub_x_box_cy<4>
    SLICE_X24Y13.BMUX    Tcinb                 0.260   _random_box/Msub_x_box_cy<8>
                                                       _random_box/Msub_x_box_cy<8>
    SLICE_X19Y13.A2      net (fanout=6)        0.937   box_x<6>
    SLICE_X19Y13.A       Tilo                  0.259   _random_box/n0051<5>
                                                       _snake_body/_n1495_inv28
    SLICE_X25Y12.C3      net (fanout=5)        0.787   _snake_body/_n1495_inv28
    SLICE_X25Y12.CLK     Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (2.110ns logic, 4.320ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_x_7 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_x_7 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.CQ      Tcko                  0.408   _random_box/rand_x<8>
                                                       _random_box/rand_x_7
    SLICE_X26Y12.C1      net (fanout=7)        1.268   _random_box/rand_x<7>
    SLICE_X26Y12.CMUX    Tilo                  0.361   N50
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o12_G
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o12
    SLICE_X20Y13.B5      net (fanout=4)        0.698   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o
    SLICE_X20Y13.B       Tilo                  0.205   _random_box/rand_x<8>
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o13
    SLICE_X24Y12.C6      net (fanout=1)        0.627   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o13
    SLICE_X24Y12.COUT    Topcyc                0.295   _random_box/Msub_x_box_cy<4>
                                                       _random_box/Msub_x_box_lut<3>
                                                       _random_box/Msub_x_box_cy<4>
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   _random_box/Msub_x_box_cy<4>
    SLICE_X24Y13.AMUX    Tcina                 0.177   _random_box/Msub_x_box_cy<8>
                                                       _random_box/Msub_x_box_cy<8>
    SLICE_X19Y13.A1      net (fanout=4)        0.893   box_x<5>
    SLICE_X19Y13.A       Tilo                  0.259   _random_box/n0051<5>
                                                       _snake_body/_n1495_inv28
    SLICE_X25Y12.C3      net (fanout=5)        0.787   _snake_body/_n1495_inv28
    SLICE_X25Y12.CLK     Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (2.027ns logic, 4.276ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_x_7 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.269ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_x_7 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.CQ      Tcko                  0.408   _random_box/rand_x<8>
                                                       _random_box/rand_x_7
    SLICE_X26Y12.C1      net (fanout=7)        1.268   _random_box/rand_x<7>
    SLICE_X26Y12.CMUX    Tilo                  0.361   N50
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o12_G
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o12
    SLICE_X26Y12.A2      net (fanout=4)        0.634   _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0010_INV_325_o
    SLICE_X26Y12.A       Tilo                  0.203   N50
                                                       _random_box/rand_x[9]_PWR_8_o_mod_11/BUS_0011_INV_336_o15_SW1
    SLICE_X24Y12.C4      net (fanout=1)        0.532   N50
    SLICE_X24Y12.COUT    Topcyc                0.295   _random_box/Msub_x_box_cy<4>
                                                       _random_box/Msub_x_box_lut<3>
                                                       _random_box/Msub_x_box_cy<4>
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   _random_box/Msub_x_box_cy<4>
    SLICE_X24Y13.BMUX    Tcinb                 0.260   _random_box/Msub_x_box_cy<8>
                                                       _random_box/Msub_x_box_cy<8>
    SLICE_X19Y13.A2      net (fanout=6)        0.937   box_x<6>
    SLICE_X19Y13.A       Tilo                  0.259   _random_box/n0051<5>
                                                       _snake_body/_n1495_inv28
    SLICE_X25Y12.C3      net (fanout=5)        0.787   _snake_body/_n1495_inv28
    SLICE_X25Y12.CLK     Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      6.269ns (2.108ns logic, 4.161ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/snake_y<0>_5 (SLICE_X15Y9.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_7 (FF)
  Destination:          _snake_body/snake_y<0>_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.269ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.331 - 0.391)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_7 to _snake_body/snake_y<0>_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.DQ      Tcko                  0.447   _snake_body/counter<7>
                                                       _snake_body/counter_7
    SLICE_X31Y12.A6      net (fanout=2)        0.724   _snake_body/counter<7>
    SLICE_X31Y12.A       Tilo                  0.259   _random_box/rand_num<3>
                                                       _snake_body/clk_halfhz<25>1
    SLICE_X21Y13.A2      net (fanout=2)        1.166   _snake_body/clk_halfhz<25>
    SLICE_X21Y13.A       Tilo                  0.259   _snake_body/_n1495_inv25
                                                       _snake_body/clk_halfhz<25>5
    SLICE_X13Y1.C3       net (fanout=57)       1.881   _snake_body/clk_halfhz
    SLICE_X13Y1.C        Tilo                  0.259   _snake_body/direction_FSM_FFd2
                                                       _snake_body/_n1385_inv1
    SLICE_X15Y9.CE       net (fanout=3)        0.934   _snake_body/_n1385_inv
    SLICE_X15Y9.CLK      Tceck                 0.340   _snake_body/snake_y<0>_6
                                                       _snake_body/snake_y<0>_5
    -------------------------------------------------  ---------------------------
    Total                                      6.269ns (1.564ns logic, 4.705ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_21 (FF)
  Destination:          _snake_body/snake_y<0>_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.331 - 0.392)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_21 to _snake_body/snake_y<0>_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.BQ      Tcko                  0.447   _snake_body/counter<23>
                                                       _snake_body/counter_21
    SLICE_X29Y13.C1      net (fanout=2)        1.060   _snake_body/counter<21>
    SLICE_X29Y13.C       Tilo                  0.259   _snake_body/clk_halfhz<25>3
                                                       _snake_body/clk_halfhz<25>2
    SLICE_X21Y13.A3      net (fanout=2)        0.792   _snake_body/clk_halfhz<25>1
    SLICE_X21Y13.A       Tilo                  0.259   _snake_body/_n1495_inv25
                                                       _snake_body/clk_halfhz<25>5
    SLICE_X13Y1.C3       net (fanout=57)       1.881   _snake_body/clk_halfhz
    SLICE_X13Y1.C        Tilo                  0.259   _snake_body/direction_FSM_FFd2
                                                       _snake_body/_n1385_inv1
    SLICE_X15Y9.CE       net (fanout=3)        0.934   _snake_body/_n1385_inv
    SLICE_X15Y9.CLK      Tceck                 0.340   _snake_body/snake_y<0>_6
                                                       _snake_body/snake_y<0>_5
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.564ns logic, 4.667ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_6 (FF)
  Destination:          _snake_body/snake_y<0>_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.331 - 0.391)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_6 to _snake_body/snake_y<0>_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   _snake_body/counter<7>
                                                       _snake_body/counter_6
    SLICE_X31Y12.A1      net (fanout=2)        0.609   _snake_body/counter<6>
    SLICE_X31Y12.A       Tilo                  0.259   _random_box/rand_num<3>
                                                       _snake_body/clk_halfhz<25>1
    SLICE_X21Y13.A2      net (fanout=2)        1.166   _snake_body/clk_halfhz<25>
    SLICE_X21Y13.A       Tilo                  0.259   _snake_body/_n1495_inv25
                                                       _snake_body/clk_halfhz<25>5
    SLICE_X13Y1.C3       net (fanout=57)       1.881   _snake_body/clk_halfhz
    SLICE_X13Y1.C        Tilo                  0.259   _snake_body/direction_FSM_FFd2
                                                       _snake_body/_n1385_inv1
    SLICE_X15Y9.CE       net (fanout=3)        0.934   _snake_body/_n1385_inv
    SLICE_X15Y9.CLK      Tceck                 0.340   _snake_body/snake_y<0>_6
                                                       _snake_body/snake_y<0>_5
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (1.564ns logic, 4.590ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _random_box/rand_num_8 (SLICE_X27Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _random_box/rand_num_7 (FF)
  Destination:          _random_box/rand_num_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _random_box/rand_num_7 to _random_box/rand_num_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y12.CQ      Tcko                  0.198   _random_box/rand_num<8>
                                                       _random_box/rand_num_7
    SLICE_X27Y12.DX      net (fanout=2)        0.141   _random_box/rand_num<7>
    SLICE_X27Y12.CLK     Tckdi       (-Th)    -0.059   _random_box/rand_num<8>
                                                       _random_box/rand_num_8
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.257ns logic, 0.141ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point _random_box/rand_num_3 (SLICE_X31Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _random_box/rand_num_2 (FF)
  Destination:          _random_box/rand_num_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _random_box/rand_num_2 to _random_box/rand_num_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.CQ      Tcko                  0.198   _random_box/rand_num<3>
                                                       _random_box/rand_num_2
    SLICE_X31Y12.DX      net (fanout=2)        0.141   _random_box/rand_num<2>
    SLICE_X31Y12.CLK     Tckdi       (-Th)    -0.059   _random_box/rand_num<3>
                                                       _random_box/rand_num_3
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.257ns logic, 0.141ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/cnt_15 (SLICE_X3Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/cnt_14 (FF)
  Destination:          _clock_divider/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/cnt_14 to _clock_divider/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.BQ        Tcko                  0.198   _clock_divider/cnt_14
                                                       _clock_divider/cnt_14
    SLICE_X3Y3.B5        net (fanout=1)        0.067   _clock_divider/cnt_14
    SLICE_X3Y3.CLK       Tah         (-Th)    -0.155   _clock_divider/cnt_14
                                                       _clock_divider/Madd_n0010_cy<15>11
                                                       _clock_divider/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_display/v_count<9>/CLK
  Logical resource: vga_display/v_count_7/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_display/v_count<9>/CLK
  Logical resource: vga_display/v_count_8/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.481|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19657 paths, 0 nets, and 1702 connections

Design statistics:
   Minimum period:   6.481ns{1}   (Maximum frequency: 154.297MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 10 12:45:47 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



