{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734828233585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734828233585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:43:53 2024 " "Processing started: Sat Dec 21 16:43:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734828233585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828233585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828233585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734828233866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734828233866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/carry_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/carry_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_reg " "Found entity 1: carry_reg" {  } { { "../code/carry_reg.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/carry_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../code/top_level.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../code/reg_file.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/pc_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/pc_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_LUT " "Found entity 1: PC_LUT" {  } { { "../code/PC_LUT.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../code/PC.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/nexpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/nexpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nextPC " "Found entity 1: nextPC" {  } { { "../code/nexPC.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/nexPC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "../code/instr_ROM.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "../code/dat_mem.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../code/Control.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../code/alu.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828240453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828240453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734828240480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "../code/top_level.sv" "pc1" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_LUT PC_LUT:pl1 " "Elaborating entity \"PC_LUT\" for hierarchy \"PC_LUT:pl1\"" {  } { { "../code/top_level.sv" "pl1" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_LUT.sv(9) " "Verilog HDL assignment warning at PC_LUT.sv(9): truncated value with size 32 to match size of target (12)" {  } { { "../code/PC_LUT.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC_LUT.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734828240502 "|top_level|PC_LUT:pl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_LUT.sv(11) " "Verilog HDL assignment warning at PC_LUT.sv(11): truncated value with size 32 to match size of target (12)" {  } { { "../code/PC_LUT.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC_LUT.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734828240502 "|top_level|PC_LUT:pl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_LUT.sv(13) " "Verilog HDL assignment warning at PC_LUT.sv(13): truncated value with size 32 to match size of target (12)" {  } { { "../code/PC_LUT.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC_LUT.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734828240502 "|top_level|PC_LUT:pl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextPC nextPC:np " "Elaborating entity \"nextPC\" for hierarchy \"nextPC:np\"" {  } { { "../code/top_level.sv" "np" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 nexPC.sv(16) " "Verilog HDL assignment warning at nexPC.sv(16): truncated value with size 32 to match size of target (12)" {  } { { "../code/nexPC.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/nexPC.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734828240503 "|top_level|nextPC:np"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:ir1 " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:ir1\"" {  } { { "../code/top_level.sv" "ir1" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240504 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "461 0 4095 instr_ROM.sv(12) " "Verilog HDL warning at instr_ROM.sv(12): number of words (461) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../code/instr_ROM.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/instr_ROM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1734828240504 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.data_a 0 instr_ROM.sv(8) " "Net \"core.data_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../code/instr_ROM.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734828240504 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.waddr_a 0 instr_ROM.sv(8) " "Net \"core.waddr_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../code/instr_ROM.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734828240504 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.we_a 0 instr_ROM.sv(8) " "Net \"core.we_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../code/instr_ROM.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734828240504 "|top_level|instr_ROM:ir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctl1 " "Elaborating entity \"Control\" for hierarchy \"Control:ctl1\"" {  } { { "../code/top_level.sv" "ctl1" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240505 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.sv(18) " "Verilog HDL Case Statement warning at Control.sv(18): incomplete case statement has no default case item" {  } { { "../code/Control.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/Control.sv" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1734828240505 "|top_level|Control:ctl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf1\"" {  } { { "../code/top_level.sv" "rf1" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "../code/top_level.sv" "alu1" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_mem dat_mem:dm " "Elaborating entity \"dat_mem\" for hierarchy \"dat_mem:dm\"" {  } { { "../code/top_level.sv" "dm" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_reg carry_reg:cr " "Elaborating entity \"carry_reg\" for hierarchy \"carry_reg:cr\"" {  } { { "../code/top_level.sv" "cr" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828240509 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reg_file:rf1\|core " "RAM logic \"reg_file:rf1\|core\" is uninferred due to inappropriate RAM size" {  } { { "../code/reg_file.sv" "core" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/reg_file.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734828240709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dat_mem:dm\|core " "RAM logic \"dat_mem:dm\|core\" is uninferred due to asynchronous read logic" {  } { { "../code/dat_mem.sv" "core" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/dat_mem.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1734828240709 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1734828240709 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/project/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/y1499/OneDrive/Desktop/SystemVerilog/project/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734828240726 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/project/db/top_level.ram7_reg_file_27af7a95.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/y1499/OneDrive/Desktop/SystemVerilog/project/db/top_level.ram7_reg_file_27af7a95.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734828240901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734828244766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734828248618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734828248618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4174 " "Implemented 4174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734828248818 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734828248818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4171 " "Implemented 4171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734828248818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734828248818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734828248841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:08 2024 " "Processing ended: Sat Dec 21 16:44:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734828248841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734828248841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734828248841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828248841 ""}
