#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a445b174d0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x55a445a9ab20 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x55a445b5b960_0 .var "Clk", 0 0;
v0x55a445b5ba20_0 .var "Reset", 0 0;
v0x55a445b5bae0_0 .var "Start", 0 0;
v0x55a445b5bb80_0 .var "address", 26 0;
v0x55a445b5bc20_0 .var/i "counter", 31 0;
v0x55a445b5bd50_0 .net "cpu_mem_addr", 31 0, L_0x55a445b70e20;  1 drivers
v0x55a445b5be10_0 .net "cpu_mem_data", 255 0, L_0x55a445b70f50;  1 drivers
v0x55a445b5bed0_0 .net "cpu_mem_enable", 0 0, L_0x55a445b708c0;  1 drivers
v0x55a445b5bf70_0 .net "cpu_mem_write", 0 0, L_0x55a445b71050;  1 drivers
v0x55a445b5c0a0_0 .var "flag", 0 0;
v0x55a445b5c160_0 .var/i "i", 31 0;
v0x55a445b5c240_0 .var "index", 3 0;
v0x55a445b5c320_0 .var/i "j", 31 0;
v0x55a445b5c400_0 .net "mem_cpu_ack", 0 0, L_0x55a445b71a80;  1 drivers
v0x55a445b5c4a0_0 .net "mem_cpu_data", 255 0, v0x55a445b5b030_0;  1 drivers
v0x55a445b5c560_0 .var/i "outfile", 31 0;
v0x55a445b5c640_0 .var/i "outfile2", 31 0;
v0x55a445b5c830_0 .var "tag", 23 0;
S_0x55a445ae6c10 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x55a445b174d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
L_0x55a445b32fb0 .functor AND 1, v0x55a445b478b0_0, L_0x55a445b5c910, C4<1>, C4<1>;
v0x55a445b56f90_0 .net "ALUCtrl_o", 3 0, v0x55a445aea0b0_0;  1 drivers
v0x55a445b57070_0 .net "ALU_o", 31 0, v0x55a445b15400_0;  1 drivers
v0x55a445b57130_0 .net "Add_Imm_o", 31 0, L_0x55a445b6d6d0;  1 drivers
v0x55a445b57220_0 .net "Branch_o", 0 0, v0x55a445b478b0_0;  1 drivers
v0x55a445b572c0_0 .net "EX_MEM_ALU_Result_o", 31 0, v0x55a445b488b0_0;  1 drivers
v0x55a445b573b0_0 .net "EX_MEM_Ctrl_o", 3 0, v0x55a445b48a60_0;  1 drivers
v0x55a445b57470_0 .net "EX_MEM_RDaddr_o", 4 0, v0x55a445b48c70_0;  1 drivers
v0x55a445b57510_0 .net "EX_MEM_Reg_o2", 31 0, v0x55a445b48e30_0;  1 drivers
v0x55a445b57620_0 .net "Flush", 0 0, L_0x55a445b32fb0;  1 drivers
v0x55a445b57750_0 .net "ForwardA_o", 1 0, v0x55a445b49740_0;  1 drivers
v0x55a445b57860_0 .net "ForwardB_o", 1 0, v0x55a445b49800_0;  1 drivers
v0x55a445b57970_0 .net "Forward_MUX_A", 31 0, v0x55a445b4f110_0;  1 drivers
v0x55a445b57a80_0 .net "Forward_MUX_B", 31 0, v0x55a445b4fa10_0;  1 drivers
v0x55a445b57b40_0 .net "ID_EX_Ctrl_o", 6 0, v0x55a445b4acf0_0;  1 drivers
v0x55a445b57c00_0 .net "ID_EX_Imm_o", 31 0, v0x55a445b4aeb0_0;  1 drivers
v0x55a445b57cf0_0 .net "ID_EX_RDaddr_o", 4 0, v0x55a445b4b050_0;  1 drivers
v0x55a445b57db0_0 .net "ID_EX_RS1addr_o", 4 0, v0x55a445b4b240_0;  1 drivers
v0x55a445b57ec0_0 .net "ID_EX_RS2addr_o", 4 0, v0x55a445b4b610_0;  1 drivers
v0x55a445b57fd0_0 .net "ID_EX_Reg_o1", 31 0, v0x55a445b4b450_0;  1 drivers
v0x55a445b580e0_0 .net "ID_EX_Reg_o2", 31 0, v0x55a445b4b790_0;  1 drivers
v0x55a445b581f0_0 .net "ID_EX_func_o", 9 0, v0x55a445b4bab0_0;  1 drivers
v0x55a445b58300_0 .net "IF_ID_PC_o", 31 0, v0x55a445b4c7d0_0;  1 drivers
v0x55a445b58410_0 .net "IF_ID_o", 31 0, v0x55a445b4c570_0;  1 drivers
v0x55a445b58520_0 .net "MEM_WB_ALU_Result_o", 31 0, v0x55a445b4db20_0;  1 drivers
v0x55a445b58630_0 .net "MEM_WB_Ctrl_o", 1 0, v0x55a445b4dcd0_0;  1 drivers
v0x55a445b586f0_0 .net "MEM_WB_MEM_Result_o", 31 0, v0x55a445b4dee0_0;  1 drivers
v0x55a445b587e0_0 .net "MEM_WB_RDaddr_o", 4 0, v0x55a445b4e0d0_0;  1 drivers
v0x55a445b588a0_0 .net "MEM_o", 31 0, L_0x55a445b6ff00;  1 drivers
v0x55a445b589b0_0 .net "NoOp_o", 0 0, v0x55a445b4a200_0;  1 drivers
v0x55a445b58aa0_0 .net "PCWrite_o", 0 0, v0x55a445b4a300_0;  1 drivers
v0x55a445b58b90_0 .net "PC_MUX", 31 0, L_0x55a445b5ca40;  1 drivers
v0x55a445b58ca0_0 .net "PC_o", 31 0, v0x55a445b50ee0_0;  1 drivers
v0x55a445b58d60_0 .net "Stall_o", 0 0, v0x55a445b4a570_0;  1 drivers
v0x55a445b59010_0 .net "WB_MUX", 31 0, L_0x55a445b71720;  1 drivers
v0x55a445b59160_0 .net *"_s0", 0 0, L_0x55a445b5c910;  1 drivers
v0x55a445b59220_0 .net *"_s21", 6 0, L_0x55a445b6ee10;  1 drivers
v0x55a445b59300_0 .net *"_s23", 2 0, L_0x55a445b6efc0;  1 drivers
v0x55a445b593e0_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  1 drivers
v0x55a445b59480_0 .net "cpu_stall", 0 0, L_0x55a445b6fdf0;  1 drivers
v0x55a445b59520_0 .net "ctrl_o", 6 0, L_0x55a445b6d310;  1 drivers
v0x55a445b595e0_0 .net "imm_o", 31 0, v0x55a445b4cd90_0;  1 drivers
v0x55a445b596a0_0 .net "instr_o", 31 0, L_0x55a445b1c4e0;  1 drivers
v0x55a445b597b0_0 .net "mem_ack_i", 0 0, L_0x55a445b71a80;  alias, 1 drivers
v0x55a445b59850_0 .net "mem_addr_o", 31 0, L_0x55a445b70e20;  alias, 1 drivers
v0x55a445b598f0_0 .net "mem_data_i", 255 0, v0x55a445b5b030_0;  alias, 1 drivers
v0x55a445b59990_0 .net "mem_data_o", 255 0, L_0x55a445b70f50;  alias, 1 drivers
v0x55a445b59a30_0 .net "mem_enable_o", 0 0, L_0x55a445b708c0;  alias, 1 drivers
v0x55a445b59ad0_0 .net "mem_write_o", 0 0, L_0x55a445b71050;  alias, 1 drivers
v0x55a445b59b70_0 .net "mux2ALU", 31 0, L_0x55a445b6f430;  1 drivers
v0x55a445b59c60_0 .net "pc_mem_new", 31 0, L_0x55a445b5cb20;  1 drivers
v0x55a445b59d50_0 .net "reg_o1", 31 0, L_0x55a445b6df50;  1 drivers
v0x55a445b59e40_0 .net "reg_o2", 31 0, L_0x55a445b6e890;  1 drivers
v0x55a445b59f50_0 .net "rst_i", 0 0, v0x55a445b5ba20_0;  1 drivers
v0x55a445b59ff0_0 .net "start_i", 0 0, v0x55a445b5bae0_0;  1 drivers
L_0x55a445b5c910 .cmp/eq 32, L_0x55a445b6df50, L_0x55a445b6e890;
L_0x55a445b6ce90 .part v0x55a445b4acf0_0, 2, 1;
L_0x55a445b6cf80 .part v0x55a445b4c570_0, 15, 5;
L_0x55a445b6d020 .part v0x55a445b4c570_0, 20, 5;
L_0x55a445b6d630 .part v0x55a445b4c570_0, 0, 7;
L_0x55a445b6ea80 .part v0x55a445b4c570_0, 15, 5;
L_0x55a445b6ebf0 .part v0x55a445b4c570_0, 20, 5;
L_0x55a445b6ed20 .part v0x55a445b4dcd0_0, 0, 1;
L_0x55a445b6ee10 .part v0x55a445b4c570_0, 25, 7;
L_0x55a445b6efc0 .part v0x55a445b4c570_0, 12, 3;
L_0x55a445b6f0c0 .concat [ 3 7 0 0], L_0x55a445b6efc0, L_0x55a445b6ee10;
L_0x55a445b6f160 .part v0x55a445b4c570_0, 15, 5;
L_0x55a445b6f270 .part v0x55a445b4c570_0, 20, 5;
L_0x55a445b6f310 .part v0x55a445b4c570_0, 7, 5;
L_0x55a445b6f4d0 .part v0x55a445b4acf0_0, 6, 1;
L_0x55a445b6f570 .part v0x55a445b4acf0_0, 4, 2;
L_0x55a445b6f730 .part v0x55a445b48a60_0, 0, 1;
L_0x55a445b6f7d0 .part v0x55a445b4dcd0_0, 0, 1;
L_0x55a445b6f910 .part v0x55a445b4acf0_0, 0, 4;
L_0x55a445b71390 .part v0x55a445b48a60_0, 2, 1;
L_0x55a445b6f870 .part v0x55a445b48a60_0, 3, 1;
L_0x55a445b715c0 .part v0x55a445b48a60_0, 0, 2;
L_0x55a445b717c0 .part v0x55a445b4dcd0_0, 1, 1;
S_0x55a445b0eea0 .scope module, "ALU" "ALU" 3 194, 4 13 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 4 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /NODIR 0 ""
v0x55a445b0fe50_0 .net "ALUCtrl_i", 3 0, v0x55a445aea0b0_0;  alias, 1 drivers
v0x55a445b11b20_0 .net "data0_i", 31 0, v0x55a445b4f110_0;  alias, 1 drivers
v0x55a445af8950_0 .net "data1_i", 31 0, L_0x55a445b6f430;  alias, 1 drivers
v0x55a445b15400_0 .var "data_o", 31 0;
E_0x55a445a4a590 .event edge, v0x55a445b0fe50_0, v0x55a445af8950_0, v0x55a445b11b20_0;
S_0x55a445b46690 .scope module, "ALU_Control" "ALU_Control" 3 188, 5 13 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "func_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 4 "ALUCtrl_o"
v0x55a445aea0b0_0 .var "ALUCtrl_o", 3 0;
v0x55a445afc9a0_0 .net "ALUOp_i", 1 0, L_0x55a445b6f570;  1 drivers
v0x55a445a82970_0 .net "func_i", 9 0, v0x55a445b4bab0_0;  alias, 1 drivers
E_0x55a445a4aa10 .event edge, v0x55a445afc9a0_0, v0x55a445a82970_0;
S_0x55a445b469c0 .scope module, "Add_Imm" "Adder" 3 120, 6 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_in"
    .port_info 1 /INPUT 32 "data1_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x55a445b46c10_0 .net/s "data0_in", 31 0, v0x55a445b4cd90_0;  alias, 1 drivers
v0x55a445b46cf0_0 .net/s "data1_in", 31 0, v0x55a445b4c7d0_0;  alias, 1 drivers
v0x55a445b46dd0_0 .net/s "data_o", 31 0, L_0x55a445b6d6d0;  alias, 1 drivers
L_0x55a445b6d6d0 .arith/sum 32, v0x55a445b4cd90_0, v0x55a445b4c7d0_0;
S_0x55a445b46f40 .scope module, "Add_PC" "Adder" 3 81, 6 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_in"
    .port_info 1 /INPUT 32 "data1_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x55a445b47160_0 .net/s "data0_in", 31 0, v0x55a445b50ee0_0;  alias, 1 drivers
L_0x7f5475eeb018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a445b47260_0 .net/s "data1_in", 31 0, L_0x7f5475eeb018;  1 drivers
v0x55a445b47340_0 .net/s "data_o", 31 0, L_0x55a445b5cb20;  alias, 1 drivers
L_0x55a445b5cb20 .arith/sum 32, v0x55a445b50ee0_0, L_0x7f5475eeb018;
S_0x55a445b474b0 .scope module, "Control" "Control" 3 113, 7 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "NoOp_i"
    .port_info 1 /INPUT 7 "Op_i"
    .port_info 2 /OUTPUT 7 "Ctrl_o"
    .port_info 3 /OUTPUT 1 "Branch_o"
v0x55a445b476f0_0 .var "ALUOp", 1 0;
v0x55a445b477f0_0 .var "ALUSrc", 0 0;
v0x55a445b478b0_0 .var "Branch_o", 0 0;
v0x55a445b47980_0 .net "Ctrl_o", 6 0, L_0x55a445b6d310;  alias, 1 drivers
v0x55a445b47a60_0 .var "Mem2Reg", 0 0;
v0x55a445b47b70_0 .var "MemRead", 0 0;
v0x55a445b47c30_0 .var "MemWrite", 0 0;
v0x55a445b47cf0_0 .net "NoOp_i", 0 0, v0x55a445b4a200_0;  alias, 1 drivers
v0x55a445b47db0_0 .net "Op_i", 6 0, L_0x55a445b6d630;  1 drivers
v0x55a445b47e90_0 .var "RegWrite", 0 0;
v0x55a445b47f50_0 .net *"_s11", 0 0, v0x55a445b47b70_0;  1 drivers
v0x55a445b48030_0 .net *"_s15", 0 0, v0x55a445b47c30_0;  1 drivers
v0x55a445b48110_0 .net *"_s19", 1 0, v0x55a445b476f0_0;  1 drivers
v0x55a445b481f0_0 .net *"_s24", 0 0, v0x55a445b477f0_0;  1 drivers
v0x55a445b482d0_0 .net *"_s3", 0 0, v0x55a445b47e90_0;  1 drivers
v0x55a445b483b0_0 .net *"_s7", 0 0, v0x55a445b47a60_0;  1 drivers
E_0x55a445b32b60 .event edge, v0x55a445b47cf0_0, v0x55a445b47db0_0;
LS_0x55a445b6d310_0_0 .concat8 [ 1 1 1 1], v0x55a445b47e90_0, v0x55a445b47a60_0, v0x55a445b47b70_0, v0x55a445b47c30_0;
LS_0x55a445b6d310_0_4 .concat8 [ 2 1 0 0], v0x55a445b476f0_0, v0x55a445b477f0_0;
L_0x55a445b6d310 .concat8 [ 4 3 0 0], LS_0x55a445b6d310_0_0, LS_0x55a445b6d310_0_4;
S_0x55a445b48510 .scope module, "EX_MEM_Registers" "EX_MEM_Registers" 3 212, 8 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 4 "Ctrl_i"
    .port_info 2 /INPUT 32 "ALU_Result_i"
    .port_info 3 /INPUT 32 "RS2data_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 1 "cpu_stall_i"
    .port_info 6 /OUTPUT 4 "Ctrl_o"
    .port_info 7 /OUTPUT 32 "ALU_Result_o"
    .port_info 8 /OUTPUT 32 "RS2data_o"
    .port_info 9 /OUTPUT 5 "RDaddr_o"
v0x55a445b487d0_0 .net "ALU_Result_i", 31 0, v0x55a445b15400_0;  alias, 1 drivers
v0x55a445b488b0_0 .var "ALU_Result_o", 31 0;
v0x55a445b48970_0 .net "Ctrl_i", 3 0, L_0x55a445b6f910;  1 drivers
v0x55a445b48a60_0 .var "Ctrl_o", 3 0;
v0x55a445b48b40_0 .net "RDaddr_i", 4 0, v0x55a445b4b050_0;  alias, 1 drivers
v0x55a445b48c70_0 .var "RDaddr_o", 4 0;
v0x55a445b48d50_0 .net "RS2data_i", 31 0, v0x55a445b4fa10_0;  alias, 1 drivers
v0x55a445b48e30_0 .var "RS2data_o", 31 0;
v0x55a445b48f10_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
v0x55a445b49060_0 .net "cpu_stall_i", 0 0, L_0x55a445b6fdf0;  alias, 1 drivers
E_0x55a445b32ba0 .event posedge, v0x55a445b48f10_0;
S_0x55a445b49260 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 201, 9 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1addr_i"
    .port_info 1 /INPUT 5 "EX_RS2addr_i"
    .port_info 2 /INPUT 1 "MEM_RegWrite_i"
    .port_info 3 /INPUT 5 "MEM_RDaddr_i"
    .port_info 4 /INPUT 1 "WB_RegWrite_i"
    .port_info 5 /INPUT 5 "WB_RDaddr_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x55a445b49560_0 .net "EX_RS1addr_i", 4 0, v0x55a445b4b240_0;  alias, 1 drivers
v0x55a445b49660_0 .net "EX_RS2addr_i", 4 0, v0x55a445b4b610_0;  alias, 1 drivers
v0x55a445b49740_0 .var "ForwardA_o", 1 0;
v0x55a445b49800_0 .var "ForwardB_o", 1 0;
v0x55a445b498e0_0 .net "MEM_RDaddr_i", 4 0, v0x55a445b48c70_0;  alias, 1 drivers
v0x55a445b499f0_0 .net "MEM_RegWrite_i", 0 0, L_0x55a445b6f730;  1 drivers
v0x55a445b49a90_0 .net "WB_RDaddr_i", 4 0, v0x55a445b4e0d0_0;  alias, 1 drivers
v0x55a445b49b70_0 .net "WB_RegWrite_i", 0 0, L_0x55a445b6f7d0;  1 drivers
E_0x55a445b32db0/0 .event edge, v0x55a445b49a90_0, v0x55a445b49b70_0, v0x55a445b48c70_0, v0x55a445b499f0_0;
E_0x55a445b32db0/1 .event edge, v0x55a445b49660_0, v0x55a445b49560_0;
E_0x55a445b32db0 .event/or E_0x55a445b32db0/0, E_0x55a445b32db0/1;
S_0x55a445b49d80 .scope module, "Hazard_Detection" "Hazard_Detection" 3 103, 10 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead_i"
    .port_info 1 /INPUT 5 "ID_EX_RDaddr_i"
    .port_info 2 /INPUT 5 "RS1addr_i"
    .port_info 3 /INPUT 5 "RS2addr_i"
    .port_info 4 /OUTPUT 1 "NoOp_o"
    .port_info 5 /OUTPUT 1 "PCWrite_o"
    .port_info 6 /OUTPUT 1 "Stall_o"
v0x55a445b4a030_0 .net "ID_EX_MemRead_i", 0 0, L_0x55a445b6ce90;  1 drivers
v0x55a445b4a110_0 .net "ID_EX_RDaddr_i", 4 0, v0x55a445b4b050_0;  alias, 1 drivers
v0x55a445b4a200_0 .var "NoOp_o", 0 0;
v0x55a445b4a300_0 .var "PCWrite_o", 0 0;
v0x55a445b4a3a0_0 .net "RS1addr_i", 4 0, L_0x55a445b6cf80;  1 drivers
v0x55a445b4a490_0 .net "RS2addr_i", 4 0, L_0x55a445b6d020;  1 drivers
v0x55a445b4a570_0 .var "Stall_o", 0 0;
E_0x55a445b49fb0 .event edge, v0x55a445b4a490_0, v0x55a445b4a3a0_0, v0x55a445b48b40_0;
S_0x55a445b4a750 .scope module, "ID_EX_Registers" "ID_EX_Registers" 3 142, 11 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 7 "Ctrl_i"
    .port_info 2 /INPUT 32 "RS1data_i"
    .port_info 3 /INPUT 32 "RS2data_i"
    .port_info 4 /INPUT 32 "Imm_i"
    .port_info 5 /INPUT 10 "func_i"
    .port_info 6 /INPUT 5 "RS1addr_i"
    .port_info 7 /INPUT 5 "RS2addr_i"
    .port_info 8 /INPUT 5 "RDaddr_i"
    .port_info 9 /INPUT 1 "cpu_stall_i"
    .port_info 10 /OUTPUT 7 "Ctrl_o"
    .port_info 11 /OUTPUT 32 "RS1data_o"
    .port_info 12 /OUTPUT 32 "RS2data_o"
    .port_info 13 /OUTPUT 32 "Imm_o"
    .port_info 14 /OUTPUT 10 "func_o"
    .port_info 15 /OUTPUT 5 "RS1addr_o"
    .port_info 16 /OUTPUT 5 "RS2addr_o"
    .port_info 17 /OUTPUT 5 "RDaddr_o"
v0x55a445b4ac10_0 .net "Ctrl_i", 6 0, L_0x55a445b6d310;  alias, 1 drivers
v0x55a445b4acf0_0 .var "Ctrl_o", 6 0;
v0x55a445b4adb0_0 .net "Imm_i", 31 0, v0x55a445b4cd90_0;  alias, 1 drivers
v0x55a445b4aeb0_0 .var "Imm_o", 31 0;
v0x55a445b4af70_0 .net "RDaddr_i", 4 0, L_0x55a445b6f310;  1 drivers
v0x55a445b4b050_0 .var "RDaddr_o", 4 0;
v0x55a445b4b160_0 .net "RS1addr_i", 4 0, L_0x55a445b6f160;  1 drivers
v0x55a445b4b240_0 .var "RS1addr_o", 4 0;
v0x55a445b4b300_0 .net "RS1data_i", 31 0, L_0x55a445b6df50;  alias, 1 drivers
v0x55a445b4b450_0 .var "RS1data_o", 31 0;
v0x55a445b4b530_0 .net "RS2addr_i", 4 0, L_0x55a445b6f270;  1 drivers
v0x55a445b4b610_0 .var "RS2addr_o", 4 0;
v0x55a445b4b6d0_0 .net "RS2data_i", 31 0, L_0x55a445b6e890;  alias, 1 drivers
v0x55a445b4b790_0 .var "RS2data_o", 31 0;
v0x55a445b4b870_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
v0x55a445b4b940_0 .net "cpu_stall_i", 0 0, L_0x55a445b6fdf0;  alias, 1 drivers
v0x55a445b4ba10_0 .net "func_i", 9 0, L_0x55a445b6f0c0;  1 drivers
v0x55a445b4bab0_0 .var "func_o", 9 0;
S_0x55a445b4be60 .scope module, "IF_ID_Registers" "IF_ID_Registers" 3 92, 12 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 1 "cpu_stall_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /INPUT 32 "data_i"
    .port_info 6 /OUTPUT 32 "pc_o"
    .port_info 7 /OUTPUT 32 "data_o"
v0x55a445b4a9b0_0 .net "Flush_i", 0 0, L_0x55a445b32fb0;  alias, 1 drivers
v0x55a445b4c1a0_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
v0x55a445b4c2b0_0 .net "cpu_stall_i", 0 0, L_0x55a445b6fdf0;  alias, 1 drivers
v0x55a445b4c3a0_0 .net "data_i", 31 0, L_0x55a445b1c4e0;  alias, 1 drivers
v0x55a445b4c440_0 .var "data_new", 31 0;
v0x55a445b4c570_0 .var "data_o", 31 0;
v0x55a445b4c650_0 .net "pc_i", 31 0, v0x55a445b50ee0_0;  alias, 1 drivers
v0x55a445b4c710_0 .var "pc_new", 31 0;
v0x55a445b4c7d0_0 .var "pc_o", 31 0;
v0x55a445b4c890_0 .net "stall_i", 0 0, v0x55a445b4a570_0;  alias, 1 drivers
E_0x55a445b34530/0 .event edge, v0x55a445b49060_0, v0x55a445b4a9b0_0, v0x55a445b47160_0, v0x55a445b4a570_0;
E_0x55a445b34530/1 .event edge, v0x55a445b46cf0_0, v0x55a445b4c570_0, v0x55a445b4c3a0_0;
E_0x55a445b34530 .event/or E_0x55a445b34530/0, E_0x55a445b34530/1;
S_0x55a445b4ca20 .scope module, "Imm_Gen" "Imm_Gen" 3 137, 13 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55a445b4cc80_0 .net "data_i", 31 0, v0x55a445b4c570_0;  alias, 1 drivers
v0x55a445b4cd90_0 .var/s "data_o", 31 0;
E_0x55a445b4cc00 .event edge, v0x55a445b4c570_0;
S_0x55a445b4cee0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 87, 14 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55a445b1c4e0 .functor BUFZ 32, L_0x55a445b6cc60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a445b4d0f0_0 .net *"_s0", 31 0, L_0x55a445b6cc60;  1 drivers
v0x55a445b4d1f0_0 .net *"_s2", 31 0, L_0x55a445b6cda0;  1 drivers
v0x55a445b4d2d0_0 .net *"_s4", 29 0, L_0x55a445b6cd00;  1 drivers
L_0x7f5475eeb060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a445b4d390_0 .net *"_s6", 1 0, L_0x7f5475eeb060;  1 drivers
v0x55a445b4d470_0 .net "addr_i", 31 0, v0x55a445b50ee0_0;  alias, 1 drivers
v0x55a445b4d5d0_0 .net "instr_o", 31 0, L_0x55a445b1c4e0;  alias, 1 drivers
v0x55a445b4d690 .array "memory", 255 0, 31 0;
L_0x55a445b6cc60 .array/port v0x55a445b4d690, L_0x55a445b6cda0;
L_0x55a445b6cd00 .part v0x55a445b50ee0_0, 2, 30;
L_0x55a445b6cda0 .concat [ 30 2 0 0], L_0x55a445b6cd00, L_0x7f5475eeb060;
S_0x55a445b4d790 .scope module, "MEM_WB_Registers" "MEM_WB_Registers" 3 244, 15 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "Ctrl_i"
    .port_info 2 /INPUT 32 "ALU_Result_i"
    .port_info 3 /INPUT 32 "MEM_Result_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 1 "cpu_stall_i"
    .port_info 6 /OUTPUT 2 "Ctrl_o"
    .port_info 7 /OUTPUT 32 "ALU_Result_o"
    .port_info 8 /OUTPUT 32 "MEM_Result_o"
    .port_info 9 /OUTPUT 5 "RDaddr_o"
v0x55a445b4da60_0 .net "ALU_Result_i", 31 0, v0x55a445b488b0_0;  alias, 1 drivers
v0x55a445b4db20_0 .var "ALU_Result_o", 31 0;
v0x55a445b4dbe0_0 .net "Ctrl_i", 1 0, L_0x55a445b715c0;  1 drivers
v0x55a445b4dcd0_0 .var "Ctrl_o", 1 0;
v0x55a445b4ddb0_0 .net "MEM_Result_i", 31 0, L_0x55a445b6ff00;  alias, 1 drivers
v0x55a445b4dee0_0 .var "MEM_Result_o", 31 0;
v0x55a445b4dfc0_0 .net "RDaddr_i", 4 0, v0x55a445b48c70_0;  alias, 1 drivers
v0x55a445b4e0d0_0 .var "RDaddr_o", 4 0;
v0x55a445b4e190_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
o0x7f5475f35b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a445b4e2c0_0 .net "cpu_stall_i", 0 0, o0x7f5475f35b48;  0 drivers
S_0x55a445b4e4a0 .scope module, "MUX_ALUSrc" "MUX32" 3 181, 16 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55a445b4e620_0 .net "data0_i", 31 0, v0x55a445b4fa10_0;  alias, 1 drivers
v0x55a445b4e730_0 .net "data1_i", 31 0, v0x55a445b4aeb0_0;  alias, 1 drivers
v0x55a445b4e800_0 .net "data_o", 31 0, L_0x55a445b6f430;  alias, 1 drivers
v0x55a445b4e900_0 .net "select_i", 0 0, L_0x55a445b6f4d0;  1 drivers
L_0x55a445b6f430 .functor MUXZ 32, v0x55a445b4fa10_0, v0x55a445b4aeb0_0, L_0x55a445b6f4d0, C4<>;
S_0x55a445b4ea30 .scope module, "MUX_ForwardA" "MUX4" 3 163, 17 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55a445b4ed70_0 .net "data0_i", 31 0, v0x55a445b4b450_0;  alias, 1 drivers
v0x55a445b4ee50_0 .net "data1_i", 31 0, L_0x55a445b71720;  alias, 1 drivers
v0x55a445b4ef10_0 .net "data2_i", 31 0, v0x55a445b488b0_0;  alias, 1 drivers
o0x7f5475f35e78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a445b4f030_0 .net "data3_i", 31 0, o0x7f5475f35e78;  0 drivers
v0x55a445b4f110_0 .var "data_o", 31 0;
v0x55a445b4f220_0 .net "select_i", 1 0, v0x55a445b49740_0;  alias, 1 drivers
E_0x55a445b4ece0/0 .event edge, v0x55a445b49740_0, v0x55a445b4f030_0, v0x55a445b488b0_0, v0x55a445b4ee50_0;
E_0x55a445b4ece0/1 .event edge, v0x55a445b4b450_0;
E_0x55a445b4ece0 .event/or E_0x55a445b4ece0/0, E_0x55a445b4ece0/1;
S_0x55a445b4f3a0 .scope module, "MUX_ForwardB" "MUX4" 3 172, 17 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55a445b4f6a0_0 .net "data0_i", 31 0, v0x55a445b4b790_0;  alias, 1 drivers
v0x55a445b4f7b0_0 .net "data1_i", 31 0, L_0x55a445b71720;  alias, 1 drivers
v0x55a445b4f880_0 .net "data2_i", 31 0, v0x55a445b488b0_0;  alias, 1 drivers
o0x7f5475f35fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a445b4f950_0 .net "data3_i", 31 0, o0x7f5475f35fc8;  0 drivers
v0x55a445b4fa10_0 .var "data_o", 31 0;
v0x55a445b4fb70_0 .net "select_i", 1 0, v0x55a445b49800_0;  alias, 1 drivers
E_0x55a445b4f610/0 .event edge, v0x55a445b49800_0, v0x55a445b4f950_0, v0x55a445b488b0_0, v0x55a445b4ee50_0;
E_0x55a445b4f610/1 .event edge, v0x55a445b4b790_0;
E_0x55a445b4f610 .event/or E_0x55a445b4f610/0, E_0x55a445b4f610/1;
S_0x55a445b4fd10 .scope module, "MUX_PCSrc" "MUX32" 3 63, 16 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55a445b4fee0_0 .net "data0_i", 31 0, L_0x55a445b5cb20;  alias, 1 drivers
v0x55a445b4fff0_0 .net "data1_i", 31 0, L_0x55a445b6d6d0;  alias, 1 drivers
v0x55a445b500c0_0 .net "data_o", 31 0, L_0x55a445b5ca40;  alias, 1 drivers
v0x55a445b50190_0 .net "select_i", 0 0, L_0x55a445b32fb0;  alias, 1 drivers
L_0x55a445b5ca40 .functor MUXZ 32, L_0x55a445b5cb20, L_0x55a445b6d6d0, L_0x55a445b32fb0, C4<>;
S_0x55a445b502f0 .scope module, "MUX_REGSrc" "MUX32" 3 257, 16 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55a445b504c0_0 .net "data0_i", 31 0, v0x55a445b4db20_0;  alias, 1 drivers
v0x55a445b505d0_0 .net "data1_i", 31 0, v0x55a445b4dee0_0;  alias, 1 drivers
v0x55a445b506a0_0 .net "data_o", 31 0, L_0x55a445b71720;  alias, 1 drivers
v0x55a445b507c0_0 .net "select_i", 0 0, L_0x55a445b717c0;  1 drivers
L_0x55a445b71720 .functor MUXZ 32, v0x55a445b4db20_0, v0x55a445b4dee0_0, L_0x55a445b717c0, C4<>;
S_0x55a445b508e0 .scope module, "PC" "PC" 3 71, 18 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 1 "cpu_stall_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x55a445b50be0_0 .net "PCWrite_i", 0 0, v0x55a445b4a300_0;  alias, 1 drivers
v0x55a445b50ca0_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
v0x55a445b50d40_0 .net "cpu_stall_i", 0 0, L_0x55a445b6fdf0;  alias, 1 drivers
v0x55a445b50e10_0 .net "pc_i", 31 0, L_0x55a445b5ca40;  alias, 1 drivers
v0x55a445b50ee0_0 .var "pc_o", 31 0;
v0x55a445b50f80_0 .net "rst_i", 0 0, v0x55a445b5ba20_0;  alias, 1 drivers
o0x7f5475f36328 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a445b51020_0 .net "stall_i", 0 0, o0x7f5475f36328;  0 drivers
v0x55a445b510e0_0 .net "start_i", 0 0, v0x55a445b5bae0_0;  alias, 1 drivers
E_0x55a445b50b60 .event posedge, v0x55a445b50f80_0, v0x55a445b48f10_0;
S_0x55a445b512c0 .scope module, "Registers" "Registers" 3 126, 19 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x55a445b6d770 .functor AND 1, L_0x55a445b6d900, L_0x55a445b6ed20, C4<1>, C4<1>;
L_0x55a445b6dc10 .functor AND 1, L_0x55a445b6d770, L_0x55a445b6dad0, C4<1>, C4<1>;
L_0x55a445b6e1b0 .functor AND 1, L_0x55a445b6e110, L_0x55a445b6ed20, C4<1>, C4<1>;
L_0x55a445b6e590 .functor AND 1, L_0x55a445b6e1b0, L_0x55a445b6e450, C4<1>, C4<1>;
v0x55a445b515b0_0 .net "RDaddr_i", 4 0, v0x55a445b4e0d0_0;  alias, 1 drivers
v0x55a445b516e0_0 .net "RDdata_i", 31 0, L_0x55a445b71720;  alias, 1 drivers
v0x55a445b517a0_0 .net "RS1addr_i", 4 0, L_0x55a445b6ea80;  1 drivers
v0x55a445b51860_0 .net "RS1data_o", 31 0, L_0x55a445b6df50;  alias, 1 drivers
v0x55a445b51920_0 .net "RS2addr_i", 4 0, L_0x55a445b6ebf0;  1 drivers
v0x55a445b51a30_0 .net "RS2data_o", 31 0, L_0x55a445b6e890;  alias, 1 drivers
v0x55a445b51af0_0 .net "RegWrite_i", 0 0, L_0x55a445b6ed20;  1 drivers
v0x55a445b51b90_0 .net *"_s0", 0 0, L_0x55a445b6d900;  1 drivers
v0x55a445b51c50_0 .net *"_s10", 0 0, L_0x55a445b6dad0;  1 drivers
v0x55a445b51da0_0 .net *"_s12", 0 0, L_0x55a445b6dc10;  1 drivers
v0x55a445b51e60_0 .net *"_s14", 31 0, L_0x55a445b6dd20;  1 drivers
v0x55a445b51f40_0 .net *"_s16", 6 0, L_0x55a445b6ddc0;  1 drivers
L_0x7f5475eeb138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a445b52020_0 .net *"_s19", 1 0, L_0x7f5475eeb138;  1 drivers
v0x55a445b52100_0 .net *"_s2", 0 0, L_0x55a445b6d770;  1 drivers
v0x55a445b521c0_0 .net *"_s22", 0 0, L_0x55a445b6e110;  1 drivers
v0x55a445b52280_0 .net *"_s24", 0 0, L_0x55a445b6e1b0;  1 drivers
v0x55a445b52340_0 .net *"_s26", 31 0, L_0x55a445b6e2c0;  1 drivers
L_0x7f5475eeb180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a445b52530_0 .net *"_s29", 26 0, L_0x7f5475eeb180;  1 drivers
L_0x7f5475eeb1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a445b52610_0 .net/2u *"_s30", 31 0, L_0x7f5475eeb1c8;  1 drivers
v0x55a445b526f0_0 .net *"_s32", 0 0, L_0x55a445b6e450;  1 drivers
v0x55a445b527b0_0 .net *"_s34", 0 0, L_0x55a445b6e590;  1 drivers
v0x55a445b52870_0 .net *"_s36", 31 0, L_0x55a445b6e6a0;  1 drivers
v0x55a445b52950_0 .net *"_s38", 6 0, L_0x55a445b6e7a0;  1 drivers
v0x55a445b52a30_0 .net *"_s4", 31 0, L_0x55a445b6da30;  1 drivers
L_0x7f5475eeb210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a445b52b10_0 .net *"_s41", 1 0, L_0x7f5475eeb210;  1 drivers
L_0x7f5475eeb0a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a445b52bf0_0 .net *"_s7", 26 0, L_0x7f5475eeb0a8;  1 drivers
L_0x7f5475eeb0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a445b52cd0_0 .net/2u *"_s8", 31 0, L_0x7f5475eeb0f0;  1 drivers
v0x55a445b52db0_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
v0x55a445b52e50 .array/s "register", 31 0, 31 0;
L_0x55a445b6d900 .cmp/eq 5, L_0x55a445b6ea80, v0x55a445b4e0d0_0;
L_0x55a445b6da30 .concat [ 5 27 0 0], L_0x55a445b6ea80, L_0x7f5475eeb0a8;
L_0x55a445b6dad0 .cmp/ne 32, L_0x55a445b6da30, L_0x7f5475eeb0f0;
L_0x55a445b6dd20 .array/port v0x55a445b52e50, L_0x55a445b6ddc0;
L_0x55a445b6ddc0 .concat [ 5 2 0 0], L_0x55a445b6ea80, L_0x7f5475eeb138;
L_0x55a445b6df50 .functor MUXZ 32, L_0x55a445b6dd20, L_0x55a445b71720, L_0x55a445b6dc10, C4<>;
L_0x55a445b6e110 .cmp/eq 5, L_0x55a445b6ebf0, v0x55a445b4e0d0_0;
L_0x55a445b6e2c0 .concat [ 5 27 0 0], L_0x55a445b6ebf0, L_0x7f5475eeb180;
L_0x55a445b6e450 .cmp/ne 32, L_0x55a445b6e2c0, L_0x7f5475eeb1c8;
L_0x55a445b6e6a0 .array/port v0x55a445b52e50, L_0x55a445b6e7a0;
L_0x55a445b6e7a0 .concat [ 5 2 0 0], L_0x55a445b6ebf0, L_0x7f5475eeb210;
L_0x55a445b6e890 .functor MUXZ 32, L_0x55a445b6e6a0, L_0x55a445b71720, L_0x55a445b6e590, C4<>;
S_0x55a445b53010 .scope module, "dcache" "dcache_controller" 3 227, 20 1 0, S_0x55a445ae6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "cpu_data_i"
    .port_info 9 /INPUT 32 "cpu_addr_i"
    .port_info 10 /INPUT 1 "cpu_MemRead_i"
    .port_info 11 /INPUT 1 "cpu_MemWrite_i"
    .port_info 12 /OUTPUT 32 "cpu_data_o"
    .port_info 13 /OUTPUT 1 "cpu_stall_o"
P_0x55a445b1ee60 .param/l "STATE_IDLE" 0 20 69, C4<000>;
P_0x55a445b1eea0 .param/l "STATE_MISS" 0 20 73, C4<100>;
P_0x55a445b1eee0 .param/l "STATE_READMISS" 0 20 70, C4<001>;
P_0x55a445b1ef20 .param/l "STATE_READMISSOK" 0 20 71, C4<010>;
P_0x55a445b1ef60 .param/l "STATE_WRITEBACK" 0 20 72, C4<011>;
L_0x55a445b6f200 .functor OR 1, L_0x55a445b71390, L_0x55a445b6f870, C4<0>, C4<0>;
o0x7f5475f36b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a445b6fd00 .functor NOT 1, o0x7f5475f36b68, C4<0>, C4<0>, C4<0>;
L_0x55a445b6fdf0 .functor AND 1, L_0x55a445b6fd00, L_0x55a445b6f200, C4<1>, C4<1>;
L_0x55a445b6ff00 .functor BUFZ 32, v0x55a445b55720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a445b702e0 .functor BUFZ 4, L_0x55a445b6fa50, C4<0000>, C4<0000>, C4<0000>;
L_0x55a445b703f0 .functor BUFZ 1, L_0x55a445b6f200, C4<0>, C4<0>, C4<0>;
L_0x55a445b704f0 .functor OR 1, v0x55a445b552d0_0, L_0x55a445b711b0, C4<0>, C4<0>;
L_0x55a445b708c0 .functor BUFZ 1, v0x55a445b56240_0, C4<0>, C4<0>, C4<0>;
o0x7f5475f36b08 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x55a445b70f50 .functor BUFZ 256, o0x7f5475f36b08, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x55a445b71050 .functor BUFZ 1, v0x55a445b563c0_0, C4<0>, C4<0>, C4<0>;
L_0x55a445b711b0 .functor AND 1, o0x7f5475f36b68, L_0x55a445b6f870, C4<1>, C4<1>;
L_0x55a445b712b0 .functor BUFZ 1, L_0x55a445b711b0, C4<0>, C4<0>, C4<0>;
v0x55a445b54570_0 .net *"_s19", 22 0, L_0x55a445b70160;  1 drivers
L_0x7f5475eeb258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a445b54670_0 .net/2u *"_s28", 0 0, L_0x7f5475eeb258;  1 drivers
L_0x7f5475eeb2a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a445b54750_0 .net/2u *"_s36", 4 0, L_0x7f5475eeb2a0;  1 drivers
v0x55a445b54840_0 .net *"_s38", 30 0, L_0x55a445b70a10;  1 drivers
v0x55a445b54920_0 .net *"_s40", 31 0, L_0x55a445b70b10;  1 drivers
L_0x7f5475eeb2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a445b54a00_0 .net *"_s43", 0 0, L_0x7f5475eeb2e8;  1 drivers
L_0x7f5475eeb330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a445b54ae0_0 .net/2u *"_s44", 4 0, L_0x7f5475eeb330;  1 drivers
v0x55a445b54bc0_0 .net *"_s46", 31 0, L_0x55a445b70c00;  1 drivers
v0x55a445b54ca0_0 .net *"_s8", 0 0, L_0x55a445b6fd00;  1 drivers
v0x55a445b54e10_0 .net "cache_dirty", 0 0, L_0x55a445b712b0;  1 drivers
v0x55a445b54ed0_0 .net "cache_sram_data", 255 0, L_0x55a445b70740;  1 drivers
v0x55a445b54f90_0 .net "cache_sram_enable", 0 0, L_0x55a445b703f0;  1 drivers
v0x55a445b55060_0 .net "cache_sram_index", 3 0, L_0x55a445b702e0;  1 drivers
v0x55a445b55130_0 .net "cache_sram_tag", 24 0, L_0x55a445b705b0;  1 drivers
v0x55a445b55200_0 .net "cache_sram_write", 0 0, L_0x55a445b704f0;  1 drivers
v0x55a445b552d0_0 .var "cache_write", 0 0;
v0x55a445b55370_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
v0x55a445b55520_0 .net "cpu_MemRead_i", 0 0, L_0x55a445b71390;  1 drivers
v0x55a445b555c0_0 .net "cpu_MemWrite_i", 0 0, L_0x55a445b6f870;  1 drivers
v0x55a445b55660_0 .net "cpu_addr_i", 31 0, v0x55a445b488b0_0;  alias, 1 drivers
v0x55a445b55720_0 .var "cpu_data", 31 0;
v0x55a445b55800_0 .net "cpu_data_i", 31 0, v0x55a445b48e30_0;  alias, 1 drivers
v0x55a445b558f0_0 .net "cpu_data_o", 31 0, L_0x55a445b6ff00;  alias, 1 drivers
v0x55a445b559c0_0 .net "cpu_index", 3 0, L_0x55a445b6fa50;  1 drivers
v0x55a445b55a80_0 .net "cpu_offset", 4 0, L_0x55a445b6fb20;  1 drivers
v0x55a445b55b60_0 .net "cpu_req", 0 0, L_0x55a445b6f200;  1 drivers
v0x55a445b55c20_0 .net "cpu_stall_o", 0 0, L_0x55a445b6fdf0;  alias, 1 drivers
v0x55a445b55d50_0 .net "cpu_tag", 22 0, L_0x55a445b6f9b0;  1 drivers
v0x55a445b55e30_0 .net "hit", 0 0, o0x7f5475f36b68;  0 drivers
v0x55a445b55f00_0 .net "mem_ack_i", 0 0, L_0x55a445b71a80;  alias, 1 drivers
v0x55a445b55fa0_0 .net "mem_addr_o", 31 0, L_0x55a445b70e20;  alias, 1 drivers
v0x55a445b56080_0 .net "mem_data_i", 255 0, v0x55a445b5b030_0;  alias, 1 drivers
v0x55a445b56160_0 .net "mem_data_o", 255 0, L_0x55a445b70f50;  alias, 1 drivers
v0x55a445b56240_0 .var "mem_enable", 0 0;
v0x55a445b56300_0 .net "mem_enable_o", 0 0, L_0x55a445b708c0;  alias, 1 drivers
v0x55a445b563c0_0 .var "mem_write", 0 0;
v0x55a445b56480_0 .net "mem_write_o", 0 0, L_0x55a445b71050;  alias, 1 drivers
o0x7f5475f37348 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a445b56540_0 .net "r_hit_data", 255 0, o0x7f5475f37348;  0 drivers
v0x55a445b56620_0 .net "rst_i", 0 0, v0x55a445b5ba20_0;  alias, 1 drivers
v0x55a445b566c0_0 .net "sram_cache_data", 255 0, o0x7f5475f36b08;  0 drivers
o0x7f5475f36c28 .functor BUFZ 25, C4<zzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a445b56780_0 .net "sram_cache_tag", 24 0, o0x7f5475f36c28;  0 drivers
v0x55a445b56850_0 .net "sram_dirty", 0 0, L_0x55a445b700c0;  1 drivers
v0x55a445b568f0_0 .net "sram_tag", 21 0, L_0x55a445b70240;  1 drivers
v0x55a445b569d0_0 .net "sram_valid", 0 0, L_0x55a445b6ffa0;  1 drivers
v0x55a445b56a90_0 .var "state", 2 0;
v0x55a445b56b70_0 .var "w_hit_data", 255 0;
v0x55a445b56c50_0 .var "write_back", 0 0;
v0x55a445b56d10_0 .net "write_hit", 0 0, L_0x55a445b711b0;  1 drivers
E_0x55a445b4ec00 .event edge, v0x55a445b48e30_0, v0x55a445b56540_0, v0x55a445b55a80_0;
E_0x55a445b53560 .event edge, v0x55a445b56540_0, v0x55a445b55a80_0;
L_0x55a445b6f9b0 .part v0x55a445b488b0_0, 9, 23;
L_0x55a445b6fa50 .part v0x55a445b488b0_0, 5, 4;
L_0x55a445b6fb20 .part v0x55a445b488b0_0, 0, 5;
L_0x55a445b6ffa0 .part o0x7f5475f36c28, 24, 1;
L_0x55a445b700c0 .part o0x7f5475f36c28, 23, 1;
L_0x55a445b70160 .part o0x7f5475f36c28, 0, 23;
L_0x55a445b70240 .part L_0x55a445b70160, 0, 22;
L_0x55a445b705b0 .concat [ 23 1 1 0], L_0x55a445b6f9b0, L_0x55a445b712b0, L_0x7f5475eeb258;
L_0x55a445b70740 .functor MUXZ 256, v0x55a445b5b030_0, v0x55a445b56b70_0, o0x7f5475f36b68, C4<>;
L_0x55a445b70a10 .concat [ 5 4 22 0], L_0x7f5475eeb2a0, L_0x55a445b6fa50, L_0x55a445b70240;
L_0x55a445b70b10 .concat [ 31 1 0 0], L_0x55a445b70a10, L_0x7f5475eeb2e8;
L_0x55a445b70c00 .concat [ 5 4 23 0], L_0x7f5475eeb330, L_0x55a445b6fa50, L_0x55a445b6f9b0;
L_0x55a445b70e20 .functor MUXZ 32, L_0x55a445b70c00, L_0x55a445b70b10, v0x55a445b56c50_0, C4<>;
S_0x55a445b535c0 .scope module, "dcache_sram" "dcache_sram" 20 191, 21 1 0, S_0x55a445b53010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 4 "addr_i"
    .port_info 3 /INPUT 25 "tag_i"
    .port_info 4 /INPUT 256 "data_i"
    .port_info 5 /INPUT 1 "enable_i"
    .port_info 6 /INPUT 1 "write_i"
    .port_info 7 /OUTPUT 25 "tag_o"
    .port_info 8 /OUTPUT 256 "data_o"
    .port_info 9 /OUTPUT 1 "hit_o"
v0x55a445b538b0_0 .net "addr_i", 3 0, L_0x55a445b702e0;  alias, 1 drivers
v0x55a445b539b0_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
v0x55a445b53a70 .array "data", 31 0, 255 0;
v0x55a445b53b40_0 .net "data_i", 255 0, L_0x55a445b70740;  alias, 1 drivers
v0x55a445b53c00_0 .net "data_o", 255 0, o0x7f5475f36b08;  alias, 0 drivers
v0x55a445b53d30_0 .net "enable_i", 0 0, L_0x55a445b703f0;  alias, 1 drivers
v0x55a445b53df0_0 .net "hit_o", 0 0, o0x7f5475f36b68;  alias, 0 drivers
v0x55a445b53eb0_0 .var/i "i", 31 0;
v0x55a445b53f90_0 .var/i "j", 31 0;
v0x55a445b54070_0 .net "rst_i", 0 0, v0x55a445b5ba20_0;  alias, 1 drivers
v0x55a445b54110 .array "tag", 31 0, 24 0;
v0x55a445b541b0_0 .net "tag_i", 24 0, L_0x55a445b705b0;  alias, 1 drivers
v0x55a445b54290_0 .net "tag_o", 24 0, o0x7f5475f36c28;  alias, 0 drivers
v0x55a445b54370_0 .net "write_i", 0 0, L_0x55a445b704f0;  alias, 1 drivers
S_0x55a445b5a1e0 .scope module, "Data_Memory" "Data_Memory" 2 37, 22 1 0, S_0x55a445b174d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x55a445b4a920 .param/l "STATE_IDLE" 0 22 31, C4<0>;
P_0x55a445b4a960 .param/l "STATE_WAIT" 0 22 32, C4<1>;
L_0x55a445b71a80 .functor AND 1, L_0x55a445b718f0, L_0x55a445b71990, C4<1>, C4<1>;
L_0x7f5475eeb378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a445b5a580_0 .net/2u *"_s0", 1 0, L_0x7f5475eeb378;  1 drivers
v0x55a445b5a660_0 .net *"_s10", 31 0, L_0x55a445b71c70;  1 drivers
v0x55a445b5a740_0 .net *"_s12", 26 0, L_0x55a445b71bd0;  1 drivers
L_0x7f5475eeb408 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a445b5a800_0 .net *"_s14", 4 0, L_0x7f5475eeb408;  1 drivers
v0x55a445b5a8e0_0 .net *"_s2", 0 0, L_0x55a445b718f0;  1 drivers
L_0x7f5475eeb3c0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x55a445b5a9f0_0 .net/2u *"_s4", 3 0, L_0x7f5475eeb3c0;  1 drivers
v0x55a445b5aad0_0 .net *"_s6", 0 0, L_0x55a445b71990;  1 drivers
v0x55a445b5ab90_0 .net "ack_o", 0 0, L_0x55a445b71a80;  alias, 1 drivers
v0x55a445b5ac80_0 .net "addr", 26 0, L_0x55a445b71de0;  1 drivers
v0x55a445b5adf0_0 .net "addr_i", 31 0, L_0x55a445b70e20;  alias, 1 drivers
v0x55a445b5aeb0_0 .net "clk_i", 0 0, v0x55a445b5b960_0;  alias, 1 drivers
v0x55a445b5af50_0 .var "count", 3 0;
v0x55a445b5b030_0 .var "data", 255 0;
v0x55a445b5b110_0 .net "data_i", 255 0, L_0x55a445b70f50;  alias, 1 drivers
v0x55a445b5b220_0 .net "data_o", 255 0, v0x55a445b5b030_0;  alias, 1 drivers
v0x55a445b5b330_0 .net "enable_i", 0 0, L_0x55a445b708c0;  alias, 1 drivers
v0x55a445b5b420 .array "memory", 511 0, 255 0;
v0x55a445b5b5f0_0 .net "rst_i", 0 0, v0x55a445b5ba20_0;  alias, 1 drivers
v0x55a445b5b690_0 .var "state", 1 0;
v0x55a445b5b770_0 .net "write_i", 0 0, L_0x55a445b71050;  alias, 1 drivers
L_0x55a445b718f0 .cmp/eq 2, v0x55a445b5b690_0, L_0x7f5475eeb378;
L_0x55a445b71990 .cmp/eq 4, v0x55a445b5af50_0, L_0x7f5475eeb3c0;
L_0x55a445b71bd0 .part L_0x55a445b70e20, 5, 27;
L_0x55a445b71c70 .concat [ 27 5 0 0], L_0x55a445b71bd0, L_0x7f5475eeb408;
L_0x55a445b71de0 .part L_0x55a445b71c70, 0, 27;
    .scope S_0x55a445b508e0;
T_0 ;
    %wait E_0x55a445b50b60;
    %load/vec4 v0x55a445b50f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a445b50ee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a445b50d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55a445b50be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55a445b510e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x55a445b50e10_0;
    %assign/vec4 v0x55a445b50ee0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a445b50ee0_0, 0;
T_0.7 ;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a445b4be60;
T_1 ;
    %wait E_0x55a445b32ba0;
    %load/vec4 v0x55a445b4c710_0;
    %assign/vec4 v0x55a445b4c7d0_0, 0;
    %load/vec4 v0x55a445b4c440_0;
    %assign/vec4 v0x55a445b4c570_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a445b4be60;
T_2 ;
    %wait E_0x55a445b34530;
    %load/vec4 v0x55a445b4c2b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55a445b4a9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55a445b4c650_0;
    %store/vec4 v0x55a445b4c710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4c440_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55a445b4c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55a445b4c7d0_0;
    %store/vec4 v0x55a445b4c710_0, 0, 32;
    %load/vec4 v0x55a445b4c570_0;
    %store/vec4 v0x55a445b4c440_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55a445b4c650_0;
    %store/vec4 v0x55a445b4c710_0, 0, 32;
    %load/vec4 v0x55a445b4c3a0_0;
    %store/vec4 v0x55a445b4c440_0, 0, 32;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a445b49d80;
T_3 ;
    %wait E_0x55a445b49fb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b4a200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b4a300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b4a570_0, 0, 1;
    %load/vec4 v0x55a445b4a030_0;
    %load/vec4 v0x55a445b4a110_0;
    %load/vec4 v0x55a445b4a3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a445b4a110_0;
    %load/vec4 v0x55a445b4a490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b4a200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b4a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b4a300_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a445b474b0;
T_4 ;
    %wait E_0x55a445b32b60;
    %load/vec4 v0x55a445b47cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55a445b47db0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b47e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47c30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a445b476f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b477f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b478b0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55a445b47db0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b47e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47c30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a445b476f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b477f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b478b0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55a445b47db0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b47e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b47a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b47b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b476f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b477f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b478b0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x55a445b47db0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47e90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a445b47a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b47c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b476f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b477f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b478b0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x55a445b47db0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47e90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a445b47a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a445b476f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b477f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b478b0_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b476f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b477f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b478b0_0, 0, 1;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b476f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b477f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b478b0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a445b512c0;
T_5 ;
    %wait E_0x55a445b32ba0;
    %load/vec4 v0x55a445b51af0_0;
    %load/vec4 v0x55a445b515b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55a445b516e0_0;
    %load/vec4 v0x55a445b515b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a445b52e50, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a445b4ca20;
T_6 ;
    %wait E_0x55a445b4cc00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4cd90_0, 0, 32;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a445b4cd90_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a445b4cd90_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a445b4cd90_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a445b4cc80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55a445b4cd90_0, 0, 32;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55a445b4a750;
T_7 ;
    %wait E_0x55a445b32ba0;
    %load/vec4 v0x55a445b4b940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55a445b4ac10_0;
    %assign/vec4 v0x55a445b4acf0_0, 0;
    %load/vec4 v0x55a445b4b300_0;
    %assign/vec4 v0x55a445b4b450_0, 0;
    %load/vec4 v0x55a445b4b6d0_0;
    %assign/vec4 v0x55a445b4b790_0, 0;
    %load/vec4 v0x55a445b4adb0_0;
    %assign/vec4 v0x55a445b4aeb0_0, 0;
    %load/vec4 v0x55a445b4ba10_0;
    %assign/vec4 v0x55a445b4bab0_0, 0;
    %load/vec4 v0x55a445b4b160_0;
    %assign/vec4 v0x55a445b4b240_0, 0;
    %load/vec4 v0x55a445b4b530_0;
    %assign/vec4 v0x55a445b4b610_0, 0;
    %load/vec4 v0x55a445b4af70_0;
    %assign/vec4 v0x55a445b4b050_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a445b4ea30;
T_8 ;
    %wait E_0x55a445b4ece0;
    %load/vec4 v0x55a445b4f220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x55a445b4ed70_0;
    %store/vec4 v0x55a445b4f110_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x55a445b4ee50_0;
    %store/vec4 v0x55a445b4f110_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55a445b4ef10_0;
    %store/vec4 v0x55a445b4f110_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x55a445b4f030_0;
    %store/vec4 v0x55a445b4f110_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a445b4f3a0;
T_9 ;
    %wait E_0x55a445b4f610;
    %load/vec4 v0x55a445b4fb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x55a445b4f6a0_0;
    %store/vec4 v0x55a445b4fa10_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x55a445b4f7b0_0;
    %store/vec4 v0x55a445b4fa10_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55a445b4f880_0;
    %store/vec4 v0x55a445b4fa10_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55a445b4f950_0;
    %store/vec4 v0x55a445b4fa10_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a445b46690;
T_10 ;
    %wait E_0x55a445a4aa10;
    %pushi/vec4 7, 7, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %load/vec4 v0x55a445afc9a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a445afc9a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55a445afc9a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x55a445a82970_0;
    %parti/s 7, 3, 3;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55a445a82970_0;
    %parti/s 7, 3, 3;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x55a445a82970_0;
    %parti/s 7, 3, 3;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v0x55a445a82970_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
T_10.10 ;
T_10.9 ;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55a445afc9a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.18, 4;
    %load/vec4 v0x55a445a82970_0;
    %parti/s 7, 3, 3;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.20, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a445aea0b0_0, 0, 4;
T_10.21 ;
T_10.18 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55a445b0eea0;
T_11 ;
    %wait E_0x55a445a4a590;
    %load/vec4 v0x55a445b0fe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x55a445b11b20_0;
    %load/vec4 v0x55a445af8950_0;
    %and;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x55a445b11b20_0;
    %load/vec4 v0x55a445af8950_0;
    %xor;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x55a445b11b20_0;
    %ix/getv 4, v0x55a445af8950_0;
    %shiftl 4;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x55a445b11b20_0;
    %load/vec4 v0x55a445af8950_0;
    %add;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x55a445b11b20_0;
    %load/vec4 v0x55a445af8950_0;
    %sub;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x55a445b11b20_0;
    %load/vec4 v0x55a445af8950_0;
    %mul;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x55a445b11b20_0;
    %load/vec4 v0x55a445af8950_0;
    %add;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x55a445b11b20_0;
    %load/vec4 v0x55a445af8950_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x55a445b11b20_0;
    %load/vec4 v0x55a445af8950_0;
    %or;
    %store/vec4 v0x55a445b15400_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55a445b49260;
T_12 ;
    %wait E_0x55a445b32db0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b49740_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b49800_0, 0, 2;
    %load/vec4 v0x55a445b499f0_0;
    %load/vec4 v0x55a445b498e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55a445b498e0_0;
    %load/vec4 v0x55a445b49560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a445b49740_0, 0, 2;
T_12.0 ;
    %load/vec4 v0x55a445b499f0_0;
    %load/vec4 v0x55a445b498e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55a445b498e0_0;
    %load/vec4 v0x55a445b49660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a445b49800_0, 0, 2;
T_12.2 ;
    %load/vec4 v0x55a445b49b70_0;
    %load/vec4 v0x55a445b49a90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55a445b49a90_0;
    %load/vec4 v0x55a445b49560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a445b499f0_0;
    %load/vec4 v0x55a445b498e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55a445b498e0_0;
    %load/vec4 v0x55a445b49560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a445b49740_0, 0, 2;
T_12.4 ;
    %load/vec4 v0x55a445b49b70_0;
    %load/vec4 v0x55a445b49a90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55a445b49a90_0;
    %load/vec4 v0x55a445b49660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a445b499f0_0;
    %load/vec4 v0x55a445b498e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55a445b498e0_0;
    %load/vec4 v0x55a445b49660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a445b49800_0, 0, 2;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55a445b48510;
T_13 ;
    %wait E_0x55a445b32ba0;
    %load/vec4 v0x55a445b49060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55a445b48970_0;
    %assign/vec4 v0x55a445b48a60_0, 0;
    %load/vec4 v0x55a445b487d0_0;
    %assign/vec4 v0x55a445b488b0_0, 0;
    %load/vec4 v0x55a445b48d50_0;
    %assign/vec4 v0x55a445b48e30_0, 0;
    %load/vec4 v0x55a445b48b40_0;
    %assign/vec4 v0x55a445b48c70_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a445b535c0;
T_14 ;
    %wait E_0x55a445b50b60;
    %load/vec4 v0x55a445b54070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b53eb0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x55a445b53eb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b53f90_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x55a445b53f90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x55a445b53eb0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55a445b53f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a445b54110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a445b53eb0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55a445b53f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a445b53a70, 0, 4;
    %load/vec4 v0x55a445b53f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b53f90_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %load/vec4 v0x55a445b53eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b53eb0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
T_14.0 ;
    %load/vec4 v0x55a445b53d30_0;
    %load/vec4 v0x55a445b54370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
T_14.6 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a445b53010;
T_15 ;
    %wait E_0x55a445b53560;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55a445b53010;
T_16 ;
    %wait E_0x55a445b4ec00;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55a445b53010;
T_17 ;
    %wait E_0x55a445b50b60;
    %load/vec4 v0x55a445b56620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a445b56240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a445b563c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a445b552d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a445b56c50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55a445b56a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x55a445b55b60_0;
    %load/vec4 v0x55a445b55e30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x55a445b56850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x55a445b55f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
T_17.13 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x55a445b55f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55a445b56a90_0, 0;
T_17.15 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55a445b4d790;
T_18 ;
    %wait E_0x55a445b32ba0;
    %load/vec4 v0x55a445b4e2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55a445b4dbe0_0;
    %assign/vec4 v0x55a445b4dcd0_0, 0;
    %load/vec4 v0x55a445b4da60_0;
    %assign/vec4 v0x55a445b4db20_0, 0;
    %load/vec4 v0x55a445b4ddb0_0;
    %assign/vec4 v0x55a445b4dee0_0, 0;
    %load/vec4 v0x55a445b4dfc0_0;
    %assign/vec4 v0x55a445b4e0d0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55a445b5a1e0;
T_19 ;
    %wait E_0x55a445b50b60;
    %load/vec4 v0x55a445b5b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a445b5b690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a445b5af50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55a445b5b690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x55a445b5b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a445b5b690_0, 0;
    %load/vec4 v0x55a445b5af50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a445b5af50_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x55a445b5af50_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a445b5b690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a445b5af50_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x55a445b5af50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a445b5af50_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55a445b5a1e0;
T_20 ;
    %wait E_0x55a445b32ba0;
    %load/vec4 v0x55a445b5ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55a445b5b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55a445b5b110_0;
    %ix/getv 3, v0x55a445b5ac80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a445b5b420, 0, 4;
    %load/vec4 v0x55a445b5b110_0;
    %assign/vec4 v0x55a445b5b030_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v0x55a445b5ac80_0;
    %load/vec4a v0x55a445b5b420, 4;
    %store/vec4 v0x55a445b5b030_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55a445b174d0;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x55a445b5b960_0;
    %inv;
    %store/vec4 v0x55a445b5b960_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55a445b174d0;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b5bc20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b5b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b5ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b5bae0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b5ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b5bae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x55a445b5c160_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a445b5c160_0;
    %store/vec4a v0x55a445b4d690, 4, 0;
    %load/vec4 v0x55a445b5c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b5c320_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x55a445b5c320_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x55a445b5c160_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x55a445b5c160_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55a445b5c320_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a445b54110, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a445b5c160_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55a445b5c320_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a445b53a70, 4, 0;
    %load/vec4 v0x55a445b5c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x55a445b5c320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b5c320_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x55a445b5c160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a445b5c160_0;
    %store/vec4a v0x55a445b52e50, 4, 0;
    %load/vec4 v0x55a445b5c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %vpi_call 2 85 "$readmemb", "instruction.txt", v0x55a445b4d690 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55a445b5c560_0, 0, 32;
    %vpi_func 2 91 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55a445b5c640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
T_22.8 ;
    %load/vec4 v0x55a445b5c160_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x55a445b5c160_0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %load/vec4 v0x55a445b5c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4c7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4c570_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55a445b4acf0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4b450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4b790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4aeb0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55a445b4bab0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a445b4b050_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a445b48a60_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b488b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b48e30_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a445b48c70_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b4dcd0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4db20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b4dee0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a445b4e0d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b47c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b476f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b477f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b478b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b49740_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a445b49800_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b4a200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b4a300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b4a570_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55a445b174d0;
T_23 ;
    %wait E_0x55a445b32ba0;
    %load/vec4 v0x55a445b5bc20_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 147 "$fdisplay", v0x55a445b5c560_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b5c320_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x55a445b5c320_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x55a445b5c160_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x55a445b5c160_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55a445b5c320_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55a445b54110, 4;
    %pad/u 24;
    %store/vec4 v0x55a445b5c830_0, 0, 24;
    %load/vec4 v0x55a445b5c160_0;
    %pad/s 4;
    %store/vec4 v0x55a445b5c240_0, 0, 4;
    %load/vec4 v0x55a445b5c830_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x55a445b5c240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a445b5bb80_0, 0, 27;
    %load/vec4 v0x55a445b5c160_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55a445b5c320_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55a445b53a70, 4;
    %ix/getv 4, v0x55a445b5bb80_0;
    %store/vec4a v0x55a445b5b420, 4, 0;
    %load/vec4 v0x55a445b5c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b5c160_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x55a445b5c320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b5c320_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %pushi/vec4 200, 0, 32;
    %load/vec4 v0x55a445b5bc20_0;
    %cmp/s;
    %jmp/0xz  T_23.6, 5;
    %vpi_call 2 158 "$finish" {0 0 0};
T_23.6 ;
    %vpi_call 2 162 "$fdisplay", v0x55a445b5c560_0, "cycle = %0d, Start = %b\012PC = %d", v0x55a445b5bc20_0, v0x55a445b5bae0_0, v0x55a445b50ee0_0 {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x55a445b5c560_0, "Registers" {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x55a445b5c560_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x55a445b52e50, 0>, &A<v0x55a445b52e50, 8>, &A<v0x55a445b52e50, 16>, &A<v0x55a445b52e50, 24> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x55a445b5c560_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x55a445b52e50, 1>, &A<v0x55a445b52e50, 9>, &A<v0x55a445b52e50, 17>, &A<v0x55a445b52e50, 25> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x55a445b5c560_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x55a445b52e50, 2>, &A<v0x55a445b52e50, 10>, &A<v0x55a445b52e50, 18>, &A<v0x55a445b52e50, 26> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x55a445b5c560_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x55a445b52e50, 3>, &A<v0x55a445b52e50, 11>, &A<v0x55a445b52e50, 19>, &A<v0x55a445b52e50, 27> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x55a445b5c560_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x55a445b52e50, 4>, &A<v0x55a445b52e50, 12>, &A<v0x55a445b52e50, 20>, &A<v0x55a445b52e50, 28> {0 0 0};
    %vpi_call 2 172 "$fdisplay", v0x55a445b5c560_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x55a445b52e50, 5>, &A<v0x55a445b52e50, 13>, &A<v0x55a445b52e50, 21>, &A<v0x55a445b52e50, 29> {0 0 0};
    %vpi_call 2 173 "$fdisplay", v0x55a445b5c560_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x55a445b52e50, 6>, &A<v0x55a445b52e50, 14>, &A<v0x55a445b52e50, 22>, &A<v0x55a445b52e50, 30> {0 0 0};
    %vpi_call 2 174 "$fdisplay", v0x55a445b5c560_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x55a445b52e50, 7>, &A<v0x55a445b52e50, 15>, &A<v0x55a445b52e50, 23>, &A<v0x55a445b52e50, 31> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0000 = %h", &A<v0x55a445b5b420, 0> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0020 = %h", &A<v0x55a445b5b420, 1> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0040 = %h", &A<v0x55a445b5b420, 2> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0200 = %h", &A<v0x55a445b5b420, 16> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0220 = %h", &A<v0x55a445b5b420, 17> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0240 = %h", &A<v0x55a445b5b420, 18> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0400 = %h", &A<v0x55a445b5b420, 32> {0 0 0};
    %vpi_call 2 185 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0420 = %h", &A<v0x55a445b5b420, 33> {0 0 0};
    %vpi_call 2 186 "$fdisplay", v0x55a445b5c560_0, "Data Memory: 0x0440 = %h", &A<v0x55a445b5b420, 34> {0 0 0};
    %vpi_call 2 188 "$fdisplay", v0x55a445b5c560_0, "\012" {0 0 0};
    %load/vec4 v0x55a445b55c20_0;
    %load/vec4 v0x55a445b56a90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x55a445b56850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x55a445b555c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %vpi_call 2 195 "$fdisplay", v0x55a445b5c640_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x55a445b5bc20_0, v0x55a445b55660_0, v0x55a445b55800_0 {0 0 0};
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x55a445b55520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 197 "$fdisplay", v0x55a445b5c640_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x55a445b5bc20_0, v0x55a445b55660_0, v0x55a445b558f0_0 {0 0 0};
T_23.14 ;
T_23.13 ;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x55a445b555c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 201 "$fdisplay", v0x55a445b5c640_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x55a445b5bc20_0, v0x55a445b55660_0, v0x55a445b55800_0 {0 0 0};
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x55a445b55520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 203 "$fdisplay", v0x55a445b5c640_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x55a445b5bc20_0, v0x55a445b55660_0, v0x55a445b558f0_0 {0 0 0};
T_23.18 ;
T_23.17 ;
T_23.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a445b5c0a0_0, 0, 1;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x55a445b55c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %load/vec4 v0x55a445b5c0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x55a445b555c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %vpi_call 2 210 "$fdisplay", v0x55a445b5c640_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x55a445b5bc20_0, v0x55a445b55660_0, v0x55a445b55800_0 {0 0 0};
    %jmp T_23.25;
T_23.24 ;
    %load/vec4 v0x55a445b55520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 212 "$fdisplay", v0x55a445b5c640_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x55a445b5bc20_0, v0x55a445b55660_0, v0x55a445b558f0_0 {0 0 0};
T_23.26 ;
T_23.25 ;
T_23.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a445b5c0a0_0, 0, 1;
T_23.20 ;
T_23.9 ;
    %load/vec4 v0x55a445b5bc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a445b5bc20_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EX_MEM_Registers.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "ID_EX_Registers.v";
    "IF_ID_Registers.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEM_WB_Registers.v";
    "MUX32.v";
    "MUX4.v";
    "PC.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
