
---------- Begin Simulation Statistics ----------
final_tick                                 1668960000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   9227                       # Simulator instruction rate (inst/s)
host_mem_usage                                5272520                       # Number of bytes of host memory used
host_op_rate                                     9838                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    77.98                       # Real time elapsed on the host
host_tick_rate                               12279752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      719597                       # Number of instructions simulated
sim_ops                                        767182                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000958                       # Number of seconds simulated
sim_ticks                                   957631250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.024541                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   55684                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67887                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             69346                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3459                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3505                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               46                       # Number of indirect misses.
system.cpu.branchPred.lookups                   92066                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7315                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      461953                       # Number of instructions committed
system.cpu.committedOps                        470401                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.203077                       # CPI: cycles per instruction
system.cpu.discardedOps                          9916                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             208920                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            176498                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41478                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          825716                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312200                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                          1479671                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  258584     54.97%     54.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6199      1.32%     56.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                 159857     33.98%     90.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 45761      9.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   470401                       # Class of committed instruction
system.cpu.quiesceCycles                        52539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          653955                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2051                       # Transaction distribution
system.membus.trans_dist::ReadResp               6509                       # Transaction distribution
system.membus.trans_dist::WriteReq                307                       # Transaction distribution
system.membus.trans_dist::WriteResp               303                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3102                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3029                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1821                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1821                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4305                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           73                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        24594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       588992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           87                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       590703                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       148608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       148608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  749103                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14788                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001488                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038543                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14766     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14788                       # Request fanout histogram
system.membus.reqLayer6.occupancy            40997730                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               76250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              327015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               12375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           35135140                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer7.occupancy           11225995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             767250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          573                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          558                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4126                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4126                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port         9323                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total         9323                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         9383                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           65                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       148928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       148928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       149015                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           16364125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              1.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     13904519                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      5800000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          270                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         4640                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         4640                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       148608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       148608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2596                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2596    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2596                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      3952250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     10510000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma        18336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       149408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma          573                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        33341                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    136871056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     19147245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    156018300                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     68435528                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    136871056                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    205306583                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    205306583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    156018300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    361324884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         9792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         9792                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         9792                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          153                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          178                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10225230                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1670789                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11896019                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10225230                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10225230                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10225230                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1670789                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11896019                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         390464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             521536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       198528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma        17536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          216064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma          274                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3376                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    136871056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         407739409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544610465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207311530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     18311850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225623381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207311530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    155182906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        407739409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770233845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      2322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000386597000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3178                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8149                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3376                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8149                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    243868615                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               456966115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30040.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56290.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1312                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8149                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    106.397213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.861047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.141902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4908     71.25%     71.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1671     24.26%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          112      1.63%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      0.57%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      0.26%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.04%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.06%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.01%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          132      1.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6888                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.348958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.160659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.797125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            176     91.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            13      6.77%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1056-1087            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1568-1599            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.193717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.025059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.130354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     59.69%     59.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.52%     60.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71     37.17%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.52%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.52%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.52%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 519552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  215360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  521536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               216064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       542.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     957631750                       # Total gap between requests
system.mem_ctrls.avgGap                      83091.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       388480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       200000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 136871055.534163057804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 405667630.416196227074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 208848656.515751749277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 16039576.820409735665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma          274                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    120644505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    336321610                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22515544000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma     70202625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58908.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55125.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7258395.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    256213.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     42882125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     51660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    863756750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10946208.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    387514.522577                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value     10498750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11171750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1636121375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     32838625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       185353                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           185353                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       185353                       # number of overall hits
system.cpu.icache.overall_hits::total          185353                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          153                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            153                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          153                       # number of overall misses
system.cpu.icache.overall_misses::total           153                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6649375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6649375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6649375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6649375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       185506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       185506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       185506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       185506                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000825                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000825                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000825                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000825                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.967320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.967320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.967320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.967320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          153                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6405625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6405625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6405625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6405625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000825                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000825                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000825                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000825                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41866.830065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41866.830065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41866.830065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41866.830065                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       185353                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          185353                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          153                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           153                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6649375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6649375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       185506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       185506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.967320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.967320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6405625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6405625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000825                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000825                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41866.830065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41866.830065                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.666486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   6                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.666486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.440755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.440755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            371165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           371165                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       187292                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           187292                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       187292                       # number of overall hits
system.cpu.dcache.overall_hits::total          187292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7818                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7818                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7818                       # number of overall misses
system.cpu.dcache.overall_misses::total          7818                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    675242750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    675242750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    675242750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    675242750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       195110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       195110                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       195110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       195110                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040070                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86370.267332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86370.267332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86370.267332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86370.267332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3102                       # number of writebacks
system.cpu.dcache.writebacks::total              3102                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1692                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1692                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    538305750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    538305750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    538305750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    538305750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031398                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031398                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031398                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031398                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87872.306562                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87872.306562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87872.306562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87872.306562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1805.555556                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1805.555556                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6126                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       155349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          155349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    410994125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    410994125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95380.395683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95380.395683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    404054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    404054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93857.026713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93857.026713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        31943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          31943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    264248625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    264248625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.098979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.098979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75305.963237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75305.963237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1688                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1688                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    134251250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    134251250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73723.915431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73723.915431                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     31807875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     31807875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10354.125977                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10354.125977                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         1026                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         1026                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         2046                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         2046                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     31109355                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     31109355                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15204.963343                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15204.963343                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              179406                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6126                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.285994                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            811142                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           811142                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1668960000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1669128125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   9218                       # Simulator instruction rate (inst/s)
host_mem_usage                                5272520                       # Number of bytes of host memory used
host_op_rate                                     9828                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    78.06                       # Real time elapsed on the host
host_tick_rate                               12269605                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      719606                       # Number of instructions simulated
sim_ops                                        767197                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000958                       # Number of seconds simulated
sim_ticks                                   957799375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.017557                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   55685                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67894                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4845                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             69346                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3459                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3505                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               46                       # Number of indirect misses.
system.cpu.branchPred.lookups                   92075                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7317                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      461962                       # Number of instructions committed
system.cpu.committedOps                        470416                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.203597                       # CPI: cycles per instruction
system.cpu.discardedOps                          9922                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             208942                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            176498                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41478                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          825938                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312149                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                          1479940                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  258592     54.97%     54.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6199      1.32%     56.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                 159863     33.98%     90.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 45761      9.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   470416                       # Class of committed instruction
system.cpu.quiesceCycles                        52539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          654002                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18565                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2051                       # Transaction distribution
system.membus.trans_dist::ReadResp               6511                       # Transaction distribution
system.membus.trans_dist::WriteReq                335                       # Transaction distribution
system.membus.trans_dist::WriteResp               331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3102                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3031                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1821                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1821                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4307                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           73                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        24600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       589120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           87                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       590831                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       150400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       150400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  751023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14818                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001485                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038504                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14796     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14818                       # Request fanout histogram
system.membus.reqLayer6.occupancy            41142605                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               76250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              327015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               12375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           35146265                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer7.occupancy           11253995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             767250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          629                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          614                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4126                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4126                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port         9435                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total         9435                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         9495                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           65                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       150720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       150720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       150807                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           16532125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              1.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     14023631                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      5968000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          302                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          297                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         4695                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         4695                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       150400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       150400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2653                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2653    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2653                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      4121250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     10537000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma        20128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       151200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma          629                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        33397                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    136847030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     21014839                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    157861870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     68423515                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    136847030                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    205270545                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    205270545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    157861870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    363132415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         9792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         9792                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         9792                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          153                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          178                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10223435                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1670496                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11893931                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10223435                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10223435                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10223435                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1670496                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11893931                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         390592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             521664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       198528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma        19328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          217856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma          302                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3404                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    136847030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         407801477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544648507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207275140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     20179591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227454732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207275140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    157026622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        407801477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            772103239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      2350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000386597000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19020                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3404                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3404                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    244022990                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               457172990                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30052.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56302.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3281                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3404                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    106.663570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.921983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.990873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4908     71.23%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1671     24.25%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          112      1.63%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      0.57%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      0.26%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.04%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.06%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.01%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          134      1.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6890                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.139896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.868591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.426369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            177     91.71%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            13      6.74%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1056-1087            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1568-1599            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.536458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.166111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.683514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           115     59.90%     59.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19            71     36.98%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             1      0.52%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.52%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.52%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.52%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           192                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 519680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  216960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  521664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               217856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       542.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     957801750                       # Total gap between requests
system.mem_ctrls.avgGap                      82890.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       388608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       200000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma        16960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 136847030.204002797604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 405730062.206398904324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 208811996.771244496107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 17707257.326201535761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma          302                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    120644505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    336528485                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22515544000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma     78990625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58908.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55141.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7258395.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    261558.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     42882125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     51660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    863924875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10946208.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    387514.522577                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value     10498750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11171750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1636289500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     32838625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       185364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           185364                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       185364                       # number of overall hits
system.cpu.icache.overall_hits::total          185364                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          153                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            153                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          153                       # number of overall misses
system.cpu.icache.overall_misses::total           153                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6649375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6649375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6649375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6649375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       185517                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       185517                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       185517                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       185517                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000825                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000825                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000825                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000825                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.967320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.967320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.967320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.967320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          153                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6405625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6405625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6405625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6405625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000825                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000825                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000825                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000825                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41866.830065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41866.830065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41866.830065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41866.830065                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       185364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          185364                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          153                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           153                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6649375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6649375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       185517                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       185517                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.967320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.967320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6405625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6405625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000825                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000825                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41866.830065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41866.830065                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.671460                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              281806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               259                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1088.054054                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.671460                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.440765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.440765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            371187                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           371187                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       187296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           187296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       187296                       # number of overall hits
system.cpu.dcache.overall_hits::total          187296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7820                       # number of overall misses
system.cpu.dcache.overall_misses::total          7820                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    675518375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    675518375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    675518375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    675518375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       195116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       195116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       195116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       195116                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040079                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86383.423913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86383.423913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86383.423913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86383.423913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3102                       # number of writebacks
system.cpu.dcache.writebacks::total              3102                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1692                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1692                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6128                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6128                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6128                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6128                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    538578375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    538578375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    538578375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    538578375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031407                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031407                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031407                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87888.116025                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87888.116025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87888.116025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87888.116025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1805.555556                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1805.555556                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6128                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       155353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          155353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    411269750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    411269750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95400.081188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95400.081188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    404327125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    404327125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93876.741351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93876.741351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        31943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          31943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    264248625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    264248625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.098979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.098979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75305.963237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75305.963237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1688                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1688                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    134251250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    134251250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73723.915431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73723.915431                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     31807875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     31807875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10354.125977                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10354.125977                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         1026                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         1026                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         2046                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         2046                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     31109355                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     31109355                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15204.963343                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15204.963343                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6640                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.872892                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            811168                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           811168                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1669128125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
