INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/1_bit_fulladder/project_1/project_1.srcs/sources_1/new/Fulladder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fulladder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/1_bit_fulladder/project_1/project_1.srcs/sim_1/new/Fulladder_1bittb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fulladder_1bittb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/1_bit_fulladder/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
