
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.52000000000000000000;
1.52000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_12_0";
mvm_12_12_12_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_12_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_12_0' with
	the parameters "12,12,12,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b12_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b12_g0' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b12_g0' with
	the parameters "1,12,12,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b12_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b12_g0' with
	the parameters "12,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b12_g0' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b12_g0' with
	the parameters "12,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE12' with
	the parameters "12,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 418 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b12_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b12_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b12_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k12_p12_b12_g0'
  Processing 'mvm_12_12_12_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g0_1_DW01_add_0'
  Processing 'mac_b12_g0_2_DW01_add_0'
  Processing 'mac_b12_g0_3_DW01_add_0'
  Processing 'mac_b12_g0_4_DW01_add_0'
  Processing 'mac_b12_g0_5_DW01_add_0'
  Processing 'mac_b12_g0_6_DW01_add_0'
  Processing 'mac_b12_g0_7_DW01_add_0'
  Processing 'mac_b12_g0_8_DW01_add_0'
  Processing 'mac_b12_g0_9_DW01_add_0'
  Processing 'mac_b12_g0_10_DW01_add_0'
  Processing 'mac_b12_g0_11_DW01_add_0'
  Processing 'mac_b12_g0_0_DW01_add_0'
  Mapping 'mac_b12_g0_1_DW_mult_tc_0'
  Mapping 'mac_b12_g0_2_DW_mult_tc_0'
  Mapping 'mac_b12_g0_3_DW_mult_tc_0'
  Mapping 'mac_b12_g0_4_DW_mult_tc_0'
  Mapping 'mac_b12_g0_5_DW_mult_tc_0'
  Mapping 'mac_b12_g0_6_DW_mult_tc_0'
  Mapping 'mac_b12_g0_7_DW_mult_tc_0'
  Mapping 'mac_b12_g0_8_DW_mult_tc_0'
  Mapping 'mac_b12_g0_9_DW_mult_tc_0'
  Mapping 'mac_b12_g0_10_DW_mult_tc_0'
  Mapping 'mac_b12_g0_11_DW_mult_tc_0'
  Mapping 'mac_b12_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   69037.6      1.03     340.3     427.5                          
    0:00:13   69037.6      1.03     340.3     427.5                          
    0:00:14   69277.0      1.03     340.3     427.5                          
    0:00:14   69516.4      1.03     340.3     427.5                          
    0:00:21   62342.2      0.68      84.6      36.6 path/genblk1[11].path/path/*cell*43320/U3/ZN
    0:00:21   62204.1      0.46      79.4      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43338/ZN
    0:00:21   62053.5      0.35      74.7      36.6 path/genblk1[11].path/path/*cell*43320/U470/Z
    0:00:21   61926.4      0.25      71.8      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43547/ZN
    0:00:22   61880.6      0.21      70.5      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43663/Z
    0:00:22   61838.3      0.21      69.5      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43666/ZN
    0:00:22   61812.5      0.21      68.2      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43682/ZN
    0:00:22   61799.2      0.21      68.2      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43747/Z
    0:00:22   61794.2      0.21      68.2      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43723/ZN
    0:00:22   61777.7      0.21      68.2      36.6 path/genblk1[11].path/path/*cell*43320/U433/Z
    0:00:22   61771.3      0.21      68.2      36.6 path/genblk1[11].path/path/*cell*43320/U236/S
    0:00:22   61763.3      0.21      68.2      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43654/ZN
    0:00:22   61758.3      0.21      68.2      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43788/ZN
    0:00:22   61744.2      0.21      68.2      36.6 path/genblk1[11].path/path/*cell*43320/*cell*43522/ZN
    0:00:22   61862.6      0.71      78.1      36.6 path/genblk1[11].path/path/*cell*43838/U17/ZN
    0:00:22   61701.1      0.21      68.8      36.6 path/genblk1[11].path/path/*cell*43838/*cell*43912/ZN
    0:00:22   61607.2      0.21      66.8      36.6 path/genblk1[11].path/path/*cell*43838/*cell*43920/ZN
    0:00:23   61533.2      0.21      65.8      36.6 path/genblk1[11].path/path/*cell*43838/*cell*43939/ZN
    0:00:23   61509.8      0.21      65.7      36.6 path/genblk1[11].path/path/*cell*43838/*cell*44041/ZN
    0:00:23   61491.0      0.21      65.7      36.6 path/genblk1[11].path/path/*cell*43838/*cell*43957/ZN
    0:00:23   61922.4      0.87      82.7      36.6 path/genblk1[10].path/path/*cell*44067/U4/ZN
    0:00:23   61741.5      0.50      74.8      36.6 path/genblk1[10].path/path/*cell*44067/U445/Z
    0:00:23   61591.8      0.36      70.4      36.6 path/genblk1[10].path/path/*cell*44067/U182/ZN
    0:00:23   61510.4      0.31      69.2      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44081/Z
    0:00:23   61456.6      0.28      67.7      36.6 path/genblk1[10].path/path/*cell*44067/U207/S
    0:00:23   61429.8      0.22      66.6      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44416/Z
    0:00:23   61409.3      0.21      65.6      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44393/ZN
    0:00:23   61386.9      0.21      63.9      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44271/ZN
    0:00:23   61380.0      0.21      64.0      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44432/Z
    0:00:24   61373.6      0.21      63.9      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44438/ZN
    0:00:24   61367.3      0.21      63.9      36.6 path/genblk1[10].path/path/*cell*44067/U250/S
    0:00:24   61361.1      0.21      63.9      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44174/ZN
    0:00:24   61350.8      0.21      63.9      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44408/ZN
    0:00:24   61339.9      0.21      63.9      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44533/ZN
    0:00:24   61315.9      0.21      63.9      36.6 path/genblk1[10].path/path/*cell*44067/*cell*44389/ZN
    0:00:24   61303.4      0.21      63.9      36.6 path/genblk1[10].path/path/*cell*44067/U196/CO
    0:00:24   61358.8      0.38      68.1      36.6 path/genblk1[10].path/path/*cell*44575/*cell*44600/Z
    0:00:24   61262.5      0.21      64.6      36.6 path/genblk1[10].path/path/*cell*44575/*cell*44629/ZN
    0:00:24   61134.8      0.21      62.2      36.6 path/genblk1[10].path/path/*cell*44575/*cell*44720/ZN
    0:00:24   61077.6      0.21      61.6      36.6 path/genblk1[10].path/path/*cell*44575/U193/ZN
    0:00:24   61055.5      0.21      61.6      36.6 path/genblk1[10].path/path/*cell*44575/*cell*44661/ZN
    0:00:24   61043.8      0.21      61.6      36.6 path/genblk1[10].path/path/*cell*44575/U199/ZN
    0:00:24   61290.7      0.51      71.7      36.6 path/genblk1[9].path/path/*cell*44787/*cell*44843/ZN
    0:00:25   61192.8      0.41      69.0      36.6 path/genblk1[9].path/path/*cell*44787/U454/Z
    0:00:25   61053.6      0.29      64.6      42.8 path/genblk1[9].path/path/*cell*44787/*cell*44819/ZN
    0:00:25   60947.8      0.25      62.6      42.8 path/genblk1[9].path/path/*cell*44787/*cell*44973/ZN
    0:00:25   60940.1      0.22      61.7      42.8 path/genblk1[9].path/path/*cell*44787/*cell*44975/ZN
    0:00:25   60914.3      0.20      60.2      42.8 path/genblk1[9].path/path/*cell*44787/U239/S
    0:00:25   60877.6      0.20      58.6      42.8 path/genblk1[9].path/path/*cell*44787/*cell*45097/ZN
    0:00:25   60862.4      0.20      58.2      42.8 path/genblk1[9].path/path/*cell*44787/*cell*44848/ZN
    0:00:25   60852.0      0.20      58.2      36.6 path/genblk1[9].path/path/*cell*44787/*cell*44884/ZN
    0:00:25   60845.9      0.20      58.2      36.6 path/genblk1[9].path/path/*cell*44787/U237/S
    0:00:25   60840.8      0.20      58.2      36.6 path/genblk1[9].path/path/*cell*44787/*cell*45109/ZN
    0:00:25   60828.9      0.20      58.2      36.6 path/genblk1[9].path/path/*cell*44787/*cell*44904/ZN
    0:00:25   60820.9      0.20      58.2      36.6 path/genblk1[9].path/path/*cell*44787/U432/Z
    0:00:25   60814.2      0.20      58.2      36.6 path/genblk1[9].path/path/*cell*44787/*cell*45299/ZN
    0:00:26   60807.9      0.20      58.2      36.6 path/genblk1[9].path/path/*cell*44787/*cell*44928/ZN
    0:00:26   60789.5      0.20      58.2      36.6 path/genblk1[9].path/path/*cell*44787/*cell*45276/ZN
    0:00:26   60889.8      0.50      66.0      36.6 path/genblk1[9].path/path/*cell*45351/U75/Z
    0:00:26   60736.0      0.20      58.7      36.6 path/genblk1[9].path/path/*cell*45351/*cell*45427/ZN
    0:00:26   60632.8      0.20      56.8      36.6 path/genblk1[9].path/path/*cell*45351/*cell*45514/ZN
    0:00:26   60574.3      0.20      56.7      36.6 path/genblk1[9].path/path/*cell*45351/*cell*45550/ZN
    0:00:26   60559.7      0.20      56.7      36.6 path/genblk1[9].path/path/*cell*45351/*cell*45555/ZN
    0:00:26   60548.2      0.20      56.7      36.6 path/genblk1[9].path/path/*cell*45351/U208/ZN
    0:00:26   60815.6      0.54      65.7      36.6 path/genblk1[8].path/path/*cell*45574/*cell*45607/ZN
    0:00:26   60689.8      0.37      62.2      36.6 path/genblk1[8].path/path/*cell*45574/U451/Z
    0:00:26   60594.3      0.29      59.6      42.8 path/genblk1[8].path/path/*cell*45574/U209/S
    0:00:27   60545.1      0.27      58.3      42.8 path/genblk1[8].path/path/*cell*45574/*cell*45838/Z
    0:00:27   60472.4      0.22      56.2      42.8 path/genblk1[8].path/path/*cell*45574/*cell*45624/ZN
    0:00:27   60445.6      0.20      55.7      42.8 path/genblk1[8].path/path/*cell*45574/*cell*45772/ZN
    0:00:27   60413.4      0.20      54.9      42.8 path/genblk1[8].path/path/*cell*45574/U239/S
    0:00:27   60384.7      0.20      53.7      42.8 path/genblk1[8].path/path/*cell*45574/*cell*45971/ZN
    0:00:27   60378.5      0.20      53.4      42.8 path/genblk1[8].path/path/*cell*45574/*cell*45655/ZN
    0:00:27   60353.3      0.20      53.3      42.8 path/genblk1[8].path/path/*cell*45574/U435/Z
    0:00:27   60347.4      0.20      53.2      42.8 path/genblk1[8].path/path/*cell*45574/*cell*45981/Z
    0:00:27   60341.6      0.20      53.2      42.8 path/genblk1[8].path/path/*cell*45574/U427/Z
    0:00:27   60333.9      0.20      53.3      42.8 path/genblk1[8].path/path/*cell*45574/*cell*46062/ZN
    0:00:27   60327.5      0.20      53.3      42.8 path/genblk1[8].path/path/*cell*45574/*cell*46015/ZN
    0:00:27   60306.7      0.20      53.3      36.6 path/genblk1[8].path/path/*cell*45574/U23/ZN
    0:00:27   60293.4      0.20      53.3      36.6 path/genblk1[8].path/path/*cell*45574/*cell*45749/ZN
    0:00:28   60301.7      0.21      55.0      36.6 path/genblk1[8].path/path/*cell*46115/U93/ZN
    0:00:28   60200.9      0.20      53.1      36.6 path/genblk1[8].path/path/*cell*46115/*cell*46256/ZN
    0:00:28   60111.2      0.20      51.9      36.6 path/genblk1[8].path/path/*cell*46115/U143/ZN
    0:00:28   60087.5      0.20      51.8      36.6 path/genblk1[8].path/path/*cell*46115/*cell*46211/ZN
    0:00:28   60070.8      0.20      51.8      36.6 path/genblk1[8].path/path/*cell*46115/*cell*46234/ZN
    0:00:28   60441.1      0.62      66.3      28.7 path/genblk1[7].path/path/*cell*46344/U112/Z
    0:00:28   60283.3      0.43      60.7      28.7 path/genblk1[7].path/path/*cell*46344/U469/ZN
    0:00:28   60152.7      0.33      56.4      28.7 path/genblk1[7].path/path/*cell*46344/U214/S
    0:00:28   60112.0      0.29      55.4      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46397/ZN
    0:00:28   60034.1      0.23      53.3      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46573/Z
    0:00:28   59993.9      0.20      51.2      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46671/ZN
    0:00:28   59975.0      0.20      51.1      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46666/Z
    0:00:29   59954.5      0.20      51.0      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46677/ZN
    0:00:29   59946.8      0.20      50.9      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46617/ZN
    0:00:29   59935.4      0.20      50.9      28.7 path/genblk1[7].path/path/*cell*46344/U429/Z
    0:00:29   59925.3      0.20      50.9      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46445/ZN
    0:00:29   59912.5      0.20      50.9      28.7 path/genblk1[7].path/path/*cell*46344/U428/Z
    0:00:29   59910.1      0.20      50.9      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46547/ZN
    0:00:29   59896.3      0.20      50.9      28.7 path/genblk1[7].path/path/*cell*46344/U42/ZN
    0:00:29   59874.2      0.20      50.9      28.7 path/genblk1[7].path/path/*cell*46344/*cell*46742/ZN
    0:00:29   59909.1      0.42      56.0      28.7 path/genblk1[7].path/path/*cell*46880/U117/Z
    0:00:29   59767.0      0.20      50.8      28.7 path/genblk1[7].path/path/*cell*46880/U72/ZN
    0:00:29   59668.9      0.20      48.7      28.7 path/genblk1[7].path/path/*cell*46880/*cell*46894/ZN
    0:00:29   59627.6      0.20      48.7      28.7 path/genblk1[7].path/path/*cell*46880/*cell*47052/ZN
    0:00:29   59611.7      0.20      48.7      28.7 path/genblk1[7].path/path/*cell*46880/*cell*47070/ZN
    0:00:29   59596.5      0.20      48.7      28.7 path/genblk1[7].path/path/*cell*46880/*cell*46930/ZN
    0:00:30   59825.8      0.46      56.9      28.7 path/genblk1[6].path/path/*cell*47101/U115/ZN
    0:00:30   59692.3      0.34      51.8      28.7 path/genblk1[6].path/path/*cell*47101/U229/S
    0:00:30   59634.8      0.29      50.7      34.9 path/genblk1[6].path/path/*cell*47101/*cell*47331/ZN
    0:00:30   59586.7      0.27      50.0      34.9 path/genblk1[6].path/path/*cell*47101/U224/S
    0:00:30   59536.1      0.22      48.7      34.9 path/genblk1[6].path/path/*cell*47101/U455/Z
    0:00:30   59488.2      0.20      47.0      34.9 path/genblk1[6].path/path/*cell*47101/*cell*47429/ZN
    0:00:30   59456.3      0.20      45.5      34.9 path/genblk1[6].path/path/*cell*47101/*cell*47418/ZN
    0:00:30   59431.6      0.20      45.3      28.7 path/genblk1[6].path/path/*cell*47101/*cell*47285/ZN
    0:00:30   59427.1      0.20      45.3      28.7 path/genblk1[6].path/path/*cell*47101/U429/Z
    0:00:30   59423.6      0.20      45.3      28.7 path/genblk1[6].path/path/*cell*47101/U430/Z
    0:00:30   59413.0      0.20      45.3      28.7 path/genblk1[6].path/path/*cell*47101/U432/Z
    0:00:31   59405.8      0.20      45.3      28.7 path/genblk1[6].path/path/*cell*47101/*cell*47564/ZN
    0:00:31   59399.9      0.20      45.3      28.7 path/genblk1[6].path/path/*cell*47101/*cell*47346/ZN
    0:00:31   59393.0      0.20      45.3      28.7 path/genblk1[6].path/path/*cell*47101/*cell*47560/ZN
    0:00:31   59378.4      0.20      45.3      28.7 path/genblk1[6].path/path/*cell*47101/*cell*47619/ZN
    0:00:31   59471.2      0.47      51.8      28.7 path/genblk1[6].path/path/*cell*47639/U12/ZN
    0:00:31   59301.5      0.20      45.6      28.7 path/genblk1[6].path/path/*cell*47639/*cell*47698/ZN
    0:00:31   59195.1      0.20      43.4      28.7 path/genblk1[6].path/path/*cell*47639/U176/ZN
    0:00:31   59156.3      0.20      43.1      28.7 path/genblk1[6].path/path/*cell*47639/*cell*47754/ZN
    0:00:31   59138.2      0.20      43.1      28.7 path/genblk1[6].path/path/*cell*47639/U163/ZN
    0:00:31   59124.4      0.20      43.1      28.7 path/genblk1[6].path/path/*cell*47639/*cell*47733/ZN
    0:00:31   59420.1      0.60      54.1      20.8 path/genblk1[5].path/path/*cell*47854/*cell*47905/ZN
    0:00:31   59289.0      0.39      49.3      20.8 path/genblk1[5].path/path/*cell*47854/*cell*47860/ZN
    0:00:31   59157.9      0.29      45.6      20.8 path/genblk1[5].path/path/*cell*47854/U441/Z
    0:00:32   59048.3      0.24      43.8      20.8 path/genblk1[5].path/path/*cell*47854/U198/CO
    0:00:32   59034.7      0.21      42.8      20.8 path/genblk1[5].path/path/*cell*47854/*cell*47923/ZN
    0:00:32   58992.1      0.20      41.9      26.9 path/genblk1[5].path/path/*cell*47854/*cell*48063/ZN
    0:00:32   58967.4      0.20      41.5      26.9 path/genblk1[5].path/path/*cell*47854/U220/S
    0:00:32   58952.0      0.20      40.1      26.9 path/genblk1[5].path/path/*cell*47854/U209/S
    0:00:32   58945.9      0.20      39.9      26.9 path/genblk1[5].path/path/*cell*47854/*cell*48157/ZN
    0:00:32   58932.6      0.20      39.9      26.9 path/genblk1[5].path/path/*cell*47854/U432/Z
    0:00:32   58927.5      0.20      40.0      26.9 path/genblk1[5].path/path/*cell*47854/*cell*48029/ZN
    0:00:32   58921.4      0.20      40.0      26.9 path/genblk1[5].path/path/*cell*47854/U430/Z
    0:00:32   58916.9      0.20      40.0      26.9 path/genblk1[5].path/path/*cell*47854/*cell*47995/ZN
    0:00:32   58905.2      0.20      40.0      20.8 path/genblk1[5].path/path/*cell*47854/*cell*48303/ZN
    0:00:32   58891.1      0.20      40.0      20.8 path/genblk1[5].path/path/*cell*47854/*cell*48344/ZN
    0:00:32   58980.2      0.45      47.2      20.8 path/genblk1[5].path/path/*cell*48366/U95/ZN
    0:00:33   58859.7      0.20      40.9      20.8 path/genblk1[5].path/path/*cell*48366/*cell*48427/ZN
    0:00:33   58746.9      0.20      38.9      20.8 path/genblk1[5].path/path/*cell*48366/*cell*48505/ZN
    0:00:33   58679.9      0.20      38.1      20.8 path/genblk1[5].path/path/*cell*48366/*cell*48452/ZN
    0:00:33   58657.5      0.20      38.1      20.8 path/genblk1[5].path/path/*cell*48366/*cell*48452/ZN
    0:00:33   58647.4      0.20      38.1      20.8 path/genblk1[5].path/path/*cell*48366/*cell*48588/ZN
    0:00:33   59015.0      0.69      52.1      12.9 path/genblk1[4].path/path/*cell*48598/U3/ZN
    0:00:33   58830.4      0.41      45.2      12.9 path/genblk1[4].path/path/*cell*48598/U50/ZN
    0:00:33   58697.7      0.31      41.6      12.9 path/genblk1[4].path/path/*cell*48598/U431/Z
    0:00:33   58627.2      0.28      40.1      19.0 path/genblk1[4].path/path/*cell*48598/U200/S
    0:00:33   58592.4      0.22      38.7      19.0 path/genblk1[4].path/path/*cell*48598/*cell*48918/ZN
    0:00:33   58536.0      0.20      36.9      12.9 path/genblk1[4].path/path/*cell*48598/*cell*48831/Z
    0:00:33   58503.8      0.20      35.0      12.9 path/genblk1[4].path/path/*cell*48598/*cell*48884/ZN
    0:00:34   58501.1      0.20      34.9      12.9 path/genblk1[4].path/path/*cell*48598/*cell*48962/ZN
    0:00:34   58483.8      0.20      34.9      12.9 path/genblk1[4].path/path/*cell*48598/*cell*48916/Z
    0:00:34   58477.7      0.20      34.9      12.9 path/genblk1[4].path/path/*cell*48598/U411/Z
    0:00:34   58472.7      0.20      34.9      12.9 path/genblk1[4].path/path/*cell*48598/U412/Z
    0:00:34   58468.7      0.20      34.9      12.9 path/genblk1[4].path/path/*cell*48598/*cell*48666/ZN
    0:00:34   58461.5      0.20      34.9      12.9 path/genblk1[4].path/path/*cell*48598/*cell*49053/ZN
    0:00:34   58448.4      0.20      34.9      12.9 path/genblk1[4].path/path/*cell*48598/U179/CO
    0:00:34   58420.5      0.20      34.9      12.9 path/genblk1[4].path/path/*cell*48598/U6/ZN
    0:00:34   58435.7      0.26      37.3      12.9 path/genblk1[4].path/path/*cell*49095/*cell*49107/ZN
    0:00:34   58356.7      0.20      35.5      12.9 path/genblk1[4].path/path/*cell*49095/*cell*49197/ZN
    0:00:34   58232.2      0.20      33.3      12.9 path/genblk1[4].path/path/*cell*49095/*cell*49202/ZN
    0:00:34   58202.7      0.20      33.3      12.9 path/genblk1[4].path/path/*cell*49095/*cell*49184/ZN
    0:00:34   58184.3      0.20      33.3      12.9 path/genblk1[4].path/path/*cell*49095/*cell*49283/ZN
    0:00:35   58541.8      0.64      47.3      12.9 path/genblk1[3].path/path/*cell*49307/U46/ZN
    0:00:35   58377.2      0.44      41.2      12.9 path/genblk1[3].path/path/*cell*49307/U438/Z
    0:00:35   58273.7      0.34      38.1      28.9 path/genblk1[3].path/path/*cell*49307/U446/Z
    0:00:35   58185.1      0.27      36.4      35.1 path/genblk1[3].path/path/*cell*49307/U203/S
    0:00:35   58116.2      0.22      34.2      28.9 path/genblk1[3].path/path/*cell*49307/*cell*49562/ZN
    0:00:35   58066.2      0.20      31.8      28.9 path/genblk1[3].path/path/*cell*49307/U235/S
    0:00:35   58035.6      0.20      30.4      28.9 path/genblk1[3].path/path/*cell*49307/*cell*49686/ZN
    0:00:35   58019.4      0.20      30.4      28.9 path/genblk1[3].path/path/*cell*49307/U15/ZN
    0:00:35   58002.9      0.20      30.4      12.9 path/genblk1[3].path/path/*cell*49307/U199/S
    0:00:35   57996.5      0.20      30.4      12.9 path/genblk1[3].path/path/*cell*49307/U419/Z
    0:00:35   57989.3      0.20      30.4      12.9 path/genblk1[3].path/path/*cell*49307/U420/Z
    0:00:35   57979.0      0.20      30.4      12.9 path/genblk1[3].path/path/*cell*49307/U44/ZN
    0:00:36   57972.6      0.20      30.4      12.9 path/genblk1[3].path/path/*cell*49307/*cell*49371/ZN
    0:00:36   57955.5      0.20      30.4      12.9 path/genblk1[3].path/path/*cell*49307/*cell*49587/ZN
    0:00:36   57932.9      0.20      30.4      12.9 path/genblk1[3].path/path/*cell*49307/*cell*49745/ZN
    0:00:36   57939.1      0.23      32.4      12.9 path/genblk1[3].path/path/*cell*49829/*cell*49900/ZN
    0:00:36   57822.0      0.20      30.1      12.9 path/genblk1[3].path/path/*cell*49829/U17/ZN
    0:00:36   57739.3      0.20      28.9      12.9 path/genblk1[3].path/path/*cell*49829/*cell*49994/ZN
    0:00:36   57707.9      0.20      28.8      12.9 path/genblk1[3].path/path/*cell*49829/*cell*50018/ZN
    0:00:36   57703.6      0.20      28.8      12.9 path/genblk1[3].path/path/*cell*49829/*cell*49940/ZN
    0:00:36   58066.7      0.60      42.0       0.0 path/genblk1[2].path/path/*cell*50049/U62/Z
    0:00:36   57913.0      0.46      37.3       0.0 path/genblk1[2].path/path/*cell*50049/U450/Z
    0:00:36   57745.7      0.32      32.5       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50218/ZN
    0:00:36   57691.1      0.29      31.5       0.0 path/genblk1[2].path/path/*cell*50049/U227/S
    0:00:37   57637.1      0.24      29.7       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50369/Z
    0:00:37   57608.7      0.20      28.3       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50391/ZN
    0:00:37   57581.8      0.20      27.6       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50389/Z
    0:00:37   57561.1      0.20      27.0       0.0 path/genblk1[2].path/path/*cell*50049/U199/S
    0:00:37   57555.0      0.20      27.0       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50451/ZN
    0:00:37   57542.7      0.20      27.0       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50431/ZN
    0:00:37   57537.4      0.20      26.9       0.0 path/genblk1[2].path/path/*cell*50049/U428/Z
    0:00:37   57531.3      0.20      26.9       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50178/ZN
    0:00:37   57519.6      0.20      26.9       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50143/ZN
    0:00:37   57505.7      0.20      26.9       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50107/ZN
    0:00:37   57479.1      0.20      26.9       0.0 path/genblk1[2].path/path/*cell*50049/*cell*50238/ZN
    0:00:37   57468.5      0.28      29.0       0.0 path/genblk1[2].path/path/*cell*50566/*cell*50623/ZN
    0:00:37   57361.6      0.20      26.9       0.0 path/genblk1[2].path/path/*cell*50566/*cell*50629/ZN
    0:00:38   57268.2      0.20      24.9       0.0 path/genblk1[2].path/path/*cell*50566/U151/ZN
    0:00:38   57244.8      0.20      24.9       0.0 path/genblk1[2].path/path/*cell*50566/*cell*50643/ZN
    0:00:38   57228.6      0.20      24.9       0.0 path/genblk1[2].path/path/*cell*50566/*cell*50695/ZN
    0:00:38   57597.8      0.64      39.6       0.0 path/genblk1[1].path/path/*cell*50778/U109/ZN
    0:00:38   57443.2      0.46      33.6       0.0 path/genblk1[1].path/path/*cell*50778/*cell*50832/ZN
    0:00:38   57309.2      0.35      30.2       6.2 path/genblk1[1].path/path/*cell*50778/*cell*51004/Z
    0:00:38   57230.2      0.29      28.8       0.0 path/genblk1[1].path/path/*cell*50778/*cell*50932/ZN
    0:00:38   57184.1      0.25      27.3       0.0 path/genblk1[1].path/path/*cell*50778/*cell*51112/Z
    0:00:38   57133.1      0.20      25.5       0.0 path/genblk1[1].path/path/*cell*50778/*cell*51132/ZN
    0:00:38   57114.2      0.20      23.8       0.0 path/genblk1[1].path/path/*cell*50778/*cell*51079/ZN
    0:00:38   57086.8      0.20      23.7       0.0 path/genblk1[1].path/path/*cell*50778/U459/Z
    0:00:38   57078.8      0.20      23.7       0.0 path/genblk1[1].path/path/*cell*50778/*cell*51076/Z
    0:00:39   57073.0      0.20      23.7       0.0 path/genblk1[1].path/path/*cell*50778/U425/Z
    0:00:39   57061.8      0.20      23.6       0.0 path/genblk1[1].path/path/*cell*50778/U430/Z
    0:00:39   57052.7      0.20      23.6       0.0 path/genblk1[1].path/path/*cell*50778/*cell*50913/ZN
    0:00:39   57045.6      0.20      23.6       0.0 path/genblk1[1].path/path/*cell*50778/*cell*51249/ZN
    0:00:39   57032.8      0.20      23.6       0.0 path/genblk1[1].path/path/*cell*50778/*cell*50848/ZN
    0:00:39   57109.4      0.69      32.3       0.0 path/genblk1[1].path/path/*cell*51282/U2/ZN
    0:00:39   56960.7      0.21      24.2       0.0 path/genblk1[1].path/path/*cell*51282/*cell*51362/ZN
    0:00:39   56828.8      0.20      22.1       0.0 path/genblk1[1].path/path/*cell*51282/*cell*51418/ZN
    0:00:39   56781.2      0.20      21.0       0.0 path/genblk1[1].path/path/*cell*51282/*cell*51397/ZN
    0:00:39   56762.0      0.20      21.0       0.0 path/genblk1[1].path/path/*cell*51282/U124/ZN
    0:00:39   56743.1      0.20      21.0       0.0 path/genblk1[1].path/path/*cell*51282/U199/ZN
    0:00:39   57017.6      0.54      30.7       0.0 path/path/path/*cell*51497/U461/Z
    0:00:40   56870.5      0.35      25.3       6.2 path/path/path/*cell*51497/U438/Z
    0:00:40   56777.4      0.29      23.2       6.2 path/path/path/*cell*51497/U442/Z
    0:00:40   56734.1      0.25      22.1       6.2 path/path/path/*cell*51497/U207/S
    0:00:40   56673.2      0.21      20.7       6.2 path/path/path/*cell*51497/U231/S
    0:00:40   56635.9      0.18      19.3       6.2 path/path/path/*cell*51497/*cell*51872/Z
    0:00:40   56601.6      0.17      18.0       0.0 path/path/path/*cell*51497/*cell*51772/ZN
    0:00:40   56590.4      0.17      17.9       0.0 path/path/path/*cell*51497/*cell*51506/ZN
    0:00:40   56582.7      0.17      17.8       0.0 path/path/path/*cell*51497/*cell*51941/ZN
    0:00:40   56566.2      0.17      17.8       0.0 path/path/path/*cell*51497/U437/Z
    0:00:40   56560.9      0.17      17.8       0.0 path/path/path/*cell*51497/*cell*51906/ZN
    0:00:40   56552.9      0.17      17.8       0.0 path/path/path/*cell*51497/U429/Z
    0:00:40   56547.3      0.17      17.8       0.0 path/path/path/*cell*51497/*cell*51815/ZN
    0:00:40   56541.2      0.17      17.8       0.0 path/path/path/*cell*51497/U193/CO
    0:00:41   56519.4      0.17      17.8       0.0 path/path/path/*cell*51497/U12/ZN
    0:00:41   56531.1      0.25      19.7       0.0 path/path/path/*cell*52021/*cell*52037/ZN
    0:00:41   56433.2      0.17      18.0       0.0 path/path/path/*cell*52021/*cell*52112/ZN
    0:00:41   56339.1      0.14      16.1       0.0 path/path/path/*cell*52021/*cell*52108/ZN
    0:00:41   56294.6      0.14      15.6       0.0 path/path/path/*cell*52021/*cell*52170/ZN
    0:00:41   56280.0      0.14      15.6       0.0 path/path/path/*cell*52021/*cell*52208/ZN
    0:00:41   56267.8      0.14      15.6       0.0 path/path/path/*cell*52021/*cell*52139/ZN
    0:00:43   56260.6      0.14      15.6       0.0                          
    0:00:43   56260.6      0.14      15.6       0.0                          
    0:00:43   56260.6      0.14      15.6       0.0                          
    0:00:43   56260.6      0.14      15.6       0.0                          
    0:00:43   56260.6      0.14      15.6       0.0                          
    0:00:48   48556.2      0.18      23.1       0.0                          
    0:00:49   48567.6      0.16      21.0       0.0                          
    0:00:50   48572.9      0.15      20.5       0.0                          
    0:00:51   48576.1      0.15      20.2       0.0                          
    0:00:51   48584.1      0.13      19.7       0.0                          
    0:00:51   48594.5      0.13      19.2       0.0                          
    0:00:51   48602.7      0.12      18.5       0.0                          
    0:00:52   48607.8      0.12      18.3       0.0                          
    0:00:52   48616.0      0.12      18.0       0.0                          
    0:00:52   48621.6      0.11      17.9       0.0                          
    0:00:52   48632.0      0.11      17.6       0.0                          
    0:00:52   48641.8      0.11      17.2       0.0                          
    0:00:53   48654.3      0.11      17.0       0.0                          
    0:00:53   48667.4      0.10      16.7       0.0                          
    0:00:53   48673.5      0.10      16.4       0.0                          
    0:00:53   48680.4      0.10      16.0       0.0                          
    0:00:53   48687.8      0.10      15.7       0.0                          
    0:00:54   48695.8      0.10      15.4       0.0                          
    0:00:54   48703.3      0.10      14.9       0.0                          
    0:00:54   48422.1      0.10      14.9       0.0                          
    0:00:54   48422.1      0.10      14.9       0.0                          
    0:00:54   48422.1      0.10      14.9       0.0                          
    0:00:54   48422.1      0.10      14.9       0.0                          
    0:00:54   48422.1      0.10      14.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54   48422.1      0.10      14.9       0.0                          
    0:00:54   48433.8      0.09      14.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:54   48449.0      0.09      13.4      13.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:54   48460.4      0.08      13.2      13.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:54   48466.8      0.08      12.9      13.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:54   48472.1      0.08      12.9      13.6 path/genblk1[11].path/path/add_out_reg[23]/D
    0:00:55   48475.3      0.08      12.7      13.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48477.7      0.08      12.7      13.6 path/path/path/add_out_reg[20]/D
    0:00:55   48480.6      0.08      12.5      13.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48488.6      0.08      12.6      13.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:55   48497.7      0.08      12.2      13.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48504.0      0.08      12.0      13.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   48518.1      0.08      11.9      27.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   48522.9      0.08      11.7      27.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48532.2      0.07      11.5      27.5 path/genblk1[10].path/path/add_out_reg[22]/D
    0:00:55   48535.7      0.07      11.5      27.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:55   48542.3      0.07      11.4      27.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:55   48544.7      0.07      11.3      27.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48548.2      0.07      11.2      27.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   48563.4      0.07      11.0      41.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:00:55   48567.9      0.07      10.8      41.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:55   48579.0      0.07      10.7      54.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:56   48583.3      0.07      10.5      54.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:56   48591.5      0.07      10.3      54.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:00:56   48596.1      0.07      10.1      54.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:56   48613.4      0.07      10.0     102.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   48616.8      0.07       9.9      64.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   48636.8      0.07       9.8      91.7 path/genblk1[3].path/path/add_out_reg[23]/D
    0:00:56   48649.8      0.06       9.8     104.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:00:56   48656.5      0.06       9.6     104.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:56   48669.5      0.06       9.3     118.6 path/genblk1[3].path/path/add_out_reg[18]/D
    0:00:56   48666.8      0.06       9.1     104.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:56   48670.0      0.06       9.1     104.7 path/genblk1[2].path/path/add_out_reg[19]/D
    0:00:56   48674.3      0.06       8.9     104.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:56   48686.0      0.06       8.8     119.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:56   48689.2      0.06       8.8     119.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:57   48694.8      0.06       8.5     119.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48698.5      0.06       8.4     119.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   48697.4      0.06       8.4      96.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:57   48701.1      0.06       8.3      96.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][16]/D
    0:00:57   48703.5      0.06       8.2      96.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   48704.9      0.06       8.2      96.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48705.7      0.06       8.1      96.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:57   48706.7      0.06       8.0      96.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48709.4      0.06       8.0      96.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:57   48714.7      0.06       8.0      96.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:57   48728.8      0.06       7.9     109.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   48732.5      0.05       7.8     109.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48736.8      0.05       7.5     109.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:57   48739.2      0.05       7.4     109.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   48733.3      0.05       7.4      95.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   48737.1      0.05       7.3      95.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   48742.1      0.05       7.2      95.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48746.9      0.05       7.1      95.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:00:58   48749.0      0.05       7.1      95.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:58   48752.2      0.05       7.1      95.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:58   48754.1      0.05       7.1      95.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:00:58   48759.4      0.05       7.0      95.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48765.5      0.05       7.0      95.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:00:58   48769.5      0.05       6.9      95.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48773.5      0.05       6.8      95.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   48775.4      0.05       6.7      95.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48778.5      0.05       6.6      95.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:00:58   48784.4      0.05       6.4      95.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48787.9      0.05       6.4      95.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48792.4      0.05       6.3      95.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:00:58   48807.3      0.05       6.2     143.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   48812.9      0.05       6.0     143.0 path/genblk1[3].path/path/add_out_reg[18]/D
    0:00:59   48812.1      0.05       6.0     127.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:00:59   48815.5      0.05       5.9     127.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48819.2      0.05       5.8     127.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48824.0      0.04       5.8     127.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:59   48827.0      0.04       5.8     127.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:59   48830.7      0.04       5.8     127.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:59   48834.4      0.04       5.7     127.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48839.5      0.04       5.7     127.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48843.7      0.04       5.5     127.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:59   48845.6      0.04       5.5     127.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:59   48857.8      0.04       5.4     140.9 path/genblk1[9].path/path/add_out_reg[22]/D
    0:00:59   48861.3      0.04       5.4     140.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48860.5      0.04       5.3     140.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48871.4      0.04       5.2     188.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48872.7      0.04       5.2     188.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48886.0      0.04       5.1     201.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:00   48891.9      0.04       5.0     201.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00   48890.0      0.04       4.8     187.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00   48895.1      0.04       4.7     187.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][16]/D
    0:01:00   48902.8      0.04       4.6     187.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48912.3      0.04       4.6     187.7 path/genblk1[8].path/path/add_out_reg[23]/D
    0:01:00   48919.8      0.04       4.4     187.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00   48924.0      0.04       4.3     187.7 path/genblk1[8].path/path/add_out_reg[23]/D
    0:01:00   48929.4      0.04       4.2     187.7 path/genblk1[2].path/path/add_out_reg[22]/D
    0:01:00   48940.0      0.03       4.1     187.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48941.6      0.03       4.0     187.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48946.4      0.03       3.9     187.7 path/genblk1[10].path/path/add_out_reg[22]/D
    0:01:00   48953.3      0.03       3.9     187.7 path/genblk1[2].path/path/add_out_reg[22]/D
    0:01:00   48957.0      0.03       3.8     187.7 path/genblk1[7].path/path/add_out_reg[22]/D
    0:01:00   48958.1      0.03       3.7     187.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:00   48960.5      0.03       3.7     187.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:01   48962.6      0.03       3.6     187.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:01   48964.2      0.03       3.6     187.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   48969.3      0.03       3.5     187.7 path/genblk1[7].path/path/add_out_reg[22]/D
    0:01:01   48975.1      0.03       3.4     187.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:01   48993.2      0.03       3.4     201.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:01   48993.2      0.03       3.3     201.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:01   49001.7      0.03       3.3     201.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:01   49005.7      0.03       3.3     201.5 path/genblk1[2].path/path/add_out_reg[22]/D
    0:01:01   49010.2      0.03       3.2     201.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49013.4      0.03       3.1     201.5 path/genblk1[10].path/path/add_out_reg[22]/D
    0:01:01   49017.4      0.03       3.0     201.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49023.0      0.03       2.9     201.5 path/genblk1[10].path/path/add_out_reg[22]/D
    0:01:01   49032.8      0.03       2.8     210.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:01   49035.5      0.03       2.7     210.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49040.6      0.03       2.7     210.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49042.7      0.03       2.6     210.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:02   49045.6      0.02       2.5     210.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49054.1      0.02       2.4     210.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   49059.7      0.02       2.4     210.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49063.2      0.02       2.3     210.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49062.4      0.02       2.3     210.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:02   49065.0      0.02       2.2     210.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   49065.0      0.02       2.2     210.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49065.8      0.02       2.2     210.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   49069.0      0.02       2.2     210.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   49071.7      0.02       2.1     210.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   49072.7      0.02       2.1     210.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49074.9      0.02       2.1     210.1 path/genblk1[10].path/path/add_out_reg[22]/D
    0:01:02   49078.1      0.02       2.1     210.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49080.7      0.02       2.0     210.1 path/genblk1[8].path/path/add_out_reg[23]/D
    0:01:02   49084.2      0.02       2.0     210.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:03   49085.5      0.02       2.0     210.1 path/genblk1[10].path/path/add_out_reg[22]/D
    0:01:03   49089.0      0.02       1.9     210.1 path/genblk1[5].path/path/add_out_reg[23]/D
    0:01:03   49091.9      0.02       1.9     210.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:01:03   49097.5      0.02       1.9     210.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:03   49099.9      0.02       1.8     210.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49098.8      0.02       1.8     210.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49103.1      0.02       1.8     210.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49105.7      0.02       1.8     210.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49109.2      0.02       1.8     210.1 path/genblk1[2].path/path/add_out_reg[22]/D
    0:01:03   49111.0      0.02       1.7     210.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   49120.6      0.02       1.7     257.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:03   49123.3      0.02       1.7     257.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:03   49122.8      0.02       1.7     257.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49125.1      0.02       1.7     257.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49132.6      0.02       1.6     257.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   49132.3      0.02       1.6     257.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49145.9      0.02       1.5     305.2 path/genblk1[2].path/path/add_out_reg[22]/D
    0:01:04   49152.5      0.02       1.4     305.2 path/genblk1[5].path/path/add_out_reg[20]/D
    0:01:04   49159.2      0.02       1.4     305.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:04   49162.9      0.02       1.3     305.2 path/genblk1[11].path/path/add_out_reg[23]/D
    0:01:04   49165.8      0.02       1.3     305.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:04   49169.0      0.02       1.3     305.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:04   49168.8      0.02       1.2     259.6 path/genblk1[5].path/path/add_out_reg[20]/D
    0:01:04   49171.4      0.02       1.2     259.6 path/genblk1[8].path/path/add_out_reg[22]/D
    0:01:04   49177.0      0.01       1.1     259.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:01:04   49183.9      0.01       1.1     259.6 path/genblk1[10].path/path/add_out_reg[22]/D
    0:01:04   49190.6      0.01       1.0     259.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:04   49189.5      0.01       1.0     259.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:04   49190.6      0.01       0.9     259.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49196.4      0.01       0.9     259.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:01:04   49202.0      0.01       0.9     259.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05   49206.8      0.01       0.8     259.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:05   49207.3      0.01       0.8     259.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05   49205.5      0.01       0.7     246.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:05   49210.0      0.01       0.7     246.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:01:05   49214.3      0.01       0.7     246.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:01:05   49215.3      0.01       0.7     246.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05   49220.4      0.01       0.7     246.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49222.8      0.01       0.7     246.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05   49226.0      0.01       0.7     246.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05   49231.0      0.01       0.6     246.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05   49232.1      0.01       0.6     246.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49230.7      0.01       0.6     246.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:05   49236.1      0.01       0.5     246.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:05   49241.4      0.01       0.5     246.5 path/path/path/add_out_reg[23]/D
    0:01:05   49247.8      0.01       0.5     246.5 path/genblk1[10].path/path/add_out_reg[21]/D
    0:01:05   49248.8      0.01       0.5     246.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05   49252.3      0.01       0.5     246.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:06   49251.8      0.01       0.5     246.5                          
    0:01:06   49251.2      0.01       0.5     246.5                          
    0:01:07   49148.0      0.01       0.5     246.5                          
    0:01:07   49128.3      0.01       0.5     246.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07   49128.3      0.01       0.5     246.5                          
    0:01:07   49041.1      0.01       0.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:07   49049.9      0.01       0.4      15.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:07   49053.1      0.01       0.4      15.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:07   49058.1      0.01       0.4      15.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:07   49059.7      0.01       0.4      15.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:07   49062.1      0.01       0.4      15.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:08   49053.9      0.01       0.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/net45892
    0:01:08   49054.9      0.01       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   49055.2      0.01       0.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   49054.7      0.01       0.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:08   49057.3      0.01       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:08   49059.2      0.01       0.3       0.0 path/genblk1[5].path/path/add_out_reg[23]/D
    0:01:08   49063.4      0.01       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:08   49066.9      0.01       0.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   49067.7      0.01       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   49069.8      0.01       0.3       0.0 path/genblk1[2].path/path/add_out_reg[19]/D
    0:01:08   49074.1      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:08   49075.1      0.01       0.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49078.3      0.01       0.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:09   49080.2      0.01       0.3       0.0 path/genblk1[10].path/path/add_out_reg[21]/D
    0:01:09   49082.6      0.01       0.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][16]/D
    0:01:09   49083.4      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49084.2      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49085.0      0.01       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:09   49085.8      0.01       0.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:09   49090.0      0.01       0.2       0.0 path/genblk1[2].path/path/add_out_reg[19]/D
    0:01:09   49091.4      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49092.7      0.00       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49094.3      0.00       0.2       0.0 path/genblk1[5].path/path/add_out_reg[23]/D
    0:01:09   49098.8      0.00       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:09   49099.1      0.00       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49101.5      0.00       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49104.4      0.00       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:10   49105.7      0.00       0.1       0.0 path/genblk1[5].path/path/add_out_reg[20]/D
    0:01:10   49107.9      0.00       0.1       0.0 path/genblk1[5].path/path/add_out_reg[23]/D
    0:01:10   49111.8      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   49116.4      0.00       0.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10   49117.2      0.00       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:10   49117.2      0.00       0.1       0.0                          
    0:01:10   49117.2      0.00       0.1       0.0                          
    0:01:12   48973.8      0.01       0.1       0.0                          
    0:01:12   48956.2      0.01       0.1       0.0                          
    0:01:12   48951.4      0.01       0.1       0.0                          
    0:01:12   48948.3      0.01       0.1       0.0                          
    0:01:12   48945.6      0.01       0.1       0.0                          
    0:01:12   48945.6      0.01       0.1       0.0                          
    0:01:13   48945.6      0.01       0.1       0.0 path/genblk1[5].path/path/add_out_reg[23]/D
    0:01:13   48949.3      0.00       0.1       0.0 path/genblk1[5].path/path/add_out_reg[23]/D
    0:01:13   48952.2      0.00       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:13   48955.7      0.00       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13   48957.3      0.00       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:13   48957.3      0.00       0.1       0.0                          
    0:01:13   48901.4      0.03       0.7       0.0                          
    0:01:13   48897.4      0.02       0.7       0.0                          
    0:01:13   48897.4      0.02       0.7       0.0                          
    0:01:13   48897.4      0.02       0.7       0.0                          
    0:01:13   48897.4      0.02       0.7       0.0                          
    0:01:13   48897.4      0.02       0.7       0.0                          
    0:01:13   48897.4      0.02       0.7       0.0                          
    0:01:14   48901.7      0.01       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   48910.0      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][16]/D
    0:01:14   48914.7      0.00       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][16]/D
    0:01:14   48920.1      0.00       0.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:14   48923.0      0.00       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:14   48924.0      0.00       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:14   48930.2      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:14   48933.9      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:14   48933.1      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:14   48935.2      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:01:14   48936.0      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   48936.6      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14   48938.9      0.00       0.0       0.0 path/genblk1[6].path/path/add_out_reg[21]/D
    0:01:14   48941.3      0.00       0.0       0.0 path/genblk1[3].path/path/add_out_reg[18]/D
    0:01:15   48945.3      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:01:15   48946.7      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   48948.0      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   48949.1      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:15   48950.4      0.00       0.0       0.0 path/genblk1[8].path/path/add_out_reg[21]/D
    0:01:15   48951.2      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:15   48956.0      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:01:15   48947.2      0.00       0.0       0.0                          
    0:01:15   48937.6      0.00       0.0       0.0                          
    0:01:15   48926.2      0.00       0.0       0.0                          
    0:01:15   48919.8      0.00       0.0       0.0                          
    0:01:16   48886.0      0.00       0.0       0.0                          
    0:01:16   48881.8      0.00       0.0       0.0                          
    0:01:16   48873.0      0.00       0.0       0.0                          
    0:01:16   48865.5      0.00       0.0       0.0                          
    0:01:16   48864.7      0.00       0.0       0.0                          
    0:01:16   48856.8      0.00       0.0       0.0                          
    0:01:17   48663.6      0.00       0.0       0.0                          
    0:01:17   48517.6      0.00       0.0       0.0                          
    0:01:17   48516.0      0.00       0.0       0.0                          
    0:01:17   48515.2      0.00       0.0       0.0                          
    0:01:18   48513.6      0.00       0.0       0.0                          
    0:01:18   48502.2      0.00       0.0       0.0                          
    0:01:20   48502.2      0.00       0.0       0.0                          
    0:01:20   48485.9      0.03       0.9       0.0                          
    0:01:20   48485.7      0.03       0.9       0.0                          
    0:01:20   48485.7      0.03       0.9       0.0                          
    0:01:20   48485.7      0.03       0.9       0.0                          
    0:01:20   48485.7      0.03       0.9       0.0                          
    0:01:20   48485.7      0.03       0.9       0.0                          
    0:01:20   48485.7      0.03       0.9       0.0                          
    0:01:20   48489.9      0.00       0.0       0.0                          
    0:01:20   48492.3      0.00       0.0       0.0                          
    0:01:20   48496.9      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20   48497.1      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21   48499.8      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21   48501.4      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_12_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 5431 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 16:02:50 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_12_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              23035.334180
Buf/Inv area:                     3630.900025
Noncombinational area:           25466.041120
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 48501.375300
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 16:02:52 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_12_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  18.4825 mW   (93%)
  Net Switching Power  =   1.2995 mW    (7%)
                         ---------
Total Dynamic Power    =  19.7820 mW  (100%)

Cell Leakage Power     = 947.4801 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.7756e+04          213.4906        4.2545e+05        1.8395e+04  (  88.74%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    726.7664        1.0860e+03        5.2203e+05        2.3348e+03  (  11.26%)
--------------------------------------------------------------------------------------------------
Total          1.8483e+04 uW     1.2995e+03 uW     9.4748e+05 nW     2.0730e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 16:02:52 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_12_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/U4/Z (TBUF_X1)       0.13       0.22 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[5] (memory_b12_SIZE12_LOGSIZE4_6)
                                                          0.00       0.22 f
  path/genblk1[9].path/Mat_a_Mem/data_out[5] (seqMemory_b12_SIZE12_6)
                                                          0.00       0.22 f
  path/genblk1[9].path/path/in0[5] (mac_b12_g0_3)         0.00       0.22 f
  path/genblk1[9].path/path/mult_21/a[5] (mac_b12_g0_3_DW_mult_tc_2)
                                                          0.00       0.22 f
  path/genblk1[9].path/path/mult_21/U775/Z (XOR2_X1)      0.08       0.30 f
  path/genblk1[9].path/path/mult_21/U651/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[9].path/path/mult_21/U483/Z (BUF_X2)       0.05       0.38 r
  path/genblk1[9].path/path/mult_21/U733/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[9].path/path/mult_21/U749/ZN (OR2_X1)      0.06       0.48 f
  path/genblk1[9].path/path/mult_21/U209/CO (FA_X1)       0.09       0.57 f
  path/genblk1[9].path/path/mult_21/U204/S (FA_X1)        0.13       0.70 r
  path/genblk1[9].path/path/mult_21/U203/S (FA_X1)        0.11       0.82 f
  path/genblk1[9].path/path/mult_21/U614/ZN (NOR2_X1)     0.06       0.88 r
  path/genblk1[9].path/path/mult_21/U533/ZN (NOR2_X2)     0.04       0.92 f
  path/genblk1[9].path/path/mult_21/U552/ZN (AOI21_X1)
                                                          0.04       0.96 r
  path/genblk1[9].path/path/mult_21/U562/ZN (OAI21_X1)
                                                          0.04       1.00 f
  path/genblk1[9].path/path/mult_21/U549/Z (BUF_X1)       0.04       1.04 f
  path/genblk1[9].path/path/mult_21/U879/ZN (AOI21_X1)
                                                          0.04       1.08 r
  path/genblk1[9].path/path/mult_21/U917/ZN (INV_X1)      0.02       1.10 f
  path/genblk1[9].path/path/mult_21/U4/S (FA_X1)          0.11       1.21 f
  path/genblk1[9].path/path/mult_21/product[22] (mac_b12_g0_3_DW_mult_tc_2)
                                                          0.00       1.21 f
  path/genblk1[9].path/path/add_27/A[22] (mac_b12_g0_3_DW01_add_2)
                                                          0.00       1.21 f
  path/genblk1[9].path/path/add_27/U240/ZN (OR2_X1)       0.06       1.27 f
  path/genblk1[9].path/path/add_27/U337/ZN (AOI21_X1)     0.05       1.32 r
  path/genblk1[9].path/path/add_27/U389/ZN (OAI21_X1)     0.04       1.36 f
  path/genblk1[9].path/path/add_27/U388/ZN (XNOR2_X1)     0.06       1.42 f
  path/genblk1[9].path/path/add_27/SUM[23] (mac_b12_g0_3_DW01_add_2)
                                                          0.00       1.42 f
  path/genblk1[9].path/path/out[23] (mac_b12_g0_3)        0.00       1.42 f
  path/genblk1[9].path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_3)
                                                          0.00       1.42 f
  path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_3)
                                                          0.00       1.42 f
  path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/U11/ZN (NAND2_X1)
                                                          0.03       1.45 r
  path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/U13/ZN (NAND2_X1)
                                                          0.03       1.47 f
  path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFF_X1)
                                                          0.01       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.52       1.52
  clock network delay (ideal)                             0.00       1.52
  path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFF_X1)
                                                          0.00       1.52 r
  library setup time                                     -0.04       1.48
  data required time                                                 1.48
  --------------------------------------------------------------------------
  data required time                                                 1.48
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b12_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
