WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 16247941 heartbeat IPC: 0.6155 cumulative IPC: 0.3334 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 45419105 heartbeat IPC: 0.3428 cumulative IPC: 0.3396 (Simulation time: 00 hr 09 min 04 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 58640176 cumulative IPC: 0.3411 (Simulation time: 00 hr 11 min 20 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 58640176 cumulative IPC: 0.3411 (Simulation time: 00 hr 11 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/605.mcf_s-1536B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3411 instructions: 20000002 cycles: 58640176
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.0418 Average ROB Occupancy at Mispredict: 265.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0418
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1446183 HIT:     592063 MISS:     854120
LLC LOAD         ACCESS:     558819 HIT:      49440 MISS:     509379
LLC RFO          ACCESS:      20994 HIT:      20989 MISS:          5
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     443525 HIT:     443525 MISS:          0
LLC TRANSLATION  ACCESS:     422845 HIT:      78109 MISS:     344736
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 489.7 cycles
cpu0_DTLB TOTAL        ACCESS:    3596456 HIT:    2280022 MISS:    1316434
cpu0_DTLB LOAD         ACCESS:    3596456 HIT:    2280022 MISS:    1316434
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 145.3 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    5103184 HIT:    3095828 MISS:    2007356
cpu0_L1D LOAD         ACCESS:    3704301 HIT:    2209733 MISS:    1494568
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     881169 HIT:     822437 MISS:      58732
cpu0_L1D TRANSLATION  ACCESS:     517714 HIT:      63658 MISS:     454056
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 225.1 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1796875 HIT:     794217 MISS:    1002658
cpu0_L2C LOAD         ACCESS:     840488 HIT:     281669 MISS:     558819
cpu0_L2C RFO          ACCESS:      57670 HIT:      36676 MISS:      20994
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     445696 HIT:     445696 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:     453021 HIT:      30176 MISS:     422845
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 438 cycles
cpu0_STLB TOTAL        ACCESS:     557297 HIT:     108136 MISS:     449161
cpu0_STLB LOAD         ACCESS:     557297 HIT:     108136 MISS:     449161
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 422.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      42749
  ROW_BUFFER_MISS:     811368
 AVG DBUS CONGESTED CYCLE: 3.979
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2234
  FULL:     440919
