$date
	Tue Nov 12 12:01:32 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_sim $end
$var wire 32 ! Address [31:0] $end
$var reg 1 " CLK $end
$var reg 16 # Immediate [15:0] $end
$var reg 1 $ PCSrc $end
$var reg 1 % PCWre $end
$var reg 1 & Reset $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 16 ' Immediate [15:0] $end
$var wire 1 $ PCSrc $end
$var wire 1 % PCWre $end
$var wire 1 & Reset $end
$var reg 32 ( Address [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
0&
0%
0$
b0 #
0"
b0 !
$end
#15
1"
#30
0"
#45
1"
#60
0"
#75
1"
#90
0"
#100
b100 #
b100 '
1%
1&
#105
1"
#120
b100 !
b100 (
0"
#135
1"
#150
b1000 !
b1000 (
0"
#165
1"
#180
b1100 !
b1100 (
0"
#195
1"
#210
b10000 !
b10000 (
0"
#225
1"
#240
b10100 !
b10100 (
0"
#255
1"
#270
b11000 !
b11000 (
0"
#285
1"
#300
b11100 !
b11100 (
0"
#315
1"
#330
b100000 !
b100000 (
0"
#345
1"
#360
b100100 !
b100100 (
0"
#375
1"
#390
b101000 !
b101000 (
0"
#405
1"
#420
b101100 !
b101100 (
0"
#435
1"
#450
b110000 !
b110000 (
0"
#465
1"
#480
b110100 !
b110100 (
0"
#495
1"
#500
1$
#510
b11110000 !
b11110000 (
0"
#525
1"
#540
b1111100000 !
b1111100000 (
0"
#555
1"
#570
b111110100000 !
b111110100000 (
0"
#585
1"
#600
b11111010100000 !
b11111010100000 (
0"
#615
1"
#630
b1111101010100000 !
b1111101010100000 (
0"
#645
1"
#660
b111110101010100000 !
b111110101010100000 (
0"
#675
1"
#690
b11111010101010100000 !
b11111010101010100000 (
0"
#705
1"
#720
b1111101010101010100000 !
b1111101010101010100000 (
0"
#735
1"
#750
b111110101010101010100000 !
b111110101010101010100000 (
0"
#765
1"
#780
b11111010101010101010100000 !
b11111010101010101010100000 (
0"
#795
1"
#800
