<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/GlobalISel/Utils.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_6a229f14c730f076cdd0d3393eea743d.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Utils.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="CodeGen_2GlobalISel_2Utils_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/CodeGen/GlobalISel/Utils.cpp -------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file This file implements the utility functions used by the GlobalISel</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// pipeline.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2GlobalISel_2Utils_8h.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APFloat_8h.html">llvm/ADT/APFloat.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOptimizationRemarkEmitter_8h.html">llvm/CodeGen/MachineOptimizationRemarkEmitter.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StackProtector_8h.html">llvm/CodeGen/StackProtector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="CodeGen_2GlobalISel_2Utils_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   26</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;globalisel-utils&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm.html#a77fdb9b59d394b82f4481097f89f21e8">   30</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a77fdb9b59d394b82f4481097f89f21e8">llvm::constrainRegToClass</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegClass) {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Reg, RegClass, MRI))</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;RegClass);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;}</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">   40</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">llvm::constrainOperandRegClass</a>(</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsertPt,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegClass, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keywordtype">unsigned</span> OpIdx) {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RegMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// Assume physical registers are properly constrained.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; <span class="stringliteral">&quot;PhysReg not implemented&quot;</span>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">unsigned</span> ConstrainedReg = <a class="code" href="namespacellvm.html#a77fdb9b59d394b82f4481097f89f21e8">constrainRegToClass</a>(MRI, TII, RBI, Reg, RegClass);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// If we created a new virtual register because the class is not compatible</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// then create a copy between the new and the old register.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">if</span> (ConstrainedReg != Reg) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertIt(&amp;InsertPt);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *InsertPt.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">if</span> (RegMO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertIt, InsertPt.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;              TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), ConstrainedReg)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;          .addReg(Reg);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegMO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; <span class="stringliteral">&quot;Must be a definition&quot;</span>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, std::next(InsertIt), InsertPt.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;              TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;          .addReg(ConstrainedReg);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">return</span> ConstrainedReg;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm.html#a504a331b3f1ebbfa9b2b1f607b5fd1bf">   70</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">llvm::constrainOperandRegClass</a>(</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsertPt, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO, <span class="keywordtype">unsigned</span> OpIdx) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RegMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// Assume physical registers are properly constrained.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; <span class="stringliteral">&quot;PhysReg not implemented&quot;</span>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass = TII.<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(II, OpIdx, &amp;TRI, MF);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// Some of the target independent instructions, like COPY, may not impose any</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// register class constraints on some of their operands: If it&#39;s a use, we can</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// skip constraining as the instruction defining the register would constrain</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// it.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// We can&#39;t constrain unallocatable register classes, because we can&#39;t create</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// virtual registers for these classes, so we need to let targets handled this</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// case.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">if</span> (RegClass &amp;&amp; !RegClass-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>())</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    RegClass = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">getConstrainedRegClassForOperand</a>(RegMO, MRI);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">if</span> (!RegClass) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!<a class="code" href="namespacellvm.html#ab3aae92be65f5f16f806ad48d474027e">isTargetSpecificOpcode</a>(II.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>()) || RegMO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) &amp;&amp;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;           <span class="stringliteral">&quot;Register class constraint is required unless either the &quot;</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;           <span class="stringliteral">&quot;instruction is target independent or the operand is a use&quot;</span>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// FIXME: Just bailing out like this here could be not enough, unless we</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// expect the users of this function to do the right thing for PHIs and</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// COPY:</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">//   v1 = COPY v0</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">//   v2 = COPY v1</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment">// v1 here may end up not being constrained at all. Please notice that to</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// reproduce the issue we likely need a destination pattern of a selection</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">// rule producing such extra copies, not just an input GMIR with them as</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// every existing target using selectImpl handles copies before calling it</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// and they never reach this function.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">constrainOperandRegClass</a>(MF, TRI, MRI, TII, RBI, InsertPt, *RegClass,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                  RegMO, OpIdx);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">  111</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) &amp;&amp;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;         <span class="stringliteral">&quot;A selected instruction is expected&quot;</span>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpI = 0, OpE = I.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>(); OpI != OpE; ++OpI) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpI);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="comment">// There&#39;s nothing to be done on non-register operands.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Converting operand: &quot;</span> &lt;&lt; MO &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Unsupported non-reg operand&quot;</span>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// Physical registers don&#39;t need to be constrained.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg))</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// Register operands with a value of 0 (e.g. predicate operands) don&#39;t need</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">// to be constrained.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">if</span> (Reg == 0)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// If the operand is a vreg, we should constrain its regclass, and only</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// insert COPYs if that&#39;s impossible.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// constrainOperandRegClass does that for us.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code" href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">constrainOperandRegClass</a>(MF, TRI, MRI, TII, RBI, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(),</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                       MO, OpI));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">// Tie uses to defs as indicated in MCInstrDesc if this hasn&#39;t already been</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// done.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordtype">int</span> DefIdx = I.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(OpI, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">if</span> (DefIdx != -1 &amp;&amp; !I.<a class="code" href="classllvm_1_1MachineInstr.html#a6df9a6b70a33aee123056cec0ed052c4">isRegTiedToUseOperand</a>(DefIdx))</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        I.<a class="code" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(DefIdx, OpI);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;}</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">  158</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">llvm::isTriviallyDead</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// If we can move an instruction, we can remove it.  Otherwise, it has</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// a side-effect of some sort.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordtype">bool</span> SawStore = <span class="keyword">false</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0dc6dbc2630fd5d1e5ca7ef3b51b1d63">isSafeToMove</a>(<span class="comment">/*AA=*/</span><span class="keyword">nullptr</span>, SawStore) &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>())</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// Instructions without side-effects are dead iff they only define dead vregs.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !MO.isDef())</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.getReg();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg) || !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a>(Reg))</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">  178</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                              <a class="code" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="code" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                              <a class="code" href="classllvm_1_1MachineOptimizationRemarkMissed.html">MachineOptimizationRemarkMissed</a> &amp;R) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">set</a>(<a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a8014afd87e04236365d1796e38bc15f5">MachineFunctionProperties::Property::FailedISel</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// Print the function name explicitly if we don&#39;t have a debug location (which</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// makes the diagnostic less useful) or if we&#39;re going to emit a raw error.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">if</span> (!R.<a class="code" href="classllvm_1_1DiagnosticInfoWithLocationBase.html#ad21d4d693a4adddaf2bf7ba9f94402a2">getLocation</a>().isValid() || TPC.<a class="code" href="classllvm_1_1TargetPassConfig.html#a666c13c65a48d84e24fd2216d6ffb299">isGlobalISelAbortEnabled</a>())</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    R &lt;&lt; (<span class="stringliteral">&quot; (in function: &quot;</span> + MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>() + <span class="stringliteral">&quot;)&quot;</span>).str();</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">if</span> (TPC.<a class="code" href="classllvm_1_1TargetPassConfig.html#a666c13c65a48d84e24fd2216d6ffb299">isGlobalISelAbortEnabled</a>())</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(R.<a class="code" href="classllvm_1_1DiagnosticInfoOptimizationBase.html#a579ac4d6814d2caddee0904ca72250c7">getMsg</a>());</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    MORE.<a class="code" href="classllvm_1_1MachineOptimizationRemarkEmitter.html#a22cabb597d4f9e140fa9184491f7a33f">emit</a>(R);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0e2b71d462b14e085a6a1d4b0a1d5e82">  194</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                              <a class="code" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="code" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                              <span class="keyword">const</span> <span class="keywordtype">char</span> *PassName, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Msg,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1MachineOptimizationRemarkMissed.html">MachineOptimizationRemarkMissed</a> R(PassName, <span class="stringliteral">&quot;GISelFailure: &quot;</span>,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>());</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  R &lt;&lt; Msg;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// Printing MI is expensive;  only do it if expensive remarks are enabled.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">if</span> (TPC.<a class="code" href="classllvm_1_1TargetPassConfig.html#a666c13c65a48d84e24fd2216d6ffb299">isGlobalISelAbortEnabled</a>() || MORE.<a class="code" href="classllvm_1_1MachineOptimizationRemarkEmitter.html#a6a43a7e6e9af2d21b402eb6a76b25799">allowExtraAnalysis</a>(PassName))</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    R &lt;&lt; <span class="stringliteral">&quot;: &quot;</span> &lt;&lt; <a class="code" href="structllvm_1_1DiagnosticInfoMIROptimization_1_1MachineArgument.html">ore::MNV</a>(<span class="stringliteral">&quot;Inst&quot;</span>, MI);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">reportGISelFailure</a>(MF, TPC, MORE, R);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">  207</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">llvm::getConstantVRegVal</a>(<span class="keywordtype">unsigned</span> VReg,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;ValueAndVReg&gt;</a> ValAndVReg =</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(VReg, MRI, <span class="comment">/*LookThroughInstrs*/</span> <span class="keyword">false</span>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!ValAndVReg || ValAndVReg-&gt;<a class="code" href="structllvm_1_1ValueAndVReg.html#a46be39e5dc3cb8ced93747f179411c5e">VReg</a> == VReg) &amp;&amp;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;         <span class="stringliteral">&quot;Value found while looking through instrs&quot;</span>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">if</span> (!ValAndVReg)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> ValAndVReg-&gt;<a class="code" href="structllvm_1_1ValueAndVReg.html#a87a92b47dfa8c376d9ed6cae8a246355">Value</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">  218</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;ValueAndVReg&gt;</a> <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">llvm::getConstantVRegValWithLookThrough</a>(</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordtype">unsigned</span> VReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">bool</span> LookThroughInstrs,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordtype">bool</span> HandleFConstant) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;unsigned, unsigned&gt;</a>, 4&gt; SeenOpcodes;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keyword">auto</span> IsConstantOpcode = [HandleFConstant](<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">return</span> Opcode == TargetOpcode::G_CONSTANT ||</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;           (HandleFConstant &amp;&amp; Opcode == TargetOpcode::G_FCONSTANT);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  };</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">auto</span> GetImmediateValue = [HandleFConstant,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                            &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; <a class="code" href="classllvm_1_1Optional.html">Optional&lt;APInt&gt;</a> {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CstVal = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">if</span> (!CstVal.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; !CstVal.<a class="code" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>() &amp;&amp;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        (!HandleFConstant || !CstVal.<a class="code" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>()))</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">if</span> (!CstVal.<a class="code" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>()) {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordtype">unsigned</span> BitWidth =</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <a class="code" href="classllvm_1_1APInt.html">APInt</a> Val = CstVal.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() ? <a class="code" href="classllvm_1_1APInt.html">APInt</a>(BitWidth, CstVal.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                 : CstVal.<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#a4b001d9b458035fbbfc154d52d354ee9">getValue</a>();</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>() == BitWidth &amp;&amp;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;             <span class="stringliteral">&quot;Value bitwidth doesn&#39;t match definition type&quot;</span>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="keywordflow">return</span> Val;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">return</span> CstVal.<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>();</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  };</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">while</span> ((MI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(VReg)) &amp;&amp; !IsConstantOpcode(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) &amp;&amp;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;         LookThroughInstrs) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_SEXT:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      SeenOpcodes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;          MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>()));</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      VReg = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::COPY:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      VReg = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(VReg))</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_INTTOPTR:</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      VReg = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  }</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">if</span> (!MI || !IsConstantOpcode(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;APInt&gt;</a> MaybeVal = GetImmediateValue(*MI);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">if</span> (!MaybeVal)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Val = *MaybeVal;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">while</span> (!SeenOpcodes.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    std::pair&lt;unsigned, unsigned&gt; OpcodeAndSize = SeenOpcodes.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">pop_back_val</a>();</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">switch</span> (OpcodeAndSize.first) {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      Val = Val.<a class="code" href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">trunc</a>(OpcodeAndSize.second);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_SEXT:</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      Val = Val.<a class="code" href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">sext</a>(OpcodeAndSize.second);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      Val = Val.<a class="code" href="classllvm_1_1APInt.html#a1dc76cc8bf703e6ada68bededcbb9573">zext</a>(OpcodeAndSize.second);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">if</span> (Val.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>() &gt; 64)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ValueAndVReg.html">ValueAndVReg</a>{Val.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>(), VReg};</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="namespacellvm.html#a833097a490b5f77f7596d36de7e4bec0">  295</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a>* <a class="code" href="namespacellvm.html#a833097a490b5f77f7596d36de7e4bec0">llvm::getConstantFPVRegVal</a>(<span class="keywordtype">unsigned</span> VReg,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(VReg);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">if</span> (TargetOpcode::G_FCONSTANT != MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>();</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">  303</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *<a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">llvm::getDefIgnoringCopies</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Reg);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keyword">auto</span> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">if</span> (!DstTy.isValid())</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::COPY) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keyword">auto</span> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">if</span> (!SrcTy.isValid() || SrcTy != DstTy)</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">  319</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *<a class="code" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">llvm::getOpcodeDef</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(Reg, MRI);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">return</span> DefMI &amp;&amp; DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == Opcode ? <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">  325</a></span>&#160;<a class="code" href="classllvm_1_1APFloat.html">APFloat</a> <a class="code" href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">llvm::getAPFloatFromSize</a>(<span class="keywordtype">double</span> Val, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">if</span> (Size == 32)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a>(<span class="keywordtype">float</span>(Val));</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">if</span> (Size == 64)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a>(Val);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">if</span> (Size != 16)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported FPConstant size&quot;</span>);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordtype">bool</span> Ignored;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> APF(Val);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  APF.<a class="code" href="classllvm_1_1APFloat.html#a257e3cb529defa79ad7a9f42072f339a">convert</a>(<a class="code" href="structllvm_1_1APFloatBase.html#a86415bb448a78ef1fed893f9eb0f5d06">APFloat::IEEEhalf</a>(), <a class="code" href="structllvm_1_1APFloatBase.html#a39202a67c1f3f9f9d25df3d618929e4da390aced64e195c8f651d4a376ce417ca">APFloat::rmNearestTiesToEven</a>, &amp;Ignored);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">return</span> APF;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;}</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm.html#abd03862ac02820da95958bc9f77b5260">  338</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;APInt&gt;</a> <a class="code" href="namespacellvm.html#abd03862ac02820da95958bc9f77b5260">llvm::ConstantFoldBinOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Op1,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                                        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Op2,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keyword">auto</span> MaybeOp1Cst = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(Op1, MRI);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keyword">auto</span> MaybeOp2Cst = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(Op2, MRI);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">if</span> (MaybeOp1Cst &amp;&amp; MaybeOp2Cst) {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op1);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> C1(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), *MaybeOp1Cst, <span class="keyword">true</span>);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> C2(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), *MaybeOp2Cst, <span class="keyword">true</span>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_ADD:</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="keywordflow">return</span> C1 + C2;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_AND:</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="keywordflow">return</span> C1 &amp; C2;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      <span class="keywordflow">return</span> C1.<a class="code" href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">ashr</a>(C2);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      <span class="keywordflow">return</span> C1.<a class="code" href="classllvm_1_1APInt.html#af34549c39d6f741fbdaf9a795aa306e9">lshr</a>(C2);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_MUL:</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      <span class="keywordflow">return</span> C1 * C2;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_OR:</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      <span class="keywordflow">return</span> C1 | C2;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="keywordflow">return</span> C1 &lt;&lt; C2;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_SUB:</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      <span class="keywordflow">return</span> C1 - C2;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_XOR:</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      <span class="keywordflow">return</span> C1 ^ C2;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_UDIV:</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="keywordflow">if</span> (!C2.getBoolValue())</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">return</span> C1.<a class="code" href="classllvm_1_1APInt.html#a05d674becc60ba4ef8cd4dd4d38ac27a">udiv</a>(C2);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_SDIV:</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keywordflow">if</span> (!C2.getBoolValue())</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <span class="keywordflow">return</span> C1.<a class="code" href="classllvm_1_1APInt.html#a71f7f6e3a4774296efc7274196a74793">sdiv</a>(C2);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_UREM:</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      <span class="keywordflow">if</span> (!C2.getBoolValue())</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">return</span> C1.<a class="code" href="classllvm_1_1APInt.html#a4e3a2187cacdec76028617a403c47d89">urem</a>(C2);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_SREM:</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="keywordflow">if</span> (!C2.getBoolValue())</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      <span class="keywordflow">return</span> C1.<a class="code" href="classllvm_1_1APInt.html#ac131d830427393332e440e1d6e3013b6">srem</a>(C2);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="namespacellvm.html#aff9fc12d1e70e76349dfad9462ee5c21">  389</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">llvm::isKnownNeverNaN</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                           <span class="keywordtype">bool</span> SNaN) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Val);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">if</span> (!DefMI)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">getFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518aba11aa58176a446ba70d4f0ad0e04418">MachineInstr::FmNoNans</a>))</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">if</span> (SNaN) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">// FP operations quiet. For now, just handle the ones inserted during</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="comment">// legalization.</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">switch</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_FPEXT:</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_FPTRUNC:</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_FCANONICALIZE:</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  }</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;}</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab5f40dbf5800cb115d429d2a7c8e1bb2">  414</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;APInt&gt;</a> <a class="code" href="namespacellvm.html#ab5f40dbf5800cb115d429d2a7c8e1bb2">llvm::ConstantFoldExtOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Op1,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                        uint64_t Imm,</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keyword">auto</span> MaybeOp1Cst = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(Op1, MRI);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">if</span> (MaybeOp1Cst) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op1);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> C1(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), *MaybeOp1Cst, <span class="keyword">true</span>);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_SEXT_INREG:</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordflow">return</span> C1.<a class="code" href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">trunc</a>(Imm).<a class="code" href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">sext</a>(C1.getBitWidth());</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    }</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  }</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;}</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">  431</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a>(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1StackProtector.html">StackProtector</a>&gt;();</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;}</div><div class="ttc" id="namespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00023">None.h:23</a></div></div>
<div class="ttc" id="TargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div></div>
<div class="ttc" id="structllvm_1_1ValueAndVReg_html"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html">llvm::ValueAndVReg</a></div><div class="ttdoc">Simple struct used to hold a constant integer value and a virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00117">Utils.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_a884f90190bca4bd354f2d5c91c264028"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdoc">Add the specified Pass class to the set of analyses preserved by this pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00088">PassAnalysisSupport.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_aca8fce65eb69a82aa10a635e2e79877a"><div class="ttname"><a href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">llvm::APInt::sext</a></div><div class="ttdeci">APInt sext(unsigned width) const</div><div class="ttdoc">Sign extend to a new width. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00913">APInt.cpp:913</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6808b0f3ed9cfc2673de84764c7cb0a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">llvm::MachineRegisterInfo::use_nodbg_empty</a></div><div class="ttdeci">bool use_nodbg_empty(unsigned RegNo) const</div><div class="ttdoc">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00559">MachineRegisterInfo.h:559</a></div></div>
<div class="ttc" id="namespacellvm_html_acbea9e858d43077e10d126e8d6b1778b"><div class="ttname"><a href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">llvm::constrainOperandRegClass</a></div><div class="ttdeci">unsigned constrainOperandRegClass(const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI, MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const TargetRegisterClass &amp;RegClass, const MachineOperand &amp;RegMO, unsigned OpIdx)</div><div class="ttdoc">Constrain the Register operand OpIdx, so that it is now constrained to the TargetRegisterClass passed...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00040">Utils.cpp:40</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_aa353f9585311abf1b6f698049f5a29b7"><div class="ttname"><a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a></div><div class="ttdeci">void getSelectionDAGFallbackAnalysisUsage(AnalysisUsage &amp;AU)</div><div class="ttdoc">Modify analysis usage so it preserves passes required for the SelectionDAG fallback. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00431">Utils.cpp:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a71f7f6e3a4774296efc7274196a74793"><div class="ttname"><a href="classllvm_1_1APInt.html#a71f7f6e3a4774296efc7274196a74793">llvm::APInt::sdiv</a></div><div class="ttdeci">APInt sdiv(const APInt &amp;RHS) const</div><div class="ttdoc">Signed division function for APInt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l01672">APInt.cpp:1672</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f142a83956d874a948cff47f05906c5"><div class="ttname"><a href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg. </div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acc5e979e3fa3c222553de9b741c3e12b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00560">MachineFunction.h:560</a></div></div>
<div class="ttc" id="namespacellvm_html_a833097a490b5f77f7596d36de7e4bec0"><div class="ttname"><a href="namespacellvm.html#a833097a490b5f77f7596d36de7e4bec0">llvm::getConstantFPVRegVal</a></div><div class="ttdeci">const ConstantFP * getConstantFPVRegVal(unsigned VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00295">Utils.cpp:295</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a1dc76cc8bf703e6ada68bededcbb9573"><div class="ttname"><a href="classllvm_1_1APInt.html#a1dc76cc8bf703e6ada68bededcbb9573">llvm::APInt::zext</a></div><div class="ttdeci">APInt zext(unsigned width) const</div><div class="ttdoc">Zero extend to a new width. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00937">APInt.cpp:937</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a05d674becc60ba4ef8cd4dd4d38ac27a"><div class="ttname"><a href="classllvm_1_1APInt.html#a05d674becc60ba4ef8cd4dd4d38ac27a">llvm::APInt::udiv</a></div><div class="ttdeci">APInt udiv(const APInt &amp;RHS) const</div><div class="ttdoc">Unsigned division operation. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l01601">APInt.cpp:1601</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="structllvm_1_1DiagnosticInfoMIROptimization_1_1MachineArgument_html"><div class="ttname"><a href="structllvm_1_1DiagnosticInfoMIROptimization_1_1MachineArgument.html">llvm::DiagnosticInfoMIROptimization::MachineArgument</a></div><div class="ttdoc">MI-specific kinds of diagnostic Arguments. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8h_source.html#l00039">MachineOptimizationRemarkEmitter.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a317c64fd4cfebc88e79387b3821a629d"><div class="ttname"><a href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">llvm::APInt::trunc</a></div><div class="ttdeci">APInt trunc(unsigned width) const</div><div class="ttdoc">Truncate to new width. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00865">APInt.cpp:865</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="Twine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad43bf1af480830a4d6604e969e3f38e9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">llvm::MachineInstr::isPHI</a></div><div class="ttdeci">bool isPHI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="namespacellvm_html_a67adf4bb7cd4f714a2b831ca4bb2610f"><div class="ttname"><a href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00303">Utils.cpp:303</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a512fe2c15ea651294688eeec1341644c"><div class="ttname"><a href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">llvm::APInt::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Return the number of bits in the APInt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01566">APInt.h:1566</a></div></div>
<div class="ttc" id="structllvm_1_1ValueAndVReg_html_a87a92b47dfa8c376d9ed6cae8a246355"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html#a87a92b47dfa8c376d9ed6cae8a246355">llvm::ValueAndVReg::Value</a></div><div class="ttdeci">int64_t Value</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00118">Utils.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a8014afd87e04236365d1796e38bc15f5"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a8014afd87e04236365d1796e38bc15f5">llvm::MachineFunctionProperties::Property::FailedISel</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; int64_t &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOptimizationRemarkEmitter_html_a22cabb597d4f9e140fa9184491f7a33f"><div class="ttname"><a href="classllvm_1_1MachineOptimizationRemarkEmitter.html#a22cabb597d4f9e140fa9184491f7a33f">llvm::MachineOptimizationRemarkEmitter::emit</a></div><div class="ttdeci">void emit(DiagnosticInfoOptimizationBase &amp;OptDiag)</div><div class="ttdoc">Emit an optimization remark. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8cpp_source.html#l00049">MachineOptimizationRemarkEmitter.cpp:49</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a878403638ab65500c736343a57678bdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00545">MachineOperand.h:545</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00046">TargetInstrInfo.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html_abd03862ac02820da95958bc9f77b5260"><div class="ttname"><a href="namespacellvm.html#abd03862ac02820da95958bc9f77b5260">llvm::ConstantFoldBinOp</a></div><div class="ttdeci">Optional&lt; APInt &gt; ConstantFoldBinOp(unsigned Opcode, const unsigned Op1, const unsigned Op2, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00338">Utils.cpp:338</a></div></div>
<div class="ttc" id="namespacellvm_html_a77fdb9b59d394b82f4481097f89f21e8"><div class="ttname"><a href="namespacellvm.html#a77fdb9b59d394b82f4481097f89f21e8">llvm::constrainRegToClass</a></div><div class="ttdeci">unsigned constrainRegToClass(MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, unsigned Reg, const TargetRegisterClass &amp;RegClass)</div><div class="ttdoc">Try to constrain Reg to the specified register class. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00030">Utils.cpp:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00083">TargetPassConfig.h:83</a></div></div>
<div class="ttc" id="namespacellvm_html_abee5a9adb5b8a88c8913aed9c85e5a52"><div class="ttname"><a href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">llvm::getAPFloatFromSize</a></div><div class="ttdeci">APFloat getAPFloatFromSize(double Val, unsigned Size)</div><div class="ttdoc">Returns an APFloat from Val converted to the appropriate size. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00325">Utils.cpp:325</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af2daa0ee117afefed4c82eee55bf97b7"><div class="ttname"><a href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">llvm::APInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Get sign extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01632">APInt.h:1632</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a257e3cb529defa79ad7a9f42072f339a"><div class="ttname"><a href="classllvm_1_1APFloat.html#a257e3cb529defa79ad7a9f42072f339a">llvm::APFloat::convert</a></div><div class="ttdeci">opStatus convert(const fltSemantics &amp;ToSemantics, roundingMode RM, bool *losesInfo)</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8cpp_source.html#l04525">APFloat.cpp:4525</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOptimizationRemarkEmitter_html_a6a43a7e6e9af2d21b402eb6a76b25799"><div class="ttname"><a href="classllvm_1_1MachineOptimizationRemarkEmitter.html#a6a43a7e6e9af2d21b402eb6a76b25799">llvm::MachineOptimizationRemarkEmitter::allowExtraAnalysis</a></div><div class="ttdeci">bool allowExtraAnalysis(StringRef PassName) const</div><div class="ttdoc">Whether we allow for extra compile-time budget to perform more analysis to be more informative...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8h_source.html#l00160">MachineOptimizationRemarkEmitter.h:160</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a4b001d9b458035fbbfc154d52d354ee9"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a4b001d9b458035fbbfc154d52d354ee9">llvm::ConstantInt::getValue</a></div><div class="ttdeci">const APInt &amp; getValue() const</div><div class="ttdoc">Return the constant as an APInt value reference. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00137">Constants.h:137</a></div></div>
<div class="ttc" id="StackProtector_8h_html"><div class="ttname"><a href="StackProtector_8h.html">StackProtector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afcb818bd3e34498f8f72ca555a36d5eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00325">MachineOperand.h:325</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1lltok_html_af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a"><div class="ttname"><a href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">llvm::lltok::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="LLToken_8h_source.html#l00470">LLToken.h:470</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="MachineOptimizationRemarkEmitter_8h_html"><div class="ttname"><a href="MachineOptimizationRemarkEmitter_8h.html">MachineOptimizationRemarkEmitter.h</a></div><div class="ttdoc">===- MachineOptimizationRemarkEmitter.h - Opt Diagnostics -*- C++ -*-—===// </div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="structllvm_1_1APFloatBase_html_a39202a67c1f3f9f9d25df3d618929e4da390aced64e195c8f651d4a376ce417ca"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a39202a67c1f3f9f9d25df3d618929e4da390aced64e195c8f651d4a376ce417ca">llvm::APFloatBase::rmNearestTiesToEven</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00186">APFloat.h:186</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a4e3a2187cacdec76028617a403c47d89"><div class="ttname"><a href="classllvm_1_1APInt.html#a4e3a2187cacdec76028617a403c47d89">llvm::APInt::urem</a></div><div class="ttdeci">APInt urem(const APInt &amp;RHS) const</div><div class="ttdoc">Unsigned remainder operation. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l01694">APInt.cpp:1694</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double]. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00263">Constants.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a32ea768fbb182d6bbe3ff85ae1eb7031"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">llvm::MachineOperand::isCImm</a></div><div class="ttdeci">bool isCImm() const</div><div class="ttdoc">isCImm - Test if this is a MO_CImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00323">MachineOperand.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="APFloat_8h_html"><div class="ttname"><a href="APFloat_8h.html">APFloat.h</a></div><div class="ttdoc">This file declares a class to represent arbitrary precision floating point values and provide a varie...</div></div>
<div class="ttc" id="namespacellvm_html_ab3aae92be65f5f16f806ad48d474027e"><div class="ttname"><a href="namespacellvm.html#ab3aae92be65f5f16f806ad48d474027e">llvm::isTargetSpecificOpcode</a></div><div class="ttdeci">bool isTargetSpecificOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a target-specific opcode. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00036">TargetOpcodes.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1ValueAndVReg_html_a46be39e5dc3cb8ced93747f179411c5e"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html#a46be39e5dc3cb8ced93747f179411c5e">llvm::ValueAndVReg::VReg</a></div><div class="ttdeci">unsigned VReg</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00119">Utils.h:119</a></div></div>
<div class="ttc" id="namespacellvm_html_af195cca06742320f23bccff7c867036d"><div class="ttname"><a href="namespacellvm.html#af195cca06742320f23bccff7c867036d">llvm::getConstantVRegValWithLookThrough</a></div><div class="ttdeci">Optional&lt; ValueAndVReg &gt; getConstantVRegValWithLookThrough(unsigned VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true, bool HandleFConstants=true)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_F/CONSTANT (LookThro...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00218">Utils.cpp:218</a></div></div>
<div class="ttc" id="classllvm_1_1DiagnosticInfoWithLocationBase_html_ad21d4d693a4adddaf2bf7ba9f94402a2"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoWithLocationBase.html#ad21d4d693a4adddaf2bf7ba9f94402a2">llvm::DiagnosticInfoWithLocationBase::getLocation</a></div><div class="ttdeci">void getLocation(StringRef &amp;RelativePath, unsigned &amp;Line, unsigned &amp;Column) const</div><div class="ttdoc">Return location information for this diagnostic in three parts: the relative source file path...</div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8cpp_source.html#l00146">DiagnosticInfo.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="namespacellvm_html_af95c22c2e8039a07181844df4ae2494a"><div class="ttname"><a href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00319">Utils.cpp:319</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00699">MachineInstr.cpp:699</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af34549c39d6f741fbdaf9a795aa306e9"><div class="ttname"><a href="classllvm_1_1APInt.html#af34549c39d6f741fbdaf9a795aa306e9">llvm::APInt::lshr</a></div><div class="ttdeci">APInt lshr(unsigned shiftAmt) const</div><div class="ttdoc">Logical right-shift function. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00987">APInt.h:987</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html_a7faf4e0334b77ab527e4b45e3a1f4d65"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00302">Constants.h:302</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7695bd2e20788ffc4b645533c018f26e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const</div><div class="ttdoc">Returns the value of the specific constraint if it is set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00212">MCInstrDesc.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ab6006923d1a3139d70abc8f6552a7960"><div class="ttname"><a href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">llvm::APInt::ashr</a></div><div class="ttdeci">APInt ashr(unsigned ShiftAmt) const</div><div class="ttdoc">Arithmetic right-shift function. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00963">APInt.h:963</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a666c13c65a48d84e24fd2216d6ffb299"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a666c13c65a48d84e24fd2216d6ffb299">llvm::TargetPassConfig::isGlobalISelAbortEnabled</a></div><div class="ttdeci">bool isGlobalISelAbortEnabled() const</div><div class="ttdoc">Check whether or not GlobalISel should abort on error. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l01226">TargetPassConfig.cpp:1226</a></div></div>
<div class="ttc" id="structllvm_1_1APFloatBase_html_a86415bb448a78ef1fed893f9eb0f5d06"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a86415bb448a78ef1fed893f9eb0f5d06">llvm::APFloatBase::IEEEhalf</a></div><div class="ttdeci">static const fltSemantics &amp; IEEEhalf() LLVM_READNONE</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8cpp_source.html#l00152">APFloat.cpp:152</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOptimizationRemarkEmitter_html"><div class="ttname"><a href="classllvm_1_1MachineOptimizationRemarkEmitter.html">llvm::MachineOptimizationRemarkEmitter</a></div><div class="ttdoc">The optimization diagnostic interface. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8h_source.html#l00144">MachineOptimizationRemarkEmitter.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1DiagnosticInfoOptimizationBase_html_a579ac4d6814d2caddee0904ca72250c7"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoOptimizationBase.html#a579ac4d6814d2caddee0904ca72250c7">llvm::DiagnosticInfoOptimizationBase::getMsg</a></div><div class="ttdeci">std::string getMsg() const</div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8cpp_source.html#l00362">DiagnosticInfo.cpp:362</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a07e23ae504e2b8c72fd055f93ded8899"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">llvm::SmallVectorImpl::pop_back_val</a></div><div class="ttdeci">LLVM_NODISCARD T pop_back_val()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00374">SmallVector.h:374</a></div></div>
<div class="ttc" id="regcomp_8c_html_ace441594c4bd8da94fd64b1c612ca948"><div class="ttname"><a href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a></div><div class="ttdeci">#define MORE()</div><div class="ttdef"><b>Definition:</b> <a href="regcomp_8c_source.html#l00252">regcomp.c:252</a></div></div>
<div class="ttc" id="namespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00111">Utils.cpp:111</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="CodeGen_2GlobalISel_2Utils_8h_html"><div class="ttname"><a href="CodeGen_2GlobalISel_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ae7011440259cbae2e89a2a2c9bb93b74"><div class="ttname"><a href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">llvm::getConstantVRegVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getConstantVRegVal(unsigned VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00207">Utils.cpp:207</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aa0f2b6097642894ce79ff3e15c896206"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">llvm::MachineFunctionProperties::set</a></div><div class="ttdeci">MachineFunctionProperties &amp; set(Property P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00162">MachineFunction.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_afedd87a64c9da5f553e2d290d8cfb110"><div class="ttname"><a href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">llvm::isTriviallyDead</a></div><div class="ttdeci">bool isTriviallyDead(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Check whether an instruction MI is dead: it only defines dead virtual registers, and doesn&amp;#39;t have oth...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00158">Utils.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1StackProtector_html"><div class="ttname"><a href="classllvm_1_1StackProtector.html">llvm::StackProtector</a></div><div class="ttdef"><b>Definition:</b> <a href="StackProtector_8h_source.html#l00037">StackProtector.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="namespacellvm_html_ab5f40dbf5800cb115d429d2a7c8e1bb2"><div class="ttname"><a href="namespacellvm.html#ab5f40dbf5800cb115d429d2a7c8e1bb2">llvm::ConstantFoldExtOp</a></div><div class="ttdeci">Optional&lt; APInt &gt; ConstantFoldExtOp(unsigned Opcode, const unsigned Op1, uint64_t Imm, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00414">Utils.cpp:414</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ac131d830427393332e440e1d6e3013b6"><div class="ttname"><a href="classllvm_1_1APInt.html#ac131d830427393332e440e1d6e3013b6">llvm::APInt::srem</a></div><div class="ttdeci">APInt srem(const APInt &amp;RHS) const</div><div class="ttdoc">Function for signed remainder operation. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l01764">APInt.cpp:1764</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a68b1cbd38847abc3e56eca6df316d5a1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">Return true if this register class may be used to create virtual registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00114">TargetRegisterInfo.h:114</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c88ebe757c51044c4ad4275012e4593"><div class="ttname"><a href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">llvm::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(const Value *V, const TargetLibraryInfo *TLI, unsigned Depth=0)</div><div class="ttdoc">Return true if the floating-point scalar value is not a NaN or if the floating-point vector value has...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l03248">ValueTracking.cpp:3248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6df9a6b70a33aee123056cec0ed052c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6df9a6b70a33aee123056cec0ed052c4">llvm::MachineInstr::isRegTiedToUseOperand</a></div><div class="ttdeci">bool isRegTiedToUseOperand(unsigned DefOpIdx, unsigned *UseOpIdx=nullptr) const</div><div class="ttdoc">Given the index of a register def operand, check if the register def is tied to a source operand...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01366">MachineInstr.h:1366</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOptimizationRemarkMissed_html"><div class="ttname"><a href="classllvm_1_1MachineOptimizationRemarkMissed.html">llvm::MachineOptimizationRemarkMissed</a></div><div class="ttdoc">Diagnostic information for missed-optimization remarks. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8h_source.html#l00082">MachineOptimizationRemarkEmitter.h:82</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0dc6dbc2630fd5d1e5ca7ef3b51b1d63"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0dc6dbc2630fd5d1e5ca7ef3b51b1d63">llvm::MachineInstr::isSafeToMove</a></div><div class="ttdeci">bool isSafeToMove(AAResults *AA, bool &amp;SawStore) const</div><div class="ttdoc">Return true if it is safe to move this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01162">MachineInstr.cpp:1162</a></div></div>
<div class="ttc" id="namespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac7f2c1685c1ea793e22682038e2e3928"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">llvm::TargetRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">virtual const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00971">TargetRegisterInfo.h:971</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00228">MCInstrDesc.h:228</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01114">APFloat.h:1114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518aba11aa58176a446ba70d4f0ad0e04418"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518aba11aa58176a446ba70d4f0ad0e04418">llvm::MachineInstr::FmNoNans</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00087">MachineInstr.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0af83aa690c458c5b3a8dc36ad3c3f9"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">llvm::MachineOperand::getCImm</a></div><div class="ttdeci">const ConstantInt * getCImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00540">MachineOperand.h:540</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00132">RegisterBankInfo.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_html_a7b804856a2e313abeef6f32c3c6f61eb"><div class="ttname"><a href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a></div><div class="ttdeci">void reportGISelFailure(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC, MachineOptimizationRemarkEmitter &amp;MORE, MachineOptimizationRemarkMissed &amp;R)</div><div class="ttdoc">Report an ISel error as a missed optimization remark to the LLVMContext&amp;#39;s diagnostic stream...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00178">Utils.cpp:178</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a33365204be9cb132de322e3713253b57"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">llvm::MachineInstr::getFlag</a></div><div class="ttdeci">bool getFlag(MIFlag Flag) const</div><div class="ttdoc">Return whether an MI flag is set. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00312">MachineInstr.h:312</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa37e31e5df481d2f8a6f9f022886cf5e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">llvm::MachineInstr::tieOperands</a></div><div class="ttdeci">void tieOperands(unsigned DefIdx, unsigned UseIdx)</div><div class="ttdoc">Add a tie between the register operands at DefIdx and UseIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01050">MachineInstr.cpp:1050</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:19 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
