  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/sidejob/ethernet_NN/NN/hls_component/hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentStream.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentStream.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Type.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Type.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentsStream.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentsStream.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_stream' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.561 seconds; current allocated memory: 269.238 MB.
INFO: [HLS 200-10] Analyzing design file 'ComponentsStream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Components.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:266:92)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:276:103)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Components.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.316 seconds; current allocated memory: 279.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,990 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,512 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,874 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,559 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,533 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,902 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,269 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,395 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,386 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,382 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,610 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,054 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,729 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,049 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,680 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:276:17)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:278:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_190_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:190:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_195_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:195:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:203:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:204:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_210_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:210:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_259_1' (./ComponentStream.h:259:23) in function 'fully_connect2_layer_stream' completely with a factor of 2 (./ComponentStream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_190_2' (./ComponentStream.h:190:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_195_3' (./ComponentStream.h:195:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 10 (./ComponentStream.h:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_6' (./ComponentStream.h:210:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_4' (./ComponentStream.h:203:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_5' (./ComponentStream.h:204:39) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (./ComponentStream.h:138:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (./ComponentStream.h:82:26) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:79:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_291_2' (./ComponentStream.h:291:27) in function 'data_dispatch_stream<9u>' completely with a factor of 8 (./ComponentStream.h:288:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_2' (./ComponentStream.h:60:26) in function 'fully_connect_layer_stream<9u>' completely with a factor of 8 (./ComponentStream.h:57:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:271:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'pe' (./ComponentStream.h:69:32)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'pe' (./ComponentStream.h:101:39)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL6conv_3' (./ComponentStream.h:101:65)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'pe' (./ComponentStream.h:153:39)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL6conv_4' (./ComponentStream.h:153:65)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:12:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding3': Complete partitioning on dimension 1. (ComponentsStream.cpp:13:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding4': Complete partitioning on dimension 1. (ComponentsStream.cpp:14:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding5': Complete partitioning on dimension 1. (ComponentsStream.cpp:15:33)
INFO: [HLS 214-248] Applying array_partition to 'sum_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:17:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:18:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:19:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:21:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:22:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:23:26)
INFO: [HLS 214-248] Applying array_partition to 'fc2_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:26:26)
INFO: [HLS 214-248] Applying array_partition to 'dout': Complete partitioning on dimension 1. (ComponentsStream.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature2_embedding' with compact=bit mode in 1152-bits (ComponentsStream.cpp:25:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dout_1' with compact=bit mode in 32-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dout_0' with compact=bit mode in 32-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_274_1> at ./ComponentStream.h:274:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_279_2> at ./ComponentStream.h:279:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_263_2> at ./ComponentStream.h:263:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_241_1> at ./ComponentStream.h:241:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_245_2> at ./ComponentStream.h:245:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_249_3> at ./ComponentStream.h:249:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_225_2> at ./ComponentStream.h:225:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_230_4> at ./ComponentStream.h:230:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_171_2> at ./ComponentStream.h:171:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_177_4> at ./ComponentStream.h:177:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_151_4> at ./ComponentStream.h:151:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_158_6> at ./ComponentStream.h:158:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_120_2> at ./ComponentStream.h:120:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_126_4> at ./ComponentStream.h:126:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_99_4> at ./ComponentStream.h:99:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_106_6> at ./ComponentStream.h:106:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_290_1> at ./ComponentStream.h:290:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_63_3> at ./ComponentStream.h:63:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_44_1> at ./ComponentStream.h:44:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at ./ComponentStream.h:28:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at ./ComponentStream.h:14:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:152:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:100:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:66:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:48:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_5' (./ComponentStream.h:152:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_5' (./ComponentStream.h:100:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:79:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_4' (./ComponentStream.h:66:34) in function 'fully_connect_layer_stream<9u>' completely with a factor of 18 (./ComponentStream.h:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_2' (./ComponentStream.h:48:26) in function 'feature_concate_layer_stream<9u>' completely with a factor of 18 (./ComponentStream.h:43:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL15fc1_coef_stream' dimension 2 completely based on constant index. (./Coeff.h:31:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26len_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:14:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26ipd_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:18:0)
INFO: [HLS 214-449] Automatically partitioning array 'le' dimension 1 completely based on constant index. (./ComponentStream.h:45:19)
INFO: [HLS 214-449] Automatically partitioning array 'ie' dimension 1 completely based on constant index. (./ComponentStream.h:46:19)
INFO: [HLS 214-449] Automatically partitioning array 'fe' dimension 1 completely based on constant index. (./ComponentStream.h:47:23)
INFO: [HLS 214-449] Automatically partitioning array 'fe' dimension 1 completely based on constant index. (./ComponentStream.h:59:23)
INFO: [HLS 214-449] Automatically partitioning array 'pce' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc1_coef_stream' due to pipeline pragma (./Coeff.h:31:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ipd_embedding_table_stream' due to pipeline pragma (./Coeff.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'len_embedding_table_stream' due to pipeline pragma (./Coeff.h:14:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'le' due to pipeline pragma (./ComponentStream.h:45:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ie' due to pipeline pragma (./ComponentStream.h:46:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fe' due to pipeline pragma (./ComponentStream.h:47:23)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fe' due to pipeline pragma (./ComponentStream.h:59:23)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pce' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:118:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:169:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:223:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL26len_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL26ipd_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15fc1_coef_stream': Complete partitioning on dimension 2. (./Coeff.h:31:0)
INFO: [HLS 214-248] Applying array_partition to 'le': Complete partitioning on dimension 1. (./ComponentStream.h:45:19)
INFO: [HLS 214-248] Applying array_partition to 'ie': Complete partitioning on dimension 1. (./ComponentStream.h:46:19)
INFO: [HLS 214-248] Applying array_partition to 'fe': Complete partitioning on dimension 1. (./ComponentStream.h:47:23)
INFO: [HLS 214-248] Applying array_partition to 'fe': Complete partitioning on dimension 1. (./ComponentStream.h:59:23)
INFO: [HLS 214-248] Applying array_partition to 'pce': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'sum_out': Cyclic partitioning with factor 3 on dimension 1. (./ComponentStream.h:118:9)
INFO: [HLS 214-248] Applying array_partition to 'sum_out': Complete partitioning on dimension 1. (./ComponentStream.h:169:9)
INFO: [HLS 214-248] Applying array_partition to 'sum_out': Complete partitioning on dimension 1. (./ComponentStream.h:223:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.293 seconds; current allocated memory: 284.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 284.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 295.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 307.867 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_stream' (ComponentsStream.cpp:5:1), detected/extracted 14 process function(s): 
	 'feature_separate_layer_stream<9u>'
	 'embedding_layer_stream<9u>'
	 'feature_concate_layer_stream<9u>'
	 'fully_connect_layer_stream<9u>'
	 'data_dispatch_stream<9u>'
	 'conv2d_3_stream_layer<9u>'
	 'conv2d_3_stream_layer_post<9u>'
	 'conv2d_4_stream_layer<9u>'
	 'conv2d_4_stream_layer_post<9u>'
	 'conv2d_5_stream_layer<9u>'
	 'conv2d_5_stream_layer_post<9u>'
	 'reshape_concate_layer_stream'
	 'fully_connect2_layer_stream'
	 'l_softmax_layer_stream'.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect_layer_stream<9u>' (./ComponentStream.h:58:30)...136 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_5_stream_layer_post<9u>' (./ComponentStream.h:223:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_4_stream_layer_post<9u>' (./ComponentStream.h:169:27)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_4_stream_layer<9u>' (./ComponentStream.h:136:9)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_3_stream_layer<9u>' (./ComponentStream.h:80:9)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.262 seconds; current allocated memory: 337.793 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_224_1'(./ComponentStream.h:224:23) and 'VITIS_LOOP_225_2'(./ComponentStream.h:225:27) in function 'conv2d_5_stream_layer_post<9u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_229_3'(./ComponentStream.h:229:23) and 'VITIS_LOOP_230_4'(./ComponentStream.h:230:27) in function 'conv2d_5_stream_layer_post<9u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_170_1'(./ComponentStream.h:170:23) and 'VITIS_LOOP_171_2'(./ComponentStream.h:171:27) in function 'conv2d_4_stream_layer_post<9u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_176_3'(./ComponentStream.h:176:23) and 'VITIS_LOOP_177_4'(./ComponentStream.h:177:27) in function 'conv2d_4_stream_layer_post<9u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_1'(./ComponentStream.h:119:23) and 'VITIS_LOOP_120_2'(./ComponentStream.h:120:27) in function 'conv2d_3_stream_layer_post<9u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_125_3'(./ComponentStream.h:125:23) and 'VITIS_LOOP_126_4'(./ComponentStream.h:126:27) in function 'conv2d_3_stream_layer_post<9u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_224_1' (./ComponentStream.h:224:23) in function 'conv2d_5_stream_layer_post<9u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_229_3' (./ComponentStream.h:229:23) in function 'conv2d_5_stream_layer_post<9u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./ComponentStream.h:170:23) in function 'conv2d_4_stream_layer_post<9u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_3' (./ComponentStream.h:176:23) in function 'conv2d_4_stream_layer_post<9u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (./ComponentStream.h:119:23) in function 'conv2d_3_stream_layer_post<9u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_3' (./ComponentStream.h:125:23) in function 'conv2d_3_stream_layer_post<9u>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.122 seconds; current allocated memory: 706.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_stream' ...
WARNING: [SYN 201-103] Legalizing function name 'feature_separate_layer_stream<9u>' to 'feature_separate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'embedding_layer_stream<9u>' to 'embedding_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'feature_concate_layer_stream<9u>' to 'feature_concate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>_Pipeline_VITIS_LOOP_63_3' to 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_3'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>_Pipeline_VITIS_LOOP_63_32' to 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_32'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>_Pipeline_VITIS_LOOP_63_33' to 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_33'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>_Pipeline_VITIS_LOOP_63_34' to 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_34'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>_Pipeline_VITIS_LOOP_63_35' to 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_35'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>_Pipeline_VITIS_LOOP_63_36' to 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_36'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>_Pipeline_VITIS_LOOP_63_37' to 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_37'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>_Pipeline_VITIS_LOOP_63_38' to 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_38'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>' to 'fully_connect_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'data_dispatch_stream<9u>' to 'data_dispatch_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer<9u>_Pipeline_VITIS_LOOP_99_4' to 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_99_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer<9u>_Pipeline_VITIS_LOOP_106_6' to 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_106_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer<9u>' to 'conv2d_3_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' to 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>_Pipeline_VITIS_LOOP_125_3_VITIS_LOOP_126_4' to 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_125_3_VITIS_LOOP_126_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>' to 'conv2d_3_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer<9u>_Pipeline_VITIS_LOOP_151_4' to 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_151_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer<9u>_Pipeline_VITIS_LOOP_158_6' to 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_158_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer<9u>' to 'conv2d_4_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2' to 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>_Pipeline_VITIS_LOOP_176_3_VITIS_LOOP_177_4' to 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_176_3_VITIS_LOOP_177_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>' to 'conv2d_4_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer<9u>' to 'conv2d_5_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_225_2' to 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_225_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>_Pipeline_VITIS_LOOP_229_3_VITIS_LOOP_230_4' to 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_229_3_VITIS_LOOP_230_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>' to 'conv2d_5_stream_layer_post_9u_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.187 seconds; current allocated memory: 713.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 714.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 714.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 714.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 715.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.065 seconds; current allocated memory: 715.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 716.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 716.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 716.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 717.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 717.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 718.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 719.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 719.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 719.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 719.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 720.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 721.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 722.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 722.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 723.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 723.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 725.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 725.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_dispatch_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 725.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 726.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pe'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 727.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 728.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_106_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 728.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 728.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pe'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 731.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 732.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_VITIS_LOOP_120_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_119_1_VITIS_LOOP_120_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 734.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 734.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_125_3_VITIS_LOOP_126_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_3_VITIS_LOOP_126_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_125_3_VITIS_LOOP_126_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 735.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 736.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 736.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 737.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_151_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pe'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_151_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 738.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 738.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_158_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 739.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 739.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pe'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 742.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 743.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_170_1_VITIS_LOOP_171_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 747.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 747.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_176_3_VITIS_LOOP_177_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_3_VITIS_LOOP_177_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_176_3_VITIS_LOOP_177_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 748.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 748.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 748.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 749.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 750.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 751.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_225_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_1_VITIS_LOOP_225_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_224_1_VITIS_LOOP_225_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 756.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 756.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_229_3_VITIS_LOOP_230_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'sum_out_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_3_VITIS_LOOP_230_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_229_3_VITIS_LOOP_230_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 757.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 758.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 758.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 759.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 759.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_245_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 759.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 760.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_249_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_249_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 760.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 760.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 760.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 761.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect2_layer_stream_Pipeline_VITIS_LOOP_263_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_263_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_263_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 761.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 762.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect2_layer_stream_Pipeline_VITIS_LOOP_263_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_263_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_263_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 762.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 762.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 763.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 764.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_274_1'.
WARNING: [HLS 200-880] The II Violation in module 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_274_1' (loop 'VITIS_LOOP_274_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('fsum_write_ln273', ./ComponentStream.h:273) of variable 'fsum', ./ComponentStream.h:276 on local variable 'fsum', ./ComponentStream.h:273 and 'load' operation 32 bit ('fsum_load_1', ./ComponentStream.h:276) on local variable 'fsum', ./ComponentStream.h:273.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_274_1' (loop 'VITIS_LOOP_274_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('fsum_write_ln273', ./ComponentStream.h:273) of variable 'fsum', ./ComponentStream.h:276 on local variable 'fsum', ./ComponentStream.h:273 and 'load' operation 32 bit ('fsum_load_1', ./ComponentStream.h:276) on local variable 'fsum', ./ComponentStream.h:273.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 18, loop 'VITIS_LOOP_274_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.075 seconds; current allocated memory: 764.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 764.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_279_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_279_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_279_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 765.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 765.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 765.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.394 seconds; current allocated memory: 765.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 770.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 773.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feature_separate_layer_stream_9u_s' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_separate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 775.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'embedding_layer_stream_9u_s' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'embedding_layer_stream_9u_s'.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.251 seconds; current allocated memory: 779.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_concate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 780.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_3' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 782.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_32' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 784.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_33' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 788.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_34' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 791.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_35' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 795.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_36' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 798.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_37' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.866 seconds; current allocated memory: 801.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_38' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_Pipeline_VITIS_LOOP_63_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 805.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_s'.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_p_ZL15fc1_coef_stream_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_fully_connect_layer_stream_9u_s_pe_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 812.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_dispatch_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'data_dispatch_stream_9u_s' is 6182 from HDL expression: ((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_dispatch_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 815.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_99_4' pipeline 'VITIS_LOOP_99_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_99_4'.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_99_4_conv_3_ROM_AUTO_1R' using auto ROMs with 16 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 818.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_106_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_106_6' pipeline 'VITIS_LOOP_106_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_9u_Pipeline_VITIS_LOOP_106_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 821.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_9u_s'.
INFO: [HLS 200-2167] Implementing memory 'CNN_stream_conv2d_3_stream_layer_9u_s_pe_RAM_1WNR_AUTO_1R1W' using auto RAMs with 15 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 826.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' pipeline 'VITIS_LOOP_119_1_VITIS_LOOP_120_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.708 seconds; current allocated memory: 835.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_125_3_VITIS_LOOP_126_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_125_3_VITIS_LOOP_126_4' pipeline 'VITIS_LOOP_125_3_VITIS_LOOP_126_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_125_3_VITIS_LOOP_126_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 841.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_s'.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_conv2d_3_stream_layer_post_9u_s_sum_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 845.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_151_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_151_4' pipeline 'VITIS_LOOP_151_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_151_4'.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_151_4_conv_4_ROM_AUTO_1R' using auto ROMs with 16 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 848.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_158_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_158_6' pipeline 'VITIS_LOOP_158_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_9u_Pipeline_VITIS_LOOP_158_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 851.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 857.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_171_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 867.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_176_3_VITIS_LOOP_177_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_176_3_VITIS_LOOP_177_4' pipeline 'VITIS_LOOP_176_3_VITIS_LOOP_177_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_176_3_VITIS_LOOP_177_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.493 seconds; current allocated memory: 872.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_s'.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_conv2d_4_stream_layer_post_9u_s_sum_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'CNN_stream_conv2d_4_stream_layer_post_9u_s_sum_out_2_RAM_1WNR_AUTO_1R1W' using auto RAMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2167] Implementing memory 'CNN_stream_conv2d_4_stream_layer_post_9u_s_sum_out_3_RAM_1WNR_AUTO_1R1W' using auto RAMs with 3 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 879.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_9u_s' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 887.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_225_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_225_2' pipeline 'VITIS_LOOP_224_1_VITIS_LOOP_225_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_225_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 894.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_229_3_VITIS_LOOP_230_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_229_3_VITIS_LOOP_230_4' pipeline 'VITIS_LOOP_229_3_VITIS_LOOP_230_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_229_3_VITIS_LOOP_230_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 900.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_post_9u_s'.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_conv2d_5_stream_layer_post_9u_s_sum_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_conv2d_5_stream_layer_post_9u_s_sum_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'CNN_stream_conv2d_5_stream_layer_post_9u_s_sum_out_2_RAM_1WNR_AUTO_1R1W' using auto RAMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2167] Implementing memory 'CNN_stream_conv2d_5_stream_layer_post_9u_s_sum_out_3_RAM_1WNR_AUTO_1R1W' using auto RAMs with 3 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2167] Implementing memory 'CNN_stream_conv2d_5_stream_layer_post_9u_s_sum_out_4_RAM_1WNR_AUTO_1R1W' using auto RAMs with 4 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 908.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_241_1' pipeline 'VITIS_LOOP_241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 911.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_245_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_245_2' pipeline 'VITIS_LOOP_245_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_245_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 911.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_249_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_249_3' pipeline 'VITIS_LOOP_249_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_concate_layer_stream_Pipeline_VITIS_LOOP_249_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.204 seconds; current allocated memory: 914.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_concate_layer_stream'.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_reshape_concate_layer_stream_fe_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 916.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect2_layer_stream_Pipeline_VITIS_LOOP_263_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect2_layer_stream_Pipeline_VITIS_LOOP_263_2' pipeline 'VITIS_LOOP_263_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect2_layer_stream_Pipeline_VITIS_LOOP_263_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 919.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect2_layer_stream_Pipeline_VITIS_LOOP_263_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect2_layer_stream_Pipeline_VITIS_LOOP_263_29' pipeline 'VITIS_LOOP_263_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect2_layer_stream_Pipeline_VITIS_LOOP_263_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 919.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect2_layer_stream'.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_fully_connect2_layer_stream_fe_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_fully_connect2_layer_stream_pce_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 922.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_274_1' pipeline 'VITIS_LOOP_274_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_274_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 926.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_279_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_279_2' pipeline 'VITIS_LOOP_279_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_stream_Pipeline_VITIS_LOOP_279_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 927.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_stream'.
INFO: [RTMG 210-278] Implementing memory 'CNN_stream_l_softmax_layer_stream_vf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 929.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_stream' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process feature_separate_layer_stream<9u> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_stream'.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_54_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_55_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_56_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_57_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_58_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_59_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_60_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_61_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_62_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_63_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_64_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_65_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_66_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_67_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_68_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_69_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_70_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_71_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_54_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_55_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_56_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_57_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_58_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_59_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_60_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_61_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_62_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_63_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_64_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_65_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_66_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_67_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_68_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_69_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_70_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_71_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_72_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_73_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_74_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_75_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_76_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_77_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_78_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_79_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_80_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_81_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_82_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_83_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_84_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_85_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_86_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_87_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_88_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_89_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feature2_embedding_U(CNN_stream_fifo_w1152_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_embedding_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_embedding_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_embedding_layer_stream_9u_U0_U(CNN_stream_start_for_embedding_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_feature_concate_layer_stream_9u_U0_U(CNN_stream_start_for_feature_concate_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect_layer_stream_9u_U0_U(CNN_stream_start_for_fully_connect_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_dispatch_stream_9u_U0_U(CNN_stream_start_for_data_dispatch_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_3_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_3_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_4_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_4_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_5_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_5_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_3_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reshape_concate_layer_stream_U0_U(CNN_stream_start_for_reshape_concate_layer_stream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_4_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_5_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect2_layer_stream_U0_U(CNN_stream_start_for_fully_connect2_layer_stream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_softmax_layer_stream_U0_U(CNN_stream_start_for_l_softmax_layer_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.975 seconds; current allocated memory: 951.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.877 seconds; current allocated memory: 969.480 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.47 seconds; current allocated memory: 995.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_stream.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_stream.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.57 MHz
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 10 seconds. Total elapsed time: 121.286 seconds; peak allocated memory: 996.949 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 2m 5s
