
adda.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b184  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800b30c  0800b30c  0000c30c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b718  0800b718  0000d07c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b718  0800b718  0000c718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b720  0800b720  0000d07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b720  0800b720  0000c720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b724  0800b724  0000c724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800b728  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f10  2000007c  0800b7a4  0000d07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f8c  0800b7a4  0000df8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b913  00000000  00000000  0000d0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003caa  00000000  00000000  000289bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d8  00000000  00000000  0002c670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011ce  00000000  00000000  0002dd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025f78  00000000  00000000  0002ef16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d36f  00000000  00000000  00054e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e15d2  00000000  00000000  000721fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001537cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006850  00000000  00000000  00153814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0015a064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b2f4 	.word	0x0800b2f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800b2f4 	.word	0x0800b2f4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a18:	f000 b96a 	b.w	8000cf0 <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9d08      	ldr	r5, [sp, #32]
 8000a3a:	460c      	mov	r4, r1
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d14e      	bne.n	8000ade <__udivmoddi4+0xaa>
 8000a40:	4694      	mov	ip, r2
 8000a42:	458c      	cmp	ip, r1
 8000a44:	4686      	mov	lr, r0
 8000a46:	fab2 f282 	clz	r2, r2
 8000a4a:	d962      	bls.n	8000b12 <__udivmoddi4+0xde>
 8000a4c:	b14a      	cbz	r2, 8000a62 <__udivmoddi4+0x2e>
 8000a4e:	f1c2 0320 	rsb	r3, r2, #32
 8000a52:	4091      	lsls	r1, r2
 8000a54:	fa20 f303 	lsr.w	r3, r0, r3
 8000a58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a5c:	4319      	orrs	r1, r3
 8000a5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a66:	fa1f f68c 	uxth.w	r6, ip
 8000a6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a72:	fb07 1114 	mls	r1, r7, r4, r1
 8000a76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a7a:	fb04 f106 	mul.w	r1, r4, r6
 8000a7e:	4299      	cmp	r1, r3
 8000a80:	d90a      	bls.n	8000a98 <__udivmoddi4+0x64>
 8000a82:	eb1c 0303 	adds.w	r3, ip, r3
 8000a86:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000a8a:	f080 8112 	bcs.w	8000cb2 <__udivmoddi4+0x27e>
 8000a8e:	4299      	cmp	r1, r3
 8000a90:	f240 810f 	bls.w	8000cb2 <__udivmoddi4+0x27e>
 8000a94:	3c02      	subs	r4, #2
 8000a96:	4463      	add	r3, ip
 8000a98:	1a59      	subs	r1, r3, r1
 8000a9a:	fa1f f38e 	uxth.w	r3, lr
 8000a9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000aa2:	fb07 1110 	mls	r1, r7, r0, r1
 8000aa6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000aaa:	fb00 f606 	mul.w	r6, r0, r6
 8000aae:	429e      	cmp	r6, r3
 8000ab0:	d90a      	bls.n	8000ac8 <__udivmoddi4+0x94>
 8000ab2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ab6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000aba:	f080 80fc 	bcs.w	8000cb6 <__udivmoddi4+0x282>
 8000abe:	429e      	cmp	r6, r3
 8000ac0:	f240 80f9 	bls.w	8000cb6 <__udivmoddi4+0x282>
 8000ac4:	4463      	add	r3, ip
 8000ac6:	3802      	subs	r0, #2
 8000ac8:	1b9b      	subs	r3, r3, r6
 8000aca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ace:	2100      	movs	r1, #0
 8000ad0:	b11d      	cbz	r5, 8000ada <__udivmoddi4+0xa6>
 8000ad2:	40d3      	lsrs	r3, r2
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	e9c5 3200 	strd	r3, r2, [r5]
 8000ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ade:	428b      	cmp	r3, r1
 8000ae0:	d905      	bls.n	8000aee <__udivmoddi4+0xba>
 8000ae2:	b10d      	cbz	r5, 8000ae8 <__udivmoddi4+0xb4>
 8000ae4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4608      	mov	r0, r1
 8000aec:	e7f5      	b.n	8000ada <__udivmoddi4+0xa6>
 8000aee:	fab3 f183 	clz	r1, r3
 8000af2:	2900      	cmp	r1, #0
 8000af4:	d146      	bne.n	8000b84 <__udivmoddi4+0x150>
 8000af6:	42a3      	cmp	r3, r4
 8000af8:	d302      	bcc.n	8000b00 <__udivmoddi4+0xcc>
 8000afa:	4290      	cmp	r0, r2
 8000afc:	f0c0 80f0 	bcc.w	8000ce0 <__udivmoddi4+0x2ac>
 8000b00:	1a86      	subs	r6, r0, r2
 8000b02:	eb64 0303 	sbc.w	r3, r4, r3
 8000b06:	2001      	movs	r0, #1
 8000b08:	2d00      	cmp	r5, #0
 8000b0a:	d0e6      	beq.n	8000ada <__udivmoddi4+0xa6>
 8000b0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000b10:	e7e3      	b.n	8000ada <__udivmoddi4+0xa6>
 8000b12:	2a00      	cmp	r2, #0
 8000b14:	f040 8090 	bne.w	8000c38 <__udivmoddi4+0x204>
 8000b18:	eba1 040c 	sub.w	r4, r1, ip
 8000b1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b20:	fa1f f78c 	uxth.w	r7, ip
 8000b24:	2101      	movs	r1, #1
 8000b26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000b32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b36:	fb07 f006 	mul.w	r0, r7, r6
 8000b3a:	4298      	cmp	r0, r3
 8000b3c:	d908      	bls.n	8000b50 <__udivmoddi4+0x11c>
 8000b3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b42:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000b46:	d202      	bcs.n	8000b4e <__udivmoddi4+0x11a>
 8000b48:	4298      	cmp	r0, r3
 8000b4a:	f200 80cd 	bhi.w	8000ce8 <__udivmoddi4+0x2b4>
 8000b4e:	4626      	mov	r6, r4
 8000b50:	1a1c      	subs	r4, r3, r0
 8000b52:	fa1f f38e 	uxth.w	r3, lr
 8000b56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000b5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000b5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b62:	fb00 f707 	mul.w	r7, r0, r7
 8000b66:	429f      	cmp	r7, r3
 8000b68:	d908      	bls.n	8000b7c <__udivmoddi4+0x148>
 8000b6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b6e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000b72:	d202      	bcs.n	8000b7a <__udivmoddi4+0x146>
 8000b74:	429f      	cmp	r7, r3
 8000b76:	f200 80b0 	bhi.w	8000cda <__udivmoddi4+0x2a6>
 8000b7a:	4620      	mov	r0, r4
 8000b7c:	1bdb      	subs	r3, r3, r7
 8000b7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b82:	e7a5      	b.n	8000ad0 <__udivmoddi4+0x9c>
 8000b84:	f1c1 0620 	rsb	r6, r1, #32
 8000b88:	408b      	lsls	r3, r1
 8000b8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000b8e:	431f      	orrs	r7, r3
 8000b90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b94:	fa04 f301 	lsl.w	r3, r4, r1
 8000b98:	ea43 030c 	orr.w	r3, r3, ip
 8000b9c:	40f4      	lsrs	r4, r6
 8000b9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ba2:	0c38      	lsrs	r0, r7, #16
 8000ba4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ba8:	fbb4 fef0 	udiv	lr, r4, r0
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000bb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000bbc:	45a1      	cmp	r9, r4
 8000bbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000bc2:	d90a      	bls.n	8000bda <__udivmoddi4+0x1a6>
 8000bc4:	193c      	adds	r4, r7, r4
 8000bc6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000bca:	f080 8084 	bcs.w	8000cd6 <__udivmoddi4+0x2a2>
 8000bce:	45a1      	cmp	r9, r4
 8000bd0:	f240 8081 	bls.w	8000cd6 <__udivmoddi4+0x2a2>
 8000bd4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000bd8:	443c      	add	r4, r7
 8000bda:	eba4 0409 	sub.w	r4, r4, r9
 8000bde:	fa1f f983 	uxth.w	r9, r3
 8000be2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000be6:	fb00 4413 	mls	r4, r0, r3, r4
 8000bea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000bf2:	45a4      	cmp	ip, r4
 8000bf4:	d907      	bls.n	8000c06 <__udivmoddi4+0x1d2>
 8000bf6:	193c      	adds	r4, r7, r4
 8000bf8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000bfc:	d267      	bcs.n	8000cce <__udivmoddi4+0x29a>
 8000bfe:	45a4      	cmp	ip, r4
 8000c00:	d965      	bls.n	8000cce <__udivmoddi4+0x29a>
 8000c02:	3b02      	subs	r3, #2
 8000c04:	443c      	add	r4, r7
 8000c06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c0e:	eba4 040c 	sub.w	r4, r4, ip
 8000c12:	429c      	cmp	r4, r3
 8000c14:	46ce      	mov	lr, r9
 8000c16:	469c      	mov	ip, r3
 8000c18:	d351      	bcc.n	8000cbe <__udivmoddi4+0x28a>
 8000c1a:	d04e      	beq.n	8000cba <__udivmoddi4+0x286>
 8000c1c:	b155      	cbz	r5, 8000c34 <__udivmoddi4+0x200>
 8000c1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000c22:	eb64 040c 	sbc.w	r4, r4, ip
 8000c26:	fa04 f606 	lsl.w	r6, r4, r6
 8000c2a:	40cb      	lsrs	r3, r1
 8000c2c:	431e      	orrs	r6, r3
 8000c2e:	40cc      	lsrs	r4, r1
 8000c30:	e9c5 6400 	strd	r6, r4, [r5]
 8000c34:	2100      	movs	r1, #0
 8000c36:	e750      	b.n	8000ada <__udivmoddi4+0xa6>
 8000c38:	f1c2 0320 	rsb	r3, r2, #32
 8000c3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000c40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c44:	fa24 f303 	lsr.w	r3, r4, r3
 8000c48:	4094      	lsls	r4, r2
 8000c4a:	430c      	orrs	r4, r1
 8000c4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c54:	fa1f f78c 	uxth.w	r7, ip
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c66:	fb00 f107 	mul.w	r1, r0, r7
 8000c6a:	4299      	cmp	r1, r3
 8000c6c:	d908      	bls.n	8000c80 <__udivmoddi4+0x24c>
 8000c6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c72:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000c76:	d22c      	bcs.n	8000cd2 <__udivmoddi4+0x29e>
 8000c78:	4299      	cmp	r1, r3
 8000c7a:	d92a      	bls.n	8000cd2 <__udivmoddi4+0x29e>
 8000c7c:	3802      	subs	r0, #2
 8000c7e:	4463      	add	r3, ip
 8000c80:	1a5b      	subs	r3, r3, r1
 8000c82:	b2a4      	uxth	r4, r4
 8000c84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c88:	fb08 3311 	mls	r3, r8, r1, r3
 8000c8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c90:	fb01 f307 	mul.w	r3, r1, r7
 8000c94:	42a3      	cmp	r3, r4
 8000c96:	d908      	bls.n	8000caa <__udivmoddi4+0x276>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000ca0:	d213      	bcs.n	8000cca <__udivmoddi4+0x296>
 8000ca2:	42a3      	cmp	r3, r4
 8000ca4:	d911      	bls.n	8000cca <__udivmoddi4+0x296>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	4464      	add	r4, ip
 8000caa:	1ae4      	subs	r4, r4, r3
 8000cac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cb0:	e739      	b.n	8000b26 <__udivmoddi4+0xf2>
 8000cb2:	4604      	mov	r4, r0
 8000cb4:	e6f0      	b.n	8000a98 <__udivmoddi4+0x64>
 8000cb6:	4608      	mov	r0, r1
 8000cb8:	e706      	b.n	8000ac8 <__udivmoddi4+0x94>
 8000cba:	45c8      	cmp	r8, r9
 8000cbc:	d2ae      	bcs.n	8000c1c <__udivmoddi4+0x1e8>
 8000cbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000cc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000cc6:	3801      	subs	r0, #1
 8000cc8:	e7a8      	b.n	8000c1c <__udivmoddi4+0x1e8>
 8000cca:	4631      	mov	r1, r6
 8000ccc:	e7ed      	b.n	8000caa <__udivmoddi4+0x276>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	e799      	b.n	8000c06 <__udivmoddi4+0x1d2>
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	e7d4      	b.n	8000c80 <__udivmoddi4+0x24c>
 8000cd6:	46d6      	mov	lr, sl
 8000cd8:	e77f      	b.n	8000bda <__udivmoddi4+0x1a6>
 8000cda:	4463      	add	r3, ip
 8000cdc:	3802      	subs	r0, #2
 8000cde:	e74d      	b.n	8000b7c <__udivmoddi4+0x148>
 8000ce0:	4606      	mov	r6, r0
 8000ce2:	4623      	mov	r3, r4
 8000ce4:	4608      	mov	r0, r1
 8000ce6:	e70f      	b.n	8000b08 <__udivmoddi4+0xd4>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	e730      	b.n	8000b50 <__udivmoddi4+0x11c>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_idiv0>:
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	0000      	movs	r0, r0
	...

08000cf8 <compute_dft_max_amplitude>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

float compute_dft_max_amplitude(float *samples, int signal_length, float sample_rate, int start_freq, int end_freq) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b098      	sub	sp, #96	@ 0x60
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6178      	str	r0, [r7, #20]
 8000d00:	6139      	str	r1, [r7, #16]
 8000d02:	ed87 0a03 	vstr	s0, [r7, #12]
 8000d06:	60ba      	str	r2, [r7, #8]
 8000d08:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_SET);
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d10:	4875      	ldr	r0, [pc, #468]	@ (8000ee8 <compute_dft_max_amplitude+0x1f0>)
 8000d12:	f001 ff55 	bl	8002bc0 <HAL_GPIO_WritePin>
    float max_amplitude_squared = 0.0f; // We werken met kwadraten om worteltrekken te vermijden
 8000d16:	f04f 0300 	mov.w	r3, #0
 8000d1a:	65fb      	str	r3, [r7, #92]	@ 0x5c

    // Bereken de DFT-indexen k_start en k_end
    int k_start = (int)(start_freq * signal_length / sample_rate);
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	fb02 f303 	mul.w	r3, r2, r3
 8000d24:	ee07 3a90 	vmov	s15, r3
 8000d28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d38:	ee17 3a90 	vmov	r3, s15
 8000d3c:	643b      	str	r3, [r7, #64]	@ 0x40
    int k_end = (int)(end_freq * signal_length / sample_rate);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	fb02 f303 	mul.w	r3, r2, r3
 8000d46:	ee07 3a90 	vmov	s15, r3
 8000d4a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d4e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d5a:	ee17 3a90 	vmov	r3, s15
 8000d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Vooraf berekende constante voor de hoeken
    float two_pi_over_N = 2.0f * M_PI / signal_length;
 8000d60:	6938      	ldr	r0, [r7, #16]
 8000d62:	f7ff fb83 	bl	800046c <__aeabi_i2d>
 8000d66:	4602      	mov	r2, r0
 8000d68:	460b      	mov	r3, r1
 8000d6a:	a15d      	add	r1, pc, #372	@ (adr r1, 8000ee0 <compute_dft_max_amplitude+0x1e8>)
 8000d6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000d70:	f7ff fd10 	bl	8000794 <__aeabi_ddiv>
 8000d74:	4602      	mov	r2, r0
 8000d76:	460b      	mov	r3, r1
 8000d78:	4610      	mov	r0, r2
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f7ff fdf2 	bl	8000964 <__aeabi_d2f>
 8000d80:	4603      	mov	r3, r0
 8000d82:	63bb      	str	r3, [r7, #56]	@ 0x38

    for (int k = k_start; k <= k_end; k++) {
 8000d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000d88:	e093      	b.n	8000eb2 <compute_dft_max_amplitude+0x1ba>
        float real_part = 0.0f;
 8000d8a:	f04f 0300 	mov.w	r3, #0
 8000d8e:	657b      	str	r3, [r7, #84]	@ 0x54
        float imag_part = 0.0f;
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	653b      	str	r3, [r7, #80]	@ 0x50
        float angle_increment = two_pi_over_N * k;
 8000d96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000d98:	ee07 3a90 	vmov	s15, r3
 8000d9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000da0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000da4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000da8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        float cos_angle = 1.0f; // cos(0) = 1
 8000dac:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000db0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        float sin_angle = 0.0f; // sin(0) = 0
 8000db2:	f04f 0300 	mov.w	r3, #0
 8000db6:	64bb      	str	r3, [r7, #72]	@ 0x48
        float cos_step = cosf(angle_increment);
 8000db8:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8000dbc:	f009 fd18 	bl	800a7f0 <cosf>
 8000dc0:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
        float sin_step = sinf(angle_increment);
 8000dc4:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8000dc8:	f009 fd56 	bl	800a878 <sinf>
 8000dcc:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

        for (int n = 0; n < signal_length; n++) {
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8000dd4:	e046      	b.n	8000e64 <compute_dft_max_amplitude+0x16c>
            float sample = samples[n];
 8000dd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	697a      	ldr	r2, [r7, #20]
 8000ddc:	4413      	add	r3, r2
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	627b      	str	r3, [r7, #36]	@ 0x24

            // Bereken real en imaginary met behulp van de huidige hoeken
            real_part += sample * cos_angle;
 8000de2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000de6:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dee:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8000df2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000df6:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
            imag_part += -sample * sin_angle;
 8000dfa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000dfe:	eeb1 7a67 	vneg.f32	s14, s15
 8000e02:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000e06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e0a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8000e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e12:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

            // Update hoeken met behulp van rotatiematrix (vermijd herberekenen van cos(n * angle))
            float new_cos = cos_angle * cos_step - sin_angle * sin_step;
 8000e16:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8000e1a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000e1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e22:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8000e26:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000e2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e32:	edc7 7a08 	vstr	s15, [r7, #32]
            float new_sin = cos_angle * sin_step + sin_angle * cos_step;
 8000e36:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8000e3a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e42:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8000e46:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000e4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e52:	edc7 7a07 	vstr	s15, [r7, #28]
            cos_angle = new_cos;
 8000e56:	6a3b      	ldr	r3, [r7, #32]
 8000e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
            sin_angle = new_sin;
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	64bb      	str	r3, [r7, #72]	@ 0x48
        for (int n = 0; n < signal_length; n++) {
 8000e5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e60:	3301      	adds	r3, #1
 8000e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8000e64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	dbb4      	blt.n	8000dd6 <compute_dft_max_amplitude+0xde>
        }

        // Bereken het kwadraat van de amplitude en schaal met 1/N^2 (i.p.v. sqrt op het einde)
        float amplitude_squared = (real_part * real_part + imag_part * imag_part) / (signal_length * signal_length);
 8000e6c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8000e70:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000e74:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8000e78:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000e7c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	fb03 f303 	mul.w	r3, r3, r3
 8000e86:	ee07 3a90 	vmov	s15, r3
 8000e8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e92:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        // Controleer of dit de grootste amplitude^2 is
        if (amplitude_squared > max_amplitude_squared) {
 8000e96:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000e9a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8000e9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea6:	dd01      	ble.n	8000eac <compute_dft_max_amplitude+0x1b4>
            max_amplitude_squared = amplitude_squared;
 8000ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int k = k_start; k <= k_end; k++) {
 8000eac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000eae:	3301      	adds	r3, #1
 8000eb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000eb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	f77f af67 	ble.w	8000d8a <compute_dft_max_amplitude+0x92>
        }
    }

    HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4809      	ldr	r0, [pc, #36]	@ (8000ee8 <compute_dft_max_amplitude+0x1f0>)
 8000ec4:	f001 fe7c 	bl	8002bc0 <HAL_GPIO_WritePin>
    return sqrtf(max_amplitude_squared); // Uiteindelijk pas de wortel nemen
 8000ec8:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 8000ecc:	f009 fc72 	bl	800a7b4 <sqrtf>
 8000ed0:	eef0 7a40 	vmov.f32	s15, s0
}
 8000ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ed8:	3760      	adds	r7, #96	@ 0x60
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	54442d18 	.word	0x54442d18
 8000ee4:	401921fb 	.word	0x401921fb
 8000ee8:	40020c00 	.word	0x40020c00

08000eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef0:	f000 fe5a 	bl	8001ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef4:	f000 f84c 	bl	8000f90 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef8:	f000 fa68 	bl	80013cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000efc:	f000 f98a 	bl	8001214 <MX_I2C1_Init>
  MX_USB_HOST_Init();
 8000f00:	f009 f802 	bl	8009f08 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8000f04:	f000 f8ae 	bl	8001064 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000f08:	f000 f8fe 	bl	8001108 <MX_ADC2_Init>
  MX_DAC_Init();
 8000f0c:	f000 f94e 	bl	80011ac <MX_DAC_Init>
  MX_TIM3_Init();
 8000f10:	f000 f9ae 	bl	8001270 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000f14:	f000 fa30 	bl	8001378 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8000f18:	f000 f9f8 	bl	800130c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);				// start the interrupt timer 3
 8000f1c:	4816      	ldr	r0, [pc, #88]	@ (8000f78 <main+0x8c>)
 8000f1e:	f004 fdc9 	bl	8005ab4 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
    {
	  if (buffer_full)
 8000f22:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <main+0x90>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d020      	beq.n	8000f6c <main+0x80>
	      {
	          buffer_full = false;  // Reset de vlag
 8000f2a:	4b14      	ldr	r3, [pc, #80]	@ (8000f7c <main+0x90>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
	          MaxAmplitude[0] = compute_dft_max_amplitude(samples, SAMPLE_SIZE, SAMPLE_RATE, 100, 200);
 8000f30:	23c8      	movs	r3, #200	@ 0xc8
 8000f32:	2264      	movs	r2, #100	@ 0x64
 8000f34:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8000f80 <main+0x94>
 8000f38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f3c:	4811      	ldr	r0, [pc, #68]	@ (8000f84 <main+0x98>)
 8000f3e:	f7ff fedb 	bl	8000cf8 <compute_dft_max_amplitude>
 8000f42:	eef0 7a40 	vmov.f32	s15, s0
 8000f46:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <main+0x9c>)
 8000f48:	edc3 7a00 	vstr	s15, [r3]

	          HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, MaxAmplitude[0]);	// setvalue on DAC1	PA4
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f88 <main+0x9c>)
 8000f4e:	edd3 7a00 	vldr	s15, [r3]
 8000f52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f56:	ee17 3a90 	vmov	r3, s15
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	480b      	ldr	r0, [pc, #44]	@ (8000f8c <main+0xa0>)
 8000f60:	f001 fc0e 	bl	8002780 <HAL_DAC_SetValue>
	          HAL_DAC_Start(&hdac, DAC_CHANNEL_1);							// execute new value
 8000f64:	2100      	movs	r1, #0
 8000f66:	4809      	ldr	r0, [pc, #36]	@ (8000f8c <main+0xa0>)
 8000f68:	f001 fbb3 	bl	80026d2 <HAL_DAC_Start>

	      }



	HAL_Delay(100);
 8000f6c:	2064      	movs	r0, #100	@ 0x64
 8000f6e:	f000 fe8d 	bl	8001c8c <HAL_Delay>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f72:	f008 ffef 	bl	8009f54 <MX_USB_HOST_Process>
	  if (buffer_full)
 8000f76:	e7d4      	b.n	8000f22 <main+0x36>
 8000f78:	20000190 	.word	0x20000190
 8000f7c:	2000067c 	.word	0x2000067c
 8000f80:	44fa0000 	.word	0x44fa0000
 8000f84:	20000278 	.word	0x20000278
 8000f88:	20000268 	.word	0x20000268
 8000f8c:	20000128 	.word	0x20000128

08000f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b094      	sub	sp, #80	@ 0x50
 8000f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f96:	f107 0320 	add.w	r3, r7, #32
 8000f9a:	2230      	movs	r2, #48	@ 0x30
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f009 fb7a 	bl	800a698 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa4:	f107 030c 	add.w	r3, r7, #12
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	4b28      	ldr	r3, [pc, #160]	@ (800105c <SystemClock_Config+0xcc>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbc:	4a27      	ldr	r2, [pc, #156]	@ (800105c <SystemClock_Config+0xcc>)
 8000fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc4:	4b25      	ldr	r3, [pc, #148]	@ (800105c <SystemClock_Config+0xcc>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	4b22      	ldr	r3, [pc, #136]	@ (8001060 <SystemClock_Config+0xd0>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a21      	ldr	r2, [pc, #132]	@ (8001060 <SystemClock_Config+0xd0>)
 8000fda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8001060 <SystemClock_Config+0xd0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fec:	2301      	movs	r3, #1
 8000fee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001000:	2308      	movs	r3, #8
 8001002:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001004:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001008:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800100a:	2302      	movs	r3, #2
 800100c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800100e:	2307      	movs	r3, #7
 8001010:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001012:	f107 0320 	add.w	r3, r7, #32
 8001016:	4618      	mov	r0, r3
 8001018:	f004 f864 	bl	80050e4 <HAL_RCC_OscConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001022:	f000 faf1 	bl	8001608 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001026:	230f      	movs	r3, #15
 8001028:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102a:	2302      	movs	r3, #2
 800102c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001032:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001036:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001038:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800103c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800103e:	f107 030c 	add.w	r3, r7, #12
 8001042:	2105      	movs	r1, #5
 8001044:	4618      	mov	r0, r3
 8001046:	f004 fac5 	bl	80055d4 <HAL_RCC_ClockConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001050:	f000 fada 	bl	8001608 <Error_Handler>
  }
}
 8001054:	bf00      	nop
 8001056:	3750      	adds	r7, #80	@ 0x50
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40023800 	.word	0x40023800
 8001060:	40007000 	.word	0x40007000

08001064 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800106a:	463b      	mov	r3, r7
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001076:	4b21      	ldr	r3, [pc, #132]	@ (80010fc <MX_ADC1_Init+0x98>)
 8001078:	4a21      	ldr	r2, [pc, #132]	@ (8001100 <MX_ADC1_Init+0x9c>)
 800107a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800107c:	4b1f      	ldr	r3, [pc, #124]	@ (80010fc <MX_ADC1_Init+0x98>)
 800107e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001082:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001084:	4b1d      	ldr	r3, [pc, #116]	@ (80010fc <MX_ADC1_Init+0x98>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800108a:	4b1c      	ldr	r3, [pc, #112]	@ (80010fc <MX_ADC1_Init+0x98>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001090:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <MX_ADC1_Init+0x98>)
 8001092:	2200      	movs	r2, #0
 8001094:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001096:	4b19      	ldr	r3, [pc, #100]	@ (80010fc <MX_ADC1_Init+0x98>)
 8001098:	2200      	movs	r2, #0
 800109a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800109e:	4b17      	ldr	r3, [pc, #92]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a4:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010a6:	4a17      	ldr	r2, [pc, #92]	@ (8001104 <MX_ADC1_Init+0xa0>)
 80010a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010aa:	4b14      	ldr	r3, [pc, #80]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010b0:	4b12      	ldr	r3, [pc, #72]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b6:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010be:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c4:	480d      	ldr	r0, [pc, #52]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010c6:	f000 fe05 	bl	8001cd4 <HAL_ADC_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010d0:	f000 fa9a 	bl	8001608 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010d4:	230b      	movs	r3, #11
 80010d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010d8:	2301      	movs	r3, #1
 80010da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010dc:	2300      	movs	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010e0:	463b      	mov	r3, r7
 80010e2:	4619      	mov	r1, r3
 80010e4:	4805      	ldr	r0, [pc, #20]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010e6:	f000 ffa3 	bl	8002030 <HAL_ADC_ConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010f0:	f000 fa8a 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000098 	.word	0x20000098
 8001100:	40012000 	.word	0x40012000
 8001104:	0f000001 	.word	0x0f000001

08001108 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800110e:	463b      	mov	r3, r7
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800111a:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <MX_ADC2_Init+0x98>)
 800111c:	4a21      	ldr	r2, [pc, #132]	@ (80011a4 <MX_ADC2_Init+0x9c>)
 800111e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001120:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <MX_ADC2_Init+0x98>)
 8001122:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001126:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001128:	4b1d      	ldr	r3, [pc, #116]	@ (80011a0 <MX_ADC2_Init+0x98>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800112e:	4b1c      	ldr	r3, [pc, #112]	@ (80011a0 <MX_ADC2_Init+0x98>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001134:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <MX_ADC2_Init+0x98>)
 8001136:	2200      	movs	r2, #0
 8001138:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800113a:	4b19      	ldr	r3, [pc, #100]	@ (80011a0 <MX_ADC2_Init+0x98>)
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001142:	4b17      	ldr	r3, [pc, #92]	@ (80011a0 <MX_ADC2_Init+0x98>)
 8001144:	2200      	movs	r2, #0
 8001146:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001148:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <MX_ADC2_Init+0x98>)
 800114a:	4a17      	ldr	r2, [pc, #92]	@ (80011a8 <MX_ADC2_Init+0xa0>)
 800114c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800114e:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <MX_ADC2_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001154:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <MX_ADC2_Init+0x98>)
 8001156:	2201      	movs	r2, #1
 8001158:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800115a:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <MX_ADC2_Init+0x98>)
 800115c:	2200      	movs	r2, #0
 800115e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001162:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <MX_ADC2_Init+0x98>)
 8001164:	2201      	movs	r2, #1
 8001166:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001168:	480d      	ldr	r0, [pc, #52]	@ (80011a0 <MX_ADC2_Init+0x98>)
 800116a:	f000 fdb3 	bl	8001cd4 <HAL_ADC_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001174:	f000 fa48 	bl	8001608 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001178:	230c      	movs	r3, #12
 800117a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800117c:	2301      	movs	r3, #1
 800117e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001184:	463b      	mov	r3, r7
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	@ (80011a0 <MX_ADC2_Init+0x98>)
 800118a:	f000 ff51 	bl	8002030 <HAL_ADC_ConfigChannel>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001194:	f000 fa38 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200000e0 	.word	0x200000e0
 80011a4:	40012100 	.word	0x40012100
 80011a8:	0f000001 	.word	0x0f000001

080011ac <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011b2:	463b      	mov	r3, r7
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80011ba:	4b14      	ldr	r3, [pc, #80]	@ (800120c <MX_DAC_Init+0x60>)
 80011bc:	4a14      	ldr	r2, [pc, #80]	@ (8001210 <MX_DAC_Init+0x64>)
 80011be:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80011c0:	4812      	ldr	r0, [pc, #72]	@ (800120c <MX_DAC_Init+0x60>)
 80011c2:	f001 fa64 	bl	800268e <HAL_DAC_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80011cc:	f000 fa1c 	bl	8001608 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011d0:	2300      	movs	r3, #0
 80011d2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011d8:	463b      	mov	r3, r7
 80011da:	2200      	movs	r2, #0
 80011dc:	4619      	mov	r1, r3
 80011de:	480b      	ldr	r0, [pc, #44]	@ (800120c <MX_DAC_Init+0x60>)
 80011e0:	f001 faf8 	bl	80027d4 <HAL_DAC_ConfigChannel>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80011ea:	f000 fa0d 	bl	8001608 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80011ee:	463b      	mov	r3, r7
 80011f0:	2210      	movs	r2, #16
 80011f2:	4619      	mov	r1, r3
 80011f4:	4805      	ldr	r0, [pc, #20]	@ (800120c <MX_DAC_Init+0x60>)
 80011f6:	f001 faed 	bl	80027d4 <HAL_DAC_ConfigChannel>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001200:	f000 fa02 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000128 	.word	0x20000128
 8001210:	40007400 	.word	0x40007400

08001214 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <MX_I2C1_Init+0x50>)
 800121a:	4a13      	ldr	r2, [pc, #76]	@ (8001268 <MX_I2C1_Init+0x54>)
 800121c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800121e:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <MX_I2C1_Init+0x50>)
 8001220:	4a12      	ldr	r2, [pc, #72]	@ (800126c <MX_I2C1_Init+0x58>)
 8001222:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <MX_I2C1_Init+0x50>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800122a:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <MX_I2C1_Init+0x50>)
 800122c:	2200      	movs	r2, #0
 800122e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001230:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <MX_I2C1_Init+0x50>)
 8001232:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001236:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001238:	4b0a      	ldr	r3, [pc, #40]	@ (8001264 <MX_I2C1_Init+0x50>)
 800123a:	2200      	movs	r2, #0
 800123c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800123e:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <MX_I2C1_Init+0x50>)
 8001240:	2200      	movs	r2, #0
 8001242:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001244:	4b07      	ldr	r3, [pc, #28]	@ (8001264 <MX_I2C1_Init+0x50>)
 8001246:	2200      	movs	r2, #0
 8001248:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <MX_I2C1_Init+0x50>)
 800124c:	2200      	movs	r2, #0
 800124e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001250:	4804      	ldr	r0, [pc, #16]	@ (8001264 <MX_I2C1_Init+0x50>)
 8001252:	f003 fe03 	bl	8004e5c <HAL_I2C_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800125c:	f000 f9d4 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	2000013c 	.word	0x2000013c
 8001268:	40005400 	.word	0x40005400
 800126c:	000186a0 	.word	0x000186a0

08001270 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
	// note that the APB timerclock is used. In this example 168MHz/2 = 84MHz
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001284:	463b      	mov	r3, r7
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */
  // timer 0.1 sec = 1000*8400 / 84000
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800128c:	4b1d      	ldr	r3, [pc, #116]	@ (8001304 <MX_TIM3_Init+0x94>)
 800128e:	4a1e      	ldr	r2, [pc, #120]	@ (8001308 <MX_TIM3_Init+0x98>)
 8001290:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 420-1;
 8001292:	4b1c      	ldr	r3, [pc, #112]	@ (8001304 <MX_TIM3_Init+0x94>)
 8001294:	f240 12a3 	movw	r2, #419	@ 0x1a3
 8001298:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800129a:	4b1a      	ldr	r3, [pc, #104]	@ (8001304 <MX_TIM3_Init+0x94>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80012a0:	4b18      	ldr	r3, [pc, #96]	@ (8001304 <MX_TIM3_Init+0x94>)
 80012a2:	2263      	movs	r2, #99	@ 0x63
 80012a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a6:	4b17      	ldr	r3, [pc, #92]	@ (8001304 <MX_TIM3_Init+0x94>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012ac:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <MX_TIM3_Init+0x94>)
 80012ae:	2280      	movs	r2, #128	@ 0x80
 80012b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012b2:	4814      	ldr	r0, [pc, #80]	@ (8001304 <MX_TIM3_Init+0x94>)
 80012b4:	f004 fbae 	bl	8005a14 <HAL_TIM_Base_Init>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80012be:	f000 f9a3 	bl	8001608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	4619      	mov	r1, r3
 80012ce:	480d      	ldr	r0, [pc, #52]	@ (8001304 <MX_TIM3_Init+0x94>)
 80012d0:	f004 fd50 	bl	8005d74 <HAL_TIM_ConfigClockSource>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80012da:	f000 f995 	bl	8001608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012de:	2300      	movs	r3, #0
 80012e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e2:	2300      	movs	r3, #0
 80012e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012e6:	463b      	mov	r3, r7
 80012e8:	4619      	mov	r1, r3
 80012ea:	4806      	ldr	r0, [pc, #24]	@ (8001304 <MX_TIM3_Init+0x94>)
 80012ec:	f004 ff82 	bl	80061f4 <HAL_TIMEx_MasterConfigSynchronization>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80012f6:	f000 f987 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012fa:	bf00      	nop
 80012fc:	3718      	adds	r7, #24
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000190 	.word	0x20000190
 8001308:	40000400 	.word	0x40000400

0800130c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001312:	463b      	mov	r3, r7
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800131a:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <MX_TIM7_Init+0x64>)
 800131c:	4a15      	ldr	r2, [pc, #84]	@ (8001374 <MX_TIM7_Init+0x68>)
 800131e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2800-1;
 8001320:	4b13      	ldr	r3, [pc, #76]	@ (8001370 <MX_TIM7_Init+0x64>)
 8001322:	f640 22ef 	movw	r2, #2799	@ 0xaef
 8001326:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001328:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <MX_TIM7_Init+0x64>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 800132e:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <MX_TIM7_Init+0x64>)
 8001330:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001334:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001336:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <MX_TIM7_Init+0x64>)
 8001338:	2280      	movs	r2, #128	@ 0x80
 800133a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800133c:	480c      	ldr	r0, [pc, #48]	@ (8001370 <MX_TIM7_Init+0x64>)
 800133e:	f004 fb69 	bl	8005a14 <HAL_TIM_Base_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001348:	f000 f95e 	bl	8001608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134c:	2300      	movs	r3, #0
 800134e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001350:	2300      	movs	r3, #0
 8001352:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001354:	463b      	mov	r3, r7
 8001356:	4619      	mov	r1, r3
 8001358:	4805      	ldr	r0, [pc, #20]	@ (8001370 <MX_TIM7_Init+0x64>)
 800135a:	f004 ff4b 	bl	80061f4 <HAL_TIMEx_MasterConfigSynchronization>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001364:	f000 f950 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200001d8 	.word	0x200001d8
 8001374:	40001400 	.word	0x40001400

08001378 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800137c:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 800137e:	4a12      	ldr	r2, [pc, #72]	@ (80013c8 <MX_USART2_UART_Init+0x50>)
 8001380:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001382:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 8001384:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001388:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800138a:	4b0e      	ldr	r3, [pc, #56]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001396:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800139c:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 800139e:	220c      	movs	r2, #12
 80013a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a2:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a8:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ae:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <MX_USART2_UART_Init+0x4c>)
 80013b0:	f004 ffb0 	bl	8006314 <HAL_UART_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ba:	f000 f925 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000220 	.word	0x20000220
 80013c8:	40004400 	.word	0x40004400

080013cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08c      	sub	sp, #48	@ 0x30
 80013d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d2:	f107 031c 	add.w	r3, r7, #28
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
 80013e6:	4b82      	ldr	r3, [pc, #520]	@ (80015f0 <MX_GPIO_Init+0x224>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	4a81      	ldr	r2, [pc, #516]	@ (80015f0 <MX_GPIO_Init+0x224>)
 80013ec:	f043 0310 	orr.w	r3, r3, #16
 80013f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f2:	4b7f      	ldr	r3, [pc, #508]	@ (80015f0 <MX_GPIO_Init+0x224>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	f003 0310 	and.w	r3, r3, #16
 80013fa:	61bb      	str	r3, [r7, #24]
 80013fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	4b7b      	ldr	r3, [pc, #492]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	4a7a      	ldr	r2, [pc, #488]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	6313      	str	r3, [r2, #48]	@ 0x30
 800140e:	4b78      	ldr	r3, [pc, #480]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	4b74      	ldr	r3, [pc, #464]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	4a73      	ldr	r2, [pc, #460]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001424:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001428:	6313      	str	r3, [r2, #48]	@ 0x30
 800142a:	4b71      	ldr	r3, [pc, #452]	@ (80015f0 <MX_GPIO_Init+0x224>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	4b6d      	ldr	r3, [pc, #436]	@ (80015f0 <MX_GPIO_Init+0x224>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	4a6c      	ldr	r2, [pc, #432]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6313      	str	r3, [r2, #48]	@ 0x30
 8001446:	4b6a      	ldr	r3, [pc, #424]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	4b66      	ldr	r3, [pc, #408]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	4a65      	ldr	r2, [pc, #404]	@ (80015f0 <MX_GPIO_Init+0x224>)
 800145c:	f043 0302 	orr.w	r3, r3, #2
 8001460:	6313      	str	r3, [r2, #48]	@ 0x30
 8001462:	4b63      	ldr	r3, [pc, #396]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	4b5f      	ldr	r3, [pc, #380]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a5e      	ldr	r2, [pc, #376]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001478:	f043 0308 	orr.w	r3, r3, #8
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b5c      	ldr	r3, [pc, #368]	@ (80015f0 <MX_GPIO_Init+0x224>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2108      	movs	r1, #8
 800148e:	4859      	ldr	r0, [pc, #356]	@ (80015f4 <MX_GPIO_Init+0x228>)
 8001490:	f001 fb96 	bl	8002bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001494:	2201      	movs	r2, #1
 8001496:	2101      	movs	r1, #1
 8001498:	4857      	ldr	r0, [pc, #348]	@ (80015f8 <MX_GPIO_Init+0x22c>)
 800149a:	f001 fb91 	bl	8002bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800149e:	2200      	movs	r2, #0
 80014a0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80014a4:	4855      	ldr	r0, [pc, #340]	@ (80015fc <MX_GPIO_Init+0x230>)
 80014a6:	f001 fb8b 	bl	8002bc0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80014aa:	2308      	movs	r3, #8
 80014ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ae:	2301      	movs	r3, #1
 80014b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b6:	2300      	movs	r3, #0
 80014b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80014ba:	f107 031c 	add.w	r3, r7, #28
 80014be:	4619      	mov	r1, r3
 80014c0:	484c      	ldr	r0, [pc, #304]	@ (80015f4 <MX_GPIO_Init+0x228>)
 80014c2:	f001 f9e1 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80014c6:	2301      	movs	r3, #1
 80014c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ca:	2301      	movs	r3, #1
 80014cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2300      	movs	r3, #0
 80014d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80014d6:	f107 031c 	add.w	r3, r7, #28
 80014da:	4619      	mov	r1, r3
 80014dc:	4846      	ldr	r0, [pc, #280]	@ (80015f8 <MX_GPIO_Init+0x22c>)
 80014de:	f001 f9d3 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80014e2:	2308      	movs	r3, #8
 80014e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e6:	2302      	movs	r3, #2
 80014e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ee:	2300      	movs	r3, #0
 80014f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014f2:	2305      	movs	r3, #5
 80014f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80014f6:	f107 031c 	add.w	r3, r7, #28
 80014fa:	4619      	mov	r1, r3
 80014fc:	483e      	ldr	r0, [pc, #248]	@ (80015f8 <MX_GPIO_Init+0x22c>)
 80014fe:	f001 f9c3 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001502:	2301      	movs	r3, #1
 8001504:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001506:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800150a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001510:	f107 031c 	add.w	r3, r7, #28
 8001514:	4619      	mov	r1, r3
 8001516:	483a      	ldr	r0, [pc, #232]	@ (8001600 <MX_GPIO_Init+0x234>)
 8001518:	f001 f9b6 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800151c:	23c0      	movs	r3, #192	@ 0xc0
 800151e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001520:	2302      	movs	r3, #2
 8001522:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800152c:	2305      	movs	r3, #5
 800152e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001530:	f107 031c 	add.w	r3, r7, #28
 8001534:	4619      	mov	r1, r3
 8001536:	4832      	ldr	r0, [pc, #200]	@ (8001600 <MX_GPIO_Init+0x234>)
 8001538:	f001 f9a6 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800153c:	2304      	movs	r3, #4
 800153e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001548:	f107 031c 	add.w	r3, r7, #28
 800154c:	4619      	mov	r1, r3
 800154e:	482d      	ldr	r0, [pc, #180]	@ (8001604 <MX_GPIO_Init+0x238>)
 8001550:	f001 f99a 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001554:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001558:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001562:	2300      	movs	r3, #0
 8001564:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001566:	2305      	movs	r3, #5
 8001568:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800156a:	f107 031c 	add.w	r3, r7, #28
 800156e:	4619      	mov	r1, r3
 8001570:	4824      	ldr	r0, [pc, #144]	@ (8001604 <MX_GPIO_Init+0x238>)
 8001572:	f001 f989 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001576:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800157a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157c:	2301      	movs	r3, #1
 800157e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001588:	f107 031c 	add.w	r3, r7, #28
 800158c:	4619      	mov	r1, r3
 800158e:	481b      	ldr	r0, [pc, #108]	@ (80015fc <MX_GPIO_Init+0x230>)
 8001590:	f001 f97a 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001594:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001598:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015a6:	2306      	movs	r3, #6
 80015a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015aa:	f107 031c 	add.w	r3, r7, #28
 80015ae:	4619      	mov	r1, r3
 80015b0:	4811      	ldr	r0, [pc, #68]	@ (80015f8 <MX_GPIO_Init+0x22c>)
 80015b2:	f001 f969 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80015b6:	2320      	movs	r3, #32
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015c2:	f107 031c 	add.w	r3, r7, #28
 80015c6:	4619      	mov	r1, r3
 80015c8:	480c      	ldr	r0, [pc, #48]	@ (80015fc <MX_GPIO_Init+0x230>)
 80015ca:	f001 f95d 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80015ce:	2302      	movs	r3, #2
 80015d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80015d2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80015d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80015dc:	f107 031c 	add.w	r3, r7, #28
 80015e0:	4619      	mov	r1, r3
 80015e2:	4804      	ldr	r0, [pc, #16]	@ (80015f4 <MX_GPIO_Init+0x228>)
 80015e4:	f001 f950 	bl	8002888 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015e8:	bf00      	nop
 80015ea:	3730      	adds	r7, #48	@ 0x30
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40020800 	.word	0x40020800
 80015fc:	40020c00 	.word	0x40020c00
 8001600:	40020000 	.word	0x40020000
 8001604:	40020400 	.word	0x40020400

08001608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	4b10      	ldr	r3, [pc, #64]	@ (8001664 <HAL_MspInit+0x4c>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001626:	4a0f      	ldr	r2, [pc, #60]	@ (8001664 <HAL_MspInit+0x4c>)
 8001628:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800162c:	6453      	str	r3, [r2, #68]	@ 0x44
 800162e:	4b0d      	ldr	r3, [pc, #52]	@ (8001664 <HAL_MspInit+0x4c>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001632:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001636:	607b      	str	r3, [r7, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	603b      	str	r3, [r7, #0]
 800163e:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <HAL_MspInit+0x4c>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001642:	4a08      	ldr	r2, [pc, #32]	@ (8001664 <HAL_MspInit+0x4c>)
 8001644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001648:	6413      	str	r3, [r2, #64]	@ 0x40
 800164a:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <HAL_MspInit+0x4c>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001656:	2007      	movs	r0, #7
 8001658:	f000 ffd8 	bl	800260c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40023800 	.word	0x40023800

08001668 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08c      	sub	sp, #48	@ 0x30
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001670:	f107 031c 	add.w	r3, r7, #28
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]
 800167e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a2e      	ldr	r2, [pc, #184]	@ (8001740 <HAL_ADC_MspInit+0xd8>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d128      	bne.n	80016dc <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	61bb      	str	r3, [r7, #24]
 800168e:	4b2d      	ldr	r3, [pc, #180]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001692:	4a2c      	ldr	r2, [pc, #176]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 8001694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001698:	6453      	str	r3, [r2, #68]	@ 0x44
 800169a:	4b2a      	ldr	r3, [pc, #168]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016a2:	61bb      	str	r3, [r7, #24]
 80016a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	4b26      	ldr	r3, [pc, #152]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a25      	ldr	r2, [pc, #148]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 80016b0:	f043 0304 	orr.w	r3, r3, #4
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b23      	ldr	r3, [pc, #140]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0304 	and.w	r3, r3, #4
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016c2:	2302      	movs	r3, #2
 80016c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016c6:	2303      	movs	r3, #3
 80016c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ce:	f107 031c 	add.w	r3, r7, #28
 80016d2:	4619      	mov	r1, r3
 80016d4:	481c      	ldr	r0, [pc, #112]	@ (8001748 <HAL_ADC_MspInit+0xe0>)
 80016d6:	f001 f8d7 	bl	8002888 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80016da:	e02c      	b.n	8001736 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a1a      	ldr	r2, [pc, #104]	@ (800174c <HAL_ADC_MspInit+0xe4>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d127      	bne.n	8001736 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ee:	4a15      	ldr	r2, [pc, #84]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 80016f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016fe:	613b      	str	r3, [r7, #16]
 8001700:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	4a0e      	ldr	r2, [pc, #56]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 800170c:	f043 0304 	orr.w	r3, r3, #4
 8001710:	6313      	str	r3, [r2, #48]	@ 0x30
 8001712:	4b0c      	ldr	r3, [pc, #48]	@ (8001744 <HAL_ADC_MspInit+0xdc>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	f003 0304 	and.w	r3, r3, #4
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800171e:	2306      	movs	r3, #6
 8001720:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001722:	2303      	movs	r3, #3
 8001724:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	2300      	movs	r3, #0
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800172a:	f107 031c 	add.w	r3, r7, #28
 800172e:	4619      	mov	r1, r3
 8001730:	4805      	ldr	r0, [pc, #20]	@ (8001748 <HAL_ADC_MspInit+0xe0>)
 8001732:	f001 f8a9 	bl	8002888 <HAL_GPIO_Init>
}
 8001736:	bf00      	nop
 8001738:	3730      	adds	r7, #48	@ 0x30
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40012000 	.word	0x40012000
 8001744:	40023800 	.word	0x40023800
 8001748:	40020800 	.word	0x40020800
 800174c:	40012100 	.word	0x40012100

08001750 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08a      	sub	sp, #40	@ 0x28
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001758:	f107 0314 	add.w	r3, r7, #20
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a17      	ldr	r2, [pc, #92]	@ (80017cc <HAL_DAC_MspInit+0x7c>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d127      	bne.n	80017c2 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	613b      	str	r3, [r7, #16]
 8001776:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <HAL_DAC_MspInit+0x80>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177a:	4a15      	ldr	r2, [pc, #84]	@ (80017d0 <HAL_DAC_MspInit+0x80>)
 800177c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001780:	6413      	str	r3, [r2, #64]	@ 0x40
 8001782:	4b13      	ldr	r3, [pc, #76]	@ (80017d0 <HAL_DAC_MspInit+0x80>)
 8001784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001786:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <HAL_DAC_MspInit+0x80>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	4a0e      	ldr	r2, [pc, #56]	@ (80017d0 <HAL_DAC_MspInit+0x80>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6313      	str	r3, [r2, #48]	@ 0x30
 800179e:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <HAL_DAC_MspInit+0x80>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80017aa:	2330      	movs	r3, #48	@ 0x30
 80017ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ae:	2303      	movs	r3, #3
 80017b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b6:	f107 0314 	add.w	r3, r7, #20
 80017ba:	4619      	mov	r1, r3
 80017bc:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <HAL_DAC_MspInit+0x84>)
 80017be:	f001 f863 	bl	8002888 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 80017c2:	bf00      	nop
 80017c4:	3728      	adds	r7, #40	@ 0x28
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40007400 	.word	0x40007400
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40020000 	.word	0x40020000

080017d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a19      	ldr	r2, [pc, #100]	@ (800185c <HAL_I2C_MspInit+0x84>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d12c      	bne.n	8001854 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <HAL_I2C_MspInit+0x88>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	4a17      	ldr	r2, [pc, #92]	@ (8001860 <HAL_I2C_MspInit+0x88>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	6313      	str	r3, [r2, #48]	@ 0x30
 800180a:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <HAL_I2C_MspInit+0x88>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001816:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800181a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800181c:	2312      	movs	r3, #18
 800181e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001820:	2301      	movs	r3, #1
 8001822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001824:	2300      	movs	r3, #0
 8001826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001828:	2304      	movs	r3, #4
 800182a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	4619      	mov	r1, r3
 8001832:	480c      	ldr	r0, [pc, #48]	@ (8001864 <HAL_I2C_MspInit+0x8c>)
 8001834:	f001 f828 	bl	8002888 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <HAL_I2C_MspInit+0x88>)
 800183e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001840:	4a07      	ldr	r2, [pc, #28]	@ (8001860 <HAL_I2C_MspInit+0x88>)
 8001842:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001846:	6413      	str	r3, [r2, #64]	@ 0x40
 8001848:	4b05      	ldr	r3, [pc, #20]	@ (8001860 <HAL_I2C_MspInit+0x88>)
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001854:	bf00      	nop
 8001856:	3728      	adds	r7, #40	@ 0x28
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40005400 	.word	0x40005400
 8001860:	40023800 	.word	0x40023800
 8001864:	40020400 	.word	0x40020400

08001868 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a1c      	ldr	r2, [pc, #112]	@ (80018e8 <HAL_TIM_Base_MspInit+0x80>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d116      	bne.n	80018a8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b1b      	ldr	r3, [pc, #108]	@ (80018ec <HAL_TIM_Base_MspInit+0x84>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001882:	4a1a      	ldr	r2, [pc, #104]	@ (80018ec <HAL_TIM_Base_MspInit+0x84>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	6413      	str	r3, [r2, #64]	@ 0x40
 800188a:	4b18      	ldr	r3, [pc, #96]	@ (80018ec <HAL_TIM_Base_MspInit+0x84>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2100      	movs	r1, #0
 800189a:	201d      	movs	r0, #29
 800189c:	f000 fec1 	bl	8002622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018a0:	201d      	movs	r0, #29
 80018a2:	f000 feda 	bl	800265a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80018a6:	e01a      	b.n	80018de <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a10      	ldr	r2, [pc, #64]	@ (80018f0 <HAL_TIM_Base_MspInit+0x88>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d115      	bne.n	80018de <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <HAL_TIM_Base_MspInit+0x84>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ba:	4a0c      	ldr	r2, [pc, #48]	@ (80018ec <HAL_TIM_Base_MspInit+0x84>)
 80018bc:	f043 0320 	orr.w	r3, r3, #32
 80018c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c2:	4b0a      	ldr	r3, [pc, #40]	@ (80018ec <HAL_TIM_Base_MspInit+0x84>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c6:	f003 0320 	and.w	r3, r3, #32
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	2037      	movs	r0, #55	@ 0x37
 80018d4:	f000 fea5 	bl	8002622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80018d8:	2037      	movs	r0, #55	@ 0x37
 80018da:	f000 febe 	bl	800265a <HAL_NVIC_EnableIRQ>
}
 80018de:	bf00      	nop
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40000400 	.word	0x40000400
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40001400 	.word	0x40001400

080018f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08a      	sub	sp, #40	@ 0x28
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a19      	ldr	r2, [pc, #100]	@ (8001978 <HAL_UART_MspInit+0x84>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d12b      	bne.n	800196e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	613b      	str	r3, [r7, #16]
 800191a:	4b18      	ldr	r3, [pc, #96]	@ (800197c <HAL_UART_MspInit+0x88>)
 800191c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191e:	4a17      	ldr	r2, [pc, #92]	@ (800197c <HAL_UART_MspInit+0x88>)
 8001920:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001924:	6413      	str	r3, [r2, #64]	@ 0x40
 8001926:	4b15      	ldr	r3, [pc, #84]	@ (800197c <HAL_UART_MspInit+0x88>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	4b11      	ldr	r3, [pc, #68]	@ (800197c <HAL_UART_MspInit+0x88>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193a:	4a10      	ldr	r2, [pc, #64]	@ (800197c <HAL_UART_MspInit+0x88>)
 800193c:	f043 0301 	orr.w	r3, r3, #1
 8001940:	6313      	str	r3, [r2, #48]	@ 0x30
 8001942:	4b0e      	ldr	r3, [pc, #56]	@ (800197c <HAL_UART_MspInit+0x88>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800194e:	230c      	movs	r3, #12
 8001950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001952:	2302      	movs	r3, #2
 8001954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195a:	2303      	movs	r3, #3
 800195c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800195e:	2307      	movs	r3, #7
 8001960:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001962:	f107 0314 	add.w	r3, r7, #20
 8001966:	4619      	mov	r1, r3
 8001968:	4805      	ldr	r0, [pc, #20]	@ (8001980 <HAL_UART_MspInit+0x8c>)
 800196a:	f000 ff8d 	bl	8002888 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800196e:	bf00      	nop
 8001970:	3728      	adds	r7, #40	@ 0x28
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40004400 	.word	0x40004400
 800197c:	40023800 	.word	0x40023800
 8001980:	40020000 	.word	0x40020000

08001984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001992:	b480      	push	{r7}
 8001994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001996:	bf00      	nop
 8001998:	e7fd      	b.n	8001996 <HardFault_Handler+0x4>

0800199a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800199e:	bf00      	nop
 80019a0:	e7fd      	b.n	800199e <MemManage_Handler+0x4>

080019a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a6:	bf00      	nop
 80019a8:	e7fd      	b.n	80019a6 <BusFault_Handler+0x4>

080019aa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ae:	bf00      	nop
 80019b0:	e7fd      	b.n	80019ae <UsageFault_Handler+0x4>

080019b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b2:	b480      	push	{r7}
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e0:	f000 f934 	bl	8001c4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019ee:	4817      	ldr	r0, [pc, #92]	@ (8001a4c <TIM3_IRQHandler+0x64>)
 80019f0:	f004 f8d0 	bl	8005b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */


  HAL_ADC_Start(&hadc1);										// start conversion
 80019f4:	4816      	ldr	r0, [pc, #88]	@ (8001a50 <TIM3_IRQHandler+0x68>)
 80019f6:	f000 f9b1 	bl	8001d5c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1,11);							// wait for conversion to end -- mux ADC123_IN11 input PC1
 80019fa:	210b      	movs	r1, #11
 80019fc:	4814      	ldr	r0, [pc, #80]	@ (8001a50 <TIM3_IRQHandler+0x68>)
 80019fe:	f000 fa7f 	bl	8001f00 <HAL_ADC_PollForConversion>
  float newValue = HAL_ADC_GetValue(&hadc1);
 8001a02:	4813      	ldr	r0, [pc, #76]	@ (8001a50 <TIM3_IRQHandler+0x68>)
 8001a04:	f000 fb07 	bl	8002016 <HAL_ADC_GetValue>
 8001a08:	ee07 0a90 	vmov	s15, r0
 8001a0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a10:	edc7 7a01 	vstr	s15, [r7, #4]

  samples[sample_index] = newValue;  // Vervang de oudste waarde met de nieuwe waarde
 8001a14:	4b0f      	ldr	r3, [pc, #60]	@ (8001a54 <TIM3_IRQHandler+0x6c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0f      	ldr	r2, [pc, #60]	@ (8001a58 <TIM3_IRQHandler+0x70>)
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	601a      	str	r2, [r3, #0]

  // Controleer of de pointer "teruggesprongen" is
  if (sample_index == SAMPLE_SIZE - 1) {
 8001a22:	4b0c      	ldr	r3, [pc, #48]	@ (8001a54 <TIM3_IRQHandler+0x6c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2bff      	cmp	r3, #255	@ 0xff
 8001a28:	d102      	bne.n	8001a30 <TIM3_IRQHandler+0x48>
          // Pointer gaat van het einde terug naar het begin
          buffer_full = true;  // Buffer is "vol"
 8001a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <TIM3_IRQHandler+0x74>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	701a      	strb	r2, [r3, #0]
      }

  // Verhoog de index en maak er een circulaire buffer van
  sample_index = (sample_index + 1) % SAMPLE_SIZE;
 8001a30:	4b08      	ldr	r3, [pc, #32]	@ (8001a54 <TIM3_IRQHandler+0x6c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	3301      	adds	r3, #1
 8001a36:	425a      	negs	r2, r3
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	bf58      	it	pl
 8001a3e:	4253      	negpl	r3, r2
 8001a40:	4a04      	ldr	r2, [pc, #16]	@ (8001a54 <TIM3_IRQHandler+0x6c>)
 8001a42:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20000190 	.word	0x20000190
 8001a50:	20000098 	.word	0x20000098
 8001a54:	20000678 	.word	0x20000678
 8001a58:	20000278 	.word	0x20000278
 8001a5c:	2000067c 	.word	0x2000067c

08001a60 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001a60:	b5b0      	push	{r4, r5, r7, lr}
 8001a62:	b088      	sub	sp, #32
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001a66:	480d      	ldr	r0, [pc, #52]	@ (8001a9c <TIM7_IRQHandler+0x3c>)
 8001a68:	f004 f894 	bl	8005b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  uint8_t message[] = "Hallo vanaf STM32 via RS232!\r\n";
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <TIM7_IRQHandler+0x40>)
 8001a6e:	463c      	mov	r4, r7
 8001a70:	461d      	mov	r5, r3
 8001a72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a76:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001a7a:	c407      	stmia	r4!, {r0, r1, r2}
 8001a7c:	8023      	strh	r3, [r4, #0]
 8001a7e:	3402      	adds	r4, #2
 8001a80:	0c1b      	lsrs	r3, r3, #16
 8001a82:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart2, message, sizeof(message) - 1, HAL_MAX_DELAY);
 8001a84:	4639      	mov	r1, r7
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a8a:	221e      	movs	r2, #30
 8001a8c:	4805      	ldr	r0, [pc, #20]	@ (8001aa4 <TIM7_IRQHandler+0x44>)
 8001a8e:	f004 fc91 	bl	80063b4 <HAL_UART_Transmit>

  /* USER CODE END TIM7_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	3720      	adds	r7, #32
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bdb0      	pop	{r4, r5, r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200001d8 	.word	0x200001d8
 8001aa0:	0800b30c 	.word	0x0800b30c
 8001aa4:	20000220 	.word	0x20000220

08001aa8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001aac:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <OTG_FS_IRQHandler+0x10>)
 8001aae:	f001 fb81 	bl	80031b4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000a64 	.word	0x20000a64

08001abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac4:	4a14      	ldr	r2, [pc, #80]	@ (8001b18 <_sbrk+0x5c>)
 8001ac6:	4b15      	ldr	r3, [pc, #84]	@ (8001b1c <_sbrk+0x60>)
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad0:	4b13      	ldr	r3, [pc, #76]	@ (8001b20 <_sbrk+0x64>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d102      	bne.n	8001ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <_sbrk+0x64>)
 8001ada:	4a12      	ldr	r2, [pc, #72]	@ (8001b24 <_sbrk+0x68>)
 8001adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ade:	4b10      	ldr	r3, [pc, #64]	@ (8001b20 <_sbrk+0x64>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d207      	bcs.n	8001afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aec:	f008 fdec 	bl	800a6c8 <__errno>
 8001af0:	4603      	mov	r3, r0
 8001af2:	220c      	movs	r2, #12
 8001af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001afa:	e009      	b.n	8001b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <_sbrk+0x64>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b02:	4b07      	ldr	r3, [pc, #28]	@ (8001b20 <_sbrk+0x64>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	4a05      	ldr	r2, [pc, #20]	@ (8001b20 <_sbrk+0x64>)
 8001b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20020000 	.word	0x20020000
 8001b1c:	00000400 	.word	0x00000400
 8001b20:	20000680 	.word	0x20000680
 8001b24:	20000f90 	.word	0x20000f90

08001b28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b2c:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <SystemInit+0x28>)
 8001b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b32:	4a07      	ldr	r2, [pc, #28]	@ (8001b50 <SystemInit+0x28>)
 8001b34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b3c:	4b04      	ldr	r3, [pc, #16]	@ (8001b50 <SystemInit+0x28>)
 8001b3e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b42:	609a      	str	r2, [r3, #8]
#endif
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b5a:	e003      	b.n	8001b64 <LoopCopyDataInit>

08001b5c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b5e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b60:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b62:	3104      	adds	r1, #4

08001b64 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b64:	480b      	ldr	r0, [pc, #44]	@ (8001b94 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b66:	4b0c      	ldr	r3, [pc, #48]	@ (8001b98 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b68:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b6a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b6c:	d3f6      	bcc.n	8001b5c <CopyDataInit>
  ldr  r2, =_sbss
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001b9c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b70:	e002      	b.n	8001b78 <LoopFillZerobss>

08001b72 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b72:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b74:	f842 3b04 	str.w	r3, [r2], #4

08001b78 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b7a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b7c:	d3f9      	bcc.n	8001b72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b7e:	f7ff ffd3 	bl	8001b28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b82:	f008 fda7 	bl	800a6d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b86:	f7ff f9b1 	bl	8000eec <main>
  bx  lr    
 8001b8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b8c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001b90:	0800b728 	.word	0x0800b728
  ldr  r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b98:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8001b9c:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8001ba0:	20000f8c 	.word	0x20000f8c

08001ba4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC_IRQHandler>
	...

08001ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bac:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <HAL_Init+0x40>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001be8 <HAL_Init+0x40>)
 8001bb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <HAL_Init+0x40>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001be8 <HAL_Init+0x40>)
 8001bbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc4:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <HAL_Init+0x40>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a07      	ldr	r2, [pc, #28]	@ (8001be8 <HAL_Init+0x40>)
 8001bca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd0:	2003      	movs	r0, #3
 8001bd2:	f000 fd1b 	bl	800260c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f000 f808 	bl	8001bec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bdc:	f7ff fd1c 	bl	8001618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40023c00 	.word	0x40023c00

08001bec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bf4:	4b12      	ldr	r3, [pc, #72]	@ (8001c40 <HAL_InitTick+0x54>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b12      	ldr	r3, [pc, #72]	@ (8001c44 <HAL_InitTick+0x58>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 fd33 	bl	8002676 <HAL_SYSTICK_Config>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e00e      	b.n	8001c38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2b0f      	cmp	r3, #15
 8001c1e:	d80a      	bhi.n	8001c36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c20:	2200      	movs	r2, #0
 8001c22:	6879      	ldr	r1, [r7, #4]
 8001c24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c28:	f000 fcfb 	bl	8002622 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c2c:	4a06      	ldr	r2, [pc, #24]	@ (8001c48 <HAL_InitTick+0x5c>)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c32:	2300      	movs	r3, #0
 8001c34:	e000      	b.n	8001c38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20000000 	.word	0x20000000
 8001c44:	20000008 	.word	0x20000008
 8001c48:	20000004 	.word	0x20000004

08001c4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c50:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <HAL_IncTick+0x20>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <HAL_IncTick+0x24>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	4a04      	ldr	r2, [pc, #16]	@ (8001c70 <HAL_IncTick+0x24>)
 8001c5e:	6013      	str	r3, [r2, #0]
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	20000008 	.word	0x20000008
 8001c70:	20000684 	.word	0x20000684

08001c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return uwTick;
 8001c78:	4b03      	ldr	r3, [pc, #12]	@ (8001c88 <HAL_GetTick+0x14>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000684 	.word	0x20000684

08001c8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c94:	f7ff ffee 	bl	8001c74 <HAL_GetTick>
 8001c98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ca4:	d005      	beq.n	8001cb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd0 <HAL_Delay+0x44>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4413      	add	r3, r2
 8001cb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cb2:	bf00      	nop
 8001cb4:	f7ff ffde 	bl	8001c74 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d8f7      	bhi.n	8001cb4 <HAL_Delay+0x28>
  {
  }
}
 8001cc4:	bf00      	nop
 8001cc6:	bf00      	nop
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000008 	.word	0x20000008

08001cd4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e033      	b.n	8001d52 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d109      	bne.n	8001d06 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f7ff fcb8 	bl	8001668 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d118      	bne.n	8001d44 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d16:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d1a:	f023 0302 	bic.w	r3, r3, #2
 8001d1e:	f043 0202 	orr.w	r2, r3, #2
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 faa4 	bl	8002274 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d36:	f023 0303 	bic.w	r3, r3, #3
 8001d3a:	f043 0201 	orr.w	r2, r3, #1
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d42:	e001      	b.n	8001d48 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d101      	bne.n	8001d76 <HAL_ADC_Start+0x1a>
 8001d72:	2302      	movs	r3, #2
 8001d74:	e0b2      	b.n	8001edc <HAL_ADC_Start+0x180>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d018      	beq.n	8001dbe <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689a      	ldr	r2, [r3, #8]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 0201 	orr.w	r2, r2, #1
 8001d9a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d9c:	4b52      	ldr	r3, [pc, #328]	@ (8001ee8 <HAL_ADC_Start+0x18c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a52      	ldr	r2, [pc, #328]	@ (8001eec <HAL_ADC_Start+0x190>)
 8001da2:	fba2 2303 	umull	r2, r3, r2, r3
 8001da6:	0c9a      	lsrs	r2, r3, #18
 8001da8:	4613      	mov	r3, r2
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	4413      	add	r3, r2
 8001dae:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001db0:	e002      	b.n	8001db8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	3b01      	subs	r3, #1
 8001db6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1f9      	bne.n	8001db2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d17a      	bne.n	8001ec2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001dd4:	f023 0301 	bic.w	r3, r3, #1
 8001dd8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001df6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e0a:	d106      	bne.n	8001e1a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e10:	f023 0206 	bic.w	r2, r3, #6
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e18:	e002      	b.n	8001e20 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e28:	4b31      	ldr	r3, [pc, #196]	@ (8001ef0 <HAL_ADC_Start+0x194>)
 8001e2a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001e34:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 031f 	and.w	r3, r3, #31
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d12a      	bne.n	8001e98 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a2b      	ldr	r2, [pc, #172]	@ (8001ef4 <HAL_ADC_Start+0x198>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d015      	beq.n	8001e78 <HAL_ADC_Start+0x11c>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a29      	ldr	r2, [pc, #164]	@ (8001ef8 <HAL_ADC_Start+0x19c>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d105      	bne.n	8001e62 <HAL_ADC_Start+0x106>
 8001e56:	4b26      	ldr	r3, [pc, #152]	@ (8001ef0 <HAL_ADC_Start+0x194>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 031f 	and.w	r3, r3, #31
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00a      	beq.n	8001e78 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a25      	ldr	r2, [pc, #148]	@ (8001efc <HAL_ADC_Start+0x1a0>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d136      	bne.n	8001eda <HAL_ADC_Start+0x17e>
 8001e6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ef0 <HAL_ADC_Start+0x194>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 0310 	and.w	r3, r3, #16
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d130      	bne.n	8001eda <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d129      	bne.n	8001eda <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e94:	609a      	str	r2, [r3, #8]
 8001e96:	e020      	b.n	8001eda <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a15      	ldr	r2, [pc, #84]	@ (8001ef4 <HAL_ADC_Start+0x198>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d11b      	bne.n	8001eda <HAL_ADC_Start+0x17e>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d114      	bne.n	8001eda <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	e00b      	b.n	8001eda <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	f043 0210 	orr.w	r2, r3, #16
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed2:	f043 0201 	orr.w	r2, r3, #1
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	20000000 	.word	0x20000000
 8001eec:	431bde83 	.word	0x431bde83
 8001ef0:	40012300 	.word	0x40012300
 8001ef4:	40012000 	.word	0x40012000
 8001ef8:	40012100 	.word	0x40012100
 8001efc:	40012200 	.word	0x40012200

08001f00 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f1c:	d113      	bne.n	8001f46 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f2c:	d10b      	bne.n	8001f46 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f32:	f043 0220 	orr.w	r2, r3, #32
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e063      	b.n	800200e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f46:	f7ff fe95 	bl	8001c74 <HAL_GetTick>
 8001f4a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f4c:	e021      	b.n	8001f92 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f54:	d01d      	beq.n	8001f92 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d007      	beq.n	8001f6c <HAL_ADC_PollForConversion+0x6c>
 8001f5c:	f7ff fe8a 	bl	8001c74 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d212      	bcs.n	8001f92 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d00b      	beq.n	8001f92 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7e:	f043 0204 	orr.w	r2, r3, #4
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e03d      	b.n	800200e <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0302 	and.w	r3, r3, #2
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d1d6      	bne.n	8001f4e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f06f 0212 	mvn.w	r2, #18
 8001fa8:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d123      	bne.n	800200c <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d11f      	bne.n	800200c <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d006      	beq.n	8001fe8 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d111      	bne.n	800200c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002004:	f043 0201 	orr.w	r2, r3, #1
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002016:	b480      	push	{r7}
 8002018:	b083      	sub	sp, #12
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <HAL_ADC_ConfigChannel+0x1c>
 8002048:	2302      	movs	r3, #2
 800204a:	e105      	b.n	8002258 <HAL_ADC_ConfigChannel+0x228>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b09      	cmp	r3, #9
 800205a:	d925      	bls.n	80020a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	68d9      	ldr	r1, [r3, #12]
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	b29b      	uxth	r3, r3
 8002068:	461a      	mov	r2, r3
 800206a:	4613      	mov	r3, r2
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	4413      	add	r3, r2
 8002070:	3b1e      	subs	r3, #30
 8002072:	2207      	movs	r2, #7
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43da      	mvns	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	400a      	ands	r2, r1
 8002080:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68d9      	ldr	r1, [r3, #12]
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	b29b      	uxth	r3, r3
 8002092:	4618      	mov	r0, r3
 8002094:	4603      	mov	r3, r0
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	4403      	add	r3, r0
 800209a:	3b1e      	subs	r3, #30
 800209c:	409a      	lsls	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	430a      	orrs	r2, r1
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	e022      	b.n	80020ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6919      	ldr	r1, [r3, #16]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	461a      	mov	r2, r3
 80020b6:	4613      	mov	r3, r2
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	4413      	add	r3, r2
 80020bc:	2207      	movs	r2, #7
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43da      	mvns	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	400a      	ands	r2, r1
 80020ca:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6919      	ldr	r1, [r3, #16]
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	b29b      	uxth	r3, r3
 80020dc:	4618      	mov	r0, r3
 80020de:	4603      	mov	r3, r0
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	4403      	add	r3, r0
 80020e4:	409a      	lsls	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	430a      	orrs	r2, r1
 80020ec:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b06      	cmp	r3, #6
 80020f4:	d824      	bhi.n	8002140 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	4613      	mov	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4413      	add	r3, r2
 8002106:	3b05      	subs	r3, #5
 8002108:	221f      	movs	r2, #31
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43da      	mvns	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	400a      	ands	r2, r1
 8002116:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	b29b      	uxth	r3, r3
 8002124:	4618      	mov	r0, r3
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	685a      	ldr	r2, [r3, #4]
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	3b05      	subs	r3, #5
 8002132:	fa00 f203 	lsl.w	r2, r0, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	430a      	orrs	r2, r1
 800213c:	635a      	str	r2, [r3, #52]	@ 0x34
 800213e:	e04c      	b.n	80021da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b0c      	cmp	r3, #12
 8002146:	d824      	bhi.n	8002192 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4413      	add	r3, r2
 8002158:	3b23      	subs	r3, #35	@ 0x23
 800215a:	221f      	movs	r2, #31
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43da      	mvns	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	400a      	ands	r2, r1
 8002168:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	b29b      	uxth	r3, r3
 8002176:	4618      	mov	r0, r3
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685a      	ldr	r2, [r3, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	3b23      	subs	r3, #35	@ 0x23
 8002184:	fa00 f203 	lsl.w	r2, r0, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	430a      	orrs	r2, r1
 800218e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002190:	e023      	b.n	80021da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	3b41      	subs	r3, #65	@ 0x41
 80021a4:	221f      	movs	r2, #31
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43da      	mvns	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	400a      	ands	r2, r1
 80021b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	b29b      	uxth	r3, r3
 80021c0:	4618      	mov	r0, r3
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	3b41      	subs	r3, #65	@ 0x41
 80021ce:	fa00 f203 	lsl.w	r2, r0, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021da:	4b22      	ldr	r3, [pc, #136]	@ (8002264 <HAL_ADC_ConfigChannel+0x234>)
 80021dc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a21      	ldr	r2, [pc, #132]	@ (8002268 <HAL_ADC_ConfigChannel+0x238>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d109      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x1cc>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b12      	cmp	r3, #18
 80021ee:	d105      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a19      	ldr	r2, [pc, #100]	@ (8002268 <HAL_ADC_ConfigChannel+0x238>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d123      	bne.n	800224e <HAL_ADC_ConfigChannel+0x21e>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b10      	cmp	r3, #16
 800220c:	d003      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x1e6>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2b11      	cmp	r3, #17
 8002214:	d11b      	bne.n	800224e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b10      	cmp	r3, #16
 8002228:	d111      	bne.n	800224e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800222a:	4b10      	ldr	r3, [pc, #64]	@ (800226c <HAL_ADC_ConfigChannel+0x23c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a10      	ldr	r2, [pc, #64]	@ (8002270 <HAL_ADC_ConfigChannel+0x240>)
 8002230:	fba2 2303 	umull	r2, r3, r2, r3
 8002234:	0c9a      	lsrs	r2, r3, #18
 8002236:	4613      	mov	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	4413      	add	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002240:	e002      	b.n	8002248 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	3b01      	subs	r3, #1
 8002246:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f9      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	40012300 	.word	0x40012300
 8002268:	40012000 	.word	0x40012000
 800226c:	20000000 	.word	0x20000000
 8002270:	431bde83 	.word	0x431bde83

08002274 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800227c:	4b79      	ldr	r3, [pc, #484]	@ (8002464 <ADC_Init+0x1f0>)
 800227e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	685a      	ldr	r2, [r3, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	431a      	orrs	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6859      	ldr	r1, [r3, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	021a      	lsls	r2, r3, #8
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80022cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	6859      	ldr	r1, [r3, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6899      	ldr	r1, [r3, #8]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68da      	ldr	r2, [r3, #12]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	430a      	orrs	r2, r1
 8002300:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002306:	4a58      	ldr	r2, [pc, #352]	@ (8002468 <ADC_Init+0x1f4>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d022      	beq.n	8002352 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800231a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6899      	ldr	r1, [r3, #8]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800233c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	6899      	ldr	r1, [r3, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	430a      	orrs	r2, r1
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	e00f      	b.n	8002372 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002360:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002370:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f022 0202 	bic.w	r2, r2, #2
 8002380:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6899      	ldr	r1, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	7e1b      	ldrb	r3, [r3, #24]
 800238c:	005a      	lsls	r2, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f893 3020 	ldrb.w	r3, [r3, #32]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d01b      	beq.n	80023d8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023ae:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80023be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6859      	ldr	r1, [r3, #4]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ca:	3b01      	subs	r3, #1
 80023cc:	035a      	lsls	r2, r3, #13
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	e007      	b.n	80023e8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023e6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80023f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	3b01      	subs	r3, #1
 8002404:	051a      	lsls	r2, r3, #20
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689a      	ldr	r2, [r3, #8]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800241c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6899      	ldr	r1, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800242a:	025a      	lsls	r2, r3, #9
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002442:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6899      	ldr	r1, [r3, #8]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	029a      	lsls	r2, r3, #10
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	609a      	str	r2, [r3, #8]
}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	40012300 	.word	0x40012300
 8002468:	0f000001 	.word	0x0f000001

0800246c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800247c:	4b0c      	ldr	r3, [pc, #48]	@ (80024b0 <__NVIC_SetPriorityGrouping+0x44>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002488:	4013      	ands	r3, r2
 800248a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002494:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002498:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800249c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800249e:	4a04      	ldr	r2, [pc, #16]	@ (80024b0 <__NVIC_SetPriorityGrouping+0x44>)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	60d3      	str	r3, [r2, #12]
}
 80024a4:	bf00      	nop
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024b8:	4b04      	ldr	r3, [pc, #16]	@ (80024cc <__NVIC_GetPriorityGrouping+0x18>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	0a1b      	lsrs	r3, r3, #8
 80024be:	f003 0307 	and.w	r3, r3, #7
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	e000ed00 	.word	0xe000ed00

080024d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	db0b      	blt.n	80024fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	f003 021f 	and.w	r2, r3, #31
 80024e8:	4907      	ldr	r1, [pc, #28]	@ (8002508 <__NVIC_EnableIRQ+0x38>)
 80024ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ee:	095b      	lsrs	r3, r3, #5
 80024f0:	2001      	movs	r0, #1
 80024f2:	fa00 f202 	lsl.w	r2, r0, r2
 80024f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	e000e100 	.word	0xe000e100

0800250c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	6039      	str	r1, [r7, #0]
 8002516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251c:	2b00      	cmp	r3, #0
 800251e:	db0a      	blt.n	8002536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	b2da      	uxtb	r2, r3
 8002524:	490c      	ldr	r1, [pc, #48]	@ (8002558 <__NVIC_SetPriority+0x4c>)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	0112      	lsls	r2, r2, #4
 800252c:	b2d2      	uxtb	r2, r2
 800252e:	440b      	add	r3, r1
 8002530:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002534:	e00a      	b.n	800254c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	b2da      	uxtb	r2, r3
 800253a:	4908      	ldr	r1, [pc, #32]	@ (800255c <__NVIC_SetPriority+0x50>)
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	3b04      	subs	r3, #4
 8002544:	0112      	lsls	r2, r2, #4
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	440b      	add	r3, r1
 800254a:	761a      	strb	r2, [r3, #24]
}
 800254c:	bf00      	nop
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	e000e100 	.word	0xe000e100
 800255c:	e000ed00 	.word	0xe000ed00

08002560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002560:	b480      	push	{r7}
 8002562:	b089      	sub	sp, #36	@ 0x24
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	f1c3 0307 	rsb	r3, r3, #7
 800257a:	2b04      	cmp	r3, #4
 800257c:	bf28      	it	cs
 800257e:	2304      	movcs	r3, #4
 8002580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	3304      	adds	r3, #4
 8002586:	2b06      	cmp	r3, #6
 8002588:	d902      	bls.n	8002590 <NVIC_EncodePriority+0x30>
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	3b03      	subs	r3, #3
 800258e:	e000      	b.n	8002592 <NVIC_EncodePriority+0x32>
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002594:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43da      	mvns	r2, r3
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	401a      	ands	r2, r3
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	fa01 f303 	lsl.w	r3, r1, r3
 80025b2:	43d9      	mvns	r1, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b8:	4313      	orrs	r3, r2
         );
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3724      	adds	r7, #36	@ 0x24
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
	...

080025c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025d8:	d301      	bcc.n	80025de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025da:	2301      	movs	r3, #1
 80025dc:	e00f      	b.n	80025fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025de:	4a0a      	ldr	r2, [pc, #40]	@ (8002608 <SysTick_Config+0x40>)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025e6:	210f      	movs	r1, #15
 80025e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025ec:	f7ff ff8e 	bl	800250c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025f0:	4b05      	ldr	r3, [pc, #20]	@ (8002608 <SysTick_Config+0x40>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025f6:	4b04      	ldr	r3, [pc, #16]	@ (8002608 <SysTick_Config+0x40>)
 80025f8:	2207      	movs	r2, #7
 80025fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	e000e010 	.word	0xe000e010

0800260c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f7ff ff29 	bl	800246c <__NVIC_SetPriorityGrouping>
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002622:	b580      	push	{r7, lr}
 8002624:	b086      	sub	sp, #24
 8002626:	af00      	add	r7, sp, #0
 8002628:	4603      	mov	r3, r0
 800262a:	60b9      	str	r1, [r7, #8]
 800262c:	607a      	str	r2, [r7, #4]
 800262e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002630:	2300      	movs	r3, #0
 8002632:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002634:	f7ff ff3e 	bl	80024b4 <__NVIC_GetPriorityGrouping>
 8002638:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	68b9      	ldr	r1, [r7, #8]
 800263e:	6978      	ldr	r0, [r7, #20]
 8002640:	f7ff ff8e 	bl	8002560 <NVIC_EncodePriority>
 8002644:	4602      	mov	r2, r0
 8002646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800264a:	4611      	mov	r1, r2
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff ff5d 	bl	800250c <__NVIC_SetPriority>
}
 8002652:	bf00      	nop
 8002654:	3718      	adds	r7, #24
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b082      	sub	sp, #8
 800265e:	af00      	add	r7, sp, #0
 8002660:	4603      	mov	r3, r0
 8002662:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ff31 	bl	80024d0 <__NVIC_EnableIRQ>
}
 800266e:	bf00      	nop
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7ff ffa2 	bl	80025c8 <SysTick_Config>
 8002684:	4603      	mov	r3, r0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e014      	b.n	80026ca <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	791b      	ldrb	r3, [r3, #4]
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d105      	bne.n	80026b6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff f84d 	bl	8001750 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2202      	movs	r2, #2
 80026ba:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
 80026da:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e046      	b.n	8002774 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	795b      	ldrb	r3, [r3, #5]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d101      	bne.n	80026f2 <HAL_DAC_Start+0x20>
 80026ee:	2302      	movs	r3, #2
 80026f0:	e040      	b.n	8002774 <HAL_DAC_Start+0xa2>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2201      	movs	r2, #1
 80026f6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6819      	ldr	r1, [r3, #0]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	f003 0310 	and.w	r3, r3, #16
 800270a:	2201      	movs	r2, #1
 800270c:	409a      	lsls	r2, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10f      	bne.n	800273c <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002726:	2b3c      	cmp	r3, #60	@ 0x3c
 8002728:	d11d      	bne.n	8002766 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f042 0201 	orr.w	r2, r2, #1
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	e014      	b.n	8002766 <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	f003 0310 	and.w	r3, r3, #16
 800274c:	213c      	movs	r1, #60	@ 0x3c
 800274e:	fa01 f303 	lsl.w	r3, r1, r3
 8002752:	429a      	cmp	r2, r3
 8002754:	d107      	bne.n	8002766 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f042 0202 	orr.w	r2, r2, #2
 8002764:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002780:	b480      	push	{r7}
 8002782:	b087      	sub	sp, #28
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e015      	b.n	80027c8 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d105      	bne.n	80027b4 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4413      	add	r3, r2
 80027ae:	3308      	adds	r3, #8
 80027b0:	617b      	str	r3, [r7, #20]
 80027b2:	e004      	b.n	80027be <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4413      	add	r3, r2
 80027ba:	3314      	adds	r3, #20
 80027bc:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	461a      	mov	r2, r3
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	371c      	adds	r7, #28
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b089      	sub	sp, #36	@ 0x24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027e0:	2300      	movs	r3, #0
 80027e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d002      	beq.n	80027f0 <HAL_DAC_ConfigChannel+0x1c>
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e042      	b.n	800287a <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	795b      	ldrb	r3, [r3, #5]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d101      	bne.n	8002800 <HAL_DAC_ConfigChannel+0x2c>
 80027fc:	2302      	movs	r3, #2
 80027fe:	e03c      	b.n	800287a <HAL_DAC_ConfigChannel+0xa6>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2201      	movs	r2, #1
 8002804:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2202      	movs	r2, #2
 800280a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f003 0310 	and.w	r3, r3, #16
 800281a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002822:	43db      	mvns	r3, r3
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	4013      	ands	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4313      	orrs	r3, r2
 8002834:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f003 0310 	and.w	r3, r3, #16
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4313      	orrs	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6819      	ldr	r1, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f003 0310 	and.w	r3, r3, #16
 800285c:	22c0      	movs	r2, #192	@ 0xc0
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	43da      	mvns	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	400a      	ands	r2, r1
 800286a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2201      	movs	r2, #1
 8002870:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002878:	7ffb      	ldrb	r3, [r7, #31]
}
 800287a:	4618      	mov	r0, r3
 800287c:	3724      	adds	r7, #36	@ 0x24
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
	...

08002888 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002888:	b480      	push	{r7}
 800288a:	b089      	sub	sp, #36	@ 0x24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002892:	2300      	movs	r3, #0
 8002894:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800289a:	2300      	movs	r3, #0
 800289c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800289e:	2300      	movs	r3, #0
 80028a0:	61fb      	str	r3, [r7, #28]
 80028a2:	e16b      	b.n	8002b7c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028a4:	2201      	movs	r2, #1
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	4013      	ands	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	429a      	cmp	r2, r3
 80028be:	f040 815a 	bne.w	8002b76 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 0303 	and.w	r3, r3, #3
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d005      	beq.n	80028da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d130      	bne.n	800293c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	2203      	movs	r2, #3
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	43db      	mvns	r3, r3
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	4013      	ands	r3, r2
 80028f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68da      	ldr	r2, [r3, #12]
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4313      	orrs	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002910:	2201      	movs	r2, #1
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	f003 0201 	and.w	r2, r3, #1
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4313      	orrs	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f003 0303 	and.w	r3, r3, #3
 8002944:	2b03      	cmp	r3, #3
 8002946:	d017      	beq.n	8002978 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	2203      	movs	r2, #3
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4013      	ands	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4313      	orrs	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f003 0303 	and.w	r3, r3, #3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d123      	bne.n	80029cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	08da      	lsrs	r2, r3, #3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	3208      	adds	r2, #8
 800298c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002990:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	f003 0307 	and.w	r3, r3, #7
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	220f      	movs	r2, #15
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	4013      	ands	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	691a      	ldr	r2, [r3, #16]
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	08da      	lsrs	r2, r3, #3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	3208      	adds	r2, #8
 80029c6:	69b9      	ldr	r1, [r7, #24]
 80029c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	2203      	movs	r2, #3
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	4013      	ands	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f003 0203 	and.w	r2, r3, #3
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f000 80b4 	beq.w	8002b76 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	4b60      	ldr	r3, [pc, #384]	@ (8002b94 <HAL_GPIO_Init+0x30c>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a16:	4a5f      	ldr	r2, [pc, #380]	@ (8002b94 <HAL_GPIO_Init+0x30c>)
 8002a18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a1e:	4b5d      	ldr	r3, [pc, #372]	@ (8002b94 <HAL_GPIO_Init+0x30c>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a26:	60fb      	str	r3, [r7, #12]
 8002a28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a2a:	4a5b      	ldr	r2, [pc, #364]	@ (8002b98 <HAL_GPIO_Init+0x310>)
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	089b      	lsrs	r3, r3, #2
 8002a30:	3302      	adds	r3, #2
 8002a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f003 0303 	and.w	r3, r3, #3
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	220f      	movs	r2, #15
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
 8002a46:	43db      	mvns	r3, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a52      	ldr	r2, [pc, #328]	@ (8002b9c <HAL_GPIO_Init+0x314>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d02b      	beq.n	8002aae <HAL_GPIO_Init+0x226>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a51      	ldr	r2, [pc, #324]	@ (8002ba0 <HAL_GPIO_Init+0x318>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d025      	beq.n	8002aaa <HAL_GPIO_Init+0x222>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a50      	ldr	r2, [pc, #320]	@ (8002ba4 <HAL_GPIO_Init+0x31c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d01f      	beq.n	8002aa6 <HAL_GPIO_Init+0x21e>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a4f      	ldr	r2, [pc, #316]	@ (8002ba8 <HAL_GPIO_Init+0x320>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d019      	beq.n	8002aa2 <HAL_GPIO_Init+0x21a>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a4e      	ldr	r2, [pc, #312]	@ (8002bac <HAL_GPIO_Init+0x324>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d013      	beq.n	8002a9e <HAL_GPIO_Init+0x216>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a4d      	ldr	r2, [pc, #308]	@ (8002bb0 <HAL_GPIO_Init+0x328>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d00d      	beq.n	8002a9a <HAL_GPIO_Init+0x212>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a4c      	ldr	r2, [pc, #304]	@ (8002bb4 <HAL_GPIO_Init+0x32c>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d007      	beq.n	8002a96 <HAL_GPIO_Init+0x20e>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a4b      	ldr	r2, [pc, #300]	@ (8002bb8 <HAL_GPIO_Init+0x330>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d101      	bne.n	8002a92 <HAL_GPIO_Init+0x20a>
 8002a8e:	2307      	movs	r3, #7
 8002a90:	e00e      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
 8002a92:	2308      	movs	r3, #8
 8002a94:	e00c      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
 8002a96:	2306      	movs	r3, #6
 8002a98:	e00a      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
 8002a9a:	2305      	movs	r3, #5
 8002a9c:	e008      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	e006      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e004      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e002      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e000      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
 8002aae:	2300      	movs	r3, #0
 8002ab0:	69fa      	ldr	r2, [r7, #28]
 8002ab2:	f002 0203 	and.w	r2, r2, #3
 8002ab6:	0092      	lsls	r2, r2, #2
 8002ab8:	4093      	lsls	r3, r2
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ac0:	4935      	ldr	r1, [pc, #212]	@ (8002b98 <HAL_GPIO_Init+0x310>)
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	089b      	lsrs	r3, r3, #2
 8002ac6:	3302      	adds	r3, #2
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ace:	4b3b      	ldr	r3, [pc, #236]	@ (8002bbc <HAL_GPIO_Init+0x334>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002af2:	4a32      	ldr	r2, [pc, #200]	@ (8002bbc <HAL_GPIO_Init+0x334>)
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002af8:	4b30      	ldr	r3, [pc, #192]	@ (8002bbc <HAL_GPIO_Init+0x334>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	43db      	mvns	r3, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4013      	ands	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b1c:	4a27      	ldr	r2, [pc, #156]	@ (8002bbc <HAL_GPIO_Init+0x334>)
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b22:	4b26      	ldr	r3, [pc, #152]	@ (8002bbc <HAL_GPIO_Init+0x334>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b46:	4a1d      	ldr	r2, [pc, #116]	@ (8002bbc <HAL_GPIO_Init+0x334>)
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bbc <HAL_GPIO_Init+0x334>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d003      	beq.n	8002b70 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b70:	4a12      	ldr	r2, [pc, #72]	@ (8002bbc <HAL_GPIO_Init+0x334>)
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	2b0f      	cmp	r3, #15
 8002b80:	f67f ae90 	bls.w	80028a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	3724      	adds	r7, #36	@ 0x24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	40023800 	.word	0x40023800
 8002b98:	40013800 	.word	0x40013800
 8002b9c:	40020000 	.word	0x40020000
 8002ba0:	40020400 	.word	0x40020400
 8002ba4:	40020800 	.word	0x40020800
 8002ba8:	40020c00 	.word	0x40020c00
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	40021400 	.word	0x40021400
 8002bb4:	40021800 	.word	0x40021800
 8002bb8:	40021c00 	.word	0x40021c00
 8002bbc:	40013c00 	.word	0x40013c00

08002bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	807b      	strh	r3, [r7, #2]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bd0:	787b      	ldrb	r3, [r7, #1]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bd6:	887a      	ldrh	r2, [r7, #2]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bdc:	e003      	b.n	8002be6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bde:	887b      	ldrh	r3, [r7, #2]
 8002be0:	041a      	lsls	r2, r3, #16
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	619a      	str	r2, [r3, #24]
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr

08002bf2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b086      	sub	sp, #24
 8002bf6:	af02      	add	r7, sp, #8
 8002bf8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e059      	b.n	8002cb8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d106      	bne.n	8002c24 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f007 f9d0 	bl	8009fc4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2203      	movs	r2, #3
 8002c28:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c32:	d102      	bne.n	8002c3a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f003 ffe9 	bl	8006c16 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6818      	ldr	r0, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	7c1a      	ldrb	r2, [r3, #16]
 8002c4c:	f88d 2000 	strb.w	r2, [sp]
 8002c50:	3304      	adds	r3, #4
 8002c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c54:	f003 ff6a 	bl	8006b2c <USB_CoreInit>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d005      	beq.n	8002c6a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2202      	movs	r2, #2
 8002c62:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e026      	b.n	8002cb8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2101      	movs	r1, #1
 8002c70:	4618      	mov	r0, r3
 8002c72:	f003 ffe1 	bl	8006c38 <USB_SetCurrentMode>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d005      	beq.n	8002c88 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2202      	movs	r2, #2
 8002c80:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e017      	b.n	8002cb8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6818      	ldr	r0, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	7c1a      	ldrb	r2, [r3, #16]
 8002c90:	f88d 2000 	strb.w	r2, [sp]
 8002c94:	3304      	adds	r3, #4
 8002c96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c98:	f004 f984 	bl	8006fa4 <USB_HostInit>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d005      	beq.n	8002cae <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2202      	movs	r2, #2
 8002ca6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e004      	b.n	8002cb8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b08b      	sub	sp, #44	@ 0x2c
 8002cc4:	af04      	add	r7, sp, #16
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	4608      	mov	r0, r1
 8002cca:	4611      	mov	r1, r2
 8002ccc:	461a      	mov	r2, r3
 8002cce:	4603      	mov	r3, r0
 8002cd0:	70fb      	strb	r3, [r7, #3]
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	70bb      	strb	r3, [r7, #2]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002cda:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002cdc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_HCD_HC_Init+0x2c>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e09d      	b.n	8002e28 <HAL_HCD_HC_Init+0x168>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002cf4:	78fa      	ldrb	r2, [r7, #3]
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	1a9b      	subs	r3, r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	3319      	adds	r3, #25
 8002d04:	2200      	movs	r2, #0
 8002d06:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002d08:	78fa      	ldrb	r2, [r7, #3]
 8002d0a:	6879      	ldr	r1, [r7, #4]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	011b      	lsls	r3, r3, #4
 8002d10:	1a9b      	subs	r3, r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	3314      	adds	r3, #20
 8002d18:	787a      	ldrb	r2, [r7, #1]
 8002d1a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	1a9b      	subs	r3, r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	3315      	adds	r3, #21
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002d30:	78fa      	ldrb	r2, [r7, #3]
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	4613      	mov	r3, r2
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	1a9b      	subs	r3, r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	3326      	adds	r3, #38	@ 0x26
 8002d40:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002d44:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002d46:	78fa      	ldrb	r2, [r7, #3]
 8002d48:	78bb      	ldrb	r3, [r7, #2]
 8002d4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d4e:	b2d8      	uxtb	r0, r3
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	3316      	adds	r3, #22
 8002d5e:	4602      	mov	r2, r0
 8002d60:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002d62:	78fb      	ldrb	r3, [r7, #3]
 8002d64:	4619      	mov	r1, r3
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 fbc8 	bl	80034fc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002d6c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	da0a      	bge.n	8002d8a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002d74:	78fa      	ldrb	r2, [r7, #3]
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	011b      	lsls	r3, r3, #4
 8002d7c:	1a9b      	subs	r3, r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	3317      	adds	r3, #23
 8002d84:	2201      	movs	r2, #1
 8002d86:	701a      	strb	r2, [r3, #0]
 8002d88:	e009      	b.n	8002d9e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002d8a:	78fa      	ldrb	r2, [r7, #3]
 8002d8c:	6879      	ldr	r1, [r7, #4]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	011b      	lsls	r3, r3, #4
 8002d92:	1a9b      	subs	r3, r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	3317      	adds	r3, #23
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f004 fa62 	bl	800726c <USB_GetHostSpeed>
 8002da8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002daa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d10b      	bne.n	8002dca <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002db2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d107      	bne.n	8002dca <HAL_HCD_HC_Init+0x10a>
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d104      	bne.n	8002dca <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	2bbc      	cmp	r3, #188	@ 0xbc
 8002dc4:	d901      	bls.n	8002dca <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002dc6:	23bc      	movs	r3, #188	@ 0xbc
 8002dc8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002dca:	78fa      	ldrb	r2, [r7, #3]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	1a9b      	subs	r3, r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	3318      	adds	r3, #24
 8002dda:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002dde:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	b298      	uxth	r0, r3
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	4613      	mov	r3, r2
 8002dea:	011b      	lsls	r3, r3, #4
 8002dec:	1a9b      	subs	r3, r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	440b      	add	r3, r1
 8002df2:	3328      	adds	r3, #40	@ 0x28
 8002df4:	4602      	mov	r2, r0
 8002df6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	787c      	ldrb	r4, [r7, #1]
 8002e02:	78ba      	ldrb	r2, [r7, #2]
 8002e04:	78f9      	ldrb	r1, [r7, #3]
 8002e06:	9302      	str	r3, [sp, #8]
 8002e08:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002e0c:	9301      	str	r3, [sp, #4]
 8002e0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	4623      	mov	r3, r4
 8002e16:	f004 fa51 	bl	80072bc <USB_HC_Init>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	371c      	adds	r7, #28
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd90      	pop	{r4, r7, pc}

08002e30 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d101      	bne.n	8002e4e <HAL_HCD_HC_Halt+0x1e>
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	e00f      	b.n	8002e6e <HAL_HCD_HC_Halt+0x3e>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2201      	movs	r2, #1
 8002e52:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	78fa      	ldrb	r2, [r7, #3]
 8002e5c:	4611      	mov	r1, r2
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f004 fde3 	bl	8007a2a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	4608      	mov	r0, r1
 8002e82:	4611      	mov	r1, r2
 8002e84:	461a      	mov	r2, r3
 8002e86:	4603      	mov	r3, r0
 8002e88:	70fb      	strb	r3, [r7, #3]
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	70bb      	strb	r3, [r7, #2]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002e92:	78fa      	ldrb	r2, [r7, #3]
 8002e94:	6879      	ldr	r1, [r7, #4]
 8002e96:	4613      	mov	r3, r2
 8002e98:	011b      	lsls	r3, r3, #4
 8002e9a:	1a9b      	subs	r3, r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	3317      	adds	r3, #23
 8002ea2:	78ba      	ldrb	r2, [r7, #2]
 8002ea4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002ea6:	78fa      	ldrb	r2, [r7, #3]
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	1a9b      	subs	r3, r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	3326      	adds	r3, #38	@ 0x26
 8002eb6:	787a      	ldrb	r2, [r7, #1]
 8002eb8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002eba:	7c3b      	ldrb	r3, [r7, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d114      	bne.n	8002eea <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002ec0:	78fa      	ldrb	r2, [r7, #3]
 8002ec2:	6879      	ldr	r1, [r7, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	332a      	adds	r3, #42	@ 0x2a
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002ed4:	78fa      	ldrb	r2, [r7, #3]
 8002ed6:	6879      	ldr	r1, [r7, #4]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	1a9b      	subs	r3, r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	440b      	add	r3, r1
 8002ee2:	3319      	adds	r3, #25
 8002ee4:	7f3a      	ldrb	r2, [r7, #28]
 8002ee6:	701a      	strb	r2, [r3, #0]
 8002ee8:	e009      	b.n	8002efe <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002eea:	78fa      	ldrb	r2, [r7, #3]
 8002eec:	6879      	ldr	r1, [r7, #4]
 8002eee:	4613      	mov	r3, r2
 8002ef0:	011b      	lsls	r3, r3, #4
 8002ef2:	1a9b      	subs	r3, r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	440b      	add	r3, r1
 8002ef8:	332a      	adds	r3, #42	@ 0x2a
 8002efa:	2202      	movs	r2, #2
 8002efc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002efe:	787b      	ldrb	r3, [r7, #1]
 8002f00:	2b03      	cmp	r3, #3
 8002f02:	f200 8102 	bhi.w	800310a <HAL_HCD_HC_SubmitRequest+0x292>
 8002f06:	a201      	add	r2, pc, #4	@ (adr r2, 8002f0c <HAL_HCD_HC_SubmitRequest+0x94>)
 8002f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f0c:	08002f1d 	.word	0x08002f1d
 8002f10:	080030f5 	.word	0x080030f5
 8002f14:	08002fe1 	.word	0x08002fe1
 8002f18:	0800306b 	.word	0x0800306b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002f1c:	7c3b      	ldrb	r3, [r7, #16]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	f040 80f5 	bne.w	800310e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002f24:	78bb      	ldrb	r3, [r7, #2]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d12d      	bne.n	8002f86 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002f2a:	8b3b      	ldrh	r3, [r7, #24]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d109      	bne.n	8002f44 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002f30:	78fa      	ldrb	r2, [r7, #3]
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	333d      	adds	r3, #61	@ 0x3d
 8002f40:	2201      	movs	r2, #1
 8002f42:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f44:	78fa      	ldrb	r2, [r7, #3]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	333d      	adds	r3, #61	@ 0x3d
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10a      	bne.n	8002f70 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f5a:	78fa      	ldrb	r2, [r7, #3]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	332a      	adds	r3, #42	@ 0x2a
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002f6e:	e0ce      	b.n	800310e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f70:	78fa      	ldrb	r2, [r7, #3]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	011b      	lsls	r3, r3, #4
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	332a      	adds	r3, #42	@ 0x2a
 8002f80:	2202      	movs	r2, #2
 8002f82:	701a      	strb	r2, [r3, #0]
      break;
 8002f84:	e0c3      	b.n	800310e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002f86:	78fa      	ldrb	r2, [r7, #3]
 8002f88:	6879      	ldr	r1, [r7, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	011b      	lsls	r3, r3, #4
 8002f8e:	1a9b      	subs	r3, r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	440b      	add	r3, r1
 8002f94:	331a      	adds	r3, #26
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	f040 80b8 	bne.w	800310e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	333c      	adds	r3, #60	@ 0x3c
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10a      	bne.n	8002fca <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	332a      	adds	r3, #42	@ 0x2a
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	701a      	strb	r2, [r3, #0]
      break;
 8002fc8:	e0a1      	b.n	800310e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	332a      	adds	r3, #42	@ 0x2a
 8002fda:	2202      	movs	r2, #2
 8002fdc:	701a      	strb	r2, [r3, #0]
      break;
 8002fde:	e096      	b.n	800310e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002fe0:	78bb      	ldrb	r3, [r7, #2]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d120      	bne.n	8003028 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	333d      	adds	r3, #61	@ 0x3d
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10a      	bne.n	8003012 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ffc:	78fa      	ldrb	r2, [r7, #3]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	332a      	adds	r3, #42	@ 0x2a
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003010:	e07e      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003012:	78fa      	ldrb	r2, [r7, #3]
 8003014:	6879      	ldr	r1, [r7, #4]
 8003016:	4613      	mov	r3, r2
 8003018:	011b      	lsls	r3, r3, #4
 800301a:	1a9b      	subs	r3, r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	440b      	add	r3, r1
 8003020:	332a      	adds	r3, #42	@ 0x2a
 8003022:	2202      	movs	r2, #2
 8003024:	701a      	strb	r2, [r3, #0]
      break;
 8003026:	e073      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	1a9b      	subs	r3, r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	440b      	add	r3, r1
 8003036:	333c      	adds	r3, #60	@ 0x3c
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10a      	bne.n	8003054 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	1a9b      	subs	r3, r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	332a      	adds	r3, #42	@ 0x2a
 800304e:	2200      	movs	r2, #0
 8003050:	701a      	strb	r2, [r3, #0]
      break;
 8003052:	e05d      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003054:	78fa      	ldrb	r2, [r7, #3]
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	011b      	lsls	r3, r3, #4
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	332a      	adds	r3, #42	@ 0x2a
 8003064:	2202      	movs	r2, #2
 8003066:	701a      	strb	r2, [r3, #0]
      break;
 8003068:	e052      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800306a:	78bb      	ldrb	r3, [r7, #2]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d120      	bne.n	80030b2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003070:	78fa      	ldrb	r2, [r7, #3]
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	4613      	mov	r3, r2
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	1a9b      	subs	r3, r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	333d      	adds	r3, #61	@ 0x3d
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10a      	bne.n	800309c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	1a9b      	subs	r3, r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	332a      	adds	r3, #42	@ 0x2a
 8003096:	2200      	movs	r2, #0
 8003098:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800309a:	e039      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800309c:	78fa      	ldrb	r2, [r7, #3]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	1a9b      	subs	r3, r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	332a      	adds	r3, #42	@ 0x2a
 80030ac:	2202      	movs	r2, #2
 80030ae:	701a      	strb	r2, [r3, #0]
      break;
 80030b0:	e02e      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80030b2:	78fa      	ldrb	r2, [r7, #3]
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	011b      	lsls	r3, r3, #4
 80030ba:	1a9b      	subs	r3, r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	440b      	add	r3, r1
 80030c0:	333c      	adds	r3, #60	@ 0x3c
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10a      	bne.n	80030de <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	332a      	adds	r3, #42	@ 0x2a
 80030d8:	2200      	movs	r2, #0
 80030da:	701a      	strb	r2, [r3, #0]
      break;
 80030dc:	e018      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030de:	78fa      	ldrb	r2, [r7, #3]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	1a9b      	subs	r3, r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	332a      	adds	r3, #42	@ 0x2a
 80030ee:	2202      	movs	r2, #2
 80030f0:	701a      	strb	r2, [r3, #0]
      break;
 80030f2:	e00d      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030f4:	78fa      	ldrb	r2, [r7, #3]
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	4613      	mov	r3, r2
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	1a9b      	subs	r3, r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	332a      	adds	r3, #42	@ 0x2a
 8003104:	2200      	movs	r2, #0
 8003106:	701a      	strb	r2, [r3, #0]
      break;
 8003108:	e002      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800310a:	bf00      	nop
 800310c:	e000      	b.n	8003110 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800310e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003110:	78fa      	ldrb	r2, [r7, #3]
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	4613      	mov	r3, r2
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	1a9b      	subs	r3, r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	332c      	adds	r3, #44	@ 0x2c
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003124:	78fa      	ldrb	r2, [r7, #3]
 8003126:	8b39      	ldrh	r1, [r7, #24]
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	1a9b      	subs	r3, r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4403      	add	r3, r0
 8003134:	3334      	adds	r3, #52	@ 0x34
 8003136:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003138:	78fa      	ldrb	r2, [r7, #3]
 800313a:	6879      	ldr	r1, [r7, #4]
 800313c:	4613      	mov	r3, r2
 800313e:	011b      	lsls	r3, r3, #4
 8003140:	1a9b      	subs	r3, r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	440b      	add	r3, r1
 8003146:	334c      	adds	r3, #76	@ 0x4c
 8003148:	2200      	movs	r2, #0
 800314a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800314c:	78fa      	ldrb	r2, [r7, #3]
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	4613      	mov	r3, r2
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	1a9b      	subs	r3, r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	3338      	adds	r3, #56	@ 0x38
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003160:	78fa      	ldrb	r2, [r7, #3]
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	4613      	mov	r3, r2
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	1a9b      	subs	r3, r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	3315      	adds	r3, #21
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	1a9b      	subs	r3, r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	334d      	adds	r3, #77	@ 0x4d
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6818      	ldr	r0, [r3, #0]
 800318c:	78fa      	ldrb	r2, [r7, #3]
 800318e:	4613      	mov	r3, r2
 8003190:	011b      	lsls	r3, r3, #4
 8003192:	1a9b      	subs	r3, r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	3310      	adds	r3, #16
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	4413      	add	r3, r2
 800319c:	1d19      	adds	r1, r3, #4
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	799b      	ldrb	r3, [r3, #6]
 80031a2:	461a      	mov	r2, r3
 80031a4:	f004 f9b6 	bl	8007514 <USB_HC_StartXfer>
 80031a8:	4603      	mov	r3, r0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop

080031b4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f003 feaa 	bl	8006f24 <USB_GetMode>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	f040 80fb 	bne.w	80033ce <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4618      	mov	r0, r3
 80031de:	f003 fe6d 	bl	8006ebc <USB_ReadInterrupts>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 80f1 	beq.w	80033cc <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f003 fe64 	bl	8006ebc <USB_ReadInterrupts>
 80031f4:	4603      	mov	r3, r0
 80031f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031fe:	d104      	bne.n	800320a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003208:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4618      	mov	r0, r3
 8003210:	f003 fe54 	bl	8006ebc <USB_ReadInterrupts>
 8003214:	4603      	mov	r3, r0
 8003216:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800321a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800321e:	d104      	bne.n	800322a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003228:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f003 fe44 	bl	8006ebc <USB_ReadInterrupts>
 8003234:	4603      	mov	r3, r0
 8003236:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800323a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800323e:	d104      	bne.n	800324a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003248:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f003 fe34 	bl	8006ebc <USB_ReadInterrupts>
 8003254:	4603      	mov	r3, r0
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b02      	cmp	r3, #2
 800325c:	d103      	bne.n	8003266 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2202      	movs	r2, #2
 8003264:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f003 fe26 	bl	8006ebc <USB_ReadInterrupts>
 8003270:	4603      	mov	r3, r0
 8003272:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003276:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800327a:	d120      	bne.n	80032be <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003284:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d113      	bne.n	80032be <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003296:	2110      	movs	r1, #16
 8003298:	6938      	ldr	r0, [r7, #16]
 800329a:	f003 fd19 	bl	8006cd0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800329e:	6938      	ldr	r0, [r7, #16]
 80032a0:	f003 fd48 	bl	8006d34 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	7a5b      	ldrb	r3, [r3, #9]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d105      	bne.n	80032b8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2101      	movs	r1, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f003 ff3a 	bl	800712c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f006 ff01 	bl	800a0c0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f003 fdfa 	bl	8006ebc <USB_ReadInterrupts>
 80032c8:	4603      	mov	r3, r0
 80032ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032d2:	d102      	bne.n	80032da <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f001 fd4d 	bl	8004d74 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f003 fdec 	bl	8006ebc <USB_ReadInterrupts>
 80032e4:	4603      	mov	r3, r0
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	2b08      	cmp	r3, #8
 80032ec:	d106      	bne.n	80032fc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f006 feca 	bl	800a088 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2208      	movs	r2, #8
 80032fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4618      	mov	r0, r3
 8003302:	f003 fddb 	bl	8006ebc <USB_ReadInterrupts>
 8003306:	4603      	mov	r3, r0
 8003308:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800330c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003310:	d139      	bne.n	8003386 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f004 fb76 	bl	8007a08 <USB_HC_ReadInterrupt>
 800331c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800331e:	2300      	movs	r3, #0
 8003320:	617b      	str	r3, [r7, #20]
 8003322:	e025      	b.n	8003370 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f003 030f 	and.w	r3, r3, #15
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	fa22 f303 	lsr.w	r3, r2, r3
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	2b00      	cmp	r3, #0
 8003336:	d018      	beq.n	800336a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	015a      	lsls	r2, r3, #5
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4413      	add	r3, r2
 8003340:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800334a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800334e:	d106      	bne.n	800335e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	4619      	mov	r1, r3
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 f905 	bl	8003566 <HCD_HC_IN_IRQHandler>
 800335c:	e005      	b.n	800336a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	b2db      	uxtb	r3, r3
 8003362:	4619      	mov	r1, r3
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 ff67 	bl	8004238 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	3301      	adds	r3, #1
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	795b      	ldrb	r3, [r3, #5]
 8003374:	461a      	mov	r2, r3
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	4293      	cmp	r3, r2
 800337a:	d3d3      	bcc.n	8003324 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003384:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f003 fd96 	bl	8006ebc <USB_ReadInterrupts>
 8003390:	4603      	mov	r3, r0
 8003392:	f003 0310 	and.w	r3, r3, #16
 8003396:	2b10      	cmp	r3, #16
 8003398:	d101      	bne.n	800339e <HAL_HCD_IRQHandler+0x1ea>
 800339a:	2301      	movs	r3, #1
 800339c:	e000      	b.n	80033a0 <HAL_HCD_IRQHandler+0x1ec>
 800339e:	2300      	movs	r3, #0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d014      	beq.n	80033ce <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	699a      	ldr	r2, [r3, #24]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 0210 	bic.w	r2, r2, #16
 80033b2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f001 fbfe 	bl	8004bb6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	699a      	ldr	r2, [r3, #24]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f042 0210 	orr.w	r2, r2, #16
 80033c8:	619a      	str	r2, [r3, #24]
 80033ca:	e000      	b.n	80033ce <HAL_HCD_IRQHandler+0x21a>
      return;
 80033cc:	bf00      	nop
    }
  }
}
 80033ce:	3718      	adds	r7, #24
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d101      	bne.n	80033ea <HAL_HCD_Start+0x16>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e013      	b.n	8003412 <HAL_HCD_Start+0x3e>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2101      	movs	r1, #1
 80033f8:	4618      	mov	r0, r3
 80033fa:	f003 fefe 	bl	80071fa <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4618      	mov	r0, r3
 8003404:	f003 fbf6 	bl	8006bf4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}

0800341a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b082      	sub	sp, #8
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003428:	2b01      	cmp	r3, #1
 800342a:	d101      	bne.n	8003430 <HAL_HCD_Stop+0x16>
 800342c:	2302      	movs	r3, #2
 800342e:	e00d      	b.n	800344c <HAL_HCD_Stop+0x32>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4618      	mov	r0, r3
 800343e:	f004 fc51 	bl	8007ce4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3708      	adds	r7, #8
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4618      	mov	r0, r3
 8003462:	f003 fea0 	bl	80071a6 <USB_ResetPort>
 8003466:	4603      	mov	r3, r0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3708      	adds	r7, #8
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	460b      	mov	r3, r1
 800347a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800347c:	78fa      	ldrb	r2, [r7, #3]
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	011b      	lsls	r3, r3, #4
 8003484:	1a9b      	subs	r3, r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	334c      	adds	r3, #76	@ 0x4c
 800348c:	781b      	ldrb	r3, [r3, #0]
}
 800348e:	4618      	mov	r0, r3
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
 80034a2:	460b      	mov	r3, r1
 80034a4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80034a6:	78fa      	ldrb	r2, [r7, #3]
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	011b      	lsls	r3, r3, #4
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	440b      	add	r3, r1
 80034b4:	3338      	adds	r3, #56	@ 0x38
 80034b6:	681b      	ldr	r3, [r3, #0]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f003 fee2 	bl	800729a <USB_GetCurrentFrame>
 80034d6:	4603      	mov	r3, r0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f003 febd 	bl	800726c <USB_GetHostSpeed>
 80034f2:	4603      	mov	r3, r0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3708      	adds	r7, #8
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	460b      	mov	r3, r1
 8003506:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003508:	78fa      	ldrb	r2, [r7, #3]
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	1a9b      	subs	r3, r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	440b      	add	r3, r1
 8003516:	331a      	adds	r3, #26
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800351c:	78fa      	ldrb	r2, [r7, #3]
 800351e:	6879      	ldr	r1, [r7, #4]
 8003520:	4613      	mov	r3, r2
 8003522:	011b      	lsls	r3, r3, #4
 8003524:	1a9b      	subs	r3, r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	440b      	add	r3, r1
 800352a:	331b      	adds	r3, #27
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	3325      	adds	r3, #37	@ 0x25
 8003540:	2200      	movs	r2, #0
 8003542:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	4613      	mov	r3, r2
 800354a:	011b      	lsls	r3, r3, #4
 800354c:	1a9b      	subs	r3, r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	3324      	adds	r3, #36	@ 0x24
 8003554:	2200      	movs	r2, #0
 8003556:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b086      	sub	sp, #24
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
 800356e:	460b      	mov	r3, r1
 8003570:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	78fa      	ldrb	r2, [r7, #3]
 8003582:	4611      	mov	r1, r2
 8003584:	4618      	mov	r0, r3
 8003586:	f003 fcac 	bl	8006ee2 <USB_ReadChInterrupts>
 800358a:	4603      	mov	r3, r0
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b04      	cmp	r3, #4
 8003592:	d11a      	bne.n	80035ca <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	015a      	lsls	r2, r3, #5
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	4413      	add	r3, r2
 800359c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035a0:	461a      	mov	r2, r3
 80035a2:	2304      	movs	r3, #4
 80035a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80035a6:	78fa      	ldrb	r2, [r7, #3]
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	011b      	lsls	r3, r3, #4
 80035ae:	1a9b      	subs	r3, r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	334d      	adds	r3, #77	@ 0x4d
 80035b6:	2207      	movs	r2, #7
 80035b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	78fa      	ldrb	r2, [r7, #3]
 80035c0:	4611      	mov	r1, r2
 80035c2:	4618      	mov	r0, r3
 80035c4:	f004 fa31 	bl	8007a2a <USB_HC_Halt>
 80035c8:	e09e      	b.n	8003708 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	78fa      	ldrb	r2, [r7, #3]
 80035d0:	4611      	mov	r1, r2
 80035d2:	4618      	mov	r0, r3
 80035d4:	f003 fc85 	bl	8006ee2 <USB_ReadChInterrupts>
 80035d8:	4603      	mov	r3, r0
 80035da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035e2:	d11b      	bne.n	800361c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80035e4:	78fb      	ldrb	r3, [r7, #3]
 80035e6:	015a      	lsls	r2, r3, #5
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	4413      	add	r3, r2
 80035ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035f0:	461a      	mov	r2, r3
 80035f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80035f8:	78fa      	ldrb	r2, [r7, #3]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	1a9b      	subs	r3, r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	334d      	adds	r3, #77	@ 0x4d
 8003608:	2208      	movs	r2, #8
 800360a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	78fa      	ldrb	r2, [r7, #3]
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f004 fa08 	bl	8007a2a <USB_HC_Halt>
 800361a:	e075      	b.n	8003708 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	78fa      	ldrb	r2, [r7, #3]
 8003622:	4611      	mov	r1, r2
 8003624:	4618      	mov	r0, r3
 8003626:	f003 fc5c 	bl	8006ee2 <USB_ReadChInterrupts>
 800362a:	4603      	mov	r3, r0
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b08      	cmp	r3, #8
 8003632:	d11a      	bne.n	800366a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003634:	78fb      	ldrb	r3, [r7, #3]
 8003636:	015a      	lsls	r2, r3, #5
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	4413      	add	r3, r2
 800363c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003640:	461a      	mov	r2, r3
 8003642:	2308      	movs	r3, #8
 8003644:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003646:	78fa      	ldrb	r2, [r7, #3]
 8003648:	6879      	ldr	r1, [r7, #4]
 800364a:	4613      	mov	r3, r2
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	1a9b      	subs	r3, r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	440b      	add	r3, r1
 8003654:	334d      	adds	r3, #77	@ 0x4d
 8003656:	2206      	movs	r2, #6
 8003658:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	78fa      	ldrb	r2, [r7, #3]
 8003660:	4611      	mov	r1, r2
 8003662:	4618      	mov	r0, r3
 8003664:	f004 f9e1 	bl	8007a2a <USB_HC_Halt>
 8003668:	e04e      	b.n	8003708 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	78fa      	ldrb	r2, [r7, #3]
 8003670:	4611      	mov	r1, r2
 8003672:	4618      	mov	r0, r3
 8003674:	f003 fc35 	bl	8006ee2 <USB_ReadChInterrupts>
 8003678:	4603      	mov	r3, r0
 800367a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800367e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003682:	d11b      	bne.n	80036bc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003684:	78fb      	ldrb	r3, [r7, #3]
 8003686:	015a      	lsls	r2, r3, #5
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	4413      	add	r3, r2
 800368c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003690:	461a      	mov	r2, r3
 8003692:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003696:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003698:	78fa      	ldrb	r2, [r7, #3]
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	4613      	mov	r3, r2
 800369e:	011b      	lsls	r3, r3, #4
 80036a0:	1a9b      	subs	r3, r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	334d      	adds	r3, #77	@ 0x4d
 80036a8:	2209      	movs	r2, #9
 80036aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	78fa      	ldrb	r2, [r7, #3]
 80036b2:	4611      	mov	r1, r2
 80036b4:	4618      	mov	r0, r3
 80036b6:	f004 f9b8 	bl	8007a2a <USB_HC_Halt>
 80036ba:	e025      	b.n	8003708 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	78fa      	ldrb	r2, [r7, #3]
 80036c2:	4611      	mov	r1, r2
 80036c4:	4618      	mov	r0, r3
 80036c6:	f003 fc0c 	bl	8006ee2 <USB_ReadChInterrupts>
 80036ca:	4603      	mov	r3, r0
 80036cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d0:	2b80      	cmp	r3, #128	@ 0x80
 80036d2:	d119      	bne.n	8003708 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80036d4:	78fb      	ldrb	r3, [r7, #3]
 80036d6:	015a      	lsls	r2, r3, #5
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	4413      	add	r3, r2
 80036dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036e0:	461a      	mov	r2, r3
 80036e2:	2380      	movs	r3, #128	@ 0x80
 80036e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80036e6:	78fa      	ldrb	r2, [r7, #3]
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	4613      	mov	r3, r2
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	1a9b      	subs	r3, r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	334d      	adds	r3, #77	@ 0x4d
 80036f6:	2207      	movs	r2, #7
 80036f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	78fa      	ldrb	r2, [r7, #3]
 8003700:	4611      	mov	r1, r2
 8003702:	4618      	mov	r0, r3
 8003704:	f004 f991 	bl	8007a2a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	78fa      	ldrb	r2, [r7, #3]
 800370e:	4611      	mov	r1, r2
 8003710:	4618      	mov	r0, r3
 8003712:	f003 fbe6 	bl	8006ee2 <USB_ReadChInterrupts>
 8003716:	4603      	mov	r3, r0
 8003718:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800371c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003720:	d112      	bne.n	8003748 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	78fa      	ldrb	r2, [r7, #3]
 8003728:	4611      	mov	r1, r2
 800372a:	4618      	mov	r0, r3
 800372c:	f004 f97d 	bl	8007a2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003730:	78fb      	ldrb	r3, [r7, #3]
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	4413      	add	r3, r2
 8003738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800373c:	461a      	mov	r2, r3
 800373e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003742:	6093      	str	r3, [r2, #8]
 8003744:	f000 bd75 	b.w	8004232 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	78fa      	ldrb	r2, [r7, #3]
 800374e:	4611      	mov	r1, r2
 8003750:	4618      	mov	r0, r3
 8003752:	f003 fbc6 	bl	8006ee2 <USB_ReadChInterrupts>
 8003756:	4603      	mov	r3, r0
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b01      	cmp	r3, #1
 800375e:	f040 8128 	bne.w	80039b2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003762:	78fb      	ldrb	r3, [r7, #3]
 8003764:	015a      	lsls	r2, r3, #5
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	4413      	add	r3, r2
 800376a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800376e:	461a      	mov	r2, r3
 8003770:	2320      	movs	r3, #32
 8003772:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003774:	78fa      	ldrb	r2, [r7, #3]
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	4613      	mov	r3, r2
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	1a9b      	subs	r3, r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	331b      	adds	r3, #27
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d119      	bne.n	80037be <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800378a:	78fa      	ldrb	r2, [r7, #3]
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	4613      	mov	r3, r2
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	331b      	adds	r3, #27
 800379a:	2200      	movs	r2, #0
 800379c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800379e:	78fb      	ldrb	r3, [r7, #3]
 80037a0:	015a      	lsls	r2, r3, #5
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	4413      	add	r3, r2
 80037a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	78fa      	ldrb	r2, [r7, #3]
 80037ae:	0151      	lsls	r1, r2, #5
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	440a      	add	r2, r1
 80037b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80037b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037bc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	799b      	ldrb	r3, [r3, #6]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d01b      	beq.n	80037fe <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80037c6:	78fa      	ldrb	r2, [r7, #3]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	1a9b      	subs	r3, r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	3330      	adds	r3, #48	@ 0x30
 80037d6:	6819      	ldr	r1, [r3, #0]
 80037d8:	78fb      	ldrb	r3, [r7, #3]
 80037da:	015a      	lsls	r2, r3, #5
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	4413      	add	r3, r2
 80037e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ea:	78fa      	ldrb	r2, [r7, #3]
 80037ec:	1ac9      	subs	r1, r1, r3
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4403      	add	r3, r0
 80037fa:	3338      	adds	r3, #56	@ 0x38
 80037fc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80037fe:	78fa      	ldrb	r2, [r7, #3]
 8003800:	6879      	ldr	r1, [r7, #4]
 8003802:	4613      	mov	r3, r2
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	1a9b      	subs	r3, r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	440b      	add	r3, r1
 800380c:	334d      	adds	r3, #77	@ 0x4d
 800380e:	2201      	movs	r2, #1
 8003810:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003812:	78fa      	ldrb	r2, [r7, #3]
 8003814:	6879      	ldr	r1, [r7, #4]
 8003816:	4613      	mov	r3, r2
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	1a9b      	subs	r3, r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	440b      	add	r3, r1
 8003820:	3344      	adds	r3, #68	@ 0x44
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003826:	78fb      	ldrb	r3, [r7, #3]
 8003828:	015a      	lsls	r2, r3, #5
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	4413      	add	r3, r2
 800382e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003832:	461a      	mov	r2, r3
 8003834:	2301      	movs	r3, #1
 8003836:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003838:	78fa      	ldrb	r2, [r7, #3]
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	1a9b      	subs	r3, r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	3326      	adds	r3, #38	@ 0x26
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00a      	beq.n	8003864 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800384e:	78fa      	ldrb	r2, [r7, #3]
 8003850:	6879      	ldr	r1, [r7, #4]
 8003852:	4613      	mov	r3, r2
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	1a9b      	subs	r3, r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	440b      	add	r3, r1
 800385c:	3326      	adds	r3, #38	@ 0x26
 800385e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003860:	2b02      	cmp	r3, #2
 8003862:	d110      	bne.n	8003886 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	78fa      	ldrb	r2, [r7, #3]
 800386a:	4611      	mov	r1, r2
 800386c:	4618      	mov	r0, r3
 800386e:	f004 f8dc 	bl	8007a2a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003872:	78fb      	ldrb	r3, [r7, #3]
 8003874:	015a      	lsls	r2, r3, #5
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	4413      	add	r3, r2
 800387a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800387e:	461a      	mov	r2, r3
 8003880:	2310      	movs	r3, #16
 8003882:	6093      	str	r3, [r2, #8]
 8003884:	e03d      	b.n	8003902 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003886:	78fa      	ldrb	r2, [r7, #3]
 8003888:	6879      	ldr	r1, [r7, #4]
 800388a:	4613      	mov	r3, r2
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	1a9b      	subs	r3, r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	440b      	add	r3, r1
 8003894:	3326      	adds	r3, #38	@ 0x26
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b03      	cmp	r3, #3
 800389a:	d00a      	beq.n	80038b2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800389c:	78fa      	ldrb	r2, [r7, #3]
 800389e:	6879      	ldr	r1, [r7, #4]
 80038a0:	4613      	mov	r3, r2
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	440b      	add	r3, r1
 80038aa:	3326      	adds	r3, #38	@ 0x26
 80038ac:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d127      	bne.n	8003902 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80038b2:	78fb      	ldrb	r3, [r7, #3]
 80038b4:	015a      	lsls	r2, r3, #5
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	4413      	add	r3, r2
 80038ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	78fa      	ldrb	r2, [r7, #3]
 80038c2:	0151      	lsls	r1, r2, #5
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	440a      	add	r2, r1
 80038c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80038cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80038d0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80038d2:	78fa      	ldrb	r2, [r7, #3]
 80038d4:	6879      	ldr	r1, [r7, #4]
 80038d6:	4613      	mov	r3, r2
 80038d8:	011b      	lsls	r3, r3, #4
 80038da:	1a9b      	subs	r3, r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	440b      	add	r3, r1
 80038e0:	334c      	adds	r3, #76	@ 0x4c
 80038e2:	2201      	movs	r2, #1
 80038e4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80038e6:	78fa      	ldrb	r2, [r7, #3]
 80038e8:	6879      	ldr	r1, [r7, #4]
 80038ea:	4613      	mov	r3, r2
 80038ec:	011b      	lsls	r3, r3, #4
 80038ee:	1a9b      	subs	r3, r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	440b      	add	r3, r1
 80038f4:	334c      	adds	r3, #76	@ 0x4c
 80038f6:	781a      	ldrb	r2, [r3, #0]
 80038f8:	78fb      	ldrb	r3, [r7, #3]
 80038fa:	4619      	mov	r1, r3
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f006 fbed 	bl	800a0dc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	799b      	ldrb	r3, [r3, #6]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d13b      	bne.n	8003982 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	3338      	adds	r3, #56	@ 0x38
 800391a:	6819      	ldr	r1, [r3, #0]
 800391c:	78fa      	ldrb	r2, [r7, #3]
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	1a9b      	subs	r3, r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	4403      	add	r3, r0
 800392a:	3328      	adds	r3, #40	@ 0x28
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	440b      	add	r3, r1
 8003930:	1e59      	subs	r1, r3, #1
 8003932:	78fa      	ldrb	r2, [r7, #3]
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	4613      	mov	r3, r2
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	4403      	add	r3, r0
 8003940:	3328      	adds	r3, #40	@ 0x28
 8003942:	881b      	ldrh	r3, [r3, #0]
 8003944:	fbb1 f3f3 	udiv	r3, r1, r3
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 8470 	beq.w	8004232 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003952:	78fa      	ldrb	r2, [r7, #3]
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	4613      	mov	r3, r2
 8003958:	011b      	lsls	r3, r3, #4
 800395a:	1a9b      	subs	r3, r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	440b      	add	r3, r1
 8003960:	333c      	adds	r3, #60	@ 0x3c
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	78fa      	ldrb	r2, [r7, #3]
 8003966:	f083 0301 	eor.w	r3, r3, #1
 800396a:	b2d8      	uxtb	r0, r3
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	1a9b      	subs	r3, r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	440b      	add	r3, r1
 8003978:	333c      	adds	r3, #60	@ 0x3c
 800397a:	4602      	mov	r2, r0
 800397c:	701a      	strb	r2, [r3, #0]
 800397e:	f000 bc58 	b.w	8004232 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003982:	78fa      	ldrb	r2, [r7, #3]
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	1a9b      	subs	r3, r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	333c      	adds	r3, #60	@ 0x3c
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	78fa      	ldrb	r2, [r7, #3]
 8003996:	f083 0301 	eor.w	r3, r3, #1
 800399a:	b2d8      	uxtb	r0, r3
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	333c      	adds	r3, #60	@ 0x3c
 80039aa:	4602      	mov	r2, r0
 80039ac:	701a      	strb	r2, [r3, #0]
 80039ae:	f000 bc40 	b.w	8004232 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	78fa      	ldrb	r2, [r7, #3]
 80039b8:	4611      	mov	r1, r2
 80039ba:	4618      	mov	r0, r3
 80039bc:	f003 fa91 	bl	8006ee2 <USB_ReadChInterrupts>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f003 0320 	and.w	r3, r3, #32
 80039c6:	2b20      	cmp	r3, #32
 80039c8:	d131      	bne.n	8003a2e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80039ca:	78fb      	ldrb	r3, [r7, #3]
 80039cc:	015a      	lsls	r2, r3, #5
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	4413      	add	r3, r2
 80039d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039d6:	461a      	mov	r2, r3
 80039d8:	2320      	movs	r3, #32
 80039da:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	6879      	ldr	r1, [r7, #4]
 80039e0:	4613      	mov	r3, r2
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	331a      	adds	r3, #26
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	f040 841f 	bne.w	8004232 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80039f4:	78fa      	ldrb	r2, [r7, #3]
 80039f6:	6879      	ldr	r1, [r7, #4]
 80039f8:	4613      	mov	r3, r2
 80039fa:	011b      	lsls	r3, r3, #4
 80039fc:	1a9b      	subs	r3, r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	440b      	add	r3, r1
 8003a02:	331b      	adds	r3, #27
 8003a04:	2201      	movs	r2, #1
 8003a06:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003a08:	78fa      	ldrb	r2, [r7, #3]
 8003a0a:	6879      	ldr	r1, [r7, #4]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	011b      	lsls	r3, r3, #4
 8003a10:	1a9b      	subs	r3, r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	440b      	add	r3, r1
 8003a16:	334d      	adds	r3, #77	@ 0x4d
 8003a18:	2203      	movs	r2, #3
 8003a1a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	78fa      	ldrb	r2, [r7, #3]
 8003a22:	4611      	mov	r1, r2
 8003a24:	4618      	mov	r0, r3
 8003a26:	f004 f800 	bl	8007a2a <USB_HC_Halt>
 8003a2a:	f000 bc02 	b.w	8004232 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	4611      	mov	r1, r2
 8003a36:	4618      	mov	r0, r3
 8003a38:	f003 fa53 	bl	8006ee2 <USB_ReadChInterrupts>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	f040 8305 	bne.w	8004052 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003a48:	78fb      	ldrb	r3, [r7, #3]
 8003a4a:	015a      	lsls	r2, r3, #5
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4413      	add	r3, r2
 8003a50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a54:	461a      	mov	r2, r3
 8003a56:	2302      	movs	r3, #2
 8003a58:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003a5a:	78fa      	ldrb	r2, [r7, #3]
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	1a9b      	subs	r3, r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	440b      	add	r3, r1
 8003a68:	334d      	adds	r3, #77	@ 0x4d
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d114      	bne.n	8003a9a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a70:	78fa      	ldrb	r2, [r7, #3]
 8003a72:	6879      	ldr	r1, [r7, #4]
 8003a74:	4613      	mov	r3, r2
 8003a76:	011b      	lsls	r3, r3, #4
 8003a78:	1a9b      	subs	r3, r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	440b      	add	r3, r1
 8003a7e:	334d      	adds	r3, #77	@ 0x4d
 8003a80:	2202      	movs	r2, #2
 8003a82:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	334c      	adds	r3, #76	@ 0x4c
 8003a94:	2201      	movs	r2, #1
 8003a96:	701a      	strb	r2, [r3, #0]
 8003a98:	e2cc      	b.n	8004034 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	334d      	adds	r3, #77	@ 0x4d
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b06      	cmp	r3, #6
 8003aae:	d114      	bne.n	8003ada <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ab0:	78fa      	ldrb	r2, [r7, #3]
 8003ab2:	6879      	ldr	r1, [r7, #4]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	011b      	lsls	r3, r3, #4
 8003ab8:	1a9b      	subs	r3, r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	334d      	adds	r3, #77	@ 0x4d
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	334c      	adds	r3, #76	@ 0x4c
 8003ad4:	2205      	movs	r2, #5
 8003ad6:	701a      	strb	r2, [r3, #0]
 8003ad8:	e2ac      	b.n	8004034 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003ada:	78fa      	ldrb	r2, [r7, #3]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	334d      	adds	r3, #77	@ 0x4d
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b07      	cmp	r3, #7
 8003aee:	d00b      	beq.n	8003b08 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003af0:	78fa      	ldrb	r2, [r7, #3]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	334d      	adds	r3, #77	@ 0x4d
 8003b00:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003b02:	2b09      	cmp	r3, #9
 8003b04:	f040 80a6 	bne.w	8003c54 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b08:	78fa      	ldrb	r2, [r7, #3]
 8003b0a:	6879      	ldr	r1, [r7, #4]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	011b      	lsls	r3, r3, #4
 8003b10:	1a9b      	subs	r3, r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	440b      	add	r3, r1
 8003b16:	334d      	adds	r3, #77	@ 0x4d
 8003b18:	2202      	movs	r2, #2
 8003b1a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003b1c:	78fa      	ldrb	r2, [r7, #3]
 8003b1e:	6879      	ldr	r1, [r7, #4]
 8003b20:	4613      	mov	r3, r2
 8003b22:	011b      	lsls	r3, r3, #4
 8003b24:	1a9b      	subs	r3, r3, r2
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	440b      	add	r3, r1
 8003b2a:	3344      	adds	r3, #68	@ 0x44
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	1c59      	adds	r1, r3, #1
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	1a9b      	subs	r3, r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	4403      	add	r3, r0
 8003b3c:	3344      	adds	r3, #68	@ 0x44
 8003b3e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b40:	78fa      	ldrb	r2, [r7, #3]
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	4613      	mov	r3, r2
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	1a9b      	subs	r3, r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	3344      	adds	r3, #68	@ 0x44
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d943      	bls.n	8003bde <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003b56:	78fa      	ldrb	r2, [r7, #3]
 8003b58:	6879      	ldr	r1, [r7, #4]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	011b      	lsls	r3, r3, #4
 8003b5e:	1a9b      	subs	r3, r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	440b      	add	r3, r1
 8003b64:	3344      	adds	r3, #68	@ 0x44
 8003b66:	2200      	movs	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003b6a:	78fa      	ldrb	r2, [r7, #3]
 8003b6c:	6879      	ldr	r1, [r7, #4]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	011b      	lsls	r3, r3, #4
 8003b72:	1a9b      	subs	r3, r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	440b      	add	r3, r1
 8003b78:	331a      	adds	r3, #26
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d123      	bne.n	8003bc8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003b80:	78fa      	ldrb	r2, [r7, #3]
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	1a9b      	subs	r3, r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	331b      	adds	r3, #27
 8003b90:	2200      	movs	r2, #0
 8003b92:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003b94:	78fa      	ldrb	r2, [r7, #3]
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	011b      	lsls	r3, r3, #4
 8003b9c:	1a9b      	subs	r3, r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	331c      	adds	r3, #28
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ba8:	78fb      	ldrb	r3, [r7, #3]
 8003baa:	015a      	lsls	r2, r3, #5
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	4413      	add	r3, r2
 8003bb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	78fa      	ldrb	r2, [r7, #3]
 8003bb8:	0151      	lsls	r1, r2, #5
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	440a      	add	r2, r1
 8003bbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bc6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003bc8:	78fa      	ldrb	r2, [r7, #3]
 8003bca:	6879      	ldr	r1, [r7, #4]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	011b      	lsls	r3, r3, #4
 8003bd0:	1a9b      	subs	r3, r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	440b      	add	r3, r1
 8003bd6:	334c      	adds	r3, #76	@ 0x4c
 8003bd8:	2204      	movs	r2, #4
 8003bda:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003bdc:	e229      	b.n	8004032 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003bde:	78fa      	ldrb	r2, [r7, #3]
 8003be0:	6879      	ldr	r1, [r7, #4]
 8003be2:	4613      	mov	r3, r2
 8003be4:	011b      	lsls	r3, r3, #4
 8003be6:	1a9b      	subs	r3, r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	440b      	add	r3, r1
 8003bec:	334c      	adds	r3, #76	@ 0x4c
 8003bee:	2202      	movs	r2, #2
 8003bf0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	1a9b      	subs	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	440b      	add	r3, r1
 8003c00:	3326      	adds	r3, #38	@ 0x26
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00b      	beq.n	8003c20 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	3326      	adds	r3, #38	@ 0x26
 8003c18:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c1a:	2b02      	cmp	r3, #2
 8003c1c:	f040 8209 	bne.w	8004032 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003c20:	78fb      	ldrb	r3, [r7, #3]
 8003c22:	015a      	lsls	r2, r3, #5
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	4413      	add	r3, r2
 8003c28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003c36:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003c3e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003c40:	78fb      	ldrb	r3, [r7, #3]
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c52:	e1ee      	b.n	8004032 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003c54:	78fa      	ldrb	r2, [r7, #3]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	1a9b      	subs	r3, r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	334d      	adds	r3, #77	@ 0x4d
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	2b05      	cmp	r3, #5
 8003c68:	f040 80c8 	bne.w	8003dfc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c6c:	78fa      	ldrb	r2, [r7, #3]
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	1a9b      	subs	r3, r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	334d      	adds	r3, #77	@ 0x4d
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003c80:	78fa      	ldrb	r2, [r7, #3]
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	4613      	mov	r3, r2
 8003c86:	011b      	lsls	r3, r3, #4
 8003c88:	1a9b      	subs	r3, r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	440b      	add	r3, r1
 8003c8e:	331b      	adds	r3, #27
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	f040 81ce 	bne.w	8004034 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003c98:	78fa      	ldrb	r2, [r7, #3]
 8003c9a:	6879      	ldr	r1, [r7, #4]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	011b      	lsls	r3, r3, #4
 8003ca0:	1a9b      	subs	r3, r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	440b      	add	r3, r1
 8003ca6:	3326      	adds	r3, #38	@ 0x26
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	2b03      	cmp	r3, #3
 8003cac:	d16b      	bne.n	8003d86 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003cae:	78fa      	ldrb	r2, [r7, #3]
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	1a9b      	subs	r3, r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	440b      	add	r3, r1
 8003cbc:	3348      	adds	r3, #72	@ 0x48
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	1c59      	adds	r1, r3, #1
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	1a9b      	subs	r3, r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	4403      	add	r3, r0
 8003cce:	3348      	adds	r3, #72	@ 0x48
 8003cd0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003cd2:	78fa      	ldrb	r2, [r7, #3]
 8003cd4:	6879      	ldr	r1, [r7, #4]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	011b      	lsls	r3, r3, #4
 8003cda:	1a9b      	subs	r3, r3, r2
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	440b      	add	r3, r1
 8003ce0:	3348      	adds	r3, #72	@ 0x48
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d943      	bls.n	8003d70 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003ce8:	78fa      	ldrb	r2, [r7, #3]
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	4613      	mov	r3, r2
 8003cee:	011b      	lsls	r3, r3, #4
 8003cf0:	1a9b      	subs	r3, r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	440b      	add	r3, r1
 8003cf6:	3348      	adds	r3, #72	@ 0x48
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003cfc:	78fa      	ldrb	r2, [r7, #3]
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4613      	mov	r3, r2
 8003d02:	011b      	lsls	r3, r3, #4
 8003d04:	1a9b      	subs	r3, r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	331b      	adds	r3, #27
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003d10:	78fa      	ldrb	r2, [r7, #3]
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	4613      	mov	r3, r2
 8003d16:	011b      	lsls	r3, r3, #4
 8003d18:	1a9b      	subs	r3, r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	3344      	adds	r3, #68	@ 0x44
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d809      	bhi.n	8003d3a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003d26:	78fa      	ldrb	r2, [r7, #3]
 8003d28:	6879      	ldr	r1, [r7, #4]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	011b      	lsls	r3, r3, #4
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	440b      	add	r3, r1
 8003d34:	331c      	adds	r3, #28
 8003d36:	2201      	movs	r2, #1
 8003d38:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d3a:	78fb      	ldrb	r3, [r7, #3]
 8003d3c:	015a      	lsls	r2, r3, #5
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	4413      	add	r3, r2
 8003d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	78fa      	ldrb	r2, [r7, #3]
 8003d4a:	0151      	lsls	r1, r2, #5
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	440a      	add	r2, r1
 8003d50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d58:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003d5a:	78fa      	ldrb	r2, [r7, #3]
 8003d5c:	6879      	ldr	r1, [r7, #4]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	1a9b      	subs	r3, r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	440b      	add	r3, r1
 8003d68:	334c      	adds	r3, #76	@ 0x4c
 8003d6a:	2204      	movs	r2, #4
 8003d6c:	701a      	strb	r2, [r3, #0]
 8003d6e:	e014      	b.n	8003d9a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	334c      	adds	r3, #76	@ 0x4c
 8003d80:	2202      	movs	r2, #2
 8003d82:	701a      	strb	r2, [r3, #0]
 8003d84:	e009      	b.n	8003d9a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d86:	78fa      	ldrb	r2, [r7, #3]
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	1a9b      	subs	r3, r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	334c      	adds	r3, #76	@ 0x4c
 8003d96:	2202      	movs	r2, #2
 8003d98:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d9a:	78fa      	ldrb	r2, [r7, #3]
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	1a9b      	subs	r3, r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	440b      	add	r3, r1
 8003da8:	3326      	adds	r3, #38	@ 0x26
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00b      	beq.n	8003dc8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003db0:	78fa      	ldrb	r2, [r7, #3]
 8003db2:	6879      	ldr	r1, [r7, #4]
 8003db4:	4613      	mov	r3, r2
 8003db6:	011b      	lsls	r3, r3, #4
 8003db8:	1a9b      	subs	r3, r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	3326      	adds	r3, #38	@ 0x26
 8003dc0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	f040 8136 	bne.w	8004034 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	015a      	lsls	r2, r3, #5
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	4413      	add	r3, r2
 8003dd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003dde:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003de6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003de8:	78fb      	ldrb	r3, [r7, #3]
 8003dea:	015a      	lsls	r2, r3, #5
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003df4:	461a      	mov	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6013      	str	r3, [r2, #0]
 8003dfa:	e11b      	b.n	8004034 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003dfc:	78fa      	ldrb	r2, [r7, #3]
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	4613      	mov	r3, r2
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	334d      	adds	r3, #77	@ 0x4d
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	f040 8081 	bne.w	8003f16 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e14:	78fa      	ldrb	r2, [r7, #3]
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	011b      	lsls	r3, r3, #4
 8003e1c:	1a9b      	subs	r3, r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	334d      	adds	r3, #77	@ 0x4d
 8003e24:	2202      	movs	r2, #2
 8003e26:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003e28:	78fa      	ldrb	r2, [r7, #3]
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	1a9b      	subs	r3, r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	440b      	add	r3, r1
 8003e36:	331b      	adds	r3, #27
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	f040 80fa 	bne.w	8004034 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e40:	78fa      	ldrb	r2, [r7, #3]
 8003e42:	6879      	ldr	r1, [r7, #4]
 8003e44:	4613      	mov	r3, r2
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	1a9b      	subs	r3, r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	440b      	add	r3, r1
 8003e4e:	334c      	adds	r3, #76	@ 0x4c
 8003e50:	2202      	movs	r2, #2
 8003e52:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003e54:	78fb      	ldrb	r3, [r7, #3]
 8003e56:	015a      	lsls	r2, r3, #5
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	78fa      	ldrb	r2, [r7, #3]
 8003e64:	0151      	lsls	r1, r2, #5
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	440a      	add	r2, r1
 8003e6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e72:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003e74:	78fb      	ldrb	r3, [r7, #3]
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	78fa      	ldrb	r2, [r7, #3]
 8003e84:	0151      	lsls	r1, r2, #5
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	440a      	add	r2, r1
 8003e8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e92:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003e94:	78fb      	ldrb	r3, [r7, #3]
 8003e96:	015a      	lsls	r2, r3, #5
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	78fa      	ldrb	r2, [r7, #3]
 8003ea4:	0151      	lsls	r1, r2, #5
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	440a      	add	r2, r1
 8003eaa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003eae:	f023 0320 	bic.w	r3, r3, #32
 8003eb2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003eb4:	78fa      	ldrb	r2, [r7, #3]
 8003eb6:	6879      	ldr	r1, [r7, #4]
 8003eb8:	4613      	mov	r3, r2
 8003eba:	011b      	lsls	r3, r3, #4
 8003ebc:	1a9b      	subs	r3, r3, r2
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	440b      	add	r3, r1
 8003ec2:	3326      	adds	r3, #38	@ 0x26
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00b      	beq.n	8003ee2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003eca:	78fa      	ldrb	r2, [r7, #3]
 8003ecc:	6879      	ldr	r1, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	011b      	lsls	r3, r3, #4
 8003ed2:	1a9b      	subs	r3, r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	3326      	adds	r3, #38	@ 0x26
 8003eda:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	f040 80a9 	bne.w	8004034 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ee2:	78fb      	ldrb	r3, [r7, #3]
 8003ee4:	015a      	lsls	r2, r3, #5
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	4413      	add	r3, r2
 8003eea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ef8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f00:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f02:	78fb      	ldrb	r3, [r7, #3]
 8003f04:	015a      	lsls	r2, r3, #5
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f0e:	461a      	mov	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6013      	str	r3, [r2, #0]
 8003f14:	e08e      	b.n	8004034 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003f16:	78fa      	ldrb	r2, [r7, #3]
 8003f18:	6879      	ldr	r1, [r7, #4]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	1a9b      	subs	r3, r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	440b      	add	r3, r1
 8003f24:	334d      	adds	r3, #77	@ 0x4d
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d143      	bne.n	8003fb4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	011b      	lsls	r3, r3, #4
 8003f34:	1a9b      	subs	r3, r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	334d      	adds	r3, #77	@ 0x4d
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f40:	78fa      	ldrb	r2, [r7, #3]
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	4613      	mov	r3, r2
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	334c      	adds	r3, #76	@ 0x4c
 8003f50:	2202      	movs	r2, #2
 8003f52:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f54:	78fa      	ldrb	r2, [r7, #3]
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	011b      	lsls	r3, r3, #4
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	3326      	adds	r3, #38	@ 0x26
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00a      	beq.n	8003f80 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003f6a:	78fa      	ldrb	r2, [r7, #3]
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	1a9b      	subs	r3, r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	440b      	add	r3, r1
 8003f78:	3326      	adds	r3, #38	@ 0x26
 8003f7a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d159      	bne.n	8004034 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003f80:	78fb      	ldrb	r3, [r7, #3]
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f96:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f9e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003fa0:	78fb      	ldrb	r3, [r7, #3]
 8003fa2:	015a      	lsls	r2, r3, #5
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fac:	461a      	mov	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6013      	str	r3, [r2, #0]
 8003fb2:	e03f      	b.n	8004034 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003fb4:	78fa      	ldrb	r2, [r7, #3]
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	1a9b      	subs	r3, r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	334d      	adds	r3, #77	@ 0x4d
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d126      	bne.n	8004018 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003fca:	78fa      	ldrb	r2, [r7, #3]
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	1a9b      	subs	r3, r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	334d      	adds	r3, #77	@ 0x4d
 8003fda:	2202      	movs	r2, #2
 8003fdc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003fde:	78fa      	ldrb	r2, [r7, #3]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	1a9b      	subs	r3, r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	3344      	adds	r3, #68	@ 0x44
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	1c59      	adds	r1, r3, #1
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	011b      	lsls	r3, r3, #4
 8003ff8:	1a9b      	subs	r3, r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	4403      	add	r3, r0
 8003ffe:	3344      	adds	r3, #68	@ 0x44
 8004000:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004002:	78fa      	ldrb	r2, [r7, #3]
 8004004:	6879      	ldr	r1, [r7, #4]
 8004006:	4613      	mov	r3, r2
 8004008:	011b      	lsls	r3, r3, #4
 800400a:	1a9b      	subs	r3, r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	440b      	add	r3, r1
 8004010:	334c      	adds	r3, #76	@ 0x4c
 8004012:	2204      	movs	r2, #4
 8004014:	701a      	strb	r2, [r3, #0]
 8004016:	e00d      	b.n	8004034 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004018:	78fa      	ldrb	r2, [r7, #3]
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	4613      	mov	r3, r2
 800401e:	011b      	lsls	r3, r3, #4
 8004020:	1a9b      	subs	r3, r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	334d      	adds	r3, #77	@ 0x4d
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	2b02      	cmp	r3, #2
 800402c:	f000 8100 	beq.w	8004230 <HCD_HC_IN_IRQHandler+0xcca>
 8004030:	e000      	b.n	8004034 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004032:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004034:	78fa      	ldrb	r2, [r7, #3]
 8004036:	6879      	ldr	r1, [r7, #4]
 8004038:	4613      	mov	r3, r2
 800403a:	011b      	lsls	r3, r3, #4
 800403c:	1a9b      	subs	r3, r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	440b      	add	r3, r1
 8004042:	334c      	adds	r3, #76	@ 0x4c
 8004044:	781a      	ldrb	r2, [r3, #0]
 8004046:	78fb      	ldrb	r3, [r7, #3]
 8004048:	4619      	mov	r1, r3
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f006 f846 	bl	800a0dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8004050:	e0ef      	b.n	8004232 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	78fa      	ldrb	r2, [r7, #3]
 8004058:	4611      	mov	r1, r2
 800405a:	4618      	mov	r0, r3
 800405c:	f002 ff41 	bl	8006ee2 <USB_ReadChInterrupts>
 8004060:	4603      	mov	r3, r0
 8004062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004066:	2b40      	cmp	r3, #64	@ 0x40
 8004068:	d12f      	bne.n	80040ca <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800406a:	78fb      	ldrb	r3, [r7, #3]
 800406c:	015a      	lsls	r2, r3, #5
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	4413      	add	r3, r2
 8004072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004076:	461a      	mov	r2, r3
 8004078:	2340      	movs	r3, #64	@ 0x40
 800407a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800407c:	78fa      	ldrb	r2, [r7, #3]
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	4613      	mov	r3, r2
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	1a9b      	subs	r3, r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	334d      	adds	r3, #77	@ 0x4d
 800408c:	2205      	movs	r2, #5
 800408e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004090:	78fa      	ldrb	r2, [r7, #3]
 8004092:	6879      	ldr	r1, [r7, #4]
 8004094:	4613      	mov	r3, r2
 8004096:	011b      	lsls	r3, r3, #4
 8004098:	1a9b      	subs	r3, r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	440b      	add	r3, r1
 800409e:	331a      	adds	r3, #26
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80040a6:	78fa      	ldrb	r2, [r7, #3]
 80040a8:	6879      	ldr	r1, [r7, #4]
 80040aa:	4613      	mov	r3, r2
 80040ac:	011b      	lsls	r3, r3, #4
 80040ae:	1a9b      	subs	r3, r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	440b      	add	r3, r1
 80040b4:	3344      	adds	r3, #68	@ 0x44
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	78fa      	ldrb	r2, [r7, #3]
 80040c0:	4611      	mov	r1, r2
 80040c2:	4618      	mov	r0, r3
 80040c4:	f003 fcb1 	bl	8007a2a <USB_HC_Halt>
 80040c8:	e0b3      	b.n	8004232 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	78fa      	ldrb	r2, [r7, #3]
 80040d0:	4611      	mov	r1, r2
 80040d2:	4618      	mov	r0, r3
 80040d4:	f002 ff05 	bl	8006ee2 <USB_ReadChInterrupts>
 80040d8:	4603      	mov	r3, r0
 80040da:	f003 0310 	and.w	r3, r3, #16
 80040de:	2b10      	cmp	r3, #16
 80040e0:	f040 80a7 	bne.w	8004232 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80040e4:	78fa      	ldrb	r2, [r7, #3]
 80040e6:	6879      	ldr	r1, [r7, #4]
 80040e8:	4613      	mov	r3, r2
 80040ea:	011b      	lsls	r3, r3, #4
 80040ec:	1a9b      	subs	r3, r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	440b      	add	r3, r1
 80040f2:	3326      	adds	r3, #38	@ 0x26
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	2b03      	cmp	r3, #3
 80040f8:	d11b      	bne.n	8004132 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80040fa:	78fa      	ldrb	r2, [r7, #3]
 80040fc:	6879      	ldr	r1, [r7, #4]
 80040fe:	4613      	mov	r3, r2
 8004100:	011b      	lsls	r3, r3, #4
 8004102:	1a9b      	subs	r3, r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	440b      	add	r3, r1
 8004108:	3344      	adds	r3, #68	@ 0x44
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800410e:	78fa      	ldrb	r2, [r7, #3]
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	334d      	adds	r3, #77	@ 0x4d
 800411e:	2204      	movs	r2, #4
 8004120:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	78fa      	ldrb	r2, [r7, #3]
 8004128:	4611      	mov	r1, r2
 800412a:	4618      	mov	r0, r3
 800412c:	f003 fc7d 	bl	8007a2a <USB_HC_Halt>
 8004130:	e03f      	b.n	80041b2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004132:	78fa      	ldrb	r2, [r7, #3]
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	4613      	mov	r3, r2
 8004138:	011b      	lsls	r3, r3, #4
 800413a:	1a9b      	subs	r3, r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	440b      	add	r3, r1
 8004140:	3326      	adds	r3, #38	@ 0x26
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00a      	beq.n	800415e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004148:	78fa      	ldrb	r2, [r7, #3]
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	4613      	mov	r3, r2
 800414e:	011b      	lsls	r3, r3, #4
 8004150:	1a9b      	subs	r3, r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	440b      	add	r3, r1
 8004156:	3326      	adds	r3, #38	@ 0x26
 8004158:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800415a:	2b02      	cmp	r3, #2
 800415c:	d129      	bne.n	80041b2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800415e:	78fa      	ldrb	r2, [r7, #3]
 8004160:	6879      	ldr	r1, [r7, #4]
 8004162:	4613      	mov	r3, r2
 8004164:	011b      	lsls	r3, r3, #4
 8004166:	1a9b      	subs	r3, r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	440b      	add	r3, r1
 800416c:	3344      	adds	r3, #68	@ 0x44
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	799b      	ldrb	r3, [r3, #6]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00a      	beq.n	8004190 <HCD_HC_IN_IRQHandler+0xc2a>
 800417a:	78fa      	ldrb	r2, [r7, #3]
 800417c:	6879      	ldr	r1, [r7, #4]
 800417e:	4613      	mov	r3, r2
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	1a9b      	subs	r3, r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	440b      	add	r3, r1
 8004188:	331b      	adds	r3, #27
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d110      	bne.n	80041b2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004190:	78fa      	ldrb	r2, [r7, #3]
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	1a9b      	subs	r3, r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	334d      	adds	r3, #77	@ 0x4d
 80041a0:	2204      	movs	r2, #4
 80041a2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	78fa      	ldrb	r2, [r7, #3]
 80041aa:	4611      	mov	r1, r2
 80041ac:	4618      	mov	r0, r3
 80041ae:	f003 fc3c 	bl	8007a2a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80041b2:	78fa      	ldrb	r2, [r7, #3]
 80041b4:	6879      	ldr	r1, [r7, #4]
 80041b6:	4613      	mov	r3, r2
 80041b8:	011b      	lsls	r3, r3, #4
 80041ba:	1a9b      	subs	r3, r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	440b      	add	r3, r1
 80041c0:	331b      	adds	r3, #27
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d129      	bne.n	800421c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80041c8:	78fa      	ldrb	r2, [r7, #3]
 80041ca:	6879      	ldr	r1, [r7, #4]
 80041cc:	4613      	mov	r3, r2
 80041ce:	011b      	lsls	r3, r3, #4
 80041d0:	1a9b      	subs	r3, r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	440b      	add	r3, r1
 80041d6:	331b      	adds	r3, #27
 80041d8:	2200      	movs	r2, #0
 80041da:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80041dc:	78fb      	ldrb	r3, [r7, #3]
 80041de:	015a      	lsls	r2, r3, #5
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	4413      	add	r3, r2
 80041e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	78fa      	ldrb	r2, [r7, #3]
 80041ec:	0151      	lsls	r1, r2, #5
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	440a      	add	r2, r1
 80041f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041fa:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80041fc:	78fb      	ldrb	r3, [r7, #3]
 80041fe:	015a      	lsls	r2, r3, #5
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	4413      	add	r3, r2
 8004204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	78fa      	ldrb	r2, [r7, #3]
 800420c:	0151      	lsls	r1, r2, #5
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	440a      	add	r2, r1
 8004212:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004216:	f043 0320 	orr.w	r3, r3, #32
 800421a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	015a      	lsls	r2, r3, #5
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	4413      	add	r3, r2
 8004224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004228:	461a      	mov	r2, r3
 800422a:	2310      	movs	r3, #16
 800422c:	6093      	str	r3, [r2, #8]
 800422e:	e000      	b.n	8004232 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004230:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004232:	3718      	adds	r7, #24
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	460b      	mov	r3, r1
 8004242:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	78fa      	ldrb	r2, [r7, #3]
 8004254:	4611      	mov	r1, r2
 8004256:	4618      	mov	r0, r3
 8004258:	f002 fe43 	bl	8006ee2 <USB_ReadChInterrupts>
 800425c:	4603      	mov	r3, r0
 800425e:	f003 0304 	and.w	r3, r3, #4
 8004262:	2b04      	cmp	r3, #4
 8004264:	d11b      	bne.n	800429e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004266:	78fb      	ldrb	r3, [r7, #3]
 8004268:	015a      	lsls	r2, r3, #5
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	4413      	add	r3, r2
 800426e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004272:	461a      	mov	r2, r3
 8004274:	2304      	movs	r3, #4
 8004276:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004278:	78fa      	ldrb	r2, [r7, #3]
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	4613      	mov	r3, r2
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	1a9b      	subs	r3, r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	440b      	add	r3, r1
 8004286:	334d      	adds	r3, #77	@ 0x4d
 8004288:	2207      	movs	r2, #7
 800428a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	78fa      	ldrb	r2, [r7, #3]
 8004292:	4611      	mov	r1, r2
 8004294:	4618      	mov	r0, r3
 8004296:	f003 fbc8 	bl	8007a2a <USB_HC_Halt>
 800429a:	f000 bc89 	b.w	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	78fa      	ldrb	r2, [r7, #3]
 80042a4:	4611      	mov	r1, r2
 80042a6:	4618      	mov	r0, r3
 80042a8:	f002 fe1b 	bl	8006ee2 <USB_ReadChInterrupts>
 80042ac:	4603      	mov	r3, r0
 80042ae:	f003 0320 	and.w	r3, r3, #32
 80042b2:	2b20      	cmp	r3, #32
 80042b4:	f040 8082 	bne.w	80043bc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80042b8:	78fb      	ldrb	r3, [r7, #3]
 80042ba:	015a      	lsls	r2, r3, #5
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	4413      	add	r3, r2
 80042c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042c4:	461a      	mov	r2, r3
 80042c6:	2320      	movs	r3, #32
 80042c8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80042ca:	78fa      	ldrb	r2, [r7, #3]
 80042cc:	6879      	ldr	r1, [r7, #4]
 80042ce:	4613      	mov	r3, r2
 80042d0:	011b      	lsls	r3, r3, #4
 80042d2:	1a9b      	subs	r3, r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	440b      	add	r3, r1
 80042d8:	3319      	adds	r3, #25
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d124      	bne.n	800432a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80042e0:	78fa      	ldrb	r2, [r7, #3]
 80042e2:	6879      	ldr	r1, [r7, #4]
 80042e4:	4613      	mov	r3, r2
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	1a9b      	subs	r3, r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	3319      	adds	r3, #25
 80042f0:	2200      	movs	r2, #0
 80042f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042f4:	78fa      	ldrb	r2, [r7, #3]
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	4613      	mov	r3, r2
 80042fa:	011b      	lsls	r3, r3, #4
 80042fc:	1a9b      	subs	r3, r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	334c      	adds	r3, #76	@ 0x4c
 8004304:	2202      	movs	r2, #2
 8004306:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004308:	78fa      	ldrb	r2, [r7, #3]
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	4613      	mov	r3, r2
 800430e:	011b      	lsls	r3, r3, #4
 8004310:	1a9b      	subs	r3, r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	440b      	add	r3, r1
 8004316:	334d      	adds	r3, #77	@ 0x4d
 8004318:	2203      	movs	r2, #3
 800431a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	78fa      	ldrb	r2, [r7, #3]
 8004322:	4611      	mov	r1, r2
 8004324:	4618      	mov	r0, r3
 8004326:	f003 fb80 	bl	8007a2a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800432a:	78fa      	ldrb	r2, [r7, #3]
 800432c:	6879      	ldr	r1, [r7, #4]
 800432e:	4613      	mov	r3, r2
 8004330:	011b      	lsls	r3, r3, #4
 8004332:	1a9b      	subs	r3, r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	440b      	add	r3, r1
 8004338:	331a      	adds	r3, #26
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	2b01      	cmp	r3, #1
 800433e:	f040 8437 	bne.w	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
 8004342:	78fa      	ldrb	r2, [r7, #3]
 8004344:	6879      	ldr	r1, [r7, #4]
 8004346:	4613      	mov	r3, r2
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	1a9b      	subs	r3, r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	440b      	add	r3, r1
 8004350:	331b      	adds	r3, #27
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	f040 842b 	bne.w	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800435a:	78fa      	ldrb	r2, [r7, #3]
 800435c:	6879      	ldr	r1, [r7, #4]
 800435e:	4613      	mov	r3, r2
 8004360:	011b      	lsls	r3, r3, #4
 8004362:	1a9b      	subs	r3, r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	440b      	add	r3, r1
 8004368:	3326      	adds	r3, #38	@ 0x26
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d009      	beq.n	8004384 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004370:	78fa      	ldrb	r2, [r7, #3]
 8004372:	6879      	ldr	r1, [r7, #4]
 8004374:	4613      	mov	r3, r2
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	1a9b      	subs	r3, r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	331b      	adds	r3, #27
 8004380:	2201      	movs	r2, #1
 8004382:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004384:	78fa      	ldrb	r2, [r7, #3]
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	4613      	mov	r3, r2
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	334d      	adds	r3, #77	@ 0x4d
 8004394:	2203      	movs	r2, #3
 8004396:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	78fa      	ldrb	r2, [r7, #3]
 800439e:	4611      	mov	r1, r2
 80043a0:	4618      	mov	r0, r3
 80043a2:	f003 fb42 	bl	8007a2a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80043a6:	78fa      	ldrb	r2, [r7, #3]
 80043a8:	6879      	ldr	r1, [r7, #4]
 80043aa:	4613      	mov	r3, r2
 80043ac:	011b      	lsls	r3, r3, #4
 80043ae:	1a9b      	subs	r3, r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	440b      	add	r3, r1
 80043b4:	3344      	adds	r3, #68	@ 0x44
 80043b6:	2200      	movs	r2, #0
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	e3f9      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	78fa      	ldrb	r2, [r7, #3]
 80043c2:	4611      	mov	r1, r2
 80043c4:	4618      	mov	r0, r3
 80043c6:	f002 fd8c 	bl	8006ee2 <USB_ReadChInterrupts>
 80043ca:	4603      	mov	r3, r0
 80043cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043d4:	d111      	bne.n	80043fa <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80043d6:	78fb      	ldrb	r3, [r7, #3]
 80043d8:	015a      	lsls	r2, r3, #5
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	4413      	add	r3, r2
 80043de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043e2:	461a      	mov	r2, r3
 80043e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043e8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	4611      	mov	r1, r2
 80043f2:	4618      	mov	r0, r3
 80043f4:	f003 fb19 	bl	8007a2a <USB_HC_Halt>
 80043f8:	e3da      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	78fa      	ldrb	r2, [r7, #3]
 8004400:	4611      	mov	r1, r2
 8004402:	4618      	mov	r0, r3
 8004404:	f002 fd6d 	bl	8006ee2 <USB_ReadChInterrupts>
 8004408:	4603      	mov	r3, r0
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b01      	cmp	r3, #1
 8004410:	d168      	bne.n	80044e4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004412:	78fa      	ldrb	r2, [r7, #3]
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	4613      	mov	r3, r2
 8004418:	011b      	lsls	r3, r3, #4
 800441a:	1a9b      	subs	r3, r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	440b      	add	r3, r1
 8004420:	3344      	adds	r3, #68	@ 0x44
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	78fa      	ldrb	r2, [r7, #3]
 800442c:	4611      	mov	r1, r2
 800442e:	4618      	mov	r0, r3
 8004430:	f002 fd57 	bl	8006ee2 <USB_ReadChInterrupts>
 8004434:	4603      	mov	r3, r0
 8004436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800443a:	2b40      	cmp	r3, #64	@ 0x40
 800443c:	d112      	bne.n	8004464 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800443e:	78fa      	ldrb	r2, [r7, #3]
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	4613      	mov	r3, r2
 8004444:	011b      	lsls	r3, r3, #4
 8004446:	1a9b      	subs	r3, r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	3319      	adds	r3, #25
 800444e:	2201      	movs	r2, #1
 8004450:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004452:	78fb      	ldrb	r3, [r7, #3]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4413      	add	r3, r2
 800445a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800445e:	461a      	mov	r2, r3
 8004460:	2340      	movs	r3, #64	@ 0x40
 8004462:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004464:	78fa      	ldrb	r2, [r7, #3]
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	4613      	mov	r3, r2
 800446a:	011b      	lsls	r3, r3, #4
 800446c:	1a9b      	subs	r3, r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	440b      	add	r3, r1
 8004472:	331b      	adds	r3, #27
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d019      	beq.n	80044ae <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800447a:	78fa      	ldrb	r2, [r7, #3]
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	4613      	mov	r3, r2
 8004480:	011b      	lsls	r3, r3, #4
 8004482:	1a9b      	subs	r3, r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	440b      	add	r3, r1
 8004488:	331b      	adds	r3, #27
 800448a:	2200      	movs	r2, #0
 800448c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800448e:	78fb      	ldrb	r3, [r7, #3]
 8004490:	015a      	lsls	r2, r3, #5
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	4413      	add	r3, r2
 8004496:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	78fa      	ldrb	r2, [r7, #3]
 800449e:	0151      	lsls	r1, r2, #5
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	440a      	add	r2, r1
 80044a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044ac:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80044ae:	78fb      	ldrb	r3, [r7, #3]
 80044b0:	015a      	lsls	r2, r3, #5
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	4413      	add	r3, r2
 80044b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044ba:	461a      	mov	r2, r3
 80044bc:	2301      	movs	r3, #1
 80044be:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80044c0:	78fa      	ldrb	r2, [r7, #3]
 80044c2:	6879      	ldr	r1, [r7, #4]
 80044c4:	4613      	mov	r3, r2
 80044c6:	011b      	lsls	r3, r3, #4
 80044c8:	1a9b      	subs	r3, r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	334d      	adds	r3, #77	@ 0x4d
 80044d0:	2201      	movs	r2, #1
 80044d2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	78fa      	ldrb	r2, [r7, #3]
 80044da:	4611      	mov	r1, r2
 80044dc:	4618      	mov	r0, r3
 80044de:	f003 faa4 	bl	8007a2a <USB_HC_Halt>
 80044e2:	e365      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	78fa      	ldrb	r2, [r7, #3]
 80044ea:	4611      	mov	r1, r2
 80044ec:	4618      	mov	r0, r3
 80044ee:	f002 fcf8 	bl	8006ee2 <USB_ReadChInterrupts>
 80044f2:	4603      	mov	r3, r0
 80044f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f8:	2b40      	cmp	r3, #64	@ 0x40
 80044fa:	d139      	bne.n	8004570 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80044fc:	78fa      	ldrb	r2, [r7, #3]
 80044fe:	6879      	ldr	r1, [r7, #4]
 8004500:	4613      	mov	r3, r2
 8004502:	011b      	lsls	r3, r3, #4
 8004504:	1a9b      	subs	r3, r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	440b      	add	r3, r1
 800450a:	334d      	adds	r3, #77	@ 0x4d
 800450c:	2205      	movs	r2, #5
 800450e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004510:	78fa      	ldrb	r2, [r7, #3]
 8004512:	6879      	ldr	r1, [r7, #4]
 8004514:	4613      	mov	r3, r2
 8004516:	011b      	lsls	r3, r3, #4
 8004518:	1a9b      	subs	r3, r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	440b      	add	r3, r1
 800451e:	331a      	adds	r3, #26
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d109      	bne.n	800453a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004526:	78fa      	ldrb	r2, [r7, #3]
 8004528:	6879      	ldr	r1, [r7, #4]
 800452a:	4613      	mov	r3, r2
 800452c:	011b      	lsls	r3, r3, #4
 800452e:	1a9b      	subs	r3, r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	440b      	add	r3, r1
 8004534:	3319      	adds	r3, #25
 8004536:	2201      	movs	r2, #1
 8004538:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800453a:	78fa      	ldrb	r2, [r7, #3]
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	4613      	mov	r3, r2
 8004540:	011b      	lsls	r3, r3, #4
 8004542:	1a9b      	subs	r3, r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	440b      	add	r3, r1
 8004548:	3344      	adds	r3, #68	@ 0x44
 800454a:	2200      	movs	r2, #0
 800454c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	78fa      	ldrb	r2, [r7, #3]
 8004554:	4611      	mov	r1, r2
 8004556:	4618      	mov	r0, r3
 8004558:	f003 fa67 	bl	8007a2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800455c:	78fb      	ldrb	r3, [r7, #3]
 800455e:	015a      	lsls	r2, r3, #5
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	4413      	add	r3, r2
 8004564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004568:	461a      	mov	r2, r3
 800456a:	2340      	movs	r3, #64	@ 0x40
 800456c:	6093      	str	r3, [r2, #8]
 800456e:	e31f      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	78fa      	ldrb	r2, [r7, #3]
 8004576:	4611      	mov	r1, r2
 8004578:	4618      	mov	r0, r3
 800457a:	f002 fcb2 	bl	8006ee2 <USB_ReadChInterrupts>
 800457e:	4603      	mov	r3, r0
 8004580:	f003 0308 	and.w	r3, r3, #8
 8004584:	2b08      	cmp	r3, #8
 8004586:	d11a      	bne.n	80045be <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004588:	78fb      	ldrb	r3, [r7, #3]
 800458a:	015a      	lsls	r2, r3, #5
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	4413      	add	r3, r2
 8004590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004594:	461a      	mov	r2, r3
 8004596:	2308      	movs	r3, #8
 8004598:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800459a:	78fa      	ldrb	r2, [r7, #3]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	011b      	lsls	r3, r3, #4
 80045a2:	1a9b      	subs	r3, r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	334d      	adds	r3, #77	@ 0x4d
 80045aa:	2206      	movs	r2, #6
 80045ac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	78fa      	ldrb	r2, [r7, #3]
 80045b4:	4611      	mov	r1, r2
 80045b6:	4618      	mov	r0, r3
 80045b8:	f003 fa37 	bl	8007a2a <USB_HC_Halt>
 80045bc:	e2f8      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	78fa      	ldrb	r2, [r7, #3]
 80045c4:	4611      	mov	r1, r2
 80045c6:	4618      	mov	r0, r3
 80045c8:	f002 fc8b 	bl	8006ee2 <USB_ReadChInterrupts>
 80045cc:	4603      	mov	r3, r0
 80045ce:	f003 0310 	and.w	r3, r3, #16
 80045d2:	2b10      	cmp	r3, #16
 80045d4:	d144      	bne.n	8004660 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80045d6:	78fa      	ldrb	r2, [r7, #3]
 80045d8:	6879      	ldr	r1, [r7, #4]
 80045da:	4613      	mov	r3, r2
 80045dc:	011b      	lsls	r3, r3, #4
 80045de:	1a9b      	subs	r3, r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	440b      	add	r3, r1
 80045e4:	3344      	adds	r3, #68	@ 0x44
 80045e6:	2200      	movs	r2, #0
 80045e8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80045ea:	78fa      	ldrb	r2, [r7, #3]
 80045ec:	6879      	ldr	r1, [r7, #4]
 80045ee:	4613      	mov	r3, r2
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	1a9b      	subs	r3, r3, r2
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	440b      	add	r3, r1
 80045f8:	334d      	adds	r3, #77	@ 0x4d
 80045fa:	2204      	movs	r2, #4
 80045fc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80045fe:	78fa      	ldrb	r2, [r7, #3]
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	4613      	mov	r3, r2
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	1a9b      	subs	r3, r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	440b      	add	r3, r1
 800460c:	3319      	adds	r3, #25
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d114      	bne.n	800463e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004614:	78fa      	ldrb	r2, [r7, #3]
 8004616:	6879      	ldr	r1, [r7, #4]
 8004618:	4613      	mov	r3, r2
 800461a:	011b      	lsls	r3, r3, #4
 800461c:	1a9b      	subs	r3, r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	440b      	add	r3, r1
 8004622:	3318      	adds	r3, #24
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d109      	bne.n	800463e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800462a:	78fa      	ldrb	r2, [r7, #3]
 800462c:	6879      	ldr	r1, [r7, #4]
 800462e:	4613      	mov	r3, r2
 8004630:	011b      	lsls	r3, r3, #4
 8004632:	1a9b      	subs	r3, r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	440b      	add	r3, r1
 8004638:	3319      	adds	r3, #25
 800463a:	2201      	movs	r2, #1
 800463c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	78fa      	ldrb	r2, [r7, #3]
 8004644:	4611      	mov	r1, r2
 8004646:	4618      	mov	r0, r3
 8004648:	f003 f9ef 	bl	8007a2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800464c:	78fb      	ldrb	r3, [r7, #3]
 800464e:	015a      	lsls	r2, r3, #5
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	4413      	add	r3, r2
 8004654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004658:	461a      	mov	r2, r3
 800465a:	2310      	movs	r3, #16
 800465c:	6093      	str	r3, [r2, #8]
 800465e:	e2a7      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	78fa      	ldrb	r2, [r7, #3]
 8004666:	4611      	mov	r1, r2
 8004668:	4618      	mov	r0, r3
 800466a:	f002 fc3a 	bl	8006ee2 <USB_ReadChInterrupts>
 800466e:	4603      	mov	r3, r0
 8004670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004674:	2b80      	cmp	r3, #128	@ 0x80
 8004676:	f040 8083 	bne.w	8004780 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	799b      	ldrb	r3, [r3, #6]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d111      	bne.n	80046a6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004682:	78fa      	ldrb	r2, [r7, #3]
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	4613      	mov	r3, r2
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	1a9b      	subs	r3, r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	440b      	add	r3, r1
 8004690:	334d      	adds	r3, #77	@ 0x4d
 8004692:	2207      	movs	r2, #7
 8004694:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	78fa      	ldrb	r2, [r7, #3]
 800469c:	4611      	mov	r1, r2
 800469e:	4618      	mov	r0, r3
 80046a0:	f003 f9c3 	bl	8007a2a <USB_HC_Halt>
 80046a4:	e062      	b.n	800476c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80046a6:	78fa      	ldrb	r2, [r7, #3]
 80046a8:	6879      	ldr	r1, [r7, #4]
 80046aa:	4613      	mov	r3, r2
 80046ac:	011b      	lsls	r3, r3, #4
 80046ae:	1a9b      	subs	r3, r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	440b      	add	r3, r1
 80046b4:	3344      	adds	r3, #68	@ 0x44
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	1c59      	adds	r1, r3, #1
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	4613      	mov	r3, r2
 80046be:	011b      	lsls	r3, r3, #4
 80046c0:	1a9b      	subs	r3, r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	4403      	add	r3, r0
 80046c6:	3344      	adds	r3, #68	@ 0x44
 80046c8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046ca:	78fa      	ldrb	r2, [r7, #3]
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	011b      	lsls	r3, r3, #4
 80046d2:	1a9b      	subs	r3, r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	440b      	add	r3, r1
 80046d8:	3344      	adds	r3, #68	@ 0x44
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d922      	bls.n	8004726 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80046e0:	78fa      	ldrb	r2, [r7, #3]
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	4613      	mov	r3, r2
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	1a9b      	subs	r3, r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	440b      	add	r3, r1
 80046ee:	3344      	adds	r3, #68	@ 0x44
 80046f0:	2200      	movs	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80046f4:	78fa      	ldrb	r2, [r7, #3]
 80046f6:	6879      	ldr	r1, [r7, #4]
 80046f8:	4613      	mov	r3, r2
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	1a9b      	subs	r3, r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	440b      	add	r3, r1
 8004702:	334c      	adds	r3, #76	@ 0x4c
 8004704:	2204      	movs	r2, #4
 8004706:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004708:	78fa      	ldrb	r2, [r7, #3]
 800470a:	6879      	ldr	r1, [r7, #4]
 800470c:	4613      	mov	r3, r2
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	440b      	add	r3, r1
 8004716:	334c      	adds	r3, #76	@ 0x4c
 8004718:	781a      	ldrb	r2, [r3, #0]
 800471a:	78fb      	ldrb	r3, [r7, #3]
 800471c:	4619      	mov	r1, r3
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f005 fcdc 	bl	800a0dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8004724:	e022      	b.n	800476c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004726:	78fa      	ldrb	r2, [r7, #3]
 8004728:	6879      	ldr	r1, [r7, #4]
 800472a:	4613      	mov	r3, r2
 800472c:	011b      	lsls	r3, r3, #4
 800472e:	1a9b      	subs	r3, r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	440b      	add	r3, r1
 8004734:	334c      	adds	r3, #76	@ 0x4c
 8004736:	2202      	movs	r2, #2
 8004738:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800473a:	78fb      	ldrb	r3, [r7, #3]
 800473c:	015a      	lsls	r2, r3, #5
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	4413      	add	r3, r2
 8004742:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004750:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004758:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800475a:	78fb      	ldrb	r3, [r7, #3]
 800475c:	015a      	lsls	r2, r3, #5
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	4413      	add	r3, r2
 8004762:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004766:	461a      	mov	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800476c:	78fb      	ldrb	r3, [r7, #3]
 800476e:	015a      	lsls	r2, r3, #5
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	4413      	add	r3, r2
 8004774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004778:	461a      	mov	r2, r3
 800477a:	2380      	movs	r3, #128	@ 0x80
 800477c:	6093      	str	r3, [r2, #8]
 800477e:	e217      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	78fa      	ldrb	r2, [r7, #3]
 8004786:	4611      	mov	r1, r2
 8004788:	4618      	mov	r0, r3
 800478a:	f002 fbaa 	bl	8006ee2 <USB_ReadChInterrupts>
 800478e:	4603      	mov	r3, r0
 8004790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004794:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004798:	d11b      	bne.n	80047d2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800479a:	78fa      	ldrb	r2, [r7, #3]
 800479c:	6879      	ldr	r1, [r7, #4]
 800479e:	4613      	mov	r3, r2
 80047a0:	011b      	lsls	r3, r3, #4
 80047a2:	1a9b      	subs	r3, r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	440b      	add	r3, r1
 80047a8:	334d      	adds	r3, #77	@ 0x4d
 80047aa:	2209      	movs	r2, #9
 80047ac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	78fa      	ldrb	r2, [r7, #3]
 80047b4:	4611      	mov	r1, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	f003 f937 	bl	8007a2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80047bc:	78fb      	ldrb	r3, [r7, #3]
 80047be:	015a      	lsls	r2, r3, #5
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	4413      	add	r3, r2
 80047c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047c8:	461a      	mov	r2, r3
 80047ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047ce:	6093      	str	r3, [r2, #8]
 80047d0:	e1ee      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	78fa      	ldrb	r2, [r7, #3]
 80047d8:	4611      	mov	r1, r2
 80047da:	4618      	mov	r0, r3
 80047dc:	f002 fb81 	bl	8006ee2 <USB_ReadChInterrupts>
 80047e0:	4603      	mov	r3, r0
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	f040 81df 	bne.w	8004baa <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80047ec:	78fb      	ldrb	r3, [r7, #3]
 80047ee:	015a      	lsls	r2, r3, #5
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	4413      	add	r3, r2
 80047f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047f8:	461a      	mov	r2, r3
 80047fa:	2302      	movs	r3, #2
 80047fc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80047fe:	78fa      	ldrb	r2, [r7, #3]
 8004800:	6879      	ldr	r1, [r7, #4]
 8004802:	4613      	mov	r3, r2
 8004804:	011b      	lsls	r3, r3, #4
 8004806:	1a9b      	subs	r3, r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	440b      	add	r3, r1
 800480c:	334d      	adds	r3, #77	@ 0x4d
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	2b01      	cmp	r3, #1
 8004812:	f040 8093 	bne.w	800493c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004816:	78fa      	ldrb	r2, [r7, #3]
 8004818:	6879      	ldr	r1, [r7, #4]
 800481a:	4613      	mov	r3, r2
 800481c:	011b      	lsls	r3, r3, #4
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	440b      	add	r3, r1
 8004824:	334d      	adds	r3, #77	@ 0x4d
 8004826:	2202      	movs	r2, #2
 8004828:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800482a:	78fa      	ldrb	r2, [r7, #3]
 800482c:	6879      	ldr	r1, [r7, #4]
 800482e:	4613      	mov	r3, r2
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	1a9b      	subs	r3, r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	440b      	add	r3, r1
 8004838:	334c      	adds	r3, #76	@ 0x4c
 800483a:	2201      	movs	r2, #1
 800483c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800483e:	78fa      	ldrb	r2, [r7, #3]
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	4613      	mov	r3, r2
 8004844:	011b      	lsls	r3, r3, #4
 8004846:	1a9b      	subs	r3, r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	440b      	add	r3, r1
 800484c:	3326      	adds	r3, #38	@ 0x26
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	2b02      	cmp	r3, #2
 8004852:	d00b      	beq.n	800486c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004854:	78fa      	ldrb	r2, [r7, #3]
 8004856:	6879      	ldr	r1, [r7, #4]
 8004858:	4613      	mov	r3, r2
 800485a:	011b      	lsls	r3, r3, #4
 800485c:	1a9b      	subs	r3, r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	440b      	add	r3, r1
 8004862:	3326      	adds	r3, #38	@ 0x26
 8004864:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004866:	2b03      	cmp	r3, #3
 8004868:	f040 8190 	bne.w	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	799b      	ldrb	r3, [r3, #6]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d115      	bne.n	80048a0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004874:	78fa      	ldrb	r2, [r7, #3]
 8004876:	6879      	ldr	r1, [r7, #4]
 8004878:	4613      	mov	r3, r2
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	333d      	adds	r3, #61	@ 0x3d
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	78fa      	ldrb	r2, [r7, #3]
 8004888:	f083 0301 	eor.w	r3, r3, #1
 800488c:	b2d8      	uxtb	r0, r3
 800488e:	6879      	ldr	r1, [r7, #4]
 8004890:	4613      	mov	r3, r2
 8004892:	011b      	lsls	r3, r3, #4
 8004894:	1a9b      	subs	r3, r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	440b      	add	r3, r1
 800489a:	333d      	adds	r3, #61	@ 0x3d
 800489c:	4602      	mov	r2, r0
 800489e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	799b      	ldrb	r3, [r3, #6]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	f040 8171 	bne.w	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
 80048aa:	78fa      	ldrb	r2, [r7, #3]
 80048ac:	6879      	ldr	r1, [r7, #4]
 80048ae:	4613      	mov	r3, r2
 80048b0:	011b      	lsls	r3, r3, #4
 80048b2:	1a9b      	subs	r3, r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	440b      	add	r3, r1
 80048b8:	3334      	adds	r3, #52	@ 0x34
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 8165 	beq.w	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80048c2:	78fa      	ldrb	r2, [r7, #3]
 80048c4:	6879      	ldr	r1, [r7, #4]
 80048c6:	4613      	mov	r3, r2
 80048c8:	011b      	lsls	r3, r3, #4
 80048ca:	1a9b      	subs	r3, r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	440b      	add	r3, r1
 80048d0:	3334      	adds	r3, #52	@ 0x34
 80048d2:	6819      	ldr	r1, [r3, #0]
 80048d4:	78fa      	ldrb	r2, [r7, #3]
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	4613      	mov	r3, r2
 80048da:	011b      	lsls	r3, r3, #4
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4403      	add	r3, r0
 80048e2:	3328      	adds	r3, #40	@ 0x28
 80048e4:	881b      	ldrh	r3, [r3, #0]
 80048e6:	440b      	add	r3, r1
 80048e8:	1e59      	subs	r1, r3, #1
 80048ea:	78fa      	ldrb	r2, [r7, #3]
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	4613      	mov	r3, r2
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	1a9b      	subs	r3, r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4403      	add	r3, r0
 80048f8:	3328      	adds	r3, #40	@ 0x28
 80048fa:	881b      	ldrh	r3, [r3, #0]
 80048fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004900:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	f003 0301 	and.w	r3, r3, #1
 8004908:	2b00      	cmp	r3, #0
 800490a:	f000 813f 	beq.w	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800490e:	78fa      	ldrb	r2, [r7, #3]
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	4613      	mov	r3, r2
 8004914:	011b      	lsls	r3, r3, #4
 8004916:	1a9b      	subs	r3, r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	333d      	adds	r3, #61	@ 0x3d
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	78fa      	ldrb	r2, [r7, #3]
 8004922:	f083 0301 	eor.w	r3, r3, #1
 8004926:	b2d8      	uxtb	r0, r3
 8004928:	6879      	ldr	r1, [r7, #4]
 800492a:	4613      	mov	r3, r2
 800492c:	011b      	lsls	r3, r3, #4
 800492e:	1a9b      	subs	r3, r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	440b      	add	r3, r1
 8004934:	333d      	adds	r3, #61	@ 0x3d
 8004936:	4602      	mov	r2, r0
 8004938:	701a      	strb	r2, [r3, #0]
 800493a:	e127      	b.n	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800493c:	78fa      	ldrb	r2, [r7, #3]
 800493e:	6879      	ldr	r1, [r7, #4]
 8004940:	4613      	mov	r3, r2
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	1a9b      	subs	r3, r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	440b      	add	r3, r1
 800494a:	334d      	adds	r3, #77	@ 0x4d
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	2b03      	cmp	r3, #3
 8004950:	d120      	bne.n	8004994 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004952:	78fa      	ldrb	r2, [r7, #3]
 8004954:	6879      	ldr	r1, [r7, #4]
 8004956:	4613      	mov	r3, r2
 8004958:	011b      	lsls	r3, r3, #4
 800495a:	1a9b      	subs	r3, r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	440b      	add	r3, r1
 8004960:	334d      	adds	r3, #77	@ 0x4d
 8004962:	2202      	movs	r2, #2
 8004964:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004966:	78fa      	ldrb	r2, [r7, #3]
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	4613      	mov	r3, r2
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	331b      	adds	r3, #27
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	2b01      	cmp	r3, #1
 800497a:	f040 8107 	bne.w	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800497e:	78fa      	ldrb	r2, [r7, #3]
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	334c      	adds	r3, #76	@ 0x4c
 800498e:	2202      	movs	r2, #2
 8004990:	701a      	strb	r2, [r3, #0]
 8004992:	e0fb      	b.n	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004994:	78fa      	ldrb	r2, [r7, #3]
 8004996:	6879      	ldr	r1, [r7, #4]
 8004998:	4613      	mov	r3, r2
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	1a9b      	subs	r3, r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	440b      	add	r3, r1
 80049a2:	334d      	adds	r3, #77	@ 0x4d
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d13a      	bne.n	8004a20 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049aa:	78fa      	ldrb	r2, [r7, #3]
 80049ac:	6879      	ldr	r1, [r7, #4]
 80049ae:	4613      	mov	r3, r2
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	1a9b      	subs	r3, r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	440b      	add	r3, r1
 80049b8:	334d      	adds	r3, #77	@ 0x4d
 80049ba:	2202      	movs	r2, #2
 80049bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80049be:	78fa      	ldrb	r2, [r7, #3]
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4613      	mov	r3, r2
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	334c      	adds	r3, #76	@ 0x4c
 80049ce:	2202      	movs	r2, #2
 80049d0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80049d2:	78fa      	ldrb	r2, [r7, #3]
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	4613      	mov	r3, r2
 80049d8:	011b      	lsls	r3, r3, #4
 80049da:	1a9b      	subs	r3, r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	331b      	adds	r3, #27
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	f040 80d1 	bne.w	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80049ea:	78fa      	ldrb	r2, [r7, #3]
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	011b      	lsls	r3, r3, #4
 80049f2:	1a9b      	subs	r3, r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	440b      	add	r3, r1
 80049f8:	331b      	adds	r3, #27
 80049fa:	2200      	movs	r2, #0
 80049fc:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80049fe:	78fb      	ldrb	r3, [r7, #3]
 8004a00:	015a      	lsls	r2, r3, #5
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	4413      	add	r3, r2
 8004a06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	78fa      	ldrb	r2, [r7, #3]
 8004a0e:	0151      	lsls	r1, r2, #5
 8004a10:	693a      	ldr	r2, [r7, #16]
 8004a12:	440a      	add	r2, r1
 8004a14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a1c:	6053      	str	r3, [r2, #4]
 8004a1e:	e0b5      	b.n	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004a20:	78fa      	ldrb	r2, [r7, #3]
 8004a22:	6879      	ldr	r1, [r7, #4]
 8004a24:	4613      	mov	r3, r2
 8004a26:	011b      	lsls	r3, r3, #4
 8004a28:	1a9b      	subs	r3, r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	440b      	add	r3, r1
 8004a2e:	334d      	adds	r3, #77	@ 0x4d
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	2b05      	cmp	r3, #5
 8004a34:	d114      	bne.n	8004a60 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a36:	78fa      	ldrb	r2, [r7, #3]
 8004a38:	6879      	ldr	r1, [r7, #4]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	011b      	lsls	r3, r3, #4
 8004a3e:	1a9b      	subs	r3, r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	440b      	add	r3, r1
 8004a44:	334d      	adds	r3, #77	@ 0x4d
 8004a46:	2202      	movs	r2, #2
 8004a48:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004a4a:	78fa      	ldrb	r2, [r7, #3]
 8004a4c:	6879      	ldr	r1, [r7, #4]
 8004a4e:	4613      	mov	r3, r2
 8004a50:	011b      	lsls	r3, r3, #4
 8004a52:	1a9b      	subs	r3, r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	440b      	add	r3, r1
 8004a58:	334c      	adds	r3, #76	@ 0x4c
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	701a      	strb	r2, [r3, #0]
 8004a5e:	e095      	b.n	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004a60:	78fa      	ldrb	r2, [r7, #3]
 8004a62:	6879      	ldr	r1, [r7, #4]
 8004a64:	4613      	mov	r3, r2
 8004a66:	011b      	lsls	r3, r3, #4
 8004a68:	1a9b      	subs	r3, r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	440b      	add	r3, r1
 8004a6e:	334d      	adds	r3, #77	@ 0x4d
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	2b06      	cmp	r3, #6
 8004a74:	d114      	bne.n	8004aa0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a76:	78fa      	ldrb	r2, [r7, #3]
 8004a78:	6879      	ldr	r1, [r7, #4]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	011b      	lsls	r3, r3, #4
 8004a7e:	1a9b      	subs	r3, r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	440b      	add	r3, r1
 8004a84:	334d      	adds	r3, #77	@ 0x4d
 8004a86:	2202      	movs	r2, #2
 8004a88:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004a8a:	78fa      	ldrb	r2, [r7, #3]
 8004a8c:	6879      	ldr	r1, [r7, #4]
 8004a8e:	4613      	mov	r3, r2
 8004a90:	011b      	lsls	r3, r3, #4
 8004a92:	1a9b      	subs	r3, r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	440b      	add	r3, r1
 8004a98:	334c      	adds	r3, #76	@ 0x4c
 8004a9a:	2205      	movs	r2, #5
 8004a9c:	701a      	strb	r2, [r3, #0]
 8004a9e:	e075      	b.n	8004b8c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004aa0:	78fa      	ldrb	r2, [r7, #3]
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	011b      	lsls	r3, r3, #4
 8004aa8:	1a9b      	subs	r3, r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	334d      	adds	r3, #77	@ 0x4d
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	2b07      	cmp	r3, #7
 8004ab4:	d00a      	beq.n	8004acc <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004ab6:	78fa      	ldrb	r2, [r7, #3]
 8004ab8:	6879      	ldr	r1, [r7, #4]
 8004aba:	4613      	mov	r3, r2
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	1a9b      	subs	r3, r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	440b      	add	r3, r1
 8004ac4:	334d      	adds	r3, #77	@ 0x4d
 8004ac6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004ac8:	2b09      	cmp	r3, #9
 8004aca:	d170      	bne.n	8004bae <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004acc:	78fa      	ldrb	r2, [r7, #3]
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	1a9b      	subs	r3, r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	440b      	add	r3, r1
 8004ada:	334d      	adds	r3, #77	@ 0x4d
 8004adc:	2202      	movs	r2, #2
 8004ade:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004ae0:	78fa      	ldrb	r2, [r7, #3]
 8004ae2:	6879      	ldr	r1, [r7, #4]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	1a9b      	subs	r3, r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	440b      	add	r3, r1
 8004aee:	3344      	adds	r3, #68	@ 0x44
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	1c59      	adds	r1, r3, #1
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	4613      	mov	r3, r2
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	1a9b      	subs	r3, r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	4403      	add	r3, r0
 8004b00:	3344      	adds	r3, #68	@ 0x44
 8004b02:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	3344      	adds	r3, #68	@ 0x44
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d914      	bls.n	8004b44 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004b1a:	78fa      	ldrb	r2, [r7, #3]
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	1a9b      	subs	r3, r3, r2
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	440b      	add	r3, r1
 8004b28:	3344      	adds	r3, #68	@ 0x44
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004b2e:	78fa      	ldrb	r2, [r7, #3]
 8004b30:	6879      	ldr	r1, [r7, #4]
 8004b32:	4613      	mov	r3, r2
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	1a9b      	subs	r3, r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	440b      	add	r3, r1
 8004b3c:	334c      	adds	r3, #76	@ 0x4c
 8004b3e:	2204      	movs	r2, #4
 8004b40:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b42:	e022      	b.n	8004b8a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b44:	78fa      	ldrb	r2, [r7, #3]
 8004b46:	6879      	ldr	r1, [r7, #4]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	011b      	lsls	r3, r3, #4
 8004b4c:	1a9b      	subs	r3, r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	440b      	add	r3, r1
 8004b52:	334c      	adds	r3, #76	@ 0x4c
 8004b54:	2202      	movs	r2, #2
 8004b56:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b58:	78fb      	ldrb	r3, [r7, #3]
 8004b5a:	015a      	lsls	r2, r3, #5
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b6e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b76:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004b78:	78fb      	ldrb	r3, [r7, #3]
 8004b7a:	015a      	lsls	r2, r3, #5
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b84:	461a      	mov	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b8a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b8c:	78fa      	ldrb	r2, [r7, #3]
 8004b8e:	6879      	ldr	r1, [r7, #4]
 8004b90:	4613      	mov	r3, r2
 8004b92:	011b      	lsls	r3, r3, #4
 8004b94:	1a9b      	subs	r3, r3, r2
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	440b      	add	r3, r1
 8004b9a:	334c      	adds	r3, #76	@ 0x4c
 8004b9c:	781a      	ldrb	r2, [r3, #0]
 8004b9e:	78fb      	ldrb	r3, [r7, #3]
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f005 fa9a 	bl	800a0dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8004ba8:	e002      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004baa:	bf00      	nop
 8004bac:	e000      	b.n	8004bb0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004bae:	bf00      	nop
  }
}
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b08a      	sub	sp, #40	@ 0x28
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	f003 030f 	and.w	r3, r3, #15
 8004bd6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	0c5b      	lsrs	r3, r3, #17
 8004bdc:	f003 030f 	and.w	r3, r3, #15
 8004be0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	091b      	lsrs	r3, r3, #4
 8004be6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bea:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d004      	beq.n	8004bfc <HCD_RXQLVL_IRQHandler+0x46>
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2b05      	cmp	r3, #5
 8004bf6:	f000 80b6 	beq.w	8004d66 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004bfa:	e0b7      	b.n	8004d6c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 80b3 	beq.w	8004d6a <HCD_RXQLVL_IRQHandler+0x1b4>
 8004c04:	6879      	ldr	r1, [r7, #4]
 8004c06:	69ba      	ldr	r2, [r7, #24]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	332c      	adds	r3, #44	@ 0x2c
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 80a7 	beq.w	8004d6a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	69ba      	ldr	r2, [r7, #24]
 8004c20:	4613      	mov	r3, r2
 8004c22:	011b      	lsls	r3, r3, #4
 8004c24:	1a9b      	subs	r3, r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	440b      	add	r3, r1
 8004c2a:	3338      	adds	r3, #56	@ 0x38
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	18d1      	adds	r1, r2, r3
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	4613      	mov	r3, r2
 8004c38:	011b      	lsls	r3, r3, #4
 8004c3a:	1a9b      	subs	r3, r3, r2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	4403      	add	r3, r0
 8004c40:	3334      	adds	r3, #52	@ 0x34
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4299      	cmp	r1, r3
 8004c46:	f200 8083 	bhi.w	8004d50 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	6879      	ldr	r1, [r7, #4]
 8004c50:	69ba      	ldr	r2, [r7, #24]
 8004c52:	4613      	mov	r3, r2
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	1a9b      	subs	r3, r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	332c      	adds	r3, #44	@ 0x2c
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	b292      	uxth	r2, r2
 8004c64:	4619      	mov	r1, r3
 8004c66:	f002 f8d1 	bl	8006e0c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	011b      	lsls	r3, r3, #4
 8004c72:	1a9b      	subs	r3, r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	440b      	add	r3, r1
 8004c78:	332c      	adds	r3, #44	@ 0x2c
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	18d1      	adds	r1, r2, r3
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	69ba      	ldr	r2, [r7, #24]
 8004c84:	4613      	mov	r3, r2
 8004c86:	011b      	lsls	r3, r3, #4
 8004c88:	1a9b      	subs	r3, r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4403      	add	r3, r0
 8004c8e:	332c      	adds	r3, #44	@ 0x2c
 8004c90:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	4613      	mov	r3, r2
 8004c98:	011b      	lsls	r3, r3, #4
 8004c9a:	1a9b      	subs	r3, r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	440b      	add	r3, r1
 8004ca0:	3338      	adds	r3, #56	@ 0x38
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	18d1      	adds	r1, r2, r3
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	4613      	mov	r3, r2
 8004cae:	011b      	lsls	r3, r3, #4
 8004cb0:	1a9b      	subs	r3, r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	4403      	add	r3, r0
 8004cb6:	3338      	adds	r3, #56	@ 0x38
 8004cb8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	015a      	lsls	r2, r3, #5
 8004cbe:	6a3b      	ldr	r3, [r7, #32]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	0cdb      	lsrs	r3, r3, #19
 8004cca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cce:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	011b      	lsls	r3, r3, #4
 8004cd8:	1a9b      	subs	r3, r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	440b      	add	r3, r1
 8004cde:	3328      	adds	r3, #40	@ 0x28
 8004ce0:	881b      	ldrh	r3, [r3, #0]
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d13f      	bne.n	8004d6a <HCD_RXQLVL_IRQHandler+0x1b4>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d03c      	beq.n	8004d6a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	6a3b      	ldr	r3, [r7, #32]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004d06:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d0e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	015a      	lsls	r2, r3, #5
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	4413      	add	r3, r2
 8004d18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	4613      	mov	r3, r2
 8004d28:	011b      	lsls	r3, r3, #4
 8004d2a:	1a9b      	subs	r3, r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	440b      	add	r3, r1
 8004d30:	333c      	adds	r3, #60	@ 0x3c
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	f083 0301 	eor.w	r3, r3, #1
 8004d38:	b2d8      	uxtb	r0, r3
 8004d3a:	6879      	ldr	r1, [r7, #4]
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	1a9b      	subs	r3, r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	440b      	add	r3, r1
 8004d48:	333c      	adds	r3, #60	@ 0x3c
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	701a      	strb	r2, [r3, #0]
      break;
 8004d4e:	e00c      	b.n	8004d6a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d50:	6879      	ldr	r1, [r7, #4]
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	4613      	mov	r3, r2
 8004d56:	011b      	lsls	r3, r3, #4
 8004d58:	1a9b      	subs	r3, r3, r2
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	440b      	add	r3, r1
 8004d5e:	334c      	adds	r3, #76	@ 0x4c
 8004d60:	2204      	movs	r2, #4
 8004d62:	701a      	strb	r2, [r3, #0]
      break;
 8004d64:	e001      	b.n	8004d6a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004d66:	bf00      	nop
 8004d68:	e000      	b.n	8004d6c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004d6a:	bf00      	nop
  }
}
 8004d6c:	bf00      	nop
 8004d6e:	3728      	adds	r7, #40	@ 0x28
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004da0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d10b      	bne.n	8004dc4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d102      	bne.n	8004dbc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f005 f974 	bl	800a0a4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	f043 0302 	orr.w	r3, r3, #2
 8004dc2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f003 0308 	and.w	r3, r3, #8
 8004dca:	2b08      	cmp	r3, #8
 8004dcc:	d132      	bne.n	8004e34 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	f043 0308 	orr.w	r3, r3, #8
 8004dd4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f003 0304 	and.w	r3, r3, #4
 8004ddc:	2b04      	cmp	r3, #4
 8004dde:	d126      	bne.n	8004e2e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	7a5b      	ldrb	r3, [r3, #9]
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d113      	bne.n	8004e10 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004dee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004df2:	d106      	bne.n	8004e02 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2102      	movs	r1, #2
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f002 f996 	bl	800712c <USB_InitFSLSPClkSel>
 8004e00:	e011      	b.n	8004e26 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2101      	movs	r1, #1
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f002 f98f 	bl	800712c <USB_InitFSLSPClkSel>
 8004e0e:	e00a      	b.n	8004e26 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	79db      	ldrb	r3, [r3, #7]
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d106      	bne.n	8004e26 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e1e:	461a      	mov	r2, r3
 8004e20:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004e24:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f005 f966 	bl	800a0f8 <HAL_HCD_PortEnabled_Callback>
 8004e2c:	e002      	b.n	8004e34 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f005 f970 	bl	800a114 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f003 0320 	and.w	r3, r3, #32
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d103      	bne.n	8004e46 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	f043 0320 	orr.w	r3, r3, #32
 8004e44:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	6013      	str	r3, [r2, #0]
}
 8004e52:	bf00      	nop
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
	...

08004e5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e12b      	b.n	80050c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7fc fca8 	bl	80017d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2224      	movs	r2, #36	@ 0x24
 8004e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f022 0201 	bic.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004eae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ebe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ec0:	f000 fd80 	bl	80059c4 <HAL_RCC_GetPCLK1Freq>
 8004ec4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	4a81      	ldr	r2, [pc, #516]	@ (80050d0 <HAL_I2C_Init+0x274>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d807      	bhi.n	8004ee0 <HAL_I2C_Init+0x84>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	4a80      	ldr	r2, [pc, #512]	@ (80050d4 <HAL_I2C_Init+0x278>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	bf94      	ite	ls
 8004ed8:	2301      	movls	r3, #1
 8004eda:	2300      	movhi	r3, #0
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	e006      	b.n	8004eee <HAL_I2C_Init+0x92>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4a7d      	ldr	r2, [pc, #500]	@ (80050d8 <HAL_I2C_Init+0x27c>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	bf94      	ite	ls
 8004ee8:	2301      	movls	r3, #1
 8004eea:	2300      	movhi	r3, #0
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e0e7      	b.n	80050c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	4a78      	ldr	r2, [pc, #480]	@ (80050dc <HAL_I2C_Init+0x280>)
 8004efa:	fba2 2303 	umull	r2, r3, r2, r3
 8004efe:	0c9b      	lsrs	r3, r3, #18
 8004f00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	4a6a      	ldr	r2, [pc, #424]	@ (80050d0 <HAL_I2C_Init+0x274>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d802      	bhi.n	8004f30 <HAL_I2C_Init+0xd4>
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	e009      	b.n	8004f44 <HAL_I2C_Init+0xe8>
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004f36:	fb02 f303 	mul.w	r3, r2, r3
 8004f3a:	4a69      	ldr	r2, [pc, #420]	@ (80050e0 <HAL_I2C_Init+0x284>)
 8004f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f40:	099b      	lsrs	r3, r3, #6
 8004f42:	3301      	adds	r3, #1
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6812      	ldr	r2, [r2, #0]
 8004f48:	430b      	orrs	r3, r1
 8004f4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f56:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	495c      	ldr	r1, [pc, #368]	@ (80050d0 <HAL_I2C_Init+0x274>)
 8004f60:	428b      	cmp	r3, r1
 8004f62:	d819      	bhi.n	8004f98 <HAL_I2C_Init+0x13c>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	1e59      	subs	r1, r3, #1
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	005b      	lsls	r3, r3, #1
 8004f6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f72:	1c59      	adds	r1, r3, #1
 8004f74:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f78:	400b      	ands	r3, r1
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <HAL_I2C_Init+0x138>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	1e59      	subs	r1, r3, #1
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	005b      	lsls	r3, r3, #1
 8004f88:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f92:	e051      	b.n	8005038 <HAL_I2C_Init+0x1dc>
 8004f94:	2304      	movs	r3, #4
 8004f96:	e04f      	b.n	8005038 <HAL_I2C_Init+0x1dc>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d111      	bne.n	8004fc4 <HAL_I2C_Init+0x168>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	1e58      	subs	r0, r3, #1
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6859      	ldr	r1, [r3, #4]
 8004fa8:	460b      	mov	r3, r1
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	440b      	add	r3, r1
 8004fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	bf0c      	ite	eq
 8004fbc:	2301      	moveq	r3, #1
 8004fbe:	2300      	movne	r3, #0
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	e012      	b.n	8004fea <HAL_I2C_Init+0x18e>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	1e58      	subs	r0, r3, #1
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6859      	ldr	r1, [r3, #4]
 8004fcc:	460b      	mov	r3, r1
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	440b      	add	r3, r1
 8004fd2:	0099      	lsls	r1, r3, #2
 8004fd4:	440b      	add	r3, r1
 8004fd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fda:	3301      	adds	r3, #1
 8004fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	bf0c      	ite	eq
 8004fe4:	2301      	moveq	r3, #1
 8004fe6:	2300      	movne	r3, #0
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <HAL_I2C_Init+0x196>
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e022      	b.n	8005038 <HAL_I2C_Init+0x1dc>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d10e      	bne.n	8005018 <HAL_I2C_Init+0x1bc>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	1e58      	subs	r0, r3, #1
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6859      	ldr	r1, [r3, #4]
 8005002:	460b      	mov	r3, r1
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	440b      	add	r3, r1
 8005008:	fbb0 f3f3 	udiv	r3, r0, r3
 800500c:	3301      	adds	r3, #1
 800500e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005012:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005016:	e00f      	b.n	8005038 <HAL_I2C_Init+0x1dc>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	1e58      	subs	r0, r3, #1
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6859      	ldr	r1, [r3, #4]
 8005020:	460b      	mov	r3, r1
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	440b      	add	r3, r1
 8005026:	0099      	lsls	r1, r3, #2
 8005028:	440b      	add	r3, r1
 800502a:	fbb0 f3f3 	udiv	r3, r0, r3
 800502e:	3301      	adds	r3, #1
 8005030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005034:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	6809      	ldr	r1, [r1, #0]
 800503c:	4313      	orrs	r3, r2
 800503e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	69da      	ldr	r2, [r3, #28]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a1b      	ldr	r3, [r3, #32]
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	430a      	orrs	r2, r1
 800505a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005066:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	6911      	ldr	r1, [r2, #16]
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	68d2      	ldr	r2, [r2, #12]
 8005072:	4311      	orrs	r1, r2
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	6812      	ldr	r2, [r2, #0]
 8005078:	430b      	orrs	r3, r1
 800507a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	695a      	ldr	r2, [r3, #20]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	430a      	orrs	r2, r1
 8005096:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f042 0201 	orr.w	r2, r2, #1
 80050a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2220      	movs	r2, #32
 80050b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	000186a0 	.word	0x000186a0
 80050d4:	001e847f 	.word	0x001e847f
 80050d8:	003d08ff 	.word	0x003d08ff
 80050dc:	431bde83 	.word	0x431bde83
 80050e0:	10624dd3 	.word	0x10624dd3

080050e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e267      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d075      	beq.n	80051ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005102:	4b88      	ldr	r3, [pc, #544]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f003 030c 	and.w	r3, r3, #12
 800510a:	2b04      	cmp	r3, #4
 800510c:	d00c      	beq.n	8005128 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800510e:	4b85      	ldr	r3, [pc, #532]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005116:	2b08      	cmp	r3, #8
 8005118:	d112      	bne.n	8005140 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800511a:	4b82      	ldr	r3, [pc, #520]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005122:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005126:	d10b      	bne.n	8005140 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005128:	4b7e      	ldr	r3, [pc, #504]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005130:	2b00      	cmp	r3, #0
 8005132:	d05b      	beq.n	80051ec <HAL_RCC_OscConfig+0x108>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d157      	bne.n	80051ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e242      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005148:	d106      	bne.n	8005158 <HAL_RCC_OscConfig+0x74>
 800514a:	4b76      	ldr	r3, [pc, #472]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a75      	ldr	r2, [pc, #468]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	e01d      	b.n	8005194 <HAL_RCC_OscConfig+0xb0>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005160:	d10c      	bne.n	800517c <HAL_RCC_OscConfig+0x98>
 8005162:	4b70      	ldr	r3, [pc, #448]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a6f      	ldr	r2, [pc, #444]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005168:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800516c:	6013      	str	r3, [r2, #0]
 800516e:	4b6d      	ldr	r3, [pc, #436]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a6c      	ldr	r2, [pc, #432]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005174:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	e00b      	b.n	8005194 <HAL_RCC_OscConfig+0xb0>
 800517c:	4b69      	ldr	r3, [pc, #420]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a68      	ldr	r2, [pc, #416]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005182:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005186:	6013      	str	r3, [r2, #0]
 8005188:	4b66      	ldr	r3, [pc, #408]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a65      	ldr	r2, [pc, #404]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 800518e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d013      	beq.n	80051c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800519c:	f7fc fd6a 	bl	8001c74 <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051a4:	f7fc fd66 	bl	8001c74 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b64      	cmp	r3, #100	@ 0x64
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e207      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051b6:	4b5b      	ldr	r3, [pc, #364]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d0f0      	beq.n	80051a4 <HAL_RCC_OscConfig+0xc0>
 80051c2:	e014      	b.n	80051ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c4:	f7fc fd56 	bl	8001c74 <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051cc:	f7fc fd52 	bl	8001c74 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b64      	cmp	r3, #100	@ 0x64
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e1f3      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051de:	4b51      	ldr	r3, [pc, #324]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f0      	bne.n	80051cc <HAL_RCC_OscConfig+0xe8>
 80051ea:	e000      	b.n	80051ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d063      	beq.n	80052c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051fa:	4b4a      	ldr	r3, [pc, #296]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f003 030c 	and.w	r3, r3, #12
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00b      	beq.n	800521e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005206:	4b47      	ldr	r3, [pc, #284]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800520e:	2b08      	cmp	r3, #8
 8005210:	d11c      	bne.n	800524c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005212:	4b44      	ldr	r3, [pc, #272]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d116      	bne.n	800524c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800521e:	4b41      	ldr	r3, [pc, #260]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d005      	beq.n	8005236 <HAL_RCC_OscConfig+0x152>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d001      	beq.n	8005236 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e1c7      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005236:	4b3b      	ldr	r3, [pc, #236]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	691b      	ldr	r3, [r3, #16]
 8005242:	00db      	lsls	r3, r3, #3
 8005244:	4937      	ldr	r1, [pc, #220]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005246:	4313      	orrs	r3, r2
 8005248:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800524a:	e03a      	b.n	80052c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d020      	beq.n	8005296 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005254:	4b34      	ldr	r3, [pc, #208]	@ (8005328 <HAL_RCC_OscConfig+0x244>)
 8005256:	2201      	movs	r2, #1
 8005258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800525a:	f7fc fd0b 	bl	8001c74 <HAL_GetTick>
 800525e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005260:	e008      	b.n	8005274 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005262:	f7fc fd07 	bl	8001c74 <HAL_GetTick>
 8005266:	4602      	mov	r2, r0
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	1ad3      	subs	r3, r2, r3
 800526c:	2b02      	cmp	r3, #2
 800526e:	d901      	bls.n	8005274 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e1a8      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005274:	4b2b      	ldr	r3, [pc, #172]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0302 	and.w	r3, r3, #2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d0f0      	beq.n	8005262 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005280:	4b28      	ldr	r3, [pc, #160]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	00db      	lsls	r3, r3, #3
 800528e:	4925      	ldr	r1, [pc, #148]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 8005290:	4313      	orrs	r3, r2
 8005292:	600b      	str	r3, [r1, #0]
 8005294:	e015      	b.n	80052c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005296:	4b24      	ldr	r3, [pc, #144]	@ (8005328 <HAL_RCC_OscConfig+0x244>)
 8005298:	2200      	movs	r2, #0
 800529a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800529c:	f7fc fcea 	bl	8001c74 <HAL_GetTick>
 80052a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052a2:	e008      	b.n	80052b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052a4:	f7fc fce6 	bl	8001c74 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e187      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052b6:	4b1b      	ldr	r3, [pc, #108]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1f0      	bne.n	80052a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0308 	and.w	r3, r3, #8
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d036      	beq.n	800533c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d016      	beq.n	8005304 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052d6:	4b15      	ldr	r3, [pc, #84]	@ (800532c <HAL_RCC_OscConfig+0x248>)
 80052d8:	2201      	movs	r2, #1
 80052da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052dc:	f7fc fcca 	bl	8001c74 <HAL_GetTick>
 80052e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052e2:	e008      	b.n	80052f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052e4:	f7fc fcc6 	bl	8001c74 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e167      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005324 <HAL_RCC_OscConfig+0x240>)
 80052f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0f0      	beq.n	80052e4 <HAL_RCC_OscConfig+0x200>
 8005302:	e01b      	b.n	800533c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005304:	4b09      	ldr	r3, [pc, #36]	@ (800532c <HAL_RCC_OscConfig+0x248>)
 8005306:	2200      	movs	r2, #0
 8005308:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800530a:	f7fc fcb3 	bl	8001c74 <HAL_GetTick>
 800530e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005310:	e00e      	b.n	8005330 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005312:	f7fc fcaf 	bl	8001c74 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	2b02      	cmp	r3, #2
 800531e:	d907      	bls.n	8005330 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e150      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
 8005324:	40023800 	.word	0x40023800
 8005328:	42470000 	.word	0x42470000
 800532c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005330:	4b88      	ldr	r3, [pc, #544]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 8005332:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005334:	f003 0302 	and.w	r3, r3, #2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1ea      	bne.n	8005312 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b00      	cmp	r3, #0
 8005346:	f000 8097 	beq.w	8005478 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800534a:	2300      	movs	r3, #0
 800534c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800534e:	4b81      	ldr	r3, [pc, #516]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 8005350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10f      	bne.n	800537a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800535a:	2300      	movs	r3, #0
 800535c:	60bb      	str	r3, [r7, #8]
 800535e:	4b7d      	ldr	r3, [pc, #500]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 8005360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005362:	4a7c      	ldr	r2, [pc, #496]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 8005364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005368:	6413      	str	r3, [r2, #64]	@ 0x40
 800536a:	4b7a      	ldr	r3, [pc, #488]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 800536c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005372:	60bb      	str	r3, [r7, #8]
 8005374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005376:	2301      	movs	r3, #1
 8005378:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800537a:	4b77      	ldr	r3, [pc, #476]	@ (8005558 <HAL_RCC_OscConfig+0x474>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005382:	2b00      	cmp	r3, #0
 8005384:	d118      	bne.n	80053b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005386:	4b74      	ldr	r3, [pc, #464]	@ (8005558 <HAL_RCC_OscConfig+0x474>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a73      	ldr	r2, [pc, #460]	@ (8005558 <HAL_RCC_OscConfig+0x474>)
 800538c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005392:	f7fc fc6f 	bl	8001c74 <HAL_GetTick>
 8005396:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005398:	e008      	b.n	80053ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800539a:	f7fc fc6b 	bl	8001c74 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e10c      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ac:	4b6a      	ldr	r3, [pc, #424]	@ (8005558 <HAL_RCC_OscConfig+0x474>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d0f0      	beq.n	800539a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d106      	bne.n	80053ce <HAL_RCC_OscConfig+0x2ea>
 80053c0:	4b64      	ldr	r3, [pc, #400]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053c4:	4a63      	ldr	r2, [pc, #396]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053c6:	f043 0301 	orr.w	r3, r3, #1
 80053ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80053cc:	e01c      	b.n	8005408 <HAL_RCC_OscConfig+0x324>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	2b05      	cmp	r3, #5
 80053d4:	d10c      	bne.n	80053f0 <HAL_RCC_OscConfig+0x30c>
 80053d6:	4b5f      	ldr	r3, [pc, #380]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053da:	4a5e      	ldr	r2, [pc, #376]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053dc:	f043 0304 	orr.w	r3, r3, #4
 80053e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80053e2:	4b5c      	ldr	r3, [pc, #368]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053e6:	4a5b      	ldr	r2, [pc, #364]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053e8:	f043 0301 	orr.w	r3, r3, #1
 80053ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80053ee:	e00b      	b.n	8005408 <HAL_RCC_OscConfig+0x324>
 80053f0:	4b58      	ldr	r3, [pc, #352]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053f4:	4a57      	ldr	r2, [pc, #348]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053f6:	f023 0301 	bic.w	r3, r3, #1
 80053fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80053fc:	4b55      	ldr	r3, [pc, #340]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80053fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005400:	4a54      	ldr	r2, [pc, #336]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 8005402:	f023 0304 	bic.w	r3, r3, #4
 8005406:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d015      	beq.n	800543c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005410:	f7fc fc30 	bl	8001c74 <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005416:	e00a      	b.n	800542e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005418:	f7fc fc2c 	bl	8001c74 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005426:	4293      	cmp	r3, r2
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e0cb      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800542e:	4b49      	ldr	r3, [pc, #292]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 8005430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0ee      	beq.n	8005418 <HAL_RCC_OscConfig+0x334>
 800543a:	e014      	b.n	8005466 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800543c:	f7fc fc1a 	bl	8001c74 <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005442:	e00a      	b.n	800545a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005444:	f7fc fc16 	bl	8001c74 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005452:	4293      	cmp	r3, r2
 8005454:	d901      	bls.n	800545a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e0b5      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800545a:	4b3e      	ldr	r3, [pc, #248]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 800545c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1ee      	bne.n	8005444 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005466:	7dfb      	ldrb	r3, [r7, #23]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d105      	bne.n	8005478 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800546c:	4b39      	ldr	r3, [pc, #228]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 800546e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005470:	4a38      	ldr	r2, [pc, #224]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 8005472:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005476:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	2b00      	cmp	r3, #0
 800547e:	f000 80a1 	beq.w	80055c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005482:	4b34      	ldr	r3, [pc, #208]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f003 030c 	and.w	r3, r3, #12
 800548a:	2b08      	cmp	r3, #8
 800548c:	d05c      	beq.n	8005548 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	2b02      	cmp	r3, #2
 8005494:	d141      	bne.n	800551a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005496:	4b31      	ldr	r3, [pc, #196]	@ (800555c <HAL_RCC_OscConfig+0x478>)
 8005498:	2200      	movs	r2, #0
 800549a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800549c:	f7fc fbea 	bl	8001c74 <HAL_GetTick>
 80054a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054a2:	e008      	b.n	80054b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054a4:	f7fc fbe6 	bl	8001c74 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e087      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054b6:	4b27      	ldr	r3, [pc, #156]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1f0      	bne.n	80054a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	69da      	ldr	r2, [r3, #28]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	431a      	orrs	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d0:	019b      	lsls	r3, r3, #6
 80054d2:	431a      	orrs	r2, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d8:	085b      	lsrs	r3, r3, #1
 80054da:	3b01      	subs	r3, #1
 80054dc:	041b      	lsls	r3, r3, #16
 80054de:	431a      	orrs	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e4:	061b      	lsls	r3, r3, #24
 80054e6:	491b      	ldr	r1, [pc, #108]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054ec:	4b1b      	ldr	r3, [pc, #108]	@ (800555c <HAL_RCC_OscConfig+0x478>)
 80054ee:	2201      	movs	r2, #1
 80054f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054f2:	f7fc fbbf 	bl	8001c74 <HAL_GetTick>
 80054f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054f8:	e008      	b.n	800550c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054fa:	f7fc fbbb 	bl	8001c74 <HAL_GetTick>
 80054fe:	4602      	mov	r2, r0
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	2b02      	cmp	r3, #2
 8005506:	d901      	bls.n	800550c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	e05c      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800550c:	4b11      	ldr	r3, [pc, #68]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d0f0      	beq.n	80054fa <HAL_RCC_OscConfig+0x416>
 8005518:	e054      	b.n	80055c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800551a:	4b10      	ldr	r3, [pc, #64]	@ (800555c <HAL_RCC_OscConfig+0x478>)
 800551c:	2200      	movs	r2, #0
 800551e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005520:	f7fc fba8 	bl	8001c74 <HAL_GetTick>
 8005524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005526:	e008      	b.n	800553a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005528:	f7fc fba4 	bl	8001c74 <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	2b02      	cmp	r3, #2
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e045      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800553a:	4b06      	ldr	r3, [pc, #24]	@ (8005554 <HAL_RCC_OscConfig+0x470>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1f0      	bne.n	8005528 <HAL_RCC_OscConfig+0x444>
 8005546:	e03d      	b.n	80055c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d107      	bne.n	8005560 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e038      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
 8005554:	40023800 	.word	0x40023800
 8005558:	40007000 	.word	0x40007000
 800555c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005560:	4b1b      	ldr	r3, [pc, #108]	@ (80055d0 <HAL_RCC_OscConfig+0x4ec>)
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d028      	beq.n	80055c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005578:	429a      	cmp	r2, r3
 800557a:	d121      	bne.n	80055c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005586:	429a      	cmp	r2, r3
 8005588:	d11a      	bne.n	80055c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005590:	4013      	ands	r3, r2
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005596:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005598:	4293      	cmp	r3, r2
 800559a:	d111      	bne.n	80055c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a6:	085b      	lsrs	r3, r3, #1
 80055a8:	3b01      	subs	r3, #1
 80055aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d107      	bne.n	80055c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055bc:	429a      	cmp	r2, r3
 80055be:	d001      	beq.n	80055c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e000      	b.n	80055c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3718      	adds	r7, #24
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	40023800 	.word	0x40023800

080055d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d101      	bne.n	80055e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e0cc      	b.n	8005782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055e8:	4b68      	ldr	r3, [pc, #416]	@ (800578c <HAL_RCC_ClockConfig+0x1b8>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 0307 	and.w	r3, r3, #7
 80055f0:	683a      	ldr	r2, [r7, #0]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d90c      	bls.n	8005610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055f6:	4b65      	ldr	r3, [pc, #404]	@ (800578c <HAL_RCC_ClockConfig+0x1b8>)
 80055f8:	683a      	ldr	r2, [r7, #0]
 80055fa:	b2d2      	uxtb	r2, r2
 80055fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055fe:	4b63      	ldr	r3, [pc, #396]	@ (800578c <HAL_RCC_ClockConfig+0x1b8>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0307 	and.w	r3, r3, #7
 8005606:	683a      	ldr	r2, [r7, #0]
 8005608:	429a      	cmp	r2, r3
 800560a:	d001      	beq.n	8005610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e0b8      	b.n	8005782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d020      	beq.n	800565e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0304 	and.w	r3, r3, #4
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005628:	4b59      	ldr	r3, [pc, #356]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	4a58      	ldr	r2, [pc, #352]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 800562e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005632:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0308 	and.w	r3, r3, #8
 800563c:	2b00      	cmp	r3, #0
 800563e:	d005      	beq.n	800564c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005640:	4b53      	ldr	r3, [pc, #332]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	4a52      	ldr	r2, [pc, #328]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 8005646:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800564a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800564c:	4b50      	ldr	r3, [pc, #320]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	494d      	ldr	r1, [pc, #308]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 800565a:	4313      	orrs	r3, r2
 800565c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d044      	beq.n	80056f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d107      	bne.n	8005682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005672:	4b47      	ldr	r3, [pc, #284]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d119      	bne.n	80056b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e07f      	b.n	8005782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	2b02      	cmp	r3, #2
 8005688:	d003      	beq.n	8005692 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800568e:	2b03      	cmp	r3, #3
 8005690:	d107      	bne.n	80056a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005692:	4b3f      	ldr	r3, [pc, #252]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d109      	bne.n	80056b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e06f      	b.n	8005782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056a2:	4b3b      	ldr	r3, [pc, #236]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d101      	bne.n	80056b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e067      	b.n	8005782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056b2:	4b37      	ldr	r3, [pc, #220]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f023 0203 	bic.w	r2, r3, #3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	4934      	ldr	r1, [pc, #208]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056c4:	f7fc fad6 	bl	8001c74 <HAL_GetTick>
 80056c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ca:	e00a      	b.n	80056e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056cc:	f7fc fad2 	bl	8001c74 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056da:	4293      	cmp	r3, r2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e04f      	b.n	8005782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056e2:	4b2b      	ldr	r3, [pc, #172]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f003 020c 	and.w	r2, r3, #12
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d1eb      	bne.n	80056cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056f4:	4b25      	ldr	r3, [pc, #148]	@ (800578c <HAL_RCC_ClockConfig+0x1b8>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	683a      	ldr	r2, [r7, #0]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d20c      	bcs.n	800571c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005702:	4b22      	ldr	r3, [pc, #136]	@ (800578c <HAL_RCC_ClockConfig+0x1b8>)
 8005704:	683a      	ldr	r2, [r7, #0]
 8005706:	b2d2      	uxtb	r2, r2
 8005708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800570a:	4b20      	ldr	r3, [pc, #128]	@ (800578c <HAL_RCC_ClockConfig+0x1b8>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0307 	and.w	r3, r3, #7
 8005712:	683a      	ldr	r2, [r7, #0]
 8005714:	429a      	cmp	r2, r3
 8005716:	d001      	beq.n	800571c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e032      	b.n	8005782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b00      	cmp	r3, #0
 8005726:	d008      	beq.n	800573a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005728:	4b19      	ldr	r3, [pc, #100]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	4916      	ldr	r1, [pc, #88]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 8005736:	4313      	orrs	r3, r2
 8005738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0308 	and.w	r3, r3, #8
 8005742:	2b00      	cmp	r3, #0
 8005744:	d009      	beq.n	800575a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005746:	4b12      	ldr	r3, [pc, #72]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	490e      	ldr	r1, [pc, #56]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 8005756:	4313      	orrs	r3, r2
 8005758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800575a:	f000 f821 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 800575e:	4602      	mov	r2, r0
 8005760:	4b0b      	ldr	r3, [pc, #44]	@ (8005790 <HAL_RCC_ClockConfig+0x1bc>)
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	091b      	lsrs	r3, r3, #4
 8005766:	f003 030f 	and.w	r3, r3, #15
 800576a:	490a      	ldr	r1, [pc, #40]	@ (8005794 <HAL_RCC_ClockConfig+0x1c0>)
 800576c:	5ccb      	ldrb	r3, [r1, r3]
 800576e:	fa22 f303 	lsr.w	r3, r2, r3
 8005772:	4a09      	ldr	r2, [pc, #36]	@ (8005798 <HAL_RCC_ClockConfig+0x1c4>)
 8005774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005776:	4b09      	ldr	r3, [pc, #36]	@ (800579c <HAL_RCC_ClockConfig+0x1c8>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4618      	mov	r0, r3
 800577c:	f7fc fa36 	bl	8001bec <HAL_InitTick>

  return HAL_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40023c00 	.word	0x40023c00
 8005790:	40023800 	.word	0x40023800
 8005794:	0800b330 	.word	0x0800b330
 8005798:	20000000 	.word	0x20000000
 800579c:	20000004 	.word	0x20000004

080057a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057a4:	b094      	sub	sp, #80	@ 0x50
 80057a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80057a8:	2300      	movs	r3, #0
 80057aa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80057b0:	2300      	movs	r3, #0
 80057b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057b8:	4b79      	ldr	r3, [pc, #484]	@ (80059a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f003 030c 	and.w	r3, r3, #12
 80057c0:	2b08      	cmp	r3, #8
 80057c2:	d00d      	beq.n	80057e0 <HAL_RCC_GetSysClockFreq+0x40>
 80057c4:	2b08      	cmp	r3, #8
 80057c6:	f200 80e1 	bhi.w	800598c <HAL_RCC_GetSysClockFreq+0x1ec>
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d002      	beq.n	80057d4 <HAL_RCC_GetSysClockFreq+0x34>
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	d003      	beq.n	80057da <HAL_RCC_GetSysClockFreq+0x3a>
 80057d2:	e0db      	b.n	800598c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057d4:	4b73      	ldr	r3, [pc, #460]	@ (80059a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80057d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057d8:	e0db      	b.n	8005992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057da:	4b73      	ldr	r3, [pc, #460]	@ (80059a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80057dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057de:	e0d8      	b.n	8005992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057e0:	4b6f      	ldr	r3, [pc, #444]	@ (80059a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057ea:	4b6d      	ldr	r3, [pc, #436]	@ (80059a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d063      	beq.n	80058be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057f6:	4b6a      	ldr	r3, [pc, #424]	@ (80059a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	099b      	lsrs	r3, r3, #6
 80057fc:	2200      	movs	r2, #0
 80057fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005800:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005808:	633b      	str	r3, [r7, #48]	@ 0x30
 800580a:	2300      	movs	r3, #0
 800580c:	637b      	str	r3, [r7, #52]	@ 0x34
 800580e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005812:	4622      	mov	r2, r4
 8005814:	462b      	mov	r3, r5
 8005816:	f04f 0000 	mov.w	r0, #0
 800581a:	f04f 0100 	mov.w	r1, #0
 800581e:	0159      	lsls	r1, r3, #5
 8005820:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005824:	0150      	lsls	r0, r2, #5
 8005826:	4602      	mov	r2, r0
 8005828:	460b      	mov	r3, r1
 800582a:	4621      	mov	r1, r4
 800582c:	1a51      	subs	r1, r2, r1
 800582e:	6139      	str	r1, [r7, #16]
 8005830:	4629      	mov	r1, r5
 8005832:	eb63 0301 	sbc.w	r3, r3, r1
 8005836:	617b      	str	r3, [r7, #20]
 8005838:	f04f 0200 	mov.w	r2, #0
 800583c:	f04f 0300 	mov.w	r3, #0
 8005840:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005844:	4659      	mov	r1, fp
 8005846:	018b      	lsls	r3, r1, #6
 8005848:	4651      	mov	r1, sl
 800584a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800584e:	4651      	mov	r1, sl
 8005850:	018a      	lsls	r2, r1, #6
 8005852:	4651      	mov	r1, sl
 8005854:	ebb2 0801 	subs.w	r8, r2, r1
 8005858:	4659      	mov	r1, fp
 800585a:	eb63 0901 	sbc.w	r9, r3, r1
 800585e:	f04f 0200 	mov.w	r2, #0
 8005862:	f04f 0300 	mov.w	r3, #0
 8005866:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800586a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800586e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005872:	4690      	mov	r8, r2
 8005874:	4699      	mov	r9, r3
 8005876:	4623      	mov	r3, r4
 8005878:	eb18 0303 	adds.w	r3, r8, r3
 800587c:	60bb      	str	r3, [r7, #8]
 800587e:	462b      	mov	r3, r5
 8005880:	eb49 0303 	adc.w	r3, r9, r3
 8005884:	60fb      	str	r3, [r7, #12]
 8005886:	f04f 0200 	mov.w	r2, #0
 800588a:	f04f 0300 	mov.w	r3, #0
 800588e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005892:	4629      	mov	r1, r5
 8005894:	024b      	lsls	r3, r1, #9
 8005896:	4621      	mov	r1, r4
 8005898:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800589c:	4621      	mov	r1, r4
 800589e:	024a      	lsls	r2, r1, #9
 80058a0:	4610      	mov	r0, r2
 80058a2:	4619      	mov	r1, r3
 80058a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058a6:	2200      	movs	r2, #0
 80058a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058b0:	f7fb f8a8 	bl	8000a04 <__aeabi_uldivmod>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	4613      	mov	r3, r2
 80058ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058bc:	e058      	b.n	8005970 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058be:	4b38      	ldr	r3, [pc, #224]	@ (80059a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	099b      	lsrs	r3, r3, #6
 80058c4:	2200      	movs	r2, #0
 80058c6:	4618      	mov	r0, r3
 80058c8:	4611      	mov	r1, r2
 80058ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80058ce:	623b      	str	r3, [r7, #32]
 80058d0:	2300      	movs	r3, #0
 80058d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80058d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80058d8:	4642      	mov	r2, r8
 80058da:	464b      	mov	r3, r9
 80058dc:	f04f 0000 	mov.w	r0, #0
 80058e0:	f04f 0100 	mov.w	r1, #0
 80058e4:	0159      	lsls	r1, r3, #5
 80058e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058ea:	0150      	lsls	r0, r2, #5
 80058ec:	4602      	mov	r2, r0
 80058ee:	460b      	mov	r3, r1
 80058f0:	4641      	mov	r1, r8
 80058f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80058f6:	4649      	mov	r1, r9
 80058f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80058fc:	f04f 0200 	mov.w	r2, #0
 8005900:	f04f 0300 	mov.w	r3, #0
 8005904:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005908:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800590c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005910:	ebb2 040a 	subs.w	r4, r2, sl
 8005914:	eb63 050b 	sbc.w	r5, r3, fp
 8005918:	f04f 0200 	mov.w	r2, #0
 800591c:	f04f 0300 	mov.w	r3, #0
 8005920:	00eb      	lsls	r3, r5, #3
 8005922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005926:	00e2      	lsls	r2, r4, #3
 8005928:	4614      	mov	r4, r2
 800592a:	461d      	mov	r5, r3
 800592c:	4643      	mov	r3, r8
 800592e:	18e3      	adds	r3, r4, r3
 8005930:	603b      	str	r3, [r7, #0]
 8005932:	464b      	mov	r3, r9
 8005934:	eb45 0303 	adc.w	r3, r5, r3
 8005938:	607b      	str	r3, [r7, #4]
 800593a:	f04f 0200 	mov.w	r2, #0
 800593e:	f04f 0300 	mov.w	r3, #0
 8005942:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005946:	4629      	mov	r1, r5
 8005948:	028b      	lsls	r3, r1, #10
 800594a:	4621      	mov	r1, r4
 800594c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005950:	4621      	mov	r1, r4
 8005952:	028a      	lsls	r2, r1, #10
 8005954:	4610      	mov	r0, r2
 8005956:	4619      	mov	r1, r3
 8005958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800595a:	2200      	movs	r2, #0
 800595c:	61bb      	str	r3, [r7, #24]
 800595e:	61fa      	str	r2, [r7, #28]
 8005960:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005964:	f7fb f84e 	bl	8000a04 <__aeabi_uldivmod>
 8005968:	4602      	mov	r2, r0
 800596a:	460b      	mov	r3, r1
 800596c:	4613      	mov	r3, r2
 800596e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005970:	4b0b      	ldr	r3, [pc, #44]	@ (80059a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	0c1b      	lsrs	r3, r3, #16
 8005976:	f003 0303 	and.w	r3, r3, #3
 800597a:	3301      	adds	r3, #1
 800597c:	005b      	lsls	r3, r3, #1
 800597e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005980:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005984:	fbb2 f3f3 	udiv	r3, r2, r3
 8005988:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800598a:	e002      	b.n	8005992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800598c:	4b05      	ldr	r3, [pc, #20]	@ (80059a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800598e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005992:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005994:	4618      	mov	r0, r3
 8005996:	3750      	adds	r7, #80	@ 0x50
 8005998:	46bd      	mov	sp, r7
 800599a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800599e:	bf00      	nop
 80059a0:	40023800 	.word	0x40023800
 80059a4:	00f42400 	.word	0x00f42400
 80059a8:	007a1200 	.word	0x007a1200

080059ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059ac:	b480      	push	{r7}
 80059ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059b0:	4b03      	ldr	r3, [pc, #12]	@ (80059c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80059b2:	681b      	ldr	r3, [r3, #0]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	20000000 	.word	0x20000000

080059c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80059c8:	f7ff fff0 	bl	80059ac <HAL_RCC_GetHCLKFreq>
 80059cc:	4602      	mov	r2, r0
 80059ce:	4b05      	ldr	r3, [pc, #20]	@ (80059e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	0a9b      	lsrs	r3, r3, #10
 80059d4:	f003 0307 	and.w	r3, r3, #7
 80059d8:	4903      	ldr	r1, [pc, #12]	@ (80059e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059da:	5ccb      	ldrb	r3, [r1, r3]
 80059dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	40023800 	.word	0x40023800
 80059e8:	0800b340 	.word	0x0800b340

080059ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059f0:	f7ff ffdc 	bl	80059ac <HAL_RCC_GetHCLKFreq>
 80059f4:	4602      	mov	r2, r0
 80059f6:	4b05      	ldr	r3, [pc, #20]	@ (8005a0c <HAL_RCC_GetPCLK2Freq+0x20>)
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	0b5b      	lsrs	r3, r3, #13
 80059fc:	f003 0307 	and.w	r3, r3, #7
 8005a00:	4903      	ldr	r1, [pc, #12]	@ (8005a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a02:	5ccb      	ldrb	r3, [r1, r3]
 8005a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	40023800 	.word	0x40023800
 8005a10:	0800b340 	.word	0x0800b340

08005a14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b082      	sub	sp, #8
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e041      	b.n	8005aaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d106      	bne.n	8005a40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f7fb ff14 	bl	8001868 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2202      	movs	r2, #2
 8005a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	3304      	adds	r3, #4
 8005a50:	4619      	mov	r1, r3
 8005a52:	4610      	mov	r0, r2
 8005a54:	f000 fa88 	bl	8005f68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
	...

08005ab4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b085      	sub	sp, #20
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d001      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e04e      	b.n	8005b6a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2202      	movs	r2, #2
 8005ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f042 0201 	orr.w	r2, r2, #1
 8005ae2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a23      	ldr	r2, [pc, #140]	@ (8005b78 <HAL_TIM_Base_Start_IT+0xc4>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d022      	beq.n	8005b34 <HAL_TIM_Base_Start_IT+0x80>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af6:	d01d      	beq.n	8005b34 <HAL_TIM_Base_Start_IT+0x80>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a1f      	ldr	r2, [pc, #124]	@ (8005b7c <HAL_TIM_Base_Start_IT+0xc8>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d018      	beq.n	8005b34 <HAL_TIM_Base_Start_IT+0x80>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a1e      	ldr	r2, [pc, #120]	@ (8005b80 <HAL_TIM_Base_Start_IT+0xcc>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d013      	beq.n	8005b34 <HAL_TIM_Base_Start_IT+0x80>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a1c      	ldr	r2, [pc, #112]	@ (8005b84 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d00e      	beq.n	8005b34 <HAL_TIM_Base_Start_IT+0x80>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8005b88 <HAL_TIM_Base_Start_IT+0xd4>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d009      	beq.n	8005b34 <HAL_TIM_Base_Start_IT+0x80>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a19      	ldr	r2, [pc, #100]	@ (8005b8c <HAL_TIM_Base_Start_IT+0xd8>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d004      	beq.n	8005b34 <HAL_TIM_Base_Start_IT+0x80>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a18      	ldr	r2, [pc, #96]	@ (8005b90 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d111      	bne.n	8005b58 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f003 0307 	and.w	r3, r3, #7
 8005b3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2b06      	cmp	r3, #6
 8005b44:	d010      	beq.n	8005b68 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f042 0201 	orr.w	r2, r2, #1
 8005b54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b56:	e007      	b.n	8005b68 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0201 	orr.w	r2, r2, #1
 8005b66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40010000 	.word	0x40010000
 8005b7c:	40000400 	.word	0x40000400
 8005b80:	40000800 	.word	0x40000800
 8005b84:	40000c00 	.word	0x40000c00
 8005b88:	40010400 	.word	0x40010400
 8005b8c:	40014000 	.word	0x40014000
 8005b90:	40001800 	.word	0x40001800

08005b94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d020      	beq.n	8005bf8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f003 0302 	and.w	r3, r3, #2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d01b      	beq.n	8005bf8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f06f 0202 	mvn.w	r2, #2
 8005bc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d003      	beq.n	8005be6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f9a3 	bl	8005f2a <HAL_TIM_IC_CaptureCallback>
 8005be4:	e005      	b.n	8005bf2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f995 	bl	8005f16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 f9a6 	bl	8005f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f003 0304 	and.w	r3, r3, #4
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d020      	beq.n	8005c44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d01b      	beq.n	8005c44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f06f 0204 	mvn.w	r2, #4
 8005c14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2202      	movs	r2, #2
 8005c1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d003      	beq.n	8005c32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f97d 	bl	8005f2a <HAL_TIM_IC_CaptureCallback>
 8005c30:	e005      	b.n	8005c3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f96f 	bl	8005f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f980 	bl	8005f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 0308 	and.w	r3, r3, #8
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d020      	beq.n	8005c90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f003 0308 	and.w	r3, r3, #8
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d01b      	beq.n	8005c90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f06f 0208 	mvn.w	r2, #8
 8005c60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2204      	movs	r2, #4
 8005c66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	f003 0303 	and.w	r3, r3, #3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f957 	bl	8005f2a <HAL_TIM_IC_CaptureCallback>
 8005c7c:	e005      	b.n	8005c8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f949 	bl	8005f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f95a 	bl	8005f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	f003 0310 	and.w	r3, r3, #16
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d020      	beq.n	8005cdc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f003 0310 	and.w	r3, r3, #16
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d01b      	beq.n	8005cdc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f06f 0210 	mvn.w	r2, #16
 8005cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2208      	movs	r2, #8
 8005cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	69db      	ldr	r3, [r3, #28]
 8005cba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f931 	bl	8005f2a <HAL_TIM_IC_CaptureCallback>
 8005cc8:	e005      	b.n	8005cd6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 f923 	bl	8005f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 f934 	bl	8005f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	f003 0301 	and.w	r3, r3, #1
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00c      	beq.n	8005d00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f003 0301 	and.w	r3, r3, #1
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d007      	beq.n	8005d00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f06f 0201 	mvn.w	r2, #1
 8005cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 f901 	bl	8005f02 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00c      	beq.n	8005d24 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d007      	beq.n	8005d24 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 faee 	bl	8006300 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00c      	beq.n	8005d48 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d007      	beq.n	8005d48 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f000 f905 	bl	8005f52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	f003 0320 	and.w	r3, r3, #32
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00c      	beq.n	8005d6c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f003 0320 	and.w	r3, r3, #32
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d007      	beq.n	8005d6c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f06f 0220 	mvn.w	r2, #32
 8005d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 fac0 	bl	80062ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d6c:	bf00      	nop
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d101      	bne.n	8005d90 <HAL_TIM_ConfigClockSource+0x1c>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	e0b4      	b.n	8005efa <HAL_TIM_ConfigClockSource+0x186>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005dae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005db6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68ba      	ldr	r2, [r7, #8]
 8005dbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dc8:	d03e      	beq.n	8005e48 <HAL_TIM_ConfigClockSource+0xd4>
 8005dca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dce:	f200 8087 	bhi.w	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
 8005dd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dd6:	f000 8086 	beq.w	8005ee6 <HAL_TIM_ConfigClockSource+0x172>
 8005dda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dde:	d87f      	bhi.n	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
 8005de0:	2b70      	cmp	r3, #112	@ 0x70
 8005de2:	d01a      	beq.n	8005e1a <HAL_TIM_ConfigClockSource+0xa6>
 8005de4:	2b70      	cmp	r3, #112	@ 0x70
 8005de6:	d87b      	bhi.n	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
 8005de8:	2b60      	cmp	r3, #96	@ 0x60
 8005dea:	d050      	beq.n	8005e8e <HAL_TIM_ConfigClockSource+0x11a>
 8005dec:	2b60      	cmp	r3, #96	@ 0x60
 8005dee:	d877      	bhi.n	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
 8005df0:	2b50      	cmp	r3, #80	@ 0x50
 8005df2:	d03c      	beq.n	8005e6e <HAL_TIM_ConfigClockSource+0xfa>
 8005df4:	2b50      	cmp	r3, #80	@ 0x50
 8005df6:	d873      	bhi.n	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
 8005df8:	2b40      	cmp	r3, #64	@ 0x40
 8005dfa:	d058      	beq.n	8005eae <HAL_TIM_ConfigClockSource+0x13a>
 8005dfc:	2b40      	cmp	r3, #64	@ 0x40
 8005dfe:	d86f      	bhi.n	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
 8005e00:	2b30      	cmp	r3, #48	@ 0x30
 8005e02:	d064      	beq.n	8005ece <HAL_TIM_ConfigClockSource+0x15a>
 8005e04:	2b30      	cmp	r3, #48	@ 0x30
 8005e06:	d86b      	bhi.n	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
 8005e08:	2b20      	cmp	r3, #32
 8005e0a:	d060      	beq.n	8005ece <HAL_TIM_ConfigClockSource+0x15a>
 8005e0c:	2b20      	cmp	r3, #32
 8005e0e:	d867      	bhi.n	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d05c      	beq.n	8005ece <HAL_TIM_ConfigClockSource+0x15a>
 8005e14:	2b10      	cmp	r3, #16
 8005e16:	d05a      	beq.n	8005ece <HAL_TIM_ConfigClockSource+0x15a>
 8005e18:	e062      	b.n	8005ee0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e2a:	f000 f9c3 	bl	80061b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68ba      	ldr	r2, [r7, #8]
 8005e44:	609a      	str	r2, [r3, #8]
      break;
 8005e46:	e04f      	b.n	8005ee8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e58:	f000 f9ac 	bl	80061b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	689a      	ldr	r2, [r3, #8]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e6a:	609a      	str	r2, [r3, #8]
      break;
 8005e6c:	e03c      	b.n	8005ee8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	f000 f920 	bl	80060c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2150      	movs	r1, #80	@ 0x50
 8005e86:	4618      	mov	r0, r3
 8005e88:	f000 f979 	bl	800617e <TIM_ITRx_SetConfig>
      break;
 8005e8c:	e02c      	b.n	8005ee8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	f000 f93f 	bl	800611e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2160      	movs	r1, #96	@ 0x60
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 f969 	bl	800617e <TIM_ITRx_SetConfig>
      break;
 8005eac:	e01c      	b.n	8005ee8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eba:	461a      	mov	r2, r3
 8005ebc:	f000 f900 	bl	80060c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2140      	movs	r1, #64	@ 0x40
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 f959 	bl	800617e <TIM_ITRx_SetConfig>
      break;
 8005ecc:	e00c      	b.n	8005ee8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	4610      	mov	r0, r2
 8005eda:	f000 f950 	bl	800617e <TIM_ITRx_SetConfig>
      break;
 8005ede:	e003      	b.n	8005ee8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ee4:	e000      	b.n	8005ee8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ee6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f02:	b480      	push	{r7}
 8005f04:	b083      	sub	sp, #12
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005f0a:	bf00      	nop
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f1e:	bf00      	nop
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b083      	sub	sp, #12
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f32:	bf00      	nop
 8005f34:	370c      	adds	r7, #12
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr

08005f3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f3e:	b480      	push	{r7}
 8005f40:	b083      	sub	sp, #12
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f46:	bf00      	nop
 8005f48:	370c      	adds	r7, #12
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr

08005f52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b083      	sub	sp, #12
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f5a:	bf00      	nop
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
	...

08005f68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a46      	ldr	r2, [pc, #280]	@ (8006094 <TIM_Base_SetConfig+0x12c>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d013      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f86:	d00f      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a43      	ldr	r2, [pc, #268]	@ (8006098 <TIM_Base_SetConfig+0x130>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d00b      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a42      	ldr	r2, [pc, #264]	@ (800609c <TIM_Base_SetConfig+0x134>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d007      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a41      	ldr	r2, [pc, #260]	@ (80060a0 <TIM_Base_SetConfig+0x138>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d003      	beq.n	8005fa8 <TIM_Base_SetConfig+0x40>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a40      	ldr	r2, [pc, #256]	@ (80060a4 <TIM_Base_SetConfig+0x13c>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d108      	bne.n	8005fba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a35      	ldr	r2, [pc, #212]	@ (8006094 <TIM_Base_SetConfig+0x12c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d02b      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc8:	d027      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a32      	ldr	r2, [pc, #200]	@ (8006098 <TIM_Base_SetConfig+0x130>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d023      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a31      	ldr	r2, [pc, #196]	@ (800609c <TIM_Base_SetConfig+0x134>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d01f      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a30      	ldr	r2, [pc, #192]	@ (80060a0 <TIM_Base_SetConfig+0x138>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d01b      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a2f      	ldr	r2, [pc, #188]	@ (80060a4 <TIM_Base_SetConfig+0x13c>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d017      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a2e      	ldr	r2, [pc, #184]	@ (80060a8 <TIM_Base_SetConfig+0x140>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d013      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a2d      	ldr	r2, [pc, #180]	@ (80060ac <TIM_Base_SetConfig+0x144>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d00f      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a2c      	ldr	r2, [pc, #176]	@ (80060b0 <TIM_Base_SetConfig+0x148>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d00b      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a2b      	ldr	r2, [pc, #172]	@ (80060b4 <TIM_Base_SetConfig+0x14c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d007      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a2a      	ldr	r2, [pc, #168]	@ (80060b8 <TIM_Base_SetConfig+0x150>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d003      	beq.n	800601a <TIM_Base_SetConfig+0xb2>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a29      	ldr	r2, [pc, #164]	@ (80060bc <TIM_Base_SetConfig+0x154>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d108      	bne.n	800602c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	4313      	orrs	r3, r2
 800602a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	4313      	orrs	r3, r2
 8006038:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a10      	ldr	r2, [pc, #64]	@ (8006094 <TIM_Base_SetConfig+0x12c>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d003      	beq.n	8006060 <TIM_Base_SetConfig+0xf8>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a12      	ldr	r2, [pc, #72]	@ (80060a4 <TIM_Base_SetConfig+0x13c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d103      	bne.n	8006068 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	691a      	ldr	r2, [r3, #16]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b01      	cmp	r3, #1
 8006078:	d105      	bne.n	8006086 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	f023 0201 	bic.w	r2, r3, #1
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	611a      	str	r2, [r3, #16]
  }
}
 8006086:	bf00      	nop
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	40010000 	.word	0x40010000
 8006098:	40000400 	.word	0x40000400
 800609c:	40000800 	.word	0x40000800
 80060a0:	40000c00 	.word	0x40000c00
 80060a4:	40010400 	.word	0x40010400
 80060a8:	40014000 	.word	0x40014000
 80060ac:	40014400 	.word	0x40014400
 80060b0:	40014800 	.word	0x40014800
 80060b4:	40001800 	.word	0x40001800
 80060b8:	40001c00 	.word	0x40001c00
 80060bc:	40002000 	.word	0x40002000

080060c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b087      	sub	sp, #28
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	f023 0201 	bic.w	r2, r3, #1
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	011b      	lsls	r3, r3, #4
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	f023 030a 	bic.w	r3, r3, #10
 80060fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	4313      	orrs	r3, r2
 8006104:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	697a      	ldr	r2, [r7, #20]
 8006110:	621a      	str	r2, [r3, #32]
}
 8006112:	bf00      	nop
 8006114:	371c      	adds	r7, #28
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800611e:	b480      	push	{r7}
 8006120:	b087      	sub	sp, #28
 8006122:	af00      	add	r7, sp, #0
 8006124:	60f8      	str	r0, [r7, #12]
 8006126:	60b9      	str	r1, [r7, #8]
 8006128:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6a1b      	ldr	r3, [r3, #32]
 8006134:	f023 0210 	bic.w	r2, r3, #16
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	699b      	ldr	r3, [r3, #24]
 8006140:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006148:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	031b      	lsls	r3, r3, #12
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	4313      	orrs	r3, r2
 8006152:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800615a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	011b      	lsls	r3, r3, #4
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	4313      	orrs	r3, r2
 8006164:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	693a      	ldr	r2, [r7, #16]
 800616a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	621a      	str	r2, [r3, #32]
}
 8006172:	bf00      	nop
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800617e:	b480      	push	{r7}
 8006180:	b085      	sub	sp, #20
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
 8006186:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006194:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006196:	683a      	ldr	r2, [r7, #0]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	4313      	orrs	r3, r2
 800619c:	f043 0307 	orr.w	r3, r3, #7
 80061a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	609a      	str	r2, [r3, #8]
}
 80061a8:	bf00      	nop
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b087      	sub	sp, #28
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
 80061c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	021a      	lsls	r2, r3, #8
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	431a      	orrs	r2, r3
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	4313      	orrs	r3, r2
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	4313      	orrs	r3, r2
 80061e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	609a      	str	r2, [r3, #8]
}
 80061e8:	bf00      	nop
 80061ea:	371c      	adds	r7, #28
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006204:	2b01      	cmp	r3, #1
 8006206:	d101      	bne.n	800620c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006208:	2302      	movs	r3, #2
 800620a:	e05a      	b.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2202      	movs	r2, #2
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006232:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	4313      	orrs	r3, r2
 800623c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a21      	ldr	r2, [pc, #132]	@ (80062d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d022      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006258:	d01d      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a1d      	ldr	r2, [pc, #116]	@ (80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d018      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a1b      	ldr	r2, [pc, #108]	@ (80062d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d013      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a1a      	ldr	r2, [pc, #104]	@ (80062dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d00e      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a18      	ldr	r2, [pc, #96]	@ (80062e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d009      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a17      	ldr	r2, [pc, #92]	@ (80062e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d004      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a15      	ldr	r2, [pc, #84]	@ (80062e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d10c      	bne.n	80062b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800629c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	68ba      	ldr	r2, [r7, #8]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68ba      	ldr	r2, [r7, #8]
 80062ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40010000 	.word	0x40010000
 80062d4:	40000400 	.word	0x40000400
 80062d8:	40000800 	.word	0x40000800
 80062dc:	40000c00 	.word	0x40000c00
 80062e0:	40010400 	.word	0x40010400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	40001800 	.word	0x40001800

080062ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062f4:	bf00      	nop
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b082      	sub	sp, #8
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d101      	bne.n	8006326 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e042      	b.n	80063ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b00      	cmp	r3, #0
 8006330:	d106      	bne.n	8006340 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f7fb fada 	bl	80018f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2224      	movs	r2, #36	@ 0x24
 8006344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006356:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 f973 	bl	8006644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	691a      	ldr	r2, [r3, #16]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800636c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	695a      	ldr	r2, [r3, #20]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800637c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68da      	ldr	r2, [r3, #12]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800638c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2220      	movs	r2, #32
 8006398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2220      	movs	r2, #32
 80063a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3708      	adds	r7, #8
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08a      	sub	sp, #40	@ 0x28
 80063b8:	af02      	add	r7, sp, #8
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	603b      	str	r3, [r7, #0]
 80063c0:	4613      	mov	r3, r2
 80063c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b20      	cmp	r3, #32
 80063d2:	d175      	bne.n	80064c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d002      	beq.n	80063e0 <HAL_UART_Transmit+0x2c>
 80063da:	88fb      	ldrh	r3, [r7, #6]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d101      	bne.n	80063e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e06e      	b.n	80064c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2221      	movs	r2, #33	@ 0x21
 80063ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80063f2:	f7fb fc3f 	bl	8001c74 <HAL_GetTick>
 80063f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	88fa      	ldrh	r2, [r7, #6]
 80063fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	88fa      	ldrh	r2, [r7, #6]
 8006402:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800640c:	d108      	bne.n	8006420 <HAL_UART_Transmit+0x6c>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d104      	bne.n	8006420 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006416:	2300      	movs	r3, #0
 8006418:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	61bb      	str	r3, [r7, #24]
 800641e:	e003      	b.n	8006428 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006424:	2300      	movs	r3, #0
 8006426:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006428:	e02e      	b.n	8006488 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	9300      	str	r3, [sp, #0]
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	2200      	movs	r2, #0
 8006432:	2180      	movs	r1, #128	@ 0x80
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f000 f848 	bl	80064ca <UART_WaitOnFlagUntilTimeout>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d005      	beq.n	800644c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2220      	movs	r2, #32
 8006444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e03a      	b.n	80064c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10b      	bne.n	800646a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	881b      	ldrh	r3, [r3, #0]
 8006456:	461a      	mov	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006460:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	3302      	adds	r3, #2
 8006466:	61bb      	str	r3, [r7, #24]
 8006468:	e007      	b.n	800647a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	781a      	ldrb	r2, [r3, #0]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	3301      	adds	r3, #1
 8006478:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800647e:	b29b      	uxth	r3, r3
 8006480:	3b01      	subs	r3, #1
 8006482:	b29a      	uxth	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800648c:	b29b      	uxth	r3, r3
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1cb      	bne.n	800642a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	2200      	movs	r2, #0
 800649a:	2140      	movs	r1, #64	@ 0x40
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f000 f814 	bl	80064ca <UART_WaitOnFlagUntilTimeout>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d005      	beq.n	80064b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2220      	movs	r2, #32
 80064ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	e006      	b.n	80064c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2220      	movs	r2, #32
 80064b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80064bc:	2300      	movs	r3, #0
 80064be:	e000      	b.n	80064c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80064c0:	2302      	movs	r3, #2
  }
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3720      	adds	r7, #32
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}

080064ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b086      	sub	sp, #24
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	60f8      	str	r0, [r7, #12]
 80064d2:	60b9      	str	r1, [r7, #8]
 80064d4:	603b      	str	r3, [r7, #0]
 80064d6:	4613      	mov	r3, r2
 80064d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064da:	e03b      	b.n	8006554 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064dc:	6a3b      	ldr	r3, [r7, #32]
 80064de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064e2:	d037      	beq.n	8006554 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064e4:	f7fb fbc6 	bl	8001c74 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	6a3a      	ldr	r2, [r7, #32]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d302      	bcc.n	80064fa <UART_WaitOnFlagUntilTimeout+0x30>
 80064f4:	6a3b      	ldr	r3, [r7, #32]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d101      	bne.n	80064fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e03a      	b.n	8006574 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	f003 0304 	and.w	r3, r3, #4
 8006508:	2b00      	cmp	r3, #0
 800650a:	d023      	beq.n	8006554 <UART_WaitOnFlagUntilTimeout+0x8a>
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	2b80      	cmp	r3, #128	@ 0x80
 8006510:	d020      	beq.n	8006554 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	2b40      	cmp	r3, #64	@ 0x40
 8006516:	d01d      	beq.n	8006554 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0308 	and.w	r3, r3, #8
 8006522:	2b08      	cmp	r3, #8
 8006524:	d116      	bne.n	8006554 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006526:	2300      	movs	r3, #0
 8006528:	617b      	str	r3, [r7, #20]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	617b      	str	r3, [r7, #20]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	617b      	str	r3, [r7, #20]
 800653a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f000 f81d 	bl	800657c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2208      	movs	r2, #8
 8006546:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e00f      	b.n	8006574 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	4013      	ands	r3, r2
 800655e:	68ba      	ldr	r2, [r7, #8]
 8006560:	429a      	cmp	r2, r3
 8006562:	bf0c      	ite	eq
 8006564:	2301      	moveq	r3, #1
 8006566:	2300      	movne	r3, #0
 8006568:	b2db      	uxtb	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	79fb      	ldrb	r3, [r7, #7]
 800656e:	429a      	cmp	r2, r3
 8006570:	d0b4      	beq.n	80064dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3718      	adds	r7, #24
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800657c:	b480      	push	{r7}
 800657e:	b095      	sub	sp, #84	@ 0x54
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	330c      	adds	r3, #12
 800658a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658e:	e853 3f00 	ldrex	r3, [r3]
 8006592:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006596:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800659a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	330c      	adds	r3, #12
 80065a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80065a4:	643a      	str	r2, [r7, #64]	@ 0x40
 80065a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065ac:	e841 2300 	strex	r3, r2, [r1]
 80065b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1e5      	bne.n	8006584 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3314      	adds	r3, #20
 80065be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c0:	6a3b      	ldr	r3, [r7, #32]
 80065c2:	e853 3f00 	ldrex	r3, [r3]
 80065c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	f023 0301 	bic.w	r3, r3, #1
 80065ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3314      	adds	r3, #20
 80065d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065e0:	e841 2300 	strex	r3, r2, [r1]
 80065e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1e5      	bne.n	80065b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d119      	bne.n	8006628 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	330c      	adds	r3, #12
 80065fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	e853 3f00 	ldrex	r3, [r3]
 8006602:	60bb      	str	r3, [r7, #8]
   return(result);
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f023 0310 	bic.w	r3, r3, #16
 800660a:	647b      	str	r3, [r7, #68]	@ 0x44
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	330c      	adds	r3, #12
 8006612:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006614:	61ba      	str	r2, [r7, #24]
 8006616:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006618:	6979      	ldr	r1, [r7, #20]
 800661a:	69ba      	ldr	r2, [r7, #24]
 800661c:	e841 2300 	strex	r3, r2, [r1]
 8006620:	613b      	str	r3, [r7, #16]
   return(result);
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d1e5      	bne.n	80065f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2220      	movs	r2, #32
 800662c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006636:	bf00      	nop
 8006638:	3754      	adds	r7, #84	@ 0x54
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
	...

08006644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006648:	b0c0      	sub	sp, #256	@ 0x100
 800664a:	af00      	add	r7, sp, #0
 800664c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800665c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006660:	68d9      	ldr	r1, [r3, #12]
 8006662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	ea40 0301 	orr.w	r3, r0, r1
 800666c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800666e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006672:	689a      	ldr	r2, [r3, #8]
 8006674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	431a      	orrs	r2, r3
 800667c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006680:	695b      	ldr	r3, [r3, #20]
 8006682:	431a      	orrs	r2, r3
 8006684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	4313      	orrs	r3, r2
 800668c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800669c:	f021 010c 	bic.w	r1, r1, #12
 80066a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80066aa:	430b      	orrs	r3, r1
 80066ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80066ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066be:	6999      	ldr	r1, [r3, #24]
 80066c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	ea40 0301 	orr.w	r3, r0, r1
 80066ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	4b8f      	ldr	r3, [pc, #572]	@ (8006910 <UART_SetConfig+0x2cc>)
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d005      	beq.n	80066e4 <UART_SetConfig+0xa0>
 80066d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	4b8d      	ldr	r3, [pc, #564]	@ (8006914 <UART_SetConfig+0x2d0>)
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d104      	bne.n	80066ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066e4:	f7ff f982 	bl	80059ec <HAL_RCC_GetPCLK2Freq>
 80066e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80066ec:	e003      	b.n	80066f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066ee:	f7ff f969 	bl	80059c4 <HAL_RCC_GetPCLK1Freq>
 80066f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066fa:	69db      	ldr	r3, [r3, #28]
 80066fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006700:	f040 810c 	bne.w	800691c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006708:	2200      	movs	r2, #0
 800670a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800670e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006712:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006716:	4622      	mov	r2, r4
 8006718:	462b      	mov	r3, r5
 800671a:	1891      	adds	r1, r2, r2
 800671c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800671e:	415b      	adcs	r3, r3
 8006720:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006722:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006726:	4621      	mov	r1, r4
 8006728:	eb12 0801 	adds.w	r8, r2, r1
 800672c:	4629      	mov	r1, r5
 800672e:	eb43 0901 	adc.w	r9, r3, r1
 8006732:	f04f 0200 	mov.w	r2, #0
 8006736:	f04f 0300 	mov.w	r3, #0
 800673a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800673e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006746:	4690      	mov	r8, r2
 8006748:	4699      	mov	r9, r3
 800674a:	4623      	mov	r3, r4
 800674c:	eb18 0303 	adds.w	r3, r8, r3
 8006750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006754:	462b      	mov	r3, r5
 8006756:	eb49 0303 	adc.w	r3, r9, r3
 800675a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800675e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800676a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800676e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006772:	460b      	mov	r3, r1
 8006774:	18db      	adds	r3, r3, r3
 8006776:	653b      	str	r3, [r7, #80]	@ 0x50
 8006778:	4613      	mov	r3, r2
 800677a:	eb42 0303 	adc.w	r3, r2, r3
 800677e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006780:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006784:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006788:	f7fa f93c 	bl	8000a04 <__aeabi_uldivmod>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	4b61      	ldr	r3, [pc, #388]	@ (8006918 <UART_SetConfig+0x2d4>)
 8006792:	fba3 2302 	umull	r2, r3, r3, r2
 8006796:	095b      	lsrs	r3, r3, #5
 8006798:	011c      	lsls	r4, r3, #4
 800679a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800679e:	2200      	movs	r2, #0
 80067a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80067a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80067ac:	4642      	mov	r2, r8
 80067ae:	464b      	mov	r3, r9
 80067b0:	1891      	adds	r1, r2, r2
 80067b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80067b4:	415b      	adcs	r3, r3
 80067b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80067bc:	4641      	mov	r1, r8
 80067be:	eb12 0a01 	adds.w	sl, r2, r1
 80067c2:	4649      	mov	r1, r9
 80067c4:	eb43 0b01 	adc.w	fp, r3, r1
 80067c8:	f04f 0200 	mov.w	r2, #0
 80067cc:	f04f 0300 	mov.w	r3, #0
 80067d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067dc:	4692      	mov	sl, r2
 80067de:	469b      	mov	fp, r3
 80067e0:	4643      	mov	r3, r8
 80067e2:	eb1a 0303 	adds.w	r3, sl, r3
 80067e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067ea:	464b      	mov	r3, r9
 80067ec:	eb4b 0303 	adc.w	r3, fp, r3
 80067f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006800:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006804:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006808:	460b      	mov	r3, r1
 800680a:	18db      	adds	r3, r3, r3
 800680c:	643b      	str	r3, [r7, #64]	@ 0x40
 800680e:	4613      	mov	r3, r2
 8006810:	eb42 0303 	adc.w	r3, r2, r3
 8006814:	647b      	str	r3, [r7, #68]	@ 0x44
 8006816:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800681a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800681e:	f7fa f8f1 	bl	8000a04 <__aeabi_uldivmod>
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	4611      	mov	r1, r2
 8006828:	4b3b      	ldr	r3, [pc, #236]	@ (8006918 <UART_SetConfig+0x2d4>)
 800682a:	fba3 2301 	umull	r2, r3, r3, r1
 800682e:	095b      	lsrs	r3, r3, #5
 8006830:	2264      	movs	r2, #100	@ 0x64
 8006832:	fb02 f303 	mul.w	r3, r2, r3
 8006836:	1acb      	subs	r3, r1, r3
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800683e:	4b36      	ldr	r3, [pc, #216]	@ (8006918 <UART_SetConfig+0x2d4>)
 8006840:	fba3 2302 	umull	r2, r3, r3, r2
 8006844:	095b      	lsrs	r3, r3, #5
 8006846:	005b      	lsls	r3, r3, #1
 8006848:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800684c:	441c      	add	r4, r3
 800684e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006852:	2200      	movs	r2, #0
 8006854:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006858:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800685c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006860:	4642      	mov	r2, r8
 8006862:	464b      	mov	r3, r9
 8006864:	1891      	adds	r1, r2, r2
 8006866:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006868:	415b      	adcs	r3, r3
 800686a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800686c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006870:	4641      	mov	r1, r8
 8006872:	1851      	adds	r1, r2, r1
 8006874:	6339      	str	r1, [r7, #48]	@ 0x30
 8006876:	4649      	mov	r1, r9
 8006878:	414b      	adcs	r3, r1
 800687a:	637b      	str	r3, [r7, #52]	@ 0x34
 800687c:	f04f 0200 	mov.w	r2, #0
 8006880:	f04f 0300 	mov.w	r3, #0
 8006884:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006888:	4659      	mov	r1, fp
 800688a:	00cb      	lsls	r3, r1, #3
 800688c:	4651      	mov	r1, sl
 800688e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006892:	4651      	mov	r1, sl
 8006894:	00ca      	lsls	r2, r1, #3
 8006896:	4610      	mov	r0, r2
 8006898:	4619      	mov	r1, r3
 800689a:	4603      	mov	r3, r0
 800689c:	4642      	mov	r2, r8
 800689e:	189b      	adds	r3, r3, r2
 80068a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068a4:	464b      	mov	r3, r9
 80068a6:	460a      	mov	r2, r1
 80068a8:	eb42 0303 	adc.w	r3, r2, r3
 80068ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80068bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80068c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80068c4:	460b      	mov	r3, r1
 80068c6:	18db      	adds	r3, r3, r3
 80068c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068ca:	4613      	mov	r3, r2
 80068cc:	eb42 0303 	adc.w	r3, r2, r3
 80068d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80068d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80068da:	f7fa f893 	bl	8000a04 <__aeabi_uldivmod>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006918 <UART_SetConfig+0x2d4>)
 80068e4:	fba3 1302 	umull	r1, r3, r3, r2
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	2164      	movs	r1, #100	@ 0x64
 80068ec:	fb01 f303 	mul.w	r3, r1, r3
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	00db      	lsls	r3, r3, #3
 80068f4:	3332      	adds	r3, #50	@ 0x32
 80068f6:	4a08      	ldr	r2, [pc, #32]	@ (8006918 <UART_SetConfig+0x2d4>)
 80068f8:	fba2 2303 	umull	r2, r3, r2, r3
 80068fc:	095b      	lsrs	r3, r3, #5
 80068fe:	f003 0207 	and.w	r2, r3, #7
 8006902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4422      	add	r2, r4
 800690a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800690c:	e106      	b.n	8006b1c <UART_SetConfig+0x4d8>
 800690e:	bf00      	nop
 8006910:	40011000 	.word	0x40011000
 8006914:	40011400 	.word	0x40011400
 8006918:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800691c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006920:	2200      	movs	r2, #0
 8006922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006926:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800692a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800692e:	4642      	mov	r2, r8
 8006930:	464b      	mov	r3, r9
 8006932:	1891      	adds	r1, r2, r2
 8006934:	6239      	str	r1, [r7, #32]
 8006936:	415b      	adcs	r3, r3
 8006938:	627b      	str	r3, [r7, #36]	@ 0x24
 800693a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800693e:	4641      	mov	r1, r8
 8006940:	1854      	adds	r4, r2, r1
 8006942:	4649      	mov	r1, r9
 8006944:	eb43 0501 	adc.w	r5, r3, r1
 8006948:	f04f 0200 	mov.w	r2, #0
 800694c:	f04f 0300 	mov.w	r3, #0
 8006950:	00eb      	lsls	r3, r5, #3
 8006952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006956:	00e2      	lsls	r2, r4, #3
 8006958:	4614      	mov	r4, r2
 800695a:	461d      	mov	r5, r3
 800695c:	4643      	mov	r3, r8
 800695e:	18e3      	adds	r3, r4, r3
 8006960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006964:	464b      	mov	r3, r9
 8006966:	eb45 0303 	adc.w	r3, r5, r3
 800696a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800696e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800697a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800697e:	f04f 0200 	mov.w	r2, #0
 8006982:	f04f 0300 	mov.w	r3, #0
 8006986:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800698a:	4629      	mov	r1, r5
 800698c:	008b      	lsls	r3, r1, #2
 800698e:	4621      	mov	r1, r4
 8006990:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006994:	4621      	mov	r1, r4
 8006996:	008a      	lsls	r2, r1, #2
 8006998:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800699c:	f7fa f832 	bl	8000a04 <__aeabi_uldivmod>
 80069a0:	4602      	mov	r2, r0
 80069a2:	460b      	mov	r3, r1
 80069a4:	4b60      	ldr	r3, [pc, #384]	@ (8006b28 <UART_SetConfig+0x4e4>)
 80069a6:	fba3 2302 	umull	r2, r3, r3, r2
 80069aa:	095b      	lsrs	r3, r3, #5
 80069ac:	011c      	lsls	r4, r3, #4
 80069ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069b2:	2200      	movs	r2, #0
 80069b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80069b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80069bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80069c0:	4642      	mov	r2, r8
 80069c2:	464b      	mov	r3, r9
 80069c4:	1891      	adds	r1, r2, r2
 80069c6:	61b9      	str	r1, [r7, #24]
 80069c8:	415b      	adcs	r3, r3
 80069ca:	61fb      	str	r3, [r7, #28]
 80069cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069d0:	4641      	mov	r1, r8
 80069d2:	1851      	adds	r1, r2, r1
 80069d4:	6139      	str	r1, [r7, #16]
 80069d6:	4649      	mov	r1, r9
 80069d8:	414b      	adcs	r3, r1
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	f04f 0200 	mov.w	r2, #0
 80069e0:	f04f 0300 	mov.w	r3, #0
 80069e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069e8:	4659      	mov	r1, fp
 80069ea:	00cb      	lsls	r3, r1, #3
 80069ec:	4651      	mov	r1, sl
 80069ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069f2:	4651      	mov	r1, sl
 80069f4:	00ca      	lsls	r2, r1, #3
 80069f6:	4610      	mov	r0, r2
 80069f8:	4619      	mov	r1, r3
 80069fa:	4603      	mov	r3, r0
 80069fc:	4642      	mov	r2, r8
 80069fe:	189b      	adds	r3, r3, r2
 8006a00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a04:	464b      	mov	r3, r9
 8006a06:	460a      	mov	r2, r1
 8006a08:	eb42 0303 	adc.w	r3, r2, r3
 8006a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006a1c:	f04f 0200 	mov.w	r2, #0
 8006a20:	f04f 0300 	mov.w	r3, #0
 8006a24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a28:	4649      	mov	r1, r9
 8006a2a:	008b      	lsls	r3, r1, #2
 8006a2c:	4641      	mov	r1, r8
 8006a2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a32:	4641      	mov	r1, r8
 8006a34:	008a      	lsls	r2, r1, #2
 8006a36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a3a:	f7f9 ffe3 	bl	8000a04 <__aeabi_uldivmod>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	4611      	mov	r1, r2
 8006a44:	4b38      	ldr	r3, [pc, #224]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006a46:	fba3 2301 	umull	r2, r3, r3, r1
 8006a4a:	095b      	lsrs	r3, r3, #5
 8006a4c:	2264      	movs	r2, #100	@ 0x64
 8006a4e:	fb02 f303 	mul.w	r3, r2, r3
 8006a52:	1acb      	subs	r3, r1, r3
 8006a54:	011b      	lsls	r3, r3, #4
 8006a56:	3332      	adds	r3, #50	@ 0x32
 8006a58:	4a33      	ldr	r2, [pc, #204]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a5e:	095b      	lsrs	r3, r3, #5
 8006a60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a64:	441c      	add	r4, r3
 8006a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a74:	4642      	mov	r2, r8
 8006a76:	464b      	mov	r3, r9
 8006a78:	1891      	adds	r1, r2, r2
 8006a7a:	60b9      	str	r1, [r7, #8]
 8006a7c:	415b      	adcs	r3, r3
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a84:	4641      	mov	r1, r8
 8006a86:	1851      	adds	r1, r2, r1
 8006a88:	6039      	str	r1, [r7, #0]
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	414b      	adcs	r3, r1
 8006a8e:	607b      	str	r3, [r7, #4]
 8006a90:	f04f 0200 	mov.w	r2, #0
 8006a94:	f04f 0300 	mov.w	r3, #0
 8006a98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a9c:	4659      	mov	r1, fp
 8006a9e:	00cb      	lsls	r3, r1, #3
 8006aa0:	4651      	mov	r1, sl
 8006aa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aa6:	4651      	mov	r1, sl
 8006aa8:	00ca      	lsls	r2, r1, #3
 8006aaa:	4610      	mov	r0, r2
 8006aac:	4619      	mov	r1, r3
 8006aae:	4603      	mov	r3, r0
 8006ab0:	4642      	mov	r2, r8
 8006ab2:	189b      	adds	r3, r3, r2
 8006ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ab6:	464b      	mov	r3, r9
 8006ab8:	460a      	mov	r2, r1
 8006aba:	eb42 0303 	adc.w	r3, r2, r3
 8006abe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006aca:	667a      	str	r2, [r7, #100]	@ 0x64
 8006acc:	f04f 0200 	mov.w	r2, #0
 8006ad0:	f04f 0300 	mov.w	r3, #0
 8006ad4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ad8:	4649      	mov	r1, r9
 8006ada:	008b      	lsls	r3, r1, #2
 8006adc:	4641      	mov	r1, r8
 8006ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ae2:	4641      	mov	r1, r8
 8006ae4:	008a      	lsls	r2, r1, #2
 8006ae6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006aea:	f7f9 ff8b 	bl	8000a04 <__aeabi_uldivmod>
 8006aee:	4602      	mov	r2, r0
 8006af0:	460b      	mov	r3, r1
 8006af2:	4b0d      	ldr	r3, [pc, #52]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006af4:	fba3 1302 	umull	r1, r3, r3, r2
 8006af8:	095b      	lsrs	r3, r3, #5
 8006afa:	2164      	movs	r1, #100	@ 0x64
 8006afc:	fb01 f303 	mul.w	r3, r1, r3
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	011b      	lsls	r3, r3, #4
 8006b04:	3332      	adds	r3, #50	@ 0x32
 8006b06:	4a08      	ldr	r2, [pc, #32]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006b08:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0c:	095b      	lsrs	r3, r3, #5
 8006b0e:	f003 020f 	and.w	r2, r3, #15
 8006b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4422      	add	r2, r4
 8006b1a:	609a      	str	r2, [r3, #8]
}
 8006b1c:	bf00      	nop
 8006b1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b22:	46bd      	mov	sp, r7
 8006b24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b28:	51eb851f 	.word	0x51eb851f

08006b2c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b2c:	b084      	sub	sp, #16
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b084      	sub	sp, #16
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
 8006b36:	f107 001c 	add.w	r0, r7, #28
 8006b3a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b3e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d123      	bne.n	8006b8e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006b5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b6e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d105      	bne.n	8006b82 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 f9dc 	bl	8006f40 <USB_CoreReset>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	73fb      	strb	r3, [r7, #15]
 8006b8c:	e01b      	b.n	8006bc6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f9d0 	bl	8006f40 <USB_CoreReset>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006ba4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d106      	bne.n	8006bba <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	639a      	str	r2, [r3, #56]	@ 0x38
 8006bb8:	e005      	b.n	8006bc6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bbe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006bc6:	7fbb      	ldrb	r3, [r7, #30]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d10b      	bne.n	8006be4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	f043 0206 	orr.w	r2, r3, #6
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f043 0220 	orr.w	r2, r3, #32
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006bf0:	b004      	add	sp, #16
 8006bf2:	4770      	bx	lr

08006bf4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f043 0201 	orr.w	r2, r3, #1
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	370c      	adds	r7, #12
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr

08006c16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c16:	b480      	push	{r7}
 8006c18:	b083      	sub	sp, #12
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f023 0201 	bic.w	r2, r3, #1
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	370c      	adds	r7, #12
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	460b      	mov	r3, r1
 8006c42:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c54:	78fb      	ldrb	r3, [r7, #3]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d115      	bne.n	8006c86 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c66:	200a      	movs	r0, #10
 8006c68:	f7fb f810 	bl	8001c8c <HAL_Delay>
      ms += 10U;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	330a      	adds	r3, #10
 8006c70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f956 	bl	8006f24 <USB_GetMode>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d01e      	beq.n	8006cbc <USB_SetCurrentMode+0x84>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2bc7      	cmp	r3, #199	@ 0xc7
 8006c82:	d9f0      	bls.n	8006c66 <USB_SetCurrentMode+0x2e>
 8006c84:	e01a      	b.n	8006cbc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c86:	78fb      	ldrb	r3, [r7, #3]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d115      	bne.n	8006cb8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c98:	200a      	movs	r0, #10
 8006c9a:	f7fa fff7 	bl	8001c8c <HAL_Delay>
      ms += 10U;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	330a      	adds	r3, #10
 8006ca2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f93d 	bl	8006f24 <USB_GetMode>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d005      	beq.n	8006cbc <USB_SetCurrentMode+0x84>
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2bc7      	cmp	r3, #199	@ 0xc7
 8006cb4:	d9f0      	bls.n	8006c98 <USB_SetCurrentMode+0x60>
 8006cb6:	e001      	b.n	8006cbc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e005      	b.n	8006cc8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2bc8      	cmp	r3, #200	@ 0xc8
 8006cc0:	d101      	bne.n	8006cc6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e000      	b.n	8006cc8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006cea:	d901      	bls.n	8006cf0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006cec:	2303      	movs	r3, #3
 8006cee:	e01b      	b.n	8006d28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	691b      	ldr	r3, [r3, #16]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	daf2      	bge.n	8006cde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	019b      	lsls	r3, r3, #6
 8006d00:	f043 0220 	orr.w	r2, r3, #32
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d14:	d901      	bls.n	8006d1a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e006      	b.n	8006d28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	f003 0320 	and.w	r3, r3, #32
 8006d22:	2b20      	cmp	r3, #32
 8006d24:	d0f0      	beq.n	8006d08 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3714      	adds	r7, #20
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b085      	sub	sp, #20
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	3301      	adds	r3, #1
 8006d44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d4c:	d901      	bls.n	8006d52 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006d4e:	2303      	movs	r3, #3
 8006d50:	e018      	b.n	8006d84 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	daf2      	bge.n	8006d40 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2210      	movs	r2, #16
 8006d62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	3301      	adds	r3, #1
 8006d68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d70:	d901      	bls.n	8006d76 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e006      	b.n	8006d84 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	691b      	ldr	r3, [r3, #16]
 8006d7a:	f003 0310 	and.w	r3, r3, #16
 8006d7e:	2b10      	cmp	r3, #16
 8006d80:	d0f0      	beq.n	8006d64 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006d82:	2300      	movs	r3, #0
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3714      	adds	r7, #20
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b089      	sub	sp, #36	@ 0x24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	4611      	mov	r1, r2
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	460b      	mov	r3, r1
 8006da0:	71fb      	strb	r3, [r7, #7]
 8006da2:	4613      	mov	r3, r2
 8006da4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006dae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d123      	bne.n	8006dfe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006db6:	88bb      	ldrh	r3, [r7, #4]
 8006db8:	3303      	adds	r3, #3
 8006dba:	089b      	lsrs	r3, r3, #2
 8006dbc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	61bb      	str	r3, [r7, #24]
 8006dc2:	e018      	b.n	8006df6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006dc4:	79fb      	ldrb	r3, [r7, #7]
 8006dc6:	031a      	lsls	r2, r3, #12
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	3301      	adds	r3, #1
 8006ddc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	3301      	adds	r3, #1
 8006de2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	3301      	adds	r3, #1
 8006de8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	3301      	adds	r3, #1
 8006dee:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	3301      	adds	r3, #1
 8006df4:	61bb      	str	r3, [r7, #24]
 8006df6:	69ba      	ldr	r2, [r7, #24]
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d3e2      	bcc.n	8006dc4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3724      	adds	r7, #36	@ 0x24
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b08b      	sub	sp, #44	@ 0x2c
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	4613      	mov	r3, r2
 8006e18:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006e22:	88fb      	ldrh	r3, [r7, #6]
 8006e24:	089b      	lsrs	r3, r3, #2
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006e2a:	88fb      	ldrh	r3, [r7, #6]
 8006e2c:	f003 0303 	and.w	r3, r3, #3
 8006e30:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006e32:	2300      	movs	r3, #0
 8006e34:	623b      	str	r3, [r7, #32]
 8006e36:	e014      	b.n	8006e62 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e42:	601a      	str	r2, [r3, #0]
    pDest++;
 8006e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e46:	3301      	adds	r3, #1
 8006e48:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e52:	3301      	adds	r3, #1
 8006e54:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e58:	3301      	adds	r3, #1
 8006e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006e5c:	6a3b      	ldr	r3, [r7, #32]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	623b      	str	r3, [r7, #32]
 8006e62:	6a3a      	ldr	r2, [r7, #32]
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d3e6      	bcc.n	8006e38 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006e6a:	8bfb      	ldrh	r3, [r7, #30]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d01e      	beq.n	8006eae <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006e70:	2300      	movs	r3, #0
 8006e72:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f107 0310 	add.w	r3, r7, #16
 8006e80:	6812      	ldr	r2, [r2, #0]
 8006e82:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006e84:	693a      	ldr	r2, [r7, #16]
 8006e86:	6a3b      	ldr	r3, [r7, #32]
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	00db      	lsls	r3, r3, #3
 8006e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e90:	b2da      	uxtb	r2, r3
 8006e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e94:	701a      	strb	r2, [r3, #0]
      i++;
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	3301      	adds	r3, #1
 8006e9a:	623b      	str	r3, [r7, #32]
      pDest++;
 8006e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006ea2:	8bfb      	ldrh	r3, [r7, #30]
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006ea8:	8bfb      	ldrh	r3, [r7, #30]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1ea      	bne.n	8006e84 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	372c      	adds	r7, #44	@ 0x2c
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr

08006ebc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b085      	sub	sp, #20
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	695b      	ldr	r3, [r3, #20]
 8006ec8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	699b      	ldr	r3, [r3, #24]
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3714      	adds	r7, #20
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr

08006ee2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b085      	sub	sp, #20
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
 8006eea:	460b      	mov	r3, r1
 8006eec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006ef2:	78fb      	ldrb	r3, [r7, #3]
 8006ef4:	015a      	lsls	r2, r3, #5
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	4413      	add	r3, r2
 8006efa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006f02:	78fb      	ldrb	r3, [r7, #3]
 8006f04:	015a      	lsls	r2, r3, #5
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	4413      	add	r3, r2
 8006f0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	68ba      	ldr	r2, [r7, #8]
 8006f12:	4013      	ands	r3, r2
 8006f14:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006f16:	68bb      	ldr	r3, [r7, #8]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3714      	adds	r7, #20
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	695b      	ldr	r3, [r3, #20]
 8006f30:	f003 0301 	and.w	r3, r3, #1
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f58:	d901      	bls.n	8006f5e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	e01b      	b.n	8006f96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	daf2      	bge.n	8006f4c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006f66:	2300      	movs	r3, #0
 8006f68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	f043 0201 	orr.w	r2, r3, #1
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	3301      	adds	r3, #1
 8006f7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f82:	d901      	bls.n	8006f88 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	e006      	b.n	8006f96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	f003 0301 	and.w	r3, r3, #1
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d0f0      	beq.n	8006f76 <USB_CoreReset+0x36>

  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
	...

08006fa4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006fa4:	b084      	sub	sp, #16
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	b086      	sub	sp, #24
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
 8006fae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006fb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fda:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d119      	bne.n	800702e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006ffa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d10a      	bne.n	8007018 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007010:	f043 0304 	orr.w	r3, r3, #4
 8007014:	6013      	str	r3, [r2, #0]
 8007016:	e014      	b.n	8007042 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007026:	f023 0304 	bic.w	r3, r3, #4
 800702a:	6013      	str	r3, [r2, #0]
 800702c:	e009      	b.n	8007042 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800703c:	f023 0304 	bic.w	r3, r3, #4
 8007040:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007042:	2110      	movs	r1, #16
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f7ff fe43 	bl	8006cd0 <USB_FlushTxFifo>
 800704a:	4603      	mov	r3, r0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d001      	beq.n	8007054 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f7ff fe6d 	bl	8006d34 <USB_FlushRxFifo>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d001      	beq.n	8007064 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007064:	2300      	movs	r3, #0
 8007066:	613b      	str	r3, [r7, #16]
 8007068:	e015      	b.n	8007096 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	015a      	lsls	r2, r3, #5
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	4413      	add	r3, r2
 8007072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007076:	461a      	mov	r2, r3
 8007078:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800707c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	4413      	add	r3, r2
 8007086:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800708a:	461a      	mov	r2, r3
 800708c:	2300      	movs	r3, #0
 800708e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	3301      	adds	r3, #1
 8007094:	613b      	str	r3, [r7, #16]
 8007096:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800709a:	461a      	mov	r2, r3
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	4293      	cmp	r3, r2
 80070a0:	d3e3      	bcc.n	800706a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070ae:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a18      	ldr	r2, [pc, #96]	@ (8007114 <USB_HostInit+0x170>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d10b      	bne.n	80070d0 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070be:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a15      	ldr	r2, [pc, #84]	@ (8007118 <USB_HostInit+0x174>)
 80070c4:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a14      	ldr	r2, [pc, #80]	@ (800711c <USB_HostInit+0x178>)
 80070ca:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80070ce:	e009      	b.n	80070e4 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2280      	movs	r2, #128	@ 0x80
 80070d4:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a11      	ldr	r2, [pc, #68]	@ (8007120 <USB_HostInit+0x17c>)
 80070da:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a11      	ldr	r2, [pc, #68]	@ (8007124 <USB_HostInit+0x180>)
 80070e0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80070e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d105      	bne.n	80070f8 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	699b      	ldr	r3, [r3, #24]
 80070f0:	f043 0210 	orr.w	r2, r3, #16
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	699a      	ldr	r2, [r3, #24]
 80070fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007128 <USB_HostInit+0x184>)
 80070fe:	4313      	orrs	r3, r2
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007104:	7dfb      	ldrb	r3, [r7, #23]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3718      	adds	r7, #24
 800710a:	46bd      	mov	sp, r7
 800710c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007110:	b004      	add	sp, #16
 8007112:	4770      	bx	lr
 8007114:	40040000 	.word	0x40040000
 8007118:	01000200 	.word	0x01000200
 800711c:	00e00300 	.word	0x00e00300
 8007120:	00600080 	.word	0x00600080
 8007124:	004000e0 	.word	0x004000e0
 8007128:	a3200008 	.word	0xa3200008

0800712c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	460b      	mov	r3, r1
 8007136:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800714a:	f023 0303 	bic.w	r3, r3, #3
 800714e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	78fb      	ldrb	r3, [r7, #3]
 800715a:	f003 0303 	and.w	r3, r3, #3
 800715e:	68f9      	ldr	r1, [r7, #12]
 8007160:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007164:	4313      	orrs	r3, r2
 8007166:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007168:	78fb      	ldrb	r3, [r7, #3]
 800716a:	2b01      	cmp	r3, #1
 800716c:	d107      	bne.n	800717e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007174:	461a      	mov	r2, r3
 8007176:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800717a:	6053      	str	r3, [r2, #4]
 800717c:	e00c      	b.n	8007198 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800717e:	78fb      	ldrb	r3, [r7, #3]
 8007180:	2b02      	cmp	r3, #2
 8007182:	d107      	bne.n	8007194 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800718a:	461a      	mov	r2, r3
 800718c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007190:	6053      	str	r3, [r2, #4]
 8007192:	e001      	b.n	8007198 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e000      	b.n	800719a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b084      	sub	sp, #16
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80071c6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80071d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071d4:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80071d6:	2064      	movs	r0, #100	@ 0x64
 80071d8:	f7fa fd58 	bl	8001c8c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	68fa      	ldr	r2, [r7, #12]
 80071e0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80071e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071e8:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80071ea:	200a      	movs	r0, #10
 80071ec:	f7fa fd4e 	bl	8001c8c <HAL_Delay>

  return HAL_OK;
 80071f0:	2300      	movs	r3, #0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80071fa:	b480      	push	{r7}
 80071fc:	b085      	sub	sp, #20
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
 8007202:	460b      	mov	r3, r1
 8007204:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800720a:	2300      	movs	r3, #0
 800720c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800721e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007226:	2b00      	cmp	r3, #0
 8007228:	d109      	bne.n	800723e <USB_DriveVbus+0x44>
 800722a:	78fb      	ldrb	r3, [r7, #3]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d106      	bne.n	800723e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007238:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800723c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007244:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007248:	d109      	bne.n	800725e <USB_DriveVbus+0x64>
 800724a:	78fb      	ldrb	r3, [r7, #3]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d106      	bne.n	800725e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007258:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800725c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007278:	2300      	movs	r3, #0
 800727a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	0c5b      	lsrs	r3, r3, #17
 800728a:	f003 0303 	and.w	r3, r3, #3
}
 800728e:	4618      	mov	r0, r3
 8007290:	3714      	adds	r7, #20
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr

0800729a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800729a:	b480      	push	{r7}
 800729c:	b085      	sub	sp, #20
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	b29b      	uxth	r3, r3
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3714      	adds	r7, #20
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b088      	sub	sp, #32
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	4608      	mov	r0, r1
 80072c6:	4611      	mov	r1, r2
 80072c8:	461a      	mov	r2, r3
 80072ca:	4603      	mov	r3, r0
 80072cc:	70fb      	strb	r3, [r7, #3]
 80072ce:	460b      	mov	r3, r1
 80072d0:	70bb      	strb	r3, [r7, #2]
 80072d2:	4613      	mov	r3, r2
 80072d4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80072d6:	2300      	movs	r3, #0
 80072d8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80072de:	78fb      	ldrb	r3, [r7, #3]
 80072e0:	015a      	lsls	r2, r3, #5
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	4413      	add	r3, r2
 80072e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ea:	461a      	mov	r2, r3
 80072ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072f0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80072f2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80072f6:	2b03      	cmp	r3, #3
 80072f8:	d87c      	bhi.n	80073f4 <USB_HC_Init+0x138>
 80072fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007300 <USB_HC_Init+0x44>)
 80072fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007300:	08007311 	.word	0x08007311
 8007304:	080073b7 	.word	0x080073b7
 8007308:	08007311 	.word	0x08007311
 800730c:	08007379 	.word	0x08007379
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007310:	78fb      	ldrb	r3, [r7, #3]
 8007312:	015a      	lsls	r2, r3, #5
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	4413      	add	r3, r2
 8007318:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800731c:	461a      	mov	r2, r3
 800731e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007322:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007324:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007328:	2b00      	cmp	r3, #0
 800732a:	da10      	bge.n	800734e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800732c:	78fb      	ldrb	r3, [r7, #3]
 800732e:	015a      	lsls	r2, r3, #5
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	4413      	add	r3, r2
 8007334:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	78fa      	ldrb	r2, [r7, #3]
 800733c:	0151      	lsls	r1, r2, #5
 800733e:	693a      	ldr	r2, [r7, #16]
 8007340:	440a      	add	r2, r1
 8007342:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007346:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800734a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800734c:	e055      	b.n	80073fa <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a6f      	ldr	r2, [pc, #444]	@ (8007510 <USB_HC_Init+0x254>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d151      	bne.n	80073fa <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007356:	78fb      	ldrb	r3, [r7, #3]
 8007358:	015a      	lsls	r2, r3, #5
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	4413      	add	r3, r2
 800735e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	78fa      	ldrb	r2, [r7, #3]
 8007366:	0151      	lsls	r1, r2, #5
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	440a      	add	r2, r1
 800736c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007370:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007374:	60d3      	str	r3, [r2, #12]
      break;
 8007376:	e040      	b.n	80073fa <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007378:	78fb      	ldrb	r3, [r7, #3]
 800737a:	015a      	lsls	r2, r3, #5
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	4413      	add	r3, r2
 8007380:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007384:	461a      	mov	r2, r3
 8007386:	f240 639d 	movw	r3, #1693	@ 0x69d
 800738a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800738c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007390:	2b00      	cmp	r3, #0
 8007392:	da34      	bge.n	80073fe <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007394:	78fb      	ldrb	r3, [r7, #3]
 8007396:	015a      	lsls	r2, r3, #5
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	4413      	add	r3, r2
 800739c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	78fa      	ldrb	r2, [r7, #3]
 80073a4:	0151      	lsls	r1, r2, #5
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	440a      	add	r2, r1
 80073aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073b2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80073b4:	e023      	b.n	80073fe <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073b6:	78fb      	ldrb	r3, [r7, #3]
 80073b8:	015a      	lsls	r2, r3, #5
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	4413      	add	r3, r2
 80073be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073c2:	461a      	mov	r2, r3
 80073c4:	f240 2325 	movw	r3, #549	@ 0x225
 80073c8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80073ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	da17      	bge.n	8007402 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80073d2:	78fb      	ldrb	r3, [r7, #3]
 80073d4:	015a      	lsls	r2, r3, #5
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	4413      	add	r3, r2
 80073da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073de:	68db      	ldr	r3, [r3, #12]
 80073e0:	78fa      	ldrb	r2, [r7, #3]
 80073e2:	0151      	lsls	r1, r2, #5
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	440a      	add	r2, r1
 80073e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073ec:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80073f0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80073f2:	e006      	b.n	8007402 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	77fb      	strb	r3, [r7, #31]
      break;
 80073f8:	e004      	b.n	8007404 <USB_HC_Init+0x148>
      break;
 80073fa:	bf00      	nop
 80073fc:	e002      	b.n	8007404 <USB_HC_Init+0x148>
      break;
 80073fe:	bf00      	nop
 8007400:	e000      	b.n	8007404 <USB_HC_Init+0x148>
      break;
 8007402:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007404:	78fb      	ldrb	r3, [r7, #3]
 8007406:	015a      	lsls	r2, r3, #5
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	4413      	add	r3, r2
 800740c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007410:	461a      	mov	r2, r3
 8007412:	2300      	movs	r3, #0
 8007414:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007416:	78fb      	ldrb	r3, [r7, #3]
 8007418:	015a      	lsls	r2, r3, #5
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	4413      	add	r3, r2
 800741e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007422:	68db      	ldr	r3, [r3, #12]
 8007424:	78fa      	ldrb	r2, [r7, #3]
 8007426:	0151      	lsls	r1, r2, #5
 8007428:	693a      	ldr	r2, [r7, #16]
 800742a:	440a      	add	r2, r1
 800742c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007430:	f043 0302 	orr.w	r3, r3, #2
 8007434:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800743c:	699a      	ldr	r2, [r3, #24]
 800743e:	78fb      	ldrb	r3, [r7, #3]
 8007440:	f003 030f 	and.w	r3, r3, #15
 8007444:	2101      	movs	r1, #1
 8007446:	fa01 f303 	lsl.w	r3, r1, r3
 800744a:	6939      	ldr	r1, [r7, #16]
 800744c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007450:	4313      	orrs	r3, r2
 8007452:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	699b      	ldr	r3, [r3, #24]
 8007458:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007460:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007464:	2b00      	cmp	r3, #0
 8007466:	da03      	bge.n	8007470 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007468:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800746c:	61bb      	str	r3, [r7, #24]
 800746e:	e001      	b.n	8007474 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007470:	2300      	movs	r3, #0
 8007472:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f7ff fef9 	bl	800726c <USB_GetHostSpeed>
 800747a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800747c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007480:	2b02      	cmp	r3, #2
 8007482:	d106      	bne.n	8007492 <USB_HC_Init+0x1d6>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2b02      	cmp	r3, #2
 8007488:	d003      	beq.n	8007492 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800748a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800748e:	617b      	str	r3, [r7, #20]
 8007490:	e001      	b.n	8007496 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007492:	2300      	movs	r3, #0
 8007494:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007496:	787b      	ldrb	r3, [r7, #1]
 8007498:	059b      	lsls	r3, r3, #22
 800749a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800749e:	78bb      	ldrb	r3, [r7, #2]
 80074a0:	02db      	lsls	r3, r3, #11
 80074a2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074a6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80074a8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80074ac:	049b      	lsls	r3, r3, #18
 80074ae:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80074b2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80074b4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80074b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80074ba:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	431a      	orrs	r2, r3
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074c4:	78fa      	ldrb	r2, [r7, #3]
 80074c6:	0151      	lsls	r1, r2, #5
 80074c8:	693a      	ldr	r2, [r7, #16]
 80074ca:	440a      	add	r2, r1
 80074cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80074d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074d4:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80074d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d003      	beq.n	80074e6 <USB_HC_Init+0x22a>
 80074de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d10f      	bne.n	8007506 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80074e6:	78fb      	ldrb	r3, [r7, #3]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	78fa      	ldrb	r2, [r7, #3]
 80074f6:	0151      	lsls	r1, r2, #5
 80074f8:	693a      	ldr	r2, [r7, #16]
 80074fa:	440a      	add	r2, r1
 80074fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007500:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007504:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007506:	7ffb      	ldrb	r3, [r7, #31]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3720      	adds	r7, #32
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	40040000 	.word	0x40040000

08007514 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08c      	sub	sp, #48	@ 0x30
 8007518:	af02      	add	r7, sp, #8
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	4613      	mov	r3, r2
 8007520:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	785b      	ldrb	r3, [r3, #1]
 800752a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800752c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007530:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	4a5d      	ldr	r2, [pc, #372]	@ (80076ac <USB_HC_StartXfer+0x198>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d12f      	bne.n	800759a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800753a:	79fb      	ldrb	r3, [r7, #7]
 800753c:	2b01      	cmp	r3, #1
 800753e:	d11c      	bne.n	800757a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	7c9b      	ldrb	r3, [r3, #18]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d003      	beq.n	8007550 <USB_HC_StartXfer+0x3c>
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	7c9b      	ldrb	r3, [r3, #18]
 800754c:	2b02      	cmp	r3, #2
 800754e:	d124      	bne.n	800759a <USB_HC_StartXfer+0x86>
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	799b      	ldrb	r3, [r3, #6]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d120      	bne.n	800759a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007558:	69fb      	ldr	r3, [r7, #28]
 800755a:	015a      	lsls	r2, r3, #5
 800755c:	6a3b      	ldr	r3, [r7, #32]
 800755e:	4413      	add	r3, r2
 8007560:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	69fa      	ldr	r2, [r7, #28]
 8007568:	0151      	lsls	r1, r2, #5
 800756a:	6a3a      	ldr	r2, [r7, #32]
 800756c:	440a      	add	r2, r1
 800756e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007576:	60d3      	str	r3, [r2, #12]
 8007578:	e00f      	b.n	800759a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	791b      	ldrb	r3, [r3, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d10b      	bne.n	800759a <USB_HC_StartXfer+0x86>
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	795b      	ldrb	r3, [r3, #5]
 8007586:	2b01      	cmp	r3, #1
 8007588:	d107      	bne.n	800759a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	785b      	ldrb	r3, [r3, #1]
 800758e:	4619      	mov	r1, r3
 8007590:	68f8      	ldr	r0, [r7, #12]
 8007592:	f000 fb6b 	bl	8007c6c <USB_DoPing>
        return HAL_OK;
 8007596:	2300      	movs	r3, #0
 8007598:	e232      	b.n	8007a00 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	799b      	ldrb	r3, [r3, #6]
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d158      	bne.n	8007654 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80075a2:	2301      	movs	r3, #1
 80075a4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	78db      	ldrb	r3, [r3, #3]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d007      	beq.n	80075be <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80075ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	8a92      	ldrh	r2, [r2, #20]
 80075b4:	fb03 f202 	mul.w	r2, r3, r2
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	61da      	str	r2, [r3, #28]
 80075bc:	e07c      	b.n	80076b8 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	7c9b      	ldrb	r3, [r3, #18]
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d130      	bne.n	8007628 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	2bbc      	cmp	r3, #188	@ 0xbc
 80075cc:	d918      	bls.n	8007600 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	8a9b      	ldrh	r3, [r3, #20]
 80075d2:	461a      	mov	r2, r3
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	69da      	ldr	r2, [r3, #28]
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d003      	beq.n	80075f0 <USB_HC_StartXfer+0xdc>
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	68db      	ldr	r3, [r3, #12]
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d103      	bne.n	80075f8 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	2202      	movs	r2, #2
 80075f4:	60da      	str	r2, [r3, #12]
 80075f6:	e05f      	b.n	80076b8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	2201      	movs	r2, #1
 80075fc:	60da      	str	r2, [r3, #12]
 80075fe:	e05b      	b.n	80076b8 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	6a1a      	ldr	r2, [r3, #32]
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	2b01      	cmp	r3, #1
 800760e:	d007      	beq.n	8007620 <USB_HC_StartXfer+0x10c>
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	2b02      	cmp	r3, #2
 8007616:	d003      	beq.n	8007620 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	2204      	movs	r2, #4
 800761c:	60da      	str	r2, [r3, #12]
 800761e:	e04b      	b.n	80076b8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2203      	movs	r2, #3
 8007624:	60da      	str	r2, [r3, #12]
 8007626:	e047      	b.n	80076b8 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007628:	79fb      	ldrb	r3, [r7, #7]
 800762a:	2b01      	cmp	r3, #1
 800762c:	d10d      	bne.n	800764a <USB_HC_StartXfer+0x136>
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	6a1b      	ldr	r3, [r3, #32]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	8a92      	ldrh	r2, [r2, #20]
 8007636:	4293      	cmp	r3, r2
 8007638:	d907      	bls.n	800764a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800763a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	8a92      	ldrh	r2, [r2, #20]
 8007640:	fb03 f202 	mul.w	r2, r3, r2
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	61da      	str	r2, [r3, #28]
 8007648:	e036      	b.n	80076b8 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	6a1a      	ldr	r2, [r3, #32]
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	61da      	str	r2, [r3, #28]
 8007652:	e031      	b.n	80076b8 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	6a1b      	ldr	r3, [r3, #32]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d018      	beq.n	800768e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	6a1b      	ldr	r3, [r3, #32]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	8a92      	ldrh	r2, [r2, #20]
 8007664:	4413      	add	r3, r2
 8007666:	3b01      	subs	r3, #1
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	8a92      	ldrh	r2, [r2, #20]
 800766c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007670:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007672:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007674:	8b7b      	ldrh	r3, [r7, #26]
 8007676:	429a      	cmp	r2, r3
 8007678:	d90b      	bls.n	8007692 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800767a:	8b7b      	ldrh	r3, [r7, #26]
 800767c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800767e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	8a92      	ldrh	r2, [r2, #20]
 8007684:	fb03 f202 	mul.w	r2, r3, r2
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	61da      	str	r2, [r3, #28]
 800768c:	e001      	b.n	8007692 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800768e:	2301      	movs	r3, #1
 8007690:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	78db      	ldrb	r3, [r3, #3]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d00a      	beq.n	80076b0 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800769a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	8a92      	ldrh	r2, [r2, #20]
 80076a0:	fb03 f202 	mul.w	r2, r3, r2
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	61da      	str	r2, [r3, #28]
 80076a8:	e006      	b.n	80076b8 <USB_HC_StartXfer+0x1a4>
 80076aa:	bf00      	nop
 80076ac:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	6a1a      	ldr	r2, [r3, #32]
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	69db      	ldr	r3, [r3, #28]
 80076bc:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80076c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80076c2:	04d9      	lsls	r1, r3, #19
 80076c4:	4ba3      	ldr	r3, [pc, #652]	@ (8007954 <USB_HC_StartXfer+0x440>)
 80076c6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076c8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	7d9b      	ldrb	r3, [r3, #22]
 80076ce:	075b      	lsls	r3, r3, #29
 80076d0:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076d4:	69f9      	ldr	r1, [r7, #28]
 80076d6:	0148      	lsls	r0, r1, #5
 80076d8:	6a39      	ldr	r1, [r7, #32]
 80076da:	4401      	add	r1, r0
 80076dc:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80076e0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076e2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80076e4:	79fb      	ldrb	r3, [r7, #7]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d009      	beq.n	80076fe <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	6999      	ldr	r1, [r3, #24]
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	015a      	lsls	r2, r3, #5
 80076f2:	6a3b      	ldr	r3, [r7, #32]
 80076f4:	4413      	add	r3, r2
 80076f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076fa:	460a      	mov	r2, r1
 80076fc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80076fe:	6a3b      	ldr	r3, [r7, #32]
 8007700:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b00      	cmp	r3, #0
 800770c:	bf0c      	ite	eq
 800770e:	2301      	moveq	r3, #1
 8007710:	2300      	movne	r3, #0
 8007712:	b2db      	uxtb	r3, r3
 8007714:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	6a3b      	ldr	r3, [r7, #32]
 800771c:	4413      	add	r3, r2
 800771e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	69fa      	ldr	r2, [r7, #28]
 8007726:	0151      	lsls	r1, r2, #5
 8007728:	6a3a      	ldr	r2, [r7, #32]
 800772a:	440a      	add	r2, r1
 800772c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007730:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007734:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007736:	69fb      	ldr	r3, [r7, #28]
 8007738:	015a      	lsls	r2, r3, #5
 800773a:	6a3b      	ldr	r3, [r7, #32]
 800773c:	4413      	add	r3, r2
 800773e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	7e7b      	ldrb	r3, [r7, #25]
 8007746:	075b      	lsls	r3, r3, #29
 8007748:	69f9      	ldr	r1, [r7, #28]
 800774a:	0148      	lsls	r0, r1, #5
 800774c:	6a39      	ldr	r1, [r7, #32]
 800774e:	4401      	add	r1, r0
 8007750:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007754:	4313      	orrs	r3, r2
 8007756:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	799b      	ldrb	r3, [r3, #6]
 800775c:	2b01      	cmp	r3, #1
 800775e:	f040 80c3 	bne.w	80078e8 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	7c5b      	ldrb	r3, [r3, #17]
 8007766:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007768:	68ba      	ldr	r2, [r7, #8]
 800776a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800776c:	4313      	orrs	r3, r2
 800776e:	69fa      	ldr	r2, [r7, #28]
 8007770:	0151      	lsls	r1, r2, #5
 8007772:	6a3a      	ldr	r2, [r7, #32]
 8007774:	440a      	add	r2, r1
 8007776:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800777a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800777e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	015a      	lsls	r2, r3, #5
 8007784:	6a3b      	ldr	r3, [r7, #32]
 8007786:	4413      	add	r3, r2
 8007788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	69fa      	ldr	r2, [r7, #28]
 8007790:	0151      	lsls	r1, r2, #5
 8007792:	6a3a      	ldr	r2, [r7, #32]
 8007794:	440a      	add	r2, r1
 8007796:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800779a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800779e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	79db      	ldrb	r3, [r3, #7]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d123      	bne.n	80077f0 <USB_HC_StartXfer+0x2dc>
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	78db      	ldrb	r3, [r3, #3]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d11f      	bne.n	80077f0 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	6a3b      	ldr	r3, [r7, #32]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	69fa      	ldr	r2, [r7, #28]
 80077c0:	0151      	lsls	r1, r2, #5
 80077c2:	6a3a      	ldr	r2, [r7, #32]
 80077c4:	440a      	add	r2, r1
 80077c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077ce:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	015a      	lsls	r2, r3, #5
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	4413      	add	r3, r2
 80077d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	69fa      	ldr	r2, [r7, #28]
 80077e0:	0151      	lsls	r1, r2, #5
 80077e2:	6a3a      	ldr	r2, [r7, #32]
 80077e4:	440a      	add	r2, r1
 80077e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077ee:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	7c9b      	ldrb	r3, [r3, #18]
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d003      	beq.n	8007800 <USB_HC_StartXfer+0x2ec>
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	7c9b      	ldrb	r3, [r3, #18]
 80077fc:	2b03      	cmp	r3, #3
 80077fe:	d117      	bne.n	8007830 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007804:	2b01      	cmp	r3, #1
 8007806:	d113      	bne.n	8007830 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	78db      	ldrb	r3, [r3, #3]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d10f      	bne.n	8007830 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007810:	69fb      	ldr	r3, [r7, #28]
 8007812:	015a      	lsls	r2, r3, #5
 8007814:	6a3b      	ldr	r3, [r7, #32]
 8007816:	4413      	add	r3, r2
 8007818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	69fa      	ldr	r2, [r7, #28]
 8007820:	0151      	lsls	r1, r2, #5
 8007822:	6a3a      	ldr	r2, [r7, #32]
 8007824:	440a      	add	r2, r1
 8007826:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800782a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800782e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	7c9b      	ldrb	r3, [r3, #18]
 8007834:	2b01      	cmp	r3, #1
 8007836:	d162      	bne.n	80078fe <USB_HC_StartXfer+0x3ea>
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	78db      	ldrb	r3, [r3, #3]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d15e      	bne.n	80078fe <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	3b01      	subs	r3, #1
 8007846:	2b03      	cmp	r3, #3
 8007848:	d858      	bhi.n	80078fc <USB_HC_StartXfer+0x3e8>
 800784a:	a201      	add	r2, pc, #4	@ (adr r2, 8007850 <USB_HC_StartXfer+0x33c>)
 800784c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007850:	08007861 	.word	0x08007861
 8007854:	08007883 	.word	0x08007883
 8007858:	080078a5 	.word	0x080078a5
 800785c:	080078c7 	.word	0x080078c7
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	015a      	lsls	r2, r3, #5
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	4413      	add	r3, r2
 8007868:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	69fa      	ldr	r2, [r7, #28]
 8007870:	0151      	lsls	r1, r2, #5
 8007872:	6a3a      	ldr	r2, [r7, #32]
 8007874:	440a      	add	r2, r1
 8007876:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800787a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800787e:	6053      	str	r3, [r2, #4]
          break;
 8007880:	e03d      	b.n	80078fe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	015a      	lsls	r2, r3, #5
 8007886:	6a3b      	ldr	r3, [r7, #32]
 8007888:	4413      	add	r3, r2
 800788a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	69fa      	ldr	r2, [r7, #28]
 8007892:	0151      	lsls	r1, r2, #5
 8007894:	6a3a      	ldr	r2, [r7, #32]
 8007896:	440a      	add	r2, r1
 8007898:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800789c:	f043 030e 	orr.w	r3, r3, #14
 80078a0:	6053      	str	r3, [r2, #4]
          break;
 80078a2:	e02c      	b.n	80078fe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	6a3b      	ldr	r3, [r7, #32]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	69fa      	ldr	r2, [r7, #28]
 80078b4:	0151      	lsls	r1, r2, #5
 80078b6:	6a3a      	ldr	r2, [r7, #32]
 80078b8:	440a      	add	r2, r1
 80078ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80078c2:	6053      	str	r3, [r2, #4]
          break;
 80078c4:	e01b      	b.n	80078fe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	015a      	lsls	r2, r3, #5
 80078ca:	6a3b      	ldr	r3, [r7, #32]
 80078cc:	4413      	add	r3, r2
 80078ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	69fa      	ldr	r2, [r7, #28]
 80078d6:	0151      	lsls	r1, r2, #5
 80078d8:	6a3a      	ldr	r2, [r7, #32]
 80078da:	440a      	add	r2, r1
 80078dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80078e4:	6053      	str	r3, [r2, #4]
          break;
 80078e6:	e00a      	b.n	80078fe <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80078e8:	69fb      	ldr	r3, [r7, #28]
 80078ea:	015a      	lsls	r2, r3, #5
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	4413      	add	r3, r2
 80078f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078f4:	461a      	mov	r2, r3
 80078f6:	2300      	movs	r3, #0
 80078f8:	6053      	str	r3, [r2, #4]
 80078fa:	e000      	b.n	80078fe <USB_HC_StartXfer+0x3ea>
          break;
 80078fc:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80078fe:	69fb      	ldr	r3, [r7, #28]
 8007900:	015a      	lsls	r2, r3, #5
 8007902:	6a3b      	ldr	r3, [r7, #32]
 8007904:	4413      	add	r3, r2
 8007906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007914:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	78db      	ldrb	r3, [r3, #3]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d004      	beq.n	8007928 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007924:	613b      	str	r3, [r7, #16]
 8007926:	e003      	b.n	8007930 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800792e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007936:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	015a      	lsls	r2, r3, #5
 800793c:	6a3b      	ldr	r3, [r7, #32]
 800793e:	4413      	add	r3, r2
 8007940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007944:	461a      	mov	r2, r3
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800794a:	79fb      	ldrb	r3, [r7, #7]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d003      	beq.n	8007958 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007950:	2300      	movs	r3, #0
 8007952:	e055      	b.n	8007a00 <USB_HC_StartXfer+0x4ec>
 8007954:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	78db      	ldrb	r3, [r3, #3]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d14e      	bne.n	80079fe <USB_HC_StartXfer+0x4ea>
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d04a      	beq.n	80079fe <USB_HC_StartXfer+0x4ea>
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	79db      	ldrb	r3, [r3, #7]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d146      	bne.n	80079fe <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	7c9b      	ldrb	r3, [r3, #18]
 8007974:	2b03      	cmp	r3, #3
 8007976:	d831      	bhi.n	80079dc <USB_HC_StartXfer+0x4c8>
 8007978:	a201      	add	r2, pc, #4	@ (adr r2, 8007980 <USB_HC_StartXfer+0x46c>)
 800797a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797e:	bf00      	nop
 8007980:	08007991 	.word	0x08007991
 8007984:	080079b5 	.word	0x080079b5
 8007988:	08007991 	.word	0x08007991
 800798c:	080079b5 	.word	0x080079b5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	6a1b      	ldr	r3, [r3, #32]
 8007994:	3303      	adds	r3, #3
 8007996:	089b      	lsrs	r3, r3, #2
 8007998:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800799a:	8afa      	ldrh	r2, [r7, #22]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d91c      	bls.n	80079e0 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	f043 0220 	orr.w	r2, r3, #32
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	619a      	str	r2, [r3, #24]
        }
        break;
 80079b2:	e015      	b.n	80079e0 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	6a1b      	ldr	r3, [r3, #32]
 80079b8:	3303      	adds	r3, #3
 80079ba:	089b      	lsrs	r3, r3, #2
 80079bc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80079be:	8afa      	ldrh	r2, [r7, #22]
 80079c0:	6a3b      	ldr	r3, [r7, #32]
 80079c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d90a      	bls.n	80079e4 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	699b      	ldr	r3, [r3, #24]
 80079d2:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	619a      	str	r2, [r3, #24]
        }
        break;
 80079da:	e003      	b.n	80079e4 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80079dc:	bf00      	nop
 80079de:	e002      	b.n	80079e6 <USB_HC_StartXfer+0x4d2>
        break;
 80079e0:	bf00      	nop
 80079e2:	e000      	b.n	80079e6 <USB_HC_StartXfer+0x4d2>
        break;
 80079e4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	6999      	ldr	r1, [r3, #24]
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	785a      	ldrb	r2, [r3, #1]
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	2000      	movs	r0, #0
 80079f6:	9000      	str	r0, [sp, #0]
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f7ff f9c9 	bl	8006d90 <USB_WritePacket>
  }

  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3728      	adds	r7, #40	@ 0x28
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b085      	sub	sp, #20
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a1a:	695b      	ldr	r3, [r3, #20]
 8007a1c:	b29b      	uxth	r3, r3
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3714      	adds	r7, #20
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b089      	sub	sp, #36	@ 0x24
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
 8007a32:	460b      	mov	r3, r1
 8007a34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007a3a:	78fb      	ldrb	r3, [r7, #3]
 8007a3c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	015a      	lsls	r2, r3, #5
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	4413      	add	r3, r2
 8007a4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	0c9b      	lsrs	r3, r3, #18
 8007a52:	f003 0303 	and.w	r3, r3, #3
 8007a56:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007a58:	69bb      	ldr	r3, [r7, #24]
 8007a5a:	015a      	lsls	r2, r3, #5
 8007a5c:	69fb      	ldr	r3, [r7, #28]
 8007a5e:	4413      	add	r3, r2
 8007a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	0fdb      	lsrs	r3, r3, #31
 8007a68:	f003 0301 	and.w	r3, r3, #1
 8007a6c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007a6e:	69bb      	ldr	r3, [r7, #24]
 8007a70:	015a      	lsls	r2, r3, #5
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	4413      	add	r3, r2
 8007a76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	0fdb      	lsrs	r3, r3, #31
 8007a7e:	f003 0301 	and.w	r3, r3, #1
 8007a82:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	f003 0320 	and.w	r3, r3, #32
 8007a8c:	2b20      	cmp	r3, #32
 8007a8e:	d10d      	bne.n	8007aac <USB_HC_Halt+0x82>
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10a      	bne.n	8007aac <USB_HC_Halt+0x82>
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d005      	beq.n	8007aa8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d002      	beq.n	8007aa8 <USB_HC_Halt+0x7e>
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	2b03      	cmp	r3, #3
 8007aa6:	d101      	bne.n	8007aac <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	e0d8      	b.n	8007c5e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d002      	beq.n	8007ab8 <USB_HC_Halt+0x8e>
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	d173      	bne.n	8007ba0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	015a      	lsls	r2, r3, #5
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	4413      	add	r3, r2
 8007ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	69ba      	ldr	r2, [r7, #24]
 8007ac8:	0151      	lsls	r1, r2, #5
 8007aca:	69fa      	ldr	r2, [r7, #28]
 8007acc:	440a      	add	r2, r1
 8007ace:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ad2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ad6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	f003 0320 	and.w	r3, r3, #32
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d14a      	bne.n	8007b7a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ae8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d133      	bne.n	8007b58 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	015a      	lsls	r2, r3, #5
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	4413      	add	r3, r2
 8007af8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	69ba      	ldr	r2, [r7, #24]
 8007b00:	0151      	lsls	r1, r2, #5
 8007b02:	69fa      	ldr	r2, [r7, #28]
 8007b04:	440a      	add	r2, r1
 8007b06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b0a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b0e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	015a      	lsls	r2, r3, #5
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	4413      	add	r3, r2
 8007b18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	69ba      	ldr	r2, [r7, #24]
 8007b20:	0151      	lsls	r1, r2, #5
 8007b22:	69fa      	ldr	r2, [r7, #28]
 8007b24:	440a      	add	r2, r1
 8007b26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b2e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	3301      	adds	r3, #1
 8007b34:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b3c:	d82e      	bhi.n	8007b9c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	015a      	lsls	r2, r3, #5
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	4413      	add	r3, r2
 8007b46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b54:	d0ec      	beq.n	8007b30 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b56:	e081      	b.n	8007c5c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b58:	69bb      	ldr	r3, [r7, #24]
 8007b5a:	015a      	lsls	r2, r3, #5
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	4413      	add	r3, r2
 8007b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	69ba      	ldr	r2, [r7, #24]
 8007b68:	0151      	lsls	r1, r2, #5
 8007b6a:	69fa      	ldr	r2, [r7, #28]
 8007b6c:	440a      	add	r2, r1
 8007b6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b76:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b78:	e070      	b.n	8007c5c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	015a      	lsls	r2, r3, #5
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	4413      	add	r3, r2
 8007b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	69ba      	ldr	r2, [r7, #24]
 8007b8a:	0151      	lsls	r1, r2, #5
 8007b8c:	69fa      	ldr	r2, [r7, #28]
 8007b8e:	440a      	add	r2, r1
 8007b90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b94:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b98:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b9a:	e05f      	b.n	8007c5c <USB_HC_Halt+0x232>
            break;
 8007b9c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b9e:	e05d      	b.n	8007c5c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	015a      	lsls	r2, r3, #5
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	4413      	add	r3, r2
 8007ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	69ba      	ldr	r2, [r7, #24]
 8007bb0:	0151      	lsls	r1, r2, #5
 8007bb2:	69fa      	ldr	r2, [r7, #28]
 8007bb4:	440a      	add	r2, r1
 8007bb6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bbe:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bc6:	691b      	ldr	r3, [r3, #16]
 8007bc8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d133      	bne.n	8007c38 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	015a      	lsls	r2, r3, #5
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	4413      	add	r3, r2
 8007bd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	69ba      	ldr	r2, [r7, #24]
 8007be0:	0151      	lsls	r1, r2, #5
 8007be2:	69fa      	ldr	r2, [r7, #28]
 8007be4:	440a      	add	r2, r1
 8007be6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007bee:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	015a      	lsls	r2, r3, #5
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	69ba      	ldr	r2, [r7, #24]
 8007c00:	0151      	lsls	r1, r2, #5
 8007c02:	69fa      	ldr	r2, [r7, #28]
 8007c04:	440a      	add	r2, r1
 8007c06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c0e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	3301      	adds	r3, #1
 8007c14:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c1c:	d81d      	bhi.n	8007c5a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	015a      	lsls	r2, r3, #5
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	4413      	add	r3, r2
 8007c26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c34:	d0ec      	beq.n	8007c10 <USB_HC_Halt+0x1e6>
 8007c36:	e011      	b.n	8007c5c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c38:	69bb      	ldr	r3, [r7, #24]
 8007c3a:	015a      	lsls	r2, r3, #5
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	4413      	add	r3, r2
 8007c40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	69ba      	ldr	r2, [r7, #24]
 8007c48:	0151      	lsls	r1, r2, #5
 8007c4a:	69fa      	ldr	r2, [r7, #28]
 8007c4c:	440a      	add	r2, r1
 8007c4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c56:	6013      	str	r3, [r2, #0]
 8007c58:	e000      	b.n	8007c5c <USB_HC_Halt+0x232>
          break;
 8007c5a:	bf00      	nop
    }
  }

  return HAL_OK;
 8007c5c:	2300      	movs	r3, #0
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3724      	adds	r7, #36	@ 0x24
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr
	...

08007c6c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b087      	sub	sp, #28
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	460b      	mov	r3, r1
 8007c76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007c7c:	78fb      	ldrb	r3, [r7, #3]
 8007c7e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007c80:	2301      	movs	r3, #1
 8007c82:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	04da      	lsls	r2, r3, #19
 8007c88:	4b15      	ldr	r3, [pc, #84]	@ (8007ce0 <USB_DoPing+0x74>)
 8007c8a:	4013      	ands	r3, r2
 8007c8c:	693a      	ldr	r2, [r7, #16]
 8007c8e:	0151      	lsls	r1, r2, #5
 8007c90:	697a      	ldr	r2, [r7, #20]
 8007c92:	440a      	add	r2, r1
 8007c94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c98:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c9c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	015a      	lsls	r2, r3, #5
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007cb4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cbc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	015a      	lsls	r2, r3, #5
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	4413      	add	r3, r2
 8007cc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cca:	461a      	mov	r2, r3
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	371c      	adds	r7, #28
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr
 8007cde:	bf00      	nop
 8007ce0:	1ff80000 	.word	0x1ff80000

08007ce4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b088      	sub	sp, #32
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007cec:	2300      	movs	r3, #0
 8007cee:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f7fe ff8c 	bl	8006c16 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007cfe:	2110      	movs	r1, #16
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f7fe ffe5 	bl	8006cd0 <USB_FlushTxFifo>
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f7ff f80f 	bl	8006d34 <USB_FlushRxFifo>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007d20:	2300      	movs	r3, #0
 8007d22:	61bb      	str	r3, [r7, #24]
 8007d24:	e01f      	b.n	8007d66 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	015a      	lsls	r2, r3, #5
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d3c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d44:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007d4c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	015a      	lsls	r2, r3, #5
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	4413      	add	r3, r2
 8007d56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	3301      	adds	r3, #1
 8007d64:	61bb      	str	r3, [r7, #24]
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	2b0f      	cmp	r3, #15
 8007d6a:	d9dc      	bls.n	8007d26 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	61bb      	str	r3, [r7, #24]
 8007d70:	e034      	b.n	8007ddc <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	015a      	lsls	r2, r3, #5
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	4413      	add	r3, r2
 8007d7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d88:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007d8a:	693b      	ldr	r3, [r7, #16]
 8007d8c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d90:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007d98:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	015a      	lsls	r2, r3, #5
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	4413      	add	r3, r2
 8007da2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007da6:	461a      	mov	r2, r3
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	3301      	adds	r3, #1
 8007db0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007db8:	d80c      	bhi.n	8007dd4 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	015a      	lsls	r2, r3, #5
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	4413      	add	r3, r2
 8007dc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007dcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007dd0:	d0ec      	beq.n	8007dac <USB_StopHost+0xc8>
 8007dd2:	e000      	b.n	8007dd6 <USB_StopHost+0xf2>
        break;
 8007dd4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	3301      	adds	r3, #1
 8007dda:	61bb      	str	r3, [r7, #24]
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	2b0f      	cmp	r3, #15
 8007de0:	d9c7      	bls.n	8007d72 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007de8:	461a      	mov	r2, r3
 8007dea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007dee:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007df6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f7fe fefb 	bl	8006bf4 <USB_EnableGlobalInt>

  return ret;
 8007dfe:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3720      	adds	r7, #32
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007e08:	b590      	push	{r4, r7, lr}
 8007e0a:	b089      	sub	sp, #36	@ 0x24
 8007e0c:	af04      	add	r7, sp, #16
 8007e0e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007e10:	2301      	movs	r3, #1
 8007e12:	2202      	movs	r2, #2
 8007e14:	2102      	movs	r1, #2
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 fc85 	bl	8008726 <USBH_FindInterface>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007e20:	7bfb      	ldrb	r3, [r7, #15]
 8007e22:	2bff      	cmp	r3, #255	@ 0xff
 8007e24:	d002      	beq.n	8007e2c <USBH_CDC_InterfaceInit+0x24>
 8007e26:	7bfb      	ldrb	r3, [r7, #15]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d901      	bls.n	8007e30 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007e2c:	2302      	movs	r3, #2
 8007e2e:	e13d      	b.n	80080ac <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007e30:	7bfb      	ldrb	r3, [r7, #15]
 8007e32:	4619      	mov	r1, r3
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 fc5a 	bl	80086ee <USBH_SelectInterface>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007e3e:	7bbb      	ldrb	r3, [r7, #14]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d001      	beq.n	8007e48 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007e44:	2302      	movs	r3, #2
 8007e46:	e131      	b.n	80080ac <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007e4e:	2050      	movs	r0, #80	@ 0x50
 8007e50:	f002 fb64 	bl	800a51c <malloc>
 8007e54:	4603      	mov	r3, r0
 8007e56:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e5e:	69db      	ldr	r3, [r3, #28]
 8007e60:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007e68:	2302      	movs	r3, #2
 8007e6a:	e11f      	b.n	80080ac <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007e6c:	2250      	movs	r2, #80	@ 0x50
 8007e6e:	2100      	movs	r1, #0
 8007e70:	68b8      	ldr	r0, [r7, #8]
 8007e72:	f002 fc11 	bl	800a698 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007e76:	7bfb      	ldrb	r3, [r7, #15]
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	211a      	movs	r1, #26
 8007e7c:	fb01 f303 	mul.w	r3, r1, r3
 8007e80:	4413      	add	r3, r2
 8007e82:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	b25b      	sxtb	r3, r3
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	da15      	bge.n	8007eba <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e8e:	7bfb      	ldrb	r3, [r7, #15]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	211a      	movs	r1, #26
 8007e94:	fb01 f303 	mul.w	r3, r1, r3
 8007e98:	4413      	add	r3, r2
 8007e9a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e9e:	781a      	ldrb	r2, [r3, #0]
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007ea4:	7bfb      	ldrb	r3, [r7, #15]
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	211a      	movs	r1, #26
 8007eaa:	fb01 f303 	mul.w	r3, r1, r3
 8007eae:	4413      	add	r3, r2
 8007eb0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007eb4:	881a      	ldrh	r2, [r3, #0]
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	785b      	ldrb	r3, [r3, #1]
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f001 ffbe 	bl	8009e42 <USBH_AllocPipe>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	461a      	mov	r2, r3
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	7819      	ldrb	r1, [r3, #0]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	7858      	ldrb	r0, [r3, #1]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007ee2:	68ba      	ldr	r2, [r7, #8]
 8007ee4:	8952      	ldrh	r2, [r2, #10]
 8007ee6:	9202      	str	r2, [sp, #8]
 8007ee8:	2203      	movs	r2, #3
 8007eea:	9201      	str	r2, [sp, #4]
 8007eec:	9300      	str	r3, [sp, #0]
 8007eee:	4623      	mov	r3, r4
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f001 ff76 	bl	8009de4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	2200      	movs	r2, #0
 8007efe:	4619      	mov	r1, r3
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f002 fa85 	bl	800a410 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007f06:	2300      	movs	r3, #0
 8007f08:	2200      	movs	r2, #0
 8007f0a:	210a      	movs	r1, #10
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 fc0a 	bl	8008726 <USBH_FindInterface>
 8007f12:	4603      	mov	r3, r0
 8007f14:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007f16:	7bfb      	ldrb	r3, [r7, #15]
 8007f18:	2bff      	cmp	r3, #255	@ 0xff
 8007f1a:	d002      	beq.n	8007f22 <USBH_CDC_InterfaceInit+0x11a>
 8007f1c:	7bfb      	ldrb	r3, [r7, #15]
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d901      	bls.n	8007f26 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007f22:	2302      	movs	r3, #2
 8007f24:	e0c2      	b.n	80080ac <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007f26:	7bfb      	ldrb	r3, [r7, #15]
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	211a      	movs	r1, #26
 8007f2c:	fb01 f303 	mul.w	r3, r1, r3
 8007f30:	4413      	add	r3, r2
 8007f32:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	b25b      	sxtb	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	da16      	bge.n	8007f6c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f3e:	7bfb      	ldrb	r3, [r7, #15]
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	211a      	movs	r1, #26
 8007f44:	fb01 f303 	mul.w	r3, r1, r3
 8007f48:	4413      	add	r3, r2
 8007f4a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f4e:	781a      	ldrb	r2, [r3, #0]
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007f54:	7bfb      	ldrb	r3, [r7, #15]
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	211a      	movs	r1, #26
 8007f5a:	fb01 f303 	mul.w	r3, r1, r3
 8007f5e:	4413      	add	r3, r2
 8007f60:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007f64:	881a      	ldrh	r2, [r3, #0]
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	835a      	strh	r2, [r3, #26]
 8007f6a:	e015      	b.n	8007f98 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f6c:	7bfb      	ldrb	r3, [r7, #15]
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	211a      	movs	r1, #26
 8007f72:	fb01 f303 	mul.w	r3, r1, r3
 8007f76:	4413      	add	r3, r2
 8007f78:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f7c:	781a      	ldrb	r2, [r3, #0]
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007f82:	7bfb      	ldrb	r3, [r7, #15]
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	211a      	movs	r1, #26
 8007f88:	fb01 f303 	mul.w	r3, r1, r3
 8007f8c:	4413      	add	r3, r2
 8007f8e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007f92:	881a      	ldrh	r2, [r3, #0]
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007f98:	7bfb      	ldrb	r3, [r7, #15]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	211a      	movs	r1, #26
 8007f9e:	fb01 f303 	mul.w	r3, r1, r3
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	b25b      	sxtb	r3, r3
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	da16      	bge.n	8007fde <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007fb0:	7bfb      	ldrb	r3, [r7, #15]
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	211a      	movs	r1, #26
 8007fb6:	fb01 f303 	mul.w	r3, r1, r3
 8007fba:	4413      	add	r3, r2
 8007fbc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007fc0:	781a      	ldrb	r2, [r3, #0]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007fc6:	7bfb      	ldrb	r3, [r7, #15]
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	211a      	movs	r1, #26
 8007fcc:	fb01 f303 	mul.w	r3, r1, r3
 8007fd0:	4413      	add	r3, r2
 8007fd2:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007fd6:	881a      	ldrh	r2, [r3, #0]
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	835a      	strh	r2, [r3, #26]
 8007fdc:	e015      	b.n	800800a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007fde:	7bfb      	ldrb	r3, [r7, #15]
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	211a      	movs	r1, #26
 8007fe4:	fb01 f303 	mul.w	r3, r1, r3
 8007fe8:	4413      	add	r3, r2
 8007fea:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007fee:	781a      	ldrb	r2, [r3, #0]
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007ff4:	7bfb      	ldrb	r3, [r7, #15]
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	211a      	movs	r1, #26
 8007ffa:	fb01 f303 	mul.w	r3, r1, r3
 8007ffe:	4413      	add	r3, r2
 8008000:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008004:	881a      	ldrh	r2, [r3, #0]
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	7b9b      	ldrb	r3, [r3, #14]
 800800e:	4619      	mov	r1, r3
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f001 ff16 	bl	8009e42 <USBH_AllocPipe>
 8008016:	4603      	mov	r3, r0
 8008018:	461a      	mov	r2, r3
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	7bdb      	ldrb	r3, [r3, #15]
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f001 ff0c 	bl	8009e42 <USBH_AllocPipe>
 800802a:	4603      	mov	r3, r0
 800802c:	461a      	mov	r2, r3
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	7b59      	ldrb	r1, [r3, #13]
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	7b98      	ldrb	r0, [r3, #14]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008046:	68ba      	ldr	r2, [r7, #8]
 8008048:	8b12      	ldrh	r2, [r2, #24]
 800804a:	9202      	str	r2, [sp, #8]
 800804c:	2202      	movs	r2, #2
 800804e:	9201      	str	r2, [sp, #4]
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	4623      	mov	r3, r4
 8008054:	4602      	mov	r2, r0
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f001 fec4 	bl	8009de4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	7b19      	ldrb	r1, [r3, #12]
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	7bd8      	ldrb	r0, [r3, #15]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008070:	68ba      	ldr	r2, [r7, #8]
 8008072:	8b52      	ldrh	r2, [r2, #26]
 8008074:	9202      	str	r2, [sp, #8]
 8008076:	2202      	movs	r2, #2
 8008078:	9201      	str	r2, [sp, #4]
 800807a:	9300      	str	r3, [sp, #0]
 800807c:	4623      	mov	r3, r4
 800807e:	4602      	mov	r2, r0
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f001 feaf 	bl	8009de4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	7b5b      	ldrb	r3, [r3, #13]
 8008092:	2200      	movs	r2, #0
 8008094:	4619      	mov	r1, r3
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f002 f9ba 	bl	800a410 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	7b1b      	ldrb	r3, [r3, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	4619      	mov	r1, r3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f002 f9b3 	bl	800a410 <USBH_LL_SetToggle>

  return USBH_OK;
 80080aa:	2300      	movs	r3, #0
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3714      	adds	r7, #20
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd90      	pop	{r4, r7, pc}

080080b4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080c2:	69db      	ldr	r3, [r3, #28]
 80080c4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00e      	beq.n	80080ec <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f001 fea4 	bl	8009e22 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	4619      	mov	r1, r3
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f001 fecf 	bl	8009e84 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2200      	movs	r2, #0
 80080ea:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	7b1b      	ldrb	r3, [r3, #12]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00e      	beq.n	8008112 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	7b1b      	ldrb	r3, [r3, #12]
 80080f8:	4619      	mov	r1, r3
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f001 fe91 	bl	8009e22 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	7b1b      	ldrb	r3, [r3, #12]
 8008104:	4619      	mov	r1, r3
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f001 febc 	bl	8009e84 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2200      	movs	r2, #0
 8008110:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	7b5b      	ldrb	r3, [r3, #13]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00e      	beq.n	8008138 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	7b5b      	ldrb	r3, [r3, #13]
 800811e:	4619      	mov	r1, r3
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f001 fe7e 	bl	8009e22 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	7b5b      	ldrb	r3, [r3, #13]
 800812a:	4619      	mov	r1, r3
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f001 fea9 	bl	8009e84 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2200      	movs	r2, #0
 8008136:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800813e:	69db      	ldr	r3, [r3, #28]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d00b      	beq.n	800815c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800814a:	69db      	ldr	r3, [r3, #28]
 800814c:	4618      	mov	r0, r3
 800814e:	f002 f9ed 	bl	800a52c <free>
    phost->pActiveClass->pData = 0U;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008158:	2200      	movs	r2, #0
 800815a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b084      	sub	sp, #16
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008174:	69db      	ldr	r3, [r3, #28]
 8008176:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	3340      	adds	r3, #64	@ 0x40
 800817c:	4619      	mov	r1, r3
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 f8b1 	bl	80082e6 <GetLineCoding>
 8008184:	4603      	mov	r3, r0
 8008186:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008188:	7afb      	ldrb	r3, [r7, #11]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d105      	bne.n	800819a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008194:	2102      	movs	r1, #2
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800819a:	7afb      	ldrb	r3, [r7, #11]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3710      	adds	r7, #16
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80081ac:	2301      	movs	r3, #1
 80081ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80081b0:	2300      	movs	r3, #0
 80081b2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081ba:	69db      	ldr	r3, [r3, #28]
 80081bc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80081c4:	2b04      	cmp	r3, #4
 80081c6:	d877      	bhi.n	80082b8 <USBH_CDC_Process+0x114>
 80081c8:	a201      	add	r2, pc, #4	@ (adr r2, 80081d0 <USBH_CDC_Process+0x2c>)
 80081ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ce:	bf00      	nop
 80081d0:	080081e5 	.word	0x080081e5
 80081d4:	080081eb 	.word	0x080081eb
 80081d8:	0800821b 	.word	0x0800821b
 80081dc:	0800828f 	.word	0x0800828f
 80081e0:	0800829d 	.word	0x0800829d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80081e4:	2300      	movs	r3, #0
 80081e6:	73fb      	strb	r3, [r7, #15]
      break;
 80081e8:	e06d      	b.n	80082c6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ee:	4619      	mov	r1, r3
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 f897 	bl	8008324 <SetLineCoding>
 80081f6:	4603      	mov	r3, r0
 80081f8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80081fa:	7bbb      	ldrb	r3, [r7, #14]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d104      	bne.n	800820a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	2202      	movs	r2, #2
 8008204:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008208:	e058      	b.n	80082bc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800820a:	7bbb      	ldrb	r3, [r7, #14]
 800820c:	2b01      	cmp	r3, #1
 800820e:	d055      	beq.n	80082bc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	2204      	movs	r2, #4
 8008214:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008218:	e050      	b.n	80082bc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	3340      	adds	r3, #64	@ 0x40
 800821e:	4619      	mov	r1, r3
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 f860 	bl	80082e6 <GetLineCoding>
 8008226:	4603      	mov	r3, r0
 8008228:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800822a:	7bbb      	ldrb	r3, [r7, #14]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d126      	bne.n	800827e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008242:	791b      	ldrb	r3, [r3, #4]
 8008244:	429a      	cmp	r2, r3
 8008246:	d13b      	bne.n	80082c0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008252:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008254:	429a      	cmp	r2, r3
 8008256:	d133      	bne.n	80082c0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008262:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008264:	429a      	cmp	r2, r3
 8008266:	d12b      	bne.n	80082c0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008270:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008272:	429a      	cmp	r2, r3
 8008274:	d124      	bne.n	80082c0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 f958 	bl	800852c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800827c:	e020      	b.n	80082c0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800827e:	7bbb      	ldrb	r3, [r7, #14]
 8008280:	2b01      	cmp	r3, #1
 8008282:	d01d      	beq.n	80082c0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2204      	movs	r2, #4
 8008288:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800828c:	e018      	b.n	80082c0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f867 	bl	8008362 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f8da 	bl	800844e <CDC_ProcessReception>
      break;
 800829a:	e014      	b.n	80082c6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800829c:	2100      	movs	r1, #0
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f001 f81a 	bl	80092d8 <USBH_ClrFeature>
 80082a4:	4603      	mov	r3, r0
 80082a6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80082a8:	7bbb      	ldrb	r3, [r7, #14]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10a      	bne.n	80082c4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80082b6:	e005      	b.n	80082c4 <USBH_CDC_Process+0x120>

    default:
      break;
 80082b8:	bf00      	nop
 80082ba:	e004      	b.n	80082c6 <USBH_CDC_Process+0x122>
      break;
 80082bc:	bf00      	nop
 80082be:	e002      	b.n	80082c6 <USBH_CDC_Process+0x122>
      break;
 80082c0:	bf00      	nop
 80082c2:	e000      	b.n	80082c6 <USBH_CDC_Process+0x122>
      break;
 80082c4:	bf00      	nop

  }

  return status;
 80082c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3710      	adds	r7, #16
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	370c      	adds	r7, #12
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr

080082e6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80082e6:	b580      	push	{r7, lr}
 80082e8:	b082      	sub	sp, #8
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
 80082ee:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	22a1      	movs	r2, #161	@ 0xa1
 80082f4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2221      	movs	r2, #33	@ 0x21
 80082fa:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2207      	movs	r2, #7
 800830c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	2207      	movs	r2, #7
 8008312:	4619      	mov	r1, r3
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f001 fb14 	bl	8009942 <USBH_CtlReq>
 800831a:	4603      	mov	r3, r0
}
 800831c:	4618      	mov	r0, r3
 800831e:	3708      	adds	r7, #8
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2221      	movs	r2, #33	@ 0x21
 8008332:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2220      	movs	r2, #32
 8008338:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2207      	movs	r2, #7
 800834a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	2207      	movs	r2, #7
 8008350:	4619      	mov	r1, r3
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f001 faf5 	bl	8009942 <USBH_CtlReq>
 8008358:	4603      	mov	r3, r0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3708      	adds	r7, #8
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b086      	sub	sp, #24
 8008366:	af02      	add	r7, sp, #8
 8008368:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008370:	69db      	ldr	r3, [r3, #28]
 8008372:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008374:	2300      	movs	r3, #0
 8008376:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800837e:	2b01      	cmp	r3, #1
 8008380:	d002      	beq.n	8008388 <CDC_ProcessTransmission+0x26>
 8008382:	2b02      	cmp	r3, #2
 8008384:	d023      	beq.n	80083ce <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008386:	e05e      	b.n	8008446 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	8b12      	ldrh	r2, [r2, #24]
 8008390:	4293      	cmp	r3, r2
 8008392:	d90b      	bls.n	80083ac <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	69d9      	ldr	r1, [r3, #28]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	8b1a      	ldrh	r2, [r3, #24]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	7b5b      	ldrb	r3, [r3, #13]
 80083a0:	2001      	movs	r0, #1
 80083a2:	9000      	str	r0, [sp, #0]
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f001 fcda 	bl	8009d5e <USBH_BulkSendData>
 80083aa:	e00b      	b.n	80083c4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80083b4:	b29a      	uxth	r2, r3
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	7b5b      	ldrb	r3, [r3, #13]
 80083ba:	2001      	movs	r0, #1
 80083bc:	9000      	str	r0, [sp, #0]
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f001 fccd 	bl	8009d5e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80083cc:	e03b      	b.n	8008446 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	7b5b      	ldrb	r3, [r3, #13]
 80083d2:	4619      	mov	r1, r3
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f001 fff1 	bl	800a3bc <USBH_LL_GetURBState>
 80083da:	4603      	mov	r3, r0
 80083dc:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80083de:	7afb      	ldrb	r3, [r7, #11]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d128      	bne.n	8008436 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	8b12      	ldrh	r2, [r2, #24]
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d90e      	bls.n	800840e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083f4:	68fa      	ldr	r2, [r7, #12]
 80083f6:	8b12      	ldrh	r2, [r2, #24]
 80083f8:	1a9a      	subs	r2, r3, r2
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	69db      	ldr	r3, [r3, #28]
 8008402:	68fa      	ldr	r2, [r7, #12]
 8008404:	8b12      	ldrh	r2, [r2, #24]
 8008406:	441a      	add	r2, r3
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	61da      	str	r2, [r3, #28]
 800840c:	e002      	b.n	8008414 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008418:	2b00      	cmp	r3, #0
 800841a:	d004      	beq.n	8008426 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008424:	e00e      	b.n	8008444 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 f868 	bl	8008504 <USBH_CDC_TransmitCallback>
      break;
 8008434:	e006      	b.n	8008444 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008436:	7afb      	ldrb	r3, [r7, #11]
 8008438:	2b02      	cmp	r3, #2
 800843a:	d103      	bne.n	8008444 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008444:	bf00      	nop
  }
}
 8008446:	bf00      	nop
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}

0800844e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b086      	sub	sp, #24
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800845c:	69db      	ldr	r3, [r3, #28]
 800845e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008460:	2300      	movs	r3, #0
 8008462:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800846a:	2b03      	cmp	r3, #3
 800846c:	d002      	beq.n	8008474 <CDC_ProcessReception+0x26>
 800846e:	2b04      	cmp	r3, #4
 8008470:	d00e      	beq.n	8008490 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008472:	e043      	b.n	80084fc <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	6a19      	ldr	r1, [r3, #32]
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	8b5a      	ldrh	r2, [r3, #26]
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	7b1b      	ldrb	r3, [r3, #12]
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f001 fc91 	bl	8009da8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	2204      	movs	r2, #4
 800848a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800848e:	e035      	b.n	80084fc <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	7b1b      	ldrb	r3, [r3, #12]
 8008494:	4619      	mov	r1, r3
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f001 ff90 	bl	800a3bc <USBH_LL_GetURBState>
 800849c:	4603      	mov	r3, r0
 800849e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80084a0:	7cfb      	ldrb	r3, [r7, #19]
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d129      	bne.n	80084fa <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	7b1b      	ldrb	r3, [r3, #12]
 80084aa:	4619      	mov	r1, r3
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f001 fef3 	bl	800a298 <USBH_LL_GetLastXferSize>
 80084b2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d016      	beq.n	80084ec <CDC_ProcessReception+0x9e>
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	8b5b      	ldrh	r3, [r3, #26]
 80084c2:	461a      	mov	r2, r3
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d110      	bne.n	80084ec <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	1ad2      	subs	r2, r2, r3
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	6a1a      	ldr	r2, [r3, #32]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	441a      	add	r2, r3
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	2203      	movs	r2, #3
 80084e6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80084ea:	e006      	b.n	80084fa <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	2200      	movs	r2, #0
 80084f0:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 f80f 	bl	8008518 <USBH_CDC_ReceiveCallback>
      break;
 80084fa:	bf00      	nop
  }
}
 80084fc:	bf00      	nop
 80084fe:	3718      	adds	r7, #24
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800850c:	bf00      	nop
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008534:	bf00      	nop
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	60b9      	str	r1, [r7, #8]
 800854a:	4613      	mov	r3, r2
 800854c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d101      	bne.n	8008558 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008554:	2302      	movs	r3, #2
 8008556:	e029      	b.n	80085ac <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	79fa      	ldrb	r2, [r7, #7]
 800855c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2200      	movs	r2, #0
 8008564:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2200      	movs	r2, #0
 800856c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f000 f81f 	bl	80085b4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d003      	beq.n	80085a4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	68ba      	ldr	r2, [r7, #8]
 80085a0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80085a4:	68f8      	ldr	r0, [r7, #12]
 80085a6:	f001 fdc3 	bl	800a130 <USBH_LL_Init>

  return USBH_OK;
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80085bc:	2300      	movs	r3, #0
 80085be:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80085c0:	2300      	movs	r3, #0
 80085c2:	60fb      	str	r3, [r7, #12]
 80085c4:	e009      	b.n	80085da <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	33e0      	adds	r3, #224	@ 0xe0
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	4413      	add	r3, r2
 80085d0:	2200      	movs	r2, #0
 80085d2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	3301      	adds	r3, #1
 80085d8:	60fb      	str	r3, [r7, #12]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2b0f      	cmp	r3, #15
 80085de:	d9f2      	bls.n	80085c6 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80085e0:	2300      	movs	r3, #0
 80085e2:	60fb      	str	r3, [r7, #12]
 80085e4:	e009      	b.n	80085fa <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	4413      	add	r3, r2
 80085ec:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80085f0:	2200      	movs	r2, #0
 80085f2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	3301      	adds	r3, #1
 80085f8:	60fb      	str	r3, [r7, #12]
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008600:	d3f1      	bcc.n	80085e6 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2200      	movs	r2, #0
 800860c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2201      	movs	r2, #1
 8008612:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2240      	movs	r2, #64	@ 0x40
 8008626:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2200      	movs	r2, #0
 800862c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2201      	movs	r2, #1
 800863a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	331c      	adds	r3, #28
 8008652:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008656:	2100      	movs	r1, #0
 8008658:	4618      	mov	r0, r3
 800865a:	f002 f81d 	bl	800a698 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008664:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008668:	2100      	movs	r1, #0
 800866a:	4618      	mov	r0, r3
 800866c:	f002 f814 	bl	800a698 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008676:	2212      	movs	r2, #18
 8008678:	2100      	movs	r1, #0
 800867a:	4618      	mov	r0, r3
 800867c:	f002 f80c 	bl	800a698 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008686:	223e      	movs	r2, #62	@ 0x3e
 8008688:	2100      	movs	r1, #0
 800868a:	4618      	mov	r0, r3
 800868c:	f002 f804 	bl	800a698 <memset>

  return USBH_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800869a:	b480      	push	{r7}
 800869c:	b085      	sub	sp, #20
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
 80086a2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80086a4:	2300      	movs	r3, #0
 80086a6:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d016      	beq.n	80086dc <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d10e      	bne.n	80086d6 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80086be:	1c59      	adds	r1, r3, #1
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80086c6:	687a      	ldr	r2, [r7, #4]
 80086c8:	33de      	adds	r3, #222	@ 0xde
 80086ca:	6839      	ldr	r1, [r7, #0]
 80086cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80086d0:	2300      	movs	r3, #0
 80086d2:	73fb      	strb	r3, [r7, #15]
 80086d4:	e004      	b.n	80086e0 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80086d6:	2302      	movs	r3, #2
 80086d8:	73fb      	strb	r3, [r7, #15]
 80086da:	e001      	b.n	80086e0 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80086dc:	2302      	movs	r3, #2
 80086de:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80086e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3714      	adds	r7, #20
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr

080086ee <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80086ee:	b480      	push	{r7}
 80086f0:	b085      	sub	sp, #20
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
 80086f6:	460b      	mov	r3, r1
 80086f8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80086fa:	2300      	movs	r3, #0
 80086fc:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008704:	78fa      	ldrb	r2, [r7, #3]
 8008706:	429a      	cmp	r2, r3
 8008708:	d204      	bcs.n	8008714 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	78fa      	ldrb	r2, [r7, #3]
 800870e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008712:	e001      	b.n	8008718 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008714:	2302      	movs	r3, #2
 8008716:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008718:	7bfb      	ldrb	r3, [r7, #15]
}
 800871a:	4618      	mov	r0, r3
 800871c:	3714      	adds	r7, #20
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr

08008726 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008726:	b480      	push	{r7}
 8008728:	b087      	sub	sp, #28
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
 800872e:	4608      	mov	r0, r1
 8008730:	4611      	mov	r1, r2
 8008732:	461a      	mov	r2, r3
 8008734:	4603      	mov	r3, r0
 8008736:	70fb      	strb	r3, [r7, #3]
 8008738:	460b      	mov	r3, r1
 800873a:	70bb      	strb	r3, [r7, #2]
 800873c:	4613      	mov	r3, r2
 800873e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008740:	2300      	movs	r3, #0
 8008742:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008744:	2300      	movs	r3, #0
 8008746:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800874e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008750:	e025      	b.n	800879e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008752:	7dfb      	ldrb	r3, [r7, #23]
 8008754:	221a      	movs	r2, #26
 8008756:	fb02 f303 	mul.w	r3, r2, r3
 800875a:	3308      	adds	r3, #8
 800875c:	68fa      	ldr	r2, [r7, #12]
 800875e:	4413      	add	r3, r2
 8008760:	3302      	adds	r3, #2
 8008762:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	795b      	ldrb	r3, [r3, #5]
 8008768:	78fa      	ldrb	r2, [r7, #3]
 800876a:	429a      	cmp	r2, r3
 800876c:	d002      	beq.n	8008774 <USBH_FindInterface+0x4e>
 800876e:	78fb      	ldrb	r3, [r7, #3]
 8008770:	2bff      	cmp	r3, #255	@ 0xff
 8008772:	d111      	bne.n	8008798 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008778:	78ba      	ldrb	r2, [r7, #2]
 800877a:	429a      	cmp	r2, r3
 800877c:	d002      	beq.n	8008784 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800877e:	78bb      	ldrb	r3, [r7, #2]
 8008780:	2bff      	cmp	r3, #255	@ 0xff
 8008782:	d109      	bne.n	8008798 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008788:	787a      	ldrb	r2, [r7, #1]
 800878a:	429a      	cmp	r2, r3
 800878c:	d002      	beq.n	8008794 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800878e:	787b      	ldrb	r3, [r7, #1]
 8008790:	2bff      	cmp	r3, #255	@ 0xff
 8008792:	d101      	bne.n	8008798 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008794:	7dfb      	ldrb	r3, [r7, #23]
 8008796:	e006      	b.n	80087a6 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008798:	7dfb      	ldrb	r3, [r7, #23]
 800879a:	3301      	adds	r3, #1
 800879c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800879e:	7dfb      	ldrb	r3, [r7, #23]
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d9d6      	bls.n	8008752 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80087a4:	23ff      	movs	r3, #255	@ 0xff
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	371c      	adds	r7, #28
 80087aa:	46bd      	mov	sp, r7
 80087ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b0:	4770      	bx	lr

080087b2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b082      	sub	sp, #8
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f001 fcf4 	bl	800a1a8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80087c0:	2101      	movs	r1, #1
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f001 fe0d 	bl	800a3e2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3708      	adds	r7, #8
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}
	...

080087d4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b088      	sub	sp, #32
 80087d8:	af04      	add	r7, sp, #16
 80087da:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80087dc:	2302      	movs	r3, #2
 80087de:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80087e0:	2300      	movs	r3, #0
 80087e2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d102      	bne.n	80087f6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2203      	movs	r2, #3
 80087f4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	2b0b      	cmp	r3, #11
 80087fe:	f200 81bb 	bhi.w	8008b78 <USBH_Process+0x3a4>
 8008802:	a201      	add	r2, pc, #4	@ (adr r2, 8008808 <USBH_Process+0x34>)
 8008804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008808:	08008839 	.word	0x08008839
 800880c:	0800886b 	.word	0x0800886b
 8008810:	080088d3 	.word	0x080088d3
 8008814:	08008b13 	.word	0x08008b13
 8008818:	08008b79 	.word	0x08008b79
 800881c:	08008973 	.word	0x08008973
 8008820:	08008ab9 	.word	0x08008ab9
 8008824:	080089a9 	.word	0x080089a9
 8008828:	080089c9 	.word	0x080089c9
 800882c:	080089e7 	.word	0x080089e7
 8008830:	08008a2b 	.word	0x08008a2b
 8008834:	08008afb 	.word	0x08008afb
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800883e:	b2db      	uxtb	r3, r3
 8008840:	2b00      	cmp	r3, #0
 8008842:	f000 819b 	beq.w	8008b7c <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2201      	movs	r2, #1
 800884a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800884c:	20c8      	movs	r0, #200	@ 0xc8
 800884e:	f001 fe12 	bl	800a476 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f001 fd05 	bl	800a262 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008868:	e188      	b.n	8008b7c <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008870:	2b01      	cmp	r3, #1
 8008872:	d107      	bne.n	8008884 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2202      	movs	r2, #2
 8008880:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008882:	e18a      	b.n	8008b9a <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800888a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800888e:	d914      	bls.n	80088ba <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008896:	3301      	adds	r3, #1
 8008898:	b2da      	uxtb	r2, r3
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80088a6:	2b03      	cmp	r3, #3
 80088a8:	d903      	bls.n	80088b2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	220d      	movs	r2, #13
 80088ae:	701a      	strb	r2, [r3, #0]
      break;
 80088b0:	e173      	b.n	8008b9a <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	701a      	strb	r2, [r3, #0]
      break;
 80088b8:	e16f      	b.n	8008b9a <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80088c0:	f103 020a 	add.w	r2, r3, #10
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80088ca:	200a      	movs	r0, #10
 80088cc:	f001 fdd3 	bl	800a476 <USBH_Delay>
      break;
 80088d0:	e163      	b.n	8008b9a <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d005      	beq.n	80088e8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80088e2:	2104      	movs	r1, #4
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80088e8:	2064      	movs	r0, #100	@ 0x64
 80088ea:	f001 fdc4 	bl	800a476 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f001 fc90 	bl	800a214 <USBH_LL_GetSpeed>
 80088f4:	4603      	mov	r3, r0
 80088f6:	461a      	mov	r2, r3
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2205      	movs	r2, #5
 8008902:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008904:	2100      	movs	r1, #0
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f001 fa9b 	bl	8009e42 <USBH_AllocPipe>
 800890c:	4603      	mov	r3, r0
 800890e:	461a      	mov	r2, r3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008914:	2180      	movs	r1, #128	@ 0x80
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f001 fa93 	bl	8009e42 <USBH_AllocPipe>
 800891c:	4603      	mov	r3, r0
 800891e:	461a      	mov	r2, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	7919      	ldrb	r1, [r3, #4]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008938:	9202      	str	r2, [sp, #8]
 800893a:	2200      	movs	r2, #0
 800893c:	9201      	str	r2, [sp, #4]
 800893e:	9300      	str	r3, [sp, #0]
 8008940:	4603      	mov	r3, r0
 8008942:	2280      	movs	r2, #128	@ 0x80
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f001 fa4d 	bl	8009de4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	7959      	ldrb	r1, [r3, #5]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800895a:	687a      	ldr	r2, [r7, #4]
 800895c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800895e:	9202      	str	r2, [sp, #8]
 8008960:	2200      	movs	r2, #0
 8008962:	9201      	str	r2, [sp, #4]
 8008964:	9300      	str	r3, [sp, #0]
 8008966:	4603      	mov	r3, r0
 8008968:	2200      	movs	r2, #0
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f001 fa3a 	bl	8009de4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008970:	e113      	b.n	8008b9a <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 f916 	bl	8008ba4 <USBH_HandleEnum>
 8008978:	4603      	mov	r3, r0
 800897a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800897c:	7bbb      	ldrb	r3, [r7, #14]
 800897e:	b2db      	uxtb	r3, r3
 8008980:	2b00      	cmp	r3, #0
 8008982:	f040 80fd 	bne.w	8008b80 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008994:	2b01      	cmp	r3, #1
 8008996:	d103      	bne.n	80089a0 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2208      	movs	r2, #8
 800899c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800899e:	e0ef      	b.n	8008b80 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2207      	movs	r2, #7
 80089a4:	701a      	strb	r2, [r3, #0]
      break;
 80089a6:	e0eb      	b.n	8008b80 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f000 80e8 	beq.w	8008b84 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089ba:	2101      	movs	r1, #1
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2208      	movs	r2, #8
 80089c4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80089c6:	e0dd      	b.n	8008b84 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80089ce:	4619      	mov	r1, r3
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 fc3a 	bl	800924a <USBH_SetCfg>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f040 80d5 	bne.w	8008b88 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2209      	movs	r2, #9
 80089e2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80089e4:	e0d0      	b.n	8008b88 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80089ec:	f003 0320 	and.w	r3, r3, #32
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d016      	beq.n	8008a22 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80089f4:	2101      	movs	r1, #1
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f000 fc4a 	bl	8009290 <USBH_SetFeature>
 80089fc:	4603      	mov	r3, r0
 80089fe:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008a00:	7bbb      	ldrb	r3, [r7, #14]
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d103      	bne.n	8008a10 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	220a      	movs	r2, #10
 8008a0c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008a0e:	e0bd      	b.n	8008b8c <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8008a10:	7bbb      	ldrb	r3, [r7, #14]
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	2b03      	cmp	r3, #3
 8008a16:	f040 80b9 	bne.w	8008b8c <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	220a      	movs	r2, #10
 8008a1e:	701a      	strb	r2, [r3, #0]
      break;
 8008a20:	e0b4      	b.n	8008b8c <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	220a      	movs	r2, #10
 8008a26:	701a      	strb	r2, [r3, #0]
      break;
 8008a28:	e0b0      	b.n	8008b8c <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	f000 80ad 	beq.w	8008b90 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008a3e:	2300      	movs	r3, #0
 8008a40:	73fb      	strb	r3, [r7, #15]
 8008a42:	e016      	b.n	8008a72 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008a44:	7bfa      	ldrb	r2, [r7, #15]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	32de      	adds	r2, #222	@ 0xde
 8008a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a4e:	791a      	ldrb	r2, [r3, #4]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d108      	bne.n	8008a6c <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008a5a:	7bfa      	ldrb	r2, [r7, #15]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	32de      	adds	r2, #222	@ 0xde
 8008a60:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008a6a:	e005      	b.n	8008a78 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	73fb      	strb	r3, [r7, #15]
 8008a72:	7bfb      	ldrb	r3, [r7, #15]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d0e5      	beq.n	8008a44 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d016      	beq.n	8008ab0 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	4798      	blx	r3
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d109      	bne.n	8008aa8 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2206      	movs	r2, #6
 8008a98:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008aa0:	2103      	movs	r1, #3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008aa6:	e073      	b.n	8008b90 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	220d      	movs	r2, #13
 8008aac:	701a      	strb	r2, [r3, #0]
      break;
 8008aae:	e06f      	b.n	8008b90 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	220d      	movs	r2, #13
 8008ab4:	701a      	strb	r2, [r3, #0]
      break;
 8008ab6:	e06b      	b.n	8008b90 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d017      	beq.n	8008af2 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ac8:	691b      	ldr	r3, [r3, #16]
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	4798      	blx	r3
 8008ace:	4603      	mov	r3, r0
 8008ad0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008ad2:	7bbb      	ldrb	r3, [r7, #14]
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d103      	bne.n	8008ae2 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	220b      	movs	r2, #11
 8008ade:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008ae0:	e058      	b.n	8008b94 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8008ae2:	7bbb      	ldrb	r3, [r7, #14]
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d154      	bne.n	8008b94 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	220d      	movs	r2, #13
 8008aee:	701a      	strb	r2, [r3, #0]
      break;
 8008af0:	e050      	b.n	8008b94 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	220d      	movs	r2, #13
 8008af6:	701a      	strb	r2, [r3, #0]
      break;
 8008af8:	e04c      	b.n	8008b94 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d049      	beq.n	8008b98 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b0a:	695b      	ldr	r3, [r3, #20]
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	4798      	blx	r3
      }
      break;
 8008b10:	e042      	b.n	8008b98 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f7ff fd4a 	bl	80085b4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d009      	beq.n	8008b3e <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d005      	beq.n	8008b54 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b4e:	2105      	movs	r1, #5
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d107      	bne.n	8008b70 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f7ff fe22 	bl	80087b2 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008b6e:	e014      	b.n	8008b9a <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f001 fb19 	bl	800a1a8 <USBH_LL_Start>
      break;
 8008b76:	e010      	b.n	8008b9a <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8008b78:	bf00      	nop
 8008b7a:	e00e      	b.n	8008b9a <USBH_Process+0x3c6>
      break;
 8008b7c:	bf00      	nop
 8008b7e:	e00c      	b.n	8008b9a <USBH_Process+0x3c6>
      break;
 8008b80:	bf00      	nop
 8008b82:	e00a      	b.n	8008b9a <USBH_Process+0x3c6>
    break;
 8008b84:	bf00      	nop
 8008b86:	e008      	b.n	8008b9a <USBH_Process+0x3c6>
      break;
 8008b88:	bf00      	nop
 8008b8a:	e006      	b.n	8008b9a <USBH_Process+0x3c6>
      break;
 8008b8c:	bf00      	nop
 8008b8e:	e004      	b.n	8008b9a <USBH_Process+0x3c6>
      break;
 8008b90:	bf00      	nop
 8008b92:	e002      	b.n	8008b9a <USBH_Process+0x3c6>
      break;
 8008b94:	bf00      	nop
 8008b96:	e000      	b.n	8008b9a <USBH_Process+0x3c6>
      break;
 8008b98:	bf00      	nop
  }
  return USBH_OK;
 8008b9a:	2300      	movs	r3, #0
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3710      	adds	r7, #16
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b088      	sub	sp, #32
 8008ba8:	af04      	add	r7, sp, #16
 8008baa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008bac:	2301      	movs	r3, #1
 8008bae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	785b      	ldrb	r3, [r3, #1]
 8008bb8:	2b07      	cmp	r3, #7
 8008bba:	f200 81bd 	bhi.w	8008f38 <USBH_HandleEnum+0x394>
 8008bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8008bc4 <USBH_HandleEnum+0x20>)
 8008bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc4:	08008be5 	.word	0x08008be5
 8008bc8:	08008c9f 	.word	0x08008c9f
 8008bcc:	08008d09 	.word	0x08008d09
 8008bd0:	08008d93 	.word	0x08008d93
 8008bd4:	08008dfd 	.word	0x08008dfd
 8008bd8:	08008e6d 	.word	0x08008e6d
 8008bdc:	08008eb3 	.word	0x08008eb3
 8008be0:	08008ef9 	.word	0x08008ef9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008be4:	2108      	movs	r1, #8
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 fa4c 	bl	8009084 <USBH_Get_DevDesc>
 8008bec:	4603      	mov	r3, r0
 8008bee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bf0:	7bbb      	ldrb	r3, [r7, #14]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d12e      	bne.n	8008c54 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	7919      	ldrb	r1, [r3, #4]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c16:	687a      	ldr	r2, [r7, #4]
 8008c18:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008c1a:	9202      	str	r2, [sp, #8]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	9201      	str	r2, [sp, #4]
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	4603      	mov	r3, r0
 8008c24:	2280      	movs	r2, #128	@ 0x80
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f001 f8dc 	bl	8009de4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	7959      	ldrb	r1, [r3, #5]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c40:	9202      	str	r2, [sp, #8]
 8008c42:	2200      	movs	r2, #0
 8008c44:	9201      	str	r2, [sp, #4]
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	4603      	mov	r3, r0
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f001 f8c9 	bl	8009de4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c52:	e173      	b.n	8008f3c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c54:	7bbb      	ldrb	r3, [r7, #14]
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	f040 8170 	bne.w	8008f3c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c62:	3301      	adds	r3, #1
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c72:	2b03      	cmp	r3, #3
 8008c74:	d903      	bls.n	8008c7e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	220d      	movs	r2, #13
 8008c7a:	701a      	strb	r2, [r3, #0]
      break;
 8008c7c:	e15e      	b.n	8008f3c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	795b      	ldrb	r3, [r3, #5]
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f001 f8fd 	bl	8009e84 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	791b      	ldrb	r3, [r3, #4]
 8008c8e:	4619      	mov	r1, r3
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f001 f8f7 	bl	8009e84 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	701a      	strb	r2, [r3, #0]
      break;
 8008c9c:	e14e      	b.n	8008f3c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008c9e:	2112      	movs	r1, #18
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 f9ef 	bl	8009084 <USBH_Get_DevDesc>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008caa:	7bbb      	ldrb	r3, [r7, #14]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d103      	bne.n	8008cb8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2202      	movs	r2, #2
 8008cb4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008cb6:	e143      	b.n	8008f40 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cb8:	7bbb      	ldrb	r3, [r7, #14]
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	f040 8140 	bne.w	8008f40 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	b2da      	uxtb	r2, r3
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cd6:	2b03      	cmp	r3, #3
 8008cd8:	d903      	bls.n	8008ce2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	220d      	movs	r2, #13
 8008cde:	701a      	strb	r2, [r3, #0]
      break;
 8008ce0:	e12e      	b.n	8008f40 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	795b      	ldrb	r3, [r3, #5]
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f001 f8cb 	bl	8009e84 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	791b      	ldrb	r3, [r3, #4]
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f001 f8c5 	bl	8009e84 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	701a      	strb	r2, [r3, #0]
      break;
 8008d06:	e11b      	b.n	8008f40 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008d08:	2101      	movs	r1, #1
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 fa79 	bl	8009202 <USBH_SetAddress>
 8008d10:	4603      	mov	r3, r0
 8008d12:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d14:	7bbb      	ldrb	r3, [r7, #14]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d130      	bne.n	8008d7c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008d1a:	2002      	movs	r0, #2
 8008d1c:	f001 fbab 	bl	800a476 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2203      	movs	r2, #3
 8008d2c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	7919      	ldrb	r1, [r3, #4]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008d42:	9202      	str	r2, [sp, #8]
 8008d44:	2200      	movs	r2, #0
 8008d46:	9201      	str	r2, [sp, #4]
 8008d48:	9300      	str	r3, [sp, #0]
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2280      	movs	r2, #128	@ 0x80
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f001 f848 	bl	8009de4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	7959      	ldrb	r1, [r3, #5]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d68:	9202      	str	r2, [sp, #8]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	9201      	str	r2, [sp, #4]
 8008d6e:	9300      	str	r3, [sp, #0]
 8008d70:	4603      	mov	r3, r0
 8008d72:	2200      	movs	r2, #0
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f001 f835 	bl	8009de4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008d7a:	e0e3      	b.n	8008f44 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d7c:	7bbb      	ldrb	r3, [r7, #14]
 8008d7e:	2b03      	cmp	r3, #3
 8008d80:	f040 80e0 	bne.w	8008f44 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	220d      	movs	r2, #13
 8008d88:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	705a      	strb	r2, [r3, #1]
      break;
 8008d90:	e0d8      	b.n	8008f44 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008d92:	2109      	movs	r1, #9
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 f9a1 	bl	80090dc <USBH_Get_CfgDesc>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d9e:	7bbb      	ldrb	r3, [r7, #14]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d103      	bne.n	8008dac <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2204      	movs	r2, #4
 8008da8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008daa:	e0cd      	b.n	8008f48 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008dac:	7bbb      	ldrb	r3, [r7, #14]
 8008dae:	2b03      	cmp	r3, #3
 8008db0:	f040 80ca 	bne.w	8008f48 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008dba:	3301      	adds	r3, #1
 8008dbc:	b2da      	uxtb	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008dca:	2b03      	cmp	r3, #3
 8008dcc:	d903      	bls.n	8008dd6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	220d      	movs	r2, #13
 8008dd2:	701a      	strb	r2, [r3, #0]
      break;
 8008dd4:	e0b8      	b.n	8008f48 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	795b      	ldrb	r3, [r3, #5]
 8008dda:	4619      	mov	r1, r3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f001 f851 	bl	8009e84 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	791b      	ldrb	r3, [r3, #4]
 8008de6:	4619      	mov	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f001 f84b 	bl	8009e84 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	701a      	strb	r2, [r3, #0]
      break;
 8008dfa:	e0a5      	b.n	8008f48 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008e02:	4619      	mov	r1, r3
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f000 f969 	bl	80090dc <USBH_Get_CfgDesc>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008e0e:	7bbb      	ldrb	r3, [r7, #14]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d103      	bne.n	8008e1c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2205      	movs	r2, #5
 8008e18:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008e1a:	e097      	b.n	8008f4c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e1c:	7bbb      	ldrb	r3, [r7, #14]
 8008e1e:	2b03      	cmp	r3, #3
 8008e20:	f040 8094 	bne.w	8008f4c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	b2da      	uxtb	r2, r3
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008e3a:	2b03      	cmp	r3, #3
 8008e3c:	d903      	bls.n	8008e46 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	220d      	movs	r2, #13
 8008e42:	701a      	strb	r2, [r3, #0]
      break;
 8008e44:	e082      	b.n	8008f4c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	795b      	ldrb	r3, [r3, #5]
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f001 f819 	bl	8009e84 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	791b      	ldrb	r3, [r3, #4]
 8008e56:	4619      	mov	r1, r3
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f001 f813 	bl	8009e84 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	701a      	strb	r2, [r3, #0]
      break;
 8008e6a:	e06f      	b.n	8008f4c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d019      	beq.n	8008eaa <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008e82:	23ff      	movs	r3, #255	@ 0xff
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 f953 	bl	8009130 <USBH_Get_StringDesc>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e8e:	7bbb      	ldrb	r3, [r7, #14]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d103      	bne.n	8008e9c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2206      	movs	r2, #6
 8008e98:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008e9a:	e059      	b.n	8008f50 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e9c:	7bbb      	ldrb	r3, [r7, #14]
 8008e9e:	2b03      	cmp	r3, #3
 8008ea0:	d156      	bne.n	8008f50 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2206      	movs	r2, #6
 8008ea6:	705a      	strb	r2, [r3, #1]
      break;
 8008ea8:	e052      	b.n	8008f50 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2206      	movs	r2, #6
 8008eae:	705a      	strb	r2, [r3, #1]
      break;
 8008eb0:	e04e      	b.n	8008f50 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d019      	beq.n	8008ef0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008ec8:	23ff      	movs	r3, #255	@ 0xff
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 f930 	bl	8009130 <USBH_Get_StringDesc>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008ed4:	7bbb      	ldrb	r3, [r7, #14]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d103      	bne.n	8008ee2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2207      	movs	r2, #7
 8008ede:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008ee0:	e038      	b.n	8008f54 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ee2:	7bbb      	ldrb	r3, [r7, #14]
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	d135      	bne.n	8008f54 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2207      	movs	r2, #7
 8008eec:	705a      	strb	r2, [r3, #1]
      break;
 8008eee:	e031      	b.n	8008f54 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2207      	movs	r2, #7
 8008ef4:	705a      	strb	r2, [r3, #1]
      break;
 8008ef6:	e02d      	b.n	8008f54 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d017      	beq.n	8008f32 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008f0e:	23ff      	movs	r3, #255	@ 0xff
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f000 f90d 	bl	8009130 <USBH_Get_StringDesc>
 8008f16:	4603      	mov	r3, r0
 8008f18:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008f1a:	7bbb      	ldrb	r3, [r7, #14]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d102      	bne.n	8008f26 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008f20:	2300      	movs	r3, #0
 8008f22:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008f24:	e018      	b.n	8008f58 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008f26:	7bbb      	ldrb	r3, [r7, #14]
 8008f28:	2b03      	cmp	r3, #3
 8008f2a:	d115      	bne.n	8008f58 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	73fb      	strb	r3, [r7, #15]
      break;
 8008f30:	e012      	b.n	8008f58 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	73fb      	strb	r3, [r7, #15]
      break;
 8008f36:	e00f      	b.n	8008f58 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008f38:	bf00      	nop
 8008f3a:	e00e      	b.n	8008f5a <USBH_HandleEnum+0x3b6>
      break;
 8008f3c:	bf00      	nop
 8008f3e:	e00c      	b.n	8008f5a <USBH_HandleEnum+0x3b6>
      break;
 8008f40:	bf00      	nop
 8008f42:	e00a      	b.n	8008f5a <USBH_HandleEnum+0x3b6>
      break;
 8008f44:	bf00      	nop
 8008f46:	e008      	b.n	8008f5a <USBH_HandleEnum+0x3b6>
      break;
 8008f48:	bf00      	nop
 8008f4a:	e006      	b.n	8008f5a <USBH_HandleEnum+0x3b6>
      break;
 8008f4c:	bf00      	nop
 8008f4e:	e004      	b.n	8008f5a <USBH_HandleEnum+0x3b6>
      break;
 8008f50:	bf00      	nop
 8008f52:	e002      	b.n	8008f5a <USBH_HandleEnum+0x3b6>
      break;
 8008f54:	bf00      	nop
 8008f56:	e000      	b.n	8008f5a <USBH_HandleEnum+0x3b6>
      break;
 8008f58:	bf00      	nop
  }
  return Status;
 8008f5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3710      	adds	r7, #16
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	683a      	ldr	r2, [r7, #0]
 8008f72:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008f76:	bf00      	nop
 8008f78:	370c      	adds	r7, #12
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f80:	4770      	bx	lr

08008f82 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008f82:	b580      	push	{r7, lr}
 8008f84:	b082      	sub	sp, #8
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008f90:	1c5a      	adds	r2, r3, #1
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f000 f804 	bl	8008fa6 <USBH_HandleSof>
}
 8008f9e:	bf00      	nop
 8008fa0:	3708      	adds	r7, #8
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}

08008fa6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b082      	sub	sp, #8
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	2b0b      	cmp	r3, #11
 8008fb6:	d10a      	bne.n	8008fce <USBH_HandleSof+0x28>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d005      	beq.n	8008fce <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fc8:	699b      	ldr	r3, [r3, #24]
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	4798      	blx	r3
  }
}
 8008fce:	bf00      	nop
 8008fd0:	3708      	adds	r7, #8
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}

08008fd6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008fd6:	b480      	push	{r7}
 8008fd8:	b083      	sub	sp, #12
 8008fda:	af00      	add	r7, sp, #0
 8008fdc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008fe6:	bf00      	nop
}
 8008fe8:	370c      	adds	r7, #12
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr

08008ff2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008ff2:	b480      	push	{r7}
 8008ff4:	b083      	sub	sp, #12
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8009002:	bf00      	nop
}
 8009004:	370c      	adds	r7, #12
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr

0800900e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800900e:	b480      	push	{r7}
 8009010:	b083      	sub	sp, #12
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2200      	movs	r2, #0
 8009022:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2200      	movs	r2, #0
 800902a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800902e:	2300      	movs	r3, #0
}
 8009030:	4618      	mov	r0, r3
 8009032:	370c      	adds	r7, #12
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b082      	sub	sp, #8
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2201      	movs	r2, #1
 8009048:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f001 f8be 	bl	800a1de <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	791b      	ldrb	r3, [r3, #4]
 8009066:	4619      	mov	r1, r3
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 ff0b 	bl	8009e84 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	795b      	ldrb	r3, [r3, #5]
 8009072:	4619      	mov	r1, r3
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 ff05 	bl	8009e84 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	3708      	adds	r7, #8
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b086      	sub	sp, #24
 8009088:	af02      	add	r7, sp, #8
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	460b      	mov	r3, r1
 800908e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009090:	887b      	ldrh	r3, [r7, #2]
 8009092:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009096:	d901      	bls.n	800909c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009098:	2303      	movs	r3, #3
 800909a:	e01b      	b.n	80090d4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80090a2:	887b      	ldrh	r3, [r7, #2]
 80090a4:	9300      	str	r3, [sp, #0]
 80090a6:	4613      	mov	r3, r2
 80090a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80090ac:	2100      	movs	r1, #0
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f000 f872 	bl	8009198 <USBH_GetDescriptor>
 80090b4:	4603      	mov	r3, r0
 80090b6:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80090b8:	7bfb      	ldrb	r3, [r7, #15]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d109      	bne.n	80090d2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80090c4:	887a      	ldrh	r2, [r7, #2]
 80090c6:	4619      	mov	r1, r3
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 f929 	bl	8009320 <USBH_ParseDevDesc>
 80090ce:	4603      	mov	r3, r0
 80090d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80090d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3710      	adds	r7, #16
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b086      	sub	sp, #24
 80090e0:	af02      	add	r7, sp, #8
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	460b      	mov	r3, r1
 80090e6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	331c      	adds	r3, #28
 80090ec:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80090ee:	887b      	ldrh	r3, [r7, #2]
 80090f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090f4:	d901      	bls.n	80090fa <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80090f6:	2303      	movs	r3, #3
 80090f8:	e016      	b.n	8009128 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80090fa:	887b      	ldrh	r3, [r7, #2]
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009104:	2100      	movs	r1, #0
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 f846 	bl	8009198 <USBH_GetDescriptor>
 800910c:	4603      	mov	r3, r0
 800910e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009110:	7bfb      	ldrb	r3, [r7, #15]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d107      	bne.n	8009126 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009116:	887b      	ldrh	r3, [r7, #2]
 8009118:	461a      	mov	r2, r3
 800911a:	68b9      	ldr	r1, [r7, #8]
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 f9af 	bl	8009480 <USBH_ParseCfgDesc>
 8009122:	4603      	mov	r3, r0
 8009124:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009126:	7bfb      	ldrb	r3, [r7, #15]
}
 8009128:	4618      	mov	r0, r3
 800912a:	3710      	adds	r7, #16
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b088      	sub	sp, #32
 8009134:	af02      	add	r7, sp, #8
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	607a      	str	r2, [r7, #4]
 800913a:	461a      	mov	r2, r3
 800913c:	460b      	mov	r3, r1
 800913e:	72fb      	strb	r3, [r7, #11]
 8009140:	4613      	mov	r3, r2
 8009142:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009144:	893b      	ldrh	r3, [r7, #8]
 8009146:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800914a:	d802      	bhi.n	8009152 <USBH_Get_StringDesc+0x22>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d101      	bne.n	8009156 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009152:	2303      	movs	r3, #3
 8009154:	e01c      	b.n	8009190 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009156:	7afb      	ldrb	r3, [r7, #11]
 8009158:	b29b      	uxth	r3, r3
 800915a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800915e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009166:	893b      	ldrh	r3, [r7, #8]
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	460b      	mov	r3, r1
 800916c:	2100      	movs	r1, #0
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f000 f812 	bl	8009198 <USBH_GetDescriptor>
 8009174:	4603      	mov	r3, r0
 8009176:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009178:	7dfb      	ldrb	r3, [r7, #23]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d107      	bne.n	800918e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009184:	893a      	ldrh	r2, [r7, #8]
 8009186:	6879      	ldr	r1, [r7, #4]
 8009188:	4618      	mov	r0, r3
 800918a:	f000 fb8d 	bl	80098a8 <USBH_ParseStringDesc>
  }

  return status;
 800918e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3718      	adds	r7, #24
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	607b      	str	r3, [r7, #4]
 80091a2:	460b      	mov	r3, r1
 80091a4:	72fb      	strb	r3, [r7, #11]
 80091a6:	4613      	mov	r3, r2
 80091a8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	789b      	ldrb	r3, [r3, #2]
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d11c      	bne.n	80091ec <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80091b2:	7afb      	ldrb	r3, [r7, #11]
 80091b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80091b8:	b2da      	uxtb	r2, r3
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2206      	movs	r2, #6
 80091c2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	893a      	ldrh	r2, [r7, #8]
 80091c8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80091ca:	893b      	ldrh	r3, [r7, #8]
 80091cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80091d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091d4:	d104      	bne.n	80091e0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f240 4209 	movw	r2, #1033	@ 0x409
 80091dc:	829a      	strh	r2, [r3, #20]
 80091de:	e002      	b.n	80091e6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2200      	movs	r2, #0
 80091e4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	8b3a      	ldrh	r2, [r7, #24]
 80091ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80091ec:	8b3b      	ldrh	r3, [r7, #24]
 80091ee:	461a      	mov	r2, r3
 80091f0:	6879      	ldr	r1, [r7, #4]
 80091f2:	68f8      	ldr	r0, [r7, #12]
 80091f4:	f000 fba5 	bl	8009942 <USBH_CtlReq>
 80091f8:	4603      	mov	r3, r0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3710      	adds	r7, #16
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}

08009202 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009202:	b580      	push	{r7, lr}
 8009204:	b082      	sub	sp, #8
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
 800920a:	460b      	mov	r3, r1
 800920c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	789b      	ldrb	r3, [r3, #2]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d10f      	bne.n	8009236 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2200      	movs	r2, #0
 800921a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2205      	movs	r2, #5
 8009220:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009222:	78fb      	ldrb	r3, [r7, #3]
 8009224:	b29a      	uxth	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2200      	movs	r2, #0
 800922e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009236:	2200      	movs	r2, #0
 8009238:	2100      	movs	r1, #0
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f000 fb81 	bl	8009942 <USBH_CtlReq>
 8009240:	4603      	mov	r3, r0
}
 8009242:	4618      	mov	r0, r3
 8009244:	3708      	adds	r7, #8
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b082      	sub	sp, #8
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
 8009252:	460b      	mov	r3, r1
 8009254:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	789b      	ldrb	r3, [r3, #2]
 800925a:	2b01      	cmp	r3, #1
 800925c:	d10e      	bne.n	800927c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2209      	movs	r2, #9
 8009268:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	887a      	ldrh	r2, [r7, #2]
 800926e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2200      	movs	r2, #0
 800927a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800927c:	2200      	movs	r2, #0
 800927e:	2100      	movs	r1, #0
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fb5e 	bl	8009942 <USBH_CtlReq>
 8009286:	4603      	mov	r3, r0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3708      	adds	r7, #8
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b082      	sub	sp, #8
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	460b      	mov	r3, r1
 800929a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	789b      	ldrb	r3, [r3, #2]
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d10f      	bne.n	80092c4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2203      	movs	r2, #3
 80092ae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80092b0:	78fb      	ldrb	r3, [r7, #3]
 80092b2:	b29a      	uxth	r2, r3
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80092c4:	2200      	movs	r2, #0
 80092c6:	2100      	movs	r1, #0
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 fb3a 	bl	8009942 <USBH_CtlReq>
 80092ce:	4603      	mov	r3, r0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3708      	adds	r7, #8
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	460b      	mov	r3, r1
 80092e2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	789b      	ldrb	r3, [r3, #2]
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d10f      	bne.n	800930c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2202      	movs	r2, #2
 80092f0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2201      	movs	r2, #1
 80092f6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2200      	movs	r2, #0
 80092fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80092fe:	78fb      	ldrb	r3, [r7, #3]
 8009300:	b29a      	uxth	r2, r3
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2200      	movs	r2, #0
 800930a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800930c:	2200      	movs	r2, #0
 800930e:	2100      	movs	r1, #0
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f000 fb16 	bl	8009942 <USBH_CtlReq>
 8009316:	4603      	mov	r3, r0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3708      	adds	r7, #8
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009320:	b480      	push	{r7}
 8009322:	b087      	sub	sp, #28
 8009324:	af00      	add	r7, sp, #0
 8009326:	60f8      	str	r0, [r7, #12]
 8009328:	60b9      	str	r1, [r7, #8]
 800932a:	4613      	mov	r3, r2
 800932c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009334:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009336:	2300      	movs	r3, #0
 8009338:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d101      	bne.n	8009344 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009340:	2302      	movs	r3, #2
 8009342:	e094      	b.n	800946e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	781a      	ldrb	r2, [r3, #0]
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	785a      	ldrb	r2, [r3, #1]
 8009350:	693b      	ldr	r3, [r7, #16]
 8009352:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	3302      	adds	r3, #2
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	461a      	mov	r2, r3
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	3303      	adds	r3, #3
 8009360:	781b      	ldrb	r3, [r3, #0]
 8009362:	021b      	lsls	r3, r3, #8
 8009364:	b29b      	uxth	r3, r3
 8009366:	4313      	orrs	r3, r2
 8009368:	b29a      	uxth	r2, r3
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	791a      	ldrb	r2, [r3, #4]
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	795a      	ldrb	r2, [r3, #5]
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	799a      	ldrb	r2, [r3, #6]
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	79da      	ldrb	r2, [r3, #7]
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009394:	2b00      	cmp	r3, #0
 8009396:	d004      	beq.n	80093a2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d11b      	bne.n	80093da <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	79db      	ldrb	r3, [r3, #7]
 80093a6:	2b20      	cmp	r3, #32
 80093a8:	dc0f      	bgt.n	80093ca <USBH_ParseDevDesc+0xaa>
 80093aa:	2b08      	cmp	r3, #8
 80093ac:	db0f      	blt.n	80093ce <USBH_ParseDevDesc+0xae>
 80093ae:	3b08      	subs	r3, #8
 80093b0:	4a32      	ldr	r2, [pc, #200]	@ (800947c <USBH_ParseDevDesc+0x15c>)
 80093b2:	fa22 f303 	lsr.w	r3, r2, r3
 80093b6:	f003 0301 	and.w	r3, r3, #1
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	bf14      	ite	ne
 80093be:	2301      	movne	r3, #1
 80093c0:	2300      	moveq	r3, #0
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d106      	bne.n	80093d6 <USBH_ParseDevDesc+0xb6>
 80093c8:	e001      	b.n	80093ce <USBH_ParseDevDesc+0xae>
 80093ca:	2b40      	cmp	r3, #64	@ 0x40
 80093cc:	d003      	beq.n	80093d6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	2208      	movs	r2, #8
 80093d2:	71da      	strb	r2, [r3, #7]
        break;
 80093d4:	e000      	b.n	80093d8 <USBH_ParseDevDesc+0xb8>
        break;
 80093d6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80093d8:	e00e      	b.n	80093f8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80093e0:	2b02      	cmp	r3, #2
 80093e2:	d107      	bne.n	80093f4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	79db      	ldrb	r3, [r3, #7]
 80093e8:	2b08      	cmp	r3, #8
 80093ea:	d005      	beq.n	80093f8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	2208      	movs	r2, #8
 80093f0:	71da      	strb	r2, [r3, #7]
 80093f2:	e001      	b.n	80093f8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80093f4:	2303      	movs	r3, #3
 80093f6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80093f8:	88fb      	ldrh	r3, [r7, #6]
 80093fa:	2b08      	cmp	r3, #8
 80093fc:	d936      	bls.n	800946c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	3308      	adds	r3, #8
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	461a      	mov	r2, r3
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	3309      	adds	r3, #9
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	021b      	lsls	r3, r3, #8
 800940e:	b29b      	uxth	r3, r3
 8009410:	4313      	orrs	r3, r2
 8009412:	b29a      	uxth	r2, r3
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	330a      	adds	r3, #10
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	461a      	mov	r2, r3
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	330b      	adds	r3, #11
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	021b      	lsls	r3, r3, #8
 8009428:	b29b      	uxth	r3, r3
 800942a:	4313      	orrs	r3, r2
 800942c:	b29a      	uxth	r2, r3
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	330c      	adds	r3, #12
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	461a      	mov	r2, r3
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	330d      	adds	r3, #13
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	021b      	lsls	r3, r3, #8
 8009442:	b29b      	uxth	r3, r3
 8009444:	4313      	orrs	r3, r2
 8009446:	b29a      	uxth	r2, r3
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	7b9a      	ldrb	r2, [r3, #14]
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	7bda      	ldrb	r2, [r3, #15]
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	7c1a      	ldrb	r2, [r3, #16]
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	7c5a      	ldrb	r2, [r3, #17]
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800946c:	7dfb      	ldrb	r3, [r7, #23]
}
 800946e:	4618      	mov	r0, r3
 8009470:	371c      	adds	r7, #28
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr
 800947a:	bf00      	nop
 800947c:	01000101 	.word	0x01000101

08009480 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b08c      	sub	sp, #48	@ 0x30
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	4613      	mov	r3, r2
 800948c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009494:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009496:	2300      	movs	r3, #0
 8009498:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800949c:	2300      	movs	r3, #0
 800949e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80094a2:	2300      	movs	r3, #0
 80094a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d101      	bne.n	80094b2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80094ae:	2302      	movs	r3, #2
 80094b0:	e0da      	b.n	8009668 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80094b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	2b09      	cmp	r3, #9
 80094bc:	d002      	beq.n	80094c4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80094be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094c0:	2209      	movs	r2, #9
 80094c2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	781a      	ldrb	r2, [r3, #0]
 80094c8:	6a3b      	ldr	r3, [r7, #32]
 80094ca:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	785a      	ldrb	r2, [r3, #1]
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	3302      	adds	r3, #2
 80094d8:	781b      	ldrb	r3, [r3, #0]
 80094da:	461a      	mov	r2, r3
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	3303      	adds	r3, #3
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	021b      	lsls	r3, r3, #8
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	4313      	orrs	r3, r2
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094ee:	bf28      	it	cs
 80094f0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80094f4:	b29a      	uxth	r2, r3
 80094f6:	6a3b      	ldr	r3, [r7, #32]
 80094f8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	791a      	ldrb	r2, [r3, #4]
 80094fe:	6a3b      	ldr	r3, [r7, #32]
 8009500:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	795a      	ldrb	r2, [r3, #5]
 8009506:	6a3b      	ldr	r3, [r7, #32]
 8009508:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	799a      	ldrb	r2, [r3, #6]
 800950e:	6a3b      	ldr	r3, [r7, #32]
 8009510:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	79da      	ldrb	r2, [r3, #7]
 8009516:	6a3b      	ldr	r3, [r7, #32]
 8009518:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	7a1a      	ldrb	r2, [r3, #8]
 800951e:	6a3b      	ldr	r3, [r7, #32]
 8009520:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009522:	88fb      	ldrh	r3, [r7, #6]
 8009524:	2b09      	cmp	r3, #9
 8009526:	f240 809d 	bls.w	8009664 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800952a:	2309      	movs	r3, #9
 800952c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800952e:	2300      	movs	r3, #0
 8009530:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009532:	e081      	b.n	8009638 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009534:	f107 0316 	add.w	r3, r7, #22
 8009538:	4619      	mov	r1, r3
 800953a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800953c:	f000 f9e7 	bl	800990e <USBH_GetNextDesc>
 8009540:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009544:	785b      	ldrb	r3, [r3, #1]
 8009546:	2b04      	cmp	r3, #4
 8009548:	d176      	bne.n	8009638 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800954a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	2b09      	cmp	r3, #9
 8009550:	d002      	beq.n	8009558 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009554:	2209      	movs	r2, #9
 8009556:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800955c:	221a      	movs	r2, #26
 800955e:	fb02 f303 	mul.w	r3, r2, r3
 8009562:	3308      	adds	r3, #8
 8009564:	6a3a      	ldr	r2, [r7, #32]
 8009566:	4413      	add	r3, r2
 8009568:	3302      	adds	r3, #2
 800956a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800956c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800956e:	69f8      	ldr	r0, [r7, #28]
 8009570:	f000 f87e 	bl	8009670 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009574:	2300      	movs	r3, #0
 8009576:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800957a:	2300      	movs	r3, #0
 800957c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800957e:	e043      	b.n	8009608 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009580:	f107 0316 	add.w	r3, r7, #22
 8009584:	4619      	mov	r1, r3
 8009586:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009588:	f000 f9c1 	bl	800990e <USBH_GetNextDesc>
 800958c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800958e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009590:	785b      	ldrb	r3, [r3, #1]
 8009592:	2b05      	cmp	r3, #5
 8009594:	d138      	bne.n	8009608 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009596:	69fb      	ldr	r3, [r7, #28]
 8009598:	795b      	ldrb	r3, [r3, #5]
 800959a:	2b01      	cmp	r3, #1
 800959c:	d113      	bne.n	80095c6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800959e:	69fb      	ldr	r3, [r7, #28]
 80095a0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80095a2:	2b02      	cmp	r3, #2
 80095a4:	d003      	beq.n	80095ae <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	799b      	ldrb	r3, [r3, #6]
 80095aa:	2b03      	cmp	r3, #3
 80095ac:	d10b      	bne.n	80095c6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80095ae:	69fb      	ldr	r3, [r7, #28]
 80095b0:	79db      	ldrb	r3, [r3, #7]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10b      	bne.n	80095ce <USBH_ParseCfgDesc+0x14e>
 80095b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	2b09      	cmp	r3, #9
 80095bc:	d007      	beq.n	80095ce <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80095be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c0:	2209      	movs	r2, #9
 80095c2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80095c4:	e003      	b.n	80095ce <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80095c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c8:	2207      	movs	r2, #7
 80095ca:	701a      	strb	r2, [r3, #0]
 80095cc:	e000      	b.n	80095d0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80095ce:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80095d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095d4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80095d8:	3201      	adds	r2, #1
 80095da:	00d2      	lsls	r2, r2, #3
 80095dc:	211a      	movs	r1, #26
 80095de:	fb01 f303 	mul.w	r3, r1, r3
 80095e2:	4413      	add	r3, r2
 80095e4:	3308      	adds	r3, #8
 80095e6:	6a3a      	ldr	r2, [r7, #32]
 80095e8:	4413      	add	r3, r2
 80095ea:	3304      	adds	r3, #4
 80095ec:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80095ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095f0:	69b9      	ldr	r1, [r7, #24]
 80095f2:	68f8      	ldr	r0, [r7, #12]
 80095f4:	f000 f870 	bl	80096d8 <USBH_ParseEPDesc>
 80095f8:	4603      	mov	r3, r0
 80095fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80095fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009602:	3301      	adds	r3, #1
 8009604:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	791b      	ldrb	r3, [r3, #4]
 800960c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009610:	429a      	cmp	r2, r3
 8009612:	d204      	bcs.n	800961e <USBH_ParseCfgDesc+0x19e>
 8009614:	6a3b      	ldr	r3, [r7, #32]
 8009616:	885a      	ldrh	r2, [r3, #2]
 8009618:	8afb      	ldrh	r3, [r7, #22]
 800961a:	429a      	cmp	r2, r3
 800961c:	d8b0      	bhi.n	8009580 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	791b      	ldrb	r3, [r3, #4]
 8009622:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009626:	429a      	cmp	r2, r3
 8009628:	d201      	bcs.n	800962e <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800962a:	2303      	movs	r3, #3
 800962c:	e01c      	b.n	8009668 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800962e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009632:	3301      	adds	r3, #1
 8009634:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009638:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800963c:	2b01      	cmp	r3, #1
 800963e:	d805      	bhi.n	800964c <USBH_ParseCfgDesc+0x1cc>
 8009640:	6a3b      	ldr	r3, [r7, #32]
 8009642:	885a      	ldrh	r2, [r3, #2]
 8009644:	8afb      	ldrh	r3, [r7, #22]
 8009646:	429a      	cmp	r2, r3
 8009648:	f63f af74 	bhi.w	8009534 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800964c:	6a3b      	ldr	r3, [r7, #32]
 800964e:	791b      	ldrb	r3, [r3, #4]
 8009650:	2b02      	cmp	r3, #2
 8009652:	bf28      	it	cs
 8009654:	2302      	movcs	r3, #2
 8009656:	b2db      	uxtb	r3, r3
 8009658:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800965c:	429a      	cmp	r2, r3
 800965e:	d201      	bcs.n	8009664 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8009660:	2303      	movs	r3, #3
 8009662:	e001      	b.n	8009668 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009664:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009668:	4618      	mov	r0, r3
 800966a:	3730      	adds	r7, #48	@ 0x30
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	781a      	ldrb	r2, [r3, #0]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	785a      	ldrb	r2, [r3, #1]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	789a      	ldrb	r2, [r3, #2]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	78da      	ldrb	r2, [r3, #3]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	3304      	adds	r3, #4
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	bf28      	it	cs
 80096a4:	2302      	movcs	r3, #2
 80096a6:	b2da      	uxtb	r2, r3
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	795a      	ldrb	r2, [r3, #5]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	799a      	ldrb	r2, [r3, #6]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	79da      	ldrb	r2, [r3, #7]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	7a1a      	ldrb	r2, [r3, #8]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	721a      	strb	r2, [r3, #8]
}
 80096cc:	bf00      	nop
 80096ce:	370c      	adds	r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr

080096d8 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80096d8:	b480      	push	{r7}
 80096da:	b087      	sub	sp, #28
 80096dc:	af00      	add	r7, sp, #0
 80096de:	60f8      	str	r0, [r7, #12]
 80096e0:	60b9      	str	r1, [r7, #8]
 80096e2:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80096e4:	2300      	movs	r3, #0
 80096e6:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	781a      	ldrb	r2, [r3, #0]
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	785a      	ldrb	r2, [r3, #1]
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	789a      	ldrb	r2, [r3, #2]
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	78da      	ldrb	r2, [r3, #3]
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	3304      	adds	r3, #4
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	461a      	mov	r2, r3
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	3305      	adds	r3, #5
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	021b      	lsls	r3, r3, #8
 8009718:	b29b      	uxth	r3, r3
 800971a:	4313      	orrs	r3, r2
 800971c:	b29a      	uxth	r2, r3
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	799a      	ldrb	r2, [r3, #6]
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	889b      	ldrh	r3, [r3, #4]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d009      	beq.n	8009746 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800973a:	d804      	bhi.n	8009746 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009744:	d901      	bls.n	800974a <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009746:	2303      	movs	r3, #3
 8009748:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009750:	2b00      	cmp	r3, #0
 8009752:	d136      	bne.n	80097c2 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	78db      	ldrb	r3, [r3, #3]
 8009758:	f003 0303 	and.w	r3, r3, #3
 800975c:	2b02      	cmp	r3, #2
 800975e:	d108      	bne.n	8009772 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	889b      	ldrh	r3, [r3, #4]
 8009764:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009768:	f240 8097 	bls.w	800989a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800976c:	2303      	movs	r3, #3
 800976e:	75fb      	strb	r3, [r7, #23]
 8009770:	e093      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	78db      	ldrb	r3, [r3, #3]
 8009776:	f003 0303 	and.w	r3, r3, #3
 800977a:	2b00      	cmp	r3, #0
 800977c:	d107      	bne.n	800978e <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	889b      	ldrh	r3, [r3, #4]
 8009782:	2b40      	cmp	r3, #64	@ 0x40
 8009784:	f240 8089 	bls.w	800989a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009788:	2303      	movs	r3, #3
 800978a:	75fb      	strb	r3, [r7, #23]
 800978c:	e085      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	78db      	ldrb	r3, [r3, #3]
 8009792:	f003 0303 	and.w	r3, r3, #3
 8009796:	2b01      	cmp	r3, #1
 8009798:	d005      	beq.n	80097a6 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	78db      	ldrb	r3, [r3, #3]
 800979e:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80097a2:	2b03      	cmp	r3, #3
 80097a4:	d10a      	bne.n	80097bc <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	799b      	ldrb	r3, [r3, #6]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d003      	beq.n	80097b6 <USBH_ParseEPDesc+0xde>
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	799b      	ldrb	r3, [r3, #6]
 80097b2:	2b10      	cmp	r3, #16
 80097b4:	d970      	bls.n	8009898 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80097b6:	2303      	movs	r3, #3
 80097b8:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80097ba:	e06d      	b.n	8009898 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80097bc:	2303      	movs	r3, #3
 80097be:	75fb      	strb	r3, [r7, #23]
 80097c0:	e06b      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d13c      	bne.n	8009846 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	78db      	ldrb	r3, [r3, #3]
 80097d0:	f003 0303 	and.w	r3, r3, #3
 80097d4:	2b02      	cmp	r3, #2
 80097d6:	d005      	beq.n	80097e4 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	78db      	ldrb	r3, [r3, #3]
 80097dc:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d106      	bne.n	80097f2 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	889b      	ldrh	r3, [r3, #4]
 80097e8:	2b40      	cmp	r3, #64	@ 0x40
 80097ea:	d956      	bls.n	800989a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80097ec:	2303      	movs	r3, #3
 80097ee:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80097f0:	e053      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	78db      	ldrb	r3, [r3, #3]
 80097f6:	f003 0303 	and.w	r3, r3, #3
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	d10e      	bne.n	800981c <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	799b      	ldrb	r3, [r3, #6]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d007      	beq.n	8009816 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800980a:	2b10      	cmp	r3, #16
 800980c:	d803      	bhi.n	8009816 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009812:	2b40      	cmp	r3, #64	@ 0x40
 8009814:	d941      	bls.n	800989a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009816:	2303      	movs	r3, #3
 8009818:	75fb      	strb	r3, [r7, #23]
 800981a:	e03e      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	78db      	ldrb	r3, [r3, #3]
 8009820:	f003 0303 	and.w	r3, r3, #3
 8009824:	2b03      	cmp	r3, #3
 8009826:	d10b      	bne.n	8009840 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	799b      	ldrb	r3, [r3, #6]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d004      	beq.n	800983a <USBH_ParseEPDesc+0x162>
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	889b      	ldrh	r3, [r3, #4]
 8009834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009838:	d32f      	bcc.n	800989a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800983a:	2303      	movs	r3, #3
 800983c:	75fb      	strb	r3, [r7, #23]
 800983e:	e02c      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009840:	2303      	movs	r3, #3
 8009842:	75fb      	strb	r3, [r7, #23]
 8009844:	e029      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800984c:	2b02      	cmp	r3, #2
 800984e:	d120      	bne.n	8009892 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	78db      	ldrb	r3, [r3, #3]
 8009854:	f003 0303 	and.w	r3, r3, #3
 8009858:	2b00      	cmp	r3, #0
 800985a:	d106      	bne.n	800986a <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	889b      	ldrh	r3, [r3, #4]
 8009860:	2b08      	cmp	r3, #8
 8009862:	d01a      	beq.n	800989a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009864:	2303      	movs	r3, #3
 8009866:	75fb      	strb	r3, [r7, #23]
 8009868:	e017      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	78db      	ldrb	r3, [r3, #3]
 800986e:	f003 0303 	and.w	r3, r3, #3
 8009872:	2b03      	cmp	r3, #3
 8009874:	d10a      	bne.n	800988c <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	799b      	ldrb	r3, [r3, #6]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d003      	beq.n	8009886 <USBH_ParseEPDesc+0x1ae>
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	889b      	ldrh	r3, [r3, #4]
 8009882:	2b08      	cmp	r3, #8
 8009884:	d909      	bls.n	800989a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009886:	2303      	movs	r3, #3
 8009888:	75fb      	strb	r3, [r7, #23]
 800988a:	e006      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800988c:	2303      	movs	r3, #3
 800988e:	75fb      	strb	r3, [r7, #23]
 8009890:	e003      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009892:	2303      	movs	r3, #3
 8009894:	75fb      	strb	r3, [r7, #23]
 8009896:	e000      	b.n	800989a <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009898:	bf00      	nop
  }

  return status;
 800989a:	7dfb      	ldrb	r3, [r7, #23]
}
 800989c:	4618      	mov	r0, r3
 800989e:	371c      	adds	r7, #28
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr

080098a8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b087      	sub	sp, #28
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	60f8      	str	r0, [r7, #12]
 80098b0:	60b9      	str	r1, [r7, #8]
 80098b2:	4613      	mov	r3, r2
 80098b4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	3301      	adds	r3, #1
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	2b03      	cmp	r3, #3
 80098be:	d120      	bne.n	8009902 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	1e9a      	subs	r2, r3, #2
 80098c6:	88fb      	ldrh	r3, [r7, #6]
 80098c8:	4293      	cmp	r3, r2
 80098ca:	bf28      	it	cs
 80098cc:	4613      	movcs	r3, r2
 80098ce:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	3302      	adds	r3, #2
 80098d4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80098d6:	2300      	movs	r3, #0
 80098d8:	82fb      	strh	r3, [r7, #22]
 80098da:	e00b      	b.n	80098f4 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80098dc:	8afb      	ldrh	r3, [r7, #22]
 80098de:	68fa      	ldr	r2, [r7, #12]
 80098e0:	4413      	add	r3, r2
 80098e2:	781a      	ldrb	r2, [r3, #0]
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	701a      	strb	r2, [r3, #0]
      pdest++;
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	3301      	adds	r3, #1
 80098ec:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80098ee:	8afb      	ldrh	r3, [r7, #22]
 80098f0:	3302      	adds	r3, #2
 80098f2:	82fb      	strh	r3, [r7, #22]
 80098f4:	8afa      	ldrh	r2, [r7, #22]
 80098f6:	8abb      	ldrh	r3, [r7, #20]
 80098f8:	429a      	cmp	r2, r3
 80098fa:	d3ef      	bcc.n	80098dc <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	2200      	movs	r2, #0
 8009900:	701a      	strb	r2, [r3, #0]
  }
}
 8009902:	bf00      	nop
 8009904:	371c      	adds	r7, #28
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr

0800990e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800990e:	b480      	push	{r7}
 8009910:	b085      	sub	sp, #20
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]
 8009916:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	881b      	ldrh	r3, [r3, #0]
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	7812      	ldrb	r2, [r2, #0]
 8009920:	4413      	add	r3, r2
 8009922:	b29a      	uxth	r2, r3
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	4413      	add	r3, r2
 8009932:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009934:	68fb      	ldr	r3, [r7, #12]
}
 8009936:	4618      	mov	r0, r3
 8009938:	3714      	adds	r7, #20
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr

08009942 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009942:	b580      	push	{r7, lr}
 8009944:	b086      	sub	sp, #24
 8009946:	af00      	add	r7, sp, #0
 8009948:	60f8      	str	r0, [r7, #12]
 800994a:	60b9      	str	r1, [r7, #8]
 800994c:	4613      	mov	r3, r2
 800994e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009950:	2301      	movs	r3, #1
 8009952:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	789b      	ldrb	r3, [r3, #2]
 8009958:	2b01      	cmp	r3, #1
 800995a:	d002      	beq.n	8009962 <USBH_CtlReq+0x20>
 800995c:	2b02      	cmp	r3, #2
 800995e:	d00f      	beq.n	8009980 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009960:	e027      	b.n	80099b2 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	68ba      	ldr	r2, [r7, #8]
 8009966:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	88fa      	ldrh	r2, [r7, #6]
 800996c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2201      	movs	r2, #1
 8009972:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2202      	movs	r2, #2
 8009978:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800997a:	2301      	movs	r3, #1
 800997c:	75fb      	strb	r3, [r7, #23]
      break;
 800997e:	e018      	b.n	80099b2 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009980:	68f8      	ldr	r0, [r7, #12]
 8009982:	f000 f81b 	bl	80099bc <USBH_HandleControl>
 8009986:	4603      	mov	r3, r0
 8009988:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800998a:	7dfb      	ldrb	r3, [r7, #23]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d002      	beq.n	8009996 <USBH_CtlReq+0x54>
 8009990:	7dfb      	ldrb	r3, [r7, #23]
 8009992:	2b03      	cmp	r3, #3
 8009994:	d106      	bne.n	80099a4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2201      	movs	r2, #1
 800999a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	761a      	strb	r2, [r3, #24]
      break;
 80099a2:	e005      	b.n	80099b0 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80099a4:	7dfb      	ldrb	r3, [r7, #23]
 80099a6:	2b02      	cmp	r3, #2
 80099a8:	d102      	bne.n	80099b0 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2201      	movs	r2, #1
 80099ae:	709a      	strb	r2, [r3, #2]
      break;
 80099b0:	bf00      	nop
  }
  return status;
 80099b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3718      	adds	r7, #24
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b086      	sub	sp, #24
 80099c0:	af02      	add	r7, sp, #8
 80099c2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80099c4:	2301      	movs	r3, #1
 80099c6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80099c8:	2300      	movs	r3, #0
 80099ca:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	7e1b      	ldrb	r3, [r3, #24]
 80099d0:	3b01      	subs	r3, #1
 80099d2:	2b0a      	cmp	r3, #10
 80099d4:	f200 8156 	bhi.w	8009c84 <USBH_HandleControl+0x2c8>
 80099d8:	a201      	add	r2, pc, #4	@ (adr r2, 80099e0 <USBH_HandleControl+0x24>)
 80099da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099de:	bf00      	nop
 80099e0:	08009a0d 	.word	0x08009a0d
 80099e4:	08009a27 	.word	0x08009a27
 80099e8:	08009a91 	.word	0x08009a91
 80099ec:	08009ab7 	.word	0x08009ab7
 80099f0:	08009aef 	.word	0x08009aef
 80099f4:	08009b19 	.word	0x08009b19
 80099f8:	08009b6b 	.word	0x08009b6b
 80099fc:	08009b8d 	.word	0x08009b8d
 8009a00:	08009bc9 	.word	0x08009bc9
 8009a04:	08009bef 	.word	0x08009bef
 8009a08:	08009c2d 	.word	0x08009c2d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f103 0110 	add.w	r1, r3, #16
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	795b      	ldrb	r3, [r3, #5]
 8009a16:	461a      	mov	r2, r3
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f000 f943 	bl	8009ca4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2202      	movs	r2, #2
 8009a22:	761a      	strb	r2, [r3, #24]
      break;
 8009a24:	e139      	b.n	8009c9a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	795b      	ldrb	r3, [r3, #5]
 8009a2a:	4619      	mov	r1, r3
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f000 fcc5 	bl	800a3bc <USBH_LL_GetURBState>
 8009a32:	4603      	mov	r3, r0
 8009a34:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009a36:	7bbb      	ldrb	r3, [r7, #14]
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d11e      	bne.n	8009a7a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	7c1b      	ldrb	r3, [r3, #16]
 8009a40:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009a44:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	8adb      	ldrh	r3, [r3, #22]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00a      	beq.n	8009a64 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009a4e:	7b7b      	ldrb	r3, [r7, #13]
 8009a50:	2b80      	cmp	r3, #128	@ 0x80
 8009a52:	d103      	bne.n	8009a5c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2203      	movs	r2, #3
 8009a58:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009a5a:	e115      	b.n	8009c88 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2205      	movs	r2, #5
 8009a60:	761a      	strb	r2, [r3, #24]
      break;
 8009a62:	e111      	b.n	8009c88 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009a64:	7b7b      	ldrb	r3, [r7, #13]
 8009a66:	2b80      	cmp	r3, #128	@ 0x80
 8009a68:	d103      	bne.n	8009a72 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2209      	movs	r2, #9
 8009a6e:	761a      	strb	r2, [r3, #24]
      break;
 8009a70:	e10a      	b.n	8009c88 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2207      	movs	r2, #7
 8009a76:	761a      	strb	r2, [r3, #24]
      break;
 8009a78:	e106      	b.n	8009c88 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009a7a:	7bbb      	ldrb	r3, [r7, #14]
 8009a7c:	2b04      	cmp	r3, #4
 8009a7e:	d003      	beq.n	8009a88 <USBH_HandleControl+0xcc>
 8009a80:	7bbb      	ldrb	r3, [r7, #14]
 8009a82:	2b02      	cmp	r3, #2
 8009a84:	f040 8100 	bne.w	8009c88 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	220b      	movs	r2, #11
 8009a8c:	761a      	strb	r2, [r3, #24]
      break;
 8009a8e:	e0fb      	b.n	8009c88 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a96:	b29a      	uxth	r2, r3
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6899      	ldr	r1, [r3, #8]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	899a      	ldrh	r2, [r3, #12]
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	791b      	ldrb	r3, [r3, #4]
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f000 f93a 	bl	8009d22 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2204      	movs	r2, #4
 8009ab2:	761a      	strb	r2, [r3, #24]
      break;
 8009ab4:	e0f1      	b.n	8009c9a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	791b      	ldrb	r3, [r3, #4]
 8009aba:	4619      	mov	r1, r3
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fc7d 	bl	800a3bc <USBH_LL_GetURBState>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009ac6:	7bbb      	ldrb	r3, [r7, #14]
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d102      	bne.n	8009ad2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2209      	movs	r2, #9
 8009ad0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009ad2:	7bbb      	ldrb	r3, [r7, #14]
 8009ad4:	2b05      	cmp	r3, #5
 8009ad6:	d102      	bne.n	8009ade <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009adc:	e0d6      	b.n	8009c8c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009ade:	7bbb      	ldrb	r3, [r7, #14]
 8009ae0:	2b04      	cmp	r3, #4
 8009ae2:	f040 80d3 	bne.w	8009c8c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	220b      	movs	r2, #11
 8009aea:	761a      	strb	r2, [r3, #24]
      break;
 8009aec:	e0ce      	b.n	8009c8c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6899      	ldr	r1, [r3, #8]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	899a      	ldrh	r2, [r3, #12]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	795b      	ldrb	r3, [r3, #5]
 8009afa:	2001      	movs	r0, #1
 8009afc:	9000      	str	r0, [sp, #0]
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 f8ea 	bl	8009cd8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009b0a:	b29a      	uxth	r2, r3
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2206      	movs	r2, #6
 8009b14:	761a      	strb	r2, [r3, #24]
      break;
 8009b16:	e0c0      	b.n	8009c9a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	795b      	ldrb	r3, [r3, #5]
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 fc4c 	bl	800a3bc <USBH_LL_GetURBState>
 8009b24:	4603      	mov	r3, r0
 8009b26:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009b28:	7bbb      	ldrb	r3, [r7, #14]
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d103      	bne.n	8009b36 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2207      	movs	r2, #7
 8009b32:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009b34:	e0ac      	b.n	8009c90 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8009b36:	7bbb      	ldrb	r3, [r7, #14]
 8009b38:	2b05      	cmp	r3, #5
 8009b3a:	d105      	bne.n	8009b48 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	220c      	movs	r2, #12
 8009b40:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009b42:	2303      	movs	r3, #3
 8009b44:	73fb      	strb	r3, [r7, #15]
      break;
 8009b46:	e0a3      	b.n	8009c90 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009b48:	7bbb      	ldrb	r3, [r7, #14]
 8009b4a:	2b02      	cmp	r3, #2
 8009b4c:	d103      	bne.n	8009b56 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2205      	movs	r2, #5
 8009b52:	761a      	strb	r2, [r3, #24]
      break;
 8009b54:	e09c      	b.n	8009c90 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8009b56:	7bbb      	ldrb	r3, [r7, #14]
 8009b58:	2b04      	cmp	r3, #4
 8009b5a:	f040 8099 	bne.w	8009c90 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	220b      	movs	r2, #11
 8009b62:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009b64:	2302      	movs	r3, #2
 8009b66:	73fb      	strb	r3, [r7, #15]
      break;
 8009b68:	e092      	b.n	8009c90 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	791b      	ldrb	r3, [r3, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	2100      	movs	r1, #0
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 f8d5 	bl	8009d22 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009b7e:	b29a      	uxth	r2, r3
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2208      	movs	r2, #8
 8009b88:	761a      	strb	r2, [r3, #24]

      break;
 8009b8a:	e086      	b.n	8009c9a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	791b      	ldrb	r3, [r3, #4]
 8009b90:	4619      	mov	r1, r3
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f000 fc12 	bl	800a3bc <USBH_LL_GetURBState>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009b9c:	7bbb      	ldrb	r3, [r7, #14]
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d105      	bne.n	8009bae <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	220d      	movs	r2, #13
 8009ba6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009bac:	e072      	b.n	8009c94 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8009bae:	7bbb      	ldrb	r3, [r7, #14]
 8009bb0:	2b04      	cmp	r3, #4
 8009bb2:	d103      	bne.n	8009bbc <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	220b      	movs	r2, #11
 8009bb8:	761a      	strb	r2, [r3, #24]
      break;
 8009bba:	e06b      	b.n	8009c94 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009bbc:	7bbb      	ldrb	r3, [r7, #14]
 8009bbe:	2b05      	cmp	r3, #5
 8009bc0:	d168      	bne.n	8009c94 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009bc2:	2303      	movs	r3, #3
 8009bc4:	73fb      	strb	r3, [r7, #15]
      break;
 8009bc6:	e065      	b.n	8009c94 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	795b      	ldrb	r3, [r3, #5]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	9200      	str	r2, [sp, #0]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	2100      	movs	r1, #0
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f000 f87f 	bl	8009cd8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009be0:	b29a      	uxth	r2, r3
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	220a      	movs	r2, #10
 8009bea:	761a      	strb	r2, [r3, #24]
      break;
 8009bec:	e055      	b.n	8009c9a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	795b      	ldrb	r3, [r3, #5]
 8009bf2:	4619      	mov	r1, r3
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 fbe1 	bl	800a3bc <USBH_LL_GetURBState>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009bfe:	7bbb      	ldrb	r3, [r7, #14]
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d105      	bne.n	8009c10 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009c04:	2300      	movs	r3, #0
 8009c06:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	220d      	movs	r2, #13
 8009c0c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009c0e:	e043      	b.n	8009c98 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009c10:	7bbb      	ldrb	r3, [r7, #14]
 8009c12:	2b02      	cmp	r3, #2
 8009c14:	d103      	bne.n	8009c1e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2209      	movs	r2, #9
 8009c1a:	761a      	strb	r2, [r3, #24]
      break;
 8009c1c:	e03c      	b.n	8009c98 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8009c1e:	7bbb      	ldrb	r3, [r7, #14]
 8009c20:	2b04      	cmp	r3, #4
 8009c22:	d139      	bne.n	8009c98 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	220b      	movs	r2, #11
 8009c28:	761a      	strb	r2, [r3, #24]
      break;
 8009c2a:	e035      	b.n	8009c98 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	7e5b      	ldrb	r3, [r3, #25]
 8009c30:	3301      	adds	r3, #1
 8009c32:	b2da      	uxtb	r2, r3
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	765a      	strb	r2, [r3, #25]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	7e5b      	ldrb	r3, [r3, #25]
 8009c3c:	2b02      	cmp	r3, #2
 8009c3e:	d806      	bhi.n	8009c4e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2201      	movs	r2, #1
 8009c44:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2201      	movs	r2, #1
 8009c4a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009c4c:	e025      	b.n	8009c9a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009c54:	2106      	movs	r1, #6
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	795b      	ldrb	r3, [r3, #5]
 8009c64:	4619      	mov	r1, r3
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 f90c 	bl	8009e84 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	791b      	ldrb	r3, [r3, #4]
 8009c70:	4619      	mov	r1, r3
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f000 f906 	bl	8009e84 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009c7e:	2302      	movs	r3, #2
 8009c80:	73fb      	strb	r3, [r7, #15]
      break;
 8009c82:	e00a      	b.n	8009c9a <USBH_HandleControl+0x2de>

    default:
      break;
 8009c84:	bf00      	nop
 8009c86:	e008      	b.n	8009c9a <USBH_HandleControl+0x2de>
      break;
 8009c88:	bf00      	nop
 8009c8a:	e006      	b.n	8009c9a <USBH_HandleControl+0x2de>
      break;
 8009c8c:	bf00      	nop
 8009c8e:	e004      	b.n	8009c9a <USBH_HandleControl+0x2de>
      break;
 8009c90:	bf00      	nop
 8009c92:	e002      	b.n	8009c9a <USBH_HandleControl+0x2de>
      break;
 8009c94:	bf00      	nop
 8009c96:	e000      	b.n	8009c9a <USBH_HandleControl+0x2de>
      break;
 8009c98:	bf00      	nop
  }

  return status;
 8009c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3710      	adds	r7, #16
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b088      	sub	sp, #32
 8009ca8:	af04      	add	r7, sp, #16
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	4613      	mov	r3, r2
 8009cb0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009cb2:	79f9      	ldrb	r1, [r7, #7]
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	9303      	str	r3, [sp, #12]
 8009cb8:	2308      	movs	r3, #8
 8009cba:	9302      	str	r3, [sp, #8]
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	9301      	str	r3, [sp, #4]
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	9300      	str	r3, [sp, #0]
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	68f8      	ldr	r0, [r7, #12]
 8009cca:	f000 fb46 	bl	800a35a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b088      	sub	sp, #32
 8009cdc:	af04      	add	r7, sp, #16
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	60b9      	str	r1, [r7, #8]
 8009ce2:	4611      	mov	r1, r2
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	460b      	mov	r3, r1
 8009ce8:	80fb      	strh	r3, [r7, #6]
 8009cea:	4613      	mov	r3, r2
 8009cec:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d001      	beq.n	8009cfc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009cfc:	7979      	ldrb	r1, [r7, #5]
 8009cfe:	7e3b      	ldrb	r3, [r7, #24]
 8009d00:	9303      	str	r3, [sp, #12]
 8009d02:	88fb      	ldrh	r3, [r7, #6]
 8009d04:	9302      	str	r3, [sp, #8]
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	9301      	str	r3, [sp, #4]
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	9300      	str	r3, [sp, #0]
 8009d0e:	2300      	movs	r3, #0
 8009d10:	2200      	movs	r2, #0
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f000 fb21 	bl	800a35a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b088      	sub	sp, #32
 8009d26:	af04      	add	r7, sp, #16
 8009d28:	60f8      	str	r0, [r7, #12]
 8009d2a:	60b9      	str	r1, [r7, #8]
 8009d2c:	4611      	mov	r1, r2
 8009d2e:	461a      	mov	r2, r3
 8009d30:	460b      	mov	r3, r1
 8009d32:	80fb      	strh	r3, [r7, #6]
 8009d34:	4613      	mov	r3, r2
 8009d36:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d38:	7979      	ldrb	r1, [r7, #5]
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	9303      	str	r3, [sp, #12]
 8009d3e:	88fb      	ldrh	r3, [r7, #6]
 8009d40:	9302      	str	r3, [sp, #8]
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	9301      	str	r3, [sp, #4]
 8009d46:	2301      	movs	r3, #1
 8009d48:	9300      	str	r3, [sp, #0]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	68f8      	ldr	r0, [r7, #12]
 8009d50:	f000 fb03 	bl	800a35a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009d54:	2300      	movs	r3, #0

}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}

08009d5e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009d5e:	b580      	push	{r7, lr}
 8009d60:	b088      	sub	sp, #32
 8009d62:	af04      	add	r7, sp, #16
 8009d64:	60f8      	str	r0, [r7, #12]
 8009d66:	60b9      	str	r1, [r7, #8]
 8009d68:	4611      	mov	r1, r2
 8009d6a:	461a      	mov	r2, r3
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	80fb      	strh	r3, [r7, #6]
 8009d70:	4613      	mov	r3, r2
 8009d72:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d001      	beq.n	8009d82 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d82:	7979      	ldrb	r1, [r7, #5]
 8009d84:	7e3b      	ldrb	r3, [r7, #24]
 8009d86:	9303      	str	r3, [sp, #12]
 8009d88:	88fb      	ldrh	r3, [r7, #6]
 8009d8a:	9302      	str	r3, [sp, #8]
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	9301      	str	r3, [sp, #4]
 8009d90:	2301      	movs	r3, #1
 8009d92:	9300      	str	r3, [sp, #0]
 8009d94:	2302      	movs	r3, #2
 8009d96:	2200      	movs	r2, #0
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	f000 fade 	bl	800a35a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009d9e:	2300      	movs	r3, #0
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3710      	adds	r7, #16
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b088      	sub	sp, #32
 8009dac:	af04      	add	r7, sp, #16
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	4611      	mov	r1, r2
 8009db4:	461a      	mov	r2, r3
 8009db6:	460b      	mov	r3, r1
 8009db8:	80fb      	strh	r3, [r7, #6]
 8009dba:	4613      	mov	r3, r2
 8009dbc:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009dbe:	7979      	ldrb	r1, [r7, #5]
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	9303      	str	r3, [sp, #12]
 8009dc4:	88fb      	ldrh	r3, [r7, #6]
 8009dc6:	9302      	str	r3, [sp, #8]
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	9301      	str	r3, [sp, #4]
 8009dcc:	2301      	movs	r3, #1
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	2302      	movs	r3, #2
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f000 fac0 	bl	800a35a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3710      	adds	r7, #16
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}

08009de4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b086      	sub	sp, #24
 8009de8:	af04      	add	r7, sp, #16
 8009dea:	6078      	str	r0, [r7, #4]
 8009dec:	4608      	mov	r0, r1
 8009dee:	4611      	mov	r1, r2
 8009df0:	461a      	mov	r2, r3
 8009df2:	4603      	mov	r3, r0
 8009df4:	70fb      	strb	r3, [r7, #3]
 8009df6:	460b      	mov	r3, r1
 8009df8:	70bb      	strb	r3, [r7, #2]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009dfe:	7878      	ldrb	r0, [r7, #1]
 8009e00:	78ba      	ldrb	r2, [r7, #2]
 8009e02:	78f9      	ldrb	r1, [r7, #3]
 8009e04:	8b3b      	ldrh	r3, [r7, #24]
 8009e06:	9302      	str	r3, [sp, #8]
 8009e08:	7d3b      	ldrb	r3, [r7, #20]
 8009e0a:	9301      	str	r3, [sp, #4]
 8009e0c:	7c3b      	ldrb	r3, [r7, #16]
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	4603      	mov	r3, r0
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 fa53 	bl	800a2be <USBH_LL_OpenPipe>

  return USBH_OK;
 8009e18:	2300      	movs	r3, #0
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009e22:	b580      	push	{r7, lr}
 8009e24:	b082      	sub	sp, #8
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
 8009e2a:	460b      	mov	r3, r1
 8009e2c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009e2e:	78fb      	ldrb	r3, [r7, #3]
 8009e30:	4619      	mov	r1, r3
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 fa72 	bl	800a31c <USBH_LL_ClosePipe>

  return USBH_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3708      	adds	r7, #8
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b084      	sub	sp, #16
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 f836 	bl	8009ec0 <USBH_GetFreePipe>
 8009e54:	4603      	mov	r3, r0
 8009e56:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009e58:	89fb      	ldrh	r3, [r7, #14]
 8009e5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d00a      	beq.n	8009e78 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009e62:	78fa      	ldrb	r2, [r7, #3]
 8009e64:	89fb      	ldrh	r3, [r7, #14]
 8009e66:	f003 030f 	and.w	r3, r3, #15
 8009e6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009e6e:	6879      	ldr	r1, [r7, #4]
 8009e70:	33e0      	adds	r3, #224	@ 0xe0
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	440b      	add	r3, r1
 8009e76:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009e78:	89fb      	ldrh	r3, [r7, #14]
 8009e7a:	b2db      	uxtb	r3, r3
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3710      	adds	r7, #16
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}

08009e84 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b083      	sub	sp, #12
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009e90:	78fb      	ldrb	r3, [r7, #3]
 8009e92:	2b0f      	cmp	r3, #15
 8009e94:	d80d      	bhi.n	8009eb2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009e96:	78fb      	ldrb	r3, [r7, #3]
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	33e0      	adds	r3, #224	@ 0xe0
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	4413      	add	r3, r2
 8009ea0:	685a      	ldr	r2, [r3, #4]
 8009ea2:	78fb      	ldrb	r3, [r7, #3]
 8009ea4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009ea8:	6879      	ldr	r1, [r7, #4]
 8009eaa:	33e0      	adds	r3, #224	@ 0xe0
 8009eac:	009b      	lsls	r3, r3, #2
 8009eae:	440b      	add	r3, r1
 8009eb0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009eb2:	2300      	movs	r3, #0
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	370c      	adds	r7, #12
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr

08009ec0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b085      	sub	sp, #20
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009ecc:	2300      	movs	r3, #0
 8009ece:	73fb      	strb	r3, [r7, #15]
 8009ed0:	e00f      	b.n	8009ef2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009ed2:	7bfb      	ldrb	r3, [r7, #15]
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	33e0      	adds	r3, #224	@ 0xe0
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	4413      	add	r3, r2
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d102      	bne.n	8009eec <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009ee6:	7bfb      	ldrb	r3, [r7, #15]
 8009ee8:	b29b      	uxth	r3, r3
 8009eea:	e007      	b.n	8009efc <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009eec:	7bfb      	ldrb	r3, [r7, #15]
 8009eee:	3301      	adds	r3, #1
 8009ef0:	73fb      	strb	r3, [r7, #15]
 8009ef2:	7bfb      	ldrb	r3, [r7, #15]
 8009ef4:	2b0f      	cmp	r3, #15
 8009ef6:	d9ec      	bls.n	8009ed2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009ef8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3714      	adds	r7, #20
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	490e      	ldr	r1, [pc, #56]	@ (8009f48 <MX_USB_HOST_Init+0x40>)
 8009f10:	480e      	ldr	r0, [pc, #56]	@ (8009f4c <MX_USB_HOST_Init+0x44>)
 8009f12:	f7fe fb15 	bl	8008540 <USBH_Init>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d001      	beq.n	8009f20 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009f1c:	f7f7 fb74 	bl	8001608 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009f20:	490b      	ldr	r1, [pc, #44]	@ (8009f50 <MX_USB_HOST_Init+0x48>)
 8009f22:	480a      	ldr	r0, [pc, #40]	@ (8009f4c <MX_USB_HOST_Init+0x44>)
 8009f24:	f7fe fbb9 	bl	800869a <USBH_RegisterClass>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d001      	beq.n	8009f32 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009f2e:	f7f7 fb6b 	bl	8001608 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009f32:	4806      	ldr	r0, [pc, #24]	@ (8009f4c <MX_USB_HOST_Init+0x44>)
 8009f34:	f7fe fc3d 	bl	80087b2 <USBH_Start>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d001      	beq.n	8009f42 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009f3e:	f7f7 fb63 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009f42:	bf00      	nop
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	08009f69 	.word	0x08009f69
 8009f4c:	20000688 	.word	0x20000688
 8009f50:	2000000c 	.word	0x2000000c

08009f54 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009f58:	4802      	ldr	r0, [pc, #8]	@ (8009f64 <MX_USB_HOST_Process+0x10>)
 8009f5a:	f7fe fc3b 	bl	80087d4 <USBH_Process>
}
 8009f5e:	bf00      	nop
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	20000688 	.word	0x20000688

08009f68 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	460b      	mov	r3, r1
 8009f72:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009f74:	78fb      	ldrb	r3, [r7, #3]
 8009f76:	3b01      	subs	r3, #1
 8009f78:	2b04      	cmp	r3, #4
 8009f7a:	d819      	bhi.n	8009fb0 <USBH_UserProcess+0x48>
 8009f7c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f84 <USBH_UserProcess+0x1c>)
 8009f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f82:	bf00      	nop
 8009f84:	08009fb1 	.word	0x08009fb1
 8009f88:	08009fa1 	.word	0x08009fa1
 8009f8c:	08009fb1 	.word	0x08009fb1
 8009f90:	08009fa9 	.word	0x08009fa9
 8009f94:	08009f99 	.word	0x08009f99
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009f98:	4b09      	ldr	r3, [pc, #36]	@ (8009fc0 <USBH_UserProcess+0x58>)
 8009f9a:	2203      	movs	r2, #3
 8009f9c:	701a      	strb	r2, [r3, #0]
  break;
 8009f9e:	e008      	b.n	8009fb2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009fa0:	4b07      	ldr	r3, [pc, #28]	@ (8009fc0 <USBH_UserProcess+0x58>)
 8009fa2:	2202      	movs	r2, #2
 8009fa4:	701a      	strb	r2, [r3, #0]
  break;
 8009fa6:	e004      	b.n	8009fb2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009fa8:	4b05      	ldr	r3, [pc, #20]	@ (8009fc0 <USBH_UserProcess+0x58>)
 8009faa:	2201      	movs	r2, #1
 8009fac:	701a      	strb	r2, [r3, #0]
  break;
 8009fae:	e000      	b.n	8009fb2 <USBH_UserProcess+0x4a>

  default:
  break;
 8009fb0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009fb2:	bf00      	nop
 8009fb4:	370c      	adds	r7, #12
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop
 8009fc0:	20000a60 	.word	0x20000a60

08009fc4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b08a      	sub	sp, #40	@ 0x28
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009fcc:	f107 0314 	add.w	r3, r7, #20
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	601a      	str	r2, [r3, #0]
 8009fd4:	605a      	str	r2, [r3, #4]
 8009fd6:	609a      	str	r2, [r3, #8]
 8009fd8:	60da      	str	r2, [r3, #12]
 8009fda:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009fe4:	d147      	bne.n	800a076 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	613b      	str	r3, [r7, #16]
 8009fea:	4b25      	ldr	r3, [pc, #148]	@ (800a080 <HAL_HCD_MspInit+0xbc>)
 8009fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fee:	4a24      	ldr	r2, [pc, #144]	@ (800a080 <HAL_HCD_MspInit+0xbc>)
 8009ff0:	f043 0301 	orr.w	r3, r3, #1
 8009ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ff6:	4b22      	ldr	r3, [pc, #136]	@ (800a080 <HAL_HCD_MspInit+0xbc>)
 8009ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ffa:	f003 0301 	and.w	r3, r3, #1
 8009ffe:	613b      	str	r3, [r7, #16]
 800a000:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a002:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a008:	2300      	movs	r3, #0
 800a00a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a00c:	2300      	movs	r3, #0
 800a00e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a010:	f107 0314 	add.w	r3, r7, #20
 800a014:	4619      	mov	r1, r3
 800a016:	481b      	ldr	r0, [pc, #108]	@ (800a084 <HAL_HCD_MspInit+0xc0>)
 800a018:	f7f8 fc36 	bl	8002888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a01c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a022:	2302      	movs	r3, #2
 800a024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a026:	2300      	movs	r3, #0
 800a028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a02a:	2300      	movs	r3, #0
 800a02c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a02e:	230a      	movs	r3, #10
 800a030:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a032:	f107 0314 	add.w	r3, r7, #20
 800a036:	4619      	mov	r1, r3
 800a038:	4812      	ldr	r0, [pc, #72]	@ (800a084 <HAL_HCD_MspInit+0xc0>)
 800a03a:	f7f8 fc25 	bl	8002888 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a03e:	4b10      	ldr	r3, [pc, #64]	@ (800a080 <HAL_HCD_MspInit+0xbc>)
 800a040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a042:	4a0f      	ldr	r2, [pc, #60]	@ (800a080 <HAL_HCD_MspInit+0xbc>)
 800a044:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a048:	6353      	str	r3, [r2, #52]	@ 0x34
 800a04a:	2300      	movs	r3, #0
 800a04c:	60fb      	str	r3, [r7, #12]
 800a04e:	4b0c      	ldr	r3, [pc, #48]	@ (800a080 <HAL_HCD_MspInit+0xbc>)
 800a050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a052:	4a0b      	ldr	r2, [pc, #44]	@ (800a080 <HAL_HCD_MspInit+0xbc>)
 800a054:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a058:	6453      	str	r3, [r2, #68]	@ 0x44
 800a05a:	4b09      	ldr	r3, [pc, #36]	@ (800a080 <HAL_HCD_MspInit+0xbc>)
 800a05c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a05e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a062:	60fb      	str	r3, [r7, #12]
 800a064:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a066:	2200      	movs	r2, #0
 800a068:	2100      	movs	r1, #0
 800a06a:	2043      	movs	r0, #67	@ 0x43
 800a06c:	f7f8 fad9 	bl	8002622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a070:	2043      	movs	r0, #67	@ 0x43
 800a072:	f7f8 faf2 	bl	800265a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a076:	bf00      	nop
 800a078:	3728      	adds	r7, #40	@ 0x28
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}
 800a07e:	bf00      	nop
 800a080:	40023800 	.word	0x40023800
 800a084:	40020000 	.word	0x40020000

0800a088 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b082      	sub	sp, #8
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a096:	4618      	mov	r0, r3
 800a098:	f7fe ff73 	bl	8008f82 <USBH_LL_IncTimer>
}
 800a09c:	bf00      	nop
 800a09e:	3708      	adds	r7, #8
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7fe ffab 	bl	800900e <USBH_LL_Connect>
}
 800a0b8:	bf00      	nop
 800a0ba:	3708      	adds	r7, #8
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f7fe ffb4 	bl	800903c <USBH_LL_Disconnect>
}
 800a0d4:	bf00      	nop
 800a0d6:	3708      	adds	r7, #8
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}

0800a0dc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b083      	sub	sp, #12
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	460b      	mov	r3, r1
 800a0e6:	70fb      	strb	r3, [r7, #3]
 800a0e8:	4613      	mov	r3, r2
 800a0ea:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a0ec:	bf00      	nop
 800a0ee:	370c      	adds	r7, #12
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b082      	sub	sp, #8
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a106:	4618      	mov	r0, r3
 800a108:	f7fe ff65 	bl	8008fd6 <USBH_LL_PortEnabled>
}
 800a10c:	bf00      	nop
 800a10e:	3708      	adds	r7, #8
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b082      	sub	sp, #8
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a122:	4618      	mov	r0, r3
 800a124:	f7fe ff65 	bl	8008ff2 <USBH_LL_PortDisabled>
}
 800a128:	bf00      	nop
 800a12a:	3708      	adds	r7, #8
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b082      	sub	sp, #8
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a13e:	2b01      	cmp	r3, #1
 800a140:	d12a      	bne.n	800a198 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a142:	4a18      	ldr	r2, [pc, #96]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	4a15      	ldr	r2, [pc, #84]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a14e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a152:	4b14      	ldr	r3, [pc, #80]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a154:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a158:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a15a:	4b12      	ldr	r3, [pc, #72]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a15c:	2208      	movs	r2, #8
 800a15e:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a160:	4b10      	ldr	r3, [pc, #64]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a162:	2201      	movs	r2, #1
 800a164:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a166:	4b0f      	ldr	r3, [pc, #60]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a168:	2200      	movs	r2, #0
 800a16a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a16c:	4b0d      	ldr	r3, [pc, #52]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a16e:	2202      	movs	r2, #2
 800a170:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a172:	4b0c      	ldr	r3, [pc, #48]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a174:	2200      	movs	r2, #0
 800a176:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a178:	480a      	ldr	r0, [pc, #40]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a17a:	f7f8 fd3a 	bl	8002bf2 <HAL_HCD_Init>
 800a17e:	4603      	mov	r3, r0
 800a180:	2b00      	cmp	r3, #0
 800a182:	d001      	beq.n	800a188 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a184:	f7f7 fa40 	bl	8001608 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a188:	4806      	ldr	r0, [pc, #24]	@ (800a1a4 <USBH_LL_Init+0x74>)
 800a18a:	f7f9 f99b 	bl	80034c4 <HAL_HCD_GetCurrentFrame>
 800a18e:	4603      	mov	r3, r0
 800a190:	4619      	mov	r1, r3
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f7fe fee6 	bl	8008f64 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a198:	2300      	movs	r3, #0
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3708      	adds	r7, #8
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}
 800a1a2:	bf00      	nop
 800a1a4:	20000a64 	.word	0x20000a64

0800a1a8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f7f9 f908 	bl	80033d4 <HAL_HCD_Start>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1c8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	f000 f95e 	bl	800a48c <USBH_Get_USB_Status>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3710      	adds	r7, #16
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}

0800a1de <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b084      	sub	sp, #16
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f7f9 f910 	bl	800341a <HAL_HCD_Stop>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1fe:	7bfb      	ldrb	r3, [r7, #15]
 800a200:	4618      	mov	r0, r3
 800a202:	f000 f943 	bl	800a48c <USBH_Get_USB_Status>
 800a206:	4603      	mov	r3, r0
 800a208:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a20a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3710      	adds	r7, #16
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b084      	sub	sp, #16
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a21c:	2301      	movs	r3, #1
 800a21e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a226:	4618      	mov	r0, r3
 800a228:	f7f9 f95a 	bl	80034e0 <HAL_HCD_GetCurrentSpeed>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b02      	cmp	r3, #2
 800a230:	d00c      	beq.n	800a24c <USBH_LL_GetSpeed+0x38>
 800a232:	2b02      	cmp	r3, #2
 800a234:	d80d      	bhi.n	800a252 <USBH_LL_GetSpeed+0x3e>
 800a236:	2b00      	cmp	r3, #0
 800a238:	d002      	beq.n	800a240 <USBH_LL_GetSpeed+0x2c>
 800a23a:	2b01      	cmp	r3, #1
 800a23c:	d003      	beq.n	800a246 <USBH_LL_GetSpeed+0x32>
 800a23e:	e008      	b.n	800a252 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a240:	2300      	movs	r3, #0
 800a242:	73fb      	strb	r3, [r7, #15]
    break;
 800a244:	e008      	b.n	800a258 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a246:	2301      	movs	r3, #1
 800a248:	73fb      	strb	r3, [r7, #15]
    break;
 800a24a:	e005      	b.n	800a258 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a24c:	2302      	movs	r3, #2
 800a24e:	73fb      	strb	r3, [r7, #15]
    break;
 800a250:	e002      	b.n	800a258 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a252:	2301      	movs	r3, #1
 800a254:	73fb      	strb	r3, [r7, #15]
    break;
 800a256:	bf00      	nop
  }
  return  speed;
 800a258:	7bfb      	ldrb	r3, [r7, #15]
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3710      	adds	r7, #16
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}

0800a262 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a262:	b580      	push	{r7, lr}
 800a264:	b084      	sub	sp, #16
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a26a:	2300      	movs	r3, #0
 800a26c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a26e:	2300      	movs	r3, #0
 800a270:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a278:	4618      	mov	r0, r3
 800a27a:	f7f9 f8eb 	bl	8003454 <HAL_HCD_ResetPort>
 800a27e:	4603      	mov	r3, r0
 800a280:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a282:	7bfb      	ldrb	r3, [r7, #15]
 800a284:	4618      	mov	r0, r3
 800a286:	f000 f901 	bl	800a48c <USBH_Get_USB_Status>
 800a28a:	4603      	mov	r3, r0
 800a28c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a28e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3710      	adds	r7, #16
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2aa:	78fa      	ldrb	r2, [r7, #3]
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7f9 f8f3 	bl	800349a <HAL_HCD_HC_GetXferCount>
 800a2b4:	4603      	mov	r3, r0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3708      	adds	r7, #8
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}

0800a2be <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a2be:	b590      	push	{r4, r7, lr}
 800a2c0:	b089      	sub	sp, #36	@ 0x24
 800a2c2:	af04      	add	r7, sp, #16
 800a2c4:	6078      	str	r0, [r7, #4]
 800a2c6:	4608      	mov	r0, r1
 800a2c8:	4611      	mov	r1, r2
 800a2ca:	461a      	mov	r2, r3
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	70fb      	strb	r3, [r7, #3]
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	70bb      	strb	r3, [r7, #2]
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2d8:	2300      	movs	r3, #0
 800a2da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a2e6:	787c      	ldrb	r4, [r7, #1]
 800a2e8:	78ba      	ldrb	r2, [r7, #2]
 800a2ea:	78f9      	ldrb	r1, [r7, #3]
 800a2ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a2ee:	9302      	str	r3, [sp, #8]
 800a2f0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a2f4:	9301      	str	r3, [sp, #4]
 800a2f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a2fa:	9300      	str	r3, [sp, #0]
 800a2fc:	4623      	mov	r3, r4
 800a2fe:	f7f8 fcdf 	bl	8002cc0 <HAL_HCD_HC_Init>
 800a302:	4603      	mov	r3, r0
 800a304:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a306:	7bfb      	ldrb	r3, [r7, #15]
 800a308:	4618      	mov	r0, r3
 800a30a:	f000 f8bf 	bl	800a48c <USBH_Get_USB_Status>
 800a30e:	4603      	mov	r3, r0
 800a310:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a312:	7bbb      	ldrb	r3, [r7, #14]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3714      	adds	r7, #20
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd90      	pop	{r4, r7, pc}

0800a31c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b084      	sub	sp, #16
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	460b      	mov	r3, r1
 800a326:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a328:	2300      	movs	r3, #0
 800a32a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a32c:	2300      	movs	r3, #0
 800a32e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a336:	78fa      	ldrb	r2, [r7, #3]
 800a338:	4611      	mov	r1, r2
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7f8 fd78 	bl	8002e30 <HAL_HCD_HC_Halt>
 800a340:	4603      	mov	r3, r0
 800a342:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a344:	7bfb      	ldrb	r3, [r7, #15]
 800a346:	4618      	mov	r0, r3
 800a348:	f000 f8a0 	bl	800a48c <USBH_Get_USB_Status>
 800a34c:	4603      	mov	r3, r0
 800a34e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a350:	7bbb      	ldrb	r3, [r7, #14]
}
 800a352:	4618      	mov	r0, r3
 800a354:	3710      	adds	r7, #16
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}

0800a35a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a35a:	b590      	push	{r4, r7, lr}
 800a35c:	b089      	sub	sp, #36	@ 0x24
 800a35e:	af04      	add	r7, sp, #16
 800a360:	6078      	str	r0, [r7, #4]
 800a362:	4608      	mov	r0, r1
 800a364:	4611      	mov	r1, r2
 800a366:	461a      	mov	r2, r3
 800a368:	4603      	mov	r3, r0
 800a36a:	70fb      	strb	r3, [r7, #3]
 800a36c:	460b      	mov	r3, r1
 800a36e:	70bb      	strb	r3, [r7, #2]
 800a370:	4613      	mov	r3, r2
 800a372:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a374:	2300      	movs	r3, #0
 800a376:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a378:	2300      	movs	r3, #0
 800a37a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a382:	787c      	ldrb	r4, [r7, #1]
 800a384:	78ba      	ldrb	r2, [r7, #2]
 800a386:	78f9      	ldrb	r1, [r7, #3]
 800a388:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a38c:	9303      	str	r3, [sp, #12]
 800a38e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a390:	9302      	str	r3, [sp, #8]
 800a392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a394:	9301      	str	r3, [sp, #4]
 800a396:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a39a:	9300      	str	r3, [sp, #0]
 800a39c:	4623      	mov	r3, r4
 800a39e:	f7f8 fd6b 	bl	8002e78 <HAL_HCD_HC_SubmitRequest>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a3a6:	7bfb      	ldrb	r3, [r7, #15]
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	f000 f86f 	bl	800a48c <USBH_Get_USB_Status>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3714      	adds	r7, #20
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd90      	pop	{r4, r7, pc}

0800a3bc <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b082      	sub	sp, #8
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
 800a3c4:	460b      	mov	r3, r1
 800a3c6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a3ce:	78fa      	ldrb	r2, [r7, #3]
 800a3d0:	4611      	mov	r1, r2
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f7f9 f84c 	bl	8003470 <HAL_HCD_HC_GetURBState>
 800a3d8:	4603      	mov	r3, r0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3708      	adds	r7, #8
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}

0800a3e2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a3e2:	b580      	push	{r7, lr}
 800a3e4:	b082      	sub	sp, #8
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a3f4:	2b01      	cmp	r3, #1
 800a3f6:	d103      	bne.n	800a400 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a3f8:	78fb      	ldrb	r3, [r7, #3]
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f000 f872 	bl	800a4e4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a400:	20c8      	movs	r0, #200	@ 0xc8
 800a402:	f7f7 fc43 	bl	8001c8c <HAL_Delay>
  return USBH_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3708      	adds	r7, #8
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	460b      	mov	r3, r1
 800a41a:	70fb      	strb	r3, [r7, #3]
 800a41c:	4613      	mov	r3, r2
 800a41e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a426:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a428:	78fa      	ldrb	r2, [r7, #3]
 800a42a:	68f9      	ldr	r1, [r7, #12]
 800a42c:	4613      	mov	r3, r2
 800a42e:	011b      	lsls	r3, r3, #4
 800a430:	1a9b      	subs	r3, r3, r2
 800a432:	009b      	lsls	r3, r3, #2
 800a434:	440b      	add	r3, r1
 800a436:	3317      	adds	r3, #23
 800a438:	781b      	ldrb	r3, [r3, #0]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d00a      	beq.n	800a454 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a43e:	78fa      	ldrb	r2, [r7, #3]
 800a440:	68f9      	ldr	r1, [r7, #12]
 800a442:	4613      	mov	r3, r2
 800a444:	011b      	lsls	r3, r3, #4
 800a446:	1a9b      	subs	r3, r3, r2
 800a448:	009b      	lsls	r3, r3, #2
 800a44a:	440b      	add	r3, r1
 800a44c:	333c      	adds	r3, #60	@ 0x3c
 800a44e:	78ba      	ldrb	r2, [r7, #2]
 800a450:	701a      	strb	r2, [r3, #0]
 800a452:	e009      	b.n	800a468 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a454:	78fa      	ldrb	r2, [r7, #3]
 800a456:	68f9      	ldr	r1, [r7, #12]
 800a458:	4613      	mov	r3, r2
 800a45a:	011b      	lsls	r3, r3, #4
 800a45c:	1a9b      	subs	r3, r3, r2
 800a45e:	009b      	lsls	r3, r3, #2
 800a460:	440b      	add	r3, r1
 800a462:	333d      	adds	r3, #61	@ 0x3d
 800a464:	78ba      	ldrb	r2, [r7, #2]
 800a466:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3714      	adds	r7, #20
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b082      	sub	sp, #8
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f7f7 fc04 	bl	8001c8c <HAL_Delay>
}
 800a484:	bf00      	nop
 800a486:	3708      	adds	r7, #8
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}

0800a48c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b085      	sub	sp, #20
 800a490:	af00      	add	r7, sp, #0
 800a492:	4603      	mov	r3, r0
 800a494:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a49a:	79fb      	ldrb	r3, [r7, #7]
 800a49c:	2b03      	cmp	r3, #3
 800a49e:	d817      	bhi.n	800a4d0 <USBH_Get_USB_Status+0x44>
 800a4a0:	a201      	add	r2, pc, #4	@ (adr r2, 800a4a8 <USBH_Get_USB_Status+0x1c>)
 800a4a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4a6:	bf00      	nop
 800a4a8:	0800a4b9 	.word	0x0800a4b9
 800a4ac:	0800a4bf 	.word	0x0800a4bf
 800a4b0:	0800a4c5 	.word	0x0800a4c5
 800a4b4:	0800a4cb 	.word	0x0800a4cb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	73fb      	strb	r3, [r7, #15]
    break;
 800a4bc:	e00b      	b.n	800a4d6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a4be:	2302      	movs	r3, #2
 800a4c0:	73fb      	strb	r3, [r7, #15]
    break;
 800a4c2:	e008      	b.n	800a4d6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	73fb      	strb	r3, [r7, #15]
    break;
 800a4c8:	e005      	b.n	800a4d6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a4ca:	2302      	movs	r3, #2
 800a4cc:	73fb      	strb	r3, [r7, #15]
    break;
 800a4ce:	e002      	b.n	800a4d6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a4d0:	2302      	movs	r3, #2
 800a4d2:	73fb      	strb	r3, [r7, #15]
    break;
 800a4d4:	bf00      	nop
  }
  return usb_status;
 800a4d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3714      	adds	r7, #20
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a4ee:	79fb      	ldrb	r3, [r7, #7]
 800a4f0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a4f2:	79fb      	ldrb	r3, [r7, #7]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d102      	bne.n	800a4fe <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	73fb      	strb	r3, [r7, #15]
 800a4fc:	e001      	b.n	800a502 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800a4fe:	2300      	movs	r3, #0
 800a500:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a502:	7bfb      	ldrb	r3, [r7, #15]
 800a504:	461a      	mov	r2, r3
 800a506:	2101      	movs	r1, #1
 800a508:	4803      	ldr	r0, [pc, #12]	@ (800a518 <MX_DriverVbusFS+0x34>)
 800a50a:	f7f8 fb59 	bl	8002bc0 <HAL_GPIO_WritePin>
}
 800a50e:	bf00      	nop
 800a510:	3710      	adds	r7, #16
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	40020800 	.word	0x40020800

0800a51c <malloc>:
 800a51c:	4b02      	ldr	r3, [pc, #8]	@ (800a528 <malloc+0xc>)
 800a51e:	4601      	mov	r1, r0
 800a520:	6818      	ldr	r0, [r3, #0]
 800a522:	f000 b82d 	b.w	800a580 <_malloc_r>
 800a526:	bf00      	nop
 800a528:	2000002c 	.word	0x2000002c

0800a52c <free>:
 800a52c:	4b02      	ldr	r3, [pc, #8]	@ (800a538 <free+0xc>)
 800a52e:	4601      	mov	r1, r0
 800a530:	6818      	ldr	r0, [r3, #0]
 800a532:	f000 b8f5 	b.w	800a720 <_free_r>
 800a536:	bf00      	nop
 800a538:	2000002c 	.word	0x2000002c

0800a53c <sbrk_aligned>:
 800a53c:	b570      	push	{r4, r5, r6, lr}
 800a53e:	4e0f      	ldr	r6, [pc, #60]	@ (800a57c <sbrk_aligned+0x40>)
 800a540:	460c      	mov	r4, r1
 800a542:	6831      	ldr	r1, [r6, #0]
 800a544:	4605      	mov	r5, r0
 800a546:	b911      	cbnz	r1, 800a54e <sbrk_aligned+0x12>
 800a548:	f000 f8ae 	bl	800a6a8 <_sbrk_r>
 800a54c:	6030      	str	r0, [r6, #0]
 800a54e:	4621      	mov	r1, r4
 800a550:	4628      	mov	r0, r5
 800a552:	f000 f8a9 	bl	800a6a8 <_sbrk_r>
 800a556:	1c43      	adds	r3, r0, #1
 800a558:	d103      	bne.n	800a562 <sbrk_aligned+0x26>
 800a55a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a55e:	4620      	mov	r0, r4
 800a560:	bd70      	pop	{r4, r5, r6, pc}
 800a562:	1cc4      	adds	r4, r0, #3
 800a564:	f024 0403 	bic.w	r4, r4, #3
 800a568:	42a0      	cmp	r0, r4
 800a56a:	d0f8      	beq.n	800a55e <sbrk_aligned+0x22>
 800a56c:	1a21      	subs	r1, r4, r0
 800a56e:	4628      	mov	r0, r5
 800a570:	f000 f89a 	bl	800a6a8 <_sbrk_r>
 800a574:	3001      	adds	r0, #1
 800a576:	d1f2      	bne.n	800a55e <sbrk_aligned+0x22>
 800a578:	e7ef      	b.n	800a55a <sbrk_aligned+0x1e>
 800a57a:	bf00      	nop
 800a57c:	20000e44 	.word	0x20000e44

0800a580 <_malloc_r>:
 800a580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a584:	1ccd      	adds	r5, r1, #3
 800a586:	f025 0503 	bic.w	r5, r5, #3
 800a58a:	3508      	adds	r5, #8
 800a58c:	2d0c      	cmp	r5, #12
 800a58e:	bf38      	it	cc
 800a590:	250c      	movcc	r5, #12
 800a592:	2d00      	cmp	r5, #0
 800a594:	4606      	mov	r6, r0
 800a596:	db01      	blt.n	800a59c <_malloc_r+0x1c>
 800a598:	42a9      	cmp	r1, r5
 800a59a:	d904      	bls.n	800a5a6 <_malloc_r+0x26>
 800a59c:	230c      	movs	r3, #12
 800a59e:	6033      	str	r3, [r6, #0]
 800a5a0:	2000      	movs	r0, #0
 800a5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a67c <_malloc_r+0xfc>
 800a5aa:	f000 f869 	bl	800a680 <__malloc_lock>
 800a5ae:	f8d8 3000 	ldr.w	r3, [r8]
 800a5b2:	461c      	mov	r4, r3
 800a5b4:	bb44      	cbnz	r4, 800a608 <_malloc_r+0x88>
 800a5b6:	4629      	mov	r1, r5
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	f7ff ffbf 	bl	800a53c <sbrk_aligned>
 800a5be:	1c43      	adds	r3, r0, #1
 800a5c0:	4604      	mov	r4, r0
 800a5c2:	d158      	bne.n	800a676 <_malloc_r+0xf6>
 800a5c4:	f8d8 4000 	ldr.w	r4, [r8]
 800a5c8:	4627      	mov	r7, r4
 800a5ca:	2f00      	cmp	r7, #0
 800a5cc:	d143      	bne.n	800a656 <_malloc_r+0xd6>
 800a5ce:	2c00      	cmp	r4, #0
 800a5d0:	d04b      	beq.n	800a66a <_malloc_r+0xea>
 800a5d2:	6823      	ldr	r3, [r4, #0]
 800a5d4:	4639      	mov	r1, r7
 800a5d6:	4630      	mov	r0, r6
 800a5d8:	eb04 0903 	add.w	r9, r4, r3
 800a5dc:	f000 f864 	bl	800a6a8 <_sbrk_r>
 800a5e0:	4581      	cmp	r9, r0
 800a5e2:	d142      	bne.n	800a66a <_malloc_r+0xea>
 800a5e4:	6821      	ldr	r1, [r4, #0]
 800a5e6:	1a6d      	subs	r5, r5, r1
 800a5e8:	4629      	mov	r1, r5
 800a5ea:	4630      	mov	r0, r6
 800a5ec:	f7ff ffa6 	bl	800a53c <sbrk_aligned>
 800a5f0:	3001      	adds	r0, #1
 800a5f2:	d03a      	beq.n	800a66a <_malloc_r+0xea>
 800a5f4:	6823      	ldr	r3, [r4, #0]
 800a5f6:	442b      	add	r3, r5
 800a5f8:	6023      	str	r3, [r4, #0]
 800a5fa:	f8d8 3000 	ldr.w	r3, [r8]
 800a5fe:	685a      	ldr	r2, [r3, #4]
 800a600:	bb62      	cbnz	r2, 800a65c <_malloc_r+0xdc>
 800a602:	f8c8 7000 	str.w	r7, [r8]
 800a606:	e00f      	b.n	800a628 <_malloc_r+0xa8>
 800a608:	6822      	ldr	r2, [r4, #0]
 800a60a:	1b52      	subs	r2, r2, r5
 800a60c:	d420      	bmi.n	800a650 <_malloc_r+0xd0>
 800a60e:	2a0b      	cmp	r2, #11
 800a610:	d917      	bls.n	800a642 <_malloc_r+0xc2>
 800a612:	1961      	adds	r1, r4, r5
 800a614:	42a3      	cmp	r3, r4
 800a616:	6025      	str	r5, [r4, #0]
 800a618:	bf18      	it	ne
 800a61a:	6059      	strne	r1, [r3, #4]
 800a61c:	6863      	ldr	r3, [r4, #4]
 800a61e:	bf08      	it	eq
 800a620:	f8c8 1000 	streq.w	r1, [r8]
 800a624:	5162      	str	r2, [r4, r5]
 800a626:	604b      	str	r3, [r1, #4]
 800a628:	4630      	mov	r0, r6
 800a62a:	f000 f82f 	bl	800a68c <__malloc_unlock>
 800a62e:	f104 000b 	add.w	r0, r4, #11
 800a632:	1d23      	adds	r3, r4, #4
 800a634:	f020 0007 	bic.w	r0, r0, #7
 800a638:	1ac2      	subs	r2, r0, r3
 800a63a:	bf1c      	itt	ne
 800a63c:	1a1b      	subne	r3, r3, r0
 800a63e:	50a3      	strne	r3, [r4, r2]
 800a640:	e7af      	b.n	800a5a2 <_malloc_r+0x22>
 800a642:	6862      	ldr	r2, [r4, #4]
 800a644:	42a3      	cmp	r3, r4
 800a646:	bf0c      	ite	eq
 800a648:	f8c8 2000 	streq.w	r2, [r8]
 800a64c:	605a      	strne	r2, [r3, #4]
 800a64e:	e7eb      	b.n	800a628 <_malloc_r+0xa8>
 800a650:	4623      	mov	r3, r4
 800a652:	6864      	ldr	r4, [r4, #4]
 800a654:	e7ae      	b.n	800a5b4 <_malloc_r+0x34>
 800a656:	463c      	mov	r4, r7
 800a658:	687f      	ldr	r7, [r7, #4]
 800a65a:	e7b6      	b.n	800a5ca <_malloc_r+0x4a>
 800a65c:	461a      	mov	r2, r3
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	42a3      	cmp	r3, r4
 800a662:	d1fb      	bne.n	800a65c <_malloc_r+0xdc>
 800a664:	2300      	movs	r3, #0
 800a666:	6053      	str	r3, [r2, #4]
 800a668:	e7de      	b.n	800a628 <_malloc_r+0xa8>
 800a66a:	230c      	movs	r3, #12
 800a66c:	6033      	str	r3, [r6, #0]
 800a66e:	4630      	mov	r0, r6
 800a670:	f000 f80c 	bl	800a68c <__malloc_unlock>
 800a674:	e794      	b.n	800a5a0 <_malloc_r+0x20>
 800a676:	6005      	str	r5, [r0, #0]
 800a678:	e7d6      	b.n	800a628 <_malloc_r+0xa8>
 800a67a:	bf00      	nop
 800a67c:	20000e48 	.word	0x20000e48

0800a680 <__malloc_lock>:
 800a680:	4801      	ldr	r0, [pc, #4]	@ (800a688 <__malloc_lock+0x8>)
 800a682:	f000 b84b 	b.w	800a71c <__retarget_lock_acquire_recursive>
 800a686:	bf00      	nop
 800a688:	20000f84 	.word	0x20000f84

0800a68c <__malloc_unlock>:
 800a68c:	4801      	ldr	r0, [pc, #4]	@ (800a694 <__malloc_unlock+0x8>)
 800a68e:	f000 b846 	b.w	800a71e <__retarget_lock_release_recursive>
 800a692:	bf00      	nop
 800a694:	20000f84 	.word	0x20000f84

0800a698 <memset>:
 800a698:	4402      	add	r2, r0
 800a69a:	4603      	mov	r3, r0
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d100      	bne.n	800a6a2 <memset+0xa>
 800a6a0:	4770      	bx	lr
 800a6a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a6a6:	e7f9      	b.n	800a69c <memset+0x4>

0800a6a8 <_sbrk_r>:
 800a6a8:	b538      	push	{r3, r4, r5, lr}
 800a6aa:	4d06      	ldr	r5, [pc, #24]	@ (800a6c4 <_sbrk_r+0x1c>)
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	4604      	mov	r4, r0
 800a6b0:	4608      	mov	r0, r1
 800a6b2:	602b      	str	r3, [r5, #0]
 800a6b4:	f7f7 fa02 	bl	8001abc <_sbrk>
 800a6b8:	1c43      	adds	r3, r0, #1
 800a6ba:	d102      	bne.n	800a6c2 <_sbrk_r+0x1a>
 800a6bc:	682b      	ldr	r3, [r5, #0]
 800a6be:	b103      	cbz	r3, 800a6c2 <_sbrk_r+0x1a>
 800a6c0:	6023      	str	r3, [r4, #0]
 800a6c2:	bd38      	pop	{r3, r4, r5, pc}
 800a6c4:	20000f88 	.word	0x20000f88

0800a6c8 <__errno>:
 800a6c8:	4b01      	ldr	r3, [pc, #4]	@ (800a6d0 <__errno+0x8>)
 800a6ca:	6818      	ldr	r0, [r3, #0]
 800a6cc:	4770      	bx	lr
 800a6ce:	bf00      	nop
 800a6d0:	2000002c 	.word	0x2000002c

0800a6d4 <__libc_init_array>:
 800a6d4:	b570      	push	{r4, r5, r6, lr}
 800a6d6:	4d0d      	ldr	r5, [pc, #52]	@ (800a70c <__libc_init_array+0x38>)
 800a6d8:	4c0d      	ldr	r4, [pc, #52]	@ (800a710 <__libc_init_array+0x3c>)
 800a6da:	1b64      	subs	r4, r4, r5
 800a6dc:	10a4      	asrs	r4, r4, #2
 800a6de:	2600      	movs	r6, #0
 800a6e0:	42a6      	cmp	r6, r4
 800a6e2:	d109      	bne.n	800a6f8 <__libc_init_array+0x24>
 800a6e4:	4d0b      	ldr	r5, [pc, #44]	@ (800a714 <__libc_init_array+0x40>)
 800a6e6:	4c0c      	ldr	r4, [pc, #48]	@ (800a718 <__libc_init_array+0x44>)
 800a6e8:	f000 fe04 	bl	800b2f4 <_init>
 800a6ec:	1b64      	subs	r4, r4, r5
 800a6ee:	10a4      	asrs	r4, r4, #2
 800a6f0:	2600      	movs	r6, #0
 800a6f2:	42a6      	cmp	r6, r4
 800a6f4:	d105      	bne.n	800a702 <__libc_init_array+0x2e>
 800a6f6:	bd70      	pop	{r4, r5, r6, pc}
 800a6f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6fc:	4798      	blx	r3
 800a6fe:	3601      	adds	r6, #1
 800a700:	e7ee      	b.n	800a6e0 <__libc_init_array+0xc>
 800a702:	f855 3b04 	ldr.w	r3, [r5], #4
 800a706:	4798      	blx	r3
 800a708:	3601      	adds	r6, #1
 800a70a:	e7f2      	b.n	800a6f2 <__libc_init_array+0x1e>
 800a70c:	0800b720 	.word	0x0800b720
 800a710:	0800b720 	.word	0x0800b720
 800a714:	0800b720 	.word	0x0800b720
 800a718:	0800b724 	.word	0x0800b724

0800a71c <__retarget_lock_acquire_recursive>:
 800a71c:	4770      	bx	lr

0800a71e <__retarget_lock_release_recursive>:
 800a71e:	4770      	bx	lr

0800a720 <_free_r>:
 800a720:	b538      	push	{r3, r4, r5, lr}
 800a722:	4605      	mov	r5, r0
 800a724:	2900      	cmp	r1, #0
 800a726:	d041      	beq.n	800a7ac <_free_r+0x8c>
 800a728:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a72c:	1f0c      	subs	r4, r1, #4
 800a72e:	2b00      	cmp	r3, #0
 800a730:	bfb8      	it	lt
 800a732:	18e4      	addlt	r4, r4, r3
 800a734:	f7ff ffa4 	bl	800a680 <__malloc_lock>
 800a738:	4a1d      	ldr	r2, [pc, #116]	@ (800a7b0 <_free_r+0x90>)
 800a73a:	6813      	ldr	r3, [r2, #0]
 800a73c:	b933      	cbnz	r3, 800a74c <_free_r+0x2c>
 800a73e:	6063      	str	r3, [r4, #4]
 800a740:	6014      	str	r4, [r2, #0]
 800a742:	4628      	mov	r0, r5
 800a744:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a748:	f7ff bfa0 	b.w	800a68c <__malloc_unlock>
 800a74c:	42a3      	cmp	r3, r4
 800a74e:	d908      	bls.n	800a762 <_free_r+0x42>
 800a750:	6820      	ldr	r0, [r4, #0]
 800a752:	1821      	adds	r1, r4, r0
 800a754:	428b      	cmp	r3, r1
 800a756:	bf01      	itttt	eq
 800a758:	6819      	ldreq	r1, [r3, #0]
 800a75a:	685b      	ldreq	r3, [r3, #4]
 800a75c:	1809      	addeq	r1, r1, r0
 800a75e:	6021      	streq	r1, [r4, #0]
 800a760:	e7ed      	b.n	800a73e <_free_r+0x1e>
 800a762:	461a      	mov	r2, r3
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	b10b      	cbz	r3, 800a76c <_free_r+0x4c>
 800a768:	42a3      	cmp	r3, r4
 800a76a:	d9fa      	bls.n	800a762 <_free_r+0x42>
 800a76c:	6811      	ldr	r1, [r2, #0]
 800a76e:	1850      	adds	r0, r2, r1
 800a770:	42a0      	cmp	r0, r4
 800a772:	d10b      	bne.n	800a78c <_free_r+0x6c>
 800a774:	6820      	ldr	r0, [r4, #0]
 800a776:	4401      	add	r1, r0
 800a778:	1850      	adds	r0, r2, r1
 800a77a:	4283      	cmp	r3, r0
 800a77c:	6011      	str	r1, [r2, #0]
 800a77e:	d1e0      	bne.n	800a742 <_free_r+0x22>
 800a780:	6818      	ldr	r0, [r3, #0]
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	6053      	str	r3, [r2, #4]
 800a786:	4408      	add	r0, r1
 800a788:	6010      	str	r0, [r2, #0]
 800a78a:	e7da      	b.n	800a742 <_free_r+0x22>
 800a78c:	d902      	bls.n	800a794 <_free_r+0x74>
 800a78e:	230c      	movs	r3, #12
 800a790:	602b      	str	r3, [r5, #0]
 800a792:	e7d6      	b.n	800a742 <_free_r+0x22>
 800a794:	6820      	ldr	r0, [r4, #0]
 800a796:	1821      	adds	r1, r4, r0
 800a798:	428b      	cmp	r3, r1
 800a79a:	bf04      	itt	eq
 800a79c:	6819      	ldreq	r1, [r3, #0]
 800a79e:	685b      	ldreq	r3, [r3, #4]
 800a7a0:	6063      	str	r3, [r4, #4]
 800a7a2:	bf04      	itt	eq
 800a7a4:	1809      	addeq	r1, r1, r0
 800a7a6:	6021      	streq	r1, [r4, #0]
 800a7a8:	6054      	str	r4, [r2, #4]
 800a7aa:	e7ca      	b.n	800a742 <_free_r+0x22>
 800a7ac:	bd38      	pop	{r3, r4, r5, pc}
 800a7ae:	bf00      	nop
 800a7b0:	20000e48 	.word	0x20000e48

0800a7b4 <sqrtf>:
 800a7b4:	b508      	push	{r3, lr}
 800a7b6:	ed2d 8b02 	vpush	{d8}
 800a7ba:	eeb0 8a40 	vmov.f32	s16, s0
 800a7be:	f000 f941 	bl	800aa44 <__ieee754_sqrtf>
 800a7c2:	eeb4 8a48 	vcmp.f32	s16, s16
 800a7c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ca:	d60c      	bvs.n	800a7e6 <sqrtf+0x32>
 800a7cc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a7ec <sqrtf+0x38>
 800a7d0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a7d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7d8:	d505      	bpl.n	800a7e6 <sqrtf+0x32>
 800a7da:	f7ff ff75 	bl	800a6c8 <__errno>
 800a7de:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a7e2:	2321      	movs	r3, #33	@ 0x21
 800a7e4:	6003      	str	r3, [r0, #0]
 800a7e6:	ecbd 8b02 	vpop	{d8}
 800a7ea:	bd08      	pop	{r3, pc}
 800a7ec:	00000000 	.word	0x00000000

0800a7f0 <cosf>:
 800a7f0:	ee10 3a10 	vmov	r3, s0
 800a7f4:	b507      	push	{r0, r1, r2, lr}
 800a7f6:	4a1e      	ldr	r2, [pc, #120]	@ (800a870 <cosf+0x80>)
 800a7f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d806      	bhi.n	800a80e <cosf+0x1e>
 800a800:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800a874 <cosf+0x84>
 800a804:	b003      	add	sp, #12
 800a806:	f85d eb04 	ldr.w	lr, [sp], #4
 800a80a:	f000 b87b 	b.w	800a904 <__kernel_cosf>
 800a80e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a812:	d304      	bcc.n	800a81e <cosf+0x2e>
 800a814:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a818:	b003      	add	sp, #12
 800a81a:	f85d fb04 	ldr.w	pc, [sp], #4
 800a81e:	4668      	mov	r0, sp
 800a820:	f000 f914 	bl	800aa4c <__ieee754_rem_pio2f>
 800a824:	f000 0003 	and.w	r0, r0, #3
 800a828:	2801      	cmp	r0, #1
 800a82a:	d009      	beq.n	800a840 <cosf+0x50>
 800a82c:	2802      	cmp	r0, #2
 800a82e:	d010      	beq.n	800a852 <cosf+0x62>
 800a830:	b9b0      	cbnz	r0, 800a860 <cosf+0x70>
 800a832:	eddd 0a01 	vldr	s1, [sp, #4]
 800a836:	ed9d 0a00 	vldr	s0, [sp]
 800a83a:	f000 f863 	bl	800a904 <__kernel_cosf>
 800a83e:	e7eb      	b.n	800a818 <cosf+0x28>
 800a840:	eddd 0a01 	vldr	s1, [sp, #4]
 800a844:	ed9d 0a00 	vldr	s0, [sp]
 800a848:	f000 f8b4 	bl	800a9b4 <__kernel_sinf>
 800a84c:	eeb1 0a40 	vneg.f32	s0, s0
 800a850:	e7e2      	b.n	800a818 <cosf+0x28>
 800a852:	eddd 0a01 	vldr	s1, [sp, #4]
 800a856:	ed9d 0a00 	vldr	s0, [sp]
 800a85a:	f000 f853 	bl	800a904 <__kernel_cosf>
 800a85e:	e7f5      	b.n	800a84c <cosf+0x5c>
 800a860:	eddd 0a01 	vldr	s1, [sp, #4]
 800a864:	ed9d 0a00 	vldr	s0, [sp]
 800a868:	2001      	movs	r0, #1
 800a86a:	f000 f8a3 	bl	800a9b4 <__kernel_sinf>
 800a86e:	e7d3      	b.n	800a818 <cosf+0x28>
 800a870:	3f490fd8 	.word	0x3f490fd8
 800a874:	00000000 	.word	0x00000000

0800a878 <sinf>:
 800a878:	ee10 3a10 	vmov	r3, s0
 800a87c:	b507      	push	{r0, r1, r2, lr}
 800a87e:	4a1f      	ldr	r2, [pc, #124]	@ (800a8fc <sinf+0x84>)
 800a880:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a884:	4293      	cmp	r3, r2
 800a886:	d807      	bhi.n	800a898 <sinf+0x20>
 800a888:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800a900 <sinf+0x88>
 800a88c:	2000      	movs	r0, #0
 800a88e:	b003      	add	sp, #12
 800a890:	f85d eb04 	ldr.w	lr, [sp], #4
 800a894:	f000 b88e 	b.w	800a9b4 <__kernel_sinf>
 800a898:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a89c:	d304      	bcc.n	800a8a8 <sinf+0x30>
 800a89e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a8a2:	b003      	add	sp, #12
 800a8a4:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8a8:	4668      	mov	r0, sp
 800a8aa:	f000 f8cf 	bl	800aa4c <__ieee754_rem_pio2f>
 800a8ae:	f000 0003 	and.w	r0, r0, #3
 800a8b2:	2801      	cmp	r0, #1
 800a8b4:	d00a      	beq.n	800a8cc <sinf+0x54>
 800a8b6:	2802      	cmp	r0, #2
 800a8b8:	d00f      	beq.n	800a8da <sinf+0x62>
 800a8ba:	b9c0      	cbnz	r0, 800a8ee <sinf+0x76>
 800a8bc:	eddd 0a01 	vldr	s1, [sp, #4]
 800a8c0:	ed9d 0a00 	vldr	s0, [sp]
 800a8c4:	2001      	movs	r0, #1
 800a8c6:	f000 f875 	bl	800a9b4 <__kernel_sinf>
 800a8ca:	e7ea      	b.n	800a8a2 <sinf+0x2a>
 800a8cc:	eddd 0a01 	vldr	s1, [sp, #4]
 800a8d0:	ed9d 0a00 	vldr	s0, [sp]
 800a8d4:	f000 f816 	bl	800a904 <__kernel_cosf>
 800a8d8:	e7e3      	b.n	800a8a2 <sinf+0x2a>
 800a8da:	eddd 0a01 	vldr	s1, [sp, #4]
 800a8de:	ed9d 0a00 	vldr	s0, [sp]
 800a8e2:	2001      	movs	r0, #1
 800a8e4:	f000 f866 	bl	800a9b4 <__kernel_sinf>
 800a8e8:	eeb1 0a40 	vneg.f32	s0, s0
 800a8ec:	e7d9      	b.n	800a8a2 <sinf+0x2a>
 800a8ee:	eddd 0a01 	vldr	s1, [sp, #4]
 800a8f2:	ed9d 0a00 	vldr	s0, [sp]
 800a8f6:	f000 f805 	bl	800a904 <__kernel_cosf>
 800a8fa:	e7f5      	b.n	800a8e8 <sinf+0x70>
 800a8fc:	3f490fd8 	.word	0x3f490fd8
 800a900:	00000000 	.word	0x00000000

0800a904 <__kernel_cosf>:
 800a904:	ee10 3a10 	vmov	r3, s0
 800a908:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a90c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a910:	eef0 6a40 	vmov.f32	s13, s0
 800a914:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a918:	d204      	bcs.n	800a924 <__kernel_cosf+0x20>
 800a91a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800a91e:	ee17 2a90 	vmov	r2, s15
 800a922:	b342      	cbz	r2, 800a976 <__kernel_cosf+0x72>
 800a924:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800a928:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800a994 <__kernel_cosf+0x90>
 800a92c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800a998 <__kernel_cosf+0x94>
 800a930:	4a1a      	ldr	r2, [pc, #104]	@ (800a99c <__kernel_cosf+0x98>)
 800a932:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a936:	4293      	cmp	r3, r2
 800a938:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a9a0 <__kernel_cosf+0x9c>
 800a93c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a940:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800a9a4 <__kernel_cosf+0xa0>
 800a944:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a948:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800a9a8 <__kernel_cosf+0xa4>
 800a94c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a950:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800a9ac <__kernel_cosf+0xa8>
 800a954:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a958:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800a95c:	ee26 6a07 	vmul.f32	s12, s12, s14
 800a960:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a964:	eee7 0a06 	vfma.f32	s1, s14, s12
 800a968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a96c:	d804      	bhi.n	800a978 <__kernel_cosf+0x74>
 800a96e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a972:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a976:	4770      	bx	lr
 800a978:	4a0d      	ldr	r2, [pc, #52]	@ (800a9b0 <__kernel_cosf+0xac>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	bf9a      	itte	ls
 800a97e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800a982:	ee07 3a10 	vmovls	s14, r3
 800a986:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800a98a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a98e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a992:	e7ec      	b.n	800a96e <__kernel_cosf+0x6a>
 800a994:	ad47d74e 	.word	0xad47d74e
 800a998:	310f74f6 	.word	0x310f74f6
 800a99c:	3e999999 	.word	0x3e999999
 800a9a0:	b493f27c 	.word	0xb493f27c
 800a9a4:	37d00d01 	.word	0x37d00d01
 800a9a8:	bab60b61 	.word	0xbab60b61
 800a9ac:	3d2aaaab 	.word	0x3d2aaaab
 800a9b0:	3f480000 	.word	0x3f480000

0800a9b4 <__kernel_sinf>:
 800a9b4:	ee10 3a10 	vmov	r3, s0
 800a9b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a9bc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a9c0:	d204      	bcs.n	800a9cc <__kernel_sinf+0x18>
 800a9c2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a9c6:	ee17 3a90 	vmov	r3, s15
 800a9ca:	b35b      	cbz	r3, 800aa24 <__kernel_sinf+0x70>
 800a9cc:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a9d0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800aa28 <__kernel_sinf+0x74>
 800a9d4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800aa2c <__kernel_sinf+0x78>
 800a9d8:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a9dc:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800aa30 <__kernel_sinf+0x7c>
 800a9e0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a9e4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800aa34 <__kernel_sinf+0x80>
 800a9e8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a9ec:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800aa38 <__kernel_sinf+0x84>
 800a9f0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800a9f4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a9f8:	b930      	cbnz	r0, 800aa08 <__kernel_sinf+0x54>
 800a9fa:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800aa3c <__kernel_sinf+0x88>
 800a9fe:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aa02:	eea6 0a26 	vfma.f32	s0, s12, s13
 800aa06:	4770      	bx	lr
 800aa08:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800aa0c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800aa10:	eee0 7a86 	vfma.f32	s15, s1, s12
 800aa14:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800aa18:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800aa40 <__kernel_sinf+0x8c>
 800aa1c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800aa20:	ee30 0a60 	vsub.f32	s0, s0, s1
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop
 800aa28:	2f2ec9d3 	.word	0x2f2ec9d3
 800aa2c:	b2d72f34 	.word	0xb2d72f34
 800aa30:	3638ef1b 	.word	0x3638ef1b
 800aa34:	b9500d01 	.word	0xb9500d01
 800aa38:	3c088889 	.word	0x3c088889
 800aa3c:	be2aaaab 	.word	0xbe2aaaab
 800aa40:	3e2aaaab 	.word	0x3e2aaaab

0800aa44 <__ieee754_sqrtf>:
 800aa44:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800aa48:	4770      	bx	lr
	...

0800aa4c <__ieee754_rem_pio2f>:
 800aa4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa4e:	ee10 6a10 	vmov	r6, s0
 800aa52:	4b88      	ldr	r3, [pc, #544]	@ (800ac74 <__ieee754_rem_pio2f+0x228>)
 800aa54:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800aa58:	429d      	cmp	r5, r3
 800aa5a:	b087      	sub	sp, #28
 800aa5c:	4604      	mov	r4, r0
 800aa5e:	d805      	bhi.n	800aa6c <__ieee754_rem_pio2f+0x20>
 800aa60:	2300      	movs	r3, #0
 800aa62:	ed80 0a00 	vstr	s0, [r0]
 800aa66:	6043      	str	r3, [r0, #4]
 800aa68:	2000      	movs	r0, #0
 800aa6a:	e022      	b.n	800aab2 <__ieee754_rem_pio2f+0x66>
 800aa6c:	4b82      	ldr	r3, [pc, #520]	@ (800ac78 <__ieee754_rem_pio2f+0x22c>)
 800aa6e:	429d      	cmp	r5, r3
 800aa70:	d83a      	bhi.n	800aae8 <__ieee754_rem_pio2f+0x9c>
 800aa72:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800aa76:	2e00      	cmp	r6, #0
 800aa78:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ac7c <__ieee754_rem_pio2f+0x230>
 800aa7c:	4a80      	ldr	r2, [pc, #512]	@ (800ac80 <__ieee754_rem_pio2f+0x234>)
 800aa7e:	f023 030f 	bic.w	r3, r3, #15
 800aa82:	dd18      	ble.n	800aab6 <__ieee754_rem_pio2f+0x6a>
 800aa84:	4293      	cmp	r3, r2
 800aa86:	ee70 7a47 	vsub.f32	s15, s0, s14
 800aa8a:	bf09      	itett	eq
 800aa8c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800ac84 <__ieee754_rem_pio2f+0x238>
 800aa90:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800ac88 <__ieee754_rem_pio2f+0x23c>
 800aa94:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800ac8c <__ieee754_rem_pio2f+0x240>
 800aa98:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800aa9c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800aaa0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aaa4:	ed80 7a00 	vstr	s14, [r0]
 800aaa8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800aaac:	edc0 7a01 	vstr	s15, [r0, #4]
 800aab0:	2001      	movs	r0, #1
 800aab2:	b007      	add	sp, #28
 800aab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aab6:	4293      	cmp	r3, r2
 800aab8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800aabc:	bf09      	itett	eq
 800aabe:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800ac84 <__ieee754_rem_pio2f+0x238>
 800aac2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800ac88 <__ieee754_rem_pio2f+0x23c>
 800aac6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800ac8c <__ieee754_rem_pio2f+0x240>
 800aaca:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800aace:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800aad2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aad6:	ed80 7a00 	vstr	s14, [r0]
 800aada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aade:	edc0 7a01 	vstr	s15, [r0, #4]
 800aae2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aae6:	e7e4      	b.n	800aab2 <__ieee754_rem_pio2f+0x66>
 800aae8:	4b69      	ldr	r3, [pc, #420]	@ (800ac90 <__ieee754_rem_pio2f+0x244>)
 800aaea:	429d      	cmp	r5, r3
 800aaec:	d873      	bhi.n	800abd6 <__ieee754_rem_pio2f+0x18a>
 800aaee:	f000 f8dd 	bl	800acac <fabsf>
 800aaf2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800ac94 <__ieee754_rem_pio2f+0x248>
 800aaf6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800aafa:	eee0 7a07 	vfma.f32	s15, s0, s14
 800aafe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ab02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab06:	ee17 0a90 	vmov	r0, s15
 800ab0a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ac7c <__ieee754_rem_pio2f+0x230>
 800ab0e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ab12:	281f      	cmp	r0, #31
 800ab14:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ac88 <__ieee754_rem_pio2f+0x23c>
 800ab18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab1c:	eeb1 6a47 	vneg.f32	s12, s14
 800ab20:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ab24:	ee16 1a90 	vmov	r1, s13
 800ab28:	dc09      	bgt.n	800ab3e <__ieee754_rem_pio2f+0xf2>
 800ab2a:	4a5b      	ldr	r2, [pc, #364]	@ (800ac98 <__ieee754_rem_pio2f+0x24c>)
 800ab2c:	1e47      	subs	r7, r0, #1
 800ab2e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ab32:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800ab36:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d107      	bne.n	800ab4e <__ieee754_rem_pio2f+0x102>
 800ab3e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800ab42:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ab46:	2a08      	cmp	r2, #8
 800ab48:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ab4c:	dc14      	bgt.n	800ab78 <__ieee754_rem_pio2f+0x12c>
 800ab4e:	6021      	str	r1, [r4, #0]
 800ab50:	ed94 7a00 	vldr	s14, [r4]
 800ab54:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ab58:	2e00      	cmp	r6, #0
 800ab5a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ab5e:	ed84 0a01 	vstr	s0, [r4, #4]
 800ab62:	daa6      	bge.n	800aab2 <__ieee754_rem_pio2f+0x66>
 800ab64:	eeb1 7a47 	vneg.f32	s14, s14
 800ab68:	eeb1 0a40 	vneg.f32	s0, s0
 800ab6c:	ed84 7a00 	vstr	s14, [r4]
 800ab70:	ed84 0a01 	vstr	s0, [r4, #4]
 800ab74:	4240      	negs	r0, r0
 800ab76:	e79c      	b.n	800aab2 <__ieee754_rem_pio2f+0x66>
 800ab78:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800ac84 <__ieee754_rem_pio2f+0x238>
 800ab7c:	eef0 6a40 	vmov.f32	s13, s0
 800ab80:	eee6 6a25 	vfma.f32	s13, s12, s11
 800ab84:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ab88:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ab8c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ac8c <__ieee754_rem_pio2f+0x240>
 800ab90:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ab94:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ab98:	ee15 2a90 	vmov	r2, s11
 800ab9c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800aba0:	1a5b      	subs	r3, r3, r1
 800aba2:	2b19      	cmp	r3, #25
 800aba4:	dc04      	bgt.n	800abb0 <__ieee754_rem_pio2f+0x164>
 800aba6:	edc4 5a00 	vstr	s11, [r4]
 800abaa:	eeb0 0a66 	vmov.f32	s0, s13
 800abae:	e7cf      	b.n	800ab50 <__ieee754_rem_pio2f+0x104>
 800abb0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800ac9c <__ieee754_rem_pio2f+0x250>
 800abb4:	eeb0 0a66 	vmov.f32	s0, s13
 800abb8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800abbc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800abc0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800aca0 <__ieee754_rem_pio2f+0x254>
 800abc4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800abc8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800abcc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800abd0:	ed84 7a00 	vstr	s14, [r4]
 800abd4:	e7bc      	b.n	800ab50 <__ieee754_rem_pio2f+0x104>
 800abd6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800abda:	d306      	bcc.n	800abea <__ieee754_rem_pio2f+0x19e>
 800abdc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800abe0:	edc0 7a01 	vstr	s15, [r0, #4]
 800abe4:	edc0 7a00 	vstr	s15, [r0]
 800abe8:	e73e      	b.n	800aa68 <__ieee754_rem_pio2f+0x1c>
 800abea:	15ea      	asrs	r2, r5, #23
 800abec:	3a86      	subs	r2, #134	@ 0x86
 800abee:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800abf2:	ee07 3a90 	vmov	s15, r3
 800abf6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800abfa:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800aca4 <__ieee754_rem_pio2f+0x258>
 800abfe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ac02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac06:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ac0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ac0e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ac12:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ac16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac1a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ac1e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ac22:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ac26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac2a:	edcd 7a05 	vstr	s15, [sp, #20]
 800ac2e:	d11e      	bne.n	800ac6e <__ieee754_rem_pio2f+0x222>
 800ac30:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ac34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac38:	bf0c      	ite	eq
 800ac3a:	2301      	moveq	r3, #1
 800ac3c:	2302      	movne	r3, #2
 800ac3e:	491a      	ldr	r1, [pc, #104]	@ (800aca8 <__ieee754_rem_pio2f+0x25c>)
 800ac40:	9101      	str	r1, [sp, #4]
 800ac42:	2102      	movs	r1, #2
 800ac44:	9100      	str	r1, [sp, #0]
 800ac46:	a803      	add	r0, sp, #12
 800ac48:	4621      	mov	r1, r4
 800ac4a:	f000 f837 	bl	800acbc <__kernel_rem_pio2f>
 800ac4e:	2e00      	cmp	r6, #0
 800ac50:	f6bf af2f 	bge.w	800aab2 <__ieee754_rem_pio2f+0x66>
 800ac54:	edd4 7a00 	vldr	s15, [r4]
 800ac58:	eef1 7a67 	vneg.f32	s15, s15
 800ac5c:	edc4 7a00 	vstr	s15, [r4]
 800ac60:	edd4 7a01 	vldr	s15, [r4, #4]
 800ac64:	eef1 7a67 	vneg.f32	s15, s15
 800ac68:	edc4 7a01 	vstr	s15, [r4, #4]
 800ac6c:	e782      	b.n	800ab74 <__ieee754_rem_pio2f+0x128>
 800ac6e:	2303      	movs	r3, #3
 800ac70:	e7e5      	b.n	800ac3e <__ieee754_rem_pio2f+0x1f2>
 800ac72:	bf00      	nop
 800ac74:	3f490fd8 	.word	0x3f490fd8
 800ac78:	4016cbe3 	.word	0x4016cbe3
 800ac7c:	3fc90f80 	.word	0x3fc90f80
 800ac80:	3fc90fd0 	.word	0x3fc90fd0
 800ac84:	37354400 	.word	0x37354400
 800ac88:	37354443 	.word	0x37354443
 800ac8c:	2e85a308 	.word	0x2e85a308
 800ac90:	43490f80 	.word	0x43490f80
 800ac94:	3f22f984 	.word	0x3f22f984
 800ac98:	0800b348 	.word	0x0800b348
 800ac9c:	2e85a300 	.word	0x2e85a300
 800aca0:	248d3132 	.word	0x248d3132
 800aca4:	43800000 	.word	0x43800000
 800aca8:	0800b3c8 	.word	0x0800b3c8

0800acac <fabsf>:
 800acac:	ee10 3a10 	vmov	r3, s0
 800acb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800acb4:	ee00 3a10 	vmov	s0, r3
 800acb8:	4770      	bx	lr
	...

0800acbc <__kernel_rem_pio2f>:
 800acbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acc0:	ed2d 8b04 	vpush	{d8-d9}
 800acc4:	b0d9      	sub	sp, #356	@ 0x164
 800acc6:	4690      	mov	r8, r2
 800acc8:	9001      	str	r0, [sp, #4]
 800acca:	4ab9      	ldr	r2, [pc, #740]	@ (800afb0 <__kernel_rem_pio2f+0x2f4>)
 800accc:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800acce:	f118 0f04 	cmn.w	r8, #4
 800acd2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800acd6:	460f      	mov	r7, r1
 800acd8:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800acdc:	db27      	blt.n	800ad2e <__kernel_rem_pio2f+0x72>
 800acde:	f1b8 0203 	subs.w	r2, r8, #3
 800ace2:	bf48      	it	mi
 800ace4:	f108 0204 	addmi.w	r2, r8, #4
 800ace8:	10d2      	asrs	r2, r2, #3
 800acea:	1c55      	adds	r5, r2, #1
 800acec:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800acee:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800afc0 <__kernel_rem_pio2f+0x304>
 800acf2:	00e8      	lsls	r0, r5, #3
 800acf4:	eba2 060b 	sub.w	r6, r2, fp
 800acf8:	9002      	str	r0, [sp, #8]
 800acfa:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800acfe:	eb0a 0c0b 	add.w	ip, sl, fp
 800ad02:	ac1c      	add	r4, sp, #112	@ 0x70
 800ad04:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800ad08:	2000      	movs	r0, #0
 800ad0a:	4560      	cmp	r0, ip
 800ad0c:	dd11      	ble.n	800ad32 <__kernel_rem_pio2f+0x76>
 800ad0e:	a91c      	add	r1, sp, #112	@ 0x70
 800ad10:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800ad14:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800ad18:	f04f 0c00 	mov.w	ip, #0
 800ad1c:	45d4      	cmp	ip, sl
 800ad1e:	dc27      	bgt.n	800ad70 <__kernel_rem_pio2f+0xb4>
 800ad20:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ad24:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800afc0 <__kernel_rem_pio2f+0x304>
 800ad28:	4606      	mov	r6, r0
 800ad2a:	2400      	movs	r4, #0
 800ad2c:	e016      	b.n	800ad5c <__kernel_rem_pio2f+0xa0>
 800ad2e:	2200      	movs	r2, #0
 800ad30:	e7db      	b.n	800acea <__kernel_rem_pio2f+0x2e>
 800ad32:	42c6      	cmn	r6, r0
 800ad34:	bf5d      	ittte	pl
 800ad36:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800ad3a:	ee07 1a90 	vmovpl	s15, r1
 800ad3e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ad42:	eef0 7a47 	vmovmi.f32	s15, s14
 800ad46:	ece4 7a01 	vstmia	r4!, {s15}
 800ad4a:	3001      	adds	r0, #1
 800ad4c:	e7dd      	b.n	800ad0a <__kernel_rem_pio2f+0x4e>
 800ad4e:	ecfe 6a01 	vldmia	lr!, {s13}
 800ad52:	ed96 7a00 	vldr	s14, [r6]
 800ad56:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ad5a:	3401      	adds	r4, #1
 800ad5c:	455c      	cmp	r4, fp
 800ad5e:	f1a6 0604 	sub.w	r6, r6, #4
 800ad62:	ddf4      	ble.n	800ad4e <__kernel_rem_pio2f+0x92>
 800ad64:	ece9 7a01 	vstmia	r9!, {s15}
 800ad68:	f10c 0c01 	add.w	ip, ip, #1
 800ad6c:	3004      	adds	r0, #4
 800ad6e:	e7d5      	b.n	800ad1c <__kernel_rem_pio2f+0x60>
 800ad70:	a908      	add	r1, sp, #32
 800ad72:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ad76:	9104      	str	r1, [sp, #16]
 800ad78:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ad7a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800afbc <__kernel_rem_pio2f+0x300>
 800ad7e:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800afb8 <__kernel_rem_pio2f+0x2fc>
 800ad82:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ad86:	9203      	str	r2, [sp, #12]
 800ad88:	4654      	mov	r4, sl
 800ad8a:	00a2      	lsls	r2, r4, #2
 800ad8c:	9205      	str	r2, [sp, #20]
 800ad8e:	aa58      	add	r2, sp, #352	@ 0x160
 800ad90:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800ad94:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ad98:	a944      	add	r1, sp, #272	@ 0x110
 800ad9a:	aa08      	add	r2, sp, #32
 800ad9c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ada0:	4694      	mov	ip, r2
 800ada2:	4626      	mov	r6, r4
 800ada4:	2e00      	cmp	r6, #0
 800ada6:	f1a0 0004 	sub.w	r0, r0, #4
 800adaa:	dc4c      	bgt.n	800ae46 <__kernel_rem_pio2f+0x18a>
 800adac:	4628      	mov	r0, r5
 800adae:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800adb2:	f000 fa39 	bl	800b228 <scalbnf>
 800adb6:	eeb0 8a40 	vmov.f32	s16, s0
 800adba:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800adbe:	ee28 0a00 	vmul.f32	s0, s16, s0
 800adc2:	f000 f9ed 	bl	800b1a0 <floorf>
 800adc6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800adca:	eea0 8a67 	vfms.f32	s16, s0, s15
 800adce:	2d00      	cmp	r5, #0
 800add0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800add4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800add8:	ee17 9a90 	vmov	r9, s15
 800addc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ade0:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ade4:	dd41      	ble.n	800ae6a <__kernel_rem_pio2f+0x1ae>
 800ade6:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800adea:	a908      	add	r1, sp, #32
 800adec:	f1c5 0e08 	rsb	lr, r5, #8
 800adf0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800adf4:	fa46 f00e 	asr.w	r0, r6, lr
 800adf8:	4481      	add	r9, r0
 800adfa:	fa00 f00e 	lsl.w	r0, r0, lr
 800adfe:	1a36      	subs	r6, r6, r0
 800ae00:	f1c5 0007 	rsb	r0, r5, #7
 800ae04:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800ae08:	4106      	asrs	r6, r0
 800ae0a:	2e00      	cmp	r6, #0
 800ae0c:	dd3c      	ble.n	800ae88 <__kernel_rem_pio2f+0x1cc>
 800ae0e:	f04f 0e00 	mov.w	lr, #0
 800ae12:	f109 0901 	add.w	r9, r9, #1
 800ae16:	4670      	mov	r0, lr
 800ae18:	4574      	cmp	r4, lr
 800ae1a:	dc68      	bgt.n	800aeee <__kernel_rem_pio2f+0x232>
 800ae1c:	2d00      	cmp	r5, #0
 800ae1e:	dd03      	ble.n	800ae28 <__kernel_rem_pio2f+0x16c>
 800ae20:	2d01      	cmp	r5, #1
 800ae22:	d074      	beq.n	800af0e <__kernel_rem_pio2f+0x252>
 800ae24:	2d02      	cmp	r5, #2
 800ae26:	d07d      	beq.n	800af24 <__kernel_rem_pio2f+0x268>
 800ae28:	2e02      	cmp	r6, #2
 800ae2a:	d12d      	bne.n	800ae88 <__kernel_rem_pio2f+0x1cc>
 800ae2c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ae30:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ae34:	b340      	cbz	r0, 800ae88 <__kernel_rem_pio2f+0x1cc>
 800ae36:	4628      	mov	r0, r5
 800ae38:	9306      	str	r3, [sp, #24]
 800ae3a:	f000 f9f5 	bl	800b228 <scalbnf>
 800ae3e:	9b06      	ldr	r3, [sp, #24]
 800ae40:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ae44:	e020      	b.n	800ae88 <__kernel_rem_pio2f+0x1cc>
 800ae46:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ae4a:	3e01      	subs	r6, #1
 800ae4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae54:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ae58:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ae5c:	ecac 0a01 	vstmia	ip!, {s0}
 800ae60:	ed90 0a00 	vldr	s0, [r0]
 800ae64:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ae68:	e79c      	b.n	800ada4 <__kernel_rem_pio2f+0xe8>
 800ae6a:	d105      	bne.n	800ae78 <__kernel_rem_pio2f+0x1bc>
 800ae6c:	1e60      	subs	r0, r4, #1
 800ae6e:	a908      	add	r1, sp, #32
 800ae70:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800ae74:	11f6      	asrs	r6, r6, #7
 800ae76:	e7c8      	b.n	800ae0a <__kernel_rem_pio2f+0x14e>
 800ae78:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ae7c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ae80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae84:	da31      	bge.n	800aeea <__kernel_rem_pio2f+0x22e>
 800ae86:	2600      	movs	r6, #0
 800ae88:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ae8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae90:	f040 8098 	bne.w	800afc4 <__kernel_rem_pio2f+0x308>
 800ae94:	1e60      	subs	r0, r4, #1
 800ae96:	2200      	movs	r2, #0
 800ae98:	4550      	cmp	r0, sl
 800ae9a:	da4b      	bge.n	800af34 <__kernel_rem_pio2f+0x278>
 800ae9c:	2a00      	cmp	r2, #0
 800ae9e:	d065      	beq.n	800af6c <__kernel_rem_pio2f+0x2b0>
 800aea0:	3c01      	subs	r4, #1
 800aea2:	ab08      	add	r3, sp, #32
 800aea4:	3d08      	subs	r5, #8
 800aea6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d0f8      	beq.n	800aea0 <__kernel_rem_pio2f+0x1e4>
 800aeae:	4628      	mov	r0, r5
 800aeb0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800aeb4:	f000 f9b8 	bl	800b228 <scalbnf>
 800aeb8:	1c63      	adds	r3, r4, #1
 800aeba:	aa44      	add	r2, sp, #272	@ 0x110
 800aebc:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800afbc <__kernel_rem_pio2f+0x300>
 800aec0:	0099      	lsls	r1, r3, #2
 800aec2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800aec6:	4623      	mov	r3, r4
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	f280 80a9 	bge.w	800b020 <__kernel_rem_pio2f+0x364>
 800aece:	4623      	mov	r3, r4
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f2c0 80c7 	blt.w	800b064 <__kernel_rem_pio2f+0x3a8>
 800aed6:	aa44      	add	r2, sp, #272	@ 0x110
 800aed8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800aedc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800afb4 <__kernel_rem_pio2f+0x2f8>
 800aee0:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800afc0 <__kernel_rem_pio2f+0x304>
 800aee4:	2000      	movs	r0, #0
 800aee6:	1ae2      	subs	r2, r4, r3
 800aee8:	e0b1      	b.n	800b04e <__kernel_rem_pio2f+0x392>
 800aeea:	2602      	movs	r6, #2
 800aeec:	e78f      	b.n	800ae0e <__kernel_rem_pio2f+0x152>
 800aeee:	f852 1b04 	ldr.w	r1, [r2], #4
 800aef2:	b948      	cbnz	r0, 800af08 <__kernel_rem_pio2f+0x24c>
 800aef4:	b121      	cbz	r1, 800af00 <__kernel_rem_pio2f+0x244>
 800aef6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800aefa:	f842 1c04 	str.w	r1, [r2, #-4]
 800aefe:	2101      	movs	r1, #1
 800af00:	f10e 0e01 	add.w	lr, lr, #1
 800af04:	4608      	mov	r0, r1
 800af06:	e787      	b.n	800ae18 <__kernel_rem_pio2f+0x15c>
 800af08:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800af0c:	e7f5      	b.n	800aefa <__kernel_rem_pio2f+0x23e>
 800af0e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800af12:	aa08      	add	r2, sp, #32
 800af14:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800af18:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800af1c:	a908      	add	r1, sp, #32
 800af1e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800af22:	e781      	b.n	800ae28 <__kernel_rem_pio2f+0x16c>
 800af24:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800af28:	aa08      	add	r2, sp, #32
 800af2a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800af2e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800af32:	e7f3      	b.n	800af1c <__kernel_rem_pio2f+0x260>
 800af34:	a908      	add	r1, sp, #32
 800af36:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800af3a:	3801      	subs	r0, #1
 800af3c:	430a      	orrs	r2, r1
 800af3e:	e7ab      	b.n	800ae98 <__kernel_rem_pio2f+0x1dc>
 800af40:	3201      	adds	r2, #1
 800af42:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800af46:	2e00      	cmp	r6, #0
 800af48:	d0fa      	beq.n	800af40 <__kernel_rem_pio2f+0x284>
 800af4a:	9905      	ldr	r1, [sp, #20]
 800af4c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800af50:	eb0d 0001 	add.w	r0, sp, r1
 800af54:	18e6      	adds	r6, r4, r3
 800af56:	a91c      	add	r1, sp, #112	@ 0x70
 800af58:	f104 0c01 	add.w	ip, r4, #1
 800af5c:	384c      	subs	r0, #76	@ 0x4c
 800af5e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800af62:	4422      	add	r2, r4
 800af64:	4562      	cmp	r2, ip
 800af66:	da04      	bge.n	800af72 <__kernel_rem_pio2f+0x2b6>
 800af68:	4614      	mov	r4, r2
 800af6a:	e70e      	b.n	800ad8a <__kernel_rem_pio2f+0xce>
 800af6c:	9804      	ldr	r0, [sp, #16]
 800af6e:	2201      	movs	r2, #1
 800af70:	e7e7      	b.n	800af42 <__kernel_rem_pio2f+0x286>
 800af72:	9903      	ldr	r1, [sp, #12]
 800af74:	f8dd e004 	ldr.w	lr, [sp, #4]
 800af78:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800af7c:	9105      	str	r1, [sp, #20]
 800af7e:	ee07 1a90 	vmov	s15, r1
 800af82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af86:	2400      	movs	r4, #0
 800af88:	ece6 7a01 	vstmia	r6!, {s15}
 800af8c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800afc0 <__kernel_rem_pio2f+0x304>
 800af90:	46b1      	mov	r9, r6
 800af92:	455c      	cmp	r4, fp
 800af94:	dd04      	ble.n	800afa0 <__kernel_rem_pio2f+0x2e4>
 800af96:	ece0 7a01 	vstmia	r0!, {s15}
 800af9a:	f10c 0c01 	add.w	ip, ip, #1
 800af9e:	e7e1      	b.n	800af64 <__kernel_rem_pio2f+0x2a8>
 800afa0:	ecfe 6a01 	vldmia	lr!, {s13}
 800afa4:	ed39 7a01 	vldmdb	r9!, {s14}
 800afa8:	3401      	adds	r4, #1
 800afaa:	eee6 7a87 	vfma.f32	s15, s13, s14
 800afae:	e7f0      	b.n	800af92 <__kernel_rem_pio2f+0x2d6>
 800afb0:	0800b70c 	.word	0x0800b70c
 800afb4:	0800b6e0 	.word	0x0800b6e0
 800afb8:	43800000 	.word	0x43800000
 800afbc:	3b800000 	.word	0x3b800000
 800afc0:	00000000 	.word	0x00000000
 800afc4:	9b02      	ldr	r3, [sp, #8]
 800afc6:	eeb0 0a48 	vmov.f32	s0, s16
 800afca:	eba3 0008 	sub.w	r0, r3, r8
 800afce:	f000 f92b 	bl	800b228 <scalbnf>
 800afd2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800afb8 <__kernel_rem_pio2f+0x2fc>
 800afd6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800afda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afde:	db19      	blt.n	800b014 <__kernel_rem_pio2f+0x358>
 800afe0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800afbc <__kernel_rem_pio2f+0x300>
 800afe4:	ee60 7a27 	vmul.f32	s15, s0, s15
 800afe8:	aa08      	add	r2, sp, #32
 800afea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800afee:	3508      	adds	r5, #8
 800aff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aff4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800aff8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800affc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b000:	ee10 3a10 	vmov	r3, s0
 800b004:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b008:	ee17 3a90 	vmov	r3, s15
 800b00c:	3401      	adds	r4, #1
 800b00e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b012:	e74c      	b.n	800aeae <__kernel_rem_pio2f+0x1f2>
 800b014:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b018:	aa08      	add	r2, sp, #32
 800b01a:	ee10 3a10 	vmov	r3, s0
 800b01e:	e7f6      	b.n	800b00e <__kernel_rem_pio2f+0x352>
 800b020:	a808      	add	r0, sp, #32
 800b022:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800b026:	9001      	str	r0, [sp, #4]
 800b028:	ee07 0a90 	vmov	s15, r0
 800b02c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b030:	3b01      	subs	r3, #1
 800b032:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b036:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b03a:	ed62 7a01 	vstmdb	r2!, {s15}
 800b03e:	e743      	b.n	800aec8 <__kernel_rem_pio2f+0x20c>
 800b040:	ecfc 6a01 	vldmia	ip!, {s13}
 800b044:	ecb5 7a01 	vldmia	r5!, {s14}
 800b048:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b04c:	3001      	adds	r0, #1
 800b04e:	4550      	cmp	r0, sl
 800b050:	dc01      	bgt.n	800b056 <__kernel_rem_pio2f+0x39a>
 800b052:	4282      	cmp	r2, r0
 800b054:	daf4      	bge.n	800b040 <__kernel_rem_pio2f+0x384>
 800b056:	a858      	add	r0, sp, #352	@ 0x160
 800b058:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b05c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800b060:	3b01      	subs	r3, #1
 800b062:	e735      	b.n	800aed0 <__kernel_rem_pio2f+0x214>
 800b064:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b066:	2b02      	cmp	r3, #2
 800b068:	dc09      	bgt.n	800b07e <__kernel_rem_pio2f+0x3c2>
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	dc2b      	bgt.n	800b0c6 <__kernel_rem_pio2f+0x40a>
 800b06e:	d044      	beq.n	800b0fa <__kernel_rem_pio2f+0x43e>
 800b070:	f009 0007 	and.w	r0, r9, #7
 800b074:	b059      	add	sp, #356	@ 0x164
 800b076:	ecbd 8b04 	vpop	{d8-d9}
 800b07a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b07e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b080:	2b03      	cmp	r3, #3
 800b082:	d1f5      	bne.n	800b070 <__kernel_rem_pio2f+0x3b4>
 800b084:	aa30      	add	r2, sp, #192	@ 0xc0
 800b086:	1f0b      	subs	r3, r1, #4
 800b088:	4413      	add	r3, r2
 800b08a:	461a      	mov	r2, r3
 800b08c:	4620      	mov	r0, r4
 800b08e:	2800      	cmp	r0, #0
 800b090:	f1a2 0204 	sub.w	r2, r2, #4
 800b094:	dc52      	bgt.n	800b13c <__kernel_rem_pio2f+0x480>
 800b096:	4622      	mov	r2, r4
 800b098:	2a01      	cmp	r2, #1
 800b09a:	f1a3 0304 	sub.w	r3, r3, #4
 800b09e:	dc5d      	bgt.n	800b15c <__kernel_rem_pio2f+0x4a0>
 800b0a0:	ab30      	add	r3, sp, #192	@ 0xc0
 800b0a2:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800afc0 <__kernel_rem_pio2f+0x304>
 800b0a6:	440b      	add	r3, r1
 800b0a8:	2c01      	cmp	r4, #1
 800b0aa:	dc67      	bgt.n	800b17c <__kernel_rem_pio2f+0x4c0>
 800b0ac:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800b0b0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800b0b4:	2e00      	cmp	r6, #0
 800b0b6:	d167      	bne.n	800b188 <__kernel_rem_pio2f+0x4cc>
 800b0b8:	edc7 6a00 	vstr	s13, [r7]
 800b0bc:	ed87 7a01 	vstr	s14, [r7, #4]
 800b0c0:	edc7 7a02 	vstr	s15, [r7, #8]
 800b0c4:	e7d4      	b.n	800b070 <__kernel_rem_pio2f+0x3b4>
 800b0c6:	ab30      	add	r3, sp, #192	@ 0xc0
 800b0c8:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800afc0 <__kernel_rem_pio2f+0x304>
 800b0cc:	440b      	add	r3, r1
 800b0ce:	4622      	mov	r2, r4
 800b0d0:	2a00      	cmp	r2, #0
 800b0d2:	da24      	bge.n	800b11e <__kernel_rem_pio2f+0x462>
 800b0d4:	b34e      	cbz	r6, 800b12a <__kernel_rem_pio2f+0x46e>
 800b0d6:	eef1 7a47 	vneg.f32	s15, s14
 800b0da:	edc7 7a00 	vstr	s15, [r7]
 800b0de:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800b0e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b0e6:	aa31      	add	r2, sp, #196	@ 0xc4
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	429c      	cmp	r4, r3
 800b0ec:	da20      	bge.n	800b130 <__kernel_rem_pio2f+0x474>
 800b0ee:	b10e      	cbz	r6, 800b0f4 <__kernel_rem_pio2f+0x438>
 800b0f0:	eef1 7a67 	vneg.f32	s15, s15
 800b0f4:	edc7 7a01 	vstr	s15, [r7, #4]
 800b0f8:	e7ba      	b.n	800b070 <__kernel_rem_pio2f+0x3b4>
 800b0fa:	ab30      	add	r3, sp, #192	@ 0xc0
 800b0fc:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800afc0 <__kernel_rem_pio2f+0x304>
 800b100:	440b      	add	r3, r1
 800b102:	2c00      	cmp	r4, #0
 800b104:	da05      	bge.n	800b112 <__kernel_rem_pio2f+0x456>
 800b106:	b10e      	cbz	r6, 800b10c <__kernel_rem_pio2f+0x450>
 800b108:	eef1 7a67 	vneg.f32	s15, s15
 800b10c:	edc7 7a00 	vstr	s15, [r7]
 800b110:	e7ae      	b.n	800b070 <__kernel_rem_pio2f+0x3b4>
 800b112:	ed33 7a01 	vldmdb	r3!, {s14}
 800b116:	3c01      	subs	r4, #1
 800b118:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b11c:	e7f1      	b.n	800b102 <__kernel_rem_pio2f+0x446>
 800b11e:	ed73 7a01 	vldmdb	r3!, {s15}
 800b122:	3a01      	subs	r2, #1
 800b124:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b128:	e7d2      	b.n	800b0d0 <__kernel_rem_pio2f+0x414>
 800b12a:	eef0 7a47 	vmov.f32	s15, s14
 800b12e:	e7d4      	b.n	800b0da <__kernel_rem_pio2f+0x41e>
 800b130:	ecb2 7a01 	vldmia	r2!, {s14}
 800b134:	3301      	adds	r3, #1
 800b136:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b13a:	e7d6      	b.n	800b0ea <__kernel_rem_pio2f+0x42e>
 800b13c:	edd2 7a00 	vldr	s15, [r2]
 800b140:	edd2 6a01 	vldr	s13, [r2, #4]
 800b144:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b148:	3801      	subs	r0, #1
 800b14a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b14e:	ed82 7a00 	vstr	s14, [r2]
 800b152:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b156:	edc2 7a01 	vstr	s15, [r2, #4]
 800b15a:	e798      	b.n	800b08e <__kernel_rem_pio2f+0x3d2>
 800b15c:	edd3 7a00 	vldr	s15, [r3]
 800b160:	edd3 6a01 	vldr	s13, [r3, #4]
 800b164:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b168:	3a01      	subs	r2, #1
 800b16a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b16e:	ed83 7a00 	vstr	s14, [r3]
 800b172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b176:	edc3 7a01 	vstr	s15, [r3, #4]
 800b17a:	e78d      	b.n	800b098 <__kernel_rem_pio2f+0x3dc>
 800b17c:	ed33 7a01 	vldmdb	r3!, {s14}
 800b180:	3c01      	subs	r4, #1
 800b182:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b186:	e78f      	b.n	800b0a8 <__kernel_rem_pio2f+0x3ec>
 800b188:	eef1 6a66 	vneg.f32	s13, s13
 800b18c:	eeb1 7a47 	vneg.f32	s14, s14
 800b190:	edc7 6a00 	vstr	s13, [r7]
 800b194:	ed87 7a01 	vstr	s14, [r7, #4]
 800b198:	eef1 7a67 	vneg.f32	s15, s15
 800b19c:	e790      	b.n	800b0c0 <__kernel_rem_pio2f+0x404>
 800b19e:	bf00      	nop

0800b1a0 <floorf>:
 800b1a0:	ee10 3a10 	vmov	r3, s0
 800b1a4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b1a8:	3a7f      	subs	r2, #127	@ 0x7f
 800b1aa:	2a16      	cmp	r2, #22
 800b1ac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b1b0:	dc2b      	bgt.n	800b20a <floorf+0x6a>
 800b1b2:	2a00      	cmp	r2, #0
 800b1b4:	da12      	bge.n	800b1dc <floorf+0x3c>
 800b1b6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b21c <floorf+0x7c>
 800b1ba:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b1be:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b1c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1c6:	dd06      	ble.n	800b1d6 <floorf+0x36>
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	da24      	bge.n	800b216 <floorf+0x76>
 800b1cc:	2900      	cmp	r1, #0
 800b1ce:	4b14      	ldr	r3, [pc, #80]	@ (800b220 <floorf+0x80>)
 800b1d0:	bf08      	it	eq
 800b1d2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b1d6:	ee00 3a10 	vmov	s0, r3
 800b1da:	4770      	bx	lr
 800b1dc:	4911      	ldr	r1, [pc, #68]	@ (800b224 <floorf+0x84>)
 800b1de:	4111      	asrs	r1, r2
 800b1e0:	420b      	tst	r3, r1
 800b1e2:	d0fa      	beq.n	800b1da <floorf+0x3a>
 800b1e4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800b21c <floorf+0x7c>
 800b1e8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b1ec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1f4:	ddef      	ble.n	800b1d6 <floorf+0x36>
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	bfbe      	ittt	lt
 800b1fa:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800b1fe:	fa40 f202 	asrlt.w	r2, r0, r2
 800b202:	189b      	addlt	r3, r3, r2
 800b204:	ea23 0301 	bic.w	r3, r3, r1
 800b208:	e7e5      	b.n	800b1d6 <floorf+0x36>
 800b20a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b20e:	d3e4      	bcc.n	800b1da <floorf+0x3a>
 800b210:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b214:	4770      	bx	lr
 800b216:	2300      	movs	r3, #0
 800b218:	e7dd      	b.n	800b1d6 <floorf+0x36>
 800b21a:	bf00      	nop
 800b21c:	7149f2ca 	.word	0x7149f2ca
 800b220:	bf800000 	.word	0xbf800000
 800b224:	007fffff 	.word	0x007fffff

0800b228 <scalbnf>:
 800b228:	ee10 3a10 	vmov	r3, s0
 800b22c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b230:	d02b      	beq.n	800b28a <scalbnf+0x62>
 800b232:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b236:	d302      	bcc.n	800b23e <scalbnf+0x16>
 800b238:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b23c:	4770      	bx	lr
 800b23e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b242:	d123      	bne.n	800b28c <scalbnf+0x64>
 800b244:	4b24      	ldr	r3, [pc, #144]	@ (800b2d8 <scalbnf+0xb0>)
 800b246:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800b2dc <scalbnf+0xb4>
 800b24a:	4298      	cmp	r0, r3
 800b24c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b250:	db17      	blt.n	800b282 <scalbnf+0x5a>
 800b252:	ee10 3a10 	vmov	r3, s0
 800b256:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b25a:	3a19      	subs	r2, #25
 800b25c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b260:	4288      	cmp	r0, r1
 800b262:	dd15      	ble.n	800b290 <scalbnf+0x68>
 800b264:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800b2e0 <scalbnf+0xb8>
 800b268:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b2e4 <scalbnf+0xbc>
 800b26c:	ee10 3a10 	vmov	r3, s0
 800b270:	eeb0 7a67 	vmov.f32	s14, s15
 800b274:	2b00      	cmp	r3, #0
 800b276:	bfb8      	it	lt
 800b278:	eef0 7a66 	vmovlt.f32	s15, s13
 800b27c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800b280:	4770      	bx	lr
 800b282:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b2e8 <scalbnf+0xc0>
 800b286:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b28a:	4770      	bx	lr
 800b28c:	0dd2      	lsrs	r2, r2, #23
 800b28e:	e7e5      	b.n	800b25c <scalbnf+0x34>
 800b290:	4410      	add	r0, r2
 800b292:	28fe      	cmp	r0, #254	@ 0xfe
 800b294:	dce6      	bgt.n	800b264 <scalbnf+0x3c>
 800b296:	2800      	cmp	r0, #0
 800b298:	dd06      	ble.n	800b2a8 <scalbnf+0x80>
 800b29a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b29e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b2a2:	ee00 3a10 	vmov	s0, r3
 800b2a6:	4770      	bx	lr
 800b2a8:	f110 0f16 	cmn.w	r0, #22
 800b2ac:	da09      	bge.n	800b2c2 <scalbnf+0x9a>
 800b2ae:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800b2e8 <scalbnf+0xc0>
 800b2b2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800b2ec <scalbnf+0xc4>
 800b2b6:	ee10 3a10 	vmov	r3, s0
 800b2ba:	eeb0 7a67 	vmov.f32	s14, s15
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	e7d9      	b.n	800b276 <scalbnf+0x4e>
 800b2c2:	3019      	adds	r0, #25
 800b2c4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b2c8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b2cc:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b2f0 <scalbnf+0xc8>
 800b2d0:	ee07 3a90 	vmov	s15, r3
 800b2d4:	e7d7      	b.n	800b286 <scalbnf+0x5e>
 800b2d6:	bf00      	nop
 800b2d8:	ffff3cb0 	.word	0xffff3cb0
 800b2dc:	4c000000 	.word	0x4c000000
 800b2e0:	7149f2ca 	.word	0x7149f2ca
 800b2e4:	f149f2ca 	.word	0xf149f2ca
 800b2e8:	0da24260 	.word	0x0da24260
 800b2ec:	8da24260 	.word	0x8da24260
 800b2f0:	33000000 	.word	0x33000000

0800b2f4 <_init>:
 800b2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2f6:	bf00      	nop
 800b2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2fa:	bc08      	pop	{r3}
 800b2fc:	469e      	mov	lr, r3
 800b2fe:	4770      	bx	lr

0800b300 <_fini>:
 800b300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b302:	bf00      	nop
 800b304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b306:	bc08      	pop	{r3}
 800b308:	469e      	mov	lr, r3
 800b30a:	4770      	bx	lr
