{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633695359696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633695359697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 17:45:59 2021 " "Processing started: Fri Oct 08 17:45:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633695359697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695359697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695359697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633695360224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633695360224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377011 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-struct " "Found design unit 1: multiplier-struct" {  } { { "multiplier.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/multiplier.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377017 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/multiplier.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377021 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-beh " "Found design unit 1: div-beh" {  } { { "div.vhd" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/div.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377027 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_beh-a1 " "Found design unit 1: alu_beh-a1" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377027 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_beh " "Found entity 1: alu_beh" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633695377027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633695377134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_beh alu_beh:add_instance " "Elaborating entity \"alu_beh\" for hierarchy \"alu_beh:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633695377135 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): signal \"mult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633695377140 "|DUT|alu_beh:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quot alu.vhdl(78) " "VHDL Process Statement warning at alu.vhdl(78): signal \"quot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633695377140 "|DUT|alu_beh:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op alu.vhdl(65) " "VHDL Process Statement warning at alu.vhdl(65): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1633695377140 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] alu.vhdl(65) " "Inferred latch for \"op\[0\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] alu.vhdl(65) " "Inferred latch for \"op\[1\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] alu.vhdl(65) " "Inferred latch for \"op\[2\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] alu.vhdl(65) " "Inferred latch for \"op\[3\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] alu.vhdl(65) " "Inferred latch for \"op\[4\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] alu.vhdl(65) " "Inferred latch for \"op\[5\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] alu.vhdl(65) " "Inferred latch for \"op\[6\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] alu.vhdl(65) " "Inferred latch for \"op\[7\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] alu.vhdl(65) " "Inferred latch for \"op\[8\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] alu.vhdl(65) " "Inferred latch for \"op\[9\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] alu.vhdl(65) " "Inferred latch for \"op\[10\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[11\] alu.vhdl(65) " "Inferred latch for \"op\[11\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[12\] alu.vhdl(65) " "Inferred latch for \"op\[12\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377141 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[13\] alu.vhdl(65) " "Inferred latch for \"op\[13\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377142 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[14\] alu.vhdl(65) " "Inferred latch for \"op\[14\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377142 "|DUT|alu_beh:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[15\] alu.vhdl(65) " "Inferred latch for \"op\[15\]\" at alu.vhdl(65)" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695377142 "|DUT|alu_beh:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div alu_beh:add_instance\|div:div_1 " "Elaborating entity \"div\" for hierarchy \"alu_beh:add_instance\|div:div_1\"" {  } { { "alu.vhdl" "div_1" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633695377143 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "k div.vhd(45) " "VHDL Variable Declaration warning at div.vhd(45): used initial value expression for variable \"k\" because variable was never assigned a value" {  } { { "div.vhd" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/div.vhd" 45 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1633695377145 "|DUT|alu_beh:add_instance|div:div_1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "W div.vhd(25) " "VHDL Variable Declaration warning at div.vhd(25): used initial value expression for variable \"W\" because variable was never assigned a value" {  } { { "div.vhd" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/div.vhd" 25 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1633695377145 "|DUT|alu_beh:add_instance|div:div_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alu_beh:add_instance\|multiplier:mult_1 " "Elaborating entity \"multiplier\" for hierarchy \"alu_beh:add_instance\|multiplier:mult_1\"" {  } { { "alu.vhdl" "mult_1" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633695377146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[0\] " "LATCH primitive \"alu_beh:add_instance\|op\[0\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[1\] " "LATCH primitive \"alu_beh:add_instance\|op\[1\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[2\] " "LATCH primitive \"alu_beh:add_instance\|op\[2\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[3\] " "LATCH primitive \"alu_beh:add_instance\|op\[3\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[4\] " "LATCH primitive \"alu_beh:add_instance\|op\[4\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[5\] " "LATCH primitive \"alu_beh:add_instance\|op\[5\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[6\] " "LATCH primitive \"alu_beh:add_instance\|op\[6\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[7\] " "LATCH primitive \"alu_beh:add_instance\|op\[7\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:add_instance\|op\[8\] " "LATCH primitive \"alu_beh:add_instance\|op\[8\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633695378950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_beh:add_instance\|op\[9\] " "Latch alu_beh:add_instance\|op\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[16\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[16\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379466 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR input_vector\[18\] " "Ports ENA and CLR on the latch are fed by the same signal input_vector\[18\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379466 ""}  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633695379466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_beh:add_instance\|op\[10\] " "Latch alu_beh:add_instance\|op\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[16\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[16\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379466 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR input_vector\[18\] " "Ports ENA and CLR on the latch are fed by the same signal input_vector\[18\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379466 ""}  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633695379466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_beh:add_instance\|op\[11\] " "Latch alu_beh:add_instance\|op\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[16\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[16\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379469 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR input_vector\[18\] " "Ports ENA and CLR on the latch are fed by the same signal input_vector\[18\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379469 ""}  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633695379469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_beh:add_instance\|op\[12\] " "Latch alu_beh:add_instance\|op\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[16\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[16\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379469 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR input_vector\[18\] " "Ports ENA and CLR on the latch are fed by the same signal input_vector\[18\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379469 ""}  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633695379469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_beh:add_instance\|op\[13\] " "Latch alu_beh:add_instance\|op\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[17\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[17\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379469 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR input_vector\[18\] " "Ports ENA and CLR on the latch are fed by the same signal input_vector\[18\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379469 ""}  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633695379469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_beh:add_instance\|op\[14\] " "Latch alu_beh:add_instance\|op\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[17\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[17\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379470 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR input_vector\[18\] " "Ports ENA and CLR on the latch are fed by the same signal input_vector\[18\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379470 ""}  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633695379470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_beh:add_instance\|op\[15\] " "Latch alu_beh:add_instance\|op\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[17\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[17\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379470 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR input_vector\[18\] " "Ports ENA and CLR on the latch are fed by the same signal input_vector\[18\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633695379470 ""}  } { { "alu.vhdl" "" { Text "C:/Users/krnav/Desktop/GitHub/Multi Functional ALU/alu.vhdl" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633695379470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633695380772 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633695380772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633695380772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633695380772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633695380859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 17:46:20 2021 " "Processing ended: Fri Oct 08 17:46:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633695380859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633695380859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633695380859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633695380859 ""}
