\hypertarget{struct_s_c_b___type}{\section{S\-C\-B\-\_\-\-Type Struct Reference}
\label{struct_s_c_b___type}\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}}
}


Structure type to access the System Control Block (S\-C\-B).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}{C\-P\-U\-I\-D}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}{I\-C\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}{V\-T\-O\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}{A\-I\-R\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}{S\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}{C\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint8\-\_\-t \hyperlink{struct_s_c_b___type_a543537c7b61874db058cc8e91a7aff0e}{S\-H\-P} \mbox{[}12\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}{S\-H\-C\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}{C\-F\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}{H\-F\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}{D\-F\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}{M\-M\-F\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}{B\-F\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}{A\-F\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}{P\-F\-R} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}{D\-F\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}{A\-D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}{M\-M\-F\-R} \mbox{[}4\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}{I\-S\-A\-R} \mbox{[}5\mbox{]}
\item 
\hypertarget{struct_s_c_b___type_a3d62ad9c4895cd18d4fa986b0c3b700f}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}5\mbox{]}}\label{struct_s_c_b___type_a3d62ad9c4895cd18d4fa986b0c3b700f}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_af460b56ce524a8e3534173f0aee78e85}{C\-P\-A\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\-C\-B). 

\subsection{Member Data Documentation}
\hypertarget{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-D\-R@{A\-D\-R}}
\index{A\-D\-R@{A\-D\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-D\-R}}\label{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}
Offset\-: 0x4\-C Auxiliary Feature Register

Offset\-: 0x04\-C (R/ ) Auxiliary Feature Register \hypertarget{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-F\-S\-R@{A\-F\-S\-R}}
\index{A\-F\-S\-R@{A\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-F\-S\-R}}\label{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}
Offset\-: 0x3\-C Auxiliary Fault Status Register

Offset\-: 0x03\-C (R/\-W) Auxiliary Fault Status Register \hypertarget{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-I\-R\-C\-R@{A\-I\-R\-C\-R}}
\index{A\-I\-R\-C\-R@{A\-I\-R\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-I\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-I\-R\-C\-R}}\label{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}
Offset\-: 0x0\-C Application Interrupt / Reset Control Register

Offset\-: 0x00\-C (R/\-W) Application Interrupt and Reset Control Register \hypertarget{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!B\-F\-A\-R@{B\-F\-A\-R}}
\index{B\-F\-A\-R@{B\-F\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{B\-F\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-B\-F\-A\-R}}\label{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}
Offset\-: 0x38 Bus Fault Address Register

Offset\-: 0x038 (R/\-W) Bus\-Fault Address Register \hypertarget{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-C\-R@{C\-C\-R}}
\index{C\-C\-R@{C\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-C\-R}}\label{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}
Offset\-: 0x14 Configuration Control Register

Offset\-: 0x014 (R/\-W) Configuration Control Register \hypertarget{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-F\-S\-R@{C\-F\-S\-R}}
\index{C\-F\-S\-R@{C\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-F\-S\-R}}\label{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}
Offset\-: 0x28 Configurable Fault Status Register

Offset\-: 0x028 (R/\-W) Configurable Fault Status Register \hypertarget{struct_s_c_b___type_af460b56ce524a8e3534173f0aee78e85}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-P\-A\-C\-R@{C\-P\-A\-C\-R}}
\index{C\-P\-A\-C\-R@{C\-P\-A\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-P\-A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-P\-A\-C\-R}}\label{struct_s_c_b___type_af460b56ce524a8e3534173f0aee78e85}
Offset\-: 0x088 (R/\-W) Coprocessor Access Control Register \hypertarget{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-P\-U\-I\-D@{C\-P\-U\-I\-D}}
\index{C\-P\-U\-I\-D@{C\-P\-U\-I\-D}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-P\-U\-I\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-P\-U\-I\-D}}\label{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}
Offset\-: 0x00 C\-P\-U I\-D Base Register

Offset\-: 0x000 (R/ ) C\-P\-U\-I\-D Base Register \hypertarget{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-F\-R@{D\-F\-R}}
\index{D\-F\-R@{D\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-F\-R}}\label{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}
Offset\-: 0x48 Debug Feature Register

Offset\-: 0x048 (R/ ) Debug Feature Register \hypertarget{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-F\-S\-R@{D\-F\-S\-R}}
\index{D\-F\-S\-R@{D\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-F\-S\-R}}\label{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}
Offset\-: 0x30 Debug Fault Status Register

Offset\-: 0x030 (R/\-W) Debug Fault Status Register \hypertarget{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!H\-F\-S\-R@{H\-F\-S\-R}}
\index{H\-F\-S\-R@{H\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{H\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-H\-F\-S\-R}}\label{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}
Offset\-: 0x2\-C Hard Fault Status Register

Offset\-: 0x02\-C (R/\-W) Hard\-Fault Status Register \hypertarget{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-C\-S\-R@{I\-C\-S\-R}}
\index{I\-C\-S\-R@{I\-C\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-C\-S\-R}}\label{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}
Offset\-: 0x04 Interrupt Control State Register

Offset\-: 0x004 (R/\-W) Interrupt Control and State Register \hypertarget{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-S\-A\-R@{I\-S\-A\-R}}
\index{I\-S\-A\-R@{I\-S\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-S\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-S\-A\-R}}\label{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}
Offset\-: 0x60 I\-S\-A Feature Register

Offset\-: 0x060 (R/ ) Instruction Set Attributes Register \hypertarget{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-M\-F\-A\-R@{M\-M\-F\-A\-R}}
\index{M\-M\-F\-A\-R@{M\-M\-F\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-M\-F\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-M\-M\-F\-A\-R}}\label{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}
Offset\-: 0x34 Mem Manage Address Register

Offset\-: 0x034 (R/\-W) Mem\-Manage Fault Address Register \hypertarget{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-M\-F\-R@{M\-M\-F\-R}}
\index{M\-M\-F\-R@{M\-M\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-M\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-M\-M\-F\-R}}\label{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}
Offset\-: 0x50 Memory Model Feature Register

Offset\-: 0x050 (R/ ) Memory Model Feature Register \hypertarget{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!P\-F\-R@{P\-F\-R}}
\index{P\-F\-R@{P\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{P\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-P\-F\-R}}\label{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}
Offset\-: 0x40 Processor Feature Register

Offset\-: 0x040 (R/ ) Processor Feature Register \hypertarget{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-C\-R@{S\-C\-R}}
\index{S\-C\-R@{S\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-C\-R}}\label{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}
Offset\-: 0x10 System Control Register

Offset\-: 0x010 (R/\-W) System Control Register \hypertarget{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-C\-S\-R@{S\-H\-C\-S\-R}}
\index{S\-H\-C\-S\-R@{S\-H\-C\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-H\-C\-S\-R}}\label{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}
Offset\-: 0x24 System Handler Control and State Register

Offset\-: 0x024 (R/\-W) System Handler Control and State Register \hypertarget{struct_s_c_b___type_a543537c7b61874db058cc8e91a7aff0e}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-P@{S\-H\-P}}
\index{S\-H\-P@{S\-H\-P}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint8\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-H\-P}}\label{struct_s_c_b___type_a543537c7b61874db058cc8e91a7aff0e}
Offset\-: 0x18 System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15)

Offset\-: 0x018 (R/\-W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \hypertarget{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!V\-T\-O\-R@{V\-T\-O\-R}}
\index{V\-T\-O\-R@{V\-T\-O\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{V\-T\-O\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-V\-T\-O\-R}}\label{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}
Offset\-: 0x08 Vector Table Offset Register

Offset\-: 0x008 (R/\-W) Vector Table Offset Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/core\-\_\-cm3.\-h\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
