{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79937,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79985,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000634777,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000249081,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.85873e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000249081,
	"finish__design__instance__count__class:buffer": 46,
	"finish__design__instance__area__class:buffer": 267.757,
	"finish__design__instance__count__class:clock_buffer": 24,
	"finish__design__instance__area__class:clock_buffer": 511.741,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 135.13,
	"finish__design__instance__count__class:inverter": 4,
	"finish__design__instance__area__class:inverter": 15.0144,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 82.5792,
	"finish__design__instance__count__class:sequential_cell": 141,
	"finish__design__instance__area__class:sequential_cell": 2832.72,
	"finish__design__instance__count__class:multi_input_combinational_cell": 559,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3477.08,
	"finish__design__instance__count": 816,
	"finish__design__instance__area": 7322.02,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.92708,
	"finish__clock__skew__setup": 0.00738776,
	"finish__clock__skew__hold": 0.00738776,
	"finish__timing__drv__max_slew_limit": 0.770677,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.864914,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00206713,
	"finish__power__switching__total": 0.000603115,
	"finish__power__leakage__total": 3.09004e-09,
	"finish__power__total": 0.00267024,
	"finish__design__io": 39,
	"finish__design__die__area": 11816.8,
	"finish__design__core__area": 10983,
	"finish__design__instance__count": 956,
	"finish__design__instance__area": 7497.19,
	"finish__design__instance__count__stdcell": 956,
	"finish__design__instance__area__stdcell": 7497.19,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.682616,
	"finish__design__instance__utilization__stdcell": 0.682616,
	"finish__design__rows": 38,
	"finish__design__rows:unithd": 38,
	"finish__design__sites": 8778,
	"finish__design__sites:unithd": 8778,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}