# â±ï¸ Verilog Clock Generator (`clock.v`)

The **Clock Generator Module** is a **configurable Verilog module** designed to generate a clock signal with adjustable **frequency, phase shift, and duty cycle**. It is useful for testbenches, digital circuit simulations, and FPGA-based projects where precise clock control is required.

## ğŸ“Œ Features  
- âœ… **Configurable Frequency** (in kHz)  
- âœ… **Adjustable Phase Shift** (in degrees)  
- âœ… **Customizable Duty Cycle** (in percentage)  
- âœ… **Enable/Disable Clock Control**  
- âœ… **Verilog Testbenches for Frequency, Phase, & Duty Cycle Variation**  

---

## ğŸ“– **Project Overview**  

### ğŸ› ï¸ **Clock Generation Mechanism**  
This module creates a **clock signal** by computing the clock period from the given **frequency** and using the **duty cycle** to determine ON/OFF states. Additionally, a **phase shift** can be introduced to synchronize the signal with other modules in a system.

### ğŸ› **Configurable Parameters**  
The following parameters allow dynamic control of the clock behavior:  
- **`FREQ`** â†’ Defines the clock frequency in **kHz**  
- **`PHASE`** â†’ Controls the phase shift in **degrees**  
- **`DUTY`** â†’ Determines the duty cycle (percentage of time the clock is HIGH)  

The clock starts when **enabled** and stops when disabled, making it adaptable for different test environments.

---

## ğŸ“Š **Clock Behavior Demonstration**  

### **1ï¸âƒ£ Frequency Variation**  
The testbench modifies the `FREQ` parameter to observe the effect on clock timing.  

![Frequency Variation](for_freq.png)  

### **2ï¸âƒ£ Phase Variation**  
The testbench adjusts the `PHASE` parameter to introduce a phase shift in the clock signal.  

![Phase Variation](for_phase.png)  

### **3ï¸âƒ£ Duty Cycle Variation**  
The testbench changes the `DUTY` parameter to vary the HIGH and LOW durations of the clock signal.  

![Duty Cycle Variation](for_duty.png)  

---
