/* SPDX-License-Identifier: GPL-2.0 */

#ifndef _SENINF_REG_H_
#define _SENINF_REG_H_

/* 0x11c80000..0x11c850ac */
#define MIPI_RX_ANA00_CSI0A           0x0000
#define MIPI_RX_ANA04_CSI0A           0x0004
#define MIPI_RX_ANA08_CSI0A           0x0008
#define MIPI_RX_ANA0C_CSI0A           0x000C
#define MIPI_RX_ANA10_CSI0A           0x0010
#define MIPI_RX_ANA14_CSI0A           0x0014
#define MIPI_RX_ANA18_CSI0A           0x0018
#define MIPI_RX_ANA1C_CSI0A           0x001C
#define MIPI_RX_ANA20_CSI0A           0x0020
#define MIPI_RX_ANA24_CSI0A           0x0024
#define MIPI_RX_ANA28_CSI0A           0x0028
#define MIPI_RX_ANA2C_CSI0A           0x002C
#define MIPI_RX_ANA34_CSI0A           0x0034
#define MIPI_RX_ANA38_CSI0A           0x0038
#define MIPI_RX_ANA40_CSI0A           0x0040
#define MIPI_RX_ANA48_CSI0A           0x0048
#define MIPI_RX_WRAPPER80_CSI0A       0x0080
#define MIPI_RX_WRAPPER84_CSI0A       0x0084
#define MIPI_RX_WRAPPER88_CSI0A       0x0088
#define MIPI_RX_WRAPPER8C_CSI0A       0x008C
#define MIPI_RX_WRAPPER90_CSI0A       0x0090
#define MIPI_RX_WRAPPER94_CSI0A       0x0094
#define MIPI_RX_WRAPPER98_CSI0A       0x0098
#define MIPI_RX_WRAPPER9C_CSI0A       0x009C
#define MIPI_RX_ANAA4_CSI0A           0x00A4
#define MIPI_RX_ANAA8_CSI0A           0x00A8
#define MIPI_RX_ANA00_CSI0B           0x1000
#define MIPI_RX_ANA04_CSI0B           0x1004
#define MIPI_RX_ANA08_CSI0B           0x1008
#define MIPI_RX_ANA0C_CSI0B           0x100C
#define MIPI_RX_ANA10_CSI0B           0x1010
#define MIPI_RX_ANA14_CSI0B           0x1014
#define MIPI_RX_ANA18_CSI0B           0x1018
#define MIPI_RX_ANA1C_CSI0B           0x101C
#define MIPI_RX_ANA20_CSI0B           0x1020
#define MIPI_RX_ANA24_CSI0B           0x1024
#define MIPI_RX_ANA28_CSI0B           0x1028
#define MIPI_RX_ANA2C_CSI0B           0x102C
#define MIPI_RX_ANA34_CSI0B           0x1034
#define MIPI_RX_ANA38_CSI0B           0x1038
#define MIPI_RX_ANA48_CSI0B           0x1048
#define MIPI_RX_WRAPPER80_CSI0B       0x1080
#define MIPI_RX_WRAPPER84_CSI0B       0x1084
#define MIPI_RX_WRAPPER88_CSI0B       0x1088
#define MIPI_RX_WRAPPER8C_CSI0B       0x108C
#define MIPI_RX_WRAPPER90_CSI0B       0x1090
#define MIPI_RX_WRAPPER94_CSI0B       0x1094
#define MIPI_RX_WRAPPER98_CSI0B       0x1098
#define MIPI_RX_WRAPPER9C_CSI0B       0x109C
#define MIPI_RX_ANAA4_CSI0B           0x10A4
#define MIPI_RX_ANAA8_CSI0B           0x10A8
#define MIPI_RX_ANA00_CSI1A           0x2000
#define MIPI_RX_ANA04_CSI1A           0x2004
#define MIPI_RX_ANA08_CSI1A           0x2008
#define MIPI_RX_ANA0C_CSI1A           0x200C
#define MIPI_RX_ANA10_CSI1A           0x2010
#define MIPI_RX_ANA18_CSI1A           0x2018
#define MIPI_RX_ANA1C_CSI1A           0x201C
#define MIPI_RX_ANA24_CSI1A           0x2024
#define MIPI_RX_ANA48_CSI1A           0x2048
#define MIPI_RX_WRAPPER80_CSI1A       0x2080
#define MIPI_RX_WRAPPER84_CSI1A       0x2084
#define MIPI_RX_WRAPPER88_CSI1A       0x2088
#define MIPI_RX_WRAPPER8C_CSI1A       0x208C
#define MIPI_RX_WRAPPER90_CSI1A       0x2090
#define MIPI_RX_WRAPPER94_CSI1A       0x2094
#define MIPI_RX_WRAPPER98_CSI1A       0x2098
#define MIPI_RX_WRAPPER9C_CSI1A       0x209C
#define MIPI_RX_ANAA4_CSI1A           0x20A4
#define MIPI_RX_ANAA8_CSI1A           0x20A8
#define MIPI_RX_ANA00_CSI1B           0x3000
#define MIPI_RX_ANA04_CSI1B           0x3004
#define MIPI_RX_ANA08_CSI1B           0x3008
#define MIPI_RX_ANA0C_CSI1B           0x300C
#define MIPI_RX_ANA10_CSI1B           0x3010
#define MIPI_RX_ANA18_CSI1B           0x3018
#define MIPI_RX_ANA1C_CSI1B           0x301C
#define MIPI_RX_ANA24_CSI1B           0x3024
#define MIPI_RX_ANA48_CSI1B           0x3048
#define MIPI_RX_WRAPPER80_CSI1B       0x3080
#define MIPI_RX_WRAPPER84_CSI1B       0x3084
#define MIPI_RX_WRAPPER88_CSI1B       0x3088
#define MIPI_RX_WRAPPER8C_CSI1B       0x308C
#define MIPI_RX_WRAPPER90_CSI1B       0x3090
#define MIPI_RX_WRAPPER94_CSI1B       0x3094
#define MIPI_RX_WRAPPER98_CSI1B       0x3098
#define MIPI_RX_WRAPPER9C_CSI1B       0x309C
#define MIPI_RX_ANAA4_CSI1B           0x30A4
#define MIPI_RX_ANAA8_CSI1B           0x30A8
#define MIPI_RX_ANA00_CSI2A           0x4000
#define MIPI_RX_ANA04_CSI2A           0x4004
#define MIPI_RX_ANA08_CSI2A           0x4008
#define MIPI_RX_ANA0C_CSI2A           0x400C
#define MIPI_RX_ANA10_CSI2A           0x4010
#define MIPI_RX_ANA18_CSI2A           0x4018
#define MIPI_RX_ANA1C_CSI2A           0x401C
#define MIPI_RX_ANA24_CSI2A           0x4024
#define MIPI_RX_ANA48_CSI2A           0x4048
#define MIPI_RX_WRAPPER80_CSI2A       0x4080
#define MIPI_RX_WRAPPER84_CSI2A       0x4084
#define MIPI_RX_WRAPPER88_CSI2A       0x4088
#define MIPI_RX_WRAPPER8C_CSI2A       0x408C
#define MIPI_RX_WRAPPER90_CSI2A       0x4090
#define MIPI_RX_WRAPPER94_CSI2A       0x4094
#define MIPI_RX_WRAPPER98_CSI2A       0x4098
#define MIPI_RX_WRAPPER9C_CSI2A       0x409C
#define MIPI_RX_ANAA4_CSI2A           0x40A4
#define MIPI_RX_ANAA8_CSI2A           0x40A8
#define MIPI_RX_ANA00_CSI2B           0x5000
#define MIPI_RX_ANA04_CSI2B           0x5004
#define MIPI_RX_ANA08_CSI2B           0x5008
#define MIPI_RX_ANA0C_CSI2B           0x500C
#define MIPI_RX_ANA10_CSI2B           0x5010
#define MIPI_RX_ANA18_CSI2B           0x5018
#define MIPI_RX_ANA1C_CSI2B           0x501C
#define MIPI_RX_ANA24_CSI2B           0x5024
#define MIPI_RX_ANA48_CSI2B           0x5048
#define MIPI_RX_WRAPPER80_CSI2B       0x5080
#define MIPI_RX_WRAPPER84_CSI2B       0x5084
#define MIPI_RX_WRAPPER88_CSI2B       0x5088
#define MIPI_RX_WRAPPER8C_CSI2B       0x508C
#define MIPI_RX_WRAPPER90_CSI2B       0x5090
#define MIPI_RX_WRAPPER94_CSI2B       0x5094
#define MIPI_RX_WRAPPER98_CSI2B       0x5098
#define MIPI_RX_WRAPPER9C_CSI2B       0x509C
#define MIPI_RX_ANAA4_CSI2B           0x50A4
#define MIPI_RX_ANAA8_CSI2B           0x50A8

/* 0x1a040000..0x1a047d40 */
#define SENINF_TOP_CTRL                        0x0000
#define SENINF_TOP_CMODEL_PAR                  0x0004
#define SENINF_TOP_MUX_CTRL                    0x0008
#define SENINF_TOP_CAM_MUX_CTRL                0x0010
#define SENINF_TOP_N3D_A_CTL                   0x0014
#define SENINF_TOP_N3D_B_CTL                   0x0018
#define SENINF_TOP_PHY_SENINF_CTL_CSI0         0x001C
#define SENINF_TOP_PHY_SENINF_CTL_CSI1         0x0020
#define SENINF_TOP_PHY_SENINF_CTL_CSI2         0x0024
#define SENINF_N3D_A_CTL                       0x0100
#define SENINF_N3D_A_POS                       0x0104
#define SENINF_N3D_A_TRIG                      0x0108
#define SENINF_N3D_A_INT                       0x010C
#define SENINF_N3D_A_CNT0                      0x0110
#define SENINF_N3D_A_CNT1                      0x0114
#define SENINF_N3D_A_DBG                       0x0118
#define SENINF_N3D_A_DIFF_THR                  0x011C
#define SENINF_N3D_A_DIFF_CNT                  0x0120
#define SENINF_N3D_A_DBG_1                     0x0124
#define SENINF_N3D_A_VALID_TG_CNT              0x0128
#define SENINF_N3D_A_SYNC_A_PERIOD             0x012C
#define SENINF_N3D_A_SYNC_B_PERIOD             0x0130
#define SENINF_N3D_A_SYNC_A_PULSE_LEN          0x0134
#define SENINF_N3D_A_SYNC_B_PULSE_LEN          0x0138
#define SENINF_N3D_A_SUB_CNT                   0x013C
#define SENINF_N3D_A_VSYNC_CNT                 0x0140
#define SENINF1_CTRL                           0x0200
#define SENINF1_CTRL_EXT                       0x0204
#define SENINF1_ASYNC_CTRL                     0x0208
#define SENINF_TG1_PH_CNT                      0x0600
#define SENINF_TG1_SEN_CK                      0x0604
#define SENINF_TG1_TM_CTL                      0x0608
#define SENINF_TG1_TM_SIZE                     0x060C
#define SENINF_TG1_TM_CLK                      0x0610
#define SENINF_TG1_TM_STP                      0x0614
#define MIPI_RX_CON24_CSI0                     0x0824
#define MIPI_RX_CON28_CSI0                     0x0828
#define MIPI_RX_CON34_CSI0                     0x0834
#define MIPI_RX_CON38_CSI0                     0x0838
#define MIPI_RX_CON3C_CSI0                     0x083C
#define MIPI_RX_CON7C_CSI0                     0x087C
#define MIPI_RX_CON80_CSI0                     0x0880
#define MIPI_RX_CON84_CSI0                     0x0884
#define MIPI_RX_CON88_CSI0                     0x0888
#define MIPI_RX_CON8C_CSI0                     0x088C
#define MIPI_RX_CON90_CSI0                     0x0890
#define MIPI_RX_CON94_CSI0                     0x0894
#define MIPI_RX_CON98_CSI0                     0x0898
#define MIPI_RX_CONA0_CSI0                     0x08A0
#define MIPI_RX_CONB0_CSI0                     0x08B0
#define MIPI_RX_CONB4_CSI0                     0x08B4
#define MIPI_RX_CONB8_CSI0                     0x08B8
#define MIPI_RX_CONBC_CSI0                     0x08BC
#define MIPI_RX_CONC0_CSI0                     0x08C0
#define MIPI_RX_CONC4_CSI0                     0x08C4
#define MIPI_RX_CONC8_CSI0                     0x08C8
#define MIPI_RX_CONCC_CSI0                     0x08CC
#define MIPI_RX_COND0_CSI0                     0x08D0
#define SENINF1_CSI2_CTL                       0x0A00
#define SENINF1_CSI2_LNRC_TIMING               0x0A04
#define SENINF1_CSI2_LNRD_TIMING               0x0A08
#define SENINF1_CSI2_DPCM                      0x0A0C
#define SENINF1_CSI2_INT_EN                    0x0A10
#define SENINF1_CSI2_INT_STATUS                0x0A14
#define SENINF1_CSI2_DGB_SEL                   0x0A18
#define SENINF1_CSI2_DBG_PORT                  0x0A1C
#define SENINF1_CSI2_SPARE0                    0x0A20
#define SENINF1_CSI2_SPARE1                    0x0A24
#define SENINF1_CSI2_LNRC_FSM                  0x0A28
#define SENINF1_CSI2_LNRD_FSM                  0x0A2C
#define SENINF1_CSI2_FRAME_LINE_NUM            0x0A30
#define SENINF1_CSI2_GENERIC_SHORT             0x0A34
#define SENINF1_CSI2_HSRX_DBG                  0x0A38
#define SENINF1_CSI2_DI                        0x0A3C
#define SENINF1_CSI2_HS_TRAIL                  0x0A40
#define SENINF1_CSI2_DI_CTRL                   0x0A44
#define SENINF1_CSI2_DETECT_CON1               0x0A4C
#define SENINF1_CSI2_DETECT_CON2               0x0A50
#define SENINF1_CSI2_DETECT_CON3               0x0A54
#define SENINF1_CSI2_RLR0_CON0                 0x0A58
#define SENINF1_CSI2_RLR1_CON0                 0x0A5C
#define SENINF1_CSI2_RLR2_CON0                 0x0A60
#define SENINF1_CSI2_RLR_CON0                  0x0A64
#define SENINF1_CSI2_MUX_CON                   0x0A68
#define SENINF1_CSI2_DETECT_DBG0               0x0A6C
#define SENINF1_CSI2_DETECT_DBG1               0x0A70
#define SENINF1_CSI2_RESYNC_MERGE_CTL          0x0A74
#define SENINF1_CSI2_CTRL_TRIO_MUX             0x0A78
#define SENINF1_CSI2_CTRL_TRIO_CON             0x0A7C
#define SENINF1_FIX_ADDR_CPHY0_DBG             0x0A80
#define SENINF1_FIX_ADDR_CPHY1_DBG             0x0A84
#define SENINF1_FIX_ADDR_CPHY2_DBG             0x0A88
#define SENINF1_FIX_ADDR_DBG                   0x0A8C
#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG0   0x0A90
#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG1   0x0A94
#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG0   0x0A98
#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG1   0x0A9C
#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG0   0x0AA0
#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG1   0x0AA4
#define SENINF1_SYNC_RESYNC_CTL                0x0AA8
#define SENINF1_POST_DETECT_CTL                0x0AAC
#define SENINF1_WIRE_STATE_DECODE_CONFIG       0x0AB0
#define SENINF1_CSI2_CPHY_LNRD_FSM             0x0AB4
#define SENINF1_FIX_ADDR_CPHY0_DBG0            0x0AB8
#define SENINF1_FIX_ADDR_CPHY0_DBG1            0x0ABC
#define SENINF1_FIX_ADDR_CPHY0_DBG2            0x0AC0
#define SENINF1_FIX_ADDR_CPHY1_DBG0            0x0AC4
#define SENINF1_FIX_ADDR_CPHY1_DBG1            0x0AC8
#define SENINF1_FIX_ADDR_CPHY1_DBG2            0x0ACC
#define SENINF1_FIX_ADDR_CPHY2_DBG0            0x0AD0
#define SENINF1_FIX_ADDR_CPHY2_DBG1            0x0AD4
#define SENINF1_FIX_ADDR_CPHY2_DBG2            0x0AD8
#define SENINF1_FIX_ADDR_DBG0                  0x0ADC
#define SENINF1_FIX_ADDR_DBG1                  0x0AE0
#define SENINF1_FIX_ADDR_DBG2                  0x0AE4
#define SENINF1_CSI2_MODE                      0x0AE8
#define SENINF1_CSI2_DI_EXT                    0x0AF0
#define SENINF1_CSI2_DI_CTRL_EXT               0x0AF4
#define SENINF1_CSI2_CPHY_LOOPBACK             0x0AF8
#define SENINF1_CSI2_PROGSEQ_0                 0x0B00
#define SENINF1_CSI2_PROGSEQ_1                 0x0B04
#define SENINF1_CSI2_INT_EN_EXT                0x0B10
#define SENINF1_CSI2_INT_STATUS_EXT            0x0B14
#define SENINF1_CSI2_CPHY_FIX_POINT_RST        0x0B18
#define SENINF1_CSI2_RLR3_CON0                 0x0B1C
#define SENINF1_CSI2_DPHY_SYNC                 0x0B20
#define SENINF1_CSI2_DESKEW_SYNC               0x0B24
#define SENINF1_CSI2_DETECT_DBG2               0x0B28
#define SENINF1_FIX_ADDR_CPHY3_DBG0            0x0B30
#define SENINF1_FIX_ADDR_CPHY3_DBG1            0x0B34
#define SENINF1_FIX_ADDR_CPHY3_DBG2            0x0B38
#define SENINF1_CSI2_DI_EXT_2                  0x0B3C
#define SENINF1_CSI2_DI_CTRL_EXT_2             0x0B40
#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG0   0x0B44
#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG1   0x0B48
#define SENINF1_MUX_CTRL                       0x0D00
#define SENINF1_MUX_INTEN                      0x0D04
#define SENINF1_MUX_INTSTA                     0x0D08
#define SENINF1_MUX_SIZE                       0x0D0C
#define SENINF1_MUX_DEBUG_1                    0x0D10
#define SENINF1_MUX_DEBUG_2                    0x0D14
#define SENINF1_MUX_DEBUG_3                    0x0D18
#define SENINF1_MUX_DEBUG_4                    0x0D1C
#define SENINF1_MUX_DEBUG_5                    0x0D20
#define SENINF1_MUX_DEBUG_6                    0x0D24
#define SENINF1_MUX_DEBUG_7                    0x0D28
#define SENINF1_MUX_SPARE                      0x0D2C
#define SENINF1_MUX_DATA                       0x0D30
#define SENINF1_MUX_DATA_CNT                   0x0D34
#define SENINF1_MUX_CROP                       0x0D38
#define SENINF1_MUX_CTRL_EXT                   0x0D3C
#define SENINF_N3D_B_CTL                       0x1100
#define SENINF_N3D_B_POS                       0x1104
#define SENINF_N3D_B_TRIG                      0x1108
#define SENINF_N3D_B_INT                       0x110C
#define SENINF_N3D_B_CNT0                      0x1110
#define SENINF_N3D_B_CNT1                      0x1114
#define SENINF_N3D_B_DBG                       0x1118
#define SENINF_N3D_B_DIFF_THR                  0x111C
#define SENINF_N3D_B_DIFF_CNT                  0x1120
#define SENINF_N3D_B_DBG_1                     0x1124
#define SENINF_N3D_B_VALID_TG_CNT              0x1128
#define SENINF_N3D_B_SYNC_A_PERIOD             0x112C
#define SENINF_N3D_B_SYNC_B_PERIOD             0x1130
#define SENINF_N3D_B_SYNC_A_PULSE_LEN          0x1134
#define SENINF_N3D_B_SYNC_B_PULSE_LEN          0x1138
#define SENINF_N3D_B_SUB_CNT                   0x113C
#define SENINF_N3D_B_VSYNC_CNT                 0x1140
#define SENINF2_CTRL                           0x1200
#define SENINF2_CTRL_EXT                       0x1204
#define SENINF2_ASYNC_CTRL                     0x1208
#define SENINF_TG2_PH_CNT                      0x1600
#define SENINF_TG2_SEN_CK                      0x1604
#define SENINF_TG2_TM_CTL                      0x1608
#define SENINF_TG2_TM_SIZE                     0x160C
#define SENINF_TG2_TM_CLK                      0x1610
#define SENINF_TG2_TM_STP                      0x1614
#define MIPI_RX_CON24_CSI1                     0x1824
#define MIPI_RX_CON28_CSI1                     0x1828
#define MIPI_RX_CON34_CSI1                     0x1834
#define MIPI_RX_CON38_CSI1                     0x1838
#define MIPI_RX_CON3C_CSI1                     0x183C
#define MIPI_RX_CON7C_CSI1                     0x187C
#define MIPI_RX_CON80_CSI1                     0x1880
#define MIPI_RX_CON84_CSI1                     0x1884
#define MIPI_RX_CON88_CSI1                     0x1888
#define MIPI_RX_CON8C_CSI1                     0x188C
#define MIPI_RX_CON90_CSI1                     0x1890
#define MIPI_RX_CON94_CSI1                     0x1894
#define MIPI_RX_CON98_CSI1                     0x1898
#define MIPI_RX_CONA0_CSI1                     0x18A0
#define MIPI_RX_CONB0_CSI1                     0x18B0
#define MIPI_RX_CONB4_CSI1                     0x18B4
#define MIPI_RX_CONB8_CSI1                     0x18B8
#define MIPI_RX_CONBC_CSI1                     0x18BC
#define MIPI_RX_CONC0_CSI1                     0x18C0
#define MIPI_RX_CONC4_CSI1                     0x18C4
#define MIPI_RX_CONC8_CSI1                     0x18C8
#define MIPI_RX_CONCC_CSI1                     0x18CC
#define MIPI_RX_COND0_CSI1                     0x18D0
#define SENINF2_CSI2_CTL                       0x1A00
#define SENINF2_CSI2_LNRC_TIMING               0x1A04
#define SENINF2_CSI2_LNRD_TIMING               0x1A08
#define SENINF2_CSI2_DPCM                      0x1A0C
#define SENINF2_CSI2_INT_EN                    0x1A10
#define SENINF2_CSI2_INT_STATUS                0x1A14
#define SENINF2_CSI2_DGB_SEL                   0x1A18
#define SENINF2_CSI2_DBG_PORT                  0x1A1C
#define SENINF2_CSI2_SPARE0                    0x1A20
#define SENINF2_CSI2_SPARE1                    0x1A24
#define SENINF2_CSI2_LNRC_FSM                  0x1A28
#define SENINF2_CSI2_LNRD_FSM                  0x1A2C
#define SENINF2_CSI2_FRAME_LINE_NUM            0x1A30
#define SENINF2_CSI2_GENERIC_SHORT             0x1A34
#define SENINF2_CSI2_HSRX_DBG                  0x1A38
#define SENINF2_CSI2_DI                        0x1A3C
#define SENINF2_CSI2_HS_TRAIL                  0x1A40
#define SENINF2_CSI2_DI_CTRL                   0x1A44
#define SENINF2_CSI2_DETECT_CON1               0x1A4C
#define SENINF2_CSI2_DETECT_CON2               0x1A50
#define SENINF2_CSI2_DETECT_CON3               0x1A54
#define SENINF2_CSI2_RLR0_CON0                 0x1A58
#define SENINF2_CSI2_RLR1_CON0                 0x1A5C
#define SENINF2_CSI2_RLR2_CON0                 0x1A60
#define SENINF2_CSI2_RLR_CON0                  0x1A64
#define SENINF2_CSI2_MUX_CON                   0x1A68
#define SENINF2_CSI2_DETECT_DBG0               0x1A6C
#define SENINF2_CSI2_DETECT_DBG1               0x1A70
#define SENINF2_CSI2_RESYNC_MERGE_CTL          0x1A74
#define SENINF2_CSI2_CTRL_TRIO_MUX             0x1A78
#define SENINF2_CSI2_CTRL_TRIO_CON             0x1A7C
#define SENINF2_FIX_ADDR_CPHY0_DBG             0x1A80
#define SENINF2_FIX_ADDR_CPHY1_DBG             0x1A84
#define SENINF2_FIX_ADDR_CPHY2_DBG             0x1A88
#define SENINF2_FIX_ADDR_DBG                   0x1A8C
#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG0   0x1A90
#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG1   0x1A94
#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG0   0x1A98
#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG1   0x1A9C
#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG0   0x1AA0
#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG1   0x1AA4
#define SENINF2_SYNC_RESYNC_CTL                0x1AA8
#define SENINF2_POST_DETECT_CTL                0x1AAC
#define SENINF2_WIRE_STATE_DECODE_CONFIG       0x1AB0
#define SENINF2_CSI2_CPHY_LNRD_FSM             0x1AB4
#define SENINF2_FIX_ADDR_CPHY0_DBG0            0x1AB8
#define SENINF2_FIX_ADDR_CPHY0_DBG1            0x1ABC
#define SENINF2_FIX_ADDR_CPHY0_DBG2            0x1AC0
#define SENINF2_FIX_ADDR_CPHY1_DBG0            0x1AC4
#define SENINF2_FIX_ADDR_CPHY1_DBG1            0x1AC8
#define SENINF2_FIX_ADDR_CPHY1_DBG2            0x1ACC
#define SENINF2_FIX_ADDR_CPHY2_DBG0            0x1AD0
#define SENINF2_FIX_ADDR_CPHY2_DBG1            0x1AD4
#define SENINF2_FIX_ADDR_CPHY2_DBG2            0x1AD8
#define SENINF2_FIX_ADDR_DBG0                  0x1ADC
#define SENINF2_FIX_ADDR_DBG1                  0x1AE0
#define SENINF2_FIX_ADDR_DBG2                  0x1AE4
#define SENINF2_CSI2_MODE                      0x1AE8
#define SENINF2_CSI2_DI_EXT                    0x1AF0
#define SENINF2_CSI2_DI_CTRL_EXT               0x1AF4
#define SENINF2_CSI2_CPHY_LOOPBACK             0x1AF8
#define SENINF2_CSI2_PROGSEQ_0                 0x1B00
#define SENINF2_CSI2_PROGSEQ_1                 0x1B04
#define SENINF2_CSI2_INT_EN_EXT                0x1B10
#define SENINF2_CSI2_INT_STATUS_EXT            0x1B14
#define SENINF2_CSI2_CPHY_FIX_POINT_RST        0x1B18
#define SENINF2_CSI2_RLR3_CON0                 0x1B1C
#define SENINF2_CSI2_DPHY_SYNC                 0x1B20
#define SENINF2_CSI2_DESKEW_SYNC               0x1B24
#define SENINF2_CSI2_DETECT_DBG2               0x1B28
#define SENINF2_FIX_ADDR_CPHY3_DBG0            0x1B30
#define SENINF2_FIX_ADDR_CPHY3_DBG1            0x1B34
#define SENINF2_FIX_ADDR_CPHY3_DBG2            0x1B38
#define SENINF2_CSI2_DI_EXT_2                  0x1B3C
#define SENINF2_CSI2_DI_CTRL_EXT_2             0x1B40
#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG0   0x1B44
#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG1   0x1B48
#define SENINF2_MUX_CTRL                       0x1D00
#define SENINF2_MUX_INTEN                      0x1D04
#define SENINF2_MUX_INTSTA                     0x1D08
#define SENINF2_MUX_SIZE                       0x1D0C
#define SENINF2_MUX_DEBUG_1                    0x1D10
#define SENINF2_MUX_DEBUG_2                    0x1D14
#define SENINF2_MUX_DEBUG_3                    0x1D18
#define SENINF2_MUX_DEBUG_4                    0x1D1C
#define SENINF2_MUX_DEBUG_5                    0x1D20
#define SENINF2_MUX_DEBUG_6                    0x1D24
#define SENINF2_MUX_DEBUG_7                    0x1D28
#define SENINF2_MUX_SPARE                      0x1D2C
#define SENINF2_MUX_DATA                       0x1D30
#define SENINF2_MUX_DATA_CNT                   0x1D34
#define SENINF2_MUX_CROP                       0x1D38
#define SENINF2_MUX_CTRL_EXT                   0x1D3C
#define SENINF3_CTRL                           0x2200
#define SENINF3_CTRL_EXT                       0x2204
#define SENINF3_ASYNC_CTRL                     0x2208
#define SENINF_TG3_PH_CNT                      0x2600
#define SENINF_TG3_SEN_CK                      0x2604
#define SENINF_TG3_TM_CTL                      0x2608
#define SENINF_TG3_TM_SIZE                     0x260C
#define SENINF_TG3_TM_CLK                      0x2610
#define SENINF_TG3_TM_STP                      0x2614
#define MIPI_RX_CON24_CSI2                     0x2824
#define MIPI_RX_CON28_CSI2                     0x2828
#define MIPI_RX_CON34_CSI2                     0x2834
#define MIPI_RX_CON38_CSI2                     0x2838
#define MIPI_RX_CON3C_CSI2                     0x283C
#define MIPI_RX_CON7C_CSI2                     0x287C
#define MIPI_RX_CON80_CSI2                     0x2880
#define MIPI_RX_CON84_CSI2                     0x2884
#define MIPI_RX_CON88_CSI2                     0x2888
#define MIPI_RX_CON8C_CSI2                     0x288C
#define MIPI_RX_CON90_CSI2                     0x2890
#define MIPI_RX_CON94_CSI2                     0x2894
#define MIPI_RX_CON98_CSI2                     0x2898
#define MIPI_RX_CONA0_CSI2                     0x28A0
#define MIPI_RX_CONB0_CSI2                     0x28B0
#define MIPI_RX_CONB4_CSI2                     0x28B4
#define MIPI_RX_CONB8_CSI2                     0x28B8
#define MIPI_RX_CONBC_CSI2                     0x28BC
#define MIPI_RX_CONC0_CSI2                     0x28C0
#define MIPI_RX_CONC4_CSI2                     0x28C4
#define MIPI_RX_CONC8_CSI2                     0x28C8
#define MIPI_RX_CONCC_CSI2                     0x28CC
#define MIPI_RX_COND0_CSI2                     0x28D0
#define SENINF3_CSI2_CTL                       0x2A00
#define SENINF3_CSI2_LNRC_TIMING               0x2A04
#define SENINF3_CSI2_LNRD_TIMING               0x2A08
#define SENINF3_CSI2_DPCM                      0x2A0C
#define SENINF3_CSI2_INT_EN                    0x2A10
#define SENINF3_CSI2_INT_STATUS                0x2A14
#define SENINF3_CSI2_DGB_SEL                   0x2A18
#define SENINF3_CSI2_DBG_PORT                  0x2A1C
#define SENINF3_CSI2_SPARE0                    0x2A20
#define SENINF3_CSI2_SPARE1                    0x2A24
#define SENINF3_CSI2_LNRC_FSM                  0x2A28
#define SENINF3_CSI2_LNRD_FSM                  0x2A2C
#define SENINF3_CSI2_FRAME_LINE_NUM            0x2A30
#define SENINF3_CSI2_GENERIC_SHORT             0x2A34
#define SENINF3_CSI2_HSRX_DBG                  0x2A38
#define SENINF3_CSI2_DI                        0x2A3C
#define SENINF3_CSI2_HS_TRAIL                  0x2A40
#define SENINF3_CSI2_DI_CTRL                   0x2A44
#define SENINF3_CSI2_DETECT_CON1               0x2A4C
#define SENINF3_CSI2_DETECT_CON2               0x2A50
#define SENINF3_CSI2_DETECT_CON3               0x2A54
#define SENINF3_CSI2_RLR0_CON0                 0x2A58
#define SENINF3_CSI2_RLR1_CON0                 0x2A5C
#define SENINF3_CSI2_RLR2_CON0                 0x2A60
#define SENINF3_CSI2_RLR_CON0                  0x2A64
#define SENINF3_CSI2_MUX_CON                   0x2A68
#define SENINF3_CSI2_DETECT_DBG0               0x2A6C
#define SENINF3_CSI2_DETECT_DBG1               0x2A70
#define SENINF3_CSI2_RESYNC_MERGE_CTL          0x2A74
#define SENINF3_CSI2_CTRL_TRIO_MUX             0x2A78
#define SENINF3_CSI2_CTRL_TRIO_CON             0x2A7C
#define SENINF3_FIX_ADDR_CPHY0_DBG             0x2A80
#define SENINF3_FIX_ADDR_CPHY1_DBG             0x2A84
#define SENINF3_FIX_ADDR_CPHY2_DBG             0x2A88
#define SENINF3_FIX_ADDR_DBG                   0x2A8C
#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG0   0x2A90
#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG1   0x2A94
#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG0   0x2A98
#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG1   0x2A9C
#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG0   0x2AA0
#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG1   0x2AA4
#define SENINF3_SYNC_RESYNC_CTL                0x2AA8
#define SENINF3_POST_DETECT_CTL                0x2AAC
#define SENINF3_WIRE_STATE_DECODE_CONFIG       0x2AB0
#define SENINF3_CSI2_CPHY_LNRD_FSM             0x2AB4
#define SENINF3_FIX_ADDR_CPHY0_DBG0            0x2AB8
#define SENINF3_FIX_ADDR_CPHY0_DBG1            0x2ABC
#define SENINF3_FIX_ADDR_CPHY0_DBG2            0x2AC0
#define SENINF3_FIX_ADDR_CPHY1_DBG0            0x2AC4
#define SENINF3_FIX_ADDR_CPHY1_DBG1            0x2AC8
#define SENINF3_FIX_ADDR_CPHY1_DBG2            0x2ACC
#define SENINF3_FIX_ADDR_CPHY2_DBG0            0x2AD0
#define SENINF3_FIX_ADDR_CPHY2_DBG1            0x2AD4
#define SENINF3_FIX_ADDR_CPHY2_DBG2            0x2AD8
#define SENINF3_FIX_ADDR_DBG0                  0x2ADC
#define SENINF3_FIX_ADDR_DBG1                  0x2AE0
#define SENINF3_FIX_ADDR_DBG2                  0x2AE4
#define SENINF3_CSI2_MODE                      0x2AE8
#define SENINF3_CSI2_DI_EXT                    0x2AF0
#define SENINF3_CSI2_DI_CTRL_EXT               0x2AF4
#define SENINF3_CSI2_CPHY_LOOPBACK             0x2AF8
#define SENINF3_CSI2_PROGSEQ_0                 0x2B00
#define SENINF3_CSI2_PROGSEQ_1                 0x2B04
#define SENINF3_CSI2_INT_EN_EXT                0x2B10
#define SENINF3_CSI2_INT_STATUS_EXT            0x2B14
#define SENINF3_CSI2_CPHY_FIX_POINT_RST        0x2B18
#define SENINF3_CSI2_RLR3_CON0                 0x2B1C
#define SENINF3_CSI2_DPHY_SYNC                 0x2B20
#define SENINF3_CSI2_DESKEW_SYNC               0x2B24
#define SENINF3_CSI2_DETECT_DBG2               0x2B28
#define SENINF3_FIX_ADDR_CPHY3_DBG0            0x2B30
#define SENINF3_FIX_ADDR_CPHY3_DBG1            0x2B34
#define SENINF3_FIX_ADDR_CPHY3_DBG2            0x2B38
#define SENINF3_CSI2_DI_EXT_2                  0x2B3C
#define SENINF3_CSI2_DI_CTRL_EXT_2             0x2B40
#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG0   0x2B44
#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG1   0x2B48
#define SENINF3_MUX_CTRL                       0x2D00
#define SENINF3_MUX_INTEN                      0x2D04
#define SENINF3_MUX_INTSTA                     0x2D08
#define SENINF3_MUX_SIZE                       0x2D0C
#define SENINF3_MUX_DEBUG_1                    0x2D10
#define SENINF3_MUX_DEBUG_2                    0x2D14
#define SENINF3_MUX_DEBUG_3                    0x2D18
#define SENINF3_MUX_DEBUG_4                    0x2D1C
#define SENINF3_MUX_DEBUG_5                    0x2D20
#define SENINF3_MUX_DEBUG_6                    0x2D24
#define SENINF3_MUX_DEBUG_7                    0x2D28
#define SENINF3_MUX_SPARE                      0x2D2C
#define SENINF3_MUX_DATA                       0x2D30
#define SENINF3_MUX_DATA_CNT                   0x2D34
#define SENINF3_MUX_CROP                       0x2D38
#define SENINF3_MUX_CTRL_EXT                   0x2D3C
#define SENINF4_CTRL                           0x3200
#define SENINF4_CTRL_EXT                       0x3204
#define SENINF4_ASYNC_CTRL                     0x3208
#define SENINF_TG4_PH_CNT                      0x3600
#define SENINF_TG4_SEN_CK                      0x3604
#define SENINF_TG4_TM_CTL                      0x3608
#define SENINF_TG4_TM_SIZE                     0x360C
#define SENINF_TG4_TM_CLK                      0x3610
#define SENINF_TG4_TM_STP                      0x3614
#define MIPI_RX_CON24_CSI3                     0x3824
#define MIPI_RX_CON28_CSI3                     0x3828
#define MIPI_RX_CON34_CSI3                     0x3834
#define MIPI_RX_CON38_CSI3                     0x3838
#define MIPI_RX_CON3C_CSI3                     0x383C
#define MIPI_RX_CON7C_CSI3                     0x387C
#define MIPI_RX_CON80_CSI3                     0x3880
#define MIPI_RX_CON84_CSI3                     0x3884
#define MIPI_RX_CON88_CSI3                     0x3888
#define MIPI_RX_CON8C_CSI3                     0x388C
#define MIPI_RX_CON90_CSI3                     0x3890
#define MIPI_RX_CON94_CSI3                     0x3894
#define MIPI_RX_CON98_CSI3                     0x3898
#define MIPI_RX_CONA0_CSI3                     0x38A0
#define MIPI_RX_CONB0_CSI3                     0x38B0
#define MIPI_RX_CONB4_CSI3                     0x38B4
#define MIPI_RX_CONB8_CSI3                     0x38B8
#define MIPI_RX_CONBC_CSI3                     0x38BC
#define MIPI_RX_CONC0_CSI3                     0x38C0
#define MIPI_RX_CONC4_CSI3                     0x38C4
#define MIPI_RX_CONC8_CSI3                     0x38C8
#define MIPI_RX_CONCC_CSI3                     0x38CC
#define MIPI_RX_COND0_CSI3                     0x38D0
#define SENINF4_CSI2_CTL                       0x3A00
#define SENINF4_CSI2_LNRC_TIMING               0x3A04
#define SENINF4_CSI2_LNRD_TIMING               0x3A08
#define SENINF4_CSI2_DPCM                      0x3A0C
#define SENINF4_CSI2_INT_EN                    0x3A10
#define SENINF4_CSI2_INT_STATUS                0x3A14
#define SENINF4_CSI2_DGB_SEL                   0x3A18
#define SENINF4_CSI2_DBG_PORT                  0x3A1C
#define SENINF4_CSI2_SPARE0                    0x3A20
#define SENINF4_CSI2_SPARE1                    0x3A24
#define SENINF4_CSI2_LNRC_FSM                  0x3A28
#define SENINF4_CSI2_LNRD_FSM                  0x3A2C
#define SENINF4_CSI2_FRAME_LINE_NUM            0x3A30
#define SENINF4_CSI2_GENERIC_SHORT             0x3A34
#define SENINF4_CSI2_HSRX_DBG                  0x3A38
#define SENINF4_CSI2_DI                        0x3A3C
#define SENINF4_CSI2_HS_TRAIL                  0x3A40
#define SENINF4_CSI2_DI_CTRL                   0x3A44
#define SENINF4_CSI2_DETECT_CON1               0x3A4C
#define SENINF4_CSI2_DETECT_CON2               0x3A50
#define SENINF4_CSI2_DETECT_CON3               0x3A54
#define SENINF4_CSI2_RLR0_CON0                 0x3A58
#define SENINF4_CSI2_RLR1_CON0                 0x3A5C
#define SENINF4_CSI2_RLR2_CON0                 0x3A60
#define SENINF4_CSI2_RLR_CON0                  0x3A64
#define SENINF4_CSI2_MUX_CON                   0x3A68
#define SENINF4_CSI2_DETECT_DBG0               0x3A6C
#define SENINF4_CSI2_DETECT_DBG1               0x3A70
#define SENINF4_CSI2_RESYNC_MERGE_CTL          0x3A74
#define SENINF4_CSI2_CTRL_TRIO_MUX             0x3A78
#define SENINF4_CSI2_CTRL_TRIO_CON             0x3A7C
#define SENINF4_FIX_ADDR_CPHY0_DBG             0x3A80
#define SENINF4_FIX_ADDR_CPHY1_DBG             0x3A84
#define SENINF4_FIX_ADDR_CPHY2_DBG             0x3A88
#define SENINF4_FIX_ADDR_DBG                   0x3A8C
#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG0   0x3A90
#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG1   0x3A94
#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG0   0x3A98
#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG1   0x3A9C
#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG0   0x3AA0
#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG1   0x3AA4
#define SENINF4_SYNC_RESYNC_CTL                0x3AA8
#define SENINF4_POST_DETECT_CTL                0x3AAC
#define SENINF4_WIRE_STATE_DECODE_CONFIG       0x3AB0
#define SENINF4_CSI2_CPHY_LNRD_FSM             0x3AB4
#define SENINF4_FIX_ADDR_CPHY0_DBG0            0x3AB8
#define SENINF4_FIX_ADDR_CPHY0_DBG1            0x3ABC
#define SENINF4_FIX_ADDR_CPHY0_DBG2            0x3AC0
#define SENINF4_FIX_ADDR_CPHY1_DBG0            0x3AC4
#define SENINF4_FIX_ADDR_CPHY1_DBG1            0x3AC8
#define SENINF4_FIX_ADDR_CPHY1_DBG2            0x3ACC
#define SENINF4_FIX_ADDR_CPHY2_DBG0            0x3AD0
#define SENINF4_FIX_ADDR_CPHY2_DBG1            0x3AD4
#define SENINF4_FIX_ADDR_CPHY2_DBG2            0x3AD8
#define SENINF4_FIX_ADDR_DBG0                  0x3ADC
#define SENINF4_FIX_ADDR_DBG1                  0x3AE0
#define SENINF4_FIX_ADDR_DBG2                  0x3AE4
#define SENINF4_CSI2_MODE                      0x3AE8
#define SENINF4_CSI2_DI_EXT                    0x3AF0
#define SENINF4_CSI2_DI_CTRL_EXT               0x3AF4
#define SENINF4_CSI2_CPHY_LOOPBACK             0x3AF8
#define SENINF4_CSI2_PROGSEQ_0                 0x3B00
#define SENINF4_CSI2_PROGSEQ_1                 0x3B04
#define SENINF4_CSI2_INT_EN_EXT                0x3B10
#define SENINF4_CSI2_INT_STATUS_EXT            0x3B14
#define SENINF4_CSI2_CPHY_FIX_POINT_RST        0x3B18
#define SENINF4_CSI2_RLR3_CON0                 0x3B1C
#define SENINF4_CSI2_DPHY_SYNC                 0x3B20
#define SENINF4_CSI2_DESKEW_SYNC               0x3B24
#define SENINF4_CSI2_DETECT_DBG2               0x3B28
#define SENINF4_FIX_ADDR_CPHY3_DBG0            0x3B30
#define SENINF4_FIX_ADDR_CPHY3_DBG1            0x3B34
#define SENINF4_FIX_ADDR_CPHY3_DBG2            0x3B38
#define SENINF4_CSI2_DI_EXT_2                  0x3B3C
#define SENINF4_CSI2_DI_CTRL_EXT_2             0x3B40
#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG0   0x3B44
#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG1   0x3B48
#define SENINF4_MUX_CTRL                       0x3D00
#define SENINF4_MUX_INTEN                      0x3D04
#define SENINF4_MUX_INTSTA                     0x3D08
#define SENINF4_MUX_SIZE                       0x3D0C
#define SENINF4_MUX_DEBUG_1                    0x3D10
#define SENINF4_MUX_DEBUG_2                    0x3D14
#define SENINF4_MUX_DEBUG_3                    0x3D18
#define SENINF4_MUX_DEBUG_4                    0x3D1C
#define SENINF4_MUX_DEBUG_5                    0x3D20
#define SENINF4_MUX_DEBUG_6                    0x3D24
#define SENINF4_MUX_DEBUG_7                    0x3D28
#define SENINF4_MUX_SPARE                      0x3D2C
#define SENINF4_MUX_DATA                       0x3D30
#define SENINF4_MUX_DATA_CNT                   0x3D34
#define SENINF4_MUX_CROP                       0x3D38
#define SENINF4_MUX_CTRL_EXT                   0x3D3C
#define SENINF5_CTRL                           0x4200
#define SENINF5_CTRL_EXT                       0x4204
#define SENINF5_ASYNC_CTRL                     0x4208
#define SENINF_TG5_PH_CNT                      0x4600
#define SENINF_TG5_SEN_CK                      0x4604
#define SENINF_TG5_TM_CTL                      0x4608
#define SENINF_TG5_TM_SIZE                     0x460C
#define SENINF_TG5_TM_CLK                      0x4610
#define SENINF_TG5_TM_STP                      0x4614
#define MIPI_RX_CON24_CSI4                     0x4824
#define MIPI_RX_CON28_CSI4                     0x4828
#define MIPI_RX_CON34_CSI4                     0x4834
#define MIPI_RX_CON38_CSI4                     0x4838
#define MIPI_RX_CON3C_CSI4                     0x483C
#define MIPI_RX_CON7C_CSI4                     0x487C
#define MIPI_RX_CON80_CSI4                     0x4880
#define MIPI_RX_CON84_CSI4                     0x4884
#define MIPI_RX_CON88_CSI4                     0x4888
#define MIPI_RX_CON8C_CSI4                     0x488C
#define MIPI_RX_CON90_CSI4                     0x4890
#define MIPI_RX_CON94_CSI4                     0x4894
#define MIPI_RX_CON98_CSI4                     0x4898
#define MIPI_RX_CONA0_CSI4                     0x48A0
#define MIPI_RX_CONB0_CSI4                     0x48B0
#define MIPI_RX_CONB4_CSI4                     0x48B4
#define MIPI_RX_CONB8_CSI4                     0x48B8
#define MIPI_RX_CONBC_CSI4                     0x48BC
#define MIPI_RX_CONC0_CSI4                     0x48C0
#define MIPI_RX_CONC4_CSI4                     0x48C4
#define MIPI_RX_CONC8_CSI4                     0x48C8
#define MIPI_RX_CONCC_CSI4                     0x48CC
#define MIPI_RX_COND0_CSI4                     0x48D0
#define SENINF5_CSI2_CTL                       0x4A00
#define SENINF5_CSI2_LNRC_TIMING               0x4A04
#define SENINF5_CSI2_LNRD_TIMING               0x4A08
#define SENINF5_CSI2_DPCM                      0x4A0C
#define SENINF5_CSI2_INT_EN                    0x4A10
#define SENINF5_CSI2_INT_STATUS                0x4A14
#define SENINF5_CSI2_DGB_SEL                   0x4A18
#define SENINF5_CSI2_DBG_PORT                  0x4A1C
#define SENINF5_CSI2_SPARE0                    0x4A20
#define SENINF5_CSI2_SPARE1                    0x4A24
#define SENINF5_CSI2_LNRC_FSM                  0x4A28
#define SENINF5_CSI2_LNRD_FSM                  0x4A2C
#define SENINF5_CSI2_FRAME_LINE_NUM            0x4A30
#define SENINF5_CSI2_GENERIC_SHORT             0x4A34
#define SENINF5_CSI2_HSRX_DBG                  0x4A38
#define SENINF5_CSI2_DI                        0x4A3C
#define SENINF5_CSI2_HS_TRAIL                  0x4A40
#define SENINF5_CSI2_DI_CTRL                   0x4A44
#define SENINF5_CSI2_DETECT_CON1               0x4A4C
#define SENINF5_CSI2_DETECT_CON2               0x4A50
#define SENINF5_CSI2_DETECT_CON3               0x4A54
#define SENINF5_CSI2_RLR0_CON0                 0x4A58
#define SENINF5_CSI2_RLR1_CON0                 0x4A5C
#define SENINF5_CSI2_RLR2_CON0                 0x4A60
#define SENINF5_CSI2_RLR_CON0                  0x4A64
#define SENINF5_CSI2_MUX_CON                   0x4A68
#define SENINF5_CSI2_DETECT_DBG0               0x4A6C
#define SENINF5_CSI2_DETECT_DBG1               0x4A70
#define SENINF5_CSI2_RESYNC_MERGE_CTL          0x4A74
#define SENINF5_CSI2_CTRL_TRIO_MUX             0x4A78
#define SENINF5_CSI2_CTRL_TRIO_CON             0x4A7C
#define SENINF5_FIX_ADDR_CPHY0_DBG             0x4A80
#define SENINF5_FIX_ADDR_CPHY1_DBG             0x4A84
#define SENINF5_FIX_ADDR_CPHY2_DBG             0x4A88
#define SENINF5_FIX_ADDR_DBG                   0x4A8C
#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG0   0x4A90
#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG1   0x4A94
#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG0   0x4A98
#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG1   0x4A9C
#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG0   0x4AA0
#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG1   0x4AA4
#define SENINF5_SYNC_RESYNC_CTL                0x4AA8
#define SENINF5_POST_DETECT_CTL                0x4AAC
#define SENINF5_WIRE_STATE_DECODE_CONFIG       0x4AB0
#define SENINF5_CSI2_CPHY_LNRD_FSM             0x4AB4
#define SENINF5_FIX_ADDR_CPHY0_DBG0            0x4AB8
#define SENINF5_FIX_ADDR_CPHY0_DBG1            0x4ABC
#define SENINF5_FIX_ADDR_CPHY0_DBG2            0x4AC0
#define SENINF5_FIX_ADDR_CPHY1_DBG0            0x4AC4
#define SENINF5_FIX_ADDR_CPHY1_DBG1            0x4AC8
#define SENINF5_FIX_ADDR_CPHY1_DBG2            0x4ACC
#define SENINF5_FIX_ADDR_CPHY2_DBG0            0x4AD0
#define SENINF5_FIX_ADDR_CPHY2_DBG1            0x4AD4
#define SENINF5_FIX_ADDR_CPHY2_DBG2            0x4AD8
#define SENINF5_FIX_ADDR_DBG0                  0x4ADC
#define SENINF5_FIX_ADDR_DBG1                  0x4AE0
#define SENINF5_FIX_ADDR_DBG2                  0x4AE4
#define SENINF5_CSI2_MODE                      0x4AE8
#define SENINF5_CSI2_DI_EXT                    0x4AF0
#define SENINF5_CSI2_DI_CTRL_EXT               0x4AF4
#define SENINF5_CSI2_CPHY_LOOPBACK             0x4AF8
#define SENINF5_CSI2_PROGSEQ_0                 0x4B00
#define SENINF5_CSI2_PROGSEQ_1                 0x4B04
#define SENINF5_CSI2_INT_EN_EXT                0x4B10
#define SENINF5_CSI2_INT_STATUS_EXT            0x4B14
#define SENINF5_CSI2_CPHY_FIX_POINT_RST        0x4B18
#define SENINF5_CSI2_RLR3_CON0                 0x4B1C
#define SENINF5_CSI2_DPHY_SYNC                 0x4B20
#define SENINF5_CSI2_DESKEW_SYNC               0x4B24
#define SENINF5_CSI2_DETECT_DBG2               0x4B28
#define SENINF5_FIX_ADDR_CPHY3_DBG0            0x4B30
#define SENINF5_FIX_ADDR_CPHY3_DBG1            0x4B34
#define SENINF5_FIX_ADDR_CPHY3_DBG2            0x4B38
#define SENINF5_CSI2_DI_EXT_2                  0x4B3C
#define SENINF5_CSI2_DI_CTRL_EXT_2             0x4B40
#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG0   0x4B44
#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG1   0x4B48
#define SENINF5_MUX_CTRL                       0x4D00
#define SENINF5_MUX_INTEN                      0x4D04
#define SENINF5_MUX_INTSTA                     0x4D08
#define SENINF5_MUX_SIZE                       0x4D0C
#define SENINF5_MUX_DEBUG_1                    0x4D10
#define SENINF5_MUX_DEBUG_2                    0x4D14
#define SENINF5_MUX_DEBUG_3                    0x4D18
#define SENINF5_MUX_DEBUG_4                    0x4D1C
#define SENINF5_MUX_DEBUG_5                    0x4D20
#define SENINF5_MUX_DEBUG_6                    0x4D24
#define SENINF5_MUX_DEBUG_7                    0x4D28
#define SENINF5_MUX_SPARE                      0x4D2C
#define SENINF5_MUX_DATA                       0x4D30
#define SENINF5_MUX_DATA_CNT                   0x4D34
#define SENINF5_MUX_CROP                       0x4D38
#define SENINF5_MUX_CTRL_EXT                   0x4D3C
#define SENINF6_MUX_CTRL                       0x5D00
#define SENINF6_MUX_INTEN                      0x5D04
#define SENINF6_MUX_INTSTA                     0x5D08
#define SENINF6_MUX_SIZE                       0x5D0C
#define SENINF6_MUX_DEBUG_1                    0x5D10
#define SENINF6_MUX_DEBUG_2                    0x5D14
#define SENINF6_MUX_DEBUG_3                    0x5D18
#define SENINF6_MUX_DEBUG_4                    0x5D1C
#define SENINF6_MUX_DEBUG_5                    0x5D20
#define SENINF6_MUX_DEBUG_6                    0x5D24
#define SENINF6_MUX_DEBUG_7                    0x5D28
#define SENINF6_MUX_SPARE                      0x5D2C
#define SENINF6_MUX_DATA                       0x5D30
#define SENINF6_MUX_DATA_CNT                   0x5D34
#define SENINF6_MUX_CROP                       0x5D38
#define SENINF6_MUX_CTRL_EXT                   0x5D3C
#define SENINF7_MUX_CTRL                       0x6D00
#define SENINF7_MUX_INTEN                      0x6D04
#define SENINF7_MUX_INTSTA                     0x6D08
#define SENINF7_MUX_SIZE                       0x6D0C
#define SENINF7_MUX_DEBUG_1                    0x6D10
#define SENINF7_MUX_DEBUG_2                    0x6D14
#define SENINF7_MUX_DEBUG_3                    0x6D18
#define SENINF7_MUX_DEBUG_4                    0x6D1C
#define SENINF7_MUX_DEBUG_5                    0x6D20
#define SENINF7_MUX_DEBUG_6                    0x6D24
#define SENINF7_MUX_DEBUG_7                    0x6D28
#define SENINF7_MUX_SPARE                      0x6D2C
#define SENINF7_MUX_DATA                       0x6D30
#define SENINF7_MUX_DATA_CNT                   0x6D34
#define SENINF7_MUX_CROP                       0x6D38
#define SENINF7_MUX_CTRL_EXT                   0x6D3C
#define SENINF8_MUX_CTRL                       0x7D00
#define SENINF8_MUX_INTEN                      0x7D04
#define SENINF8_MUX_INTSTA                     0x7D08
#define SENINF8_MUX_SIZE                       0x7D0C
#define SENINF8_MUX_DEBUG_1                    0x7D10
#define SENINF8_MUX_DEBUG_2                    0x7D14
#define SENINF8_MUX_DEBUG_3                    0x7D18
#define SENINF8_MUX_DEBUG_4                    0x7D1C
#define SENINF8_MUX_DEBUG_5                    0x7D20
#define SENINF8_MUX_DEBUG_6                    0x7D24
#define SENINF8_MUX_DEBUG_7                    0x7D28
#define SENINF8_MUX_SPARE                      0x7D2C
#define SENINF8_MUX_DATA                       0x7D30
#define SENINF8_MUX_DATA_CNT                   0x7D34
#define SENINF8_MUX_CROP                       0x7D38
#define SENINF8_MUX_CTRL_EXT                   0x7D3C

#endif /* _SENINF_REG_H_ */
