<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>GPIO Driver Internal Data Structures</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">GPIO Driver Internal Data Structures<div class="ingroups"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r.html">GPIO Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>The section has a list of all internal data structures which are used internally by the GPIO module.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___hw___attrib__t.html">GPIO_Hw_Attrib_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Hardware Attributes.  <a href="struct_g_p_i_o___hw___attrib__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_i_o_port_regs__t.html">GIOPortRegs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port Registers.  <a href="struct_g_i_o_port_regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_i_o_regs__t.html">GIORegs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module MSS_GIO Register Definition.  <a href="struct_g_i_o_regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga29670df37c79799c317f7342f861759b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga29670df37c79799c317f7342f861759b">GPIO_CREATE_INDEX</a>(PORT,  PIN)&#160;&#160;&#160;(((PORT)*8U) + (PIN))</td></tr>
<tr class="separator:ga29670df37c79799c317f7342f861759b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa872a241ac10370af17324b6dd5d85d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa872a241ac10370af17324b6dd5d85d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa872a241ac10370af17324b6dd5d85d6">GPIO_MAX_INTERRUPT_PORT</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:gaa872a241ac10370af17324b6dd5d85d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only Ports A, B, C and D are capable of interrupts. This is a system limit on the GPIO IP Block. <br /></td></tr>
<tr class="separator:gaa872a241ac10370af17324b6dd5d85d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1449ba90eaec5e6144fe4faae21f2e3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1449ba90eaec5e6144fe4faae21f2e3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1449ba90eaec5e6144fe4faae21f2e3f">GPIO_MAX_PINS_PER_PORT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:ga1449ba90eaec5e6144fe4faae21f2e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the maximum number of pins per GPIO port This is a system limit on the GPIO IP Block. <br /></td></tr>
<tr class="separator:ga1449ba90eaec5e6144fe4faae21f2e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7eb6e4d70a8120c55319816c7c94a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab7eb6e4d70a8120c55319816c7c94a73">GPIO_MAX_INTERRUPT</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa872a241ac10370af17324b6dd5d85d6">GPIO_MAX_INTERRUPT_PORT</a> * <a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1449ba90eaec5e6144fe4faae21f2e3f">GPIO_MAX_PINS_PER_PORT</a>)</td></tr>
<tr class="memdesc:gab7eb6e4d70a8120c55319816c7c94a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the maximum number of interrupts which can be supported. Only Ports A, B, C and D are capable of interrupts. Also since each port can have a maximum of 8 pins this is the maximum number of interrupts which can be supported.  <a href="#gab7eb6e4d70a8120c55319816c7c94a73">More...</a><br /></td></tr>
<tr class="separator:gab7eb6e4d70a8120c55319816c7c94a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga86d3ea60dddc6fe822ae273fafefb715"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_g_p_i_o___hw___attrib__t.html">GPIO_Hw_Attrib_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga86d3ea60dddc6fe822ae273fafefb715">GPIO_Hw_Attrib</a></td></tr>
<tr class="memdesc:ga86d3ea60dddc6fe822ae273fafefb715"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Hardware Attributes.  <a href="#ga86d3ea60dddc6fe822ae273fafefb715">More...</a><br /></td></tr>
<tr class="separator:ga86d3ea60dddc6fe822ae273fafefb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeae1da7d2ea91b8c90db080ca60b76"><td class="memItemLeft" align="right" valign="top">typedef volatile struct <a class="el" href="struct_g_i_o_port_regs__t.html">GIOPortRegs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaaeeae1da7d2ea91b8c90db080ca60b76">GIOPortRegs</a></td></tr>
<tr class="memdesc:gaaeeae1da7d2ea91b8c90db080ca60b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port Registers.  <a href="#gaaeeae1da7d2ea91b8c90db080ca60b76">More...</a><br /></td></tr>
<tr class="separator:gaaeeae1da7d2ea91b8c90db080ca60b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8978b72590e74b5a42a3a0e9c3d17437"><td class="memItemLeft" align="right" valign="top">typedef volatile struct <a class="el" href="struct_g_i_o_regs__t.html">GIORegs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga8978b72590e74b5a42a3a0e9c3d17437">GIORegs</a></td></tr>
<tr class="memdesc:ga8978b72590e74b5a42a3a0e9c3d17437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module MSS_GIO Register Frame type Definition.  <a href="#ga8978b72590e74b5a42a3a0e9c3d17437">More...</a><br /></td></tr>
<tr class="separator:ga8978b72590e74b5a42a3a0e9c3d17437"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gacf9eea5be187259f0077c12ba05e2ca7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gacf9eea5be187259f0077c12ba05e2ca7">GPIO_DECODE_INDEX</a> (uint8_t index, uint8_t *port, uint8_t *pin)</td></tr>
<tr class="separator:gacf9eea5be187259f0077c12ba05e2ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga6dec5bb682f8487493a65e47b784c7c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6dec5bb682f8487493a65e47b784c7c2"></a>
<a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga86d3ea60dddc6fe822ae273fafefb715">GPIO_Hw_Attrib</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga6dec5bb682f8487493a65e47b784c7c2">gGPIOHwAtrrib</a></td></tr>
<tr class="memdesc:ga6dec5bb682f8487493a65e47b784c7c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Variable which points to the GPIO XWR14xx hardware attributes. <br /></td></tr>
<tr class="separator:ga6dec5bb682f8487493a65e47b784c7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The section has a list of all internal data structures which are used internally by the GPIO module. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga29670df37c79799c317f7342f861759b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CREATE_INDEX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PORT, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PIN&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((PORT)*8U) + (PIN))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><b>Description</b> <br />
 Helper macro which is used to create a unique index given the GPIO Port &amp; Pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">PORT</td><td>GPIO Port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">PIN</td><td>GPIO Pin</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Unique</td><td>Index </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab7eb6e4d70a8120c55319816c7c94a73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MAX_INTERRUPT&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa872a241ac10370af17324b6dd5d85d6">GPIO_MAX_INTERRUPT_PORT</a> * <a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1449ba90eaec5e6144fe4faae21f2e3f">GPIO_MAX_PINS_PER_PORT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This is the maximum number of interrupts which can be supported. Only Ports A, B, C and D are capable of interrupts. Also since each port can have a maximum of 8 pins this is the maximum number of interrupts which can be supported. </p>
<p>This is a system limit on the GPIO IP Block. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaaeeae1da7d2ea91b8c90db080ca60b76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile struct <a class="el" href="struct_g_i_o_port_regs__t.html">GIOPortRegs_t</a> <a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaaeeae1da7d2ea91b8c90db080ca60b76">GIOPortRegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port Registers. </p>
<p>This structure defines the register overlay used for each GPIO Port. </p>

</div>
</div>
<a class="anchor" id="ga8978b72590e74b5a42a3a0e9c3d17437"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga8978b72590e74b5a42a3a0e9c3d17437">GIORegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module MSS_GIO Register Frame type Definition. </p>
<p>This type is used to access the MSS_GIO module registers. </p>

</div>
</div>
<a class="anchor" id="ga86d3ea60dddc6fe822ae273fafefb715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_g_p_i_o___hw___attrib__t.html">GPIO_Hw_Attrib_t</a> <a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga86d3ea60dddc6fe822ae273fafefb715">GPIO_Hw_Attrib</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Hardware Attributes. </p>
<p>The structure contains the hardware atrributes which are used to specify the platform specific configurations. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gacf9eea5be187259f0077c12ba05e2ca7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GPIO_DECODE_INDEX </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p><b>Description</b> <br />
 Utility function which is used to decode the index provided to the GPIO exported API into a GPIO Port &amp; Pin which can be used to program the GPIO registers.</p>
<p>The implementation of this function and the macro GPIO_CREATE_INDEX should always be maintained.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>GPIO Index </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">port</td><td>Translated Port </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pin</td><td>Translated Pin</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Not</td><td>applicable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
