/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 224 240)
	(text "CONTROL" (rect 5 0 47 10)(font "Tahoma" (font_size 6)))
	(text "inst" (rect 8 203 24 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Instr[31:0]" (rect 0 0 62 19)(font "Intel Clear" (font_size 8)))
		(text "Instr[31:0]" (rect 21 27 83 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "ALUCond" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "ALUCond" (rect 21 43 76 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 208 32)
		(output)
		(text "RegDst[1:0]" (rect 0 0 70 19)(font "Intel Clear" (font_size 8)))
		(text "RegDst[1:0]" (rect 117 27 187 46)(font "Intel Clear" (font_size 8)))
		(line (pt 208 32)(pt 192 32))
	)
	(port
		(pt 208 48)
		(output)
		(text "PC[1:0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "PC[1:0]" (rect 143 43 187 62)(font "Intel Clear" (font_size 8)))
		(line (pt 208 48)(pt 192 48))
	)
	(port
		(pt 208 64)
		(output)
		(text "MemRead" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "MemRead" (rect 127 59 187 78)(font "Intel Clear" (font_size 8)))
		(line (pt 208 64)(pt 192 64))
	)
	(port
		(pt 208 80)
		(output)
		(text "MemtoReg[2:0]" (rect 0 0 92 19)(font "Intel Clear" (font_size 8)))
		(text "MemtoReg[2:0]" (rect 95 75 187 94)(font "Intel Clear" (font_size 8)))
		(line (pt 208 80)(pt 192 80))
	)
	(port
		(pt 208 96)
		(output)
		(text "ALUOp[4:0]" (rect 0 0 70 19)(font "Intel Clear" (font_size 8)))
		(text "ALUOp[4:0]" (rect 117 91 187 110)(font "Intel Clear" (font_size 8)))
		(line (pt 208 96)(pt 192 96))
	)
	(port
		(pt 208 112)
		(output)
		(text "shamt[4:0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "shamt[4:0]" (rect 123 107 187 126)(font "Intel Clear" (font_size 8)))
		(line (pt 208 112)(pt 192 112))
	)
	(port
		(pt 208 128)
		(output)
		(text "MemWrite" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "MemWrite" (rect 126 123 187 142)(font "Intel Clear" (font_size 8)))
		(line (pt 208 128)(pt 192 128))
	)
	(port
		(pt 208 144)
		(output)
		(text "ALUSrc[1:0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
		(text "ALUSrc[1:0]" (rect 116 139 187 158)(font "Intel Clear" (font_size 8)))
		(line (pt 208 144)(pt 192 144))
	)
	(port
		(pt 208 160)
		(output)
		(text "RegWrite" (rect 0 0 54 19)(font "Intel Clear" (font_size 8)))
		(text "RegWrite" (rect 133 155 187 174)(font "Intel Clear" (font_size 8)))
		(line (pt 208 160)(pt 192 160))
	)
	(port
		(pt 208 176)
		(output)
		(text "SpcRegWriteEn" (rect 0 0 90 19)(font "Intel Clear" (font_size 8)))
		(text "SpcRegWriteEn" (rect 97 171 187 190)(font "Intel Clear" (font_size 8)))
		(line (pt 208 176)(pt 192 176))
	)
	(drawing
		(rectangle (rect 16 16 192 208))
	)
)
