{
  "CU": [
    "[UTIL]   running in SA mode (no --phy-test, --do-ra, --nsa option present)",
    "\u001b[0m[OPT]   OPT disabled",
    "\u001b[0m[HW]   Version: Branch: develop Abrev. Hash: b2c9a1d2b5 Date: Tue May 20 05:46:54 2025 +0000",
    "\u001b[0m[GNB_APP]   Initialized RAN Context: RC.nb_nr_inst = 1, RC.nb_nr_macrlc_inst = 0, RC.nb_nr_L1_inst = 0, RC.nb_RU = 0, RC.nb_nr_CC[0] = 0",
    "\u001b[0m[GNB_APP]   F1AP: gNB_CU_id[0] 3584",
    "\u001b[0m[GNB_APP]   F1AP: gNB_CU_name[0] gNB-Eurecom-CU",
    "\u001b[0m[GNB_APP]   SDAP layer is disabled",
    "\u001b[0m[GNB_APP]   Data Radio Bearer count 1",
    "\u001b[0m[GNB_APP]   Parsed IPv4 address for NG AMF: 192.168.8.43",
    "\u001b[0m[UTIL]   threadCreate() for TASK_SCTP: creating thread with affinity ffffffff, priority 50",
    "\u001b[0m[X2AP]   X2AP is disabled.",
    "\u001b[0m[UTIL]   threadCreate() for TASK_NGAP: creating thread with affinity ffffffff, priority 50",
    "\u001b[0m[UTIL]   threadCreate() for TASK_RRC_GNB: creating thread with affinity ffffffff, priority 50",
    "\u001b[0m[NGAP]   Registered new gNB[0] and macro gNB id 3584",
    "\u001b[0m[NGAP]   [gNB 0] check the amf registration state",
    "\u001b[0m[GTPU]   Configuring GTPu",
    "\u001b[0m[GTPU]   SA mode ",
    "\u001b[0m[GTPU]   Configuring GTPu address : 192.168.8.43, port : 2152",
    "\u001b[0m[NR_RRC]   Entering main loop of NR_RRC message task",
    "\u001b[0m[GTPU]   Initializing UDP for local address 192.168.8.43 with port 2152",
    "\u001b[0m[GTPU]   Created gtpu instance id: 94",
    "\u001b[0m[UTIL]   threadCreate() for TASK_GNB_APP: creating thread with affinity ffffffff, priority 50",
    "\u001b[0m[NR_RRC]   Accepting new CU-UP ID 3584 name gNB-Eurecom-CU (assoc_id -1)",
    "\u001b[0m\u001b[32m[NGAP]   Send NGSetupRequest to AMF",
    "\u001b[0m[NGAP]   3584 -> 0000e000",
    "\u001b[0m\u001b[32m[NGAP]   Received NGSetupResponse from AMF",
    "\u001b[0m[UTIL]   threadCreate() for TASK_GTPV1_U: creating thread with affinity ffffffff, priority 50",
    "\u001b[0m[UTIL]   threadCreate() for TASK_CU_F1: creating thread with affinity ffffffff, priority 50",
    "\u001b[0m[UTIL]   threadCreate() for time source realtime: creating thread with affinity ffffffff, priority 2",
    "\u001b[0m[F1AP]   Starting F1AP at CU",
    "\u001b[0m[GNB_APP]   [gNB 0] Received NGAP_REGISTER_GNB_CNF: associated AMF 1",
    "\u001b[0m[UTIL]   time manager configuration: [time source: reatime] [mode: standalone] [server IP: 127.0.0.1} [server port: 7374] (server IP/port not used)",
    "\u001b[0m[F1AP]   F1AP_CU_SCTP_REQ(create socket) for 127.0.0.5 len 10",
    "\u001b[0m[GTPU]   Initializing UDP for local address 127.0.0.5 with port 2152",
    "\u001b[0m[GTPU]   Created gtpu instance id: 95",
    "\u001b[0m[NR_RRC]   Received F1 Setup Request from gNB_DU 3584 (gNB-Eurecom-DU) on assoc_id 35633",
    "\u001b[0m[NR_RRC]   Accepting DU 3584 (gNB-Eurecom-DU), sending F1 Setup Response",
    "\u001b[0m[NR_RRC]   DU uses RRC version 17.3.0",
    "\u001b[0m[NR_RRC]   cell PLMN 001.01 Cell ID 1 is in service",
    "\u001b[0m"
  ],
  "DU": [
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 81 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 82 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 82 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 82 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 82 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 83 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 83 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 83 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 83 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 84 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 84 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 84 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 84 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 85 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 85 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 85 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 85 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 86 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 86 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 86 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 86 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 87 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 87 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 87 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 87 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 88 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 88 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 88 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 88 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 89 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 89 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 89 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 89 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 90 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 90 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 90 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 90 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 91 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 91 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 91 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 91 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 92 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 92 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 92 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 92 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 93 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 93 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 93 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 93 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 94 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 94 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 94 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 94 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 95 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 95 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 95 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 95 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 96 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 96 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 96 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 96 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 97 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 97 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 97 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 97 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 98 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 98 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 98 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 98 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 99 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 99 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 99 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 99 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 100 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 100 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 100 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 100 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 101 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 101 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 101 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 101 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 102 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 102 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 102 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 102 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 103 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 103 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 103 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 103 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 104 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 104 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 104 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 104 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 105 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 105 aarx 1 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 105 aarx 2 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 7 RB 105 aarx 3 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 8 RB 0 aarx 0 n0_subband_power 0",
    "\u001b[0m\u001b[34m[NR_PHY]   slot 8 symbol 8 RB 0 aarx 1 n0_subband_power 0",
    "\u001b[0m"
  ],
  "UE": [
    "\u001b[0m[PHY]   [UE thread Synch] Running Initial Synch ",
    "\u001b[0m[NR_PHY]   Starting cell search with center freq: 3619200000, bandwidth: 106. Scanning for 1 number of GSCN.",
    "\u001b[0m[NR_PHY]   Scanning GSCN: 0, with SSB offset: 516, SSB Freq: 0.000000",
    "\u001b[0m[PHY]   Initial sync: pbch decoded sucessfully, ssb index 0",
    "\u001b[0m[PHY]   pbch rx ok. rsrp:51 dB/RE, adjust_rxgain:-1 dB",
    "\u001b[0m[NR_PHY]   Cell Detected with GSCN: 0, SSB SC offset: 516, SSB Ref: 0.000000, PSS Corr peak: 99 dB, PSS Corr Average: 63",
    "\u001b[0m[PHY]   [UE0] In synch, rx_offset 243536 samples",
    "\u001b[0m[PHY]   [UE 0] Measured Carrier Frequency offset 5 Hz",
    "\u001b[0m\u001b[32m[PHY]   Initial sync successful, PCI: 0",
    "\u001b[0m[PHY]   HW: Configuring channel 0 (rf_chain 0): setting tx_freq 3619200005 Hz, rx_freq 3619200005 Hz, tune_offset 0",
    "\u001b[0m[PHY]   Got synch: hw_slot_offset 16, carrier off 5 Hz, rxgain 0.000000 (DL 3619200005.000000 Hz, UL 3619200005.000000 Hz)",
    "\u001b[0m\u001b[32m[PHY]   UE synchronized! decoded_frame_rx=358 UE->init_sync_frame=0 trashed_frames=6",
    "\u001b[0m[PHY]   Resynchronizing RX by 243536 samples",
    "\u001b[0m[HW]   received write reorder clear context",
    "\u001b[0m\u001b[1;31m[HW]   write_reorder_clear_context call while still writing on the device",
    "\u001b[0m\u001b[32m[NR_RRC]   SIB1 decoded",
    "\u001b[0m[NR_MAC]   TDD period index = 6, based on the sum of dl_UL_TransmissionPeriodicity from Pattern1 (5.000000 ms) and Pattern2 (0.000000 ms): Total = 5.000000 ms",
    "\u001b[0m[NR_MAC]   Set TDD configuration period to: 8 DL slots, 3 UL slots, 10 slots per period (NR_TDD_UL_DL_Pattern is 7 DL slots, 2 UL slots, 6 DL symbols, 4 UL symbols)",
    "\u001b[0m[NR_MAC]   Configured 1 TDD patterns (total slots: pattern1 = 10, pattern2 = 0)",
    "\u001b[0m[MAC]   Initialization of 4-Step CBRA procedure",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 367, Slot 19, Symbol 4, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 367.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 0, first_nonzero_root_idx 0, preambleIndex = 0",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 369, Slot 19, Symbol 0, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 369.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 7, first_nonzero_root_idx 0, preambleIndex = 29",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 371, Slot 19, Symbol 0, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 371.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 8, first_nonzero_root_idx 0, preambleIndex = 33",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 373, Slot 19, Symbol 8, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 373.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 15, first_nonzero_root_idx 0, preambleIndex = 63",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 375, Slot 19, Symbol 4, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 375.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 1, first_nonzero_root_idx 0, preambleIndex = 5",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 377, Slot 19, Symbol 0, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 377.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 1, first_nonzero_root_idx 0, preambleIndex = 6",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 379, Slot 19, Symbol 4, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 379.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 8, first_nonzero_root_idx 0, preambleIndex = 32",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 381, Slot 19, Symbol 8, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 381.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 6, first_nonzero_root_idx 0, preambleIndex = 24",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 383, Slot 19, Symbol 0, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 383.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 4, first_nonzero_root_idx 0, preambleIndex = 19",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 385, Slot 19, Symbol 8, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 385.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 10, first_nonzero_root_idx 0, preambleIndex = 42",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_RRC]   RRC moved into IDLE state",
    "\u001b[0m[NAS]   [UE 0] Received NR_NAS_CONN_RELEASE_IND: cause OTHER",
    "\u001b[0m[NR_MAC]   [UE0] Initializing MAC",
    "\u001b[0m\u001b[93m[PHY]   SSB position provided",
    "\u001b[0m\u001b[93m[NR_PHY]   Starting sync detection",
    "\u001b[0m[PHY]   [UE thread Synch] Running Initial Synch ",
    "\u001b[0m[NR_PHY]   Starting cell search with center freq: 3619200000, bandwidth: 106. Scanning for 1 number of GSCN.",
    "\u001b[0m[NR_PHY]   Scanning GSCN: 0, with SSB offset: 516, SSB Freq: 0.000000",
    "\u001b[0m[PHY]   Initial sync: pbch decoded sucessfully, ssb index 0",
    "\u001b[0m[PHY]   pbch rx ok. rsrp:51 dB/RE, adjust_rxgain:-1 dB",
    "\u001b[0m[NR_PHY]   Cell Detected with GSCN: 0, SSB SC offset: 516, SSB Ref: 0.000000, PSS Corr peak: 99 dB, PSS Corr Average: 63",
    "\u001b[0m[PHY]   [UE0] In synch, rx_offset 243536 samples",
    "\u001b[0m[PHY]   [UE 0] Measured Carrier Frequency offset 5 Hz",
    "\u001b[0m\u001b[32m[PHY]   Initial sync successful, PCI: 0",
    "\u001b[0m[PHY]   HW: Configuring channel 0 (rf_chain 0): setting tx_freq 3619200005 Hz, rx_freq 3619200005 Hz, tune_offset 0",
    "\u001b[0m[PHY]   Got synch: hw_slot_offset 16, carrier off 5 Hz, rxgain 0.000000 (DL 3619200005.000000 Hz, UL 3619200005.000000 Hz)",
    "\u001b[0m\u001b[32m[PHY]   UE synchronized! decoded_frame_rx=388 UE->init_sync_frame=0 trashed_frames=6",
    "\u001b[0m[PHY]   Resynchronizing RX by 243536 samples",
    "\u001b[0m[HW]   received write reorder clear context",
    "\u001b[0m\u001b[1;31m[HW]   write_reorder_clear_context call while still writing on the device",
    "\u001b[0m\u001b[32m[NR_RRC]   SIB1 decoded",
    "\u001b[0m[NR_MAC]   TDD period index = 6, based on the sum of dl_UL_TransmissionPeriodicity from Pattern1 (5.000000 ms) and Pattern2 (0.000000 ms): Total = 5.000000 ms",
    "\u001b[0m[NR_MAC]   Set TDD configuration period to: 8 DL slots, 3 UL slots, 10 slots per period (NR_TDD_UL_DL_Pattern is 7 DL slots, 2 UL slots, 6 DL symbols, 4 UL symbols)",
    "\u001b[0m[NR_MAC]   Configured 1 TDD patterns (total slots: pattern1 = 10, pattern2 = 0)",
    "\u001b[0m[MAC]   Initialization of 4-Step CBRA procedure",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 397, Slot 19, Symbol 0, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 397.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 14, first_nonzero_root_idx 0, preambleIndex = 59",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 399, Slot 19, Symbol 8, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 399.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 10, first_nonzero_root_idx 0, preambleIndex = 42",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 401, Slot 19, Symbol 0, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 401.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 5, first_nonzero_root_idx 0, preambleIndex = 21",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 403, Slot 19, Symbol 4, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 403.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 4, first_nonzero_root_idx 0, preambleIndex = 19",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 405, Slot 19, Symbol 4, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 405.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 11, first_nonzero_root_idx 0, preambleIndex = 44",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 407, Slot 19, Symbol 8, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 407.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 10, first_nonzero_root_idx 0, preambleIndex = 40",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 409, Slot 19, Symbol 4, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 409.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 2, first_nonzero_root_idx 0, preambleIndex = 10",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m[NR_MAC]   PRACH scheduler: Selected RO Frame 411, Slot 19, Symbol 0, Fdm 0",
    "\u001b[0m[PHY]   PRACH [UE 0] in frame.slot 411.19, placing PRACH in position 2828, Msg1/MsgA-Preamble frequency start 0 (k1 0), preamble_offset 4, first_nonzero_root_idx 0, preambleIndex = 17",
    "\u001b[0m\u001b[93m[MAC]   [UE 0] RAR reception failed",
    "\u001b[0m"
  ]
}
