// Seed: 3046503158
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(1), .id_1(id_3), .id_2(id_3), .id_3(1), .id_4(~1'b0), .id_5(id_5), .id_6(1), .id_7(id_2)
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output wor   id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  tri   id_7
);
  wor id_9, id_10;
  tri1 id_11;
  supply0 id_12;
  always @({
    (1'h0),
    id_7
  })
    if (id_3#(id_6 - id_11, id_9)++) begin
      `define pp_13 0
      id_11 = id_12;
      id_12 = $display;
    end
  module_0(
      id_12, id_11, id_12
  );
  wand id_14 = 1;
  tri0 id_15 = id_9;
endmodule
