NDFramePage.OnPageTitleLoaded("File:up_uart.v","up_uart.v");NDSummary.OnSummaryLoaded("File:up_uart.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[29,0,2,"up_uart.v","up_uart.v"],[42,0,3,"Authors","Authors"],[43,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[44,0,3,"Dates","Dates"],[45,0,1,"2024/02/29","2024/02/29"],[46,0,3,"Information","Information"],[47,0,4,"Brief","Brief"],[48,0,4,"License MIT","License_MIT"],[12,0,5,"up_uart","up_uart"],[16,0,8,"DIVISOR","up_uart.DIVISOR"],[57,0,8,"FIFO_DEPTH","up_uart.FIFO_DEPTH"],[58,0,3,"Register Information","up_uart.Register_Information"],[77,0,6,"RX_FIFO_REG","up_uart.RX_FIFO_REG"],[78,0,6,"TX_FIFO_REG","up_uart.TX_FIFO_REG"],[79,0,6,"STATUS_REG","up_uart.STATUS_REG"],[80,0,7,"Status Register Bits","up_uart.Status_Register_Bits"],[81,0,7,,"up_uart.PE"],[82,0,7,,"up_uart.FE"],[83,0,7,,"up_uart.OE"],[84,0,7,,"up_uart.irq_en"],[85,0,7,,"up_uart.tx_full"],[86,0,7,,"up_uart.tx_empty"],[87,0,7,,"up_uart.rx_full"],[88,0,7,,"up_uart.rx_valid"],[89,0,6,"CONTROL_REG","up_uart.CONTROL_REG"],[90,0,7,"Control Register Bits","up_uart.Control_Register_Bits"],[91,0,7,,"up_uart.ENABLE_INTR_BIT"],[92,0,7,,"up_uart.RESET_RX_BIT"],[93,0,7,,"up_uart.RESET_TX_BIT"],[94,0,3,"Instantiated Modules","up_uart.Instantiated_Modules"],[70,0,5,"inst_axis_uart","inst_axis_uart"],[71,0,5,"inst_rx_fifo","inst_rx_fifo"],[72,0,5,"inst_tx_fifo","inst_tx_fifo"]]);