<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_xbar</a></h1>
<div class="docblock">
<p>axi_lite_xbar: Fully-connected AXI4-Lite crossbar.
See <code>doc/axi_lite_xbar.md</code> for the documentation,
including the definition of parameters and ports.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.NumSlvPorts" class="impl"><code class="in-band">NumSlvPorts<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Number of slave ports of <code>axi_lite_xbar</code>.
This many master modules are connected to it.</p>
</div><h3 id="parameter.NumMstPorts" class="impl"><code class="in-band">NumMstPorts<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Number of master ports of <code>axi_lite_xbar</code>.
This many slave modules are connected to it.</p>
</div><h3 id="parameter.MaxMstTrans" class="impl"><code class="in-band">MaxMstTrans<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>The max number of open transactions each master connected to a slave port can have in flight.</p>
</div><h3 id="parameter.MaxSlvTrans" class="impl"><code class="in-band">MaxSlvTrans<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>The max number of open transactions each master port can generate to a slave module connected.</p>
</div><h3 id="parameter.FallThrough" class="impl"><code class="in-band">FallThrough<span class="type-annotation">: bit</span></code></h3><div class="docblock"
><p>The internal FIFOs are in fallthrough mode.</p>
</div><h3 id="parameter.LatencyMode" class="impl"><code class="in-band">LatencyMode<span class="type-annotation">: axi_pkg::xbar_latency_e</span></code></h3><div class="docblock"
><p>The Latency mode of the xbar. This determines if the channels on the ports have
a spill register instantiated.
Example configurations are provided with the enum <code>axi_pkg::xbar_latency_e</code>.</p>
</div><h3 id="parameter.AxiAddrWidth" class="impl"><code class="in-band">AxiAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4-Lite address field width.</p>
</div><h3 id="parameter.AxiDataWidth" class="impl"><code class="in-band">AxiDataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4-Lite data field width.</p>
</div><h3 id="parameter.NumAddrRules" class="impl"><code class="in-band">NumAddrRules<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>The number of address rules in the address map of the xbar.
Each master port should have at least one rule specified.</p>
</div><h3 id="parameter.aw_chan_t" class="impl"><code class="in-band">aw_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4-Lite AW channel type.</p>
</div><h3 id="parameter.w_chan_t" class="impl"><code class="in-band">w_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4-Lite W channel type.</p>
</div><h3 id="parameter.b_chan_t" class="impl"><code class="in-band">b_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4-Lite B channel type.</p>
</div><h3 id="parameter.ar_chan_t" class="impl"><code class="in-band">ar_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4-Lite AR channel type.</p>
</div><h3 id="parameter.r_chan_t" class="impl"><code class="in-band">r_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4-Lite R channel type.</p>
</div><h3 id="parameter.req_t" class="impl"><code class="in-band">req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4-Lite request struct type.</p>
</div><h3 id="parameter.resp_t" class="impl"><code class="in-band">resp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4-Lite response struct type.</p>
</div><h3 id="parameter.rule_t" class="impl"><code class="in-band">rule_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Address decoding rule.</p>
</div><h3 id="parameter.DefaultIdxWidth" class="impl"><code class="in-band">DefaultIdxWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>DEPENDENT PARAMETERS, DO NOT OVERWRITE!
Default master port index width.</p>
</div><h3 id="parameter.default_idx_t" class="impl"><code class="in-band">default_idx_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>DEPENDENT PARAMETERS, DO NOT OVERWRITE!
Index type of the default master port index.</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input logic</span></code></h3><div class="docblock"
><p>Clock, positive edge triggered.</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low.</p>
</div><h3 id="port.test_i" class="impl"><code class="in-band">test_i<span class="type-annotation">: input logic</span></code></h3><div class="docblock"
><p>Testmode enable, active high.</p>
</div><h3 id="port.slv_ports_req_i" class="impl"><code class="in-band">slv_ports_req_i<span class="type-annotation">: input req_t [NumSlvPorts-1:0]</span></code></h3><div class="docblock"
><p>AXI4-Lite slave ports, requests.</p>
</div><h3 id="port.slv_ports_resp_o" class="impl"><code class="in-band">slv_ports_resp_o<span class="type-annotation">: output resp_t [NumSlvPorts-1:0]</span></code></h3><div class="docblock"
><p>AXI4-Lite slave ports, responses.</p>
</div><h3 id="port.mst_ports_req_o" class="impl"><code class="in-band">mst_ports_req_o<span class="type-annotation">: output req_t [NumMstPorts-1:0]</span></code></h3><div class="docblock"
><p>AXI4-Lite master ports, requests.</p>
</div><h3 id="port.mst_ports_resp_i" class="impl"><code class="in-band">mst_ports_resp_i<span class="type-annotation">: input resp_t [NumMstPorts-1:0]</span></code></h3><div class="docblock"
><p>AXI4-Lite master ports, responses.</p>
</div><h3 id="port.addr_map_i" class="impl"><code class="in-band">addr_map_i<span class="type-annotation">: input rule_t [NumAddrRules-1:0]</span></code></h3><div class="docblock"
><p>Address map array input for the crossbar. This map is global for the whole module.
It is used for routing the transactions to the respective master ports.
Each master port can have multiple different rules.</p>
</div><h3 id="port.en_default_mst_port_i" class="impl"><code class="in-band">en_default_mst_port_i<span class="type-annotation">: input logic [NumSlvPorts-1:0]</span></code></h3><div class="docblock"
><p>Enables a default master port for each slave port. When this is enabled unmapped
transactions get issued at the master port given by <code>default_mst_port_i</code>.</p>
<p>When not used, tie to <code>'0</code>.</p>
</div><h3 id="port.default_mst_port_i" class="impl"><code class="in-band">default_mst_port_i<span class="type-annotation">: input default_idx_t [NumSlvPorts-1:0]</span></code></h3><div class="docblock"
><p>For each slave port the default index where the transaction should be routed, if
for this slave port the default index functionality is enabled by setting the
bit <code>en_default_mst_port_i[slave_port_idx]</code> to <code>'1</code>.</p>
<p>When not used, tie to <code>'0</code>.</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_port_idx_t.html">mst_port_idx_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_aw_chan_t.html">full_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_w_chan_t.html">full_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_b_chan_t.html">full_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_ar_chan_t.html">full_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_r_chan_t.html">full_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_req_t.html">full_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_resp_t.html">full_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.dec_aw" class="impl"><code class="in-band">dec_aw<span class="type-annotation">: default_idx_t</span></code></h3><div class="docblock"
></div><h3 id="signal.dec_ar" class="impl"><code class="in-band">dec_ar<span class="type-annotation">: default_idx_t</span></code></h3><div class="docblock"
></div><h3 id="signal.slv_aw_select" class="impl"><code class="in-band">slv_aw_select<span class="type-annotation">: mst_port_idx_t</span></code></h3><div class="docblock"
></div><h3 id="signal.slv_ar_select" class="impl"><code class="in-band">slv_ar_select<span class="type-annotation">: mst_port_idx_t</span></code></h3><div class="docblock"
></div><h3 id="signal.decerr_req" class="impl"><code class="in-band">decerr_req<span class="type-annotation">: full_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.decerr_resp" class="impl"><code class="in-band">decerr_resp<span class="type-annotation">: full_resp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
