{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19988,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.19996,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000124394,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00012408,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.10859e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00012408,
	"finish__timing__setup__tns": -38.5579,
	"finish__timing__setup__ws": -1.31426,
	"finish__clock__skew__setup": 7.47837,
	"finish__clock__skew__hold": 7.17461,
	"finish__timing__drv__max_slew_limit": 0.502324,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.420248,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 474,
	"finish__timing__drv__setup_violation_count": 48,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00453687,
	"finish__power__switching__total": 0.00188426,
	"finish__power__leakage__total": 1.15102e-05,
	"finish__power__total": 0.00643264,
	"finish__design__io": 47,
	"finish__design__die__area": 2.1234e+06,
	"finish__design__core__area": 2.11109e+06,
	"finish__design__instance__count": 217153,
	"finish__design__instance__area": 2.11109e+06,
	"finish__design__instance__count__stdcell": 217153,
	"finish__design__instance__area__stdcell": 2.11109e+06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 1,
	"finish__design__instance__utilization__stdcell": 1,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}