/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [27:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  reg [11:0] celloutsig_0_26z;
  reg [10:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [14:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [33:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z[2] | ~(celloutsig_0_1z[2]);
  assign celloutsig_0_36z = celloutsig_0_6z[2] | ~(celloutsig_0_8z);
  assign celloutsig_1_4z = celloutsig_1_0z[1] | ~(celloutsig_1_3z[0]);
  assign celloutsig_0_10z = celloutsig_0_8z | ~(celloutsig_0_7z[3]);
  assign celloutsig_0_16z = celloutsig_0_7z[9] | ~(celloutsig_0_12z[1]);
  assign celloutsig_0_17z = celloutsig_0_8z | ~(celloutsig_0_0z[13]);
  assign celloutsig_0_40z = celloutsig_0_35z[4:0] == { celloutsig_0_11z[5:3], celloutsig_0_4z, celloutsig_0_36z };
  assign celloutsig_0_5z = { celloutsig_0_0z[7:0], celloutsig_0_4z } == celloutsig_0_3z[8:0];
  assign celloutsig_1_8z = in_data[180:174] == { celloutsig_1_0z[1:0], celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_7z[7:5] == { celloutsig_0_6z[1:0], celloutsig_0_5z };
  assign celloutsig_0_19z = celloutsig_0_0z[12:5] == { celloutsig_0_1z[1], celloutsig_0_11z };
  assign celloutsig_1_1z = { in_data[167:152], celloutsig_1_0z } % { 1'h1, in_data[108:103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_1_2z = in_data[125:119] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_2z[4:3], celloutsig_1_0z } % { 1'h1, in_data[115:113], celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_7z[33:29], celloutsig_1_14z } % { 1'h1, celloutsig_1_2z[5:0], celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[71:65], celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, in_data[37:32], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_0z[5:1], celloutsig_0_10z, celloutsig_0_4z } % { 1'h1, celloutsig_0_7z[7:2] };
  assign celloutsig_0_12z = { celloutsig_0_7z[9:2], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[12:0], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_0z[11:9] % { 1'h1, celloutsig_0_7z[4:3] };
  assign celloutsig_0_29z = celloutsig_0_24z[8:3] % { 1'h1, celloutsig_0_21z[5:1] };
  assign celloutsig_0_0z = ~ in_data[28:15];
  assign celloutsig_1_0z = ~ in_data[183:181];
  assign celloutsig_1_6z = ~ in_data[112:102];
  assign celloutsig_0_9z = ~ in_data[93:91];
  assign celloutsig_0_1z = ~ in_data[68:65];
  assign celloutsig_0_14z = ~ in_data[60:58];
  assign celloutsig_0_21z = ~ { celloutsig_0_11z[1:0], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_24z = ~ { in_data[7], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_0_3z = ~ in_data[47:34];
  assign celloutsig_1_5z = in_data[166:164] >>> celloutsig_1_1z[3:1];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z } >>> { in_data[185:155], celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_6z[6:1] >>> { in_data[190:188], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_11z[4:0], celloutsig_1_2z } >>> { celloutsig_1_7z[11:1], celloutsig_1_8z };
  assign celloutsig_0_18z = { celloutsig_0_12z[17:16], celloutsig_0_2z } >>> { celloutsig_0_2z[3:1], celloutsig_0_14z };
  assign celloutsig_0_35z = { celloutsig_0_16z, celloutsig_0_29z } ^ celloutsig_0_12z[12:6];
  assign celloutsig_0_41z = { celloutsig_0_26z[9:8], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_22z } ^ { celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_40z };
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_0z } ^ celloutsig_1_1z[12:8];
  assign celloutsig_0_2z = celloutsig_0_1z ^ celloutsig_0_0z[6:3];
  assign celloutsig_0_20z = { celloutsig_0_3z[10:1], celloutsig_0_10z } ^ { celloutsig_0_7z[9:1], celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_0z[5:1], celloutsig_0_5z } ^ { celloutsig_0_20z[4:3], celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_6z = in_data[63:61];
  always_latch
    if (clkin_data[0]) celloutsig_0_26z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_26z = { celloutsig_0_20z[10:3], celloutsig_0_14z, celloutsig_0_19z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_28z = 11'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_28z = celloutsig_0_7z[11:1];
  assign { out_data[137:128], out_data[107:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
