`timescale 1ns / 1ps
module tb();

reg clk_50M = 0;
reg clk_11M0592 = 0;

reg clock_btn = 0;         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
reg reset_btn = 0;         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

wire[7:0] OutReg0;
wire[7:0] OutReg1;
wire[7:0] OutReg2;
wire[7:0] OutReg3;
wire[7:0] OutReg4;
wire[7:0] OutMem0;
wire[7:0] OutMem1;
wire[7:0] OutMem2;
wire[7:0] OutMem3;
wire[7:0] OutMem4;
wire[7:0] OutMem5;
wire[7:0] OutMem6;
wire[7:0] OutMem7;
wire [31:0] outPC;
wire [31:0] outInstruction;
wire RegDst;
wire ALUSrc;
wire MemtoReg;
wire RegWrite;
wire MemWrite;
wire MemRead;
wire Branch;
wire Jump;
wire ExtOp;
wire [2:0] ALUOp;
//Windowséœ?è¦æ³¨æ„è·¯å¾„åˆ†éš”ç¬¦çš„è½¬ä¹‰ï¼Œä¾‹å¦‚"D:\\foo\\bar.bin"

initial begin 
    //åœ¨è¿™é‡Œå¯ä»¥è‡ªå®šä¹‰æµ‹è¯•è¾“å…¥åºåˆ—ï¼Œä¾‹å¦‚ï¼š
    reset_btn = 1;
    #200 reset_btn = 0;
    /*for (integer i = 0; i < 20; i = i++) begin
        #100; //ç­‰å¾…100ns
        clock_btn = 1; //æŒ‰ä¸‹æ‰‹å·¥æ—¶é’ŸæŒ‰é’®
        #100; //ç­‰å¾…100ns
        clock_btn = 0; //æ¾å¼€æ‰‹å·¥æ—¶é’ŸæŒ‰é’®
    end*/
end

always
begin
    #100 clk_50M = ~clk_50M;
end

thinpad_top dut(
    .clk_50M(clk_50M),
    .reset_btn(reset_btn),
    .OutReg0(OutReg0),
    .OutReg1(OutReg1),
    .OutReg2(OutReg2),
    .OutReg3(OutReg3),
    .OutReg4(OutReg4),
    .OutMem0(OutMem0),
    .OutMem1(OutMem1),
    .OutMem2(OutMem2),
    .OutMem3(OutMem3),
    .OutMem4(OutMem4),
    .OutMem5(OutMem5),
    .OutMem6(OutMem6),
    .OutMem7(OutMem7),
    .outPC(outPC),
    .outInstruction(outInstruction),
    .RegDst(RegDst),
    .ALUSrc(ALUSrc),
    .MemtoReg(MemtoReg),
    .RegWrite(RegWrite),
    .MemWrite(MemWrite),
    .MemRead(MemRead),
    .Branch(Branch),
    .Jump(Jump),
    .ExtOp(ExtOp),
    .ALUOp(ALUOp)
);
/*
clock osc(
    .clk_11M0592(clk_11M0592),
    .clk_50M    (clk_50M)
);
*/
endmodule