from ARMSemantics import semantcs

arm_legal_inst = []
for eqc in semantcs.values():
    for intrin in eqc["target_instructions"]:
        arm_legal_inst.append(intrin)
# arm_legal_inst = ['vadd_s8', 'vaddq_s8', 'vadd_s16', 'vaddq_s16', 'vadd_s32', 'vaddq_s32', 'vaddq_s64', 'vadd_u8', 'vaddq_u8', 'vadd_u16', 'vaddq_u16', 'vadd_u32', 'vaddq_u32', 'vaddq_u64', 'vadd_s64', 'vadd_u64', 'vaddd_s64', 'vaddd_u64', 'vaddl_s8', 'vaddl_s16', 'vaddl_s32', 'vaddl_high_s8', 'vaddl_high_s16', 'vaddl_high_s32', 'vaddl_u8', 'vaddl_u16', 'vaddl_u32', 'vaddl_high_u8', 'vaddl_high_u16', 'vaddl_high_u32', 'vaddw_s8', 'vaddw_s16', 'vaddw_s32', 'vaddw_high_s8', 'vaddw_high_s16', 'vaddw_high_s32', 'vaddw_u8', 'vaddw_u16', 'vaddw_u32', 'vaddw_high_u8', 'vaddw_high_u16', 'vaddw_high_u32', 'vhadd_s8', 'vhaddq_s8', 'vhadd_s16', 'vhaddq_s16', 'vhadd_s32', 'vhaddq_s32', 'vhadd_u8', 'vhaddq_u8', 'vhadd_u16', 'vhaddq_u16', 'vhadd_u32', 'vhaddq_u32', 'vrhadd_s8', 'vrhaddq_s8', 'vrhadd_s16', 'vrhaddq_s16', 'vrhadd_s32', 'vrhaddq_s32', 'vrhadd_u8', 'vrhaddq_u8', 'vrhadd_u16', 'vrhaddq_u16', 'vrhadd_u32', 'vrhaddq_u32', 'vqadd_s8', 'vqaddq_s8', 'vqadd_s16', 'vqaddq_s16', 'vqadd_s32', 'vqaddq_s32', 'vqaddq_s64', 'vqadd_s64', 'vqaddb_s8', 'vqaddh_s16', 'vqadds_s32', 'vqaddd_s64', 'vqadd_u8', 'vqaddq_u8', 'vqadd_u16', 'vqaddq_u16', 'vqadd_u32', 'vqaddq_u32', 'vqaddq_u64', 'vqadd_u64', 'vqaddb_u8', 'vqaddh_u16', 'vqadds_u32', 'vqaddd_u64', 'vuqadd_s8', 'vuqaddq_s8', 'vuqadd_s16', 'vuqaddq_s16', 'vuqadd_s32', 'vuqaddq_s32', 'vuqaddq_s64', 'vuqadd_s64', 'vuqaddb_s8', 'vuqaddh_s16', 'vuqadds_s32', 'vuqaddd_s64', 'vsqadd_u8', 'vsqaddq_u8', 'vsqadd_u16', 'vsqaddq_u16', 'vsqadd_u32', 'vsqaddq_u32', 'vsqaddq_u64', 'vsqadd_u64', 'vsqaddb_u8', 'vsqaddh_u16', 'vsqadds_u32', 'vsqaddd_u64', 'vaddhn_s16', 'vaddhn_s32', 'vaddhn_s64', 'vaddhn_u16', 'vaddhn_u32', 'vaddhn_u64', 'vaddhn_high_s16', 'vaddhn_high_s32', 'vaddhn_high_s64', 'vaddhn_high_u16', 'vaddhn_high_u32', 'vaddhn_high_u64', 'vraddhn_s16', 'vraddhn_s32', 'vraddhn_s64', 'vraddhn_u16', 'vraddhn_u32', 'vraddhn_u64', 'vraddhn_high_s16', 'vraddhn_high_s32', 'vraddhn_high_s64', 'vraddhn_high_u16', 'vraddhn_high_u32', 'vraddhn_high_u64', 'vmul_s8', 'vmulq_s8', 'vmul_s16', 'vmulq_s16', 'vmul_s32', 'vmulq_s32', 'vmul_u8', 'vmulq_u8', 'vmul_u16', 'vmulq_u16', 'vmul_u32', 'vmulq_u32', 'vmla_s8', 'vmlaq_s8', 'vmla_s16', 'vmlaq_s16', 'vmla_s32', 'vmlaq_s32', 'vmla_u8', 'vmlaq_u8', 'vmla_u16', 'vmlaq_u16', 'vmla_u32', 'vmlaq_u32', 'vmlal_s8', 'vmlal_s16', 'vmlal_s32', 'vmlal_high_s8', 'vmlal_high_s16', 'vmlal_high_s32', 'vmlal_u8', 'vmlal_u16', 'vmlal_u32', 'vmlal_high_u8', 'vmlal_high_u16', 'vmlal_high_u32', 'vmls_s8', 'vmlsq_s8', 'vmls_s16', 'vmlsq_s16', 'vmls_s32', 'vmlsq_s32', 'vmls_u8', 'vmlsq_u8', 'vmls_u16', 'vmlsq_u16', 'vmls_u32', 'vmlsq_u32', 'vmlsl_s8', 'vmlsl_s16', 'vmlsl_s32', 'vmlsl_high_s8', 'vmlsl_high_s16', 'vmlsl_high_s32', 'vmlsl_u8', 'vmlsl_u16', 'vmlsl_u32', 'vmlsl_high_u8', 'vmlsl_high_u16', 'vmlsl_high_u32', 'vqdmulh_s16', 'vqdmulhq_s16', 'vqdmulh_s32', 'vqdmulhq_s32', 'vqdmulhh_s16', 'vqdmulhs_s32', 'vqrdmulh_s16', 'vqrdmulhq_s16', 'vqrdmulh_s32', 'vqrdmulhq_s32', 'vqrdmulhh_s16', 'vqrdmulhs_s32', 'vqdmlal_s16', 'vqdmlal_s32', 'vqdmlal_high_s16', 'vqdmlal_high_s32', 'vqdmlalh_s16', 'vqdmlals_s32', 'vqdmlsl_s16', 'vqdmlsl_s32', 'vqdmlsl_high_s16', 'vqdmlsl_high_s32', 'vqdmlslh_s16', 'vqdmlsls_s32', 'vmull_s8', 'vmull_s16', 'vmull_s32', 'vmull_high_s8', 'vmull_high_s16', 'vmull_high_s32', 'vmull_u8', 'vmull_u16', 'vmull_u32', 'vmull_high_u8', 'vmull_high_u16', 'vmull_high_u32', 'vqdmull_s16', 'vqdmull_s32', 'vqdmull_high_s16', 'vqdmull_high_s32', 'vqdmullh_s16', 'vqdmulls_s32', 'vsub_s8', 'vsubq_s8', 'vsub_s16', 'vsubq_s16', 'vsub_s32', 'vsubq_s32', 'vsubq_s64', 'vsub_u8', 'vsubq_u8', 'vsub_u16', 'vsubq_u16', 'vsub_u32', 'vsubq_u32', 'vsubq_u64', 'vsub_s64', 'vsub_u64', 'vsubd_s64', 'vsubd_u64', 'vsubl_s8', 'vsubl_s16', 'vsubl_s32', 'vsubl_high_s8', 'vsubl_high_s16', 'vsubl_high_s32', 'vsubl_u8', 'vsubl_u16', 'vsubl_u32', 'vsubl_high_u8', 'vsubl_high_u16', 'vsubl_high_u32', 'vsubw_s8', 'vsubw_s16', 'vsubw_s32', 'vsubw_high_s8', 'vsubw_high_s16', 'vsubw_high_s32', 'vsubw_u8', 'vsubw_u16', 'vsubw_u32', 'vsubw_high_u8', 'vsubw_high_u16', 'vsubw_high_u32', 'vhsub_s8', 'vhsubq_s8', 'vhsub_s16', 'vhsubq_s16', 'vhsub_s32', 'vhsubq_s32', 'vhsub_u8', 'vhsubq_u8', 'vhsub_u16', 'vhsubq_u16', 'vhsub_u32', 'vhsubq_u32', 'vqsub_s8', 'vqsubq_s8', 'vqsub_s16', 'vqsubq_s16', 'vqsub_s32', 'vqsubq_s32', 'vqsubq_s64', 'vqsub_s64', 'vqsubb_s8', 'vqsubh_s16', 'vqsubs_s32', 'vqsubd_s64', 'vqsub_u8', 'vqsubq_u8', 'vqsub_u16', 'vqsubq_u16', 'vqsub_u32', 'vqsubq_u32', 'vqsubq_u64', 'vqsub_u64', 'vqsubb_u8', 'vqsubh_u16', 'vqsubs_u32', 'vqsubd_u64', 'vsubhn_s16', 'vsubhn_s32', 'vsubhn_s64', 'vsubhn_u16', 'vsubhn_u32', 'vsubhn_u64', 'vsubhn_high_s16', 'vsubhn_high_s32', 'vsubhn_high_s64', 'vsubhn_high_u16', 'vsubhn_high_u32', 'vsubhn_high_u64', 'vrsubhn_s16', 'vrsubhn_s32', 'vrsubhn_s64', 'vrsubhn_u16', 'vrsubhn_u32', 'vrsubhn_u64', 'vrsubhn_high_s16', 'vrsubhn_high_s32', 'vrsubhn_high_s64', 'vrsubhn_high_u16', 'vrsubhn_high_u32', 'vrsubhn_high_u64', 'vceq_s8', 'vceqq_s8', 'vceq_s16', 'vceqq_s16', 'vceq_s32', 'vceqq_s32', 'vceq_u8', 'vceqq_u8', 'vceq_u16', 'vceqq_u16', 'vceq_u32', 'vceqq_u32', 'vceqq_s64', 'vceqq_u64', 'vceq_s64', 'vceq_u64', 'vceqd_s64', 'vceqd_u64', 'vceqz_s8', 'vceqzq_s8', 'vceqz_s16', 'vceqzq_s16', 'vceqz_s32', 'vceqzq_s32', 'vceqz_u8', 'vceqzq_u8', 'vceqz_u16', 'vceqzq_u16', 'vceqz_u32', 'vceqzq_u32', 'vceqzq_s64', 'vceqzq_u64', 'vceqz_s64', 'vceqz_u64', 'vceqzd_s64', 'vceqzd_u64', 'vcge_s8', 'vcgeq_s8', 'vcge_s16', 'vcgeq_s16', 'vcge_s32', 'vcgeq_s32', 'vcgeq_s64', 'vcle_s8', 'vcleq_s8', 'vcle_s16', 'vcleq_s16', 'vcle_s32', 'vcleq_s32', 'vcleq_s64', 'vcge_u8', 'vcgeq_u8', 'vcge_u16', 'vcgeq_u16', 'vcge_u32', 'vcgeq_u32', 'vcgeq_u64', 'vcle_u8', 'vcleq_u8', 'vcle_u16', 'vcleq_u16', 'vcle_u32', 'vcleq_u32', 'vcleq_u64', 'vcge_s64', 'vcged_s64', 'vcle_s64', 'vcled_s64', 'vcge_u64', 'vcged_u64', 'vcle_u64', 'vcled_u64', 'vcgez_s8', 'vcgezq_s8', 'vcgez_s16', 'vcgezq_s16', 'vcgez_s32', 'vcgezq_s32', 'vcgezq_s64', 'vcgez_s64', 'vcgezd_s64', 'vclez_s8', 'vclezq_s8', 'vclez_s16', 'vclezq_s16', 'vclez_s32', 'vclezq_s32', 'vclezq_s64', 'vclez_s64', 'vclezd_s64', 'vcgt_s8', 'vcgtq_s8', 'vcgt_s16', 'vcgtq_s16', 'vcgt_s32', 'vcgtq_s32', 'vcgtq_s64', 'vclt_s8', 'vcltq_s8', 'vclt_s16', 'vcltq_s16', 'vclt_s32', 'vcltq_s32', 'vcltq_s64', 'vcgt_u8', 'vcgtq_u8', 'vcgt_u16', 'vcgtq_u16', 'vcgt_u32', 'vcgtq_u32', 'vcgtq_u64', 'vclt_u8', 'vcltq_u8', 'vclt_u16', 'vcltq_u16', 'vclt_u32', 'vcltq_u32', 'vcltq_u64', 'vcgt_s64', 'vcgtd_s64', 'vclt_s64', 'vcltd_s64', 'vcgt_u64', 'vcgtd_u64', 'vclt_u64', 'vcltd_u64', 'vcgtz_s8', 'vcgtzq_s8', 'vcgtz_s16', 'vcgtzq_s16', 'vcgtz_s32', 'vcgtzq_s32', 'vcgtzq_s64', 'vcgtz_s64', 'vcgtzd_s64', 'vcltz_s8', 'vcltzq_s8', 'vcltz_s16', 'vcltzq_s16', 'vcltz_s32', 'vcltzq_s32', 'vcltzq_s64', 'vcltz_s64', 'vcltzd_s64', 'vtst_s8', 'vtstq_s8', 'vtst_s16', 'vtstq_s16', 'vtst_s32', 'vtstq_s32', 'vtst_u8', 'vtstq_u8', 'vtst_u16', 'vtstq_u16', 'vtst_u32', 'vtstq_u32', 'vtstq_s64', 'vtstq_u64', 'vtst_s64', 'vtst_u64', 'vtstd_s64', 'vtstd_u64', 'vmax_s8', 'vmaxq_s8', 'vmax_s16', 'vmaxq_s16', 'vmax_s32', 'vmaxq_s32', 'vmax_u8', 'vmaxq_u8', 'vmax_u16', 'vmaxq_u16',
#                   'vmax_u32', 'vmaxq_u32', 'vmin_s8', 'vminq_s8', 'vmin_s16', 'vminq_s16', 'vmin_s32', 'vminq_s32', 'vmin_u8', 'vminq_u8', 'vmin_u16', 'vminq_u16', 'vmin_u32', 'vminq_u32', 'vshl_s8', 'vshlq_s8', 'vshl_s16', 'vshlq_s16', 'vshl_s32', 'vshlq_s32', 'vshlq_s64', 'vshl_s64', 'vshld_s64', 'vshl_u8', 'vshlq_u8', 'vshl_u16', 'vshlq_u16', 'vshl_u32', 'vshlq_u32', 'vshlq_u64', 'vshl_u64', 'vshld_u64', 'vqshl_s8', 'vqshlq_s8', 'vqshl_s16', 'vqshlq_s16', 'vqshl_s32', 'vqshlq_s32', 'vqshlq_s64', 'vqshl_s64', 'vqshlb_s8', 'vqshlh_s16', 'vqshls_s32', 'vqshld_s64', 'vqshl_u8', 'vqshlq_u8', 'vqshl_u16', 'vqshlq_u16', 'vqshl_u32', 'vqshlq_u32', 'vqshlq_u64', 'vqshl_u64', 'vqshlb_u8', 'vqshlh_u16', 'vqshls_u32', 'vqshld_u64', 'vrshl_s8', 'vrshlq_s8', 'vrshl_s16', 'vrshlq_s16', 'vrshl_s32', 'vrshlq_s32', 'vrshlq_s64', 'vrshl_s64', 'vrshld_s64', 'vrshl_u8', 'vrshlq_u8', 'vrshl_u16', 'vrshlq_u16', 'vrshl_u32', 'vrshlq_u32', 'vrshlq_u64', 'vrshl_u64', 'vrshld_u64', 'vqrshl_s8', 'vqrshlq_s8', 'vqrshl_s16', 'vqrshlq_s16', 'vqrshl_s32', 'vqrshlq_s32', 'vqrshlq_s64', 'vqrshl_s64', 'vqrshlb_s8', 'vqrshlh_s16', 'vqrshls_s32', 'vqrshld_s64', 'vqrshl_u8', 'vqrshlq_u8', 'vqrshl_u16', 'vqrshlq_u16', 'vqrshl_u32', 'vqrshlq_u32', 'vqrshlq_u64', 'vqrshl_u64', 'vqrshlb_u8', 'vqrshlh_u16', 'vqrshls_u32', 'vqrshld_u64', 'vmovl_s8', 'vmovl_s16', 'vmovl_s32', 'vmovl_high_s8', 'vmovl_high_s16', 'vmovl_high_s32', 'vmovl_u8', 'vmovl_u16', 'vmovl_u32', 'vmovl_high_u8', 'vmovl_high_u16', 'vmovl_high_u32', 'vmovn_s16', 'vmovn_s32', 'vmovn_s64', 'vmovn_u16', 'vmovn_u32', 'vmovn_u64', 'vmovn_high_s16', 'vmovn_high_s32', 'vmovn_high_s64', 'vmovn_high_u16', 'vmovn_high_u32', 'vmovn_high_u64', 'vqmovn_s16', 'vqmovn_s32', 'vqmovn_s64', 'vqmovn_high_s16', 'vqmovn_high_s32', 'vqmovn_high_s64', 'vqmovn_u16', 'vqmovn_u32', 'vqmovn_u64', 'vqmovn_high_u16', 'vqmovn_high_u32', 'vqmovn_high_u64', 'vqmovnh_s16', 'vqmovns_s32', 'vqmovnd_s64', 'vqmovnh_u16', 'vqmovns_u32', 'vqmovnd_u64', 'vqmovun_s16', 'vqmovun_s32', 'vqmovun_s64', 'vqmovun_high_s16', 'vqmovun_high_s32', 'vqmovun_high_s64', 'vqmovunh_s16', 'vqmovuns_s32', 'vqmovund_s64', 'vmla_n_s16', 'vmlaq_n_s16', 'vmla_n_s32', 'vmlaq_n_s32', 'vmla_n_u16', 'vmlaq_n_u16', 'vmla_n_u32', 'vmlaq_n_u32', 'vmlal_n_s16', 'vmlal_n_s32', 'vmlal_high_n_s16', 'vmlal_high_n_s32', 'vmlal_n_u16', 'vmlal_n_u32', 'vmlal_high_n_u16', 'vmlal_high_n_u32', 'vqdmlal_n_s16', 'vqdmlal_n_s32', 'vqdmlal_high_n_s16', 'vqdmlal_high_n_s32', 'vmls_n_s16', 'vmlsq_n_s16', 'vmls_n_s32', 'vmlsq_n_s32', 'vmls_n_u16', 'vmlsq_n_u16', 'vmls_n_u32', 'vmlsq_n_u32', 'vmlsl_n_s16', 'vmlsl_n_s32', 'vmlsl_high_n_s16', 'vmlsl_high_n_s32', 'vmlsl_n_u16', 'vmlsl_n_u32', 'vmlsl_high_n_u16', 'vmlsl_high_n_u32', 'vqdmlsl_n_s16', 'vqdmlsl_n_s32', 'vqdmlsl_high_n_s16', 'vqdmlsl_high_n_s32', 'vmul_n_s16', 'vmulq_n_s16', 'vmul_n_s32', 'vmulq_n_s32', 'vmul_n_u16', 'vmulq_n_u16', 'vmul_n_u32', 'vmulq_n_u32', 'vmull_n_s16', 'vmull_n_s32', 'vmull_high_n_s16', 'vmull_high_n_s32', 'vmull_n_u16', 'vmull_n_u32', 'vmull_high_n_u16', 'vmull_high_n_u32', 'vqdmull_n_s16', 'vqdmull_n_s32', 'vqdmull_high_n_s16', 'vqdmull_high_n_s32', 'vqdmulh_n_s16', 'vqdmulhq_n_s16', 'vqdmulh_n_s32', 'vqdmulhq_n_s32', 'vqrdmulh_n_s16', 'vqrdmulhq_n_s16', 'vqrdmulh_n_s32', 'vqrdmulhq_n_s32', 'vabs_s8', 'vabsq_s8', 'vabs_s16', 'vabsq_s16', 'vabs_s32', 'vabsq_s32', 'vabsq_s64', 'vabs_s64', 'vabsd_s64', 'vqabs_s8', 'vqabsq_s8', 'vqabs_s16', 'vqabsq_s16', 'vqabs_s32', 'vqabsq_s32', 'vqabsq_s64', 'vqabs_s64', 'vqabsb_s8', 'vqabsh_s16', 'vqabss_s32', 'vqabsd_s64', 'vneg_s8', 'vnegq_s8', 'vneg_s16', 'vnegq_s16', 'vneg_s32', 'vnegq_s32', 'vnegq_s64', 'vneg_s64', 'vnegd_s64', 'vqneg_s8', 'vqnegq_s8', 'vqneg_s16', 'vqnegq_s16', 'vqneg_s32', 'vqnegq_s32', 'vqnegq_s64', 'vqneg_s64', 'vqnegb_s8', 'vqnegh_s16', 'vqnegs_s32', 'vqnegd_s64', 'vmvn_s8', 'vmvnq_s8', 'vmvn_s16', 'vmvnq_s16', 'vmvn_s32', 'vmvnq_s32', 'vmvn_u8', 'vmvnq_u8', 'vmvn_u16', 'vmvnq_u16', 'vmvn_u32', 'vmvnq_u32', 'vand_s8', 'vandq_s8', 'vand_s16', 'vandq_s16', 'vand_s32', 'vandq_s32', 'vand_s64', 'vandq_s64', 'vand_u8', 'vandq_u8', 'vand_u16', 'vandq_u16', 'vand_u32', 'vandq_u32', 'vand_u64', 'vandq_u64', 'vorr_s8', 'vorrq_s8', 'vorr_s16', 'vorrq_s16', 'vorr_s32', 'vorrq_s32', 'vorr_s64', 'vorrq_s64', 'vorr_u8', 'vorrq_u8', 'vorr_u16', 'vorrq_u16', 'vorr_u32', 'vorrq_u32', 'vorr_u64', 'vorrq_u64', 'veor_s8', 'veorq_s8', 'veor_s16', 'veorq_s16', 'veor_s32', 'veorq_s32', 'veor_s64', 'veorq_s64', 'veor_u8', 'veorq_u8', 'veor_u16', 'veorq_u16', 'veor_u32', 'veorq_u32', 'veor_u64', 'veorq_u64', 'vbic_s8', 'vbicq_s8', 'vbic_s16', 'vbicq_s16', 'vbic_s32', 'vbicq_s32', 'vbic_s64', 'vbicq_s64', 'vbic_u8', 'vbicq_u8', 'vbic_u16', 'vbicq_u16', 'vbic_u32', 'vbicq_u32', 'vbic_u64', 'vbicq_u64', 'vorn_s8', 'vornq_s8', 'vorn_s16', 'vornq_s16', 'vorn_s32', 'vornq_s32', 'vorn_s64', 'vornq_s64', 'vorn_u8', 'vornq_u8', 'vorn_u16', 'vornq_u16', 'vorn_u32', 'vornq_u32', 'vorn_u64', 'vornq_u64', 'vbsl_s8', 'vbslq_s8', 'vbsl_s16', 'vbslq_s16', 'vbsl_s32', 'vbslq_s32', 'vbsl_s64', 'vbslq_s64', 'vbsl_u8', 'vbslq_u8', 'vbsl_u16', 'vbslq_u16', 'vbsl_u32', 'vbslq_u32', 'vbsl_u64', 'vbslq_u64', 'vdup_n_s8', 'vdupq_n_s8', 'vdup_n_s16', 'vdupq_n_s16', 'vdup_n_s32', 'vdupq_n_s32', 'vdupq_n_s64', 'vdup_n_u8', 'vdupq_n_u8', 'vdup_n_u16', 'vdupq_n_u16', 'vdup_n_u32', 'vdupq_n_u32', 'vdupq_n_u64', 'vmov_n_s8', 'vmovq_n_s8', 'vmov_n_s16', 'vmovq_n_s16', 'vmov_n_s32', 'vmovq_n_s32', 'vmovq_n_s64', 'vmov_n_u8', 'vmovq_n_u8', 'vmov_n_u16', 'vmovq_n_u16', 'vmov_n_u32', 'vmovq_n_u32', 'vmovq_n_u64', 'vpadd_s8', 'vpadd_s16', 'vpadd_s32', 'vpadd_u8', 'vpadd_u16', 'vpadd_u32', 'vpaddq_s8', 'vpaddq_s16', 'vpaddq_s32', 'vpaddq_s64', 'vpaddq_u8', 'vpaddq_u16', 'vpaddq_u32', 'vpaddq_u64', 'vpmax_s8', 'vpmax_s16', 'vpmax_s32', 'vpmaxq_s8', 'vpmaxq_s16', 'vpmaxq_s32', 'vpmax_u8', 'vpmax_u16', 'vpmax_u32', 'vpmaxq_u8', 'vpmaxq_u16', 'vpmaxq_u32', 'vpmin_s8', 'vpmin_s16', 'vpmin_s32', 'vpminq_s8', 'vpminq_s16', 'vpminq_s32', 'vpmin_u8', 'vpmin_u16', 'vpmin_u32', 'vpminq_u8', 'vpminq_u16', 'vpminq_u32', 'vzip1_s8', 'vzip1q_s8', 'vzip1_s16', 'vzip1q_s16', 'vzip1_s32', 'vzip1q_s32', 'vzip1q_s64', 'vzip1_u8', 'vzip1q_u8', 'vzip1_u16', 'vzip1q_u16', 'vzip1_u32', 'vzip1q_u32', 'vzip1q_u64', 'vzip2_s8', 'vzip2q_s8', 'vzip2_s16', 'vzip2q_s16', 'vzip2_s32', 'vzip2q_s32', 'vzip2q_s64', 'vzip2_u8', 'vzip2q_u8', 'vzip2_u16', 'vzip2q_u16', 'vzip2_u32', 'vzip2q_u32', 'vzip2q_u64', 'vuzp1_s8', 'vuzp1q_s8', 'vuzp1_s16', 'vuzp1q_s16', 'vuzp1_s32', 'vuzp1q_s32', 'vuzp1q_s64', 'vuzp1_u8', 'vuzp1q_u8', 'vuzp1_u16', 'vuzp1q_u16', 'vuzp1_u32', 'vuzp1q_u32', 'vuzp1q_u64', 'vuzp2_s8', 'vuzp2q_s8', 'vuzp2_s16', 'vuzp2q_s16', 'vuzp2_s32', 'vuzp2q_s32', 'vuzp2q_s64', 'vuzp2_u8', 'vuzp2q_u8', 'vuzp2_u16', 'vuzp2q_u16', 'vuzp2_u32', 'vuzp2q_u32', 'vuzp2q_u64', 'vtrn1_s8', 'vtrn1q_s8', 'vtrn1_s16', 'vtrn1q_s16', 'vtrn1_s32', 'vtrn1q_s32', 'vtrn1q_s64', 'vtrn1_u8', 'vtrn1q_u8', 'vtrn1_u16', 'vtrn1q_u16', 'vtrn1_u32', 'vtrn1q_u32', 'vtrn1q_u64', 'vtrn2_s8', 'vtrn2q_s8', 'vtrn2_s16', 'vtrn2q_s16', 'vtrn2_s32', 'vtrn2q_s32', 'vtrn2q_s64', 'vtrn2_u8', 'vtrn2q_u8', 'vtrn2_u16', 'vtrn2q_u16', 'vtrn2_u32', 'vtrn2q_u32', 'vtrn2q_u64']
