Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan 13 01:47:38 2024
| Host         : Gorve-Kumar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CEP_CS125_timing_summary_routed.rpt -pb CEP_CS125_timing_summary_routed.pb -rpx CEP_CS125_timing_summary_routed.rpx -warn_on_violation
| Design       : CEP_CS125
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: CLK_Generator_200kHz/clk_reg_reg_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: CLK_Generator_200kHz/clk_reg_reg_LDC/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: CLK_Generator_200kHz/clk_reg_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_Generator_200kHz/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_Generator_200kHz/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_Generator_200kHz/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_Generator_200kHz/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_Generator_200kHz/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_Generator_200kHz/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_Generator_200kHz/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_Generator_200kHz/counter_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.598        0.000                      0                   98        0.169        0.000                      0                   98        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.600        0.000                      0                   80        0.169        0.000                      0                   80        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.598        0.000                      0                   18        0.544        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 Display/temp_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/intensity_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.317ns (29.886%)  route 3.090ns (70.114%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Display/temp_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  Display/temp_value_reg[7]/Q
                         net (fo=8, routed)           1.359     7.008    Display/temp_value_reg_n_0_[7]
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.322     7.330 f  Display/intensity_reg[0]_i_2/O
                         net (fo=2, routed)           0.485     7.815    Display/intensity_reg[0]_i_2_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I5_O)        0.328     8.143 r  Display/intensity_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.963    Display/intensity_reg[1]_i_2_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  Display/intensity_reg[0]_i_6/O
                         net (fo=1, routed)           0.426     9.513    Display/intensity_reg[0]_i_6_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.637 r  Display/intensity_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.637    Display/intensity_reg[0]_i_1_n_0
    SLICE_X12Y77         FDRE                                         r  Display/intensity_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.510    14.933    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  Display/intensity_reg_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.081    15.237    Display/intensity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 Display/temp_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/intensity_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.080ns (26.338%)  route 3.021ns (73.662%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Display/temp_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Display/temp_value_reg[4]/Q
                         net (fo=11, routed)          1.667     7.354    Display/temp_value_reg_n_0_[4]
    SLICE_X14Y76         LUT4 (Prop_lut4_I2_O)        0.152     7.506 f  Display/intensity_reg[1]_i_8/O
                         net (fo=1, routed)           0.706     8.212    Display/intensity_reg[1]_i_8_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.348     8.560 f  Display/intensity_reg[1]_i_5/O
                         net (fo=1, routed)           0.647     9.207    Display/intensity_reg[1]_i_5_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124     9.331 r  Display/intensity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.331    Display/intensity_reg[1]_i_1_n_0
    SLICE_X13Y76         FDRE                                         r  Display/intensity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509    14.932    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  Display/intensity_reg_reg[1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X13Y76         FDRE (Setup_fdre_C_D)        0.029    15.184    Display/intensity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 Display/segment_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/SEG_AN_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.619%)  route 2.233ns (79.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  Display/segment_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  Display/segment_counter_reg[17]/Q
                         net (fo=12, routed)          0.868     6.644    Display/p_0_in__0[2]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     6.768 r  Display/SEG_AN[2]_i_1/O
                         net (fo=3, routed)           1.365     8.133    Display/SEG_AN[2]_i_1_n_0
    SLICE_X2Y78          FDSE                                         r  Display/SEG_AN_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.593    15.016    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  Display/SEG_AN_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDSE (Setup_fdse_C_S)       -0.524    14.731    Display/SEG_AN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 Display/segment_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/SEG_AN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.608ns (20.270%)  route 2.392ns (79.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  Display/segment_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  Display/segment_counter_reg[17]/Q
                         net (fo=12, routed)          1.634     7.410    Display/p_0_in__0[2]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.152     7.562 r  Display/SEG_AN[5]_i_1/O
                         net (fo=1, routed)           0.757     8.319    Display/SEG_AN[5]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  Display/SEG_AN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.593    15.016    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  Display/SEG_AN_reg[5]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)       -0.291    14.948    Display/SEG_AN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 Display/temp_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/color_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.839ns (25.226%)  route 2.487ns (74.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Display/temp_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  Display/temp_value_reg[7]/Q
                         net (fo=8, routed)           1.523     7.173    Display/temp_value_reg_n_0_[7]
    SLICE_X13Y75         LUT6 (Prop_lut6_I1_O)        0.296     7.469 r  Display/color_reg[2]_i_3/O
                         net (fo=4, routed)           0.964     8.433    Display/color_reg[2]_i_3_n_0
    SLICE_X12Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.557 r  Display/color_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.557    Display/color_reg[1]
    SLICE_X12Y77         FDRE                                         r  Display/color_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.510    14.933    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  Display/color_reg_reg[1]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.077    15.233    Display/color_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 Display/temp_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/color_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.861ns (25.717%)  route 2.487ns (74.283%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Display/temp_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 r  Display/temp_value_reg[7]/Q
                         net (fo=8, routed)           1.523     7.173    Display/temp_value_reg_n_0_[7]
    SLICE_X13Y75         LUT6 (Prop_lut6_I1_O)        0.296     7.469 f  Display/color_reg[2]_i_3/O
                         net (fo=4, routed)           0.964     8.433    Display/color_reg[2]_i_3_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I1_O)        0.146     8.579 r  Display/color_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.579    Display/color_reg[2]
    SLICE_X12Y77         FDRE                                         r  Display/color_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.510    14.933    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  Display/color_reg_reg[2]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.118    15.274    Display/color_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.932ns (31.896%)  route 1.990ns (68.104%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.154     7.095 r  CLK_Generator_200kHz/counter[6]_i_2/O
                         net (fo=1, routed)           0.268     7.363    CLK_Generator_200kHz/counter[6]_i_2_n_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.322     7.685 r  CLK_Generator_200kHz/counter[6]_i_1/O
                         net (fo=1, routed)           0.475     8.160    CLK_Generator_200kHz/p_0_in[6]
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    14.937    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[6]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X49Y99         FDCE (Setup_fdce_C_D)       -0.255    14.947    CLK_Generator_200kHz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 Display/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/G_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.828ns (25.892%)  route 2.370ns (74.108%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.241    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  Display/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  Display/pwm_counter_reg[2]/Q
                         net (fo=6, routed)           0.841     6.538    Display/pwm_counter_reg__0[2]
    SLICE_X11Y81         LUT5 (Prop_lut5_I3_O)        0.124     6.662 f  Display/R_i_4/O
                         net (fo=1, routed)           0.821     7.483    Display/R_i_4_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.607 f  Display/R_i_3/O
                         net (fo=3, routed)           0.707     8.315    Display/R_i_3_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  Display/G_i_1/O
                         net (fo=1, routed)           0.000     8.439    Display/G_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  Display/G_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.512    14.935    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  Display/G_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.077    15.235    Display/G_reg
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 Display/temp_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/color_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.069ns (34.244%)  route 2.053ns (65.756%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Display/temp_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  Display/temp_value_reg[7]/Q
                         net (fo=8, routed)           1.219     6.869    Display/temp_value_reg_n_0_[7]
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.322     7.191 r  Display/color_reg[0]_i_3/O
                         net (fo=3, routed)           0.834     8.024    Display/color_reg[0]_i_3_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.328     8.352 r  Display/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.352    Display/color_reg[0]
    SLICE_X14Y76         FDRE                                         r  Display/color_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509    14.932    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  Display/color_reg_reg[0]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.077    15.232    Display/color_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 Display/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.828ns (26.666%)  route 2.277ns (73.334%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.638     5.241    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  Display/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  Display/pwm_counter_reg[2]/Q
                         net (fo=6, routed)           0.841     6.538    Display/pwm_counter_reg__0[2]
    SLICE_X11Y81         LUT5 (Prop_lut5_I3_O)        0.124     6.662 f  Display/R_i_4/O
                         net (fo=1, routed)           0.821     7.483    Display/R_i_4_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.607 f  Display/R_i_3/O
                         net (fo=3, routed)           0.615     8.222    Display/R_i_3_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  Display/B_i_1/O
                         net (fo=1, routed)           0.000     8.346    Display/B_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  Display/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.513    14.936    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  Display/B_reg/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.077    15.236    Display/B_reg
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  6.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CLK_Generator_200kHz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.867%)  route 0.088ns (32.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.567     1.486    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  CLK_Generator_200kHz/counter_reg[2]/Q
                         net (fo=8, routed)           0.088     1.715    CLK_Generator_200kHz/counter_reg__0[2]
    SLICE_X49Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  CLK_Generator_200kHz/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.760    CLK_Generator_200kHz/p_0_in[4]
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X49Y99         FDCE (Hold_fdce_C_D)         0.092     1.591    CLK_Generator_200kHz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.121     1.750    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  Display/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.795    Display/pwm_counter[7]_i_1_n_0
    SLICE_X10Y81         FDCE                                         r  Display/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Display/pwm_counter_reg[7]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X10Y81         FDCE (Hold_fdce_C_D)         0.120     1.620    Display/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Display/current_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/SEG_CA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Display/current_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Display/current_segment_reg[0]/Q
                         net (fo=7, routed)           0.121     1.775    Display/current_segment_reg_n_0_[0]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.049     1.824 r  Display/SEG_CA[6]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Display/SEG_CA[6]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  Display/SEG_CA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.030    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  Display/SEG_CA_reg[6]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     1.633    Display/SEG_CA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Display/current_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/SEG_CA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Display/current_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  Display/current_segment_reg[0]/Q
                         net (fo=7, routed)           0.121     1.775    Display/current_segment_reg_n_0_[0]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.045     1.820 r  Display/SEG_CA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    Display/SEG_CA[2]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  Display/SEG_CA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.030    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  Display/SEG_CA_reg[2]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.092     1.618    Display/SEG_CA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.569     1.488    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  Display/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  Display/pwm_counter_reg[0]/Q
                         net (fo=6, routed)           0.126     1.756    Display/pwm_counter_reg__0[0]
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  Display/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Display/p_0_in__1[4]
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[4]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X11Y81         FDCE (Hold_fdce_C_D)         0.092     1.593    Display/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Display/second_decimal_place_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/current_segment_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  Display/second_decimal_place_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Display/second_decimal_place_reg[3]/Q
                         net (fo=1, routed)           0.138     1.793    Display/second_decimal_place[3]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  Display/current_segment[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    Display/current_segment[3]
    SLICE_X3Y78          FDRE                                         r  Display/current_segment_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.030    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  Display/current_segment_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.091     1.604    Display/current_segment_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CLK_Generator_200kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.567     1.486    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  CLK_Generator_200kHz/counter_reg[0]/Q
                         net (fo=8, routed)           0.159     1.787    CLK_Generator_200kHz/counter_reg__0[0]
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  CLK_Generator_200kHz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    CLK_Generator_200kHz/p_0_in[5]
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[5]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X49Y99         FDCE (Hold_fdce_C_D)         0.091     1.590    CLK_Generator_200kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Display/current_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/SEG_CA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.919%)  route 0.182ns (49.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Display/current_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Display/current_segment_reg[0]/Q
                         net (fo=7, routed)           0.182     1.837    Display/current_segment_reg_n_0_[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.048     1.885 r  Display/SEG_CA[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    Display/SEG_CA[4]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  Display/SEG_CA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.029    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  Display/SEG_CA_reg[4]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.107     1.633    Display/SEG_CA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK_Generator_200kHz/clk_reg_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/clk_reg_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.187ns (45.604%)  route 0.223ns (54.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.485    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDPE                                         r  CLK_Generator_200kHz/clk_reg_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  CLK_Generator_200kHz/clk_reg_reg_P/Q
                         net (fo=4, routed)           0.223     1.849    CLK_Generator_200kHz/clk_reg_reg_P_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.046     1.895 r  CLK_Generator_200kHz/clk_reg_C_i_1/O
                         net (fo=2, routed)           0.000     1.895    CLK_Generator_200kHz/clk_reg_C_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  CLK_Generator_200kHz/clk_reg_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  CLK_Generator_200kHz/clk_reg_reg_C/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.123     1.643    CLK_Generator_200kHz/clk_reg_reg_C
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Display/current_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/SEG_CA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.914%)  route 0.183ns (49.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Display/current_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Display/current_segment_reg[0]/Q
                         net (fo=7, routed)           0.183     1.838    Display/current_segment_reg_n_0_[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.049     1.887 r  Display/SEG_CA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.887    Display/SEG_CA[5]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  Display/SEG_CA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.029    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  Display/SEG_CA_reg[5]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.107     1.633    Display/SEG_CA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    CLK_Generator_200kHz/clk_reg_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    CLK_Generator_200kHz/clk_reg_reg_P/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y77    Display/intensity_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y76    Display/intensity_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     Display/invalid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y71     Display/ones_place_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y71     Display/ones_place_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y72     Display/ones_place_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y71     Display/ones_place_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y77    Display/intensity_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     Display/ones_place_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y75    Display/temp_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     Display/second_decimal_place_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     Display/second_decimal_place_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     Display/SEG_AN_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     Display/SEG_CA_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     Display/segment_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     Display/tens_place_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     Display/tens_place_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    Display/pwm_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    Display/pwm_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    Display/pwm_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    Display/pwm_counter_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     Display/SEG_AN_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     Display/segment_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     Display/segment_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    CLK_Generator_200kHz/clk_reg_reg_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    CLK_Generator_200kHz/clk_reg_reg_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    CLK_Generator_200kHz/clk_reg_reg_P/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/clk_reg_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.828ns (20.686%)  route 3.175ns (79.314%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.741     7.806    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.930 r  CLK_Generator_200kHz/clk_reg_reg_LDC_i_3/O
                         net (fo=2, routed)           0.601     8.531    CLK_Generator_200kHz/clk_reg_reg_LDC_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.124     8.655 f  CLK_Generator_200kHz/clk_reg_reg_LDC_i_2/O
                         net (fo=2, routed)           0.586     9.240    CLK_Generator_200kHz/clk_reg_reg_LDC_i_2_n_0
    SLICE_X50Y96         FDCE                                         f  CLK_Generator_200kHz/clk_reg_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.511    14.934    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  CLK_Generator_200kHz/clk_reg_reg_C/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y96         FDCE (Recov_fdce_C_CLR)     -0.319    14.838    CLK_Generator_200kHz/clk_reg_reg_C
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.704ns (18.510%)  route 3.099ns (81.490%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.752     7.817    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  CLK_Generator_200kHz/counter[7]_i_2/O
                         net (fo=8, routed)           1.100     9.041    CLK_Generator_200kHz/counter[7]_i_2_n_0
    SLICE_X48Y99         FDCE                                         f  CLK_Generator_200kHz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    14.937    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[0]/C
                         clock pessimism              0.279    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X48Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.775    CLK_Generator_200kHz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.704ns (18.510%)  route 3.099ns (81.490%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.752     7.817    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  CLK_Generator_200kHz/counter[7]_i_2/O
                         net (fo=8, routed)           1.100     9.041    CLK_Generator_200kHz/counter[7]_i_2_n_0
    SLICE_X48Y99         FDCE                                         f  CLK_Generator_200kHz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    14.937    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[1]/C
                         clock pessimism              0.279    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X48Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.775    CLK_Generator_200kHz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.704ns (18.510%)  route 3.099ns (81.490%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.752     7.817    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  CLK_Generator_200kHz/counter[7]_i_2/O
                         net (fo=8, routed)           1.100     9.041    CLK_Generator_200kHz/counter[7]_i_2_n_0
    SLICE_X48Y99         FDCE                                         f  CLK_Generator_200kHz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    14.937    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[2]/C
                         clock pessimism              0.279    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X48Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.775    CLK_Generator_200kHz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.704ns (18.510%)  route 3.099ns (81.490%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.752     7.817    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  CLK_Generator_200kHz/counter[7]_i_2/O
                         net (fo=8, routed)           1.100     9.041    CLK_Generator_200kHz/counter[7]_i_2_n_0
    SLICE_X48Y99         FDCE                                         f  CLK_Generator_200kHz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    14.937    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[3]/C
                         clock pessimism              0.279    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X48Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.775    CLK_Generator_200kHz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.532%)  route 3.095ns (81.468%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.752     7.817    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  CLK_Generator_200kHz/counter[7]_i_2/O
                         net (fo=8, routed)           1.096     9.037    CLK_Generator_200kHz/counter[7]_i_2_n_0
    SLICE_X49Y99         FDCE                                         f  CLK_Generator_200kHz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    14.937    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X49Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.797    CLK_Generator_200kHz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.532%)  route 3.095ns (81.468%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.752     7.817    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  CLK_Generator_200kHz/counter[7]_i_2/O
                         net (fo=8, routed)           1.096     9.037    CLK_Generator_200kHz/counter[7]_i_2_n_0
    SLICE_X49Y99         FDCE                                         f  CLK_Generator_200kHz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    14.937    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[5]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X49Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.797    CLK_Generator_200kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.532%)  route 3.095ns (81.468%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.752     7.817    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  CLK_Generator_200kHz/counter[7]_i_2/O
                         net (fo=8, routed)           1.096     9.037    CLK_Generator_200kHz/counter[7]_i_2_n_0
    SLICE_X49Y99         FDCE                                         f  CLK_Generator_200kHz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    14.937    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[6]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X49Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.797    CLK_Generator_200kHz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/clk_reg_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.729%)  route 2.661ns (76.271%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.741     7.806    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.930 r  CLK_Generator_200kHz/clk_reg_reg_LDC_i_3/O
                         net (fo=2, routed)           0.314     8.244    CLK_Generator_200kHz/clk_reg_reg_LDC_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.368 f  CLK_Generator_200kHz/clk_reg_reg_LDC_i_1/O
                         net (fo=2, routed)           0.360     8.727    CLK_Generator_200kHz/clk_reg_reg_LDC_i_1_n_0
    SLICE_X49Y96         FDPE                                         f  CLK_Generator_200kHz/clk_reg_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.513    14.936    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDPE                                         r  CLK_Generator_200kHz/clk_reg_reg_P/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    14.817    CLK_Generator_200kHz/clk_reg_reg_P
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 CLK_Generator_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.704ns (20.942%)  route 2.658ns (79.058%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.238    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  CLK_Generator_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  CLK_Generator_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           1.247     6.941    CLK_Generator_200kHz/counter_reg__0[4]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  CLK_Generator_200kHz/counter[7]_i_3/O
                         net (fo=3, routed)           0.752     7.817    CLK_Generator_200kHz/counter[7]_i_3_n_0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  CLK_Generator_200kHz/counter[7]_i_2/O
                         net (fo=8, routed)           0.658     8.599    CLK_Generator_200kHz/counter[7]_i_2_n_0
    SLICE_X50Y97         FDCE                                         f  CLK_Generator_200kHz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.512    14.935    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  CLK_Generator_200kHz/counter_reg[7]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    CLK_Generator_200kHz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 CLK_Generator_200kHz/clk_reg_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/clk_reg_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.339%)  route 0.326ns (63.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.485    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDPE                                         r  CLK_Generator_200kHz/clk_reg_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  CLK_Generator_200kHz/clk_reg_reg_P/Q
                         net (fo=4, routed)           0.137     1.763    CLK_Generator_200kHz/clk_reg_reg_P_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.808 f  CLK_Generator_200kHz/clk_reg_reg_LDC_i_2/O
                         net (fo=2, routed)           0.189     1.997    CLK_Generator_200kHz/clk_reg_reg_LDC_i_2_n_0
    SLICE_X50Y96         FDCE                                         f  CLK_Generator_200kHz/clk_reg_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  CLK_Generator_200kHz/clk_reg_reg_C/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    CLK_Generator_200kHz/clk_reg_reg_C
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.509%)  route 0.285ns (60.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.125     1.754    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.799 f  Display/pwm_counter[7]_i_2/O
                         net (fo=8, routed)           0.160     1.958    Display/pwm_counter[7]_i_2_n_0
    SLICE_X11Y82         FDCE                                         f  Display/pwm_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  Display/pwm_counter_reg[0]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Display/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.509%)  route 0.285ns (60.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.125     1.754    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.799 f  Display/pwm_counter[7]_i_2/O
                         net (fo=8, routed)           0.160     1.958    Display/pwm_counter[7]_i_2_n_0
    SLICE_X11Y82         FDCE                                         f  Display/pwm_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  Display/pwm_counter_reg[1]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Display/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.509%)  route 0.285ns (60.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.125     1.754    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.799 f  Display/pwm_counter[7]_i_2/O
                         net (fo=8, routed)           0.160     1.958    Display/pwm_counter[7]_i_2_n_0
    SLICE_X11Y82         FDCE                                         f  Display/pwm_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  Display/pwm_counter_reg[2]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Display/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.509%)  route 0.285ns (60.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.125     1.754    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.799 f  Display/pwm_counter[7]_i_2/O
                         net (fo=8, routed)           0.160     1.958    Display/pwm_counter[7]_i_2_n_0
    SLICE_X11Y82         FDCE                                         f  Display/pwm_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  Display/pwm_counter_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Display/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 CLK_Generator_200kHz/clk_reg_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_Generator_200kHz/clk_reg_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.445%)  route 0.308ns (59.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  CLK_Generator_200kHz/clk_reg_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  CLK_Generator_200kHz/clk_reg_reg_C/Q
                         net (fo=4, routed)           0.175     1.824    CLK_Generator_200kHz/clk_reg_reg_C_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.869 f  CLK_Generator_200kHz/clk_reg_reg_LDC_i_1/O
                         net (fo=2, routed)           0.133     2.001    CLK_Generator_200kHz/clk_reg_reg_LDC_i_1_n_0
    SLICE_X49Y96         FDPE                                         f  CLK_Generator_200kHz/clk_reg_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    CLK_Generator_200kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDPE                                         r  CLK_Generator_200kHz/clk_reg_reg_P/C
                         clock pessimism             -0.479     1.522    
    SLICE_X49Y96         FDPE (Remov_fdpe_C_PRE)     -0.095     1.427    CLK_Generator_200kHz/clk_reg_reg_P
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.860%)  route 0.380ns (67.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.125     1.754    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.799 f  Display/pwm_counter[7]_i_2/O
                         net (fo=8, routed)           0.255     2.053    Display/pwm_counter[7]_i_2_n_0
    SLICE_X10Y81         FDCE                                         f  Display/pwm_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Display/pwm_counter_reg[7]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X10Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    Display/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.860%)  route 0.380ns (67.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.125     1.754    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.799 f  Display/pwm_counter[7]_i_2/O
                         net (fo=8, routed)           0.255     2.053    Display/pwm_counter[7]_i_2_n_0
    SLICE_X11Y81         FDCE                                         f  Display/pwm_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[4]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X11Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    Display/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.860%)  route 0.380ns (67.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.125     1.754    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.799 f  Display/pwm_counter[7]_i_2/O
                         net (fo=8, routed)           0.255     2.053    Display/pwm_counter[7]_i_2_n_0
    SLICE_X11Y81         FDCE                                         f  Display/pwm_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X11Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    Display/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Display/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/pwm_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.860%)  route 0.380ns (67.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.568     1.487    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  Display/pwm_counter_reg[5]/Q
                         net (fo=6, routed)           0.125     1.754    Display/pwm_counter_reg__0[5]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.799 f  Display/pwm_counter[7]_i_2/O
                         net (fo=8, routed)           0.255     2.053    Display/pwm_counter[7]_i_2_n_0
    SLICE_X11Y81         FDCE                                         f  Display/pwm_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    Display/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  Display/pwm_counter_reg[6]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X11Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    Display/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.658    





