#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Thu May  1 01:04:26 2025
# Process ID         : 24084
# Current directory  : D:/VIVADO circuits/_4_to_1_MUX
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent2288 D:\VIVADO circuits\_4_to_1_MUX\_4_to_1_MUX.xpr
# Log file           : D:/VIVADO circuits/_4_to_1_MUX/vivado.log
# Journal file       : D:/VIVADO circuits/_4_to_1_MUX\vivado.jou
# Running On         : Lenovo-ideapad-gaming-3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11320H @ 3.20GHz
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8362 MB
# Swap memory        : 9126 MB
# Total Virtual      : 17489 MB
# Available Virtual  : 3705 MB
#-----------------------------------------------------------
start_gui
open_project {D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.srcs/sources_1/new/_4_to_1_mux_tb.v}}] -no_script -reset -force -quiet
remove_files  {{D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.srcs/sources_1/new/_4_to_1_mux_tb.v}}
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: _4to1MUX
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1823.250 ; gain = 456.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_4to1MUX' [D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.srcs/sources_1/new/_4_to_1_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module '_4to1MUX' (0#1) [D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.srcs/sources_1/new/_4_to_1_mux.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1925.047 ; gain = 558.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1925.047 ; gain = 558.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1925.047 ; gain = 558.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1966.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2236.977 ; gain = 869.992
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2236.977 ; gain = 1022.578
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  1 01:06:15 2025...
