[2025-09-18 01:13:45] START suite=cs trace=nutch_phase4_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2652755 heartbeat IPC: 3.77 cumulative IPC: 3.77 (Simulation time: 00 hr 00 min 26 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4974085 cumulative IPC: 4.021 (Simulation time: 00 hr 00 min 52 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4974085 cumulative IPC: 4.021 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4974086 heartbeat IPC: 4.308 cumulative IPC: 5 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 15328796 heartbeat IPC: 0.9657 cumulative IPC: 0.9657 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 25530760 heartbeat IPC: 0.9802 cumulative IPC: 0.9729 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 37176531 heartbeat IPC: 0.8587 cumulative IPC: 0.9316 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 50126127 heartbeat IPC: 0.7722 cumulative IPC: 0.8859 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 63407774 heartbeat IPC: 0.7529 cumulative IPC: 0.8557 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 76926283 heartbeat IPC: 0.7397 cumulative IPC: 0.8339 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 91135664 heartbeat IPC: 0.7038 cumulative IPC: 0.8124 (Simulation time: 00 hr 06 min 37 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 107118066 heartbeat IPC: 0.6257 cumulative IPC: 0.7832 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 121720536 heartbeat IPC: 0.6848 cumulative IPC: 0.7709 (Simulation time: 00 hr 08 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 130762494 cumulative IPC: 0.7647 (Simulation time: 00 hr 08 min 58 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 130762494 cumulative IPC: 0.7647 (Simulation time: 00 hr 08 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7647 instructions: 100000002 cycles: 130762494
CPU 0 Branch Prediction Accuracy: 97.59% MPKI: 0.267 Average ROB Occupancy at Mispredict: 3505
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01903
BRANCH_INDIRECT: 0.2345
BRANCH_CONDITIONAL: 0.01346
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1353243
LQ_STALL: 272
SQ_STALL: 485444


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 224.31856
REPLAY_LOAD: 122.71721
NON_REPLAY_LOAD: 8.787013

== Total ==
ADDR_TRANS: 409830
REPLAY_LOAD: 360175
NON_REPLAY_LOAD: 583238

== Counts ==
ADDR_TRANS: 1827
REPLAY_LOAD: 2935
NON_REPLAY_LOAD: 66375

cpu0->cpu0_STLB TOTAL        ACCESS:     352306 HIT:     337932 MISS:      14374 MSHR_MERGE:         16
cpu0->cpu0_STLB LOAD         ACCESS:     352306 HIT:     337932 MISS:      14374 MSHR_MERGE:         16
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 370.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1775521 HIT:    1274991 MISS:     500530 MSHR_MERGE:      87666
cpu0->cpu0_L2C LOAD         ACCESS:    1097896 HIT:     855321 MISS:     242575 MSHR_MERGE:       9585
cpu0->cpu0_L2C RFO          ACCESS:      87269 HIT:      51925 MISS:      35344 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     293855 HIT:      97277 MISS:     196578 MSHR_MERGE:      78079
cpu0->cpu0_L2C WRITE        ACCESS:     269436 HIT:     268499 MISS:        937 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      27065 HIT:       1969 MISS:      25096 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     184385 ISSUED:     184385 USEFUL:      43993 USELESS:      19551
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7537532 HIT:    6423368 MISS:    1114164 MSHR_MERGE:     305625
cpu0->cpu0_L1I LOAD         ACCESS:    7537532 HIT:    6423368 MISS:    1114164 MSHR_MERGE:     305625
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 17.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26223621 HIT:   25198934 MISS:    1024687 MSHR_MERGE:     511504
cpu0->cpu0_L1D LOAD         ACCESS:   15577995 HIT:   15166079 MISS:     411916 MSHR_MERGE:     122558
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1241607 HIT:    1053349 MISS:     188258 MSHR_MERGE:      78776
cpu0->cpu0_L1D WRITE        ACCESS:    9371662 HIT:    8974742 MISS:     396920 MSHR_MERGE:     309642
cpu0->cpu0_L1D TRANSLATION  ACCESS:      32357 HIT:       4764 MISS:      27593 MSHR_MERGE:        528
cpu0->cpu0_L1D PREFETCH REQUESTED:    1340355 ISSUED:    1241607 USEFUL:      87425 USELESS:      17984
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 68.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6148021 HIT:    5911160 MISS:     236861 MSHR_MERGE:     110897
cpu0->cpu0_ITLB LOAD         ACCESS:    6148021 HIT:    5911160 MISS:     236861 MSHR_MERGE:     110897
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.68 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24153420 HIT:   23822914 MISS:     330506 MSHR_MERGE:     104164
cpu0->cpu0_DTLB LOAD         ACCESS:   24153420 HIT:   23822914 MISS:     330506 MSHR_MERGE:     104164
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 24.67 cycles
cpu0->LLC TOTAL        ACCESS:     603270 HIT:     311258 MISS:     292012 MSHR_MERGE:        836
cpu0->LLC LOAD         ACCESS:     232990 HIT:      94082 MISS:     138908 MSHR_MERGE:         46
cpu0->LLC RFO          ACCESS:      35342 HIT:       5158 MISS:      30184 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     118498 HIT:      14961 MISS:     103537 MSHR_MERGE:        790
cpu0->LLC WRITE        ACCESS:     191344 HIT:     191154 MISS:        190 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      25096 HIT:       5903 MISS:      19193 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.61 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20695
  ROW_BUFFER_MISS:     270280
  AVG DBUS CONGESTED CYCLE: 4.603
Channel 0 WQ ROW_BUFFER_HIT:      19373
  ROW_BUFFER_MISS:     161832
  FULL:          0
Channel 0 REFRESHES ISSUED:      10897

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       188805        37238        11565        11937
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27          229          905         7135
  STLB miss resolved @ L2C                0           24          280          742         1598
  STLB miss resolved @ LLC                0           45          412         2479         2163
  STLB miss resolved @ MEM                0           32          562         3053        12446

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              55097         7301       128722        10522         3680
---------------------------------------------------------------
  STLB miss resolved @ L1D                1           11          109          518          653
  STLB miss resolved @ L2C                2            9          123          322          314
  STLB miss resolved @ LLC                3           16          179         1258          619
  STLB miss resolved @ MEM                5           15          202         1637         3015
[2025-09-18 01:22:43] END   suite=cs trace=nutch_phase4_core1 (rc=0)
