
*** Running vivado
    with args -log design_1_counter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_counter_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_counter_0_1.tcl -notrace
Command: synth_design -top design_1_counter_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15619 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.566 ; gain = 81.828 ; free physical = 127 ; free virtual = 3189
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_counter_0_1' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/synth/design_1_counter_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'counter' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ipshared/8639/hdl/verilog/counter.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ipshared/8639/hdl/verilog/counter.v:77]
INFO: [Synth 8-6157] synthesizing module 'counter_ctrl_s_axi' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ipshared/8639/hdl/verilog/counter_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_RANGE_R_DATA_0 bound to: 5'b10000 
	Parameter ADDR_RANGE_R_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ipshared/8639/hdl/verilog/counter_ctrl_s_axi.v:196]
INFO: [Synth 8-6155] done synthesizing module 'counter_ctrl_s_axi' (1#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ipshared/8639/hdl/verilog/counter_ctrl_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ipshared/8639/hdl/verilog/counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_counter_0_1' (3#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/synth/design_1_counter_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.191 ; gain = 126.453 ; free physical = 232 ; free virtual = 3165
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.191 ; gain = 126.453 ; free physical = 278 ; free virtual = 3219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.191 ; gain = 126.453 ; free physical = 277 ; free virtual = 3218
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/constraints/counter_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:10 . Memory (MB): peak = 1762.207 ; gain = 7.000 ; free physical = 122 ; free virtual = 2368
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/constraints/counter_ooc.xdc] for cell 'inst'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.runs/design_1_counter_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.runs/design_1_counter_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:03 . Memory (MB): peak = 1763.207 ; gain = 1.000 ; free physical = 131 ; free virtual = 2389
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:02:06 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 285 ; free virtual = 2712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:02:06 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 281 ; free virtual = 2711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.runs/design_1_counter_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:02:06 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 285 ; free virtual = 2717
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'counter_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'counter_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'counter_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'counter_ctrl_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:02:07 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 214 ; free virtual = 2670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_ctrl_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:02:08 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 143 ; free virtual = 2619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:02:40 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 139 ; free virtual = 2021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:02:52 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 139 ; free virtual = 1892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:02:53 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 144 ; free virtual = 1878
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:02:55 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 138 ; free virtual = 1867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:02:55 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 132 ; free virtual = 1868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:02:55 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 124 ; free virtual = 1869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:02:56 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 123 ; free virtual = 1868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:02:56 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 121 ; free virtual = 1869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:02:56 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 121 ; free virtual = 1869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     3|
|3     |LUT2   |     8|
|4     |LUT3   |    37|
|5     |LUT4   |    40|
|6     |LUT5   |    13|
|7     |LUT6   |     9|
|8     |FDRE   |   152|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   277|
|2     |  inst                   |counter            |   277|
|3     |    counter_ctrl_s_axi_U |counter_ctrl_s_axi |   195|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:02:56 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 147 ; free virtual = 1877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:10 . Memory (MB): peak = 1763.207 ; gain = 126.453 ; free physical = 292 ; free virtual = 2049
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:02:57 . Memory (MB): peak = 1763.207 ; gain = 500.469 ; free physical = 250 ; free virtual = 2080
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:03:46 . Memory (MB): peak = 1763.207 ; gain = 512.094 ; free physical = 141 ; free virtual = 1899
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.runs/design_1_counter_0_1_synth_1/design_1_counter_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:06 . Memory (MB): peak = 1787.219 ; gain = 24.012 ; free physical = 126 ; free virtual = 2014
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_02/design/design.runs/design_1_counter_0_1_synth_1/design_1_counter_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_counter_0_1_utilization_synth.rpt -pb design_1_counter_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1787.219 ; gain = 0.000 ; free physical = 192 ; free virtual = 2071
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 13:38:41 2019...
