{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638734996170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638734996175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 14:09:56 2021 " "Processing started: Sun Dec 05 14:09:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638734996175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638734996175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638734996175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638734996999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638734996999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/random.sv 2 2 " "Found 2 design units, including 2 entities, in source file hardware/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "hardware/random.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/random.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002590 ""} { "Info" "ISGN_ENTITY_NAME" "2 lfsr " "Found entity 2: lfsr" {  } { { "hardware/random.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/random.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/crossy_robbers_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/crossy_robbers_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc " "Found entity 1: crossy_robbers_soc" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_irq_mapper " "Found entity 1: crossy_robbers_soc_irq_mapper" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_rsp_mux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_rsp_mux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002651 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_rsp_demux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_rsp_demux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_cmd_mux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_cmd_mux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_cmd_demux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_cmd_demux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002672 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002672 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002672 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002672 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_006_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002694 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router_006 " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router_006" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_002_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002698 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router_002 " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router_002" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002702 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_usb_rst " "Found entity 1: crossy_robbers_soc_usb_rst" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_usb_gpx " "Found entity 1: crossy_robbers_soc_usb_gpx" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_timer_0 " "Found entity 1: crossy_robbers_soc_timer_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sysid_qsys_0 " "Found entity 1: crossy_robbers_soc_sysid_qsys_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_spi_0 " "Found entity 1: crossy_robbers_soc_spi_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sdram_pll_dffpipe_l2c " "Found entity 1: crossy_robbers_soc_sdram_pll_dffpipe_l2c" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002746 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_sdram_pll_stdsync_sv6 " "Found entity 2: crossy_robbers_soc_sdram_pll_stdsync_sv6" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002746 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_sdram_pll_altpll_vg92 " "Found entity 3: crossy_robbers_soc_sdram_pll_altpll_vg92" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002746 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_sdram_pll " "Found entity 4: crossy_robbers_soc_sdram_pll" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sdram_input_efifo_module " "Found entity 1: crossy_robbers_soc_sdram_input_efifo_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002752 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_sdram " "Found entity 2: crossy_robbers_soc_sdram" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0 " "Found entity 1: crossy_robbers_soc_nios2_gen2_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "5 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "6 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "7 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "8 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "9 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "10 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "11 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "12 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "13 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "14 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "15 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "16 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "17 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "18 crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "19 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "20 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""} { "Info" "ISGN_ENTITY_NAME" "21 crossy_robbers_soc_nios2_gen2_0_cpu " "Found entity 21: crossy_robbers_soc_nios2_gen2_0_cpu" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_test_bench" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_keycode " "Found entity 1: crossy_robbers_soc_keycode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: crossy_robbers_soc_jtag_uart_0_sim_scfifo_w" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002815 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_jtag_uart_0_scfifo_w " "Found entity 2: crossy_robbers_soc_jtag_uart_0_scfifo_w" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002815 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: crossy_robbers_soc_jtag_uart_0_sim_scfifo_r" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002815 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_jtag_uart_0_scfifo_r " "Found entity 4: crossy_robbers_soc_jtag_uart_0_scfifo_r" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002815 ""} { "Info" "ISGN_ENTITY_NAME" "5 crossy_robbers_soc_jtag_uart_0 " "Found entity 5: crossy_robbers_soc_jtag_uart_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/text.sv 0 0 " "Found 0 design units, including 0 entities, in source file hardware/components/text.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/money.sv 0 0 " "Found 0 design units, including 0 entities, in source file hardware/components/money.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/palette_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/palette_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_rom " "Found entity 1: palette_rom" {  } { { "hardware/palette_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/palette_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/map_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/map_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map_rom " "Found entity 1: map_rom" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/tile_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/tile_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_rom " "Found entity 1: tile_rom" {  } { { "hardware/tile_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/tile_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/player.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/lane.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/lane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lane " "Found entity 1: lane" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CarTopHalf carTopHalf game.sv(17) " "Verilog HDL Declaration information at game.sv(17): object \"CarTopHalf\" differs only in case from object \"carTopHalf\" in the same scope" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638735002850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/game.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/car.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/car.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "hardware/components/car.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/car.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "hardware/color_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/color_mapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/crossy_robbers.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/crossy_robbers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers " "Found entity 1: crossy_robbers" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "hardware/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002872 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(36) " "Verilog HDL warning at HexDriver.sv(36): extended using \"x\" or \"z\"" {  } { { "hardware/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/HexDriver.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638735002874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hardware/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/HexDriver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735002877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735002877 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_sdram.v(318) " "Verilog HDL or VHDL warning at crossy_robbers_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638735002888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_sdram.v(328) " "Verilog HDL or VHDL warning at crossy_robbers_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638735002888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_sdram.v(338) " "Verilog HDL or VHDL warning at crossy_robbers_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638735002888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_sdram.v(682) " "Verilog HDL or VHDL warning at crossy_robbers_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638735002889 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at crossy_robbers_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638735002890 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lane lane.sv(12) " "Verilog HDL Parameter Declaration warning at lane.sv(12): Parameter Declaration in module \"lane\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1638735002923 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lane lane.sv(13) " "Verilog HDL Parameter Declaration warning at lane.sv(13): Parameter Declaration in module \"lane\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1638735002923 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lane lane.sv(14) " "Verilog HDL Parameter Declaration warning at lane.sv(14): Parameter Declaration in module \"lane\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1638735002923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crossy_robbers " "Elaborating entity \"crossy_robbers\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638735003127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver3\"" {  } { { "hardware/crossy_robbers.sv" "hex_driver3" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc crossy_robbers_soc:cr0 " "Elaborating entity \"crossy_robbers_soc\" for hierarchy \"crossy_robbers_soc:cr0\"" {  } { { "hardware/crossy_robbers.sv" "cr0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_jtag_uart_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"crossy_robbers_soc_jtag_uart_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_jtag_uart_0_scfifo_w crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"crossy_robbers_soc_jtag_uart_0_scfifo_w\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "the_crossy_robbers_soc_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003293 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638735003293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735003334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735003334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735003354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735003354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735003374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735003374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735003415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735003415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735003459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735003459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735003500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735003500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_jtag_uart_0_scfifo_r crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_r:the_crossy_robbers_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"crossy_robbers_soc_jtag_uart_0_scfifo_r\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_r:the_crossy_robbers_soc_jtag_uart_0_scfifo_r\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "the_crossy_robbers_soc_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735003748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735003748 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638735003748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_keycode crossy_robbers_soc:cr0\|crossy_robbers_soc_keycode:keycode " "Elaborating entity \"crossy_robbers_soc_keycode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_keycode:keycode\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_test_bench crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_test_bench:the_crossy_robbers_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_test_bench:the_crossy_robbers_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004351 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638735004351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735004402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735004402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004489 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638735004489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004577 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638735004577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638735004629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735004629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638735004713 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638735004713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram:sdram " "Elaborating entity \"crossy_robbers_soc_sdram\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram:sdram\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_input_efifo_module crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram:sdram\|crossy_robbers_soc_sdram_input_efifo_module:the_crossy_robbers_soc_sdram_input_efifo_module " "Elaborating entity \"crossy_robbers_soc_sdram_input_efifo_module\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram:sdram\|crossy_robbers_soc_sdram_input_efifo_module:the_crossy_robbers_soc_sdram_input_efifo_module\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "the_crossy_robbers_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_pll crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll " "Elaborating entity \"crossy_robbers_soc_sdram_pll\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_pll_stdsync_sv6 crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"crossy_robbers_soc_sdram_pll_stdsync_sv6\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_pll_dffpipe_l2c crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_stdsync_sv6:stdsync2\|crossy_robbers_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"crossy_robbers_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_stdsync_sv6:stdsync2\|crossy_robbers_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_pll_altpll_vg92 crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"crossy_robbers_soc_sdram_pll_altpll_vg92\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_spi_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_spi_0:spi_0 " "Elaborating entity \"crossy_robbers_soc_spi_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_spi_0:spi_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sysid_qsys_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"crossy_robbers_soc_sysid_qsys_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_timer_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_timer_0:timer_0 " "Elaborating entity \"crossy_robbers_soc_timer_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_timer_0:timer_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_usb_gpx crossy_robbers_soc:cr0\|crossy_robbers_soc_usb_gpx:usb_gpx " "Elaborating entity \"crossy_robbers_soc_usb_gpx\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_usb_gpx:usb_gpx\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_usb_rst crossy_robbers_soc:cr0\|crossy_robbers_soc_usb_rst:usb_rst " "Elaborating entity \"crossy_robbers_soc_usb_rst\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_usb_rst:usb_rst\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735004970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router:router " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router:router\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_default_decode crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router:router\|crossy_robbers_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router:router\|crossy_robbers_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_002 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_002\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_002_default_decode crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_002:router_002\|crossy_robbers_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_002:router_002\|crossy_robbers_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_006 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_006\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_006:router_006\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "router_006" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_006_default_decode crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_006:router_006\|crossy_robbers_soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_006:router_006\|crossy_robbers_soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_cmd_demux crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_cmd_mux crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_rsp_demux crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_rsp_mux crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638735005320 "|crossy_robbers|crossy_robbers_soc:cr0|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638735005320 "|crossy_robbers|crossy_robbers_soc:cr0|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638735005320 "|crossy_robbers|crossy_robbers_soc:cr0|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_irq_mapper crossy_robbers_soc:cr0\|crossy_robbers_soc_irq_mapper:irq_mapper " "Elaborating entity \"crossy_robbers_soc_irq_mapper\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_irq_mapper:irq_mapper\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller_001\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgacontroller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgacontroller\"" {  } { { "hardware/crossy_robbers.sv" "vgacontroller" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "hardware/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638735005460 "|crossy_robbers|vga_controller:vgacontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "hardware/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638735005460 "|crossy_robbers|vga_controller:vgacontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:r0 " "Elaborating entity \"random\" for hierarchy \"random:r0\"" {  } { { "hardware/crossy_robbers.sv" "r0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 random.sv(13) " "Verilog HDL assignment warning at random.sv(13): truncated value with size 16 to match size of target (4)" {  } { { "hardware/random.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/random.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638735005463 "|crossy_robbers|random:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr random:r0\|lfsr:A " "Elaborating entity \"lfsr\" for hierarchy \"random:r0\|lfsr:A\"" {  } { { "hardware/random.sv" "A" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/random.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:g0 " "Elaborating entity \"game\" for hierarchy \"game:g0\"" {  } { { "hardware/crossy_robbers.sv" "g0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 game.sv(37) " "Verilog HDL assignment warning at game.sv(37): truncated value with size 32 to match size of target (16)" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638735005467 "|crossy_robbers|game:g0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TextPixel game.sv(18) " "Output port \"TextPixel\" at game.sv(18) has no driver" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638735005469 "|crossy_robbers|game:g0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PalletPixel game.sv(18) " "Output port \"PalletPixel\" at game.sv(18) has no driver" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638735005469 "|crossy_robbers|game:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player game:g0\|player:p1 " "Elaborating entity \"player\" for hierarchy \"game:g0\|player:p1\"" {  } { { "hardware/components/game.sv" "p1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005481 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PlayerX player.sv(8) " "Output port \"PlayerX\" at player.sv(8) has no driver" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638735005482 "|crossy_robbers|game:g0|player:p1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PlayerY player.sv(8) " "Output port \"PlayerY\" at player.sv(8) has no driver" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638735005482 "|crossy_robbers|game:g0|player:p1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PlayerPixel player.sv(10) " "Output port \"PlayerPixel\" at player.sv(10) has no driver" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638735005482 "|crossy_robbers|game:g0|player:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane1 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane1\"" {  } { { "hardware/components/game.sv" "lane1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lane.sv(14) " "Verilog HDL assignment warning at lane.sv(14): truncated value with size 32 to match size of target (10)" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638735005488 "|crossy_robbers|game:g0|lane:lane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lane.sv(19) " "Verilog HDL assignment warning at lane.sv(19): truncated value with size 32 to match size of target (10)" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638735005488 "|crossy_robbers|game:g0|lane:lane1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car game:g0\|lane:lane1\|car:car1 " "Elaborating entity \"car\" for hierarchy \"game:g0\|lane:lane1\|car:car1\"" {  } { { "hardware/components/lane.sv" "car1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carType car.sv(15) " "Verilog HDL or VHDL warning at car.sv(15): object \"carType\" assigned a value but never read" {  } { { "hardware/components/car.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/car.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638735005496 "|crossy_robbers|game:g0|lane:lane1|car:car1"}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "carX car.sv(18) " "Verilog HDL error at car.sv(18): expression in variable declaration assignment to carX must be constant" {  } { { "hardware/components/car.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/car.sv" 18 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1638735005496 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "game:g0\|lane:lane1\|car:car1 " "Can't elaborate user hierarchy \"game:g0\|lane:lane1\|car:car1\"" {  } { { "hardware/components/lane.sv" "car1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638735005496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/output_files/project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/CrossyRobbers/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735005969 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638735007235 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 05 14:10:07 2021 " "Processing ended: Sun Dec 05 14:10:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638735007235 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638735007235 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638735007235 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735007235 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638735007831 ""}
