Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 29 15:53:46 2022
| Host         : DESKTOP-LMP7SPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Servo_2_control_sets_placed.rpt
| Design       : Servo_2
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              44 |            8 |
| No           | Yes                   | No                     |              40 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------+------------------+------------------+----------------+
|     Clock Signal     |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------------+------------------+------------------+----------------+
|  u0/CLK              |                     |                  |                1 |              2 |
|  clk_1/inst/clk_out1 |                     |                  |                2 |              4 |
|  u0/CLK              | u1/count[7]_i_1_n_0 | mode_sel_IBUF    |                3 |             16 |
|  clk_1/inst/clk_out1 |                     | ctr_q[0]_i_1_n_0 |                6 |             40 |
|  clk_1/inst/clk_out1 |                     | rst_IBUF         |                8 |             44 |
+----------------------+---------------------+------------------+------------------+----------------+


