{
  "_cqa_text_report":
    {
      "_objects":
        {
          "image_col_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/col_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_8x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/8x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_2x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_vec_align":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/vec_align.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "list_path_1_complex_1":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [

                ],
              "header": ""
            },
          "list_path_1_call_1":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [

                ],
              "header": ""
            },
          "image_2x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_row_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/row_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "list_path_1_call_2":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [

                ],
              "header": ""
            },
          "image_4x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_512.svg",
              "size":
                {
                  "x": 500
                }
            }
        },
      "AVG":
        {
          "hint":
            [
              {
                "details": "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - std::_Rb_tree_iterator<std::pair<int const, double> > std::_Rb_tree<int, std::pair<int const, double>, std::_Select1st<std::pair<int const, double> >, std::less<int>, std::allocator<std::pair<int const, double> > >::_M_emplace_hint_unique<std::piecewise_construct_t const&, std::tuple<int const&>, std::tuple<> >(std::_Rb_tree_const_iterator<std::pair<int const, double> >, std::piecewise_construct_t const&, std::tuple<int const&>&&, std::tuple<>&&) [clone .isra.0]: 1 occurrences<<list_path_1_call_1>>\n - unknown: 1 occurrences<<list_path_1_call_2>>\n",
                "title": "CALL instructions",
                "txt": "Detected function call instructions.\n"
              },
              {
                "details": "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - JMP: 1 occurrences<<list_path_1_complex_1>>\n",
                "title": "Complex instructions",
                "txt": "Detected COMPLEX INSTRUCTIONS.\n"
              },
              {
                "title": "Type of elements and instruction set",
                "txt": "1 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n"
              },
              {
                "title": "Matching between your loop (in the source code) and the binary loop",
                "txt": "The binary loop is composed of 1 FP arithmetical operations:\n - 1: addition or subtraction\nThe binary loop is loading 40 bytes (5 double precision FP elements).\nThe binary loop is storing 16 bytes (2 double precision FP elements)."
              },
              {
                "title": "Arithmetic intensity",
                "txt": "Arithmetic intensity is 0.02 FP operations per loaded or stored byte."
              }
            ],
          "expert":
            [
              {
                "title": "General properties",
                "txt": "nb instructions    : 28\nnb uops            : 43\nloop length        : 114\nused x86 registers : 10\nused mmx registers : 0\nused xmm registers : 2\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 4\n"
              },
              {
                "title": "Front-end",
                "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 7.17 cycles\nfront end            : 7.17 cycles\n"
              },
              {
                "title": "Back-end",
                "txt": "       | ALU0/BRU0 | ALU1 | ALU2 | ALU3/BRU1 | AGU0 | AGU1 | AGU2 | FP0  | FP1  | FP2  | FP3\n---------------------------------------------------------------------------------------------\nuops   | 5.25      | 5.25 | 5.25 | 5.25      | 4.00 | 4.00 | 2.00 | 0.00 | 0.00 | 1.00 | 1.00\ncycles | 5.25      | 5.25 | 5.25 | 5.25      | 4.00 | 4.00 | 2.00 | 0.00 | 0.00 | 1.00 | 1.00\n\nExecution ports to units layout:\n - ALU0/BRU0: ALU, BRU\n - ALU1: ALU\n - ALU2: ALU\n - ALU3/BRU1: ALU, BRU\n - AGU0 (256 bits): store address, load\n - AGU1 (256 bits): store address, load\n - AGU2: store address\n - FP0 (256 bits): VPU\n - FP1 (256 bits): VPU\n - FP2 (256 bits): VPU, FP store data\n - FP3 (256 bits): VPU, DIV/SQRT\n\nCycles executing div or sqrt instructions: NA\nCycles loading/storing data              : 3.00\n"
              },
              {
                "title": "Cycles summary",
                "txt": "Front-end : 7.17\nDispatch  : 5.25\nOverall L1: 7.17\n"
              },
              {
                "title": "Vectorization ratios",
                "txt": "INT\nall    : 0%\nload   : 0%\nstore  : 0%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 0%\nFP\nall     : 0%\nload    : 0%\nstore   : 0%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 0%\nload    : 0%\nstore   : 0%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n"
              },
              {
                "title": "Vector efficiency ratios",
                "txt": "INT\nall    : 22%\nload   : 16%\nstore  : 25%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 22%\nFP\nall     : 25%\nload    : 25%\nstore   : 25%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 22%\nload    : 20%\nstore   : 25%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 22%\n"
              },
              {
                "title": "Cycles and memory resources usage",
                "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 7.17 cycles. At this rate:\n - 8% of peak load performance is reached (5.58 out of 64.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 6% of peak store performance is reached (2.23 out of 32.00 bytes stored per cycle (GB/s @ 1GHz))\n"
              },
              {
                "title": "Front-end bottlenecks",
                "txt": "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 7.17 to 5.25 cycles (1.37x speedup).\n"
              },
              {
                "title": "ASM code",
                "txt": "In the binary file, the address of the loop is: 452f0\n\nInstruction                                                                                                                                                                                                                         | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3/BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1 | FP2  | FP3  | Latency | Recip. throughput | Vectorization\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nMOV 0x10(%RBX),%RSI                                                                                                                                                                                                                 | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 3       | 0.50              | N/A\nTEST %RSI,%RSI                                                                                                                                                                                                                      | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | scal (25.0%)\nJE 454d0 <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x300>                                                                                                                                   | 1     | 0.50      | 0    | 0    | 0.50      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | N/A\nMOV 0x20(%RBP),%R8D                                                                                                                                                                                                                 | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 3       | 0.50              | scal (12.5%)\nMOV %R12,%RDI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | scal (25.0%)\nNOPW %CS:(%RAX,%RAX,1)                                                                                                                                                                                                              | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | N/A\nNOP                                                                                                                                                                                                                                 | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | N/A\nMOV %RDI,%RSI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | N/A\nCMP %RSI,%R12                                                                                                                                                                                                                       | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | scal (25.0%)\nJE 4537e <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x1ae>                                                                                                                                   | 1     | 0.50      | 0    | 0    | 0.50      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | N/A\nCMP 0x20(%RSI),%R8D                                                                                                                                                                                                                 | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | scal (12.5%)\nJGE 45397 <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x1c7>                                                                                                                                  | 1     | 0.50      | 0    | 0    | 0.50      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | N/A\nMOV 0x8(%RSP),%RDX                                                                                                                                                                                                                  | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 3       | 0.50              | scal (25.0%)\nLEA 0x20(%RBP),%RDI                                                                                                                                                                                                                 | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | N/A\nMOV %RDI,0x10(%RSP)                                                                                                                                                                                                                 | 1     | 0         | 0    | 0    | 0         | 0.33 | 0.33 | 0.33 | 0   | 0   | 0    | 0    | 4       | 1                 | scal (25.0%)\nMOV %RBX,%RDI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | scal (25.0%)\nCALL 37fc0 <_ZNSt8_Rb_treeIiSt4pairIKidESt10_Select1stIS2_ESt4lessIiESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_.isra.0> | 6     | 1.25      | 1.25 | 1.25 | 1.25      | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 0       | 1                 | N/A\nMOV %RAX,%RSI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | N/A\nVMOVSD 0x28(%RSI),%XMM8                                                                                                                                                                                                             | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | scal (25.0%)\nMOV %RBP,%RDI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | scal (25.0%)\nVADDSD 0x28(%RBP),%XMM8,%XMM9                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0.50 | 0.50 | 3       | 0.50              | scal (25.0%)\nVMOVSD %XMM9,0x28(%RSI)                                                                                                                                                                                                             | 1     | 0         | 0    | 0    | 0         | 0.33 | 0.33 | 0.33 | 0   | 0   | 1    | 0    | 1       | 1                 | scal (25.0%)\nCALL d890 <.plt.sec@start+0x5e0>                                                                                                                                                                                                    | 6     | 1.25      | 1.25 | 1.25 | 1.25      | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 0       | 1                 | N/A\nMOV %RAX,%RBP                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | N/A\nCMP %R14,%RAX                                                                                                                                                                                                                       | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | N/A\nJNE 452f0 <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x120>                                                                                                                                  | 1     | 0.50      | 0    | 0    | 0.50      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | N/A\nMOV %R12,%RSI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | N/A\nJMP 4537e <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x1ae>                                                                                                                                  | 6     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 2                 | N/A\n"
              }
            ],
          "header":
            [
            "Warnings:\nDetected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.",
            "0% of peak computational performance is used (0.14 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))"
            ],
          "brief":
            [

            ],
          "gain":
            [
              {
                "workaround": " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n",
                "title": "Code clean check",
                "txt": "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 7.17 to 2.00 cycles (3.58x speedup)."
              },
              {
                "workaround": " - Try another compiler or update/tune your current one\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)\n",
                "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                "title": "Vectorization",
                "txt": "Your loop is not vectorized.\nOnly 22% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 7.17 to 1.12 cycles (6.40x speedup)."
              },
              {
                "title": "Execution units bottlenecks",
                "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks."
              }
            ],
          "potential":
            [

            ]
        },
      "paths":
        [
          {
            "hint":
              [
                {
                  "details": "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - std::_Rb_tree_iterator<std::pair<int const, double> > std::_Rb_tree<int, std::pair<int const, double>, std::_Select1st<std::pair<int const, double> >, std::less<int>, std::allocator<std::pair<int const, double> > >::_M_emplace_hint_unique<std::piecewise_construct_t const&, std::tuple<int const&>, std::tuple<> >(std::_Rb_tree_const_iterator<std::pair<int const, double> >, std::piecewise_construct_t const&, std::tuple<int const&>&&, std::tuple<>&&) [clone .isra.0]: 1 occurrences<<list_path_1_call_1>>\n - unknown: 1 occurrences<<list_path_1_call_2>>\n",
                  "title": "CALL instructions",
                  "txt": "Detected function call instructions.\n"
                },
                {
                  "details": "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - JMP: 1 occurrences<<list_path_1_complex_1>>\n",
                  "title": "Complex instructions",
                  "txt": "Detected COMPLEX INSTRUCTIONS.\n"
                },
                {
                  "title": "Type of elements and instruction set",
                  "txt": "1 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n"
                },
                {
                  "title": "Matching between your loop (in the source code) and the binary loop",
                  "txt": "The binary loop is composed of 1 FP arithmetical operations:\n - 1: addition or subtraction\nThe binary loop is loading 40 bytes (5 double precision FP elements).\nThe binary loop is storing 16 bytes (2 double precision FP elements)."
                },
                {
                  "title": "Arithmetic intensity",
                  "txt": "Arithmetic intensity is 0.02 FP operations per loaded or stored byte."
                }
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 28\nnb uops            : 43\nloop length        : 114\nused x86 registers : 10\nused mmx registers : 0\nused xmm registers : 2\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 4\n"
                },
                {
                  "title": "Front-end",
                  "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 7.17 cycles\nfront end            : 7.17 cycles\n"
                },
                {
                  "title": "Back-end",
                  "txt": "       | ALU0/BRU0 | ALU1 | ALU2 | ALU3/BRU1 | AGU0 | AGU1 | AGU2 | FP0  | FP1  | FP2  | FP3\n---------------------------------------------------------------------------------------------\nuops   | 5.25      | 5.25 | 5.25 | 5.25      | 4.00 | 4.00 | 2.00 | 0.00 | 0.00 | 1.00 | 1.00\ncycles | 5.25      | 5.25 | 5.25 | 5.25      | 4.00 | 4.00 | 2.00 | 0.00 | 0.00 | 1.00 | 1.00\n\nExecution ports to units layout:\n - ALU0/BRU0: ALU, BRU\n - ALU1: ALU\n - ALU2: ALU\n - ALU3/BRU1: ALU, BRU\n - AGU0 (256 bits): store address, load\n - AGU1 (256 bits): store address, load\n - AGU2: store address\n - FP0 (256 bits): VPU\n - FP1 (256 bits): VPU\n - FP2 (256 bits): VPU, FP store data\n - FP3 (256 bits): VPU, DIV/SQRT\n\nCycles executing div or sqrt instructions: NA\nCycles loading/storing data              : 3.00\n"
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 7.17\nDispatch  : 5.25\nOverall L1: 7.17\n"
                },
                {
                  "title": "Vectorization ratios",
                  "txt": "INT\nall    : 0%\nload   : 0%\nstore  : 0%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 0%\nFP\nall     : 0%\nload    : 0%\nstore   : 0%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 0%\nload    : 0%\nstore   : 0%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n"
                },
                {
                  "title": "Vector efficiency ratios",
                  "txt": "INT\nall    : 22%\nload   : 16%\nstore  : 25%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 22%\nFP\nall     : 25%\nload    : 25%\nstore   : 25%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 22%\nload    : 20%\nstore   : 25%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 22%\n"
                },
                {
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 7.17 cycles. At this rate:\n - 8% of peak load performance is reached (5.58 out of 64.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 6% of peak store performance is reached (2.23 out of 32.00 bytes stored per cycle (GB/s @ 1GHz))\n"
                },
                {
                  "title": "Front-end bottlenecks",
                  "txt": "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 7.17 to 5.25 cycles (1.37x speedup).\n"
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the loop is: 452f0\n\nInstruction                                                                                                                                                                                                                         | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3/BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1 | FP2  | FP3  | Latency | Recip. throughput | Vectorization\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nMOV 0x10(%RBX),%RSI                                                                                                                                                                                                                 | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 3       | 0.50              | N/A\nTEST %RSI,%RSI                                                                                                                                                                                                                      | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | scal (25.0%)\nJE 454d0 <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x300>                                                                                                                                   | 1     | 0.50      | 0    | 0    | 0.50      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | N/A\nMOV 0x20(%RBP),%R8D                                                                                                                                                                                                                 | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 3       | 0.50              | scal (12.5%)\nMOV %R12,%RDI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | scal (25.0%)\nNOPW %CS:(%RAX,%RAX,1)                                                                                                                                                                                                              | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | N/A\nNOP                                                                                                                                                                                                                                 | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | N/A\nMOV %RDI,%RSI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | N/A\nCMP %RSI,%R12                                                                                                                                                                                                                       | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | scal (25.0%)\nJE 4537e <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x1ae>                                                                                                                                   | 1     | 0.50      | 0    | 0    | 0.50      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | N/A\nCMP 0x20(%RSI),%R8D                                                                                                                                                                                                                 | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | scal (12.5%)\nJGE 45397 <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x1c7>                                                                                                                                  | 1     | 0.50      | 0    | 0    | 0.50      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | N/A\nMOV 0x8(%RSP),%RDX                                                                                                                                                                                                                  | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 3       | 0.50              | scal (25.0%)\nLEA 0x20(%RBP),%RDI                                                                                                                                                                                                                 | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | N/A\nMOV %RDI,0x10(%RSP)                                                                                                                                                                                                                 | 1     | 0         | 0    | 0    | 0         | 0.33 | 0.33 | 0.33 | 0   | 0   | 0    | 0    | 4       | 1                 | scal (25.0%)\nMOV %RBX,%RDI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | scal (25.0%)\nCALL 37fc0 <_ZNSt8_Rb_treeIiSt4pairIKidESt10_Select1stIS2_ESt4lessIiESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_.isra.0> | 6     | 1.25      | 1.25 | 1.25 | 1.25      | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 0       | 1                 | N/A\nMOV %RAX,%RSI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | N/A\nVMOVSD 0x28(%RSI),%XMM8                                                                                                                                                                                                             | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | scal (25.0%)\nMOV %RBP,%RDI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | scal (25.0%)\nVADDSD 0x28(%RBP),%XMM8,%XMM9                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0.50 | 0.50 | 0    | 0   | 0   | 0.50 | 0.50 | 3       | 0.50              | scal (25.0%)\nVMOVSD %XMM9,0x28(%RSI)                                                                                                                                                                                                             | 1     | 0         | 0    | 0    | 0         | 0.33 | 0.33 | 0.33 | 0   | 0   | 1    | 0    | 1       | 1                 | scal (25.0%)\nCALL d890 <.plt.sec@start+0x5e0>                                                                                                                                                                                                    | 6     | 1.25      | 1.25 | 1.25 | 1.25      | 0.50 | 0.50 | 0    | 0   | 0   | 0    | 0    | 0       | 1                 | N/A\nMOV %RAX,%RBP                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | N/A\nCMP %R14,%RAX                                                                                                                                                                                                                       | 1     | 0.25      | 0.25 | 0.25 | 0.25      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.25              | N/A\nJNE 452f0 <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x120>                                                                                                                                  | 1     | 0.50      | 0    | 0    | 0.50      | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 1       | 0.50              | N/A\nMOV %R12,%RSI                                                                                                                                                                                                                       | 1     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 0.25              | N/A\nJMP 4537e <_ZN17FeatureImportance24calculateNodeImportancesEPKN18DecisionTreeSingle4TreeEdd+0x1ae>                                                                                                                                  | 6     | 0         | 0    | 0    | 0         | 0    | 0    | 0    | 0   | 0   | 0    | 0    | 0       | 2                 | N/A\n"
                }
              ],
            "header":
              [
              "Warnings:\nDetected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.",
              "0% of peak computational performance is used (0.14 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))"
              ],
            "brief":
              [

              ],
            "gain":
              [
                {
                  "workaround": " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n",
                  "title": "Code clean check",
                  "txt": "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 7.17 to 2.00 cycles (3.58x speedup)."
                },
                {
                  "workaround": " - Try another compiler or update/tune your current one\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)\n",
                  "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your loop is not vectorized.\nOnly 22% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 7.17 to 1.12 cycles (6.40x speedup)."
                },
                {
                  "title": "Execution units bottlenecks",
                  "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks."
                }
              ],
            "potential":
              [

              ]
          }
        ],
      "common":
        {
          "header":
            [
            "",
            "Warnings:\n - Non-innermost loop: analyzing only self part (ignoring child loops).\n - Ignoring paths for analysis\n - Too many paths. Rerun with max-paths=12\n - RecMII not computed since number of paths is unknown or > max_paths\n - Streams not analyzed since number of paths is unknown or > max_paths\n",
            "Try to simplify control and/or increase the maximum number of paths per function/loop through the 'max-paths-nb' option.\n",
            "This loop has 12 execution paths.\n",
            "The presence of multiple execution paths is typically the main/first bottleneck.\nTry to simplify control inside loop: ideally, try to remove all conditional expressions, for example by (if applicable):\n - hoisting them (moving them outside the loop)\n - turning them into conditional moves, MIN or MAX\n\n"
            ],
          "nb_paths": 12
        }
    }
}
