/* Generated by Yosys 0.18+10 (git sha1 3347b73ec, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:1" *)
module ram_true_reg_addr_dp_dc_1024x32(clkA, clkB, weA, weB, addrB, dinA, dinB, doutA, doutB, addrA);
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:3" *)
  input [9:0] addrA;
  wire [9:0] addrA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:3" *)
  input [9:0] addrB;
  wire [9:0] addrB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:2" *)
  input clkA;
  wire clkA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:2" *)
  input clkB;
  wire clkB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:4" *)
  input [7:0] dinA;
  wire [7:0] dinA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:4" *)
  input [7:0] dinB;
  wire [7:0] dinB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:5" *)
  output [7:0] doutA;
  wire [7:0] doutA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:5" *)
  output [7:0] doutB;
  wire [7:0] doutB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:7" *)
  wire [9:0] reg_addrA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:7" *)
  wire [9:0] reg_addrB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:2" *)
  input weA;
  wire weA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/ram_true_reg_addr_dp_dc_1024x32/results_dir/.././rtl/ram_true_reg_addr_dp_dc_1024x32.v:2" *)
  input weB;
  wire weB;
  reg [7:0] ram [1023:0];
  always @(posedge clkA) begin
    if (weA)
      ram[addrA] <= dinA;
  end
  always @(posedge clkB) begin
    if (weB)
      ram[addrB] <= dinB;
  end
  assign doutB = ram[reg_addrB];
  assign doutA = ram[reg_addrA];
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$438  (
    .C(clkB),
    .D(addrB[0]),
    .E(1'h1),
    .Q(reg_addrB[0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$439  (
    .C(clkB),
    .D(addrB[1]),
    .E(1'h1),
    .Q(reg_addrB[1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$440  (
    .C(clkB),
    .D(addrB[2]),
    .E(1'h1),
    .Q(reg_addrB[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$441  (
    .C(clkB),
    .D(addrB[3]),
    .E(1'h1),
    .Q(reg_addrB[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$442  (
    .C(clkB),
    .D(addrB[4]),
    .E(1'h1),
    .Q(reg_addrB[4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$443  (
    .C(clkB),
    .D(addrB[5]),
    .E(1'h1),
    .Q(reg_addrB[5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$444  (
    .C(clkB),
    .D(addrB[6]),
    .E(1'h1),
    .Q(reg_addrB[6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$445  (
    .C(clkB),
    .D(addrB[7]),
    .E(1'h1),
    .Q(reg_addrB[7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$446  (
    .C(clkB),
    .D(addrB[8]),
    .E(1'h1),
    .Q(reg_addrB[8]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$437$auto$blifparse.cc:362:parse_blif$447  (
    .C(clkB),
    .D(addrB[9]),
    .E(1'h1),
    .Q(reg_addrB[9]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$469  (
    .C(clkA),
    .D(addrA[0]),
    .E(1'h1),
    .Q(reg_addrA[0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$470  (
    .C(clkA),
    .D(addrA[1]),
    .E(1'h1),
    .Q(reg_addrA[1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$471  (
    .C(clkA),
    .D(addrA[2]),
    .E(1'h1),
    .Q(reg_addrA[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$472  (
    .C(clkA),
    .D(addrA[3]),
    .E(1'h1),
    .Q(reg_addrA[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$473  (
    .C(clkA),
    .D(addrA[4]),
    .E(1'h1),
    .Q(reg_addrA[4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$474  (
    .C(clkA),
    .D(addrA[5]),
    .E(1'h1),
    .Q(reg_addrA[5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$475  (
    .C(clkA),
    .D(addrA[6]),
    .E(1'h1),
    .Q(reg_addrA[6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$476  (
    .C(clkA),
    .D(addrA[7]),
    .E(1'h1),
    .Q(reg_addrA[7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$477  (
    .C(clkA),
    .D(addrA[8]),
    .E(1'h1),
    .Q(reg_addrA[8]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_07_2022_16_16_26/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$468$auto$blifparse.cc:362:parse_blif$478  (
    .C(clkA),
    .D(addrA[9]),
    .E(1'h1),
    .Q(reg_addrA[9]),
    .R(1'h1),
    .S(1'h1)
  );
endmodule
