--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 426 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.140ns.
--------------------------------------------------------------------------------
Slack:                  4.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.516ns (Levels of Logic = 3)
  Clock Path Skew:      0.411ns (0.760 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.447   df/count<7>
                                                       df/count_6
    SLICE_X19Y21.A1      net (fanout=2)        0.769   df/count<6>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.516ns (2.081ns logic, 3.435ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  5.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 3)
  Clock Path Skew:      0.411ns (0.760 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.447   df/count<7>
                                                       df/count_5
    SLICE_X19Y20.D5      net (fanout=2)        0.772   df/count<5>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (2.081ns logic, 3.295ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 3)
  Clock Path Skew:      0.414ns (0.760 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.447   df/count<11>
                                                       df/count_8
    SLICE_X19Y21.A2      net (fanout=2)        0.605   df/count<8>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (2.081ns logic, 3.271ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  5.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 3)
  Clock Path Skew:      0.411ns (0.760 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.BMUX    Tshcko                0.461   df/clkout
                                                       df/count_2
    SLICE_X19Y20.D1      net (fanout=2)        0.637   df/count<2>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (2.095ns logic, 3.160ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  5.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.205ns (Levels of Logic = 3)
  Clock Path Skew:      0.411ns (0.760 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.DQ      Tcko                  0.447   df/count<7>
                                                       df/count_7
    SLICE_X19Y21.A3      net (fanout=2)        0.458   df/count<7>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.205ns (2.081ns logic, 3.124ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 3)
  Clock Path Skew:      0.410ns (0.760 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.447   df/count<3>
                                                       df/count_1
    SLICE_X19Y20.D2      net (fanout=2)        0.593   df/count<1>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (2.081ns logic, 3.116ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 3)
  Clock Path Skew:      0.414ns (0.760 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   df/count<11>
                                                       df/count_11
    SLICE_X19Y21.A4      net (fanout=2)        0.441   df/count<11>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (2.081ns logic, 3.107ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.032ns (Levels of Logic = 3)
  Clock Path Skew:      0.414ns (0.760 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.CQ      Tcko                  0.447   df/count<11>
                                                       df/count_10
    SLICE_X19Y21.A6      net (fanout=2)        0.285   df/count<10>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (2.081ns logic, 2.951ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  5.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_9 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.414ns (0.760 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_9 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.447   df/count<11>
                                                       df/count_9
    SLICE_X19Y21.A5      net (fanout=2)        0.194   df/count<9>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (2.081ns logic, 2.860ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  5.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.927ns (Levels of Logic = 3)
  Clock Path Skew:      0.411ns (0.760 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.447   df/count<7>
                                                       df/count_4
    SLICE_X19Y20.D3      net (fanout=2)        0.323   df/count<4>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (2.081ns logic, 2.846ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  5.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 3)
  Clock Path Skew:      0.410ns (0.760 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.DQ      Tcko                  0.447   df/count<3>
                                                       df/count_3
    SLICE_X19Y20.D6      net (fanout=2)        0.285   df/count<3>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.889ns (2.081ns logic, 2.808ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_15 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.852ns (Levels of Logic = 2)
  Clock Path Skew:      0.417ns (0.760 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_15 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.DQ      Tcko                  0.447   df/count<15>
                                                       df/count_15
    SLICE_X19Y20.A1      net (fanout=2)        0.798   df/count<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (1.822ns logic, 3.030ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 3)
  Clock Path Skew:      0.411ns (0.760 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.BQ      Tcko                  0.391   df/clkout
                                                       df/count_0
    SLICE_X19Y20.D4      net (fanout=2)        0.241   df/count<0>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (2.025ns logic, 2.764ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  5.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_14 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.417ns (0.760 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_14 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   df/count<15>
                                                       df/count_14
    SLICE_X19Y20.A2      net (fanout=2)        0.633   df/count<14>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (1.822ns logic, 2.865ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  5.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_13 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 2)
  Clock Path Skew:      0.417ns (0.760 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_13 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.447   df/count<15>
                                                       df/count_13
    SLICE_X19Y20.A5      net (fanout=2)        0.383   df/count<13>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.822ns logic, 2.615ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.447   df/count<7>
                                                       df/count_6
    SLICE_X19Y21.A1      net (fanout=2)        0.769   df/count<6>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.C       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o_01
    SLICE_X18Y22.SR      net (fanout=4)        0.692   df/GND_2_o_GND_2_o_equal_3_o_0
    SLICE_X18Y22.CLK     Tsrck                 0.442   df/count<15>
                                                       df/count_13
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.666ns logic, 2.328ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  5.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.447   df/count<7>
                                                       df/count_6
    SLICE_X19Y21.A1      net (fanout=2)        0.769   df/count<6>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.C       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o_01
    SLICE_X18Y22.SR      net (fanout=4)        0.692   df/GND_2_o_GND_2_o_equal_3_o_0
    SLICE_X18Y22.CLK     Tsrck                 0.439   df/count<15>
                                                       df/count_15
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.663ns logic, 2.328ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  5.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.447   df/count<7>
                                                       df/count_6
    SLICE_X19Y21.A1      net (fanout=2)        0.769   df/count<6>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.C       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o_01
    SLICE_X18Y22.SR      net (fanout=4)        0.692   df/GND_2_o_GND_2_o_equal_3_o_0
    SLICE_X18Y22.CLK     Tsrck                 0.431   df/count<15>
                                                       df/count_14
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.655ns logic, 2.328ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  5.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.447   df/count<7>
                                                       df/count_6
    SLICE_X19Y21.A1      net (fanout=2)        0.769   df/count<6>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.C       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o_01
    SLICE_X18Y22.SR      net (fanout=4)        0.692   df/GND_2_o_GND_2_o_equal_3_o_0
    SLICE_X18Y22.CLK     Tsrck                 0.425   df/count<15>
                                                       df/count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (1.649ns logic, 2.328ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  6.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_12 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 2)
  Clock Path Skew:      0.417ns (0.760 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_12 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   df/count<15>
                                                       df/count_12
    SLICE_X19Y20.A6      net (fanout=2)        0.314   df/count<12>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X12Y1.D1      net (fanout=2)        1.799   df/clkout_rstpot
    OLOGIC_X12Y1.CLK0    Todck                 0.803   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.822ns logic, 2.546ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  6.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.447   df/count<7>
                                                       df/count_6
    SLICE_X19Y21.A1      net (fanout=2)        0.769   df/count<6>
    SLICE_X19Y21.A       Tilo                  0.259   df/GND_2_o_GND_2_o_equal_3_o<15>1
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>2
    SLICE_X19Y20.A4      net (fanout=1)        0.434   df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.CMUX    Tilo                  0.313   df/clkout
                                                       df/clkout_rstpot
    SLICE_X19Y20.CX      net (fanout=2)        0.932   df/clkout_rstpot
    SLICE_X19Y20.CLK     Tdick                 0.063   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.341ns logic, 2.568ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  6.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.447   df/count<7>
                                                       df/count_5
    SLICE_X19Y20.D5      net (fanout=2)        0.772   df/count<5>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.C       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o_01
    SLICE_X18Y22.SR      net (fanout=4)        0.692   df/GND_2_o_GND_2_o_equal_3_o_0
    SLICE_X18Y22.CLK     Tsrck                 0.442   df/count<15>
                                                       df/count_13
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (1.666ns logic, 2.188ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  6.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.447   df/count<7>
                                                       df/count_5
    SLICE_X19Y20.D5      net (fanout=2)        0.772   df/count<5>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.C       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o_01
    SLICE_X18Y22.SR      net (fanout=4)        0.692   df/GND_2_o_GND_2_o_equal_3_o_0
    SLICE_X18Y22.CLK     Tsrck                 0.439   df/count<15>
                                                       df/count_15
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.663ns logic, 2.188ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  6.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.447   df/count<7>
                                                       df/count_5
    SLICE_X19Y20.D5      net (fanout=2)        0.772   df/count<5>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.C       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o_01
    SLICE_X18Y22.SR      net (fanout=4)        0.692   df/GND_2_o_GND_2_o_equal_3_o_0
    SLICE_X18Y22.CLK     Tsrck                 0.431   df/count<15>
                                                       df/count_14
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.655ns logic, 2.188ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  6.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.447   df/count<7>
                                                       df/count_5
    SLICE_X19Y20.D5      net (fanout=2)        0.772   df/count<5>
    SLICE_X19Y20.D       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>1
    SLICE_X19Y20.A3      net (fanout=1)        0.291   df/GND_2_o_GND_2_o_equal_3_o<15>
    SLICE_X19Y20.A       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o<15>3
    SLICE_X19Y20.C2      net (fanout=2)        0.433   df/GND_2_o_GND_2_o_equal_3_o
    SLICE_X19Y20.C       Tilo                  0.259   df/clkout
                                                       df/GND_2_o_GND_2_o_equal_3_o_01
    SLICE_X18Y22.SR      net (fanout=4)        0.692   df/GND_2_o_GND_2_o_equal_3_o_0
    SLICE_X18Y22.CLK     Tsrck                 0.425   df/count<15>
                                                       df/count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (1.649ns logic, 2.188ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: df/clkout_1/CLK0
  Logical resource: df/clkout_1/CK0
  Location pin: OLOGIC_X12Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_10/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_11/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<15>/CLK
  Logical resource: df/count_12/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<15>/CLK
  Logical resource: df/count_13/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<15>/CLK
  Logical resource: df/count_14/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: df/count<15>/CLK
  Logical resource: df/count_15/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: df/clkout/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X19Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: df/clkout/SR
  Logical resource: df/count_2/SR
  Location pin: SLICE_X19Y20.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: df/clkout/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X19Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X19Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.140|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 426 paths, 0 nets, and 55 connections

Design statistics:
   Minimum period:   5.140ns{1}   (Maximum frequency: 194.553MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 17 12:42:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



