;redcode
;assert 1
	SPL -9, @-12
	SUB #12, @0
	SUB -210, 630
	SUB -207, <-120
	ADD 210, 30
	SPL 0, <-82
	ADD 276, 60
	SPL 0, <-742
	MOV -9, <-20
	MOV -9, <-20
	DJN -1, @-20
	SUB @-12, 10
	SUB -41, -1
	SUB -41, -1
	SUB -41, -1
	SUB -41, -1
	SLT #29, 159
	SUB @-127, 100
	SUB 121, 100
	ADD #129, 109
	SUB @121, 103
	SUB @129, 106
	JMZ -217, @-120
	ADD #129, 109
	ADD #129, 109
	SUB <0, -2
	ADD 900, 30
	ADD 900, 30
	SUB <0, -2
	ADD 900, 30
	ADD 900, 30
	DAT <0, <300
	SUB #92, @120
	ADD 900, 30
	ADD #129, 109
	CMP -127, 100
	CMP -127, 100
	SUB <-257, <-140
	ADD #129, 109
	SUB -210, 438
	CMP -127, 100
	SLT #129, 109
	SUB -127, <130
	SUB @121, 103
	CMP -207, <-140
	CMP -207, <-140
	SPL -9, @-12
	CMP -207, <-140
	SPL -9, @-12
	SPL -9, @-12
	SUB #12, @0
	SUB -210, 630
	SUB -207, <-120
	ADD 210, 30
	SPL 0, <-82
	ADD 276, 60
