--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_M3.twx CNC2_FC_M3.ncd -o CNC2_FC_M3.twr CNC2_FC_M3.pcf -ucf
CNC2_FC_M3.ucf

Design file:              CNC2_FC_M3.ncd
Physical constraint file: CNC2_FC_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152669028 paths analyzed, 14739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.992ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2 (SLICE_X7Y69.CX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.858ns (Levels of Logic = 3)
  Clock Path Skew:      1.772ns (1.395 - -0.377)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y24.DOA2    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y33.A3      net (fanout=1)        2.600   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<2>
    SLICE_X12Y33.BMUX    Topab                 0.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_422
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_21
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X23Y34.A6      net (fanout=1)        0.871   ML3MST_inst/common_mem_douta<2>
    SLICE_X23Y34.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT412
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X37Y40.C5      net (fanout=2)        1.216   LB_MIII_DataOut<2>
    SLICE_X37Y40.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X7Y69.CX       net (fanout=79)       6.364   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X7Y69.CLK      Tdick                 0.063   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    -------------------------------------------------  ---------------------------
    Total                                     13.858ns (2.807ns logic, 11.051ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.023ns (Levels of Logic = 3)
  Clock Path Skew:      1.961ns (1.395 - -0.566)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y43.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y51.D4      net (fanout=6)        3.450   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y51.D       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv1
    SLICE_X37Y40.D5      net (fanout=16)       2.446   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
    SLICE_X37Y40.D       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst_SW0
    SLICE_X37Y40.C4      net (fanout=3)        0.476   N94
    SLICE_X37Y40.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X7Y69.CX       net (fanout=79)       6.364   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X7Y69.CLK      Tdick                 0.063   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    -------------------------------------------------  ---------------------------
    Total                                     14.023ns (1.287ns logic, 12.736ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.900ns (Levels of Logic = 3)
  Clock Path Skew:      1.870ns (1.395 - -0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA18   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y36.A6      net (fanout=1)        2.902   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<18>
    SLICE_X14Y36.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<18>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_49
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_8
    SLICE_X12Y41.D6      net (fanout=1)        0.607   ML3MST_inst/common_mem_douta<18>
    SLICE_X12Y41.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_unit<4>
                                                       ML3MST_inst/Mmux_host_data_r101
    SLICE_X37Y40.C6      net (fanout=2)        1.280   LB_MIII_DataOut<18>
    SLICE_X37Y40.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1OutRangeOpt<2>
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X7Y69.CX       net (fanout=79)       6.364   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X7Y69.CLK      Tdick                 0.063   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    -------------------------------------------------  ---------------------------
    Total                                     13.900ns (2.747ns logic, 11.153ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0 (SLICE_X7Y61.A6), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.906ns (Levels of Logic = 4)
  Clock Path Skew:      1.965ns (1.399 - -0.566)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y43.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y51.D4      net (fanout=6)        3.450   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y51.D       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv1
    SLICE_X21Y46.A2      net (fanout=16)       1.597   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
    SLICE_X21Y46.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst_SW0
    SLICE_X29Y41.A2      net (fanout=3)        1.377   N90
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X7Y61.A6       net (fanout=84)       5.936   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X7Y61.CLK      Tas                   0.322   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit<2>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                     13.906ns (1.546ns logic, 12.360ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.390ns (Levels of Logic = 4)
  Clock Path Skew:      1.765ns (1.399 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA0    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y30.A2      net (fanout=1)        2.343   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<0>
    SLICE_X12Y30.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X16Y37.D5      net (fanout=1)        0.861   ML3MST_inst/common_mem_douta<0>
    SLICE_X16Y37.DMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_25
                                                       ML3MST_inst/Mmux_host_data_r11
    SLICE_X29Y41.A5      net (fanout=2)        1.192   LB_MIII_DataOut<0>
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X7Y61.A6       net (fanout=84)       5.936   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X7Y61.CLK      Tas                   0.322   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit<2>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                     13.390ns (3.058ns logic, 10.332ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.362ns (Levels of Logic = 4)
  Clock Path Skew:      1.765ns (1.399 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA16   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y37.A1      net (fanout=1)        2.203   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<16>
    SLICE_X10Y37.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<16>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_47
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6
    SLICE_X13Y43.C6      net (fanout=1)        0.767   ML3MST_inst/common_mem_douta<16>
    SLICE_X13Y43.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20
                                                       ML3MST_inst/Mmux_host_data_r81
    SLICE_X29Y41.A1      net (fanout=2)        1.396   LB_MIII_DataOut<16>
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X7Y61.A6       net (fanout=84)       5.936   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X7Y61.CLK      Tas                   0.322   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit<2>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                     13.362ns (3.060ns logic, 10.302ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/DDA_Partition_1/m_ServoOn (SLICE_X7Y68.AX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_M3/DDA_Partition_1/m_ServoOn (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.897ns (Levels of Logic = 3)
  Clock Path Skew:      1.964ns (1.398 - -0.566)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_M3/DDA_Partition_1/m_ServoOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y43.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y51.D4      net (fanout=6)        3.450   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y51.D       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv1
    SLICE_X21Y46.A2      net (fanout=16)       1.597   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
    SLICE_X21Y46.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst_SW0
    SLICE_X29Y41.A2      net (fanout=3)        1.377   N90
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X7Y68.AX       net (fanout=84)       6.186   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X7Y68.CLK      Tdick                 0.063   CNC2_FC_M3/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_M3/DDA_Partition_1/m_ServoOn
    -------------------------------------------------  ---------------------------
    Total                                     13.897ns (1.287ns logic, 12.610ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/DDA_Partition_1/m_ServoOn (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.381ns (Levels of Logic = 3)
  Clock Path Skew:      1.764ns (1.398 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/DDA_Partition_1/m_ServoOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA0    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y30.A2      net (fanout=1)        2.343   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<0>
    SLICE_X12Y30.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X16Y37.D5      net (fanout=1)        0.861   ML3MST_inst/common_mem_douta<0>
    SLICE_X16Y37.DMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_25
                                                       ML3MST_inst/Mmux_host_data_r11
    SLICE_X29Y41.A5      net (fanout=2)        1.192   LB_MIII_DataOut<0>
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X7Y68.AX       net (fanout=84)       6.186   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X7Y68.CLK      Tdick                 0.063   CNC2_FC_M3/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_M3/DDA_Partition_1/m_ServoOn
    -------------------------------------------------  ---------------------------
    Total                                     13.381ns (2.799ns logic, 10.582ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/DDA_Partition_1/m_ServoOn (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.353ns (Levels of Logic = 3)
  Clock Path Skew:      1.764ns (1.398 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/DDA_Partition_1/m_ServoOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA16   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y37.A1      net (fanout=1)        2.203   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<16>
    SLICE_X10Y37.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<16>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_47
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6
    SLICE_X13Y43.C6      net (fanout=1)        0.767   ML3MST_inst/common_mem_douta<16>
    SLICE_X13Y43.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20
                                                       ML3MST_inst/Mmux_host_data_r81
    SLICE_X29Y41.A1      net (fanout=2)        1.396   LB_MIII_DataOut<16>
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X7Y68.AX       net (fanout=84)       6.186   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X7Y68.CLK      Tdick                 0.063   CNC2_FC_M3/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_M3/DDA_Partition_1/m_ServoOn
    -------------------------------------------------  ---------------------------
    Total                                     13.353ns (2.801ns logic, 10.552ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (SLICE_X26Y43.BX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.863ns (Levels of Logic = 2)
  Clock Path Skew:      1.432ns (1.095 - -0.337)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y44.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13
    SLICE_X25Y42.D2      net (fanout=1)        0.887   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
    SLICE_X25Y42.D       Tilo                  0.156   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst_SW0
    SLICE_X25Y42.C4      net (fanout=3)        0.223   N116
    SLICE_X25Y42.C       Tilo                  0.156   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X26Y43.BX      net (fanout=70)       0.354   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X26Y43.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.399ns logic, 1.464ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_13 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 2)
  Clock Path Skew:      1.307ns (1.095 - -0.212)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_13 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/reg_dout_13
    SLICE_X9Y32.A6       net (fanout=1)        0.254   ML3MST_inst/reg_dout<13>
    SLICE_X9Y32.A        Tilo                  0.156   ML3MST_inst/ml3_logic_root/_n8549_inv
                                                       ML3MST_inst/Mmux_host_data_r51
    SLICE_X25Y42.C6      net (fanout=2)        0.913   LB_MIII_DataOut<13>
    SLICE_X25Y42.C       Tilo                  0.156   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X26Y43.BX      net (fanout=70)       0.354   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X26Y43.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.399ns logic, 1.521ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_29 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.079ns (Levels of Logic = 2)
  Clock Path Skew:      1.306ns (1.095 - -0.211)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_29 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y51.BQ       Tcko                  0.198   ML3MST_inst/reg_dout<30>
                                                       ML3MST_inst/reg_dout_29
    SLICE_X14Y42.B3      net (fanout=1)        0.786   ML3MST_inst/reg_dout<29>
    SLICE_X14Y42.B       Tilo                  0.156   LB_MIII_DataOut<29>
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X25Y42.C5      net (fanout=2)        0.540   LB_MIII_DataOut<29>
    SLICE_X25Y42.C       Tilo                  0.156   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X26Y43.BX      net (fanout=70)       0.354   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X26Y43.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (0.399ns logic, 1.680ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X18Y41.AX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_16 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.805ns (Levels of Logic = 2)
  Clock Path Skew:      1.344ns (1.135 - -0.209)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_16 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<17>
                                                       ML3MST_inst/reg_dout_16
    SLICE_X13Y43.C5      net (fanout=1)        0.147   ML3MST_inst/reg_dout<16>
    SLICE_X13Y43.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20
                                                       ML3MST_inst/Mmux_host_data_r81
    SLICE_X29Y41.A1      net (fanout=2)        0.859   LB_MIII_DataOut<16>
    SLICE_X29Y41.A       Tilo                  0.156   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X18Y41.AX      net (fanout=84)       0.409   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X18Y41.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.390ns logic, 1.415ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.392ns (Levels of Logic = 2)
  Clock Path Skew:      1.469ns (1.135 - -0.334)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0
    SLICE_X21Y46.A4      net (fanout=1)        0.762   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<0>
    SLICE_X21Y46.A       Tilo                  0.156   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst_SW0
    SLICE_X29Y41.A2      net (fanout=3)        0.831   N90
    SLICE_X29Y41.A       Tilo                  0.156   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X18Y41.AX      net (fanout=84)       0.409   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X18Y41.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (0.390ns logic, 2.002ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_0 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 2)
  Clock Path Skew:      1.427ns (1.135 - -0.292)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_0 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/reg_dout_0
    SLICE_X16Y37.D3      net (fanout=1)        0.878   ML3MST_inst/reg_dout<0>
    SLICE_X16Y37.DMUX    Tilo                  0.183   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_25
                                                       ML3MST_inst/Mmux_host_data_r11
    SLICE_X29Y41.A5      net (fanout=2)        0.718   LB_MIII_DataOut<0>
    SLICE_X29Y41.A       Tilo                  0.156   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X18Y41.AX      net (fanout=84)       0.409   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X18Y41.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.417ns logic, 2.005ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11 (SLICE_X24Y40.DX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_27 (FF)
  Destination:          CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 2)
  Clock Path Skew:      1.306ns (1.098 - -0.208)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_27 to CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.198   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/reg_dout_27
    SLICE_X11Y45.B5      net (fanout=1)        0.314   ML3MST_inst/reg_dout<27>
    SLICE_X11Y45.B       Tilo                  0.156   LB_MIII_DataOut<30>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X21Y41.A5      net (fanout=2)        0.550   LB_MIII_DataOut<27>
    SLICE_X21Y41.A       Tilo                  0.156   N112
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X24Y40.DX      net (fanout=70)       0.347   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X24Y40.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<11>
                                                       CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.558ns logic, 1.211ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 (FF)
  Destination:          CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 2)
  Clock Path Skew:      1.433ns (1.098 - -0.335)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 to CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11
    SLICE_X21Y41.B5      net (fanout=1)        0.735   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
    SLICE_X21Y41.B       Tilo                  0.156   N112
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst_SW0
    SLICE_X21Y41.A1      net (fanout=3)        0.474   N112
    SLICE_X21Y41.A       Tilo                  0.156   N112
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X24Y40.DX      net (fanout=70)       0.347   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X24Y40.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<11>
                                                       CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.558ns logic, 1.556ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_11 (FF)
  Destination:          CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 2)
  Clock Path Skew:      1.314ns (1.098 - -0.216)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_11 to CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/reg_dout_11
    SLICE_X9Y35.B4       net (fanout=1)        0.447   ML3MST_inst/reg_dout<11>
    SLICE_X9Y35.B        Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/Mmux_host_data_r31
    SLICE_X21Y41.A6      net (fanout=2)        0.666   LB_MIII_DataOut<11>
    SLICE_X21Y41.A       Tilo                  0.156   N112
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X24Y40.DX      net (fanout=70)       0.347   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X24Y40.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<11>
                                                       CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_11
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.558ns logic, 1.460ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  34.588ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (SLICE_X5Y66.A3), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.238ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.423 - 0.444)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31
    SLICE_X25Y64.B3      net (fanout=2)        7.871   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
    SLICE_X25Y64.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT251
    SLICE_X5Y66.A3       net (fanout=1)        8.395   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<31>
    SLICE_X5Y66.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    -------------------------------------------------  ---------------------------
    Total                                     17.238ns (0.972ns logic, 16.266ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.729ns (Levels of Logic = 5)
  Clock Path Skew:      0.020ns (0.602 - 0.582)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.B3      net (fanout=12)       2.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m23/DP
    SLICE_X25Y52.B3      net (fanout=6)        4.226   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<8>
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o92
    SLICE_X11Y54.B5      net (fanout=1)        2.494   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
    SLICE_X11Y54.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o93
    SLICE_X25Y64.B2      net (fanout=33)       5.804   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
    SLICE_X25Y64.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT251
    SLICE_X5Y66.A3       net (fanout=1)        8.395   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<31>
    SLICE_X5Y66.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    -------------------------------------------------  ---------------------------
    Total                                     24.729ns (1.751ns logic, 22.978ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.486ns (Levels of Logic = 5)
  Clock Path Skew:      0.020ns (0.602 - 0.582)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y40.C2      net (fanout=12)       2.019   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y40.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    SLICE_X25Y55.B5      net (fanout=12)       2.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
    SLICE_X25Y55.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_PosFbk_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
    SLICE_X11Y54.B3      net (fanout=1)        3.668   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o9
    SLICE_X11Y54.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o93
    SLICE_X25Y64.B2      net (fanout=33)       5.804   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
    SLICE_X25Y64.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT251
    SLICE_X5Y66.A3       net (fanout=1)        8.395   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<31>
    SLICE_X5Y66.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    -------------------------------------------------  ---------------------------
    Total                                     24.486ns (1.694ns logic, 22.792ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1 (SLICE_X1Y65.B3), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.661ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.443 - 0.435)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y67.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_1
    SLICE_X25Y65.D4      net (fanout=14)       7.144   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<1>
    SLICE_X25Y65.D       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT122
    SLICE_X1Y65.B3       net (fanout=1)        5.545   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<1>
    SLICE_X1Y65.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    -------------------------------------------------  ---------------------------
    Total                                     13.661ns (0.972ns logic, 12.689ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      23.909ns (Levels of Logic = 6)
  Clock Path Skew:      0.040ns (0.622 - 0.582)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.B3      net (fanout=12)       2.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m23/DP
    SLICE_X25Y52.B3      net (fanout=6)        4.226   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<8>
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o92
    SLICE_X11Y54.B5      net (fanout=1)        2.494   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
    SLICE_X11Y54.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o93
    SLICE_X11Y54.A5      net (fanout=33)       0.213   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
    SLICE_X11Y54.A       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1221
    SLICE_X25Y65.D6      net (fanout=14)       7.362   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT122
    SLICE_X25Y65.D       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT122
    SLICE_X1Y65.B3       net (fanout=1)        5.545   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<1>
    SLICE_X1Y65.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    -------------------------------------------------  ---------------------------
    Total                                     23.909ns (2.010ns logic, 21.899ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      23.666ns (Levels of Logic = 6)
  Clock Path Skew:      0.040ns (0.622 - 0.582)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y40.C2      net (fanout=12)       2.019   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y40.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    SLICE_X25Y55.B5      net (fanout=12)       2.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
    SLICE_X25Y55.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_PosFbk_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
    SLICE_X11Y54.B3      net (fanout=1)        3.668   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o9
    SLICE_X11Y54.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o93
    SLICE_X11Y54.A5      net (fanout=33)       0.213   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
    SLICE_X11Y54.A       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1221
    SLICE_X25Y65.D6      net (fanout=14)       7.362   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT122
    SLICE_X25Y65.D       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT122
    SLICE_X1Y65.B3       net (fanout=1)        5.545   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<1>
    SLICE_X1Y65.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_1
    -------------------------------------------------  ---------------------------
    Total                                     23.666ns (1.953ns logic, 21.713ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (SLICE_X27Y63.D5), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      32.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.444 - 0.582)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.B3      net (fanout=12)       2.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m23/DP
    SLICE_X25Y52.B3      net (fanout=6)        4.226   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<8>
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o92
    SLICE_X11Y54.B5      net (fanout=1)        2.494   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
    SLICE_X11Y54.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o93
    SLICE_X25Y65.C4      net (fanout=33)       5.815   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
    SLICE_X25Y65.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X7Y70.D4       net (fanout=14)       8.279   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X7Y70.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT33
    SLICE_X27Y63.D5      net (fanout=1)        7.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<11>
    SLICE_X27Y63.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    -------------------------------------------------  ---------------------------
    Total                                     32.134ns (2.010ns logic, 30.124ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      31.891ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.444 - 0.582)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y40.C2      net (fanout=12)       2.019   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y40.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    SLICE_X25Y55.B5      net (fanout=12)       2.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
    SLICE_X25Y55.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_PosFbk_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
    SLICE_X11Y54.B3      net (fanout=1)        3.668   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o9
    SLICE_X11Y54.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o93
    SLICE_X25Y65.C4      net (fanout=33)       5.815   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
    SLICE_X25Y65.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X7Y70.D4       net (fanout=14)       8.279   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X7Y70.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT33
    SLICE_X27Y63.D5      net (fanout=1)        7.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<11>
    SLICE_X27Y63.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    -------------------------------------------------  ---------------------------
    Total                                     31.891ns (1.953ns logic, 29.938ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      31.618ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.444 - 0.582)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X18Y40.C1      net (fanout=12)       1.746   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X18Y40.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    SLICE_X25Y55.B5      net (fanout=12)       2.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
    SLICE_X25Y55.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_PosFbk_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
    SLICE_X11Y54.B3      net (fanout=1)        3.668   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o9
    SLICE_X11Y54.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o93
    SLICE_X25Y65.C4      net (fanout=33)       5.815   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
    SLICE_X25Y65.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X7Y70.D4       net (fanout=14)       8.279   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X7Y70.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT33
    SLICE_X27Y63.D5      net (fanout=1)        7.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<11>
    SLICE_X27Y63.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    -------------------------------------------------  ---------------------------
    Total                                     31.618ns (1.953ns logic, 29.665ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (SLICE_X11Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    SLICE_X11Y41.A6      net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    SLICE_X11Y41.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (SLICE_X25Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y67.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    SLICE_X25Y67.A6      net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<4>
    SLICE_X25Y67.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (SLICE_X3Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    SLICE_X3Y72.A6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<20>
    SLICE_X3Y72.CLK      Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.299ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X30Y2.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (0.334 - 0.484)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X18Y2.B6       net (fanout=2)        0.705   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X18Y2.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X30Y2.CE       net (fanout=4)        1.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X30Y2.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.954ns logic, 2.160ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.334 - 0.421)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y2.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y2.B5       net (fanout=2)        0.360   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y2.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X30Y2.CE       net (fanout=4)        1.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X30Y2.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.898ns logic, 1.815ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X30Y2.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (0.334 - 0.484)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X18Y2.B6       net (fanout=2)        0.705   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X18Y2.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X30Y2.CE       net (fanout=4)        1.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X30Y2.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.954ns logic, 2.160ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.334 - 0.421)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y2.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y2.B5       net (fanout=2)        0.360   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y2.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X30Y2.CE       net (fanout=4)        1.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X30Y2.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.898ns logic, 1.815ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X30Y2.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (0.334 - 0.484)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X18Y2.B6       net (fanout=2)        0.705   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X18Y2.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X30Y2.CE       net (fanout=4)        1.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X30Y2.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.954ns logic, 2.160ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.334 - 0.421)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y2.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y2.B5       net (fanout=2)        0.360   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y2.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X30Y2.CE       net (fanout=4)        1.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X30Y2.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.898ns logic, 1.815ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X21Y2.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y2.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X21Y2.C5       net (fanout=3)        0.062   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X21Y2.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X23Y0.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y0.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X23Y0.A6       net (fanout=3)        0.027   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X23Y0.CLK      Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (SLICE_X30Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y2.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    SLICE_X30Y2.CX       net (fanout=1)        0.345   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
    SLICE_X30Y2.CLK      Tdh         (-Th)     0.098   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.100ns logic, 0.345ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X30Y2.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_9 (SLICE_X11Y33.C6), 32 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.938ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      10.090ns (Levels of Logic = 7)
  Clock Path Skew:      -0.353ns (1.667 - 2.020)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd41 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.BMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_iomap_counter[8]_GND_6_o_add_3100_OUT_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd41
    SLICE_X19Y6.A1       net (fanout=8)        2.494   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd41
    SLICE_X19Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]1
    SLICE_X19Y8.B2       net (fanout=4)        0.795   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]1
    SLICE_X19Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_hotplg_slv<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]2
    SLICE_X19Y8.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]2
    SLICE_X19Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_hotplg_slv<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]_SW0
    SLICE_X17Y15.A2      net (fanout=1)        1.141   ML3MST_inst/N88
    SLICE_X17Y15.A       Tilo                  0.259   ML3MST_inst/mux31_10
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]
    SLICE_X17Y15.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_core_status<9>
    SLICE_X17Y15.B       Tilo                  0.259   ML3MST_inst/mux31_10
                                                       ML3MST_inst/mux31_10
    SLICE_X11Y33.D6      net (fanout=1)        2.892   ML3MST_inst/mux31_10
    SLICE_X11Y33.D       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux31_6
    SLICE_X11Y33.C6      net (fanout=1)        0.118   ML3MST_inst/mux31_6
    SLICE_X11Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                     10.090ns (2.337ns logic, 7.753ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.894ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd51 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      9.141ns (Levels of Logic = 7)
  Clock Path Skew:      -0.258ns (1.667 - 1.925)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd51 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y5.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd52
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd51
    SLICE_X33Y7.A4       net (fanout=25)       1.129   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd51
    SLICE_X33Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd46-In1
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd46-In11
    SLICE_X19Y8.B1       net (fanout=2)        1.281   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd46-In1
    SLICE_X19Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_hotplg_slv<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]2
    SLICE_X19Y8.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]2
    SLICE_X19Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_hotplg_slv<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]_SW0
    SLICE_X17Y15.A2      net (fanout=1)        1.141   ML3MST_inst/N88
    SLICE_X17Y15.A       Tilo                  0.259   ML3MST_inst/mux31_10
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]
    SLICE_X17Y15.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_core_status<9>
    SLICE_X17Y15.B       Tilo                  0.259   ML3MST_inst/mux31_10
                                                       ML3MST_inst/mux31_10
    SLICE_X11Y33.D6      net (fanout=1)        2.892   ML3MST_inst/mux31_10
    SLICE_X11Y33.D       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux31_6
    SLICE_X11Y33.C6      net (fanout=1)        0.118   ML3MST_inst/mux31_6
    SLICE_X11Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                      9.141ns (2.267ns logic, 6.874ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.799ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd49 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      9.085ns (Levels of Logic = 7)
  Clock Path Skew:      -0.219ns (1.667 - 1.886)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd49 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y8.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd49
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd49
    SLICE_X33Y7.A3       net (fanout=21)       1.073   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd49
    SLICE_X33Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd46-In1
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd46-In11
    SLICE_X19Y8.B1       net (fanout=2)        1.281   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd46-In1
    SLICE_X19Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_hotplg_slv<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]2
    SLICE_X19Y8.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]2
    SLICE_X19Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_hotplg_slv<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]_SW0
    SLICE_X17Y15.A2      net (fanout=1)        1.141   ML3MST_inst/N88
    SLICE_X17Y15.A       Tilo                  0.259   ML3MST_inst/mux31_10
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[9]
    SLICE_X17Y15.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_core_status<9>
    SLICE_X17Y15.B       Tilo                  0.259   ML3MST_inst/mux31_10
                                                       ML3MST_inst/mux31_10
    SLICE_X11Y33.D6      net (fanout=1)        2.892   ML3MST_inst/mux31_10
    SLICE_X11Y33.D       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux31_6
    SLICE_X11Y33.C6      net (fanout=1)        0.118   ML3MST_inst/mux31_6
    SLICE_X11Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                      9.085ns (2.267ns logic, 6.818ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_0 (SLICE_X19Y30.A4), 61 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.919ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      9.978ns (Levels of Logic = 7)
  Clock Path Skew:      -0.446ns (1.578 - 2.024)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X21Y33.D5      net (fanout=16)       3.805   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X21Y33.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv2101
    SLICE_X19Y29.B1      net (fanout=2)        0.859   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
    SLICE_X19Y29.B       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X19Y29.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X19Y29.A       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]_SW0
    SLICE_X13Y30.C1      net (fanout=1)        0.936   ML3MST_inst/N338
    SLICE_X13Y30.C       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]
    SLICE_X13Y30.D4      net (fanout=1)        0.402   ML3MST_inst/debug_info_10<0>
    SLICE_X13Y30.D       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/mux_122
    SLICE_X19Y30.B2      net (fanout=1)        1.074   ML3MST_inst/mux_122
    SLICE_X19Y30.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X19Y30.A4      net (fanout=1)        0.440   ML3MST_inst/mux_7
    SLICE_X19Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                      9.978ns (2.267ns logic, 7.711ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.276ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      8.318ns (Levels of Logic = 7)
  Clock Path Skew:      -0.463ns (1.578 - 2.041)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.CQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23
    SLICE_X11Y24.B3      net (fanout=16)       1.885   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23
    SLICE_X11Y24.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<1>7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X11Y24.A2      net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
    SLICE_X11Y24.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<1>7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X11Y30.A6      net (fanout=1)        0.777   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X11Y30.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X11Y30.C2      net (fanout=1)        0.427   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X11Y30.CMUX    Tilo                  0.313   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X13Y30.D2      net (fanout=1)        0.612   ML3MST_inst/debug_info_11<0>
    SLICE_X13Y30.D       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/mux_122
    SLICE_X19Y30.B2      net (fanout=1)        1.074   ML3MST_inst/mux_122
    SLICE_X19Y30.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X19Y30.A4      net (fanout=1)        0.440   ML3MST_inst/mux_7
    SLICE_X19Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                      8.318ns (2.338ns logic, 5.980ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.262ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd83 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      8.475ns (Levels of Logic = 5)
  Clock Path Skew:      -0.292ns (1.578 - 1.870)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd83 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd83
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd83
    SLICE_X25Y26.C2      net (fanout=12)       2.278   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd83
    SLICE_X25Y26.C       Tilo                  0.259   ML3MST_inst/N346
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>7
    SLICE_X13Y30.C2      net (fanout=2)        2.532   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>7
    SLICE_X13Y30.C       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]
    SLICE_X13Y30.D4      net (fanout=1)        0.402   ML3MST_inst/debug_info_10<0>
    SLICE_X13Y30.D       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/mux_122
    SLICE_X19Y30.B2      net (fanout=1)        1.074   ML3MST_inst/mux_122
    SLICE_X19Y30.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X19Y30.A4      net (fanout=1)        0.440   ML3MST_inst/mux_7
    SLICE_X19Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                      8.475ns (1.749ns logic, 6.726ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X11Y33.A5), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.631ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.816ns (Levels of Logic = 8)
  Clock Path Skew:      -0.320ns (1.667 - 1.987)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y10.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65
    SLICE_X19Y4.B4       net (fanout=8)        1.406   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65
    SLICE_X19Y4.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1_SW0
    SLICE_X19Y4.A5       net (fanout=1)        0.187   ML3MST_inst/N30
    SLICE_X19Y4.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X19Y7.D4       net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X19Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X19Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X19Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X15Y18.C3      net (fanout=1)        1.553   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X15Y18.C       Tilo                  0.259   ML3MST_inst/mux30_10
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X15Y18.D3      net (fanout=1)        0.483   ML3MST_inst/ml3_core_status<8>
    SLICE_X15Y18.D       Tilo                  0.259   ML3MST_inst/mux30_10
                                                       ML3MST_inst/mux30_10
    SLICE_X11Y33.B1      net (fanout=1)        2.076   ML3MST_inst/mux30_10
    SLICE_X11Y33.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X11Y33.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X11Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.816ns (2.543ns logic, 7.273ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.211ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.385ns (Levels of Logic = 8)
  Clock Path Skew:      -0.331ns (1.667 - 1.998)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd56
    SLICE_X19Y4.B5       net (fanout=7)        0.992   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd56
    SLICE_X19Y4.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1_SW0
    SLICE_X19Y4.A5       net (fanout=1)        0.187   ML3MST_inst/N30
    SLICE_X19Y4.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X19Y7.D4       net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X19Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X19Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X19Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X15Y18.C3      net (fanout=1)        1.553   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X15Y18.C       Tilo                  0.259   ML3MST_inst/mux30_10
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X15Y18.D3      net (fanout=1)        0.483   ML3MST_inst/ml3_core_status<8>
    SLICE_X15Y18.D       Tilo                  0.259   ML3MST_inst/mux30_10
                                                       ML3MST_inst/mux30_10
    SLICE_X11Y33.B1      net (fanout=1)        2.076   ML3MST_inst/mux30_10
    SLICE_X11Y33.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X11Y33.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X11Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.385ns (2.526ns logic, 6.859ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.154ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.344ns (Levels of Logic = 8)
  Clock Path Skew:      -0.315ns (1.667 - 1.982)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4
    SLICE_X19Y4.B2       net (fanout=6)        0.951   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4
    SLICE_X19Y4.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1_SW0
    SLICE_X19Y4.A5       net (fanout=1)        0.187   ML3MST_inst/N30
    SLICE_X19Y4.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X19Y7.D4       net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X19Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X19Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X19Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X15Y18.C3      net (fanout=1)        1.553   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X15Y18.C       Tilo                  0.259   ML3MST_inst/mux30_10
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X15Y18.D3      net (fanout=1)        0.483   ML3MST_inst/ml3_core_status<8>
    SLICE_X15Y18.D       Tilo                  0.259   ML3MST_inst/mux30_10
                                                       ML3MST_inst/mux30_10
    SLICE_X11Y33.B1      net (fanout=1)        2.076   ML3MST_inst/mux30_10
    SLICE_X11Y33.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X11Y33.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X11Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.344ns (2.526ns logic, 6.818ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_20 (SLICE_X19Y14.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.114ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_20 (FF)
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.968 - 0.877)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 to ML3MST_inst/reg_rs_CMD_clr_d_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X19Y14.CX      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X19Y14.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<21>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_20
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.257ns logic, 0.215ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_0 (SLICE_X33Y15.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.080ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_ESTS_set_0 (FF)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_0 (FF)
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.909 - 0.820)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_ESTS_set_0 to ML3MST_inst/reg_rc_ESTS_set_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y14.DMUX    Tshcko                0.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25027_inv2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_ESTS_set_0
    SLICE_X33Y15.AX      net (fanout=3)        0.201   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_ESTS_set<0>
    SLICE_X33Y15.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_0
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.303ns logic, 0.201ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_8 (SLICE_X19Y13.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.073ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_8 (FF)
  Data Path Delay:      0.512ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.967 - 0.877)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29 to ML3MST_inst/reg_rs_CMD_clr_d_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.AQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
    SLICE_X19Y13.DX      net (fanout=4)        0.219   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
    SLICE_X19Y13.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<8>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_8
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.293ns logic, 0.219ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X4Y27.B6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.214ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      13.431ns (Levels of Logic = 12)
  Clock Path Skew:      -0.288ns (1.701 - 1.989)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X19Y39.D2      net (fanout=16)       1.205   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X4Y27.A4       net (fanout=8)        1.796   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X4Y27.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X4Y27.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X4Y27.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     13.431ns (3.415ns logic, 10.016ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.978ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      13.195ns (Levels of Logic = 12)
  Clock Path Skew:      -0.288ns (1.701 - 1.989)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X19Y39.D3      net (fanout=16)       0.969   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X4Y27.A4       net (fanout=8)        1.796   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X4Y27.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X4Y27.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X4Y27.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     13.195ns (3.415ns logic, 9.780ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.624ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      12.901ns (Levels of Logic = 12)
  Clock Path Skew:      -0.228ns (1.701 - 1.929)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X19Y39.D5      net (fanout=9)        0.675   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X4Y27.A4       net (fanout=8)        1.796   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X4Y27.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X4Y27.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X4Y27.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     12.901ns (3.415ns logic, 9.486ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16 (SLICE_X4Y27.C2), 51 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.131ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16 (FF)
  Data Path Delay:      13.348ns (Levels of Logic = 11)
  Clock Path Skew:      -0.288ns (1.701 - 1.989)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X19Y39.D2      net (fanout=16)       1.205   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X4Y27.C2       net (fanout=8)        1.965   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X4Y27.CLK      Tas                   0.412   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    -------------------------------------------------  ---------------------------
    Total                                     13.348ns (3.281ns logic, 10.067ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.895ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16 (FF)
  Data Path Delay:      13.112ns (Levels of Logic = 11)
  Clock Path Skew:      -0.288ns (1.701 - 1.989)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X19Y39.D3      net (fanout=16)       0.969   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X4Y27.C2       net (fanout=8)        1.965   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X4Y27.CLK      Tas                   0.412   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    -------------------------------------------------  ---------------------------
    Total                                     13.112ns (3.281ns logic, 9.831ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.541ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16 (FF)
  Data Path Delay:      12.818ns (Levels of Logic = 11)
  Clock Path Skew:      -0.228ns (1.701 - 1.929)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X19Y39.D5      net (fanout=9)        0.675   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X4Y27.C2       net (fanout=8)        1.965   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X4Y27.CLK      Tas                   0.412   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    -------------------------------------------------  ---------------------------
    Total                                     12.818ns (3.281ns logic, 9.537ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X3Y27.B5), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.119ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      13.352ns (Levels of Logic = 12)
  Clock Path Skew:      -0.272ns (1.717 - 1.989)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X19Y39.D2      net (fanout=16)       1.205   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y27.C3       net (fanout=8)        1.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y27.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y27.B5       net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y27.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     13.352ns (3.450ns logic, 9.902ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.883ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      13.116ns (Levels of Logic = 12)
  Clock Path Skew:      -0.272ns (1.717 - 1.989)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X19Y39.D3      net (fanout=16)       0.969   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y27.C3       net (fanout=8)        1.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y27.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y27.B5       net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y27.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     13.116ns (3.450ns logic, 9.666ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.529ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      12.822ns (Levels of Logic = 12)
  Clock Path Skew:      -0.212ns (1.717 - 1.929)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X19Y39.D5      net (fanout=9)        0.675   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X19Y39.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X3Y32.B1       net (fanout=2)        3.070   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X3Y32.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X3Y32.A4       net (fanout=2)        0.448   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X3Y32.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y31.B2       net (fanout=2)        1.008   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y31.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y31.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y33.B6       net (fanout=2)        0.652   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y33.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y33.A5       net (fanout=2)        0.230   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y33.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y34.C2       net (fanout=2)        0.588   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y34.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y34.D4       net (fanout=2)        0.408   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y34.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X3Y34.A3       net (fanout=3)        0.301   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X3Y34.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y27.C3       net (fanout=8)        1.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y27.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y27.B5       net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y27.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     12.822ns (3.450ns logic, 9.372ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_PARS_5 (SLICE_X13Y29.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.111ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_PARS_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_PARS_5 (FF)
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (1.042 - 0.961)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_PARS_5 to ML3MST_inst/ml3_logic_root/ml3_PARS_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.BQ      Tcko                  0.198   ML3MST_inst/reg_rw_PARS<7>
                                                       ML3MST_inst/reg_rw_PARS_5
    SLICE_X13Y29.AX      net (fanout=2)        0.208   ML3MST_inst/reg_rw_PARS<5>
    SLICE_X13Y29.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_PARS<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_PARS_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.257ns logic, 0.208ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_PARS_7 (SLICE_X13Y29.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.111ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_PARS_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_PARS_7 (FF)
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (1.042 - 0.961)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_PARS_7 to ML3MST_inst/ml3_logic_root/ml3_PARS_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.DQ      Tcko                  0.198   ML3MST_inst/reg_rw_PARS<7>
                                                       ML3MST_inst/reg_rw_PARS_7
    SLICE_X13Y29.CX      net (fanout=2)        0.208   ML3MST_inst/reg_rw_PARS<7>
    SLICE_X13Y29.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_PARS<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_PARS_7
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.257ns logic, 0.208ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_7 (SLICE_X17Y19.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.060ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_7 (FF)
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.016 - 0.937)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_7 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<7>
                                                       ML3MST_inst/reg_rs_CMD_7
    SLICE_X17Y19.DX      net (fanout=3)        0.257   ML3MST_inst/reg_rs_CMD<7>
    SLICE_X17Y19.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<7>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_7
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.257ns logic, 0.257ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 483695 paths analyzed, 15046 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.211ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y14.DIA10), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/reg_dout_26 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.429 - 0.503)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_dout_26 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.CQ      Tcko                  0.408   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/reg_dout_26
    SLICE_X19Y44.B4      net (fanout=1)        5.847   ML3MST_inst/reg_dout<26>
    SLICE_X19Y44.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X19Y44.C4      net (fanout=2)        0.299   LB_MIII_DataOut<26>
    SLICE_X19Y44.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
    SLICE_X48Y31.A3      net (fanout=70)       3.647   CNC2_FC_M3/ibus_DataIn<10>
    SLICE_X48Y31.A       Tilo                  0.205   N560
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X2Y14.DIA10   net (fanout=1)        0.653   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.877ns (1.431ns logic, 10.446ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.492ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (0.429 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA10    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y34.C1      net (fanout=1)        2.258   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<10>
    SLICE_X16Y34.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_53
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X19Y44.A3      net (fanout=1)        1.259   ML3MST_inst/common_mem_douta<10>
    SLICE_X19Y44.A       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X19Y44.C2      net (fanout=2)        0.431   LB_MIII_DataOut<10>
    SLICE_X19Y44.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
    SLICE_X48Y31.A3      net (fanout=70)       3.647   CNC2_FC_M3/ibus_DataIn<10>
    SLICE_X48Y31.A       Tilo                  0.205   N560
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X2Y14.DIA10   net (fanout=1)        0.653   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.492ns (3.244ns logic, 8.248ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.107ns (Levels of Logic = 3)
  Clock Path Skew:      -2.304ns (-0.253 - 2.051)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_10 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.AQ      Tcko                  0.391   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_10
    SLICE_X19Y44.D3      net (fanout=1)        3.270   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<10>
    SLICE_X19Y44.D       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst_SW0
    SLICE_X19Y44.C6      net (fanout=3)        0.123   N110
    SLICE_X19Y44.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
    SLICE_X48Y31.A3      net (fanout=70)       3.647   CNC2_FC_M3/ibus_DataIn<10>
    SLICE_X48Y31.A       Tilo                  0.205   N560
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X2Y14.DIA10   net (fanout=1)        0.653   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      9.107ns (1.414ns logic, 7.693ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19 (SLICE_X36Y55.DX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.738ns (Levels of Logic = 4)
  Clock Path Skew:      -0.208ns (0.433 - 0.641)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA19   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y36.C1      net (fanout=1)        2.356   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<19>
    SLICE_X12Y36.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<19>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_521
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_9
    SLICE_X13Y43.B2      net (fanout=1)        1.310   ML3MST_inst/common_mem_douta<19>
    SLICE_X13Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X31Y39.A5      net (fanout=2)        1.350   LB_MIII_DataOut<19>
    SLICE_X31Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In27
                                                       CNC2_FC_M3/ibus_DataIn<3>LogicTrst
    SLICE_X37Y55.A3      net (fanout=74)       2.971   CNC2_FC_M3/ibus_DataIn<3>
    SLICE_X37Y55.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT914
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<19>1
    SLICE_X36Y55.DX      net (fanout=1)        0.617   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<19>
    SLICE_X36Y55.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19
    -------------------------------------------------  ---------------------------
    Total                                     11.738ns (3.134ns logic, 8.604ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.643ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (0.433 - 0.639)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA19   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y36.C3      net (fanout=1)        2.261   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<19>
    SLICE_X12Y36.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<19>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_521
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_9
    SLICE_X13Y43.B2      net (fanout=1)        1.310   ML3MST_inst/common_mem_douta<19>
    SLICE_X13Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X31Y39.A5      net (fanout=2)        1.350   LB_MIII_DataOut<19>
    SLICE_X31Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In27
                                                       CNC2_FC_M3/ibus_DataIn<3>LogicTrst
    SLICE_X37Y55.A3      net (fanout=74)       2.971   CNC2_FC_M3/ibus_DataIn<3>
    SLICE_X37Y55.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT914
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<19>1
    SLICE_X36Y55.DX      net (fanout=1)        0.617   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<19>
    SLICE_X36Y55.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19
    -------------------------------------------------  ---------------------------
    Total                                     11.643ns (3.134ns logic, 8.509ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.591ns (Levels of Logic = 4)
  Clock Path Skew:      -0.198ns (0.346 - 0.544)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y24.DOA3    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y33.A3      net (fanout=1)        2.765   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<3>
    SLICE_X10Y33.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_425
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_24
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_24
    SLICE_X15Y33.C6      net (fanout=1)        0.373   ML3MST_inst/common_mem_douta<3>
    SLICE_X15Y33.C       Tilo                  0.259   ML3MST_inst/reg_rw_PARS<15>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X31Y39.A3      net (fanout=2)        1.732   LB_MIII_DataOut<3>
    SLICE_X31Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In27
                                                       CNC2_FC_M3/ibus_DataIn<3>LogicTrst
    SLICE_X37Y55.A3      net (fanout=74)       2.971   CNC2_FC_M3/ibus_DataIn<3>
    SLICE_X37Y55.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT914
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<19>1
    SLICE_X36Y55.DX      net (fanout=1)        0.617   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<19>
    SLICE_X36Y55.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_19
    -------------------------------------------------  ---------------------------
    Total                                     11.591ns (3.133ns logic, 8.458ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27 (SLICE_X43Y60.DX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.472 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA27   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y40.B1       net (fanout=1)        2.778   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<27>
    SLICE_X6Y40.BMUX     Topbb                 0.361   ML3MST_inst/common_mem_douta<27>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_538
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_18
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_18
    SLICE_X11Y45.B6      net (fanout=1)        1.170   ML3MST_inst/common_mem_douta<27>
    SLICE_X11Y45.B       Tilo                  0.259   LB_MIII_DataOut<30>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X21Y41.A5      net (fanout=2)        0.940   LB_MIII_DataOut<27>
    SLICE_X21Y41.A       Tilo                  0.259   N112
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X43Y59.B4      net (fanout=70)       3.296   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X43Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>1
    SLICE_X43Y60.DX      net (fanout=1)        0.633   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
    SLICE_X43Y60.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    -------------------------------------------------  ---------------------------
    Total                                     11.868ns (3.051ns logic, 8.817ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.552ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (0.472 - 0.639)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA11   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y34.C3      net (fanout=1)        2.901   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<11>
    SLICE_X10Y34.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_55
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_1
    SLICE_X9Y35.B6       net (fanout=1)        0.523   ML3MST_inst/common_mem_douta<11>
    SLICE_X9Y35.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/Mmux_host_data_r31
    SLICE_X21Y41.A6      net (fanout=2)        1.123   LB_MIII_DataOut<11>
    SLICE_X21Y41.A       Tilo                  0.259   N112
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X43Y59.B4      net (fanout=70)       3.296   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X43Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>1
    SLICE_X43Y60.DX      net (fanout=1)        0.633   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
    SLICE_X43Y60.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    -------------------------------------------------  ---------------------------
    Total                                     11.552ns (3.076ns logic, 8.476ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.429ns (Levels of Logic = 4)
  Clock Path Skew:      -0.169ns (0.472 - 0.641)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA27   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y40.C1       net (fanout=1)        2.314   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<27>
    SLICE_X6Y40.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_douta<27>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_539
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_18
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_18
    SLICE_X11Y45.B6      net (fanout=1)        1.170   ML3MST_inst/common_mem_douta<27>
    SLICE_X11Y45.B       Tilo                  0.259   LB_MIII_DataOut<30>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X21Y41.A5      net (fanout=2)        0.940   LB_MIII_DataOut<27>
    SLICE_X21Y41.A       Tilo                  0.259   N112
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X43Y59.B4      net (fanout=70)       3.296   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X43Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>1
    SLICE_X43Y60.DX      net (fanout=1)        0.633   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
    SLICE_X43Y60.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    -------------------------------------------------  ---------------------------
    Total                                     11.429ns (3.076ns logic, 8.353ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y22.DIA30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_30 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.187 - 0.213)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_30 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.DQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<30>
                                                       LocalBusBridgeMIII_inst/m_DataIn_30
    RAMB16_X1Y22.DIA30   net (fanout=19)       0.191   LocalBusBridgeMIII_inst/m_DataIn<30>
    RAMB16_X1Y22.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.145ns logic, 0.191ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y16.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.175 - 0.162)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_2
    RAMB16_X2Y16.ADDRB7  net (fanout=2)        0.242   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<2>
    RAMB16_X2Y16.CLKB    Trckc_ADDRB (-Th)     0.066   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.134ns logic, 0.242ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X12Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X12Y50.DX      net (fanout=3)        0.137   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X12Y50.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y14.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.575ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X42Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.140ns (Levels of Logic = 2)
  Clock Path Skew:      -2.238ns (-0.305 - 1.933)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.CQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X39Y24.C5      net (fanout=820)      0.197   startup_reset
    SLICE_X39Y24.C       Tilo                  0.259   startup_reset
                                                       g_reset_i1_INV_0
    SLICE_X41Y24.B6      net (fanout=7)        0.332   g_reset_i
    SLICE_X41Y24.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y25.SR      net (fanout=2)        0.474   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y25.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.140ns (1.137ns logic, 1.003ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X42Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 2)
  Clock Path Skew:      -2.238ns (-0.305 - 1.933)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.CQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X39Y24.C5      net (fanout=820)      0.197   startup_reset
    SLICE_X39Y24.C       Tilo                  0.259   startup_reset
                                                       g_reset_i1_INV_0
    SLICE_X41Y24.B6      net (fanout=7)        0.332   g_reset_i
    SLICE_X41Y24.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y25.SR      net (fanout=2)        0.474   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y25.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (1.134ns logic, 1.003ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X42Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 2)
  Clock Path Skew:      -2.238ns (-0.305 - 1.933)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.CQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X39Y24.C5      net (fanout=820)      0.197   startup_reset
    SLICE_X39Y24.C       Tilo                  0.259   startup_reset
                                                       g_reset_i1_INV_0
    SLICE_X41Y24.B6      net (fanout=7)        0.332   g_reset_i
    SLICE_X41Y24.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y25.SR      net (fanout=2)        0.474   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y25.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (1.126ns logic, 1.003ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMA (SLICE_X10Y16.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.236 - 0.242)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0
    SLICE_X10Y16.D1      net (fanout=71)       0.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<0>
    SLICE_X10Y16.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (-0.093ns logic, 0.421ns route)
                                                       (-28.4% logic, 128.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMB (SLICE_X10Y16.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.236 - 0.242)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0
    SLICE_X10Y16.D1      net (fanout=71)       0.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<0>
    SLICE_X10Y16.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (-0.093ns logic, 0.421ns route)
                                                       (-28.4% logic, 128.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMC (SLICE_X10Y16.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.236 - 0.242)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0
    SLICE_X10Y16.D1      net (fanout=71)       0.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<0>
    SLICE_X10Y16.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (-0.093ns logic, 0.421ns route)
                                                       (-28.4% logic, 128.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.158ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8 (SLICE_X13Y61.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.842ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<0> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.615ns (Levels of Logic = 5)
  Clock Path Delay:     2.482ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<0> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.310   iMPG_DI<0>
                                                       iMPG_DI<0>
                                                       iMPG_DI_0_IBUF
                                                       ProtoComp1787.IMUX.12
    SLICE_X33Y24.D3      net (fanout=1)        4.052   iMPG_DI_0_IBUF
    SLICE_X33Y24.D       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT155
    SLICE_X13Y51.B2      net (fanout=1)        4.495   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
    SLICE_X13Y51.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT156
    SLICE_X13Y51.A6      net (fanout=1)        0.340   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT155
    SLICE_X13Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1510
    SLICE_X13Y61.A4      net (fanout=1)        1.319   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT159
    SLICE_X13Y61.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<8>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1513
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    -------------------------------------------------  ---------------------------
    Total                                     12.615ns (2.409ns logic, 10.206ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y61.CLK     net (fanout=619)      0.903   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (1.323ns logic, 1.159ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X13Y59.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.015ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.438ns (Levels of Logic = 6)
  Clock Path Delay:     2.478ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp1787.IMUX.13
    SLICE_X33Y24.D5      net (fanout=1)        3.756   iMPG_DI_1_IBUF
    SLICE_X33Y24.DMUX    Tilo                  0.313   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X21Y47.B1      net (fanout=1)        2.831   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT162
    SLICE_X21Y47.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X21Y47.A5      net (fanout=1)        0.187   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X21Y47.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT168
    SLICE_X13Y59.D4      net (fanout=1)        1.824   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT167
    SLICE_X13Y59.D       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
    SLICE_X13Y59.C6      net (fanout=1)        0.118   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1611
    SLICE_X13Y59.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1613
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     11.438ns (2.722ns logic, 8.716ns route)
                                                       (23.8% logic, 76.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y59.CLK     net (fanout=619)      0.899   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (1.323ns logic, 1.155ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_10 (SLICE_X11Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.303ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<2> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.161ns (Levels of Logic = 5)
  Clock Path Delay:     2.489ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<2> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T13.I                Tiopi                 1.310   iMPG_DI<2>
                                                       iMPG_DI<2>
                                                       iMPG_DI_2_IBUF
                                                       ProtoComp1787.IMUX.14
    SLICE_X36Y37.B3      net (fanout=1)        3.712   iMPG_DI_2_IBUF
    SLICE_X36Y37.BMUX    Tilo                  0.251   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT130
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT25
    SLICE_X25Y51.B2      net (fanout=1)        2.285   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT24
    SLICE_X25Y51.B       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT25
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT26
    SLICE_X25Y51.A3      net (fanout=1)        0.458   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT25
    SLICE_X25Y51.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT25
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT210
    SLICE_X11Y59.A5      net (fanout=1)        2.305   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT29
    SLICE_X11Y59.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT213
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_10
    -------------------------------------------------  ---------------------------
    Total                                     11.161ns (2.401ns logic, 8.760ns route)
                                                       (21.5% logic, 78.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y59.CLK     net (fanout=619)      0.910   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.323ns logic, 1.166ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_B (SLICE_X4Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_B (PAD)
  Destination:          m_HHB_MPG_B (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 1)
  Clock Path Delay:     3.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iHHB_MPG_B to m_HHB_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.126   iHHB_MPG_B
                                                       iHHB_MPG_B
                                                       iHHB_MPG_B_IBUF
                                                       ProtoComp1788.IMUX.1
    SLICE_X4Y64.AX       net (fanout=1)        2.274   iHHB_MPG_B_IBUF
    SLICE_X4Y64.CLK      Tckdi       (-Th)    -0.107   m_HHB_MPG_B
                                                       m_HHB_MPG_B
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (1.233ns logic, 2.274ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to m_HHB_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X4Y64.CLK      net (fanout=619)      1.238   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (1.519ns logic, 1.887ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_A (SLICE_X7Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_A (PAD)
  Destination:          m_HHB_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 1)
  Clock Path Delay:     3.393ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iHHB_MPG_A to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.126   iHHB_MPG_A
                                                       iHHB_MPG_A
                                                       iHHB_MPG_A_IBUF
                                                       ProtoComp1788.IMUX
    SLICE_X7Y59.AX       net (fanout=1)        2.707   iHHB_MPG_A_IBUF
    SLICE_X7Y59.CLK      Tckdi       (-Th)    -0.048   m_HHB_MPG_A
                                                       m_HHB_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.174ns logic, 2.707ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y59.CLK      net (fanout=619)      1.225   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.519ns logic, 1.874ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point m_MPG_A (SLICE_X1Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          m_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Delay:     2.162ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_A to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp1787.IMUX.36
    SLICE_X1Y28.AX       net (fanout=1)        1.961   iMPG_A_IBUF
    SLICE_X1Y28.CLK      Tckdi       (-Th)    -0.059   m_MPG_A
                                                       m_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.822ns logic, 1.961ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y28.CLK      net (fanout=619)      0.751   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.162ns (0.950ns logic, 1.212ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  24.736ns.
--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.264ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      21.348ns (Levels of Logic = 6)
  Clock Path Delay:     3.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y55.CLK      net (fanout=619)      1.195   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.519ns logic, 1.844ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.BQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X9Y55.B1       net (fanout=2)        1.211   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X9Y55.B        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X7Y57.A5       net (fanout=1)        0.674   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X7Y57.A        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y57.C2       net (fanout=45)       0.449   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y57.C        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X0Y68.A3       net (fanout=29)       1.879   CNC2_FC_M3/WD_TimeOut
    SLICE_X0Y68.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_347_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X24Y70.CX      net (fanout=39)       8.419   oLaserOn_OBUF
    SLICE_X24Y70.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        4.782   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     21.348ns (3.934ns logic, 17.414ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.868ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      20.742ns (Levels of Logic = 6)
  Clock Path Delay:     3.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y54.CLK      net (fanout=619)      1.197   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.519ns logic, 1.846ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X9Y55.B2       net (fanout=2)        0.605   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X9Y55.B        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X7Y57.A5       net (fanout=1)        0.674   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X7Y57.A        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y57.C2       net (fanout=45)       0.449   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y57.C        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X0Y68.A3       net (fanout=29)       1.879   CNC2_FC_M3/WD_TimeOut
    SLICE_X0Y68.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_347_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X24Y70.CX      net (fanout=39)       8.419   oLaserOn_OBUF
    SLICE_X24Y70.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        4.782   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     20.742ns (3.934ns logic, 16.808ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.934ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      20.676ns (Levels of Logic = 6)
  Clock Path Delay:     3.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y54.CLK      net (fanout=619)      1.197   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.519ns logic, 1.846ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X9Y55.B3       net (fanout=2)        0.539   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X9Y55.B        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X7Y57.A5       net (fanout=1)        0.674   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X7Y57.A        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y57.C2       net (fanout=45)       0.449   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y57.C        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X0Y68.A3       net (fanout=29)       1.879   CNC2_FC_M3/WD_TimeOut
    SLICE_X0Y68.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_347_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X24Y70.CX      net (fanout=39)       8.419   oLaserOn_OBUF
    SLICE_X24Y70.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        4.782   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     20.676ns (3.934ns logic, 16.742ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.878ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_15 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      19.864ns (Levels of Logic = 4)
  Clock Path Delay:     3.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X28Y67.CLK     net (fanout=619)      1.065   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.519ns logic, 1.714ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_15 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.DQ      Tcko                  0.408   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_15
    SLICE_X11Y63.C1      net (fanout=5)        7.017   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
    SLICE_X11Y63.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>3
    SLICE_X9Y63.D2       net (fanout=2)        0.617   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212
    SLICE_X9Y63.D        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X9Y63.C6       net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        8.546   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     19.864ns (3.566ns logic, 16.298ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.385ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      19.333ns (Levels of Logic = 5)
  Clock Path Delay:     3.257ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y68.CLK     net (fanout=619)      1.089   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (1.519ns logic, 1.738ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.DQ      Tcko                  0.391   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<10>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_10
    SLICE_X7Y66.D4       net (fanout=4)        5.137   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<10>
    SLICE_X7Y66.D        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>2
    SLICE_X11Y63.C3      net (fanout=2)        1.107   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>1
    SLICE_X11Y63.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>3
    SLICE_X9Y63.D2       net (fanout=2)        0.617   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212
    SLICE_X9Y63.D        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X9Y63.C6       net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        8.546   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     19.333ns (3.808ns logic, 15.525ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.570ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_11 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      19.158ns (Levels of Logic = 5)
  Clock Path Delay:     3.247ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y42.CLK     net (fanout=619)      1.079   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (1.519ns logic, 1.728ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_11 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.AQ      Tcko                  0.391   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<13>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_11
    SLICE_X7Y66.D3       net (fanout=4)        4.962   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<11>
    SLICE_X7Y66.D        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>2
    SLICE_X11Y63.C3      net (fanout=2)        1.107   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>1
    SLICE_X11Y63.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212<15>3
    SLICE_X9Y63.D2       net (fanout=2)        0.617   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0212
    SLICE_X9Y63.D        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X9Y63.C6       net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        8.546   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     19.158ns (3.808ns logic, 15.350ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.611ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.001ns (Levels of Logic = 5)
  Clock Path Delay:     3.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y55.CLK      net (fanout=619)      1.195   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.519ns logic, 1.844ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.BQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X9Y55.B1       net (fanout=2)        1.211   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X9Y55.B        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X7Y57.A5       net (fanout=1)        0.674   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X7Y57.A        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y57.C2       net (fanout=45)       0.449   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y57.C        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X0Y68.A3       net (fanout=29)       1.879   CNC2_FC_M3/WD_TimeOut
    SLICE_X0Y68.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_347_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       7.017   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     15.001ns (3.771ns logic, 11.230ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.215ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.395ns (Levels of Logic = 5)
  Clock Path Delay:     3.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y54.CLK      net (fanout=619)      1.197   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.519ns logic, 1.846ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X9Y55.B2       net (fanout=2)        0.605   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X9Y55.B        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X7Y57.A5       net (fanout=1)        0.674   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X7Y57.A        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y57.C2       net (fanout=45)       0.449   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y57.C        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X0Y68.A3       net (fanout=29)       1.879   CNC2_FC_M3/WD_TimeOut
    SLICE_X0Y68.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_347_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       7.017   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     14.395ns (3.771ns logic, 10.624ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.281ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.329ns (Levels of Logic = 5)
  Clock Path Delay:     3.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y54.CLK      net (fanout=619)      1.197   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.519ns logic, 1.846ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X9Y55.B3       net (fanout=2)        0.539   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X9Y55.B        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X7Y57.A5       net (fanout=1)        0.674   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X7Y57.A        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y57.C2       net (fanout=45)       0.449   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y57.C        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X0Y68.A3       net (fanout=29)       1.879   CNC2_FC_M3/WD_TimeOut
    SLICE_X0Y68.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_347_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       7.017   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     14.329ns (3.771ns logic, 10.558ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.882ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 1)
  Clock Path Delay:     0.406ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X32Y27.CLK     net (fanout=913)      0.487   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (-1.839ns logic, 2.245ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y27.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        2.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.596ns logic, 2.280ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.217ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 1)
  Clock Path Delay:     1.565ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y43.CLK     net (fanout=619)      0.594   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.822ns logic, 0.743ns route)
                                                       (52.5% logic, 47.5% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y43.AMUX    Tshcko                0.244   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1618
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        1.037   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (1.640ns logic, 1.037ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<2> (L16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.581ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.047ns (Levels of Logic = 1)
  Clock Path Delay:     1.559ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1787.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y40.CLK     net (fanout=619)      0.588   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.822ns logic, 0.737ns route)
                                                       (52.7% logic, 47.3% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.AQ      Tcko                  0.200   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    L16.O                net (fanout=1)        1.451   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
    L16.PAD              Tioop                 1.396   oXY2_DAT<2>
                                                       oXY2_DAT_2_OBUF
                                                       oXY2_DAT<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (1.596ns logic, 1.451ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1787.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1787.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1787.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1787.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.786ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.760ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1787.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.757   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.822ns logic, 0.938ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1787.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.735ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X29Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.265ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1787.IMUX.30
    SLICE_X29Y2.AX       net (fanout=1)        2.790   RXD1T0_IBUF
    SLICE_X29Y2.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (1.373ns logic, 2.790ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1787.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=19)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X29Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.792ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1787.IMUX.33
    SLICE_X29Y2.DX       net (fanout=1)        2.263   RXD1T3_IBUF
    SLICE_X29Y2.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.373ns logic, 2.263ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1787.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=19)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X14Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.965ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 1)
  Clock Path Delay:     2.572ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1787.IMUX.35
    SLICE_X14Y2.DX       net (fanout=1)        2.186   RX_DV1_IBUF
    SLICE_X14Y2.CLK      Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.396ns logic, 2.186ns route)
                                                       (39.0% logic, 61.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1787.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X14Y2.CLK      net (fanout=19)       0.903   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (1.323ns logic, 1.249ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X31Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.177ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Clock Path Delay:     3.313ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1787.IMUX.34
    SLICE_X31Y2.AX       net (fanout=1)        1.341   RX_ER1_IBUF
    SLICE_X31Y2.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (1.174ns logic, 1.341ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1787.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X31Y2.CLK      net (fanout=19)       1.055   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.519ns logic, 1.794ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X29Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.330ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1787.IMUX.31
    SLICE_X29Y2.BX       net (fanout=1)        1.506   RXD1T1_IBUF
    SLICE_X29Y2.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (1.174ns logic, 1.506ns route)
                                                       (43.8% logic, 56.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1787.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=19)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X29Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.381ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1787.IMUX.32
    SLICE_X29Y2.CX       net (fanout=1)        1.557   RXD1T2_IBUF
    SLICE_X29Y2.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (1.174ns logic, 1.557ns route)
                                                       (43.0% logic, 57.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1787.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=19)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.992ns|     24.469ns|            0|            0|    152669028|      2022526|
| TS_CLK_80MHz                  |     12.500ns|     12.211ns|          N/A|            0|            0|       483695|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.575ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.735(R)|      SLOW  |   -0.465(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.541(R)|      SLOW  |    0.670(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.591(R)|      SLOW  |    0.619(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.208(R)|      SLOW  |    0.035(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.035(R)|      SLOW  |    0.228(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.391(R)|      FAST  |    0.823(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    5.702(R)|      SLOW  |   -2.559(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    4.071(R)|      SLOW  |   -1.375(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |    6.196(R)|      SLOW  |   -3.190(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    1.738(R)|      SLOW  |   -0.463(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    1.340(R)|      SLOW  |   -0.076(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    6.292(R)|      SLOW  |   -3.220(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.008(R)|      SLOW  |   -0.596(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    4.171(R)|      SLOW  |   -2.304(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |   10.158(R)|      SLOW  |   -5.578(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    8.985(R)|      SLOW  |   -4.805(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    8.697(R)|      SLOW  |   -4.776(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    8.215(R)|      SLOW  |   -4.437(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    8.531(R)|      SLOW  |   -4.618(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    7.638(R)|      SLOW  |   -4.016(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    8.575(R)|      SLOW  |   -4.731(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    3.029(R)|      SLOW  |   -1.325(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.326(R)|      SLOW  |   -0.838(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.820(R)|      SLOW  |   -1.779(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    5.090(R)|      SLOW  |   -1.990(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.452(R)|      SLOW  |         3.786(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        11.735(R)|      SLOW  |         6.181(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         9.506(R)|      SLOW  |         5.191(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         8.964(R)|      SLOW  |         4.841(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         7.443(R)|      SLOW  |         3.882(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.362(R)|      SLOW  |         5.185(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.026(R)|      SLOW  |         5.496(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.999(R)|      SLOW  |         4.774(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        24.736(R)|      SLOW  |         7.185(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        23.122(R)|      SLOW  |         9.023(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        18.389(R)|      SLOW  |         8.516(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |        10.941(R)|      SLOW  |         6.092(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |        11.534(R)|      SLOW  |         6.498(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.719(R)|      SLOW  |         5.366(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.822(R)|      SLOW  |         4.217(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.594(R)|      SLOW  |         5.285(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.748(R)|      SLOW  |         4.841(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.409(R)|      SLOW  |         4.581(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.725(R)|      SLOW  |         6.018(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.299|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   32.307|   17.294|    3.734|    2.950|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   24.727|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 10.082; Ideal Clock Offset To Actual Clock -7.383; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    5.702(R)|      SLOW  |   -2.559(R)|      FAST  |   19.298|    2.559|        8.369|
SRI_RX<1>         |    4.071(R)|      SLOW  |   -1.375(R)|      FAST  |   20.929|    1.375|        9.777|
iE_stop           |    6.196(R)|      SLOW  |   -3.190(R)|      FAST  |   18.804|    3.190|        7.807|
iHHB_MPG_A        |    1.738(R)|      SLOW  |   -0.463(R)|      SLOW  |   23.262|    0.463|       11.400|
iHHB_MPG_B        |    1.340(R)|      SLOW  |   -0.076(R)|      SLOW  |   23.660|    0.076|       11.792|
iLIO_DI           |    6.292(R)|      SLOW  |   -3.220(R)|      FAST  |   18.708|    3.220|        7.744|
iMPG_A            |    2.008(R)|      SLOW  |   -0.596(R)|      FAST  |   22.992|    0.596|       11.198|
iMPG_B            |    4.171(R)|      SLOW  |   -2.304(R)|      FAST  |   20.829|    2.304|        9.263|
iMPG_DI<0>        |   10.158(R)|      SLOW  |   -5.578(R)|      FAST  |   14.842|    5.578|        4.632|
iMPG_DI<1>        |    8.985(R)|      SLOW  |   -4.805(R)|      FAST  |   16.015|    4.805|        5.605|
iMPG_DI<2>        |    8.697(R)|      SLOW  |   -4.776(R)|      FAST  |   16.303|    4.776|        5.764|
iMPG_DI<3>        |    8.215(R)|      SLOW  |   -4.437(R)|      FAST  |   16.785|    4.437|        6.174|
iMPG_DI<4>        |    8.531(R)|      SLOW  |   -4.618(R)|      FAST  |   16.469|    4.618|        5.926|
iMPG_DI<5>        |    7.638(R)|      SLOW  |   -4.016(R)|      FAST  |   17.362|    4.016|        6.673|
iMPG_DI<6>        |    8.575(R)|      SLOW  |   -4.731(R)|      FAST  |   16.425|    4.731|        5.847|
iXY2_STS          |    3.029(R)|      SLOW  |   -1.325(R)|      FAST  |   21.971|    1.325|       10.323|
lb_cs_n           |    3.326(R)|      SLOW  |   -0.838(R)|      FAST  |   21.674|    0.838|       10.418|
lb_rd_n           |    4.820(R)|      SLOW  |   -1.779(R)|      FAST  |   20.180|    1.779|        9.201|
lb_wr_n           |    5.090(R)|      SLOW  |   -1.990(R)|      FAST  |   19.910|    1.990|        8.960|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.158|         -  |      -0.076|         -  |   14.842|    0.076|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.558; Ideal Clock Offset To Actual Clock 14.456; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.735(R)|      SLOW  |   -0.465(R)|      SLOW  |    4.265|   34.465|      -15.100|
RXD1T1            |    0.541(R)|      SLOW  |    0.670(R)|      SLOW  |    5.459|   33.330|      -13.936|
RXD1T2            |    0.591(R)|      SLOW  |    0.619(R)|      SLOW  |    5.409|   33.381|      -13.986|
RXD1T3            |    1.208(R)|      SLOW  |    0.035(R)|      SLOW  |    4.792|   33.965|      -14.587|
RX_DV1            |    1.035(R)|      SLOW  |    0.228(R)|      SLOW  |    4.965|   33.772|      -14.404|
RX_ER1            |    0.391(R)|      FAST  |    0.823(R)|      SLOW  |    5.609|   33.177|      -13.784|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.735|         -  |       0.823|         -  |    4.265|   33.177|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 17.293 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       11.735|      SLOW  |        6.181|      FAST  |         4.292|
SRI_RTS<1>                                     |        9.506|      SLOW  |        5.191|      FAST  |         2.063|
SRI_TX<0>                                      |        8.964|      SLOW  |        4.841|      FAST  |         1.521|
SRI_TX<1>                                      |        7.443|      SLOW  |        3.882|      FAST  |         0.000|
lb_int                                         |        9.362|      SLOW  |        5.185|      FAST  |         1.919|
led_1                                          |       11.026|      SLOW  |        5.496|      FAST  |         3.583|
oLIO_DO                                        |        8.999|      SLOW  |        4.774|      FAST  |         1.556|
oLaser1                                        |       24.736|      SLOW  |        7.185|      FAST  |        17.293|
oLaser2                                        |       23.122|      SLOW  |        9.023|      FAST  |        15.679|
oLaserOn                                       |       18.389|      SLOW  |        8.516|      FAST  |        10.946|
oSPIDAC_CLK                                    |       10.941|      SLOW  |        6.092|      FAST  |         3.498|
oSPIDAC_CSn                                    |       11.534|      SLOW  |        6.498|      FAST  |         4.091|
oSPIDAC_DO                                     |        9.719|      SLOW  |        5.366|      FAST  |         2.276|
oXY2_CLK                                       |        7.822|      SLOW  |        4.217|      FAST  |         0.379|
oXY2_DAT<0>                                    |        9.594|      SLOW  |        5.285|      FAST  |         2.151|
oXY2_DAT<1>                                    |        8.748|      SLOW  |        4.841|      FAST  |         1.305|
oXY2_DAT<2>                                    |        8.409|      SLOW  |        4.581|      FAST  |         0.966|
oXY2_FS                                        |       10.725|      SLOW  |        6.018|      FAST  |         3.282|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.452|      SLOW  |        3.786|      FAST  |         0.036|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 154840731 paths, 2 nets, and 65824 connections

Design statistics:
   Minimum period:  34.588ns{1}   (Maximum frequency:  28.912MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  10.158ns
   Minimum output required time after clock:  24.736ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 13:27:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 301 MB



