{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762620944216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762620944216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 13:55:44 2025 " "Processing started: Sat Nov 08 13:55:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762620944216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762620944216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Colores -c Colores " "Command: quartus_map --read_settings_files=on --write_settings_files=off Colores -c Colores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762620944216 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762620944510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Colores-fnc " "Found design unit 1: Colores-fnc" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762620944894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Colores " "Found entity 1: Colores" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762620944894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762620944894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Colores " "Elaborating entity \"Colores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762620944921 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INICIO Colores.vhd(34) " "VHDL Process Statement warning at Colores.vhd(34): signal \"INICIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762620944923 "|Colores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CJ1 Colores.vhd(32) " "VHDL Process Statement warning at Colores.vhd(32): inferring latch(es) for signal or variable \"CJ1\", which holds its previous value in one or more paths through the process" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1762620944924 "|Colores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INICIO Colores.vhd(58) " "VHDL Process Statement warning at Colores.vhd(58): signal \"INICIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762620944924 "|Colores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CJ2 Colores.vhd(56) " "VHDL Process Statement warning at Colores.vhd(56): inferring latch(es) for signal or variable \"CJ2\", which holds its previous value in one or more paths through the process" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1762620944924 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[0\] Colores.vhd(56) " "Inferred latch for \"CJ2\[0\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[1\] Colores.vhd(56) " "Inferred latch for \"CJ2\[1\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[2\] Colores.vhd(56) " "Inferred latch for \"CJ2\[2\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[3\] Colores.vhd(56) " "Inferred latch for \"CJ2\[3\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[4\] Colores.vhd(56) " "Inferred latch for \"CJ2\[4\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[5\] Colores.vhd(56) " "Inferred latch for \"CJ2\[5\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[6\] Colores.vhd(56) " "Inferred latch for \"CJ2\[6\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[7\] Colores.vhd(56) " "Inferred latch for \"CJ2\[7\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[8\] Colores.vhd(56) " "Inferred latch for \"CJ2\[8\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[9\] Colores.vhd(56) " "Inferred latch for \"CJ2\[9\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[10\] Colores.vhd(56) " "Inferred latch for \"CJ2\[10\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[11\] Colores.vhd(56) " "Inferred latch for \"CJ2\[11\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[12\] Colores.vhd(56) " "Inferred latch for \"CJ2\[12\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[13\] Colores.vhd(56) " "Inferred latch for \"CJ2\[13\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944970 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[14\] Colores.vhd(56) " "Inferred latch for \"CJ2\[14\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[15\] Colores.vhd(56) " "Inferred latch for \"CJ2\[15\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[16\] Colores.vhd(56) " "Inferred latch for \"CJ2\[16\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[17\] Colores.vhd(56) " "Inferred latch for \"CJ2\[17\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[18\] Colores.vhd(56) " "Inferred latch for \"CJ2\[18\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[19\] Colores.vhd(56) " "Inferred latch for \"CJ2\[19\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[20\] Colores.vhd(56) " "Inferred latch for \"CJ2\[20\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[21\] Colores.vhd(56) " "Inferred latch for \"CJ2\[21\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[22\] Colores.vhd(56) " "Inferred latch for \"CJ2\[22\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ2\[23\] Colores.vhd(56) " "Inferred latch for \"CJ2\[23\]\" at Colores.vhd(56)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[0\] Colores.vhd(32) " "Inferred latch for \"CJ1\[0\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[1\] Colores.vhd(32) " "Inferred latch for \"CJ1\[1\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[2\] Colores.vhd(32) " "Inferred latch for \"CJ1\[2\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[3\] Colores.vhd(32) " "Inferred latch for \"CJ1\[3\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[4\] Colores.vhd(32) " "Inferred latch for \"CJ1\[4\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[5\] Colores.vhd(32) " "Inferred latch for \"CJ1\[5\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[6\] Colores.vhd(32) " "Inferred latch for \"CJ1\[6\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[7\] Colores.vhd(32) " "Inferred latch for \"CJ1\[7\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944971 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[8\] Colores.vhd(32) " "Inferred latch for \"CJ1\[8\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[9\] Colores.vhd(32) " "Inferred latch for \"CJ1\[9\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[10\] Colores.vhd(32) " "Inferred latch for \"CJ1\[10\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[11\] Colores.vhd(32) " "Inferred latch for \"CJ1\[11\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[12\] Colores.vhd(32) " "Inferred latch for \"CJ1\[12\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[13\] Colores.vhd(32) " "Inferred latch for \"CJ1\[13\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[14\] Colores.vhd(32) " "Inferred latch for \"CJ1\[14\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[15\] Colores.vhd(32) " "Inferred latch for \"CJ1\[15\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[16\] Colores.vhd(32) " "Inferred latch for \"CJ1\[16\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[17\] Colores.vhd(32) " "Inferred latch for \"CJ1\[17\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[18\] Colores.vhd(32) " "Inferred latch for \"CJ1\[18\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[19\] Colores.vhd(32) " "Inferred latch for \"CJ1\[19\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[20\] Colores.vhd(32) " "Inferred latch for \"CJ1\[20\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[21\] Colores.vhd(32) " "Inferred latch for \"CJ1\[21\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944972 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[22\] Colores.vhd(32) " "Inferred latch for \"CJ1\[22\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944973 "|Colores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CJ1\[23\] Colores.vhd(32) " "Inferred latch for \"CJ1\[23\]\" at Colores.vhd(32)" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762620944973 "|Colores"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "colorj1\[14\] GND " "Pin \"colorj1\[14\]\" is stuck at GND" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762620946000 "|Colores|colorj1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colorj1\[15\] GND " "Pin \"colorj1\[15\]\" is stuck at GND" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762620946000 "|Colores|colorj1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colorj2\[23\] VCC " "Pin \"colorj2\[23\]\" is stuck at VCC" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762620946000 "|Colores|colorj2[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1762620946000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1762620946102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1762620946474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762620946474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1078 " "Implemented 1078 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1762620946546 ""} { "Info" "ICUT_CUT_TM_OPINS" "436 " "Implemented 436 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1762620946546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "624 " "Implemented 624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1762620946546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1762620946546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762620946564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 13:55:46 2025 " "Processing ended: Sat Nov 08 13:55:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762620946564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762620946564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762620946564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762620946564 ""}
