# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/RMAP_Memory_FFEE_DEB_Area/Development/Testbench/RMAP_Memory_FFEE_DEB_Area_tb.mpf
# Loading project RMAP_Memory_FFEE_DEB_Area_tb
# Compile of fdrm_avalon_mm_rmap_ffee_deb_pkg.vhd was successful.
# Compile of fdrm_rmap_mem_area_ffee_deb_pkg.vhd was successful.
# Compile of fdrm_rmap_mem_area_ffee_deb_arbiter_ent.vhd was successful.
# Compile of fdrm_rmap_mem_area_ffee_deb_read_ent.vhd was successful.
# Compile of fdrm_rmap_mem_area_ffee_deb_write_ent.vhd was successful.
# Compile of fdrm_avm_rmap_ffee_deb_pkg.vhd was successful.
# Compile of fdrm_avm_rmap_ffee_deb_read_ent.vhd was successful.
# Compile of fdrm_avm_rmap_ffee_deb_write_ent.vhd was successful.
# Compile of fdrm_rmap_memory_ffee_deb_area_top.vhd was successful.
# Compile of rmap_avalon_stimuli.vhd was successful.
# Compile of fdrm_tb_avs_pkg.vhd was successful.
# Compile of fdrm_tb_avs_write_ent.vhd was successful.
# Compile of fdrm_tb_avs_read_ent.vhd was successful.
# Compile of fee_0_rmap_stimuli.vhd was successful.
# Compile of testbench_top.vhd failed with 65 errors.
# 15 compiles, 1 failed with 65 errors.
