Protel Design System Design Rule Check
PCB File : C:\Users\DELL\Downloads\Node\Node_PCB.PcbDoc
Date     : 10/17/2024
Time     : 3:22:53 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.31mm) (All),(All)
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-10(68.298mm,39.889mm) on Top Layer And Pad STM32-11(68.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-10(68.298mm,39.889mm) on Top Layer And Pad STM32-9(67.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-10(68.298mm,39.889mm) on Top Layer And Track (67.798mm,33.929mm)(67.798mm,39.259mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-10(68.298mm,39.889mm) on Top Layer And Track (68.798mm,36.612mm)(68.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-11(68.798mm,39.889mm) on Top Layer And Pad STM32-12(69.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-11(68.798mm,39.889mm) on Top Layer And Track (68.298mm,39.889mm)(68.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-11(68.798mm,39.889mm) on Top Layer And Track (69.298mm,36.874mm)(69.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-12(69.298mm,39.889mm) on Top Layer And Track (68.798mm,36.612mm)(68.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-13(70.728mm,41.319mm) on Top Layer And Pad STM32-14(70.728mm,41.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-13(70.728mm,41.319mm) on Top Layer And Track (71.358mm,41.809mm)(72.341mm,41.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-14(70.728mm,41.819mm) on Top Layer And Pad STM32-15(70.728mm,42.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-14(70.728mm,41.819mm) on Top Layer And Track (70.983mm,41.319mm)(70.993mm,41.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-14(70.728mm,41.819mm) on Top Layer And Track (70.993mm,31.115mm)(70.993mm,41.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-14(70.728mm,41.819mm) on Top Layer And Track (71.358mm,42.309mm)(74.908mm,42.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-15(70.728mm,42.319mm) on Top Layer And Pad STM32-16(70.728mm,42.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-15(70.728mm,42.319mm) on Top Layer And Track (71.358mm,41.809mm)(72.341mm,41.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.205mm < 0.31mm) Between Pad STM32-15(70.728mm,42.319mm) on Top Layer And Track (71.501mm,42.809mm)(75.77mm,42.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-16(70.728mm,42.819mm) on Top Layer And Pad STM32-17(70.728mm,43.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-16(70.728mm,42.819mm) on Top Layer And Track (71.358mm,42.309mm)(74.908mm,42.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-16(70.728mm,42.819mm) on Top Layer And Track (71.358mm,43.309mm)(75.977mm,43.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-17(70.728mm,43.319mm) on Top Layer And Pad STM32-18(70.728mm,43.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-17(70.728mm,43.319mm) on Top Layer And Track (70.728mm,43.819mm)(71.348mm,43.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-17(70.728mm,43.319mm) on Top Layer And Track (71.348mm,43.819mm)(71.358mm,43.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-17(70.728mm,43.319mm) on Top Layer And Track (71.358mm,43.809mm)(76.714mm,43.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.224mm < 0.31mm) Between Pad STM32-17(70.728mm,43.319mm) on Top Layer And Track (71.501mm,42.809mm)(75.77mm,42.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-18(70.728mm,43.819mm) on Top Layer And Pad STM32-19(70.728mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-18(70.728mm,43.819mm) on Top Layer And Track (70.728mm,44.319mm)(80.504mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-18(70.728mm,43.819mm) on Top Layer And Track (71.358mm,43.309mm)(75.977mm,43.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-19(70.728mm,44.319mm) on Top Layer And Pad STM32-20(70.728mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-19(70.728mm,44.319mm) on Top Layer And Track (70.728mm,43.819mm)(71.348mm,43.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-19(70.728mm,44.319mm) on Top Layer And Track (70.728mm,44.819mm)(77.929mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-19(70.728mm,44.319mm) on Top Layer And Track (71.348mm,43.819mm)(71.358mm,43.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-19(70.728mm,44.319mm) on Top Layer And Track (71.358mm,43.809mm)(76.714mm,43.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-2(64.298mm,39.889mm) on Top Layer And Pad STM32-3(64.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-2(64.298mm,39.889mm) on Top Layer And Track (64.391mm,38.608mm)(64.788mm,39.005mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-2(64.298mm,39.889mm) on Top Layer And Track (64.788mm,39.005mm)(64.788mm,39.259mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-20(70.728mm,44.819mm) on Top Layer And Pad STM32-21(70.728mm,45.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-20(70.728mm,44.819mm) on Top Layer And Track (70.728mm,44.319mm)(80.504mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-20(70.728mm,44.819mm) on Top Layer And Track (70.728mm,45.319mm)(76.307mm,45.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-21(70.728mm,45.319mm) on Top Layer And Pad STM32-22(70.728mm,45.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-21(70.728mm,45.319mm) on Top Layer And Track (70.728mm,44.819mm)(77.929mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-21(70.728mm,45.319mm) on Top Layer And Track (71.358mm,45.829mm)(71.419mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-21(70.728mm,45.319mm) on Top Layer And Track (71.419mm,45.829mm)(71.419mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-21(70.728mm,45.319mm) on Top Layer And Track (71.419mm,45.829mm)(71.819mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-22(70.728mm,45.819mm) on Top Layer And Pad STM32-23(70.728mm,46.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-22(70.728mm,45.819mm) on Top Layer And Track (70.728mm,45.319mm)(76.307mm,45.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-22(70.728mm,45.819mm) on Top Layer And Track (71.358mm,46.329mm)(71.612mm,46.329mm) on Top Layer 
   Violation between Clearance Constraint: (0.253mm < 0.31mm) Between Pad STM32-22(70.728mm,45.819mm) on Top Layer And Track (71.612mm,46.329mm)(72.136mm,46.853mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-23(70.728mm,46.319mm) on Top Layer And Pad STM32-24(70.728mm,46.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-23(70.728mm,46.319mm) on Top Layer And Track (69.788mm,47.759mm)(70.728mm,46.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-23(70.728mm,46.319mm) on Top Layer And Track (70.485mm,46.829mm)(70.495mm,46.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-23(70.728mm,46.319mm) on Top Layer And Track (70.495mm,46.819mm)(70.728mm,46.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-23(70.728mm,46.319mm) on Top Layer And Track (71.358mm,45.829mm)(71.419mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-23(70.728mm,46.319mm) on Top Layer And Track (71.419mm,45.829mm)(71.419mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-23(70.728mm,46.319mm) on Top Layer And Track (71.419mm,45.829mm)(71.819mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-24(70.728mm,46.819mm) on Top Layer And Track (71.358mm,46.329mm)(71.612mm,46.329mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-24(70.728mm,46.819mm) on Top Layer And Track (71.612mm,46.329mm)(72.136mm,46.853mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-25(69.298mm,48.249mm) on Top Layer And Pad STM32-26(68.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-25(69.298mm,48.249mm) on Top Layer And Track (68.798mm,48.249mm)(68.798mm,54.011mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-25(69.298mm,48.249mm) on Top Layer And Track (69.788mm,47.759mm)(69.788mm,48.032mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-25(69.298mm,48.249mm) on Top Layer And Track (69.788mm,47.759mm)(70.728mm,46.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-25(69.298mm,48.249mm) on Top Layer And Track (69.788mm,48.032mm)(69.798mm,48.042mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-25(69.298mm,48.249mm) on Top Layer And Track (69.798mm,48.042mm)(69.798mm,54.425mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-26(68.798mm,48.249mm) on Top Layer And Pad STM32-27(68.298mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-26(68.798mm,48.249mm) on Top Layer And Track (68.298mm,48.249mm)(68.298mm,53.749mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-26(68.798mm,48.249mm) on Top Layer And Track (69.298mm,48.249mm)(69.298mm,54.218mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-27(68.298mm,48.249mm) on Top Layer And Pad STM32-28(67.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-27(68.298mm,48.249mm) on Top Layer And Track (67.798mm,48.249mm)(67.798mm,53.432mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-27(68.298mm,48.249mm) on Top Layer And Track (68.798mm,48.249mm)(68.798mm,54.011mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-28(67.798mm,48.249mm) on Top Layer And Pad STM32-29(67.298mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-28(67.798mm,48.249mm) on Top Layer And Track (67.298mm,48.249mm)(67.298mm,53.225mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-28(67.798mm,48.249mm) on Top Layer And Track (68.298mm,48.249mm)(68.298mm,53.749mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-29(67.298mm,48.249mm) on Top Layer And Pad STM32-30(66.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-29(67.298mm,48.249mm) on Top Layer And Track (66.798mm,48.249mm)(66.798mm,52.963mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-29(67.298mm,48.249mm) on Top Layer And Track (67.798mm,48.249mm)(67.798mm,53.432mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-3(64.798mm,39.889mm) on Top Layer And Pad STM32-4(65.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-3(64.798mm,39.889mm) on Top Layer And Track (65.298mm,38.808mm)(65.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-30(66.798mm,48.249mm) on Top Layer And Pad STM32-31(66.298mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-30(66.798mm,48.249mm) on Top Layer And Track (66.296mm,48.251mm)(66.298mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-30(66.798mm,48.249mm) on Top Layer And Track (66.298mm,48.249mm)(66.298mm,52.574mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-30(66.798mm,48.249mm) on Top Layer And Track (67.298mm,48.249mm)(67.298mm,53.225mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-31(66.298mm,48.249mm) on Top Layer And Pad STM32-32(65.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-31(66.298mm,48.249mm) on Top Layer And Track (66.798mm,48.249mm)(66.798mm,52.963mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-32(65.798mm,48.249mm) on Top Layer And Pad STM32-33(65.298mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Pad STM32-32(65.798mm,48.249mm) on Top Layer And Track (66.296mm,48.251mm)(66.298mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-32(65.798mm,48.249mm) on Top Layer And Track (66.298mm,48.249mm)(66.298mm,52.574mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-33(65.298mm,48.249mm) on Top Layer And Pad STM32-34(64.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-33(65.298mm,48.249mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-33(65.298mm,48.249mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,49.502mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-34(64.798mm,48.249mm) on Top Layer And Pad STM32-35(64.298mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-34(64.798mm,48.249mm) on Top Layer And Track (64.288mm,48.879mm)(64.288mm,49.305mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-34(64.798mm,48.249mm) on Top Layer And Track (64.288mm,48.879mm)(64.298mm,48.869mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-34(64.798mm,48.249mm) on Top Layer And Track (64.298mm,48.249mm)(64.298mm,48.869mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-35(64.298mm,48.249mm) on Top Layer And Pad STM32-36(63.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-35(64.298mm,48.249mm) on Top Layer And Track (34.163mm,48.514mm)(63.788mm,48.514mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-35(64.298mm,48.249mm) on Top Layer And Track (63.788mm,48.514mm)(63.798mm,48.504mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-35(64.298mm,48.249mm) on Top Layer And Track (63.798mm,48.249mm)(63.798mm,48.504mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-35(64.298mm,48.249mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-35(64.298mm,48.249mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,49.502mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-36(63.798mm,48.249mm) on Top Layer And Track (64.288mm,48.879mm)(64.288mm,49.305mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-36(63.798mm,48.249mm) on Top Layer And Track (64.288mm,48.879mm)(64.298mm,48.869mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-36(63.798mm,48.249mm) on Top Layer And Track (64.298mm,48.249mm)(64.298mm,48.869mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-37(62.368mm,46.819mm) on Top Layer And Pad STM32-38(62.368mm,46.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-38(62.368mm,46.319mm) on Top Layer And Pad STM32-39(62.368mm,45.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-38(62.368mm,46.319mm) on Top Layer And Track (17.798mm,45.829mm)(62.358mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-38(62.368mm,46.319mm) on Top Layer And Track (30.783mm,46.819mm)(62.368mm,46.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-38(62.368mm,46.319mm) on Top Layer And Track (62.358mm,45.829mm)(62.368mm,45.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-39(62.368mm,45.819mm) on Top Layer And Pad STM32-40(62.368mm,45.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-39(62.368mm,45.819mm) on Top Layer And Track (18.972mm,45.319mm)(61.738mm,45.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-4(65.298mm,39.889mm) on Top Layer And Pad STM32-5(65.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.253mm < 0.31mm) Between Pad STM32-4(65.298mm,39.889mm) on Top Layer And Track (64.391mm,38.608mm)(64.788mm,39.005mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-4(65.298mm,39.889mm) on Top Layer And Track (64.788mm,39.005mm)(64.788mm,39.259mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-4(65.298mm,39.889mm) on Top Layer And Track (65.798mm,38.601mm)(65.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-40(62.368mm,45.319mm) on Top Layer And Pad STM32-41(62.368mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-40(62.368mm,45.319mm) on Top Layer And Track (17.798mm,45.829mm)(62.358mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-40(62.368mm,45.319mm) on Top Layer And Track (20.103mm,44.819mm)(62.368mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-40(62.368mm,45.319mm) on Top Layer And Track (62.358mm,45.829mm)(62.368mm,45.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-40(62.368mm,45.319mm) on Top Layer And Track (62.368mm,44.819mm)(62.368mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-41(62.368mm,44.819mm) on Top Layer And Pad STM32-42(62.368mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-41(62.368mm,44.819mm) on Top Layer And Track (18.972mm,45.319mm)(61.738mm,45.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-41(62.368mm,44.819mm) on Top Layer And Track (21mm,44.319mm)(62.368mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-42(62.368mm,44.319mm) on Top Layer And Pad STM32-43(62.368mm,43.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-42(62.368mm,44.319mm) on Top Layer And Track (20.103mm,44.819mm)(62.368mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-42(62.368mm,44.319mm) on Top Layer And Track (21.385mm,43.819mm)(62.368mm,43.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-42(62.368mm,44.319mm) on Top Layer And Track (62.368mm,44.819mm)(62.368mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-43(62.368mm,43.819mm) on Top Layer And Pad STM32-44(62.368mm,43.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-43(62.368mm,43.819mm) on Top Layer And Track (21mm,44.319mm)(62.368mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-43(62.368mm,43.819mm) on Top Layer And Track (27.805mm,43.319mm)(62.368mm,43.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-44(62.368mm,43.319mm) on Top Layer And Pad STM32-45(62.368mm,42.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-44(62.368mm,43.319mm) on Top Layer And Track (21.385mm,43.819mm)(62.368mm,43.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-44(62.368mm,43.319mm) on Top Layer And Track (60.24mm,42.809mm)(62.358mm,42.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-44(62.368mm,43.319mm) on Top Layer And Track (62.358mm,42.809mm)(62.368mm,42.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-45(62.368mm,42.819mm) on Top Layer And Pad STM32-46(62.368mm,42.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-45(62.368mm,42.819mm) on Top Layer And Track (27.805mm,43.319mm)(62.368mm,43.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-46(62.368mm,42.319mm) on Top Layer And Pad STM32-47(62.368mm,41.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-46(62.368mm,42.319mm) on Top Layer And Track (43.216mm,41.819mm)(62.368mm,41.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-46(62.368mm,42.319mm) on Top Layer And Track (60.24mm,42.809mm)(62.358mm,42.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Pad STM32-46(62.368mm,42.319mm) on Top Layer And Track (62.358mm,42.809mm)(62.368mm,42.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-47(62.368mm,41.819mm) on Top Layer And Pad STM32-48(62.368mm,41.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-47(62.368mm,41.819mm) on Top Layer And Track (43.911mm,41.319mm)(62.368mm,41.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-48(62.368mm,41.319mm) on Top Layer And Track (43.216mm,41.819mm)(62.368mm,41.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-5(65.798mm,39.889mm) on Top Layer And Pad STM32-6(66.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-5(65.798mm,39.889mm) on Top Layer And Track (65.298mm,38.808mm)(65.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-5(65.798mm,39.889mm) on Top Layer And Track (66.298mm,38.394mm)(66.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-5(65.798mm,39.889mm) on Top Layer And Track (66.298mm,39.889mm)(66.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-6(66.298mm,39.889mm) on Top Layer And Pad STM32-7(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-6(66.298mm,39.889mm) on Top Layer And Track (65.798mm,38.601mm)(65.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-6(66.298mm,39.889mm) on Top Layer And Track (66.798mm,38.187mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-6(66.298mm,39.889mm) on Top Layer And Track (66.798mm,39.889mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-7(66.798mm,39.889mm) on Top Layer And Pad STM32-8(67.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-7(66.798mm,39.889mm) on Top Layer And Track (66.298mm,38.394mm)(66.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-7(66.798mm,39.889mm) on Top Layer And Track (66.298mm,39.889mm)(66.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-7(66.798mm,39.889mm) on Top Layer And Track (67.298mm,37.98mm)(67.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-7(66.798mm,39.889mm) on Top Layer And Track (67.298mm,39.889mm)(67.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.22mm < 0.31mm) Between Pad STM32-8(67.298mm,39.889mm) on Top Layer And Pad STM32-9(67.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-8(67.298mm,39.889mm) on Top Layer And Track (66.798mm,38.187mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-8(67.298mm,39.889mm) on Top Layer And Track (66.798mm,39.889mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-8(67.298mm,39.889mm) on Top Layer And Track (67.798mm,33.929mm)(67.798mm,39.259mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-9(67.798mm,39.889mm) on Top Layer And Track (67.298mm,37.98mm)(67.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-9(67.798mm,39.889mm) on Top Layer And Track (67.298mm,39.889mm)(67.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Pad STM32-9(67.798mm,39.889mm) on Top Layer And Track (68.298mm,39.889mm)(68.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.31mm) Between Text "" (0.127mm,29.718mm) on Top Layer And Track (0mm,0mm)(0mm,89.916mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (17.798mm,45.829mm)(62.358mm,45.829mm) on Top Layer And Track (18.972mm,45.319mm)(61.738mm,45.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (18.972mm,45.319mm)(61.738mm,45.319mm) on Top Layer And Track (19.558mm,44.274mm)(20.103mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (18.972mm,45.319mm)(61.738mm,45.319mm) on Top Layer And Track (20.103mm,44.819mm)(62.368mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (20.103mm,44.819mm)(62.368mm,44.819mm) on Top Layer And Track (21mm,44.319mm)(62.368mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (21.209mm,43.643mm)(21.385mm,43.819mm) on Top Layer And Track (21mm,44.319mm)(62.368mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (21.385mm,43.819mm)(62.368mm,43.819mm) on Top Layer And Track (21mm,44.319mm)(62.368mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (21.385mm,43.819mm)(62.368mm,43.819mm) on Top Layer And Track (26.416mm,41.93mm)(27.805mm,43.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (21.385mm,43.819mm)(62.368mm,43.819mm) on Top Layer And Track (27.805mm,43.319mm)(62.368mm,43.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (21mm,44.319mm)(62.368mm,44.319mm) on Top Layer And Track (62.368mm,44.819mm)(62.368mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (27.805mm,43.319mm)(62.368mm,43.319mm) on Top Layer And Track (59.976mm,42.545mm)(60.24mm,42.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (27.805mm,43.319mm)(62.368mm,43.319mm) on Top Layer And Track (60.24mm,42.809mm)(62.358mm,42.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (27.805mm,43.319mm)(62.368mm,43.319mm) on Top Layer And Track (62.358mm,42.809mm)(62.368mm,42.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.274mm < 0.31mm) Between Track (27.805mm,43.319mm)(62.368mm,43.319mm) on Top Layer And Via (58.293mm,42.545mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (34.163mm,48.514mm)(63.788mm,48.514mm) on Top Layer And Track (64.298mm,48.249mm)(64.298mm,48.869mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (42.926mm,40.334mm)(43.911mm,41.319mm) on Top Layer And Track (43.216mm,41.819mm)(62.368mm,41.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (42.926mm,40.334mm)(43.911mm,41.319mm) on Top Layer And Track (43.942mm,27.933mm)(43.942mm,40.643mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (42.926mm,40.334mm)(43.911mm,41.319mm) on Top Layer And Track (43.942mm,40.643mm)(44.118mm,40.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (42.926mm,40.334mm)(43.911mm,41.319mm) on Top Layer And Track (44.118mm,40.819mm)(60.96mm,40.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (43.216mm,41.819mm)(62.368mm,41.819mm) on Top Layer And Track (43.911mm,41.319mm)(62.368mm,41.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.226mm < 0.31mm) Between Track (43.216mm,41.819mm)(62.368mm,41.819mm) on Top Layer And Via (58.293mm,42.545mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (43.911mm,41.319mm)(62.368mm,41.319mm) on Top Layer And Track (43.942mm,40.643mm)(44.118mm,40.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (43.911mm,41.319mm)(62.368mm,41.319mm) on Top Layer And Track (44.118mm,40.819mm)(60.96mm,40.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (43.911mm,41.319mm)(62.368mm,41.319mm) on Top Layer And Track (60.96mm,40.819mm)(61.333mm,40.446mm) on Top Layer 
   Violation between Clearance Constraint: (0.26mm < 0.31mm) Between Track (44.118mm,40.819mm)(60.96mm,40.819mm) on Top Layer And Track (44.831mm,40.083mm)(45.007mm,40.259mm) on Top Layer 
   Violation between Clearance Constraint: (0.26mm < 0.31mm) Between Track (44.118mm,40.819mm)(60.96mm,40.819mm) on Top Layer And Track (45.007mm,40.259mm)(60.403mm,40.259mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (56.896mm,35.967mm)(57.505mm,36.576mm) on Top Layer And Track (57.13mm,37.084mm)(64.281mm,37.084mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (57.13mm,37.084mm)(64.281mm,37.084mm) on Top Layer And Track (57.505mm,36.576mm)(64.48mm,36.576mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (57.13mm,37.084mm)(64.281mm,37.084mm) on Top Layer And Track (60.579mm,37.846mm)(60.833mm,37.592mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (57.13mm,37.084mm)(64.281mm,37.084mm) on Top Layer And Track (60.833mm,37.592mm)(64.082mm,37.592mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (57.13mm,37.084mm)(64.281mm,37.084mm) on Top Layer And Track (64.082mm,37.592mm)(65.298mm,38.808mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (57.13mm,37.084mm)(64.281mm,37.084mm) on Top Layer And Track (64.48mm,36.576mm)(66.298mm,38.394mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (57.505mm,36.576mm)(64.48mm,36.576mm) on Top Layer And Track (57.531mm,35.384mm)(58.223mm,36.076mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (57.505mm,36.576mm)(64.48mm,36.576mm) on Top Layer And Track (58.223mm,36.076mm)(64.687mm,36.076mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (57.505mm,36.576mm)(64.48mm,36.576mm) on Top Layer And Track (64.281mm,37.084mm)(65.798mm,38.601mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (57.505mm,36.576mm)(64.48mm,36.576mm) on Top Layer And Track (64.687mm,36.076mm)(66.798mm,38.187mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (58.223mm,36.076mm)(64.687mm,36.076mm) on Top Layer And Track (62.357mm,35.4mm)(62.533mm,35.576mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (58.223mm,36.076mm)(64.687mm,36.076mm) on Top Layer And Track (62.533mm,35.576mm)(64.894mm,35.576mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (58.223mm,36.076mm)(64.687mm,36.076mm) on Top Layer And Track (64.48mm,36.576mm)(66.298mm,38.394mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (58.223mm,36.076mm)(64.687mm,36.076mm) on Top Layer And Track (64.894mm,35.576mm)(67.298mm,37.98mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (60.833mm,37.592mm)(64.082mm,37.592mm) on Top Layer And Track (64.281mm,37.084mm)(65.798mm,38.601mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (61.509mm,38.608mm)(64.391mm,38.608mm) on Top Layer And Track (64.082mm,37.592mm)(65.298mm,38.808mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (62.533mm,35.576mm)(64.894mm,35.576mm) on Top Layer And Track (64.687mm,36.076mm)(66.798mm,38.187mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (62.738mm,56.134mm)(66.298mm,52.574mm) on Top Layer And Track (66.798mm,48.249mm)(66.798mm,52.963mm) on Top Layer 
   Violation between Clearance Constraint: (0.239mm < 0.31mm) Between Track (63.373mm,56.388mm)(66.798mm,52.963mm) on Top Layer And Track (64.008mm,56.515mm)(64.008mm,81.104mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (63.788mm,48.514mm)(63.798mm,48.504mm) on Top Layer And Track (64.298mm,48.249mm)(64.298mm,48.869mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (63.798mm,48.249mm)(63.798mm,48.504mm) on Top Layer And Track (64.298mm,48.249mm)(64.298mm,48.869mm) on Top Layer 
   Violation between Clearance Constraint: (0.308mm < 0.31mm) Between Track (64.008mm,56.515mm)(64.008mm,81.104mm) on Top Layer And Track (64.616mm,56.615mm)(64.616mm,78.564mm) on Top Layer 
   Violation between Clearance Constraint: (0.308mm < 0.31mm) Between Track (64.008mm,56.515mm)(64.008mm,81.104mm) on Top Layer And Track (64.616mm,56.615mm)(67.798mm,53.432mm) on Top Layer 
   Violation between Clearance Constraint: (0.308mm < 0.31mm) Between Track (64.008mm,56.515mm)(64.008mm,81.104mm) on Top Layer And Track (64.616mm,78.564mm)(64.791mm,78.74mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.008mm,56.515mm)(67.298mm,53.225mm) on Top Layer And Track (64.616mm,56.615mm)(64.616mm,78.564mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.008mm,56.515mm)(67.298mm,53.225mm) on Top Layer And Track (64.616mm,56.615mm)(67.798mm,53.432mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (64.063mm,49.53mm)(64.288mm,49.305mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,49.502mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.082mm,37.592mm)(65.298mm,38.808mm) on Top Layer And Track (64.281mm,37.084mm)(65.798mm,38.601mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.082mm,37.592mm)(65.298mm,38.808mm) on Top Layer And Track (64.788mm,39.005mm)(64.788mm,39.259mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.082mm,37.592mm)(65.298mm,38.808mm) on Top Layer And Track (65.798mm,38.601mm)(65.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.281mm,37.084mm)(65.798mm,38.601mm) on Top Layer And Track (64.48mm,36.576mm)(66.298mm,38.394mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.281mm,37.084mm)(65.798mm,38.601mm) on Top Layer And Track (65.298mm,38.808mm)(65.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.281mm,37.084mm)(65.798mm,38.601mm) on Top Layer And Track (66.298mm,38.394mm)(66.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (64.288mm,48.879mm)(64.288mm,49.305mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,49.502mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.288mm,48.879mm)(64.298mm,48.869mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,49.502mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.298mm,48.249mm)(64.298mm,48.869mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,48.249mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.298mm,48.249mm)(64.298mm,48.869mm) on Top Layer And Track (64.798mm,48.249mm)(64.798mm,49.502mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.48mm,36.576mm)(66.298mm,38.394mm) on Top Layer And Track (64.687mm,36.076mm)(66.798mm,38.187mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.48mm,36.576mm)(66.298mm,38.394mm) on Top Layer And Track (65.798mm,38.601mm)(65.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.48mm,36.576mm)(66.298mm,38.394mm) on Top Layer And Track (66.798mm,38.187mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.235mm < 0.31mm) Between Track (64.616mm,56.615mm)(64.616mm,78.564mm) on Top Layer And Track (65.151mm,56.896mm)(65.151mm,76.024mm) on Top Layer 
   Violation between Clearance Constraint: (0.235mm < 0.31mm) Between Track (64.616mm,56.615mm)(64.616mm,78.564mm) on Top Layer And Track (65.151mm,56.896mm)(68.298mm,53.749mm) on Top Layer 
   Violation between Clearance Constraint: (0.235mm < 0.31mm) Between Track (64.616mm,56.615mm)(64.616mm,78.564mm) on Top Layer And Track (65.151mm,76.024mm)(65.327mm,76.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.278mm < 0.31mm) Between Track (64.616mm,56.615mm)(67.798mm,53.432mm) on Top Layer And Track (65.151mm,56.896mm)(65.151mm,76.024mm) on Top Layer 
   Violation between Clearance Constraint: (0.278mm < 0.31mm) Between Track (64.616mm,56.615mm)(67.798mm,53.432mm) on Top Layer And Track (65.151mm,56.896mm)(68.298mm,53.749mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.616mm,56.615mm)(67.798mm,53.432mm) on Top Layer And Track (67.298mm,48.249mm)(67.298mm,53.225mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.616mm,56.615mm)(67.798mm,53.432mm) on Top Layer And Track (68.298mm,48.249mm)(68.298mm,53.749mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.687mm,36.076mm)(66.798mm,38.187mm) on Top Layer And Track (64.894mm,35.576mm)(67.298mm,37.98mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.687mm,36.076mm)(66.798mm,38.187mm) on Top Layer And Track (66.298mm,38.394mm)(66.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (64.788mm,39.005mm)(64.788mm,39.259mm) on Top Layer And Track (65.298mm,38.808mm)(65.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (64.894mm,35.576mm)(67.298mm,37.98mm) on Top Layer And Track (66.798mm,38.187mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (65.151mm,56.896mm)(65.151mm,76.024mm) on Top Layer And Track (65.659mm,57.15mm)(65.659mm,73.484mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (65.151mm,56.896mm)(65.151mm,76.024mm) on Top Layer And Track (65.659mm,57.15mm)(68.798mm,54.011mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.31mm) Between Track (65.151mm,56.896mm)(65.151mm,76.024mm) on Top Layer And Track (65.659mm,73.484mm)(65.835mm,73.66mm) on Top Layer 
   Violation between Clearance Constraint: (0.239mm < 0.31mm) Between Track (65.151mm,56.896mm)(68.298mm,53.749mm) on Top Layer And Track (65.659mm,57.15mm)(65.659mm,73.484mm) on Top Layer 
   Violation between Clearance Constraint: (0.239mm < 0.31mm) Between Track (65.151mm,56.896mm)(68.298mm,53.749mm) on Top Layer And Track (65.659mm,57.15mm)(68.798mm,54.011mm) on Top Layer 
   Violation between Clearance Constraint: (0.278mm < 0.31mm) Between Track (65.151mm,56.896mm)(68.298mm,53.749mm) on Top Layer And Track (67.798mm,48.249mm)(67.798mm,53.432mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (65.151mm,56.896mm)(68.298mm,53.749mm) on Top Layer And Track (68.798mm,48.249mm)(68.798mm,54.011mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (65.298mm,38.808mm)(65.298mm,39.889mm) on Top Layer And Track (65.798mm,38.601mm)(65.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (65.659mm,57.15mm)(68.798mm,54.011mm) on Top Layer And Track (66.294mm,57.222mm)(66.294mm,70.944mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (65.659mm,57.15mm)(68.798mm,54.011mm) on Top Layer And Track (66.294mm,57.222mm)(69.298mm,54.218mm) on Top Layer 
   Violation between Clearance Constraint: (0.239mm < 0.31mm) Between Track (65.659mm,57.15mm)(68.798mm,54.011mm) on Top Layer And Track (68.298mm,48.249mm)(68.298mm,53.749mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (65.659mm,57.15mm)(68.798mm,54.011mm) on Top Layer And Track (69.298mm,48.249mm)(69.298mm,54.218mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (65.798mm,38.601mm)(65.798mm,39.889mm) on Top Layer And Track (66.298mm,38.394mm)(66.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (66.294mm,57.222mm)(69.298mm,54.218mm) on Top Layer And Track (68.798mm,48.249mm)(68.798mm,54.011mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (66.294mm,57.222mm)(69.298mm,54.218mm) on Top Layer And Track (69.798mm,48.042mm)(69.798mm,54.425mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (66.298mm,38.394mm)(66.298mm,39.889mm) on Top Layer And Track (66.798mm,38.187mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (66.298mm,38.394mm)(66.298mm,39.889mm) on Top Layer And Track (66.798mm,39.889mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (66.298mm,39.889mm)(66.298mm,39.889mm) on Top Layer And Track (66.798mm,38.187mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (66.298mm,39.889mm)(66.298mm,39.889mm) on Top Layer And Track (66.798mm,39.889mm)(66.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (66.798mm,48.249mm)(66.798mm,52.963mm) on Top Layer And Track (67.298mm,48.249mm)(67.298mm,53.225mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (67.298mm,48.249mm)(67.298mm,53.225mm) on Top Layer And Track (67.798mm,48.249mm)(67.798mm,53.432mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (67.798mm,48.249mm)(67.798mm,53.432mm) on Top Layer And Track (68.298mm,48.249mm)(68.298mm,53.749mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (68.298mm,39.889mm)(68.298mm,39.889mm) on Top Layer And Track (68.798mm,36.612mm)(68.798mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (68.298mm,48.249mm)(68.298mm,53.749mm) on Top Layer And Track (68.798mm,48.249mm)(68.798mm,54.011mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (68.798mm,36.612mm)(68.798mm,39.889mm) on Top Layer And Track (69.298mm,36.874mm)(69.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (68.798mm,36.612mm)(68.798mm,39.889mm) on Top Layer And Track (69.298mm,36.874mm)(70.358mm,35.814mm) on Top Layer 
   Violation between Clearance Constraint: (0.239mm < 0.31mm) Between Track (68.798mm,36.612mm)(69.723mm,35.687mm) on Top Layer And Track (69.298mm,36.874mm)(69.298mm,39.889mm) on Top Layer 
   Violation between Clearance Constraint: (0.239mm < 0.31mm) Between Track (68.798mm,36.612mm)(69.723mm,35.687mm) on Top Layer And Track (69.298mm,36.874mm)(70.358mm,35.814mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (69.088mm,56.737mm)(72.136mm,53.689mm) on Top Layer And Track (71.374mm,55.159mm)(71.374mm,68.404mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (69.088mm,56.737mm)(72.136mm,53.689mm) on Top Layer And Track (71.374mm,55.159mm)(72.636mm,53.897mm) on Top Layer 
   Violation between Clearance Constraint: (0.239mm < 0.31mm) Between Track (69.298mm,36.874mm)(70.358mm,35.814mm) on Top Layer And Track (69.723mm,31.75mm)(69.723mm,35.687mm) on Top Layer 
   Violation between Clearance Constraint: (0.236mm < 0.31mm) Between Track (69.298mm,48.249mm)(69.298mm,54.218mm) on Top Layer And Track (69.788mm,47.759mm)(69.788mm,48.032mm) on Top Layer 
   Violation between Clearance Constraint: (0.236mm < 0.31mm) Between Track (69.298mm,48.249mm)(69.298mm,54.218mm) on Top Layer And Track (69.788mm,48.032mm)(69.798mm,48.042mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (69.298mm,48.249mm)(69.298mm,54.218mm) on Top Layer And Track (69.798mm,48.042mm)(69.798mm,54.425mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (70.728mm,43.819mm)(71.348mm,43.819mm) on Top Layer And Track (70.728mm,44.319mm)(80.504mm,44.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (70.728mm,43.819mm)(71.348mm,43.819mm) on Top Layer And Track (71.358mm,43.309mm)(75.977mm,43.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (70.728mm,44.319mm)(80.504mm,44.319mm) on Top Layer And Track (70.728mm,44.819mm)(77.929mm,44.819mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (70.728mm,44.319mm)(80.504mm,44.319mm) on Top Layer And Track (71.348mm,43.819mm)(71.358mm,43.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (70.728mm,44.319mm)(80.504mm,44.319mm) on Top Layer And Track (71.358mm,43.809mm)(76.714mm,43.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (70.728mm,44.319mm)(80.504mm,44.319mm) on Top Layer And Track (76.714mm,43.809mm)(77.199mm,43.324mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (70.728mm,44.319mm)(80.504mm,44.319mm) on Top Layer And Track (77.929mm,44.819mm)(78.105mm,44.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (70.728mm,44.819mm)(77.929mm,44.819mm) on Top Layer And Track (70.728mm,45.319mm)(76.307mm,45.319mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (70.728mm,44.819mm)(77.929mm,44.819mm) on Top Layer And Track (76.307mm,45.319mm)(76.708mm,45.72mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (70.728mm,45.319mm)(76.307mm,45.319mm) on Top Layer And Track (71.358mm,45.829mm)(71.419mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (70.728mm,45.319mm)(76.307mm,45.319mm) on Top Layer And Track (71.419mm,45.829mm)(71.419mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (70.728mm,45.319mm)(76.307mm,45.319mm) on Top Layer And Track (71.419mm,45.829mm)(71.819mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.21mm < 0.31mm) Between Track (70.728mm,45.319mm)(76.307mm,45.319mm) on Top Layer And Track (71.819mm,45.829mm)(72.636mm,46.646mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.348mm,43.819mm)(71.358mm,43.809mm) on Top Layer And Track (71.358mm,43.309mm)(75.977mm,43.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,41.809mm)(72.341mm,41.809mm) on Top Layer And Track (71.358mm,42.309mm)(74.908mm,42.309mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,42.309mm)(74.908mm,42.309mm) on Top Layer And Track (71.501mm,42.809mm)(75.77mm,42.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,42.309mm)(74.908mm,42.309mm) on Top Layer And Track (72.341mm,41.809mm)(72.517mm,41.633mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,43.309mm)(75.977mm,43.309mm) on Top Layer And Track (71.358mm,43.809mm)(76.714mm,43.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,43.309mm)(75.977mm,43.309mm) on Top Layer And Track (71.501mm,42.809mm)(75.77mm,42.809mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,43.309mm)(75.977mm,43.309mm) on Top Layer And Track (75.77mm,42.809mm)(75.946mm,42.633mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,43.809mm)(76.714mm,43.809mm) on Top Layer And Track (75.977mm,43.309mm)(76.589mm,42.697mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,45.829mm)(71.419mm,45.829mm) on Top Layer And Track (71.358mm,46.329mm)(71.612mm,46.329mm) on Top Layer 
   Violation between Clearance Constraint: (0.236mm < 0.31mm) Between Track (71.358mm,45.829mm)(71.419mm,45.829mm) on Top Layer And Track (71.612mm,46.329mm)(72.136mm,46.853mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,46.329mm)(71.612mm,46.329mm) on Top Layer And Track (71.419mm,45.829mm)(71.419mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,46.329mm)(71.612mm,46.329mm) on Top Layer And Track (71.419mm,45.829mm)(71.819mm,45.829mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.358mm,46.329mm)(71.612mm,46.329mm) on Top Layer And Track (71.819mm,45.829mm)(72.636mm,46.646mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.374mm,55.159mm)(72.636mm,53.897mm) on Top Layer And Track (72.136mm,50.673mm)(72.136mm,53.689mm) on Top Layer 
   Violation between Clearance Constraint: (0.236mm < 0.31mm) Between Track (71.419mm,45.829mm)(71.419mm,45.829mm) on Top Layer And Track (71.612mm,46.329mm)(72.136mm,46.853mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.419mm,45.829mm)(71.819mm,45.829mm) on Top Layer And Track (71.612mm,46.329mm)(72.136mm,46.853mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.501mm,42.809mm)(75.77mm,42.809mm) on Top Layer And Track (74.908mm,42.309mm)(75.311mm,41.906mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.501mm,42.809mm)(75.77mm,42.809mm) on Top Layer And Track (75.977mm,43.309mm)(76.589mm,42.697mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.612mm,46.329mm)(72.136mm,46.853mm) on Top Layer And Track (71.819mm,45.829mm)(72.636mm,46.646mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.612mm,46.329mm)(72.136mm,46.853mm) on Top Layer And Track (72.636mm,46.646mm)(72.636mm,53.897mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (71.819mm,45.829mm)(72.636mm,46.646mm) on Top Layer And Track (72.136mm,46.853mm)(72.136mm,50.673mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (72.136mm,46.853mm)(72.136mm,50.673mm) on Top Layer And Track (72.636mm,46.646mm)(72.636mm,53.897mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (75.77mm,42.809mm)(75.946mm,42.633mm) on Top Layer And Track (75.977mm,43.309mm)(76.589mm,42.697mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.31mm) Between Track (75.946mm,35.814mm)(75.946mm,42.633mm) on Top Layer And Track (75.977mm,43.309mm)(76.589mm,42.697mm) on Top Layer 
Rule Violations :309

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1.6mm) (Preferred=1.2mm) (InNet('GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=0.5mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1.6mm) (Preferred=1.2mm) (InNet('3V3'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.5mm) (Max=1.6mm) (Preferred=1.2mm) (InNet('5V'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1.2mm) (Max=2mm) (Preferred=1.6mm) (InNet('12V'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-1(63.798mm,39.889mm) on Top Layer And Pad STM32-2(64.298mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-10(68.298mm,39.889mm) on Top Layer And Pad STM32-11(68.798mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-11(68.798mm,39.889mm) on Top Layer And Pad STM32-12(69.298mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-13(70.728mm,41.319mm) on Top Layer And Pad STM32-14(70.728mm,41.819mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-14(70.728mm,41.819mm) on Top Layer And Pad STM32-15(70.728mm,42.319mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-16(70.728mm,42.819mm) on Top Layer And Pad STM32-17(70.728mm,43.319mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-17(70.728mm,43.319mm) on Top Layer And Pad STM32-18(70.728mm,43.819mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-19(70.728mm,44.319mm) on Top Layer And Pad STM32-20(70.728mm,44.819mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-2(64.298mm,39.889mm) on Top Layer And Pad STM32-3(64.798mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-20(70.728mm,44.819mm) on Top Layer And Pad STM32-21(70.728mm,45.319mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-22(70.728mm,45.819mm) on Top Layer And Pad STM32-23(70.728mm,46.319mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-23(70.728mm,46.319mm) on Top Layer And Pad STM32-24(70.728mm,46.819mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-25(69.298mm,48.249mm) on Top Layer And Pad STM32-26(68.798mm,48.249mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-26(68.798mm,48.249mm) on Top Layer And Pad STM32-27(68.298mm,48.249mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-28(67.798mm,48.249mm) on Top Layer And Pad STM32-29(67.298mm,48.249mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-29(67.298mm,48.249mm) on Top Layer And Pad STM32-30(66.798mm,48.249mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-3(64.798mm,39.889mm) on Top Layer And Pad STM32-4(65.298mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-31(66.298mm,48.249mm) on Top Layer And Pad STM32-32(65.798mm,48.249mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-32(65.798mm,48.249mm) on Top Layer And Pad STM32-33(65.298mm,48.249mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-34(64.798mm,48.249mm) on Top Layer And Pad STM32-35(64.298mm,48.249mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-35(64.298mm,48.249mm) on Top Layer And Pad STM32-36(63.798mm,48.249mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-37(62.368mm,46.819mm) on Top Layer And Pad STM32-38(62.368mm,46.319mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-38(62.368mm,46.319mm) on Top Layer And Pad STM32-39(62.368mm,45.819mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-4(65.298mm,39.889mm) on Top Layer And Pad STM32-5(65.798mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-40(62.368mm,45.319mm) on Top Layer And Pad STM32-41(62.368mm,44.819mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-41(62.368mm,44.819mm) on Top Layer And Pad STM32-42(62.368mm,44.319mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-43(62.368mm,43.819mm) on Top Layer And Pad STM32-44(62.368mm,43.319mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-44(62.368mm,43.319mm) on Top Layer And Pad STM32-45(62.368mm,42.819mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-46(62.368mm,42.319mm) on Top Layer And Pad STM32-47(62.368mm,41.819mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-47(62.368mm,41.819mm) on Top Layer And Pad STM32-48(62.368mm,41.319mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-5(65.798mm,39.889mm) on Top Layer And Pad STM32-6(66.298mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-7(66.798mm,39.889mm) on Top Layer And Pad STM32-8(67.298mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad STM32-8(67.298mm,39.889mm) on Top Layer And Pad STM32-9(67.798mm,39.889mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
Rule Violations :33

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (15.051mm,29.947mm) on Top Overlay And Pad Q2-1(15.367mm,32.512mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (15.051mm,29.947mm) on Top Overlay And Pad Q2-3(15.367mm,27.432mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (15.051mm,8.611mm) on Top Overlay And Pad Q3-1(15.367mm,11.176mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (15.051mm,8.611mm) on Top Overlay And Pad Q3-3(15.367mm,6.096mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (15.178mm,53.823mm) on Top Overlay And Pad Q1-1(15.494mm,56.388mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (15.178mm,53.823mm) on Top Overlay And Pad Q1-3(15.494mm,51.308mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (21.463mm,52.578mm) on Top Overlay And Pad C13-2(21.463mm,52.578mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (21.463mm,55.143mm) on Top Overlay And Pad C13-1(21.463mm,55.118mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (26.797mm,22.454mm) on Top Overlay And Pad C6-1(26.797mm,22.479mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (26.797mm,25.019mm) on Top Overlay And Pad C6-2(26.797mm,25.019mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (31.115mm,22.479mm) on Top Overlay And Pad C5-2(31.115mm,22.479mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (31.115mm,25.044mm) on Top Overlay And Pad C5-1(31.115mm,25.019mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (34.163mm,48.895mm) on Top Overlay And Pad C1-1(34.163mm,48.895mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (41.021mm,39.649mm) on Top Overlay And Pad C2-2(41.021mm,39.624mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.081mm,83.466mm) on Top Overlay And Pad L2-1(38.481mm,83.566mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.081mm,83.466mm) on Top Overlay And Pad L2-2(49.081mm,83.466mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.208mm,69.496mm) on Top Overlay And Pad L1-1(38.608mm,69.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.208mm,69.496mm) on Top Overlay And Pad L1-2(49.208mm,69.496mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (45.593mm,17.399mm) on Top Overlay And Pad C7-2(45.593mm,17.399mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (45.593mm,19.964mm) on Top Overlay And Pad C7-1(45.593mm,19.939mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (47.244mm,57.785mm) on Top Overlay And Pad LED2-1(47.244mm,59.055mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (47.244mm,57.785mm) on Top Overlay And Pad LED2-2(47.244mm,56.515mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (49.53mm,20.091mm) on Top Overlay And Pad C10-1(49.53mm,20.066mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (54.102mm,57.785mm) on Top Overlay And Pad LED1-1(54.102mm,59.055mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (54.102mm,57.785mm) on Top Overlay And Pad LED1-2(54.102mm,56.515mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (62.611mm,14.605mm) on Top Overlay And Pad C11-2(62.611mm,14.605mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (62.713mm,33.909mm) on Top Overlay And Pad C3-2(62.738mm,33.909mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (69.088mm,62.078mm) on Top Overlay And Pad C4-2(69.088mm,62.103mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (69.088mm,67.183mm) on Top Overlay And Pad C4-1(69.088mm,67.183mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (80.899mm,39.751mm) on Top Overlay And Pad LED3-1(80.899mm,41.021mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (80.899mm,39.751mm) on Top Overlay And Pad LED3-2(80.899mm,38.481mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C10-1(49.53mm,20.066mm) on Multi-Layer And Track (48.565mm,17.602mm)(48.565mm,20.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C10-1(49.53mm,20.066mm) on Multi-Layer And Track (50.495mm,17.526mm)(50.495mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad C1-1(34.163mm,48.895mm) on Multi-Layer And Track (32.969mm,48.87mm)(32.969mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad C1-1(34.163mm,48.895mm) on Multi-Layer And Track (34.163mm,49.987mm)(34.163mm,51.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C1-1(34.163mm,48.895mm) on Multi-Layer And Track (35.357mm,48.946mm)(35.357mm,54.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C11-1(60.071mm,14.605mm) on Multi-Layer And Track (60.096mm,13.64mm)(62.535mm,13.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C11-2(62.611mm,14.605mm) on Multi-Layer And Track (60.071mm,15.57mm)(62.611mm,15.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C11-2(62.611mm,14.605mm) on Multi-Layer And Track (60.096mm,13.64mm)(62.535mm,13.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(56.388mm,83.947mm) on Multi-Layer And Track (54.026mm,85.217mm)(56.54mm,82.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(56.388mm,83.947mm) on Multi-Layer And Track (54.864mm,85.217mm)(57.226mm,82.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(56.388mm,83.947mm) on Multi-Layer And Track (55.753mm,85.217mm)(57.76mm,83.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C12-2(56.388mm,83.947mm) on Multi-Layer And Track (56.591mm,85.217mm)(58.242mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C13-1(21.463mm,55.118mm) on Multi-Layer And Track (20.498mm,52.654mm)(20.498mm,55.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C13-1(21.463mm,55.118mm) on Multi-Layer And Track (22.428mm,52.578mm)(22.428mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C13-2(21.463mm,52.578mm) on Multi-Layer And Track (20.498mm,52.654mm)(20.498mm,55.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C13-2(21.463mm,52.578mm) on Multi-Layer And Track (22.428mm,52.578mm)(22.428mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad C2-2(41.021mm,39.624mm) on Multi-Layer And Track (39.827mm,34.519mm)(39.827mm,39.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C2-2(41.021mm,39.624mm) on Multi-Layer And Track (41.021mm,37.44mm)(41.021mm,38.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad C2-2(41.021mm,39.624mm) on Multi-Layer And Track (42.215mm,34.595mm)(42.215mm,39.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad C3-2(62.738mm,33.909mm) on Multi-Layer And Track (62.687mm,35.103mm)(67.767mm,35.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad C3-2(62.738mm,33.909mm) on Multi-Layer And Track (62.713mm,32.715mm)(67.843mm,32.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C3-2(62.738mm,33.909mm) on Multi-Layer And Track (63.881mm,33.909mm)(64.922mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C4-1(69.088mm,67.183mm) on Multi-Layer And Track (67.894mm,62.052mm)(67.894mm,67.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad C4-1(69.088mm,67.183mm) on Multi-Layer And Track (69.088mm,65.049mm)(69.088mm,66.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad C4-1(69.088mm,67.183mm) on Multi-Layer And Track (70.282mm,62.078mm)(70.282mm,67.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad C4-2(69.088mm,62.103mm) on Multi-Layer And Track (67.894mm,62.052mm)(67.894mm,67.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C4-2(69.088mm,62.103mm) on Multi-Layer And Track (69.088mm,63.246mm)(69.088mm,64.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad C4-2(69.088mm,62.103mm) on Multi-Layer And Track (70.282mm,62.078mm)(70.282mm,67.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C5-1(31.115mm,25.019mm) on Multi-Layer And Track (30.15mm,22.555mm)(30.15mm,24.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C5-1(31.115mm,25.019mm) on Multi-Layer And Track (32.08mm,22.479mm)(32.08mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C5-2(31.115mm,22.479mm) on Multi-Layer And Track (30.15mm,22.555mm)(30.15mm,24.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C5-2(31.115mm,22.479mm) on Multi-Layer And Track (32.08mm,22.479mm)(32.08mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C6-1(26.797mm,22.479mm) on Multi-Layer And Track (25.832mm,22.479mm)(25.832mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C6-1(26.797mm,22.479mm) on Multi-Layer And Track (27.762mm,22.504mm)(27.762mm,24.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C6-2(26.797mm,25.019mm) on Multi-Layer And Track (25.832mm,22.479mm)(25.832mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C6-2(26.797mm,25.019mm) on Multi-Layer And Track (27.762mm,22.504mm)(27.762mm,24.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C7-1(45.593mm,19.939mm) on Multi-Layer And Track (44.628mm,17.475mm)(44.628mm,19.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C7-1(45.593mm,19.939mm) on Multi-Layer And Track (46.558mm,17.399mm)(46.558mm,19.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C7-2(45.593mm,17.399mm) on Multi-Layer And Track (44.628mm,17.475mm)(44.628mm,19.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C7-2(45.593mm,17.399mm) on Multi-Layer And Track (46.558mm,17.399mm)(46.558mm,19.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(6.731mm,67.564mm) on Multi-Layer And Track (5.461mm,65.202mm)(7.976mm,67.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(6.731mm,67.564mm) on Multi-Layer And Track (5.461mm,66.04mm)(7.823mm,68.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(6.731mm,67.564mm) on Multi-Layer And Track (5.461mm,66.929mm)(7.468mm,68.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C8-2(6.731mm,67.564mm) on Multi-Layer And Track (5.461mm,67.767mm)(7.112mm,69.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(33.401mm,68.517mm) on Top Layer And Track (33.401mm,70.017mm)(33.401mm,70.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(33.401mm,72.517mm) on Top Layer And Track (31.75mm,74.073mm)(33.147mm,74.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(33.401mm,72.517mm) on Top Layer And Track (32.901mm,70.917mm)(33.901mm,70.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(33.401mm,72.517mm) on Top Layer And Track (33.001mm,70.217mm)(33.401mm,70.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(33.401mm,72.517mm) on Top Layer And Track (33.147mm,74.073mm)(33.147mm,74.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(33.401mm,72.517mm) on Top Layer And Track (33.401mm,70.917mm)(33.401mm,71.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(33.401mm,72.517mm) on Top Layer And Track (33.401mm,70.917mm)(33.901mm,70.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(33.401mm,72.517mm) on Top Layer And Track (33.655mm,74.073mm)(33.655mm,74.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(33.401mm,72.517mm) on Top Layer And Track (33.655mm,74.073mm)(35.052mm,74.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(33.401mm,82.687mm) on Top Layer And Track (33.401mm,84.187mm)(33.401mm,84.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(33.401mm,86.687mm) on Top Layer And Track (31.75mm,88.243mm)(33.147mm,88.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(33.401mm,86.687mm) on Top Layer And Track (32.901mm,85.087mm)(33.901mm,85.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(33.401mm,86.687mm) on Top Layer And Track (33.001mm,84.387mm)(33.401mm,85.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(33.401mm,86.687mm) on Top Layer And Track (33.147mm,88.243mm)(33.147mm,88.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(33.401mm,86.687mm) on Top Layer And Track (33.401mm,85.087mm)(33.401mm,85.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(33.401mm,86.687mm) on Top Layer And Track (33.401mm,85.087mm)(33.901mm,84.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(33.401mm,86.687mm) on Top Layer And Track (33.655mm,88.243mm)(33.655mm,88.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(33.401mm,86.687mm) on Top Layer And Track (33.655mm,88.243mm)(35.052mm,88.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC-1(6.858mm,75.565mm) on Multi-Layer And Track (2.286mm,75.692mm)(10.668mm,75.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC-3(1.778mm,78.105mm) on Multi-Layer And Track (2.286mm,75.692mm)(2.286mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(38.608mm,69.596mm) on Top Layer And Track (38.108mm,63.496mm)(38.108mm,75.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(49.208mm,69.496mm) on Top Layer And Track (50.208mm,63.496mm)(50.208mm,75.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(38.481mm,83.566mm) on Top Layer And Track (37.981mm,77.466mm)(37.981mm,89.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(49.081mm,83.466mm) on Top Layer And Track (50.081mm,77.466mm)(50.081mm,89.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-1(54.102mm,59.055mm) on Multi-Layer And Track (52.832mm,58.293mm)(55.372mm,58.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(54.102mm,56.515mm) on Multi-Layer And Track (52.832mm,57.277mm)(54.102mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(54.102mm,56.515mm) on Multi-Layer And Track (52.832mm,58.293mm)(54.102mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(54.102mm,56.515mm) on Multi-Layer And Track (54.102mm,57.277mm)(55.372mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(54.102mm,56.515mm) on Multi-Layer And Track (54.102mm,57.277mm)(55.372mm,58.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-1(47.244mm,59.055mm) on Multi-Layer And Track (45.974mm,58.293mm)(48.514mm,58.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(47.244mm,56.515mm) on Multi-Layer And Track (45.974mm,57.277mm)(47.244mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(47.244mm,56.515mm) on Multi-Layer And Track (45.974mm,58.293mm)(47.244mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(47.244mm,56.515mm) on Multi-Layer And Track (47.244mm,57.277mm)(48.514mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(47.244mm,56.515mm) on Multi-Layer And Track (47.244mm,57.277mm)(48.514mm,58.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(80.899mm,41.021mm) on Multi-Layer And Track (79.629mm,40.259mm)(82.169mm,40.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(80.899mm,38.481mm) on Multi-Layer And Track (79.629mm,39.243mm)(80.899mm,39.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(80.899mm,38.481mm) on Multi-Layer And Track (79.629mm,40.259mm)(80.899mm,39.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(80.899mm,38.481mm) on Multi-Layer And Track (80.899mm,39.243mm)(82.169mm,39.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(80.899mm,38.481mm) on Multi-Layer And Track (80.899mm,39.243mm)(82.169mm,40.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(15.494mm,56.388mm) on Multi-Layer And Track (13.843mm,56.337mm)(14.472mm,56.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-3(15.494mm,51.308mm) on Multi-Layer And Track (13.843mm,51.181mm)(14.503mm,50.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(15.367mm,32.512mm) on Multi-Layer And Track (13.716mm,32.461mm)(14.345mm,32.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-3(15.367mm,27.432mm) on Multi-Layer And Track (13.716mm,27.305mm)(14.376mm,26.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(15.367mm,11.176mm) on Multi-Layer And Track (13.716mm,11.125mm)(14.345mm,11.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-3(15.367mm,6.096mm) on Multi-Layer And Track (13.716mm,5.969mm)(14.376mm,5.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(54.61mm,14.625mm) on Multi-Layer And Track (54.61mm,12.598mm)(54.61mm,13.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(54.61mm,4.425mm) on Multi-Layer And Track (54.61mm,5.105mm)(54.61mm,6.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(59.944mm,64.409mm) on Multi-Layer And Text "R1" (59.411mm,65.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(59.944mm,64.409mm) on Multi-Layer And Track (59.944mm,62.382mm)(59.944mm,63.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(8.489mm,17.145mm) on Multi-Layer And Track (9.195mm,17.145mm)(10.516mm,17.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(18.689mm,17.145mm) on Multi-Layer And Track (16.688mm,17.145mm)(18.009mm,17.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(59.944mm,54.209mm) on Multi-Layer And Track (59.944mm,54.889mm)(59.944mm,56.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(8.489mm,20.828mm) on Multi-Layer And Track (9.195mm,20.828mm)(10.516mm,20.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(18.689mm,20.828mm) on Multi-Layer And Track (16.688mm,20.828mm)(18.009mm,20.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(26.416mm,41.93mm) on Multi-Layer And Track (26.416mm,39.903mm)(26.416mm,41.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(26.416mm,31.73mm) on Multi-Layer And Track (26.416mm,32.41mm)(26.416mm,33.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(36.703mm,31.73mm) on Multi-Layer And Track (36.703mm,32.436mm)(36.703mm,33.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(85.852mm,35.794mm) on Multi-Layer And Track (85.852mm,36.474mm)(85.852mm,37.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(41.803mm,58.674mm) on Multi-Layer And Track (39.776mm,58.674mm)(41.097mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(31.603mm,58.674mm) on Multi-Layer And Track (32.283mm,58.674mm)(33.604mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(10.287mm,48.748mm) on Multi-Layer And Track (10.287mm,49.454mm)(10.287mm,50.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(10.287mm,58.948mm) on Multi-Layer And Text "R6" (9.494mm,59.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(10.287mm,58.948mm) on Multi-Layer And Track (10.287mm,56.947mm)(10.287mm,58.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(10.033mm,24.872mm) on Multi-Layer And Track (10.033mm,25.578mm)(10.033mm,26.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R7-2(10.033mm,35.072mm) on Multi-Layer And Text "R7" (9.367mm,35.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(10.033mm,35.072mm) on Multi-Layer And Track (10.033mm,33.071mm)(10.033mm,34.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(10.287mm,13.101mm) on Multi-Layer And Track (10.287mm,11.074mm)(10.287mm,12.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(10.287mm,2.901mm) on Multi-Layer And Track (10.287mm,3.581mm)(10.287mm,4.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(54.864mm,24.618mm) on Multi-Layer And Track (54.864mm,25.324mm)(54.864mm,26.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(54.864mm,34.818mm) on Multi-Layer And Track (54.864mm,32.817mm)(54.864mm,34.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad RESET-1(60.198mm,4.755mm) on Top Layer And Track (58.344mm,5.436mm)(59.487mm,5.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad RESET-1(60.198mm,4.755mm) on Top Layer And Track (60.909mm,5.436mm)(62.052mm,5.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad RESET-2(60.198mm,11.755mm) on Top Layer And Track (58.344mm,11.074mm)(59.487mm,11.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad RESET-2(60.198mm,11.755mm) on Top Layer And Track (60.909mm,11.074mm)(62.052mm,11.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
Rule Violations :149

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "3V3" (28.702mm,56.896mm) on Top Overlay And Track (28.448mm,48.895mm)(28.448mm,59.055mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "C10" (48.152mm,17.796mm) on Top Overlay And Track (48.565mm,17.602mm)(48.565mm,20.041mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PA08" (73.914mm,81.788mm) on Top Overlay And Track (77.296mm,66.71mm)(77.296mm,88.23mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PA09" (73.914mm,84.455mm) on Top Overlay And Track (77.296mm,66.71mm)(77.296mm,88.23mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "PA10" (73.914mm,86.868mm) on Top Overlay And Track (77.296mm,66.71mm)(77.296mm,88.23mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R5" (35.91mm,60.306mm) on Top Overlay And Track (33.655mm,59.924mm)(39.751mm,59.924mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "SWCLK" (28.829mm,52.451mm) on Top Overlay And Track (28.448mm,48.895mm)(28.448mm,59.055mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "SWCLK" (28.829mm,52.451mm) on Top Overlay And Track (32.969mm,48.87mm)(32.969mm,54mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "SWIO" (28.702mm,54.864mm) on Top Overlay And Track (28.448mm,48.895mm)(28.448mm,59.055mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
Rule Violations :9

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02