
*** Running vivado
    with args -log gamecat.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gamecat.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source gamecat.tcl -notrace
Command: synth_design -top gamecat -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 97274
WARNING: [Synth 8-2611] redeclaration of ansi port step is not allowed [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port readLow is not allowed [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port readHigh is not allowed [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2460.480 ; gain = 0.000 ; free physical = 1147 ; free virtual = 23580
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gamecat' [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gamecat' (1#1) [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.480 ; gain = 0.000 ; free physical = 304 ; free virtual = 22738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2460.480 ; gain = 0.000 ; free physical = 299 ; free virtual = 22733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2460.480 ; gain = 0.000 ; free physical = 299 ; free virtual = 22733
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.480 ; gain = 0.000 ; free physical = 292 ; free virtual = 22726
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/constrs_1/new/arty_a7_35_gamecat.xdc]
Finished Parsing XDC File [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/constrs_1/new/arty_a7_35_gamecat.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/constrs_1/new/arty_a7_35_gamecat.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gamecat_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gamecat_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.383 ; gain = 0.000 ; free physical = 1046 ; free virtual = 23480
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.383 ; gain = 0.000 ; free physical = 1046 ; free virtual = 23480
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 1119 ; free virtual = 23553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 1119 ; free virtual = 23553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 1119 ; free virtual = 23553
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'readHigh_reg' [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'readLow_reg' [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'step_reg' [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'address_active_reg' [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sources_1/new/gamecat.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 1110 ; free virtual = 23544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 1098 ; free virtual = 23535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 976 ; free virtual = 23414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 976 ; free virtual = 23414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 975 ; free virtual = 23412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 975 ; free virtual = 23412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 975 ; free virtual = 23412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 975 ; free virtual = 23412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 975 ; free virtual = 23412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 975 ; free virtual = 23412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 975 ; free virtual = 23412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     4|
|3     |LUT3  |     2|
|4     |LUT4  |    16|
|5     |LUT6  |     3|
|6     |LD    |    17|
|7     |LDC   |     2|
|8     |IBUF  |     4|
|9     |IOBUF |    32|
|10    |OBUF  |    12|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 975 ; free virtual = 23412
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2524.383 ; gain = 0.000 ; free physical = 1023 ; free virtual = 23461
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2524.383 ; gain = 63.902 ; free physical = 1023 ; free virtual = 23461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.383 ; gain = 0.000 ; free physical = 1110 ; free virtual = 23548
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.383 ; gain = 0.000 ; free physical = 1054 ; free virtual = 23491
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LD => LDCE: 17 instances
  LDC => LDCE: 2 instances

Synth Design complete, checksum: 5e584e1b
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2524.383 ; gain = 64.031 ; free physical = 1203 ; free virtual = 23641
INFO: [Common 17-1381] The checkpoint '/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/synth_1/gamecat.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gamecat_utilization_synth.rpt -pb gamecat_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 18:43:25 2021...
