# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../J_6_Multiplier.srcs/sources_1/new/Mult_1.vhd" \
"../../../../J_6_Multiplier.srcs/sim_1/new/Sim_Mem_Init.vhd" \
"../../../../J_6_Multiplier.srcs/sim_1/new/test_Mult_1.vhd" \

# Do not sort compile order
nosort
