# compile verilog/system verilog design source files
sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv" \
"../../../../OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv" \
"../../../../OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv" \
"../../../../OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv" \
"../../../../OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv" \
"../../../../OCR_FPGA.srcs/sim_1/imports/new/network_tb_rtl.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
