<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1330</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1330-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1330.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-50&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:226px;left:185px;white-space:nowrap" class="ft02">13</p>
<p style="position:absolute;top:226px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:226px;left:448px;white-space:nowrap" class="ft04">TM2 Enable&#160;(R/W)<br/>When this bit is set&#160;(1)&#160;and the&#160;thermal&#160;sensor&#160;indicates that&#160;the&#160;</p>
<p style="position:absolute;top:263px;left:448px;white-space:nowrap" class="ft02">die temperature&#160;is&#160;at&#160;the&#160;pre-determined&#160;threshold,&#160;the&#160;Thermal&#160;</p>
<p style="position:absolute;top:280px;left:448px;white-space:nowrap" class="ft02">Monitor 2&#160;mechanism is&#160;engaged.&#160;TM2 will reduce the bus to&#160;core&#160;</p>
<p style="position:absolute;top:297px;left:448px;white-space:nowrap" class="ft02">ratio&#160;and voltage according to&#160;the value last&#160;written to&#160;</p>
<p style="position:absolute;top:313px;left:448px;white-space:nowrap" class="ft05">MSR_THERM2_CTL&#160;bits&#160;15:0.<br/>When&#160;this&#160;bit is clear (0, default), the processor does&#160;not change&#160;</p>
<p style="position:absolute;top:353px;left:448px;white-space:nowrap" class="ft02">the VID signals or&#160;the&#160;bus to&#160;core&#160;ratio&#160;when&#160;the processor enters&#160;</p>
<p style="position:absolute;top:370px;left:448px;white-space:nowrap" class="ft04">a&#160;thermally managed state.&#160;<br/>The BIOS&#160;must&#160;enable&#160;this feature&#160;if&#160;the TM2&#160;feature&#160;flag&#160;</p>
<p style="position:absolute;top:408px;left:448px;white-space:nowrap" class="ft02">(CPUID.1:ECX[8]) is set;&#160;if the TM2&#160;feature&#160;flag&#160;is&#160;not set,&#160;this&#160;</p>
<p style="position:absolute;top:424px;left:448px;white-space:nowrap" class="ft02">feature is&#160;not supported&#160;and&#160;BIOS&#160;must&#160;not alter&#160;the contents of&#160;</p>
<p style="position:absolute;top:441px;left:448px;white-space:nowrap" class="ft06">the TM2 bit location.&#160;<br/>The processor is&#160;operating out of&#160;specification if&#160;both&#160;this bit and&#160;</p>
<p style="position:absolute;top:478px;left:448px;white-space:nowrap" class="ft02">the TM1 bit are set to&#160;0.</p>
<p style="position:absolute;top:502px;left:185px;white-space:nowrap" class="ft02">15:14</p>
<p style="position:absolute;top:502px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:526px;left:185px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:526px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:526px;left:448px;white-space:nowrap" class="ft06">Enhanced&#160;Intel SpeedStep&#160;Technology Enable&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:571px;left:185px;white-space:nowrap" class="ft02">18</p>
<p style="position:absolute;top:571px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:571px;left:448px;white-space:nowrap" class="ft06">ENABLE&#160;MONITOR FSM&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:616px;left:185px;white-space:nowrap" class="ft02">19</p>
<p style="position:absolute;top:616px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:616px;left:448px;white-space:nowrap" class="ft06">Adjacent&#160;Cache Line Prefetch&#160;Disable&#160;(R/W)&#160;<br/>When set to&#160;1, the processor fetches the&#160;cache line&#160;that&#160;contains&#160;</p>
<p style="position:absolute;top:654px;left:448px;white-space:nowrap" class="ft02">data currently required by the&#160;processor.&#160;When&#160;set to&#160;0,&#160;the&#160;</p>
<p style="position:absolute;top:670px;left:448px;white-space:nowrap" class="ft02">processor fetches cache&#160;lines that&#160;comprise a cache line pair (128&#160;</p>
<p style="position:absolute;top:687px;left:448px;white-space:nowrap" class="ft04">bytes).<br/>Single&#160;processor&#160;platforms&#160;should&#160;not set this bit. Server platforms&#160;</p>
<p style="position:absolute;top:724px;left:448px;white-space:nowrap" class="ft02">should&#160;set or clear this&#160;bit&#160;based&#160;on&#160;platform&#160;performance&#160;</p>
<p style="position:absolute;top:741px;left:448px;white-space:nowrap" class="ft04">observed&#160;in&#160;validation and&#160;testing.&#160;<br/>BIOS may contain a setup option that&#160;controls the setting of&#160;this&#160;</p>
<p style="position:absolute;top:778px;left:448px;white-space:nowrap" class="ft02">bit.</p>
<p style="position:absolute;top:802px;left:185px;white-space:nowrap" class="ft02">20</p>
<p style="position:absolute;top:802px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:802px;left:448px;white-space:nowrap" class="ft06">Enhanced&#160;Intel SpeedStep&#160;Technology Select&#160;Lock&#160;(R/WO)<br/>When set, this bit causes the following&#160;bits&#160;to&#160;become&#160;read-only:<br/>•&#160;Enhanced&#160;Intel&#160;SpeedStep Technology Select Lock (this&#160;bit),&#160;</p>
<p style="position:absolute;top:859px;left:448px;white-space:nowrap" class="ft02">•&#160;Enhanced&#160;Intel&#160;SpeedStep Technology Enable bit.</p>
<p style="position:absolute;top:889px;left:448px;white-space:nowrap" class="ft02">The&#160;bit must&#160;be&#160;set before&#160;an&#160;Enhanced&#160;Intel SpeedStep&#160;</p>
<p style="position:absolute;top:906px;left:448px;white-space:nowrap" class="ft02">Technology transition is requested.&#160;This&#160;bit is&#160;cleared&#160;on reset.</p>
<p style="position:absolute;top:930px;left:185px;white-space:nowrap" class="ft02">21</p>
<p style="position:absolute;top:930px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:954px;left:185px;white-space:nowrap" class="ft02">22</p>
<p style="position:absolute;top:954px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:954px;left:448px;white-space:nowrap" class="ft06">Limit CPUID&#160;Maxval (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:998px;left:185px;white-space:nowrap" class="ft02">23</p>
<p style="position:absolute;top:998px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:998px;left:448px;white-space:nowrap" class="ft06">xTPR&#160;Message Disable (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:1043px;left:185px;white-space:nowrap" class="ft02">33:24</p>
<p style="position:absolute;top:1043px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:137px;left:183px;white-space:nowrap" class="ft03">Table 35-3.&#160;&#160;MSRs&#160;in Processors Based on&#160;Intel® Core™&#160;Microarchitecture&#160;(Contd.)</p>
<p style="position:absolute;top:162px;left:98px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:178px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:178px;left:220px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:162px;left:373px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:178px;left:375px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:178px;left:594px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:202px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:202px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
