Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mul
Version: T-2022.03-SP2
Date   : Mon May 12 03:09:40 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          1.32
  Critical Path Slack:          -1.26
  Critical Path Clk Period:      0.10
  Total Negative Slack:         -9.69
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                308
  Buf/Inv Cell Count:              60
  Buf Cell Count:                  15
  Inv Cell Count:                  45
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       300
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      416.821999
  Noncombinational Area:    36.175999
  Buf/Inv Area:             36.974000
  Total Buffer Area:            12.24
  Total Inverter Area:          24.74
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               452.997997
  Design Area:             452.997997


  Design Rules
  -----------------------------------
  Total Number of Nets:           361
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.60
  Logic Optimization:                  0.51
  Mapping Optimization:                1.01
  -----------------------------------------
  Overall Compile Time:                2.55
  Overall Compile Wall Clock Time:     2.81

  --------------------------------------------------------------------

  Design  WNS: 1.26  TNS: 9.69  Number of Violating Paths: 8


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
