[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnitElab/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitElab/top.v".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitElab/small.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitElab/top.v".
AST_DEBUG_BEGIN
Count: 701
LIB: work
FILE: ${SURELOG_DIR}/tests/UnitElab/top.v
n<> u<700> t<Top_level_rule> c<1> l<1:1> el<115:1>
  n<> u<1> t<Null_rule> p<700> s<699> l<1:1>
  n<> u<699> t<Source_text> p<700> c<52> l<1:1> el<76:10>
    n<> u<52> t<Description> p<699> c<51> s<87> l<1:1> el<4:10>
      n<> u<51> t<Module_declaration> p<52> c<17> l<1:1> el<4:10>
        n<> u<17> t<Module_ansi_header> p<51> c<2> s<33> l<1:1> el<1:36>
          n<module> u<2> t<Module_keyword> p<17> s<3> l<1:1> el<1:7>
          n<bottom1> u<3> t<STRING_CONST> p<17> s<16> l<1:8> el<1:15>
          n<> u<16> t<List_of_port_declarations> p<17> c<9> l<1:16> el<1:34>
            n<> u<9> t<Ansi_port_declaration> p<16> c<7> s<15> l<1:17> el<1:24>
              n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<1:17> el<1:22>
                n<> u<4> t<PortDir_Inp> p<7> s<6> l<1:17> el<1:22>
                n<> u<6> t<Net_port_type> p<7> c<5> l<1:23> el<1:23>
                  n<> u<5> t<Data_type_or_implicit> p<6> l<1:23> el<1:23>
              n<a> u<8> t<STRING_CONST> p<9> l<1:23> el<1:24>
            n<> u<15> t<Ansi_port_declaration> p<16> c<13> l<1:26> el<1:33>
              n<> u<13> t<Net_port_header> p<15> c<10> s<14> l<1:26> el<1:31>
                n<> u<10> t<PortDir_Inp> p<13> s<12> l<1:26> el<1:31>
                n<> u<12> t<Net_port_type> p<13> c<11> l<1:32> el<1:32>
                  n<> u<11> t<Data_type_or_implicit> p<12> l<1:32> el<1:32>
              n<b> u<14> t<STRING_CONST> p<15> l<1:32> el<1:33>
        n<> u<33> t<Non_port_module_item> p<51> c<32> s<49> l<2:2> el<2:20>
          n<> u<32> t<Module_or_generate_item> p<33> c<31> l<2:2> el<2:20>
            n<> u<31> t<Udp_instantiation> p<32> c<18> l<2:2> el<2:20>
              n<bottom2> u<18> t<STRING_CONST> p<31> s<30> l<2:2> el<2:9>
              n<> u<30> t<Udp_instance> p<31> c<20> l<2:10> el<2:19>
                n<> u<20> t<Name_of_instance> p<30> c<19> s<25> l<2:10> el<2:12>
                  n<u1> u<19> t<STRING_CONST> p<20> l<2:10> el<2:12>
                n<> u<25> t<Net_lvalue> p<30> c<22> s<29> l<2:14> el<2:15>
                  n<> u<22> t<Ps_or_hierarchical_identifier> p<25> c<21> s<24> l<2:14> el<2:15>
                    n<a> u<21> t<STRING_CONST> p<22> l<2:14> el<2:15>
                  n<> u<24> t<Constant_select> p<25> c<23> l<2:15> el<2:15>
                    n<> u<23> t<Constant_bit_select> p<24> l<2:15> el<2:15>
                n<> u<29> t<Expression> p<30> c<28> l<2:17> el<2:18>
                  n<> u<28> t<Primary> p<29> c<27> l<2:17> el<2:18>
                    n<> u<27> t<Primary_literal> p<28> c<26> l<2:17> el<2:18>
                      n<b> u<26> t<STRING_CONST> p<27> l<2:17> el<2:18>
        n<> u<49> t<Non_port_module_item> p<51> c<48> s<50> l<3:2> el<3:20>
          n<> u<48> t<Module_or_generate_item> p<49> c<47> l<3:2> el<3:20>
            n<> u<47> t<Udp_instantiation> p<48> c<34> l<3:2> el<3:20>
              n<bottom3> u<34> t<STRING_CONST> p<47> s<46> l<3:2> el<3:9>
              n<> u<46> t<Udp_instance> p<47> c<36> l<3:10> el<3:19>
                n<> u<36> t<Name_of_instance> p<46> c<35> s<41> l<3:10> el<3:12>
                  n<u2> u<35> t<STRING_CONST> p<36> l<3:10> el<3:12>
                n<> u<41> t<Net_lvalue> p<46> c<38> s<45> l<3:14> el<3:15>
                  n<> u<38> t<Ps_or_hierarchical_identifier> p<41> c<37> s<40> l<3:14> el<3:15>
                    n<a> u<37> t<STRING_CONST> p<38> l<3:14> el<3:15>
                  n<> u<40> t<Constant_select> p<41> c<39> l<3:15> el<3:15>
                    n<> u<39> t<Constant_bit_select> p<40> l<3:15> el<3:15>
                n<> u<45> t<Expression> p<46> c<44> l<3:17> el<3:18>
                  n<> u<44> t<Primary> p<45> c<43> l<3:17> el<3:18>
                    n<> u<43> t<Primary_literal> p<44> c<42> l<3:17> el<3:18>
                      n<b> u<42> t<STRING_CONST> p<43> l<3:17> el<3:18>
        n<> u<50> t<ENDMODULE> p<51> l<4:1> el<4:10>
    n<> u<87> t<Description> p<699> c<86> s<122> l<6:1> el<8:10>
      n<> u<86> t<Module_declaration> p<87> c<68> l<6:1> el<8:10>
        n<> u<68> t<Module_ansi_header> p<86> c<53> s<84> l<6:1> el<6:36>
          n<module> u<53> t<Module_keyword> p<68> s<54> l<6:1> el<6:7>
          n<bottom2> u<54> t<STRING_CONST> p<68> s<67> l<6:8> el<6:15>
          n<> u<67> t<List_of_port_declarations> p<68> c<60> l<6:16> el<6:34>
            n<> u<60> t<Ansi_port_declaration> p<67> c<58> s<66> l<6:17> el<6:24>
              n<> u<58> t<Net_port_header> p<60> c<55> s<59> l<6:17> el<6:22>
                n<> u<55> t<PortDir_Inp> p<58> s<57> l<6:17> el<6:22>
                n<> u<57> t<Net_port_type> p<58> c<56> l<6:23> el<6:23>
                  n<> u<56> t<Data_type_or_implicit> p<57> l<6:23> el<6:23>
              n<a> u<59> t<STRING_CONST> p<60> l<6:23> el<6:24>
            n<> u<66> t<Ansi_port_declaration> p<67> c<64> l<6:26> el<6:33>
              n<> u<64> t<Net_port_header> p<66> c<61> s<65> l<6:26> el<6:31>
                n<> u<61> t<PortDir_Inp> p<64> s<63> l<6:26> el<6:31>
                n<> u<63> t<Net_port_type> p<64> c<62> l<6:32> el<6:32>
                  n<> u<62> t<Data_type_or_implicit> p<63> l<6:32> el<6:32>
              n<b> u<65> t<STRING_CONST> p<66> l<6:32> el<6:33>
        n<> u<84> t<Non_port_module_item> p<86> c<83> s<85> l<7:2> el<7:20>
          n<> u<83> t<Module_or_generate_item> p<84> c<82> l<7:2> el<7:20>
            n<> u<82> t<Udp_instantiation> p<83> c<69> l<7:2> el<7:20>
              n<bottom4> u<69> t<STRING_CONST> p<82> s<81> l<7:2> el<7:9>
              n<> u<81> t<Udp_instance> p<82> c<71> l<7:10> el<7:19>
                n<> u<71> t<Name_of_instance> p<81> c<70> s<76> l<7:10> el<7:12>
                  n<u2> u<70> t<STRING_CONST> p<71> l<7:10> el<7:12>
                n<> u<76> t<Net_lvalue> p<81> c<73> s<80> l<7:14> el<7:15>
                  n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<7:14> el<7:15>
                    n<a> u<72> t<STRING_CONST> p<73> l<7:14> el<7:15>
                  n<> u<75> t<Constant_select> p<76> c<74> l<7:15> el<7:15>
                    n<> u<74> t<Constant_bit_select> p<75> l<7:15> el<7:15>
                n<> u<80> t<Expression> p<81> c<79> l<7:17> el<7:18>
                  n<> u<79> t<Primary> p<80> c<78> l<7:17> el<7:18>
                    n<> u<78> t<Primary_literal> p<79> c<77> l<7:17> el<7:18>
                      n<b> u<77> t<STRING_CONST> p<78> l<7:17> el<7:18>
        n<> u<85> t<ENDMODULE> p<86> l<8:1> el<8:10>
    n<> u<122> t<Description> p<699> c<121> s<141> l<11:1> el<13:10>
      n<> u<121> t<Module_declaration> p<122> c<103> l<11:1> el<13:10>
        n<> u<103> t<Module_ansi_header> p<121> c<88> s<119> l<11:1> el<11:36>
          n<module> u<88> t<Module_keyword> p<103> s<89> l<11:1> el<11:7>
          n<bottom4> u<89> t<STRING_CONST> p<103> s<102> l<11:8> el<11:15>
          n<> u<102> t<List_of_port_declarations> p<103> c<95> l<11:16> el<11:34>
            n<> u<95> t<Ansi_port_declaration> p<102> c<93> s<101> l<11:17> el<11:24>
              n<> u<93> t<Net_port_header> p<95> c<90> s<94> l<11:17> el<11:22>
                n<> u<90> t<PortDir_Inp> p<93> s<92> l<11:17> el<11:22>
                n<> u<92> t<Net_port_type> p<93> c<91> l<11:23> el<11:23>
                  n<> u<91> t<Data_type_or_implicit> p<92> l<11:23> el<11:23>
              n<a> u<94> t<STRING_CONST> p<95> l<11:23> el<11:24>
            n<> u<101> t<Ansi_port_declaration> p<102> c<99> l<11:26> el<11:33>
              n<> u<99> t<Net_port_header> p<101> c<96> s<100> l<11:26> el<11:31>
                n<> u<96> t<PortDir_Inp> p<99> s<98> l<11:26> el<11:31>
                n<> u<98> t<Net_port_type> p<99> c<97> l<11:32> el<11:32>
                  n<> u<97> t<Data_type_or_implicit> p<98> l<11:32> el<11:32>
              n<b> u<100> t<STRING_CONST> p<101> l<11:32> el<11:33>
        n<> u<119> t<Non_port_module_item> p<121> c<118> s<120> l<12:1> el<12:19>
          n<> u<118> t<Module_or_generate_item> p<119> c<117> l<12:1> el<12:19>
            n<> u<117> t<Udp_instantiation> p<118> c<104> l<12:1> el<12:19>
              n<bottom2> u<104> t<STRING_CONST> p<117> s<116> l<12:1> el<12:8>
              n<> u<116> t<Udp_instance> p<117> c<106> l<12:9> el<12:18>
                n<> u<106> t<Name_of_instance> p<116> c<105> s<111> l<12:9> el<12:11>
                  n<u2> u<105> t<STRING_CONST> p<106> l<12:9> el<12:11>
                n<> u<111> t<Net_lvalue> p<116> c<108> s<115> l<12:13> el<12:14>
                  n<> u<108> t<Ps_or_hierarchical_identifier> p<111> c<107> s<110> l<12:13> el<12:14>
                    n<a> u<107> t<STRING_CONST> p<108> l<12:13> el<12:14>
                  n<> u<110> t<Constant_select> p<111> c<109> l<12:14> el<12:14>
                    n<> u<109> t<Constant_bit_select> p<110> l<12:14> el<12:14>
                n<> u<115> t<Expression> p<116> c<114> l<12:16> el<12:17>
                  n<> u<114> t<Primary> p<115> c<113> l<12:16> el<12:17>
                    n<> u<113> t<Primary_literal> p<114> c<112> l<12:16> el<12:17>
                      n<b> u<112> t<STRING_CONST> p<113> l<12:16> el<12:17>
        n<> u<120> t<ENDMODULE> p<121> l<13:1> el<13:10>
    n<> u<141> t<Description> p<699> c<140> s<203> l<16:1> el<17:10>
      n<> u<140> t<Module_declaration> p<141> c<138> l<16:1> el<17:10>
        n<> u<138> t<Module_ansi_header> p<140> c<123> s<139> l<16:1> el<16:36>
          n<module> u<123> t<Module_keyword> p<138> s<124> l<16:1> el<16:7>
          n<bottom5> u<124> t<STRING_CONST> p<138> s<137> l<16:8> el<16:15>
          n<> u<137> t<List_of_port_declarations> p<138> c<130> l<16:16> el<16:34>
            n<> u<130> t<Ansi_port_declaration> p<137> c<128> s<136> l<16:17> el<16:24>
              n<> u<128> t<Net_port_header> p<130> c<125> s<129> l<16:17> el<16:22>
                n<> u<125> t<PortDir_Inp> p<128> s<127> l<16:17> el<16:22>
                n<> u<127> t<Net_port_type> p<128> c<126> l<16:23> el<16:23>
                  n<> u<126> t<Data_type_or_implicit> p<127> l<16:23> el<16:23>
              n<a> u<129> t<STRING_CONST> p<130> l<16:23> el<16:24>
            n<> u<136> t<Ansi_port_declaration> p<137> c<134> l<16:26> el<16:33>
              n<> u<134> t<Net_port_header> p<136> c<131> s<135> l<16:26> el<16:31>
                n<> u<131> t<PortDir_Inp> p<134> s<133> l<16:26> el<16:31>
                n<> u<133> t<Net_port_type> p<134> c<132> l<16:32> el<16:32>
                  n<> u<132> t<Data_type_or_implicit> p<133> l<16:32> el<16:32>
              n<b> u<135> t<STRING_CONST> p<136> l<16:32> el<16:33>
        n<> u<139> t<ENDMODULE> p<140> l<17:1> el<17:10>
    n<> u<203> t<Description> p<699> c<202> s<335> l<20:1> el<24:10>
      n<> u<202> t<Module_declaration> p<203> c<163> l<20:1> el<24:10>
        n<> u<163> t<Module_nonansi_header> p<202> c<142> s<171> l<20:1> el<20:28>
          n<module> u<142> t<Module_keyword> p<163> s<143> l<20:1> el<20:7>
          n<my_module> u<143> t<STRING_CONST> p<163> s<162> l<20:8> el<20:17>
          n<> u<162> t<List_of_ports> p<163> c<149> l<20:18> el<20:27>
            n<> u<149> t<Port> p<162> c<148> s<155> l<20:19> el<20:20>
              n<> u<148> t<Port_expression> p<149> c<147> l<20:19> el<20:20>
                n<> u<147> t<Port_reference> p<148> c<144> l<20:19> el<20:20>
                  n<a> u<144> t<STRING_CONST> p<147> s<146> l<20:19> el<20:20>
                  n<> u<146> t<Constant_select> p<147> c<145> l<20:20> el<20:20>
                    n<> u<145> t<Constant_bit_select> p<146> l<20:20> el<20:20>
            n<> u<155> t<Port> p<162> c<154> s<161> l<20:22> el<20:23>
              n<> u<154> t<Port_expression> p<155> c<153> l<20:22> el<20:23>
                n<> u<153> t<Port_reference> p<154> c<150> l<20:22> el<20:23>
                  n<b> u<150> t<STRING_CONST> p<153> s<152> l<20:22> el<20:23>
                  n<> u<152> t<Constant_select> p<153> c<151> l<20:23> el<20:23>
                    n<> u<151> t<Constant_bit_select> p<152> l<20:23> el<20:23>
            n<> u<161> t<Port> p<162> c<160> l<20:25> el<20:26>
              n<> u<160> t<Port_expression> p<161> c<159> l<20:25> el<20:26>
                n<> u<159> t<Port_reference> p<160> c<156> l<20:25> el<20:26>
                  n<c> u<156> t<STRING_CONST> p<159> s<158> l<20:25> el<20:26>
                  n<> u<158> t<Constant_select> p<159> c<157> l<20:26> el<20:26>
                    n<> u<157> t<Constant_bit_select> p<158> l<20:26> el<20:26>
        n<> u<171> t<Module_item> p<202> c<170> s<178> l<21:1> el<21:12>
          n<> u<170> t<Port_declaration> p<171> c<169> l<21:1> el<21:11>
            n<> u<169> t<Input_declaration> p<170> c<165> l<21:1> el<21:11>
              n<> u<165> t<Net_port_type> p<169> c<164> s<168> l<21:7> el<21:7>
                n<> u<164> t<Data_type_or_implicit> p<165> l<21:7> el<21:7>
              n<> u<168> t<List_of_port_identifiers> p<169> c<166> l<21:7> el<21:11>
                n<a> u<166> t<STRING_CONST> p<168> s<167> l<21:7> el<21:8>
                n<b> u<167> t<STRING_CONST> p<168> l<21:10> el<21:11>
        n<> u<178> t<Module_item> p<202> c<177> s<200> l<22:1> el<22:10>
          n<> u<177> t<Port_declaration> p<178> c<176> l<22:1> el<22:9>
            n<> u<176> t<Output_declaration> p<177> c<173> l<22:1> el<22:9>
              n<> u<173> t<Net_port_type> p<176> c<172> s<175> l<22:8> el<22:8>
                n<> u<172> t<Data_type_or_implicit> p<173> l<22:8> el<22:8>
              n<> u<175> t<List_of_port_identifiers> p<176> c<174> l<22:8> el<22:9>
                n<c> u<174> t<STRING_CONST> p<175> l<22:8> el<22:9>
        n<> u<200> t<Module_item> p<202> c<199> s<201> l<23:3> el<23:21>
          n<> u<199> t<Non_port_module_item> p<200> c<198> l<23:3> el<23:21>
            n<> u<198> t<Module_or_generate_item> p<199> c<197> l<23:3> el<23:21>
              n<> u<197> t<Module_common_item> p<198> c<196> l<23:3> el<23:21>
                n<> u<196> t<Continuous_assign> p<197> c<195> l<23:3> el<23:21>
                  n<> u<195> t<List_of_net_assignments> p<196> c<194> l<23:10> el<23:19>
                    n<> u<194> t<Net_assignment> p<195> c<183> l<23:10> el<23:19>
                      n<> u<183> t<Net_lvalue> p<194> c<180> s<193> l<23:10> el<23:11>
                        n<> u<180> t<Ps_or_hierarchical_identifier> p<183> c<179> s<182> l<23:10> el<23:11>
                          n<c> u<179> t<STRING_CONST> p<180> l<23:10> el<23:11>
                        n<> u<182> t<Constant_select> p<183> c<181> l<23:12> el<23:12>
                          n<> u<181> t<Constant_bit_select> p<182> l<23:12> el<23:12>
                      n<> u<193> t<Expression> p<194> c<187> l<23:14> el<23:19>
                        n<> u<187> t<Expression> p<193> c<186> s<192> l<23:14> el<23:15>
                          n<> u<186> t<Primary> p<187> c<185> l<23:14> el<23:15>
                            n<> u<185> t<Primary_literal> p<186> c<184> l<23:14> el<23:15>
                              n<a> u<184> t<STRING_CONST> p<185> l<23:14> el<23:15>
                        n<> u<192> t<BinOp_BitwAnd> p<193> s<191> l<23:16> el<23:17>
                        n<> u<191> t<Expression> p<193> c<190> l<23:18> el<23:19>
                          n<> u<190> t<Primary> p<191> c<189> l<23:18> el<23:19>
                            n<> u<189> t<Primary_literal> p<190> c<188> l<23:18> el<23:19>
                              n<b> u<188> t<STRING_CONST> p<189> l<23:18> el<23:19>
        n<> u<201> t<ENDMODULE> p<202> l<24:1> el<24:10>
    n<> u<335> t<Description> p<699> c<334> s<698> l<26:1> el<31:10>
      n<> u<334> t<Module_declaration> p<335> c<225> l<26:1> el<31:10>
        n<> u<225> t<Module_nonansi_header> p<334> c<204> s<243> l<26:1> el<26:23>
          n<module> u<204> t<Module_keyword> p<225> s<205> l<26:1> el<26:7>
          n<top> u<205> t<STRING_CONST> p<225> s<224> l<26:8> el<26:11>
          n<> u<224> t<List_of_ports> p<225> c<211> l<26:12> el<26:21>
            n<> u<211> t<Port> p<224> c<210> s<217> l<26:13> el<26:14>
              n<> u<210> t<Port_expression> p<211> c<209> l<26:13> el<26:14>
                n<> u<209> t<Port_reference> p<210> c<206> l<26:13> el<26:14>
                  n<a> u<206> t<STRING_CONST> p<209> s<208> l<26:13> el<26:14>
                  n<> u<208> t<Constant_select> p<209> c<207> l<26:14> el<26:14>
                    n<> u<207> t<Constant_bit_select> p<208> l<26:14> el<26:14>
            n<> u<217> t<Port> p<224> c<216> s<223> l<26:16> el<26:17>
              n<> u<216> t<Port_expression> p<217> c<215> l<26:16> el<26:17>
                n<> u<215> t<Port_reference> p<216> c<212> l<26:16> el<26:17>
                  n<b> u<212> t<STRING_CONST> p<215> s<214> l<26:16> el<26:17>
                  n<> u<214> t<Constant_select> p<215> c<213> l<26:17> el<26:17>
                    n<> u<213> t<Constant_bit_select> p<214> l<26:17> el<26:17>
            n<> u<223> t<Port> p<224> c<222> l<26:19> el<26:20>
              n<> u<222> t<Port_expression> p<223> c<221> l<26:19> el<26:20>
                n<> u<221> t<Port_reference> p<222> c<218> l<26:19> el<26:20>
                  n<c> u<218> t<STRING_CONST> p<221> s<220> l<26:19> el<26:20>
                  n<> u<220> t<Constant_select> p<221> c<219> l<26:20> el<26:20>
                    n<> u<219> t<Constant_bit_select> p<220> l<26:20> el<26:20>
        n<> u<243> t<Module_item> p<334> c<242> s<260> l<27:1> el<27:18>
          n<> u<242> t<Port_declaration> p<243> c<241> l<27:1> el<27:17>
            n<> u<241> t<Input_declaration> p<242> c<237> l<27:1> el<27:17>
              n<> u<237> t<Net_port_type> p<241> c<236> s<240> l<27:7> el<27:12>
                n<> u<236> t<Data_type_or_implicit> p<237> c<235> l<27:7> el<27:12>
                  n<> u<235> t<Packed_dimension> p<236> c<234> l<27:7> el<27:12>
                    n<> u<234> t<Constant_range> p<235> c<229> l<27:8> el<27:11>
                      n<> u<229> t<Constant_expression> p<234> c<228> s<233> l<27:8> el<27:9>
                        n<> u<228> t<Constant_primary> p<229> c<227> l<27:8> el<27:9>
                          n<> u<227> t<Primary_literal> p<228> c<226> l<27:8> el<27:9>
                            n<3> u<226> t<INT_CONST> p<227> l<27:8> el<27:9>
                      n<> u<233> t<Constant_expression> p<234> c<232> l<27:10> el<27:11>
                        n<> u<232> t<Constant_primary> p<233> c<231> l<27:10> el<27:11>
                          n<> u<231> t<Primary_literal> p<232> c<230> l<27:10> el<27:11>
                            n<0> u<230> t<INT_CONST> p<231> l<27:10> el<27:11>
              n<> u<240> t<List_of_port_identifiers> p<241> c<238> l<27:13> el<27:17>
                n<a> u<238> t<STRING_CONST> p<240> s<239> l<27:13> el<27:14>
                n<b> u<239> t<STRING_CONST> p<240> l<27:16> el<27:17>
        n<> u<260> t<Module_item> p<334> c<259> s<311> l<28:1> el<28:16>
          n<> u<259> t<Port_declaration> p<260> c<258> l<28:1> el<28:15>
            n<> u<258> t<Output_declaration> p<259> c<255> l<28:1> el<28:15>
              n<> u<255> t<Net_port_type> p<258> c<254> s<257> l<28:8> el<28:13>
                n<> u<254> t<Data_type_or_implicit> p<255> c<253> l<28:8> el<28:13>
                  n<> u<253> t<Packed_dimension> p<254> c<252> l<28:8> el<28:13>
                    n<> u<252> t<Constant_range> p<253> c<247> l<28:9> el<28:12>
                      n<> u<247> t<Constant_expression> p<252> c<246> s<251> l<28:9> el<28:10>
                        n<> u<246> t<Constant_primary> p<247> c<245> l<28:9> el<28:10>
                          n<> u<245> t<Primary_literal> p<246> c<244> l<28:9> el<28:10>
                            n<3> u<244> t<INT_CONST> p<245> l<28:9> el<28:10>
                      n<> u<251> t<Constant_expression> p<252> c<250> l<28:11> el<28:12>
                        n<> u<250> t<Constant_primary> p<251> c<249> l<28:11> el<28:12>
                          n<> u<249> t<Primary_literal> p<250> c<248> l<28:11> el<28:12>
                            n<0> u<248> t<INT_CONST> p<249> l<28:11> el<28:12>
              n<> u<257> t<List_of_port_identifiers> p<258> c<256> l<28:14> el<28:15>
                n<c> u<256> t<STRING_CONST> p<257> l<28:14> el<28:15>
        n<> u<311> t<Module_item> p<334> c<310> s<332> l<29:3> el<29:44>
          n<> u<310> t<Non_port_module_item> p<311> c<309> l<29:3> el<29:44>
            n<> u<309> t<Module_or_generate_item> p<310> c<308> l<29:3> el<29:44>
              n<> u<308> t<Udp_instantiation> p<309> c<261> l<29:3> el<29:44>
                n<my_module> u<261> t<STRING_CONST> p<308> s<307> l<29:3> el<29:12>
                n<> u<307> t<Udp_instance> p<308> c<293> l<29:13> el<29:43>
                  n<> u<293> t<Name_of_instance> p<307> c<262> s<298> l<29:13> el<29:33>
                    n<inst> u<262> t<STRING_CONST> p<293> s<272> l<29:13> el<29:17>
                    n<> u<272> t<Unpacked_dimension> p<293> c<271> s<282> l<29:18> el<29:23>
                      n<> u<271> t<Constant_range> p<272> c<266> l<29:19> el<29:22>
                        n<> u<266> t<Constant_expression> p<271> c<265> s<270> l<29:19> el<29:20>
                          n<> u<265> t<Constant_primary> p<266> c<264> l<29:19> el<29:20>
                            n<> u<264> t<Primary_literal> p<265> c<263> l<29:19> el<29:20>
                              n<3> u<263> t<INT_CONST> p<264> l<29:19> el<29:20>
                        n<> u<270> t<Constant_expression> p<271> c<269> l<29:21> el<29:22>
                          n<> u<269> t<Constant_primary> p<270> c<268> l<29:21> el<29:22>
                            n<> u<268> t<Primary_literal> p<269> c<267> l<29:21> el<29:22>
                              n<0> u<267> t<INT_CONST> p<268> l<29:21> el<29:22>
                    n<> u<282> t<Unpacked_dimension> p<293> c<281> s<292> l<29:23> el<29:28>
                      n<> u<281> t<Constant_range> p<282> c<276> l<29:24> el<29:27>
                        n<> u<276> t<Constant_expression> p<281> c<275> s<280> l<29:24> el<29:25>
                          n<> u<275> t<Constant_primary> p<276> c<274> l<29:24> el<29:25>
                            n<> u<274> t<Primary_literal> p<275> c<273> l<29:24> el<29:25>
                              n<2> u<273> t<INT_CONST> p<274> l<29:24> el<29:25>
                        n<> u<280> t<Constant_expression> p<281> c<279> l<29:26> el<29:27>
                          n<> u<279> t<Constant_primary> p<280> c<278> l<29:26> el<29:27>
                            n<> u<278> t<Primary_literal> p<279> c<277> l<29:26> el<29:27>
                              n<0> u<277> t<INT_CONST> p<278> l<29:26> el<29:27>
                    n<> u<292> t<Unpacked_dimension> p<293> c<291> l<29:28> el<29:33>
                      n<> u<291> t<Constant_range> p<292> c<286> l<29:29> el<29:32>
                        n<> u<286> t<Constant_expression> p<291> c<285> s<290> l<29:29> el<29:30>
                          n<> u<285> t<Constant_primary> p<286> c<284> l<29:29> el<29:30>
                            n<> u<284> t<Primary_literal> p<285> c<283> l<29:29> el<29:30>
                              n<1> u<283> t<INT_CONST> p<284> l<29:29> el<29:30>
                        n<> u<290> t<Constant_expression> p<291> c<289> l<29:31> el<29:32>
                          n<> u<289> t<Constant_primary> p<290> c<288> l<29:31> el<29:32>
                            n<> u<288> t<Primary_literal> p<289> c<287> l<29:31> el<29:32>
                              n<0> u<287> t<INT_CONST> p<288> l<29:31> el<29:32>
                  n<> u<298> t<Net_lvalue> p<307> c<295> s<302> l<29:35> el<29:36>
                    n<> u<295> t<Ps_or_hierarchical_identifier> p<298> c<294> s<297> l<29:35> el<29:36>
                      n<a> u<294> t<STRING_CONST> p<295> l<29:35> el<29:36>
                    n<> u<297> t<Constant_select> p<298> c<296> l<29:36> el<29:36>
                      n<> u<296> t<Constant_bit_select> p<297> l<29:36> el<29:36>
                  n<> u<302> t<Expression> p<307> c<301> s<306> l<29:38> el<29:39>
                    n<> u<301> t<Primary> p<302> c<300> l<29:38> el<29:39>
                      n<> u<300> t<Primary_literal> p<301> c<299> l<29:38> el<29:39>
                        n<b> u<299> t<STRING_CONST> p<300> l<29:38> el<29:39>
                  n<> u<306> t<Expression> p<307> c<305> l<29:41> el<29:42>
                    n<> u<305> t<Primary> p<306> c<304> l<29:41> el<29:42>
                      n<> u<304> t<Primary_literal> p<305> c<303> l<29:41> el<29:42>
                        n<c> u<303> t<STRING_CONST> p<304> l<29:41> el<29:42>
        n<> u<332> t<Module_item> p<334> c<331> s<333> l<30:3> el<30:30>
          n<> u<331> t<Non_port_module_item> p<332> c<330> l<30:3> el<30:30>
            n<> u<330> t<Module_or_generate_item> p<331> c<329> l<30:3> el<30:30>
              n<> u<329> t<Udp_instantiation> p<330> c<312> l<30:3> el<30:30>
                n<my_module> u<312> t<STRING_CONST> p<329> s<328> l<30:3> el<30:12>
                n<> u<328> t<Udp_instance> p<329> c<314> l<30:13> el<30:29>
                  n<> u<314> t<Name_of_instance> p<328> c<313> s<319> l<30:13> el<30:18>
                    n<inst1> u<313> t<STRING_CONST> p<314> l<30:13> el<30:18>
                  n<> u<319> t<Net_lvalue> p<328> c<316> s<323> l<30:21> el<30:22>
                    n<> u<316> t<Ps_or_hierarchical_identifier> p<319> c<315> s<318> l<30:21> el<30:22>
                      n<a> u<315> t<STRING_CONST> p<316> l<30:21> el<30:22>
                    n<> u<318> t<Constant_select> p<319> c<317> l<30:22> el<30:22>
                      n<> u<317> t<Constant_bit_select> p<318> l<30:22> el<30:22>
                  n<> u<323> t<Expression> p<328> c<322> s<327> l<30:24> el<30:25>
                    n<> u<322> t<Primary> p<323> c<321> l<30:24> el<30:25>
                      n<> u<321> t<Primary_literal> p<322> c<320> l<30:24> el<30:25>
                        n<b> u<320> t<STRING_CONST> p<321> l<30:24> el<30:25>
                  n<> u<327> t<Expression> p<328> c<326> l<30:27> el<30:28>
                    n<> u<326> t<Primary> p<327> c<325> l<30:27> el<30:28>
                      n<> u<325> t<Primary_literal> p<326> c<324> l<30:27> el<30:28>
                        n<c> u<324> t<STRING_CONST> p<325> l<30:27> el<30:28>
        n<> u<333> t<ENDMODULE> p<334> l<31:1> el<31:10>
    n<> u<698> t<Description> p<699> c<697> l<35:1> el<76:10>
      n<> u<697> t<Module_declaration> p<698> c<351> l<35:1> el<76:10>
        n<> u<351> t<Module_nonansi_header> p<697> c<336> s<368> l<35:1> el<35:19>
          n<module> u<336> t<Module_keyword> p<351> s<337> l<35:1> el<35:7>
          n<test> u<337> t<STRING_CONST> p<351> s<350> l<35:8> el<35:12>
          n<> u<350> t<List_of_ports> p<351> c<343> l<35:12> el<35:18>
            n<> u<343> t<Port> p<350> c<342> s<349> l<35:13> el<35:14>
              n<> u<342> t<Port_expression> p<343> c<341> l<35:13> el<35:14>
                n<> u<341> t<Port_reference> p<342> c<338> l<35:13> el<35:14>
                  n<a> u<338> t<STRING_CONST> p<341> s<340> l<35:13> el<35:14>
                  n<> u<340> t<Constant_select> p<341> c<339> l<35:14> el<35:14>
                    n<> u<339> t<Constant_bit_select> p<340> l<35:14> el<35:14>
            n<> u<349> t<Port> p<350> c<348> l<35:16> el<35:17>
              n<> u<348> t<Port_expression> p<349> c<347> l<35:16> el<35:17>
                n<> u<347> t<Port_reference> p<348> c<344> l<35:16> el<35:17>
                  n<b> u<344> t<STRING_CONST> p<347> s<346> l<35:16> el<35:17>
                  n<> u<346> t<Constant_select> p<347> c<345> l<35:17> el<35:17>
                    n<> u<345> t<Constant_bit_select> p<346> l<35:17> el<35:17>
        n<> u<368> t<Module_item> p<697> c<367> s<385> l<37:3> el<37:24>
          n<> u<367> t<Non_port_module_item> p<368> c<366> l<37:3> el<37:24>
            n<> u<366> t<Module_or_generate_item> p<367> c<365> l<37:3> el<37:24>
              n<> u<365> t<Module_common_item> p<366> c<364> l<37:3> el<37:24>
                n<> u<364> t<Module_or_generate_item_declaration> p<365> c<363> l<37:3> el<37:24>
                  n<> u<363> t<Package_or_generate_item_declaration> p<364> c<362> l<37:3> el<37:24>
                    n<> u<362> t<Parameter_declaration> p<363> c<352> l<37:3> el<37:23>
                      n<> u<352> t<Data_type_or_implicit> p<362> s<361> l<37:13> el<37:13>
                      n<> u<361> t<List_of_param_assignments> p<362> c<360> l<37:13> el<37:23>
                        n<> u<360> t<Param_assignment> p<361> c<353> l<37:13> el<37:23>
                          n<POWER1> u<353> t<STRING_CONST> p<360> s<359> l<37:13> el<37:19>
                          n<> u<359> t<Constant_param_expression> p<360> c<358> l<37:22> el<37:23>
                            n<> u<358> t<Constant_mintypmax_expression> p<359> c<357> l<37:22> el<37:23>
                              n<> u<357> t<Constant_expression> p<358> c<356> l<37:22> el<37:23>
                                n<> u<356> t<Constant_primary> p<357> c<355> l<37:22> el<37:23>
                                  n<> u<355> t<Primary_literal> p<356> c<354> l<37:22> el<37:23>
                                    n<1> u<354> t<INT_CONST> p<355> l<37:22> el<37:23>
        n<> u<385> t<Module_item> p<697> c<384> s<402> l<38:3> el<38:24>
          n<> u<384> t<Non_port_module_item> p<385> c<383> l<38:3> el<38:24>
            n<> u<383> t<Module_or_generate_item> p<384> c<382> l<38:3> el<38:24>
              n<> u<382> t<Module_common_item> p<383> c<381> l<38:3> el<38:24>
                n<> u<381> t<Module_or_generate_item_declaration> p<382> c<380> l<38:3> el<38:24>
                  n<> u<380> t<Package_or_generate_item_declaration> p<381> c<379> l<38:3> el<38:24>
                    n<> u<379> t<Parameter_declaration> p<380> c<369> l<38:3> el<38:23>
                      n<> u<369> t<Data_type_or_implicit> p<379> s<378> l<38:13> el<38:13>
                      n<> u<378> t<List_of_param_assignments> p<379> c<377> l<38:13> el<38:23>
                        n<> u<377> t<Param_assignment> p<378> c<370> l<38:13> el<38:23>
                          n<POWER2> u<370> t<STRING_CONST> p<377> s<376> l<38:13> el<38:19>
                          n<> u<376> t<Constant_param_expression> p<377> c<375> l<38:22> el<38:23>
                            n<> u<375> t<Constant_mintypmax_expression> p<376> c<374> l<38:22> el<38:23>
                              n<> u<374> t<Constant_expression> p<375> c<373> l<38:22> el<38:23>
                                n<> u<373> t<Constant_primary> p<374> c<372> l<38:22> el<38:23>
                                  n<> u<372> t<Primary_literal> p<373> c<371> l<38:22> el<38:23>
                                    n<1> u<371> t<INT_CONST> p<372> l<38:22> el<38:23>
        n<> u<402> t<Module_item> p<697> c<401> s<516> l<39:3> el<39:15>
          n<> u<401> t<Non_port_module_item> p<402> c<400> l<39:3> el<39:15>
            n<> u<400> t<Module_or_generate_item> p<401> c<399> l<39:3> el<39:15>
              n<> u<399> t<Gate_instantiation> p<400> c<386> l<39:3> el<39:15>
                n<> u<386> t<NInpGate_And> p<399> s<398> l<39:3> el<39:6>
                n<> u<398> t<N_input_gate_instance> p<399> c<388> l<39:7> el<39:14>
                  n<> u<388> t<Name_of_instance> p<398> c<387> s<393> l<39:7> el<39:9>
                    n<u0> u<387> t<STRING_CONST> p<388> l<39:7> el<39:9>
                  n<> u<393> t<Net_lvalue> p<398> c<390> s<397> l<39:10> el<39:11>
                    n<> u<390> t<Ps_or_hierarchical_identifier> p<393> c<389> s<392> l<39:10> el<39:11>
                      n<a> u<389> t<STRING_CONST> p<390> l<39:10> el<39:11>
                    n<> u<392> t<Constant_select> p<393> c<391> l<39:11> el<39:11>
                      n<> u<391> t<Constant_bit_select> p<392> l<39:11> el<39:11>
                  n<> u<397> t<Expression> p<398> c<396> l<39:12> el<39:13>
                    n<> u<396> t<Primary> p<397> c<395> l<39:12> el<39:13>
                      n<> u<395> t<Primary_literal> p<396> c<394> l<39:12> el<39:13>
                        n<b> u<394> t<STRING_CONST> p<395> l<39:12> el<39:13>
        n<> u<516> t<Module_item> p<697> c<515> s<576> l<40:6> el<48:14>
          n<> u<515> t<Non_port_module_item> p<516> c<514> l<40:6> el<48:14>
            n<> u<514> t<Generate_region> p<515> c<512> l<40:6> el<48:14>
              n<> u<512> t<Generate_item> p<514> c<511> s<513> l<41:2> el<47:8>
                n<> u<511> t<Module_or_generate_item> p<512> c<510> l<41:2> el<47:8>
                  n<> u<510> t<Module_common_item> p<511> c<509> l<41:2> el<47:8>
                    n<> u<509> t<Conditional_generate_construct> p<510> c<508> l<41:2> el<47:8>
                      n<> u<508> t<If_generate_construct> p<509> c<506> l<41:2> el<47:8>
                        n<> u<506> t<IF> p<508> s<412> l<41:2> el<41:4>
                        n<> u<412> t<Constant_expression> p<508> c<406> s<432> l<41:6> el<41:16>
                          n<> u<406> t<Constant_expression> p<412> c<405> s<411> l<41:6> el<41:12>
                            n<> u<405> t<Constant_primary> p<406> c<404> l<41:6> el<41:12>
                              n<> u<404> t<Primary_literal> p<405> c<403> l<41:6> el<41:12>
                                n<POWER1> u<403> t<STRING_CONST> p<404> l<41:6> el<41:12>
                          n<> u<411> t<BinOp_Great> p<412> s<410> l<41:13> el<41:14>
                          n<> u<410> t<Constant_expression> p<412> c<409> l<41:15> el<41:16>
                            n<> u<409> t<Constant_primary> p<410> c<408> l<41:15> el<41:16>
                              n<> u<408> t<Primary_literal> p<409> c<407> l<41:15> el<41:16>
                                n<2> u<407> t<INT_CONST> p<408> l<41:15> el<41:16>
                        n<> u<432> t<Generate_item> p<508> c<431> s<507> l<41:18> el<43:8>
                          n<> u<431> t<Generate_begin_end_block> p<432> c<413> l<41:18> el<43:8>
                            n<g1> u<413> t<STRING_CONST> p<431> s<429> l<41:26> el<41:28>
                            n<> u<429> t<Generate_item> p<431> c<428> s<430> l<42:7> el<42:19>
                              n<> u<428> t<Module_or_generate_item> p<429> c<427> l<42:7> el<42:19>
                                n<> u<427> t<Gate_instantiation> p<428> c<414> l<42:7> el<42:19>
                                  n<> u<414> t<NInpGate_And> p<427> s<426> l<42:7> el<42:10>
                                  n<> u<426> t<N_input_gate_instance> p<427> c<416> l<42:11> el<42:18>
                                    n<> u<416> t<Name_of_instance> p<426> c<415> s<421> l<42:11> el<42:13>
                                      n<u1> u<415> t<STRING_CONST> p<416> l<42:11> el<42:13>
                                    n<> u<421> t<Net_lvalue> p<426> c<418> s<425> l<42:14> el<42:15>
                                      n<> u<418> t<Ps_or_hierarchical_identifier> p<421> c<417> s<420> l<42:14> el<42:15>
                                        n<a> u<417> t<STRING_CONST> p<418> l<42:14> el<42:15>
                                      n<> u<420> t<Constant_select> p<421> c<419> l<42:15> el<42:15>
                                        n<> u<419> t<Constant_bit_select> p<420> l<42:15> el<42:15>
                                    n<> u<425> t<Expression> p<426> c<424> l<42:16> el<42:17>
                                      n<> u<424> t<Primary> p<425> c<423> l<42:16> el<42:17>
                                        n<> u<423> t<Primary_literal> p<424> c<422> l<42:16> el<42:17>
                                          n<b> u<422> t<STRING_CONST> p<423> l<42:16> el<42:17>
                            n<> u<430> t<END> p<431> l<43:5> el<43:8>
                        n<> u<507> t<ELSE> p<508> s<505> l<43:9> el<43:13>
                        n<> u<505> t<Generate_item> p<508> c<504> l<43:14> el<47:8>
                          n<> u<504> t<Module_or_generate_item> p<505> c<503> l<43:14> el<47:8>
                            n<> u<503> t<Module_common_item> p<504> c<502> l<43:14> el<47:8>
                              n<> u<502> t<Conditional_generate_construct> p<503> c<501> l<43:14> el<47:8>
                                n<> u<501> t<If_generate_construct> p<502> c<499> l<43:14> el<47:8>
                                  n<> u<499> t<IF> p<501> s<442> l<43:14> el<43:16>
                                  n<> u<442> t<Constant_expression> p<501> c<436> s<462> l<43:18> el<43:29>
                                    n<> u<436> t<Constant_expression> p<442> c<435> s<441> l<43:18> el<43:24>
                                      n<> u<435> t<Constant_primary> p<436> c<434> l<43:18> el<43:24>
                                        n<> u<434> t<Primary_literal> p<435> c<433> l<43:18> el<43:24>
                                          n<POWER2> u<433> t<STRING_CONST> p<434> l<43:18> el<43:24>
                                    n<> u<441> t<BinOp_Equiv> p<442> s<440> l<43:25> el<43:27>
                                    n<> u<440> t<Constant_expression> p<442> c<439> l<43:28> el<43:29>
                                      n<> u<439> t<Constant_primary> p<440> c<438> l<43:28> el<43:29>
                                        n<> u<438> t<Primary_literal> p<439> c<437> l<43:28> el<43:29>
                                          n<1> u<437> t<INT_CONST> p<438> l<43:28> el<43:29>
                                  n<> u<462> t<Generate_item> p<501> c<461> s<500> l<43:31> el<45:8>
                                    n<> u<461> t<Generate_begin_end_block> p<462> c<443> l<43:31> el<45:8>
                                      n<g1> u<443> t<STRING_CONST> p<461> s<459> l<43:38> el<43:40>
                                      n<> u<459> t<Generate_item> p<461> c<458> s<460> l<44:7> el<44:19>
                                        n<> u<458> t<Module_or_generate_item> p<459> c<457> l<44:7> el<44:19>
                                          n<> u<457> t<Gate_instantiation> p<458> c<444> l<44:7> el<44:19>
                                            n<> u<444> t<NInpGate_And> p<457> s<456> l<44:7> el<44:10>
                                            n<> u<456> t<N_input_gate_instance> p<457> c<446> l<44:11> el<44:18>
                                              n<> u<446> t<Name_of_instance> p<456> c<445> s<451> l<44:11> el<44:13>
                                                n<u2> u<445> t<STRING_CONST> p<446> l<44:11> el<44:13>
                                              n<> u<451> t<Net_lvalue> p<456> c<448> s<455> l<44:14> el<44:15>
                                                n<> u<448> t<Ps_or_hierarchical_identifier> p<451> c<447> s<450> l<44:14> el<44:15>
                                                  n<a> u<447> t<STRING_CONST> p<448> l<44:14> el<44:15>
                                                n<> u<450> t<Constant_select> p<451> c<449> l<44:15> el<44:15>
                                                  n<> u<449> t<Constant_bit_select> p<450> l<44:15> el<44:15>
                                              n<> u<455> t<Expression> p<456> c<454> l<44:16> el<44:17>
                                                n<> u<454> t<Primary> p<455> c<453> l<44:16> el<44:17>
                                                  n<> u<453> t<Primary_literal> p<454> c<452> l<44:16> el<44:17>
                                                    n<b> u<452> t<STRING_CONST> p<453> l<44:16> el<44:17>
                                      n<> u<460> t<END> p<461> l<45:5> el<45:8>
                                  n<> u<500> t<ELSE> p<501> s<498> l<45:9> el<45:13>
                                  n<> u<498> t<Generate_item> p<501> c<497> l<45:14> el<47:8>
                                    n<> u<497> t<Module_or_generate_item> p<498> c<496> l<45:14> el<47:8>
                                      n<> u<496> t<Module_common_item> p<497> c<495> l<45:14> el<47:8>
                                        n<> u<495> t<Conditional_generate_construct> p<496> c<494> l<45:14> el<47:8>
                                          n<> u<494> t<If_generate_construct> p<495> c<493> l<45:14> el<47:8>
                                            n<> u<493> t<IF> p<494> s<472> l<45:14> el<45:16>
                                            n<> u<472> t<Constant_expression> p<494> c<466> s<492> l<45:18> el<45:28>
                                              n<> u<466> t<Constant_expression> p<472> c<465> s<471> l<45:18> el<45:24>
                                                n<> u<465> t<Constant_primary> p<466> c<464> l<45:18> el<45:24>
                                                  n<> u<464> t<Primary_literal> p<465> c<463> l<45:18> el<45:24>
                                                    n<POWER2> u<463> t<STRING_CONST> p<464> l<45:18> el<45:24>
                                              n<> u<471> t<BinOp_Great> p<472> s<470> l<45:25> el<45:26>
                                              n<> u<470> t<Constant_expression> p<472> c<469> l<45:27> el<45:28>
                                                n<> u<469> t<Constant_primary> p<470> c<468> l<45:27> el<45:28>
                                                  n<> u<468> t<Primary_literal> p<469> c<467> l<45:27> el<45:28>
                                                    n<0> u<467> t<INT_CONST> p<468> l<45:27> el<45:28>
                                            n<> u<492> t<Generate_item> p<494> c<491> l<45:30> el<47:8>
                                              n<> u<491> t<Generate_begin_end_block> p<492> c<473> l<45:30> el<47:8>
                                                n<g1> u<473> t<STRING_CONST> p<491> s<489> l<45:37> el<45:39>
                                                n<> u<489> t<Generate_item> p<491> c<488> s<490> l<46:7> el<46:19>
                                                  n<> u<488> t<Module_or_generate_item> p<489> c<487> l<46:7> el<46:19>
                                                    n<> u<487> t<Gate_instantiation> p<488> c<474> l<46:7> el<46:19>
                                                      n<> u<474> t<NInpGate_And> p<487> s<486> l<46:7> el<46:10>
                                                      n<> u<486> t<N_input_gate_instance> p<487> c<476> l<46:11> el<46:18>
                                                        n<> u<476> t<Name_of_instance> p<486> c<475> s<481> l<46:11> el<46:13>
                                                          n<u3> u<475> t<STRING_CONST> p<476> l<46:11> el<46:13>
                                                        n<> u<481> t<Net_lvalue> p<486> c<478> s<485> l<46:14> el<46:15>
                                                          n<> u<478> t<Ps_or_hierarchical_identifier> p<481> c<477> s<480> l<46:14> el<46:15>
                                                            n<a> u<477> t<STRING_CONST> p<478> l<46:14> el<46:15>
                                                          n<> u<480> t<Constant_select> p<481> c<479> l<46:15> el<46:15>
                                                            n<> u<479> t<Constant_bit_select> p<480> l<46:15> el<46:15>
                                                        n<> u<485> t<Expression> p<486> c<484> l<46:16> el<46:17>
                                                          n<> u<484> t<Primary> p<485> c<483> l<46:16> el<46:17>
                                                            n<> u<483> t<Primary_literal> p<484> c<482> l<46:16> el<46:17>
                                                              n<b> u<482> t<STRING_CONST> p<483> l<46:16> el<46:17>
                                                n<> u<490> t<END> p<491> l<47:5> el<47:8>
              n<> u<513> t<ENDGENERATE> p<514> l<48:3> el<48:14>
        n<> u<576> t<Module_item> p<697> c<575> s<593> l<50:2> el<56:14>
          n<> u<575> t<Non_port_module_item> p<576> c<574> l<50:2> el<56:14>
            n<> u<574> t<Generate_region> p<575> c<572> l<50:2> el<56:14>
              n<> u<572> t<Generate_item> p<574> c<571> s<573> l<51:5> el<55:8>
                n<> u<571> t<Module_or_generate_item> p<572> c<570> l<51:5> el<55:8>
                  n<> u<570> t<Module_common_item> p<571> c<569> l<51:5> el<55:8>
                    n<> u<569> t<Conditional_generate_construct> p<570> c<568> l<51:5> el<55:8>
                      n<> u<568> t<If_generate_construct> p<569> c<567> l<51:5> el<55:8>
                        n<> u<567> t<IF> p<568> s<526> l<51:5> el<51:7>
                        n<> u<526> t<Constant_expression> p<568> c<520> s<566> l<51:9> el<51:19>
                          n<> u<520> t<Constant_expression> p<526> c<519> s<525> l<51:9> el<51:15>
                            n<> u<519> t<Constant_primary> p<520> c<518> l<51:9> el<51:15>
                              n<> u<518> t<Primary_literal> p<519> c<517> l<51:9> el<51:15>
                                n<POWER1> u<517> t<STRING_CONST> p<518> l<51:9> el<51:15>
                          n<> u<525> t<BinOp_Great> p<526> s<524> l<51:16> el<51:17>
                          n<> u<524> t<Constant_expression> p<526> c<523> l<51:18> el<51:19>
                            n<> u<523> t<Constant_primary> p<524> c<522> l<51:18> el<51:19>
                              n<> u<522> t<Primary_literal> p<523> c<521> l<51:18> el<51:19>
                                n<0> u<521> t<INT_CONST> p<522> l<51:18> el<51:19>
                        n<> u<566> t<Generate_item> p<568> c<565> l<51:21> el<55:8>
                          n<> u<565> t<Generate_begin_end_block> p<566> c<527> l<51:21> el<55:8>
                            n<g1> u<527> t<STRING_CONST> p<565> s<563> l<51:29> el<51:31>
                            n<> u<563> t<Generate_item> p<565> c<562> s<564> l<52:8> el<54:11>
                              n<> u<562> t<Module_or_generate_item> p<563> c<561> l<52:8> el<54:11>
                                n<> u<561> t<Module_common_item> p<562> c<560> l<52:8> el<54:11>
                                  n<> u<560> t<Conditional_generate_construct> p<561> c<559> l<52:8> el<54:11>
                                    n<> u<559> t<If_generate_construct> p<560> c<558> l<52:8> el<54:11>
                                      n<> u<558> t<IF> p<559> s<537> l<52:8> el<52:10>
                                      n<> u<537> t<Constant_expression> p<559> c<531> s<557> l<52:12> el<52:23>
                                        n<> u<531> t<Constant_expression> p<537> c<530> s<536> l<52:12> el<52:18>
                                          n<> u<530> t<Constant_primary> p<531> c<529> l<52:12> el<52:18>
                                            n<> u<529> t<Primary_literal> p<530> c<528> l<52:12> el<52:18>
                                              n<POWER2> u<528> t<STRING_CONST> p<529> l<52:12> el<52:18>
                                        n<> u<536> t<BinOp_GreatEqual> p<537> s<535> l<52:19> el<52:21>
                                        n<> u<535> t<Constant_expression> p<537> c<534> l<52:22> el<52:23>
                                          n<> u<534> t<Constant_primary> p<535> c<533> l<52:22> el<52:23>
                                            n<> u<533> t<Primary_literal> p<534> c<532> l<52:22> el<52:23>
                                              n<1> u<532> t<INT_CONST> p<533> l<52:22> el<52:23>
                                      n<> u<557> t<Generate_item> p<559> c<556> l<52:25> el<54:11>
                                        n<> u<556> t<Generate_begin_end_block> p<557> c<538> l<52:25> el<54:11>
                                          n<g1> u<538> t<STRING_CONST> p<556> s<554> l<52:32> el<52:34>
                                          n<> u<554> t<Generate_item> p<556> c<553> s<555> l<53:10> el<53:22>
                                            n<> u<553> t<Module_or_generate_item> p<554> c<552> l<53:10> el<53:22>
                                              n<> u<552> t<Gate_instantiation> p<553> c<539> l<53:10> el<53:22>
                                                n<> u<539> t<NInpGate_And> p<552> s<551> l<53:10> el<53:13>
                                                n<> u<551> t<N_input_gate_instance> p<552> c<541> l<53:14> el<53:21>
                                                  n<> u<541> t<Name_of_instance> p<551> c<540> s<546> l<53:14> el<53:16>
                                                    n<u4> u<540> t<STRING_CONST> p<541> l<53:14> el<53:16>
                                                  n<> u<546> t<Net_lvalue> p<551> c<543> s<550> l<53:17> el<53:18>
                                                    n<> u<543> t<Ps_or_hierarchical_identifier> p<546> c<542> s<545> l<53:17> el<53:18>
                                                      n<a> u<542> t<STRING_CONST> p<543> l<53:17> el<53:18>
                                                    n<> u<545> t<Constant_select> p<546> c<544> l<53:18> el<53:18>
                                                      n<> u<544> t<Constant_bit_select> p<545> l<53:18> el<53:18>
                                                  n<> u<550> t<Expression> p<551> c<549> l<53:19> el<53:20>
                                                    n<> u<549> t<Primary> p<550> c<548> l<53:19> el<53:20>
                                                      n<> u<548> t<Primary_literal> p<549> c<547> l<53:19> el<53:20>
                                                        n<b> u<547> t<STRING_CONST> p<548> l<53:19> el<53:20>
                                          n<> u<555> t<END> p<556> l<54:8> el<54:11>
                            n<> u<564> t<END> p<565> l<55:5> el<55:8>
              n<> u<573> t<ENDGENERATE> p<574> l<56:3> el<56:14>
        n<> u<593> t<Module_item> p<697> c<592> s<695> l<58:2> el<58:14>
          n<> u<592> t<Non_port_module_item> p<593> c<591> l<58:2> el<58:14>
            n<> u<591> t<Module_or_generate_item> p<592> c<590> l<58:2> el<58:14>
              n<> u<590> t<Gate_instantiation> p<591> c<577> l<58:2> el<58:14>
                n<> u<577> t<NInpGate_And> p<590> s<589> l<58:2> el<58:5>
                n<> u<589> t<N_input_gate_instance> p<590> c<579> l<58:6> el<58:13>
                  n<> u<579> t<Name_of_instance> p<589> c<578> s<584> l<58:6> el<58:8>
                    n<u4> u<578> t<STRING_CONST> p<579> l<58:6> el<58:8>
                  n<> u<584> t<Net_lvalue> p<589> c<581> s<588> l<58:9> el<58:10>
                    n<> u<581> t<Ps_or_hierarchical_identifier> p<584> c<580> s<583> l<58:9> el<58:10>
                      n<a> u<580> t<STRING_CONST> p<581> l<58:9> el<58:10>
                    n<> u<583> t<Constant_select> p<584> c<582> l<58:10> el<58:10>
                      n<> u<582> t<Constant_bit_select> p<583> l<58:10> el<58:10>
                  n<> u<588> t<Expression> p<589> c<587> l<58:11> el<58:12>
                    n<> u<587> t<Primary> p<588> c<586> l<58:11> el<58:12>
                      n<> u<586> t<Primary_literal> p<587> c<585> l<58:11> el<58:12>
                        n<b> u<585> t<STRING_CONST> p<586> l<58:11> el<58:12>
        n<> u<695> t<Module_item> p<697> c<694> s<696> l<62:6> el<72:14>
          n<> u<694> t<Non_port_module_item> p<695> c<693> l<62:6> el<72:14>
            n<> u<693> t<Module_or_generate_item> p<694> c<692> l<62:6> el<72:14>
              n<> u<692> t<Module_common_item> p<693> c<691> l<62:6> el<72:14>
                n<> u<691> t<Conditional_generate_construct> p<692> c<690> l<62:6> el<72:14>
                  n<> u<690> t<Case_generate_construct> p<691> c<597> l<62:6> el<72:14>
                    n<> u<597> t<Constant_expression> p<690> c<596> s<634> l<62:12> el<62:18>
                      n<> u<596> t<Constant_primary> p<597> c<595> l<62:12> el<62:18>
                        n<> u<595> t<Primary_literal> p<596> c<594> l<62:12> el<62:18>
                          n<POWER1> u<594> t<STRING_CONST> p<595> l<62:12> el<62:18>
                    n<> u<634> t<Case_generate_item> p<690> c<601> s<663> l<63:9> el<65:14>
                      n<> u<601> t<Constant_expression> p<634> c<600> s<605> l<63:9> el<63:10>
                        n<> u<600> t<Constant_primary> p<601> c<599> l<63:9> el<63:10>
                          n<> u<599> t<Primary_literal> p<600> c<598> l<63:9> el<63:10>
                            n<0> u<598> t<INT_CONST> p<599> l<63:9> el<63:10>
                      n<> u<605> t<Constant_expression> p<634> c<604> s<609> l<63:12> el<63:13>
                        n<> u<604> t<Constant_primary> p<605> c<603> l<63:12> el<63:13>
                          n<> u<603> t<Primary_literal> p<604> c<602> l<63:12> el<63:13>
                            n<1> u<602> t<INT_CONST> p<603> l<63:12> el<63:13>
                      n<> u<609> t<Constant_expression> p<634> c<608> s<633> l<63:15> el<63:16>
                        n<> u<608> t<Constant_primary> p<609> c<607> l<63:15> el<63:16>
                          n<> u<607> t<Primary_literal> p<608> c<606> l<63:15> el<63:16>
                            n<2> u<606> t<INT_CONST> p<607> l<63:15> el<63:16>
                      n<> u<633> t<Generate_item> p<634> c<632> l<63:18> el<65:14>
                        n<> u<632> t<Generate_begin_end_block> p<633> c<610> l<63:18> el<65:14>
                          n<u1> u<610> t<STRING_CONST> p<632> s<630> l<63:26> el<63:28>
                          n<> u<630> t<Generate_item> p<632> c<629> s<631> l<64:13> el<64:29>
                            n<> u<629> t<Module_or_generate_item> p<630> c<628> l<64:13> el<64:29>
                              n<> u<628> t<Gate_instantiation> p<629> c<611> l<64:13> el<64:29>
                                n<> u<611> t<NInpGate_Xor> p<628> s<627> l<64:13> el<64:16>
                                n<> u<627> t<N_input_gate_instance> p<628> c<613> l<64:17> el<64:28>
                                  n<> u<613> t<Name_of_instance> p<627> c<612> s<618> l<64:17> el<64:19>
                                    n<g1> u<612> t<STRING_CONST> p<613> l<64:17> el<64:19>
                                  n<> u<618> t<Net_lvalue> p<627> c<615> s<622> l<64:20> el<64:21>
                                    n<> u<615> t<Ps_or_hierarchical_identifier> p<618> c<614> s<617> l<64:20> el<64:21>
                                      n<a> u<614> t<STRING_CONST> p<615> l<64:20> el<64:21>
                                    n<> u<617> t<Constant_select> p<618> c<616> l<64:21> el<64:21>
                                      n<> u<616> t<Constant_bit_select> p<617> l<64:21> el<64:21>
                                  n<> u<622> t<Expression> p<627> c<621> s<626> l<64:23> el<64:24>
                                    n<> u<621> t<Primary> p<622> c<620> l<64:23> el<64:24>
                                      n<> u<620> t<Primary_literal> p<621> c<619> l<64:23> el<64:24>
                                        n<b> u<619> t<STRING_CONST> p<620> l<64:23> el<64:24>
                                  n<> u<626> t<Expression> p<627> c<625> l<64:26> el<64:27>
                                    n<> u<625> t<Primary> p<626> c<624> l<64:26> el<64:27>
                                      n<> u<624> t<Primary_literal> p<625> c<623> l<64:26> el<64:27>
                                        n<c> u<623> t<STRING_CONST> p<624> l<64:26> el<64:27>
                          n<> u<631> t<END> p<632> l<65:11> el<65:14>
                    n<> u<663> t<Case_generate_item> p<690> c<638> s<688> l<66:9> el<68:14>
                      n<> u<638> t<Constant_expression> p<663> c<637> s<662> l<66:9> el<66:10>
                        n<> u<637> t<Constant_primary> p<638> c<636> l<66:9> el<66:10>
                          n<> u<636> t<Primary_literal> p<637> c<635> l<66:9> el<66:10>
                            n<3> u<635> t<INT_CONST> p<636> l<66:9> el<66:10>
                      n<> u<662> t<Generate_item> p<663> c<661> l<66:12> el<68:14>
                        n<> u<661> t<Generate_begin_end_block> p<662> c<639> l<66:12> el<68:14>
                          n<u1> u<639> t<STRING_CONST> p<661> s<659> l<66:20> el<66:22>
                          n<> u<659> t<Generate_item> p<661> c<658> s<660> l<67:13> el<67:29>
                            n<> u<658> t<Module_or_generate_item> p<659> c<657> l<67:13> el<67:29>
                              n<> u<657> t<Gate_instantiation> p<658> c<640> l<67:13> el<67:29>
                                n<> u<640> t<NInpGate_And> p<657> s<656> l<67:13> el<67:16>
                                n<> u<656> t<N_input_gate_instance> p<657> c<642> l<67:17> el<67:28>
                                  n<> u<642> t<Name_of_instance> p<656> c<641> s<647> l<67:17> el<67:19>
                                    n<g1> u<641> t<STRING_CONST> p<642> l<67:17> el<67:19>
                                  n<> u<647> t<Net_lvalue> p<656> c<644> s<651> l<67:20> el<67:21>
                                    n<> u<644> t<Ps_or_hierarchical_identifier> p<647> c<643> s<646> l<67:20> el<67:21>
                                      n<a> u<643> t<STRING_CONST> p<644> l<67:20> el<67:21>
                                    n<> u<646> t<Constant_select> p<647> c<645> l<67:21> el<67:21>
                                      n<> u<645> t<Constant_bit_select> p<646> l<67:21> el<67:21>
                                  n<> u<651> t<Expression> p<656> c<650> s<655> l<67:23> el<67:24>
                                    n<> u<650> t<Primary> p<651> c<649> l<67:23> el<67:24>
                                      n<> u<649> t<Primary_literal> p<650> c<648> l<67:23> el<67:24>
                                        n<b> u<648> t<STRING_CONST> p<649> l<67:23> el<67:24>
                                  n<> u<655> t<Expression> p<656> c<654> l<67:26> el<67:27>
                                    n<> u<654> t<Primary> p<655> c<653> l<67:26> el<67:27>
                                      n<> u<653> t<Primary_literal> p<654> c<652> l<67:26> el<67:27>
                                        n<c> u<652> t<STRING_CONST> p<653> l<67:26> el<67:27>
                          n<> u<660> t<END> p<661> l<68:11> el<68:14>
                    n<> u<688> t<Case_generate_item> p<690> c<687> s<689> l<69:9> el<71:14>
                      n<> u<687> t<Generate_item> p<688> c<686> l<69:18> el<71:14>
                        n<> u<686> t<Generate_begin_end_block> p<687> c<664> l<69:18> el<71:14>
                          n<u1> u<664> t<STRING_CONST> p<686> s<684> l<69:26> el<69:28>
                          n<> u<684> t<Generate_item> p<686> c<683> s<685> l<70:13> el<70:30>
                            n<> u<683> t<Module_or_generate_item> p<684> c<682> l<70:13> el<70:30>
                              n<> u<682> t<Gate_instantiation> p<683> c<665> l<70:13> el<70:30>
                                n<> u<665> t<NInpGate_Xnor> p<682> s<681> l<70:13> el<70:17>
                                n<> u<681> t<N_input_gate_instance> p<682> c<667> l<70:18> el<70:29>
                                  n<> u<667> t<Name_of_instance> p<681> c<666> s<672> l<70:18> el<70:20>
                                    n<g1> u<666> t<STRING_CONST> p<667> l<70:18> el<70:20>
                                  n<> u<672> t<Net_lvalue> p<681> c<669> s<676> l<70:21> el<70:22>
                                    n<> u<669> t<Ps_or_hierarchical_identifier> p<672> c<668> s<671> l<70:21> el<70:22>
                                      n<a> u<668> t<STRING_CONST> p<669> l<70:21> el<70:22>
                                    n<> u<671> t<Constant_select> p<672> c<670> l<70:22> el<70:22>
                                      n<> u<670> t<Constant_bit_select> p<671> l<70:22> el<70:22>
                                  n<> u<676> t<Expression> p<681> c<675> s<680> l<70:24> el<70:25>
                                    n<> u<675> t<Primary> p<676> c<674> l<70:24> el<70:25>
                                      n<> u<674> t<Primary_literal> p<675> c<673> l<70:24> el<70:25>
                                        n<b> u<673> t<STRING_CONST> p<674> l<70:24> el<70:25>
                                  n<> u<680> t<Expression> p<681> c<679> l<70:27> el<70:28>
                                    n<> u<679> t<Primary> p<680> c<678> l<70:27> el<70:28>
                                      n<> u<678> t<Primary_literal> p<679> c<677> l<70:27> el<70:28>
                                        n<c> u<677> t<STRING_CONST> p<678> l<70:27> el<70:28>
                          n<> u<685> t<END> p<686> l<71:11> el<71:14>
                    n<> u<689> t<ENDCASE> p<690> l<72:7> el<72:14>
        n<> u<696> t<ENDMODULE> p<697> l<76:1> el<76:10>
AST_DEBUG_END
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitElab/small.v".
AST_DEBUG_BEGIN
Count: 325
LIB: work
FILE: ${SURELOG_DIR}/tests/UnitElab/small.v
n<> u<324> t<Top_level_rule> c<1> l<1:1> el<56:1>
  n<> u<1> t<Null_rule> p<324> s<323> l<1:1>
  n<> u<323> t<Source_text> p<324> c<34> l<1:1> el<54:10>
    n<> u<34> t<Description> p<323> c<33> s<322> l<1:1> el<3:10>
      n<> u<33> t<Module_declaration> p<34> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_nonansi_header> p<33> c<2> s<31> l<1:1> el<1:20>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<small_top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:17>
          n<> u<4> t<List_of_ports> p<5> l<1:17> el<1:19>
        n<> u<31> t<Module_item> p<33> c<30> s<32> l<2:4> el<2:29>
          n<> u<30> t<Non_port_module_item> p<31> c<29> l<2:4> el<2:29>
            n<> u<29> t<Module_or_generate_item> p<30> c<28> l<2:4> el<2:29>
              n<> u<28> t<Module_instantiation> p<29> c<6> l<2:4> el<2:29>
                n<small_test> u<6> t<STRING_CONST> p<28> s<22> l<2:4> el<2:14>
                n<> u<22> t<Parameter_value_assignment> p<28> c<21> s<27> l<2:15> el<2:23>
                  n<> u<21> t<List_of_parameter_assignments> p<22> c<13> l<2:17> el<2:22>
                    n<> u<13> t<Ordered_parameter_assignment> p<21> c<12> s<20> l<2:17> el<2:20>
                      n<> u<12> t<Param_expression> p<13> c<11> l<2:17> el<2:20>
                        n<> u<11> t<Mintypmax_expression> p<12> c<10> l<2:17> el<2:20>
                          n<> u<10> t<Expression> p<11> c<9> l<2:17> el<2:20>
                            n<> u<9> t<Primary> p<10> c<8> l<2:17> el<2:20>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<2:17> el<2:20>
                                n<1e1> u<7> t<REAL_CONST> p<8> l<2:17> el<2:20>
                    n<> u<20> t<Ordered_parameter_assignment> p<21> c<19> l<2:21> el<2:22>
                      n<> u<19> t<Param_expression> p<20> c<18> l<2:21> el<2:22>
                        n<> u<18> t<Mintypmax_expression> p<19> c<17> l<2:21> el<2:22>
                          n<> u<17> t<Expression> p<18> c<16> l<2:21> el<2:22>
                            n<> u<16> t<Primary> p<17> c<15> l<2:21> el<2:22>
                              n<> u<15> t<Primary_literal> p<16> c<14> l<2:21> el<2:22>
                                n<2> u<14> t<INT_CONST> p<15> l<2:21> el<2:22>
                n<> u<27> t<Hierarchical_instance> p<28> c<24> l<2:24> el<2:28>
                  n<> u<24> t<Name_of_instance> p<27> c<23> s<26> l<2:24> el<2:26>
                    n<u1> u<23> t<STRING_CONST> p<24> l<2:24> el<2:26>
                  n<> u<26> t<List_of_port_connections> p<27> c<25> l<2:27> el<2:27>
                    n<> u<25> t<Ordered_port_connection> p<26> l<2:27> el<2:27>
        n<> u<32> t<ENDMODULE> p<33> l<3:1> el<3:10>
    n<> u<322> t<Description> p<323> c<321> l<5:1> el<54:10>
      n<> u<321> t<Module_declaration> p<322> c<38> l<5:1> el<54:10>
        n<> u<38> t<Module_nonansi_header> p<321> c<35> s<66> l<5:1> el<5:21>
          n<module> u<35> t<Module_keyword> p<38> s<36> l<5:1> el<5:7>
          n<small_test> u<36> t<STRING_CONST> p<38> s<37> l<5:8> el<5:18>
          n<> u<37> t<List_of_ports> p<38> l<5:18> el<5:20>
        n<> u<66> t<Module_item> p<321> c<65> s<83> l<8:4> el<8:38>
          n<> u<65> t<Non_port_module_item> p<66> c<64> l<8:4> el<8:38>
            n<> u<64> t<Module_or_generate_item> p<65> c<63> l<8:4> el<8:38>
              n<> u<63> t<Module_common_item> p<64> c<62> l<8:4> el<8:38>
                n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<8:4> el<8:38>
                  n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<8:4> el<8:38>
                    n<> u<60> t<Parameter_declaration> p<61> c<50> l<8:4> el<8:37>
                      n<> u<50> t<Data_type_or_implicit> p<60> c<39> s<59> l<8:14> el<8:26>
                        n<> u<39> t<Signing_Signed> p<50> s<49> l<8:14> el<8:20>
                        n<> u<49> t<Packed_dimension> p<50> c<48> l<8:21> el<8:26>
                          n<> u<48> t<Constant_range> p<49> c<43> l<8:22> el<8:25>
                            n<> u<43> t<Constant_expression> p<48> c<42> s<47> l<8:22> el<8:23>
                              n<> u<42> t<Constant_primary> p<43> c<41> l<8:22> el<8:23>
                                n<> u<41> t<Primary_literal> p<42> c<40> l<8:22> el<8:23>
                                  n<3> u<40> t<INT_CONST> p<41> l<8:22> el<8:23>
                            n<> u<47> t<Constant_expression> p<48> c<46> l<8:24> el<8:25>
                              n<> u<46> t<Constant_primary> p<47> c<45> l<8:24> el<8:25>
                                n<> u<45> t<Primary_literal> p<46> c<44> l<8:24> el<8:25>
                                  n<0> u<44> t<INT_CONST> p<45> l<8:24> el<8:25>
                      n<> u<59> t<List_of_param_assignments> p<60> c<58> l<8:27> el<8:37>
                        n<> u<58> t<Param_assignment> p<59> c<51> l<8:27> el<8:37>
                          n<SIZE> u<51> t<STRING_CONST> p<58> s<57> l<8:27> el<8:31>
                          n<> u<57> t<Constant_param_expression> p<58> c<56> l<8:34> el<8:37>
                            n<> u<56> t<Constant_mintypmax_expression> p<57> c<55> l<8:34> el<8:37>
                              n<> u<55> t<Constant_expression> p<56> c<54> l<8:34> el<8:37>
                                n<> u<54> t<Constant_primary> p<55> c<53> l<8:34> el<8:37>
                                  n<> u<53> t<Primary_literal> p<54> c<52> l<8:34> el<8:37>
                                    n<1e1> u<52> t<REAL_CONST> p<53> l<8:34> el<8:37>
        n<> u<83> t<Module_item> p<321> c<82> s<100> l<9:4> el<9:24>
          n<> u<82> t<Non_port_module_item> p<83> c<81> l<9:4> el<9:24>
            n<> u<81> t<Module_or_generate_item> p<82> c<80> l<9:4> el<9:24>
              n<> u<80> t<Module_common_item> p<81> c<79> l<9:4> el<9:24>
                n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<9:4> el<9:24>
                  n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<9:4> el<9:24>
                    n<> u<77> t<Parameter_declaration> p<78> c<67> l<9:4> el<9:23>
                      n<> u<67> t<Data_type_or_implicit> p<77> s<76> l<9:14> el<9:14>
                      n<> u<76> t<List_of_param_assignments> p<77> c<75> l<9:14> el<9:23>
                        n<> u<75> t<Param_assignment> p<76> c<68> l<9:14> el<9:23>
                          n<dummy> u<68> t<STRING_CONST> p<75> s<74> l<9:14> el<9:19>
                          n<> u<74> t<Constant_param_expression> p<75> c<73> l<9:22> el<9:23>
                            n<> u<73> t<Constant_mintypmax_expression> p<74> c<72> l<9:22> el<9:23>
                              n<> u<72> t<Constant_expression> p<73> c<71> l<9:22> el<9:23>
                                n<> u<71> t<Constant_primary> p<72> c<70> l<9:22> el<9:23>
                                  n<> u<70> t<Primary_literal> p<71> c<69> l<9:22> el<9:23>
                                    n<5> u<69> t<INT_CONST> p<70> l<9:22> el<9:23>
        n<> u<100> t<Module_item> p<321> c<99> s<111> l<10:1> el<10:24>
          n<> u<99> t<Non_port_module_item> p<100> c<98> l<10:1> el<10:24>
            n<> u<98> t<Module_or_generate_item> p<99> c<97> l<10:1> el<10:24>
              n<> u<97> t<Module_common_item> p<98> c<96> l<10:1> el<10:24>
                n<> u<96> t<Module_or_generate_item_declaration> p<97> c<95> l<10:1> el<10:24>
                  n<> u<95> t<Package_or_generate_item_declaration> p<96> c<94> l<10:1> el<10:24>
                    n<> u<94> t<Parameter_declaration> p<95> c<84> l<10:1> el<10:23>
                      n<> u<84> t<Data_type_or_implicit> p<94> s<93> l<10:11> el<10:11>
                      n<> u<93> t<List_of_param_assignments> p<94> c<92> l<10:11> el<10:23>
                        n<> u<92> t<Param_assignment> p<93> c<85> l<10:11> el<10:23>
                          n<p1> u<85> t<STRING_CONST> p<92> s<91> l<10:11> el<10:13>
                          n<> u<91> t<Constant_param_expression> p<92> c<90> l<10:16> el<10:23>
                            n<> u<90> t<Constant_mintypmax_expression> p<91> c<89> l<10:16> el<10:23>
                              n<> u<89> t<Constant_expression> p<90> c<88> l<10:16> el<10:23>
                                n<> u<88> t<Constant_primary> p<89> c<87> l<10:16> el<10:23>
                                  n<> u<87> t<Primary_literal> p<88> c<86> l<10:16> el<10:23>
                                    n<13'b100> u<86> t<INT_CONST> p<87> l<10:16> el<10:23>
        n<> u<111> t<Module_item> p<321> c<110> s<319> l<12:1> el<13:13>
          n<> u<110> t<Non_port_module_item> p<111> c<109> l<12:1> el<13:13>
            n<> u<109> t<Module_or_generate_item> p<110> c<108> l<12:1> el<13:13>
              n<> u<108> t<Module_common_item> p<109> c<107> l<12:1> el<13:13>
                n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<12:1> el<13:13>
                  n<> u<106> t<Genvar_declaration> p<107> c<105> l<12:1> el<13:13>
                    n<> u<105> t<Identifier_list> p<106> c<101> l<13:2> el<13:12>
                      n<i> u<101> t<STRING_CONST> p<105> s<102> l<13:2> el<13:3>
                      n<j> u<102> t<STRING_CONST> p<105> s<103> l<13:5> el<13:6>
                      n<k> u<103> t<STRING_CONST> p<105> s<104> l<13:8> el<13:9>
                      n<m> u<104> t<STRING_CONST> p<105> l<13:11> el<13:12>
        n<> u<319> t<Module_item> p<321> c<318> s<320> l<14:1> el<52:12>
          n<> u<318> t<Non_port_module_item> p<319> c<317> l<14:1> el<52:12>
            n<> u<317> t<Generate_region> p<318> c<315> l<14:1> el<52:12>
              n<> u<315> t<Generate_item> p<317> c<314> s<316> l<15:1> el<51:4>
                n<> u<314> t<Module_or_generate_item> p<315> c<313> l<15:1> el<51:4>
                  n<> u<313> t<Module_common_item> p<314> c<312> l<15:1> el<51:4>
                    n<> u<312> t<Loop_generate_construct> p<313> c<117> l<15:1> el<51:4>
                      n<> u<117> t<Genvar_initialization> p<312> c<112> s<127> l<16:3> el<16:6>
                        n<i> u<112> t<STRING_CONST> p<117> s<116> l<16:3> el<16:4>
                        n<> u<116> t<Constant_expression> p<117> c<115> l<16:5> el<16:6>
                          n<> u<115> t<Constant_primary> p<116> c<114> l<16:5> el<16:6>
                            n<> u<114> t<Primary_literal> p<115> c<113> l<16:5> el<16:6>
                              n<0> u<113> t<INT_CONST> p<114> l<16:5> el<16:6>
                      n<> u<127> t<Constant_expression> p<312> c<121> s<140> l<16:8> el<16:14>
                        n<> u<121> t<Constant_expression> p<127> c<120> s<126> l<16:8> el<16:9>
                          n<> u<120> t<Constant_primary> p<121> c<119> l<16:8> el<16:9>
                            n<> u<119> t<Primary_literal> p<120> c<118> l<16:8> el<16:9>
                              n<i> u<118> t<STRING_CONST> p<119> l<16:8> el<16:9>
                        n<> u<126> t<BinOp_Less> p<127> s<125> l<16:9> el<16:10>
                        n<> u<125> t<Constant_expression> p<127> c<124> l<16:10> el<16:14>
                          n<> u<124> t<Constant_primary> p<125> c<123> l<16:10> el<16:14>
                            n<> u<123> t<Primary_literal> p<124> c<122> l<16:10> el<16:14>
                              n<SIZE> u<122> t<STRING_CONST> p<123> l<16:10> el<16:14>
                      n<> u<140> t<Genvar_iteration> p<312> c<128> s<311> l<16:16> el<16:21>
                        n<i> u<128> t<STRING_CONST> p<140> s<129> l<16:16> el<16:17>
                        n<> u<129> t<AssignOp_Assign> p<140> s<139> l<16:17> el<16:18>
                        n<> u<139> t<Constant_expression> p<140> c<133> l<16:18> el<16:21>
                          n<> u<133> t<Constant_expression> p<139> c<132> s<138> l<16:18> el<16:19>
                            n<> u<132> t<Constant_primary> p<133> c<131> l<16:18> el<16:19>
                              n<> u<131> t<Primary_literal> p<132> c<130> l<16:18> el<16:19>
                                n<i> u<130> t<STRING_CONST> p<131> l<16:18> el<16:19>
                          n<> u<138> t<BinOp_Plus> p<139> s<137> l<16:19> el<16:20>
                          n<> u<137> t<Constant_expression> p<139> c<136> l<16:20> el<16:21>
                            n<> u<136> t<Constant_primary> p<137> c<135> l<16:20> el<16:21>
                              n<> u<135> t<Primary_literal> p<136> c<134> l<16:20> el<16:21>
                                n<1> u<134> t<INT_CONST> p<135> l<16:20> el<16:21>
                      n<> u<311> t<Generate_item> p<312> c<310> l<17:1> el<51:4>
                        n<> u<310> t<Generate_begin_end_block> p<311> c<141> l<17:1> el<51:4>
                          n<B1> u<141> t<STRING_CONST> p<310> s<150> l<18:2> el<18:4>
                          n<> u<150> t<Generate_item> p<310> c<149> s<242> l<20:1> el<20:9>
                            n<> u<149> t<Module_or_generate_item> p<150> c<148> l<20:1> el<20:9>
                              n<> u<148> t<Module_instantiation> p<149> c<142> l<20:1> el<20:9>
                                n<M1> u<142> t<STRING_CONST> p<148> s<147> l<20:1> el<20:3>
                                n<> u<147> t<Hierarchical_instance> p<148> c<144> l<20:4> el<20:8>
                                  n<> u<144> t<Name_of_instance> p<147> c<143> s<146> l<20:4> el<20:6>
                                    n<N1> u<143> t<STRING_CONST> p<144> l<20:4> el<20:6>
                                  n<> u<146> t<List_of_port_connections> p<147> c<145> l<20:7> el<20:7>
                                    n<> u<145> t<Ordered_port_connection> p<146> l<20:7> el<20:7>
                          n<> u<242> t<Generate_item> p<310> c<241> s<308> l<22:1> el<36:4>
                            n<> u<241> t<Module_or_generate_item> p<242> c<240> l<22:1> el<36:4>
                              n<> u<240> t<Module_common_item> p<241> c<239> l<22:1> el<36:4>
                                n<> u<239> t<Loop_generate_construct> p<240> c<156> l<22:1> el<36:4>
                                  n<> u<156> t<Genvar_initialization> p<239> c<151> s<166> l<23:3> el<23:6>
                                    n<j> u<151> t<STRING_CONST> p<156> s<155> l<23:3> el<23:4>
                                    n<> u<155> t<Constant_expression> p<156> c<154> l<23:5> el<23:6>
                                      n<> u<154> t<Constant_primary> p<155> c<153> l<23:5> el<23:6>
                                        n<> u<153> t<Primary_literal> p<154> c<152> l<23:5> el<23:6>
                                          n<0> u<152> t<INT_CONST> p<153> l<23:5> el<23:6>
                                  n<> u<166> t<Constant_expression> p<239> c<160> s<179> l<23:8> el<23:14>
                                    n<> u<160> t<Constant_expression> p<166> c<159> s<165> l<23:8> el<23:9>
                                      n<> u<159> t<Constant_primary> p<160> c<158> l<23:8> el<23:9>
                                        n<> u<158> t<Primary_literal> p<159> c<157> l<23:8> el<23:9>
                                          n<j> u<157> t<STRING_CONST> p<158> l<23:8> el<23:9>
                                    n<> u<165> t<BinOp_Less> p<166> s<164> l<23:9> el<23:10>
                                    n<> u<164> t<Constant_expression> p<166> c<163> l<23:10> el<23:14>
                                      n<> u<163> t<Constant_primary> p<164> c<162> l<23:10> el<23:14>
                                        n<> u<162> t<Primary_literal> p<163> c<161> l<23:10> el<23:14>
                                          n<SIZE> u<161> t<STRING_CONST> p<162> l<23:10> el<23:14>
                                  n<> u<179> t<Genvar_iteration> p<239> c<167> s<238> l<23:16> el<23:21>
                                    n<j> u<167> t<STRING_CONST> p<179> s<168> l<23:16> el<23:17>
                                    n<> u<168> t<AssignOp_Assign> p<179> s<178> l<23:17> el<23:18>
                                    n<> u<178> t<Constant_expression> p<179> c<172> l<23:18> el<23:21>
                                      n<> u<172> t<Constant_expression> p<178> c<171> s<177> l<23:18> el<23:19>
                                        n<> u<171> t<Constant_primary> p<172> c<170> l<23:18> el<23:19>
                                          n<> u<170> t<Primary_literal> p<171> c<169> l<23:18> el<23:19>
                                            n<j> u<169> t<STRING_CONST> p<170> l<23:18> el<23:19>
                                      n<> u<177> t<BinOp_Plus> p<178> s<176> l<23:19> el<23:20>
                                      n<> u<176> t<Constant_expression> p<178> c<175> l<23:20> el<23:21>
                                        n<> u<175> t<Constant_primary> p<176> c<174> l<23:20> el<23:21>
                                          n<> u<174> t<Primary_literal> p<175> c<173> l<23:20> el<23:21>
                                            n<1> u<173> t<INT_CONST> p<174> l<23:20> el<23:21>
                                  n<> u<238> t<Generate_item> p<239> c<237> l<24:1> el<36:4>
                                    n<> u<237> t<Generate_begin_end_block> p<238> c<180> l<24:1> el<36:4>
                                      n<B2> u<180> t<STRING_CONST> p<237> s<189> l<25:2> el<25:4>
                                      n<> u<189> t<Generate_item> p<237> c<188> s<235> l<26:1> el<26:9>
                                        n<> u<188> t<Module_or_generate_item> p<189> c<187> l<26:1> el<26:9>
                                          n<> u<187> t<Module_instantiation> p<188> c<181> l<26:1> el<26:9>
                                            n<M2> u<181> t<STRING_CONST> p<187> s<186> l<26:1> el<26:3>
                                            n<> u<186> t<Hierarchical_instance> p<187> c<183> l<26:4> el<26:8>
                                              n<> u<183> t<Name_of_instance> p<186> c<182> s<185> l<26:4> el<26:6>
                                                n<N2> u<182> t<STRING_CONST> p<183> l<26:4> el<26:6>
                                              n<> u<185> t<List_of_port_connections> p<186> c<184> l<26:7> el<26:7>
                                                n<> u<184> t<Ordered_port_connection> p<185> l<26:7> el<26:7>
                                      n<> u<235> t<Generate_item> p<237> c<234> s<236> l<29:1> el<34:4>
                                        n<> u<234> t<Module_or_generate_item> p<235> c<233> l<29:1> el<34:4>
                                          n<> u<233> t<Module_common_item> p<234> c<232> l<29:1> el<34:4>
                                            n<> u<232> t<Loop_generate_construct> p<233> c<195> l<29:1> el<34:4>
                                              n<> u<195> t<Genvar_initialization> p<232> c<190> s<205> l<30:3> el<30:6>
                                                n<k> u<190> t<STRING_CONST> p<195> s<194> l<30:3> el<30:4>
                                                n<> u<194> t<Constant_expression> p<195> c<193> l<30:5> el<30:6>
                                                  n<> u<193> t<Constant_primary> p<194> c<192> l<30:5> el<30:6>
                                                    n<> u<192> t<Primary_literal> p<193> c<191> l<30:5> el<30:6>
                                                      n<0> u<191> t<INT_CONST> p<192> l<30:5> el<30:6>
                                              n<> u<205> t<Constant_expression> p<232> c<199> s<218> l<30:8> el<30:14>
                                                n<> u<199> t<Constant_expression> p<205> c<198> s<204> l<30:8> el<30:9>
                                                  n<> u<198> t<Constant_primary> p<199> c<197> l<30:8> el<30:9>
                                                    n<> u<197> t<Primary_literal> p<198> c<196> l<30:8> el<30:9>
                                                      n<k> u<196> t<STRING_CONST> p<197> l<30:8> el<30:9>
                                                n<> u<204> t<BinOp_Less> p<205> s<203> l<30:9> el<30:10>
                                                n<> u<203> t<Constant_expression> p<205> c<202> l<30:10> el<30:14>
                                                  n<> u<202> t<Constant_primary> p<203> c<201> l<30:10> el<30:14>
                                                    n<> u<201> t<Primary_literal> p<202> c<200> l<30:10> el<30:14>
                                                      n<SIZE> u<200> t<STRING_CONST> p<201> l<30:10> el<30:14>
                                              n<> u<218> t<Genvar_iteration> p<232> c<206> s<231> l<30:16> el<30:21>
                                                n<k> u<206> t<STRING_CONST> p<218> s<207> l<30:16> el<30:17>
                                                n<> u<207> t<AssignOp_Assign> p<218> s<217> l<30:17> el<30:18>
                                                n<> u<217> t<Constant_expression> p<218> c<211> l<30:18> el<30:21>
                                                  n<> u<211> t<Constant_expression> p<217> c<210> s<216> l<30:18> el<30:19>
                                                    n<> u<210> t<Constant_primary> p<211> c<209> l<30:18> el<30:19>
                                                      n<> u<209> t<Primary_literal> p<210> c<208> l<30:18> el<30:19>
                                                        n<k> u<208> t<STRING_CONST> p<209> l<30:18> el<30:19>
                                                  n<> u<216> t<BinOp_Plus> p<217> s<215> l<30:19> el<30:20>
                                                  n<> u<215> t<Constant_expression> p<217> c<214> l<30:20> el<30:21>
                                                    n<> u<214> t<Constant_primary> p<215> c<213> l<30:20> el<30:21>
                                                      n<> u<213> t<Primary_literal> p<214> c<212> l<30:20> el<30:21>
                                                        n<1> u<212> t<INT_CONST> p<213> l<30:20> el<30:21>
                                              n<> u<231> t<Generate_item> p<232> c<230> l<31:1> el<34:4>
                                                n<> u<230> t<Generate_begin_end_block> p<231> c<219> l<31:1> el<34:4>
                                                  n<B3> u<219> t<STRING_CONST> p<230> s<228> l<32:2> el<32:4>
                                                  n<> u<228> t<Generate_item> p<230> c<227> s<229> l<33:1> el<33:9>
                                                    n<> u<227> t<Module_or_generate_item> p<228> c<226> l<33:1> el<33:9>
                                                      n<> u<226> t<Module_instantiation> p<227> c<220> l<33:1> el<33:9>
                                                        n<M3> u<220> t<STRING_CONST> p<226> s<225> l<33:1> el<33:3>
                                                        n<> u<225> t<Hierarchical_instance> p<226> c<222> l<33:4> el<33:8>
                                                          n<> u<222> t<Name_of_instance> p<225> c<221> s<224> l<33:4> el<33:6>
                                                            n<N3> u<221> t<STRING_CONST> p<222> l<33:4> el<33:6>
                                                          n<> u<224> t<List_of_port_connections> p<225> c<223> l<33:7> el<33:7>
                                                            n<> u<223> t<Ordered_port_connection> p<224> l<33:7> el<33:7>
                                                  n<> u<229> t<END> p<230> l<34:1> el<34:4>
                                      n<> u<236> t<END> p<237> l<36:1> el<36:4>
                          n<> u<308> t<Generate_item> p<310> c<307> s<309> l<37:1> el<50:4>
                            n<> u<307> t<Module_or_generate_item> p<308> c<306> l<37:1> el<50:4>
                              n<> u<306> t<Module_common_item> p<307> c<305> l<37:1> el<50:4>
                                n<> u<305> t<Conditional_generate_construct> p<306> c<304> l<37:1> el<50:4>
                                  n<> u<304> t<If_generate_construct> p<305> c<303> l<37:1> el<50:4>
                                    n<> u<303> t<IF> p<304> s<252> l<37:1> el<37:3>
                                    n<> u<252> t<Constant_expression> p<304> c<246> s<302> l<38:3> el<38:6>
                                      n<> u<246> t<Constant_expression> p<252> c<245> s<251> l<38:3> el<38:4>
                                        n<> u<245> t<Constant_primary> p<246> c<244> l<38:3> el<38:4>
                                          n<> u<244> t<Primary_literal> p<245> c<243> l<38:3> el<38:4>
                                            n<i> u<243> t<STRING_CONST> p<244> l<38:3> el<38:4>
                                      n<> u<251> t<BinOp_Great> p<252> s<250> l<38:4> el<38:5>
                                      n<> u<250> t<Constant_expression> p<252> c<249> l<38:5> el<38:6>
                                        n<> u<249> t<Constant_primary> p<250> c<248> l<38:5> el<38:6>
                                          n<> u<248> t<Primary_literal> p<249> c<247> l<38:5> el<38:6>
                                            n<0> u<247> t<INT_CONST> p<248> l<38:5> el<38:6>
                                    n<> u<302> t<Generate_item> p<304> c<301> l<39:1> el<50:4>
                                      n<> u<301> t<Generate_begin_end_block> p<302> c<253> l<39:1> el<50:4>
                                        n<B4> u<253> t<STRING_CONST> p<301> s<299> l<40:2> el<40:4>
                                        n<> u<299> t<Generate_item> p<301> c<298> s<300> l<42:1> el<48:4>
                                          n<> u<298> t<Module_or_generate_item> p<299> c<297> l<42:1> el<48:4>
                                            n<> u<297> t<Module_common_item> p<298> c<296> l<42:1> el<48:4>
                                              n<> u<296> t<Loop_generate_construct> p<297> c<259> l<42:1> el<48:4>
                                                n<> u<259> t<Genvar_initialization> p<296> c<254> s<269> l<43:3> el<43:6>
                                                  n<m> u<254> t<STRING_CONST> p<259> s<258> l<43:3> el<43:4>
                                                  n<> u<258> t<Constant_expression> p<259> c<257> l<43:5> el<43:6>
                                                    n<> u<257> t<Constant_primary> p<258> c<256> l<43:5> el<43:6>
                                                      n<> u<256> t<Primary_literal> p<257> c<255> l<43:5> el<43:6>
                                                        n<0> u<255> t<INT_CONST> p<256> l<43:5> el<43:6>
                                                n<> u<269> t<Constant_expression> p<296> c<263> s<282> l<43:8> el<43:14>
                                                  n<> u<263> t<Constant_expression> p<269> c<262> s<268> l<43:8> el<43:9>
                                                    n<> u<262> t<Constant_primary> p<263> c<261> l<43:8> el<43:9>
                                                      n<> u<261> t<Primary_literal> p<262> c<260> l<43:8> el<43:9>
                                                        n<m> u<260> t<STRING_CONST> p<261> l<43:8> el<43:9>
                                                  n<> u<268> t<BinOp_Less> p<269> s<267> l<43:9> el<43:10>
                                                  n<> u<267> t<Constant_expression> p<269> c<266> l<43:10> el<43:14>
                                                    n<> u<266> t<Constant_primary> p<267> c<265> l<43:10> el<43:14>
                                                      n<> u<265> t<Primary_literal> p<266> c<264> l<43:10> el<43:14>
                                                        n<SIZE> u<264> t<STRING_CONST> p<265> l<43:10> el<43:14>
                                                n<> u<282> t<Genvar_iteration> p<296> c<270> s<295> l<43:16> el<43:21>
                                                  n<m> u<270> t<STRING_CONST> p<282> s<271> l<43:16> el<43:17>
                                                  n<> u<271> t<AssignOp_Assign> p<282> s<281> l<43:17> el<43:18>
                                                  n<> u<281> t<Constant_expression> p<282> c<275> l<43:18> el<43:21>
                                                    n<> u<275> t<Constant_expression> p<281> c<274> s<280> l<43:18> el<43:19>
                                                      n<> u<274> t<Constant_primary> p<275> c<273> l<43:18> el<43:19>
                                                        n<> u<273> t<Primary_literal> p<274> c<272> l<43:18> el<43:19>
                                                          n<m> u<272> t<STRING_CONST> p<273> l<43:18> el<43:19>
                                                    n<> u<280> t<BinOp_Plus> p<281> s<279> l<43:19> el<43:20>
                                                    n<> u<279> t<Constant_expression> p<281> c<278> l<43:20> el<43:21>
                                                      n<> u<278> t<Constant_primary> p<279> c<277> l<43:20> el<43:21>
                                                        n<> u<277> t<Primary_literal> p<278> c<276> l<43:20> el<43:21>
                                                          n<1> u<276> t<INT_CONST> p<277> l<43:20> el<43:21>
                                                n<> u<295> t<Generate_item> p<296> c<294> l<44:1> el<48:4>
                                                  n<> u<294> t<Generate_begin_end_block> p<295> c<283> l<44:1> el<48:4>
                                                    n<B5> u<283> t<STRING_CONST> p<294> s<292> l<45:2> el<45:4>
                                                    n<> u<292> t<Generate_item> p<294> c<291> s<293> l<46:1> el<46:9>
                                                      n<> u<291> t<Module_or_generate_item> p<292> c<290> l<46:1> el<46:9>
                                                        n<> u<290> t<Module_instantiation> p<291> c<284> l<46:1> el<46:9>
                                                          n<M4> u<284> t<STRING_CONST> p<290> s<289> l<46:1> el<46:3>
                                                          n<> u<289> t<Hierarchical_instance> p<290> c<286> l<46:4> el<46:8>
                                                            n<> u<286> t<Name_of_instance> p<289> c<285> s<288> l<46:4> el<46:6>
                                                              n<N4> u<285> t<STRING_CONST> p<286> l<46:4> el<46:6>
                                                            n<> u<288> t<List_of_port_connections> p<289> c<287> l<46:7> el<46:7>
                                                              n<> u<287> t<Ordered_port_connection> p<288> l<46:7> el<46:7>
                                                    n<> u<293> t<END> p<294> l<48:1> el<48:4>
                                        n<> u<300> t<END> p<301> l<50:1> el<50:4>
                          n<> u<309> t<END> p<310> l<51:1> el<51:4>
              n<> u<316> t<ENDGENERATE> p<317> l<52:1> el<52:12>
        n<> u<320> t<ENDMODULE> p<321> l<54:1> el<54:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/top.v:1:1: No timescale set for "bottom1".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/top.v:6:1: No timescale set for "bottom2".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/top.v:11:1: No timescale set for "bottom4".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/top.v:16:1: No timescale set for "bottom5".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/top.v:20:1: No timescale set for "my_module".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/top.v:26:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/top.v:35:1: No timescale set for "test".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/small.v:1:1: No timescale set for "small_top".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElab/small.v:5:1: No timescale set for "small_test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/top.v:1:1: Compile module "work@bottom1".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/top.v:6:1: Compile module "work@bottom2".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/top.v:11:1: Compile module "work@bottom4".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/top.v:16:1: Compile module "work@bottom5".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/top.v:20:1: Compile module "work@my_module".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/small.v:5:1: Compile module "work@small_test".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/small.v:1:1: Compile module "work@small_top".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/top.v:35:1: Compile module "work@test".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElab/top.v:26:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/UnitElab/top.v:20:25: Implicit port type (wire) for "c".
[WRN:CP0310] ${SURELOG_DIR}/tests/UnitElab/top.v:35:13: Port "a" definition missing its direction (input, output, inout),
there are 1 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/tests/UnitElab/top.v:26:19: Implicit port type (wire) for "c".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             8
Begin                                                 18
CaseItem                                               3
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              44
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
Gate                                                   2
GenCase                                                1
GenFor                                                 4
GenIf                                                  4
GenIfElse                                              2
GenRegion                                              3
GenVar                                                 1
IODecl                                                11
IntTypespec                                            9
LogicNet                                              16
LogicTypespec                                          7
Module                                                 9
ModuleArray                                            1
ModuleTypespec                                         9
Operation                                             15
Package                                                1
ParamAssign                                            5
Parameter                                              5
Port                                                  28
PrimTerm                                               6
Range                                                  9
RefModule                                              9
RefObj                                                44
RefTypespec                                           20
RefVar                                                 4
Task                                                   9
TypedefTypespec                                        1
Udp                                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnitElab/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:55:3, endln:69:11
      |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElab/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@bottom1 (work@bottom1), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom1
  |vpiTypedef:
  \_ModuleTypespec: (bottom2), line:2:2, endln:2:9
    |vpiParent:
    \_Module: work@bottom1 (work@bottom1), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:1:1, endln:4:10
    |vpiName:bottom2
  |vpiImportTypespec:
  \_ModuleTypespec: (bottom2), line:2:2, endln:2:9
  |vpiImportTypespec:
  \_LogicNet: (work@bottom1.a), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@bottom1 (work@bottom1), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:1:1, endln:4:10
    |vpiName:a
    |vpiFullName:work@bottom1.a
  |vpiImportTypespec:
  \_LogicNet: (work@bottom1.b), line:1:32, endln:1:33
    |vpiParent:
    \_Module: work@bottom1 (work@bottom1), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:1:1, endln:4:10
    |vpiName:b
    |vpiFullName:work@bottom1.b
  |vpiDefName:work@bottom1
  |vpiNet:
  \_LogicNet: (work@bottom1.a), line:1:23, endln:1:24
  |vpiNet:
  \_LogicNet: (work@bottom1.b), line:1:32, endln:1:33
  |vpiPort:
  \_Port: (a), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@bottom1 (work@bottom1), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:1:1, endln:4:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:1:32, endln:1:33
    |vpiParent:
    \_Module: work@bottom1 (work@bottom1), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:1:1, endln:4:10
    |vpiName:b
    |vpiDirection:1
  |vpiPrimitive:
  \_Udp: bottom3 (work@bottom1.u2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:3:2, endln:3:20
    |vpiParent:
    \_Module: work@bottom1 (work@bottom1), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:1:1, endln:4:10
    |vpiDefName:bottom3
    |vpiName:u2
    |vpiFullName:work@bottom1.u2
    |vpiPrimTerm:
    \_PrimTerm: , line:3:14, endln:3:15
      |vpiParent:
      \_Udp: bottom3 (work@bottom1.u2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:3:2, endln:3:20
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@bottom1.u2.a), line:3:14, endln:3:15
        |vpiParent:
        \_PrimTerm: , line:3:14, endln:3:15
        |vpiName:a
        |vpiFullName:work@bottom1.u2.a
        |vpiActual:
        \_LogicNet: (work@bottom1.a), line:1:23, endln:1:24
    |vpiPrimTerm:
    \_PrimTerm: , line:3:17, endln:3:18
      |vpiParent:
      \_Udp: bottom3 (work@bottom1.u2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:3:2, endln:3:20
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@bottom1.u2.b), line:3:17, endln:3:18
        |vpiParent:
        \_PrimTerm: , line:3:17, endln:3:18
        |vpiName:b
        |vpiFullName:work@bottom1.u2.b
        |vpiActual:
        \_LogicNet: (work@bottom1.b), line:1:32, endln:1:33
  |vpiRefModule:
  \_RefModule: work@bottom2 (u1), line:2:2, endln:2:9
    |vpiParent:
    \_Module: work@bottom1 (work@bottom1), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:1:1, endln:4:10
    |vpiName:u1
    |vpiDefName:work@bottom2
    |vpiActual:
    \_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
    |vpiPort:
    \_Port: , line:2:14, endln:2:15
      |vpiParent:
      \_RefModule: work@bottom2 (u1), line:2:2, endln:2:9
      |vpiHighConn:
      \_RefObj: (work@bottom1.u1.a), line:2:14, endln:2:15
        |vpiParent:
        \_Port: , line:2:14, endln:2:15
        |vpiName:a
        |vpiFullName:work@bottom1.u1.a
        |vpiActual:
        \_LogicNet: (work@bottom1.a), line:1:23, endln:1:24
    |vpiPort:
    \_Port: , line:2:17, endln:2:18
      |vpiParent:
      \_RefModule: work@bottom2 (u1), line:2:2, endln:2:9
      |vpiHighConn:
      \_RefObj: (work@bottom1.u1.b), line:2:17, endln:2:18
        |vpiParent:
        \_Port: , line:2:17, endln:2:18
        |vpiName:b
        |vpiFullName:work@bottom1.u1.b
        |vpiActual:
        \_LogicNet: (work@bottom1.b), line:1:32, endln:1:33
|vpiAllModules:
\_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom2
  |vpiTypedef:
  \_ModuleTypespec: (bottom4), line:7:2, endln:7:9
    |vpiParent:
    \_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
    |vpiName:bottom4
  |vpiImportTypespec:
  \_ModuleTypespec: (bottom4), line:7:2, endln:7:9
  |vpiImportTypespec:
  \_LogicNet: (work@bottom2.a), line:6:23, endln:6:24
    |vpiParent:
    \_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@bottom2.a
  |vpiImportTypespec:
  \_LogicNet: (work@bottom2.b), line:6:32, endln:6:33
    |vpiParent:
    \_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
    |vpiName:b
    |vpiFullName:work@bottom2.b
  |vpiDefName:work@bottom2
  |vpiNet:
  \_LogicNet: (work@bottom2.a), line:6:23, endln:6:24
  |vpiNet:
  \_LogicNet: (work@bottom2.b), line:6:32, endln:6:33
  |vpiPort:
  \_Port: (a), line:6:23, endln:6:24
    |vpiParent:
    \_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:6:32, endln:6:33
    |vpiParent:
    \_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
    |vpiName:b
    |vpiDirection:1
  |vpiRefModule:
  \_RefModule: work@bottom4 (u2), line:7:2, endln:7:9
    |vpiParent:
    \_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
    |vpiName:u2
    |vpiDefName:work@bottom4
    |vpiActual:
    \_Module: work@bottom4 (work@bottom4), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:11:1, endln:13:10
    |vpiPort:
    \_Port: , line:7:14, endln:7:15
      |vpiParent:
      \_RefModule: work@bottom4 (u2), line:7:2, endln:7:9
      |vpiHighConn:
      \_RefObj: (work@bottom2.u2.a), line:7:14, endln:7:15
        |vpiParent:
        \_Port: , line:7:14, endln:7:15
        |vpiName:a
        |vpiFullName:work@bottom2.u2.a
        |vpiActual:
        \_LogicNet: (work@bottom2.a), line:6:23, endln:6:24
    |vpiPort:
    \_Port: , line:7:17, endln:7:18
      |vpiParent:
      \_RefModule: work@bottom4 (u2), line:7:2, endln:7:9
      |vpiHighConn:
      \_RefObj: (work@bottom2.u2.b), line:7:17, endln:7:18
        |vpiParent:
        \_Port: , line:7:17, endln:7:18
        |vpiName:b
        |vpiFullName:work@bottom2.u2.b
        |vpiActual:
        \_LogicNet: (work@bottom2.b), line:6:32, endln:6:33
|vpiAllModules:
\_Module: work@bottom4 (work@bottom4), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:11:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom4
  |vpiTypedef:
  \_ModuleTypespec: (bottom2), line:12:1, endln:12:8
    |vpiParent:
    \_Module: work@bottom4 (work@bottom4), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:11:1, endln:13:10
    |vpiName:bottom2
  |vpiImportTypespec:
  \_ModuleTypespec: (bottom2), line:12:1, endln:12:8
  |vpiImportTypespec:
  \_LogicNet: (work@bottom4.a), line:11:23, endln:11:24
    |vpiParent:
    \_Module: work@bottom4 (work@bottom4), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:11:1, endln:13:10
    |vpiName:a
    |vpiFullName:work@bottom4.a
  |vpiImportTypespec:
  \_LogicNet: (work@bottom4.b), line:11:32, endln:11:33
    |vpiParent:
    \_Module: work@bottom4 (work@bottom4), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:11:1, endln:13:10
    |vpiName:b
    |vpiFullName:work@bottom4.b
  |vpiDefName:work@bottom4
  |vpiNet:
  \_LogicNet: (work@bottom4.a), line:11:23, endln:11:24
  |vpiNet:
  \_LogicNet: (work@bottom4.b), line:11:32, endln:11:33
  |vpiPort:
  \_Port: (a), line:11:23, endln:11:24
    |vpiParent:
    \_Module: work@bottom4 (work@bottom4), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:11:1, endln:13:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:11:32, endln:11:33
    |vpiParent:
    \_Module: work@bottom4 (work@bottom4), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:11:1, endln:13:10
    |vpiName:b
    |vpiDirection:1
  |vpiRefModule:
  \_RefModule: work@bottom2 (u2), line:12:1, endln:12:8
    |vpiParent:
    \_Module: work@bottom4 (work@bottom4), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:11:1, endln:13:10
    |vpiName:u2
    |vpiDefName:work@bottom2
    |vpiActual:
    \_Module: work@bottom2 (work@bottom2), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:6:1, endln:8:10
    |vpiPort:
    \_Port: , line:12:13, endln:12:14
      |vpiParent:
      \_RefModule: work@bottom2 (u2), line:12:1, endln:12:8
      |vpiHighConn:
      \_RefObj: (work@bottom4.u2.a), line:12:13, endln:12:14
        |vpiParent:
        \_Port: , line:12:13, endln:12:14
        |vpiName:a
        |vpiFullName:work@bottom4.u2.a
        |vpiActual:
        \_LogicNet: (work@bottom4.a), line:11:23, endln:11:24
    |vpiPort:
    \_Port: , line:12:16, endln:12:17
      |vpiParent:
      \_RefModule: work@bottom2 (u2), line:12:1, endln:12:8
      |vpiHighConn:
      \_RefObj: (work@bottom4.u2.b), line:12:16, endln:12:17
        |vpiParent:
        \_Port: , line:12:16, endln:12:17
        |vpiName:b
        |vpiFullName:work@bottom4.u2.b
        |vpiActual:
        \_LogicNet: (work@bottom4.b), line:11:32, endln:11:33
|vpiAllModules:
\_Module: work@bottom5 (work@bottom5), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:16:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom5
  |vpiImportTypespec:
  \_LogicNet: (work@bottom5.a), line:16:23, endln:16:24
    |vpiParent:
    \_Module: work@bottom5 (work@bottom5), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:16:1, endln:17:10
    |vpiName:a
    |vpiFullName:work@bottom5.a
  |vpiImportTypespec:
  \_LogicNet: (work@bottom5.b), line:16:32, endln:16:33
    |vpiParent:
    \_Module: work@bottom5 (work@bottom5), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:16:1, endln:17:10
    |vpiName:b
    |vpiFullName:work@bottom5.b
  |vpiDefName:work@bottom5
  |vpiNet:
  \_LogicNet: (work@bottom5.a), line:16:23, endln:16:24
  |vpiNet:
  \_LogicNet: (work@bottom5.b), line:16:32, endln:16:33
  |vpiPort:
  \_Port: (a), line:16:23, endln:16:24
    |vpiParent:
    \_Module: work@bottom5 (work@bottom5), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:16:1, endln:17:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:16:32, endln:16:33
    |vpiParent:
    \_Module: work@bottom5 (work@bottom5), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:16:1, endln:17:10
    |vpiName:b
    |vpiDirection:1
|vpiAllModules:
\_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@my_module
  |vpiImportTypespec:
  \_LogicNet: (work@my_module.a), line:20:19, endln:20:20
    |vpiParent:
    \_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
    |vpiName:a
    |vpiFullName:work@my_module.a
  |vpiImportTypespec:
  \_LogicNet: (work@my_module.b), line:20:22, endln:20:23
    |vpiParent:
    \_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
    |vpiName:b
    |vpiFullName:work@my_module.b
  |vpiImportTypespec:
  \_LogicNet: (work@my_module.c), line:20:25, endln:20:26
    |vpiParent:
    \_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
    |vpiName:c
    |vpiFullName:work@my_module.c
  |vpiDefName:work@my_module
  |vpiNet:
  \_LogicNet: (work@my_module.a), line:20:19, endln:20:20
  |vpiNet:
  \_LogicNet: (work@my_module.b), line:20:22, endln:20:23
  |vpiNet:
  \_LogicNet: (work@my_module.c), line:20:25, endln:20:26
  |vpiPort:
  \_Port: (a), line:20:19, endln:20:20
    |vpiParent:
    \_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:20:22, endln:20:23
    |vpiParent:
    \_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
    |vpiName:b
    |vpiDirection:1
  |vpiPort:
  \_Port: (c), line:20:25, endln:20:26
    |vpiParent:
    \_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
    |vpiName:c
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:23:10, endln:23:19
    |vpiParent:
    \_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
    |vpiRhs:
    \_Operation: , line:23:14, endln:23:19
      |vpiParent:
      \_ContAssign: , line:23:10, endln:23:19
      |vpiOpType:28
      |vpiOperand:
      \_RefObj: (work@my_module.a), line:23:14, endln:23:15
        |vpiParent:
        \_Operation: , line:23:14, endln:23:19
        |vpiName:a
        |vpiFullName:work@my_module.a
        |vpiActual:
        \_LogicNet: (work@my_module.a), line:20:19, endln:20:20
      |vpiOperand:
      \_RefObj: (work@my_module.b), line:23:18, endln:23:19
        |vpiParent:
        \_Operation: , line:23:14, endln:23:19
        |vpiName:b
        |vpiFullName:work@my_module.b
        |vpiActual:
        \_LogicNet: (work@my_module.b), line:20:22, endln:20:23
    |vpiLhs:
    \_RefObj: (work@my_module.c), line:23:10, endln:23:11
      |vpiParent:
      \_ContAssign: , line:23:10, endln:23:19
      |vpiName:c
      |vpiFullName:work@my_module.c
      |vpiActual:
      \_LogicNet: (work@my_module.c), line:20:25, endln:20:26
|vpiAllModules:
\_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@small_test
  |vpiGenVar:
  \_GenVar: (work@small_test.i), line:13:2, endln:13:3
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
    |vpiName:i
    |vpiFullName:work@small_test.i
  |vpiParameter:
  \_Parameter: (work@small_test.SIZE), line:8:27, endln:8:37
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
    |REAL:10.000000
    |vpiName:SIZE
    |vpiFullName:work@small_test.SIZE
  |vpiParameter:
  \_Parameter: (work@small_test.dummy), line:9:14, endln:9:23
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
    |UINT:5
    |vpiName:dummy
    |vpiFullName:work@small_test.dummy
  |vpiParameter:
  \_Parameter: (work@small_test.p1), line:10:11, endln:10:23
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
    |BIN:100
    |vpiName:p1
    |vpiFullName:work@small_test.p1
  |vpiParamAssign:
  \_ParamAssign: , line:8:27, endln:8:37
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
    |vpiRhs:
    \_Constant: , line:8:34, endln:8:37
      |vpiParent:
      \_ParamAssign: , line:8:27, endln:8:37
      |vpiDecompile:1e1
      |vpiSize:64
      |REAL:10.000000
      |vpiConstType:2
    |vpiLhs:
    \_Parameter: (work@small_test.SIZE), line:8:27, endln:8:37
  |vpiParamAssign:
  \_ParamAssign: , line:9:14, endln:9:23
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
    |vpiRhs:
    \_Constant: , line:9:22, endln:9:23
      |vpiParent:
      \_ParamAssign: , line:9:14, endln:9:23
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@small_test.dummy), line:9:14, endln:9:23
  |vpiParamAssign:
  \_ParamAssign: , line:10:11, endln:10:23
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
    |vpiRhs:
    \_Constant: , line:10:16, endln:10:23
      |vpiParent:
      \_ParamAssign: , line:10:11, endln:10:23
      |vpiDecompile:13'b100
      |vpiSize:13
      |BIN:100
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@small_test.p1), line:10:11, endln:10:23
  |vpiInternalScope:
  \_GenRegion: (work@small_test), line:14:1, endln:52:12
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
    |vpiFullName:work@small_test
    |vpiInternalScope:
    \_Begin: (work@small_test), line:15:1, endln:51:4
      |vpiParent:
      \_GenRegion: (work@small_test), line:14:1, endln:52:12
      |vpiFullName:work@small_test
      |vpiInternalScope:
      \_GenFor: (work@small_test), line:15:1, endln:51:4
        |vpiParent:
        \_Begin: (work@small_test), line:15:1, endln:51:4
        |vpiFullName:work@small_test
        |vpiVariables:
        \_RefVar: (work@small_test.i), line:16:3, endln:16:4
          |vpiParent:
          \_GenFor: (work@small_test), line:15:1, endln:51:4
          |vpiName:i
          |vpiFullName:work@small_test.i
        |vpiInternalScope:
        \_Begin: (work@small_test.B1), line:17:1, endln:51:4
          |vpiParent:
          \_GenFor: (work@small_test), line:15:1, endln:51:4
          |vpiName:B1
          |vpiFullName:work@small_test.B1
          |vpiInternalScope:
          \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
            |vpiParent:
            \_Begin: (work@small_test.B1), line:17:1, endln:51:4
            |vpiFullName:work@small_test.B1
            |vpiVariables:
            \_RefVar: (work@small_test.B1.j), line:23:3, endln:23:4
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
              |vpiName:j
              |vpiFullName:work@small_test.B1.j
            |vpiInternalScope:
            \_Begin: (work@small_test.B1.B2), line:24:1, endln:36:4
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
              |vpiName:B2
              |vpiFullName:work@small_test.B1.B2
              |vpiInternalScope:
              \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                |vpiParent:
                \_Begin: (work@small_test.B1.B2), line:24:1, endln:36:4
                |vpiFullName:work@small_test.B1.B2
                |vpiVariables:
                \_RefVar: (work@small_test.B1.B2.k), line:30:3, endln:30:4
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                  |vpiName:k
                  |vpiFullName:work@small_test.B1.B2.k
                |vpiInternalScope:
                \_Begin: (work@small_test.B1.B2.B3), line:31:1, endln:34:4
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                  |vpiName:B3
                  |vpiFullName:work@small_test.B1.B2.B3
                  |vpiTypedef:
                  \_ModuleTypespec: (M3), line:33:1, endln:33:3
                    |vpiParent:
                    \_Begin: (work@small_test.B1.B2.B3), line:31:1, endln:34:4
                    |vpiName:M3
                  |vpiImportTypespec:
                  \_ModuleTypespec: (M3), line:33:1, endln:33:3
                  |vpiStmt:
                  \_RefModule: work@M3 (N3), line:33:1, endln:33:3
                    |vpiParent:
                    \_Begin: (work@small_test.B1.B2.B3), line:31:1, endln:34:4
                    |vpiName:N3
                    |vpiDefName:work@M3
                |vpiImportTypespec:
                \_RefVar: (work@small_test.B1.B2.k), line:30:3, endln:30:4
                |vpiImportTypespec:
                \_LogicNet: (work@small_test.B1.B2.k), line:30:8, endln:30:9
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                  |vpiName:k
                  |vpiFullName:work@small_test.B1.B2.k
                  |vpiNetType:1
                |vpiImportTypespec:
                \_LogicNet: (work@small_test.B1.B2.k), line:30:18, endln:30:19
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                  |vpiName:k
                  |vpiFullName:work@small_test.B1.B2.k
                  |vpiNetType:1
                |vpiImportTypespec:
                \_LogicNet: (work@small_test.B1.B2.k), line:30:16, endln:30:17
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                  |vpiName:k
                  |vpiFullName:work@small_test.B1.B2.k
                  |vpiNetType:1
                |vpiForInitStmt:
                \_Assignment: , line:30:3, endln:30:6
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                  |vpiRhs:
                  \_Constant: , line:30:5, endln:30:6
                    |vpiParent:
                    \_Assignment: , line:30:3, endln:30:6
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_RefVar: (work@small_test.B1.B2.k), line:30:3, endln:30:4
                |vpiCondition:
                \_Operation: , line:30:8, endln:30:14
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                  |vpiOpType:20
                  |vpiOperand:
                  \_RefObj: (work@small_test.B1.B2.k), line:30:8, endln:30:9
                    |vpiParent:
                    \_Operation: , line:30:8, endln:30:14
                    |vpiName:k
                    |vpiFullName:work@small_test.B1.B2.k
                    |vpiActual:
                    \_LogicNet: (work@small_test.B1.B2.k), line:30:8, endln:30:9
                  |vpiOperand:
                  \_RefObj: (work@small_test.B1.B2.SIZE), line:30:10, endln:30:14
                    |vpiParent:
                    \_Operation: , line:30:8, endln:30:14
                    |vpiName:SIZE
                    |vpiFullName:work@small_test.B1.B2.SIZE
                    |vpiActual:
                    \_Parameter: (work@small_test.SIZE), line:8:27, endln:8:37
                |vpiForIncStmt:
                \_Assignment: , line:30:16, endln:30:21
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
                  |vpiOpType:82
                  |vpiRhs:
                  \_Operation: , line:30:18, endln:30:21
                    |vpiParent:
                    \_Assignment: , line:30:16, endln:30:21
                    |vpiOpType:24
                    |vpiOperand:
                    \_RefObj: (work@small_test.B1.B2.k), line:30:18, endln:30:19
                      |vpiParent:
                      \_Operation: , line:30:18, endln:30:21
                      |vpiName:k
                      |vpiFullName:work@small_test.B1.B2.k
                      |vpiActual:
                      \_LogicNet: (work@small_test.B1.B2.k), line:30:18, endln:30:19
                    |vpiOperand:
                    \_Constant: , line:30:20, endln:30:21
                      |vpiParent:
                      \_Operation: , line:30:18, endln:30:21
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@small_test.B1.B2.k), line:30:16, endln:30:17
                    |vpiParent:
                    \_Assignment: , line:30:16, endln:30:21
                    |vpiName:k
                    |vpiFullName:work@small_test.B1.B2.k
                    |vpiActual:
                    \_LogicNet: (work@small_test.B1.B2.k), line:30:16, endln:30:17
                |vpiStmt:
                \_Begin: (work@small_test.B1.B2.B3), line:31:1, endln:34:4
              |vpiTypedef:
              \_ModuleTypespec: (M2), line:26:1, endln:26:3
                |vpiParent:
                \_Begin: (work@small_test.B1.B2), line:24:1, endln:36:4
                |vpiName:M2
              |vpiImportTypespec:
              \_ModuleTypespec: (M2), line:26:1, endln:26:3
              |vpiStmt:
              \_RefModule: work@M2 (N2), line:26:1, endln:26:3
                |vpiParent:
                \_Begin: (work@small_test.B1.B2), line:24:1, endln:36:4
                |vpiName:N2
                |vpiDefName:work@M2
              |vpiStmt:
              \_GenFor: (work@small_test.B1.B2), line:29:1, endln:34:4
            |vpiImportTypespec:
            \_RefVar: (work@small_test.B1.j), line:23:3, endln:23:4
            |vpiImportTypespec:
            \_LogicNet: (work@small_test.B1.j), line:23:8, endln:23:9
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
              |vpiName:j
              |vpiFullName:work@small_test.B1.j
              |vpiNetType:1
            |vpiImportTypespec:
            \_LogicNet: (work@small_test.B1.j), line:23:18, endln:23:19
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
              |vpiName:j
              |vpiFullName:work@small_test.B1.j
              |vpiNetType:1
            |vpiImportTypespec:
            \_LogicNet: (work@small_test.B1.j), line:23:16, endln:23:17
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
              |vpiName:j
              |vpiFullName:work@small_test.B1.j
              |vpiNetType:1
            |vpiForInitStmt:
            \_Assignment: , line:23:3, endln:23:6
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
              |vpiRhs:
              \_Constant: , line:23:5, endln:23:6
                |vpiParent:
                \_Assignment: , line:23:3, endln:23:6
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefVar: (work@small_test.B1.j), line:23:3, endln:23:4
            |vpiCondition:
            \_Operation: , line:23:8, endln:23:14
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
              |vpiOpType:20
              |vpiOperand:
              \_RefObj: (work@small_test.B1.j), line:23:8, endln:23:9
                |vpiParent:
                \_Operation: , line:23:8, endln:23:14
                |vpiName:j
                |vpiFullName:work@small_test.B1.j
                |vpiActual:
                \_LogicNet: (work@small_test.B1.j), line:23:8, endln:23:9
              |vpiOperand:
              \_RefObj: (work@small_test.B1.SIZE), line:23:10, endln:23:14
                |vpiParent:
                \_Operation: , line:23:8, endln:23:14
                |vpiName:SIZE
                |vpiFullName:work@small_test.B1.SIZE
                |vpiActual:
                \_Parameter: (work@small_test.SIZE), line:8:27, endln:8:37
            |vpiForIncStmt:
            \_Assignment: , line:23:16, endln:23:21
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
              |vpiOpType:82
              |vpiRhs:
              \_Operation: , line:23:18, endln:23:21
                |vpiParent:
                \_Assignment: , line:23:16, endln:23:21
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@small_test.B1.j), line:23:18, endln:23:19
                  |vpiParent:
                  \_Operation: , line:23:18, endln:23:21
                  |vpiName:j
                  |vpiFullName:work@small_test.B1.j
                  |vpiActual:
                  \_LogicNet: (work@small_test.B1.j), line:23:18, endln:23:19
                |vpiOperand:
                \_Constant: , line:23:20, endln:23:21
                  |vpiParent:
                  \_Operation: , line:23:18, endln:23:21
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@small_test.B1.j), line:23:16, endln:23:17
                |vpiParent:
                \_Assignment: , line:23:16, endln:23:21
                |vpiName:j
                |vpiFullName:work@small_test.B1.j
                |vpiActual:
                \_LogicNet: (work@small_test.B1.j), line:23:16, endln:23:17
            |vpiStmt:
            \_Begin: (work@small_test.B1.B2), line:24:1, endln:36:4
          |vpiInternalScope:
          \_Begin: (work@small_test.B1.B4), line:39:1, endln:50:4
            |vpiParent:
            \_Begin: (work@small_test.B1), line:17:1, endln:51:4
            |vpiName:B4
            |vpiFullName:work@small_test.B1.B4
            |vpiInternalScope:
            \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
              |vpiParent:
              \_Begin: (work@small_test.B1.B4), line:39:1, endln:50:4
              |vpiFullName:work@small_test.B1.B4
              |vpiVariables:
              \_RefVar: (work@small_test.B1.B4.m), line:43:3, endln:43:4
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
              |vpiInternalScope:
              \_Begin: (work@small_test.B1.B4.B5), line:44:1, endln:48:4
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
                |vpiName:B5
                |vpiFullName:work@small_test.B1.B4.B5
                |vpiTypedef:
                \_ModuleTypespec: (M4), line:46:1, endln:46:3
                  |vpiParent:
                  \_Begin: (work@small_test.B1.B4.B5), line:44:1, endln:48:4
                  |vpiName:M4
                |vpiImportTypespec:
                \_ModuleTypespec: (M4), line:46:1, endln:46:3
                |vpiStmt:
                \_RefModule: work@M4 (N4), line:46:1, endln:46:3
                  |vpiParent:
                  \_Begin: (work@small_test.B1.B4.B5), line:44:1, endln:48:4
                  |vpiName:N4
                  |vpiDefName:work@M4
              |vpiImportTypespec:
              \_RefVar: (work@small_test.B1.B4.m), line:43:3, endln:43:4
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:43:8, endln:43:9
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:43:18, endln:43:19
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:43:16, endln:43:17
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiForInitStmt:
              \_Assignment: , line:43:3, endln:43:6
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
                |vpiRhs:
                \_Constant: , line:43:5, endln:43:6
                  |vpiParent:
                  \_Assignment: , line:43:3, endln:43:6
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_RefVar: (work@small_test.B1.B4.m), line:43:3, endln:43:4
              |vpiCondition:
              \_Operation: , line:43:8, endln:43:14
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
                |vpiOpType:20
                |vpiOperand:
                \_RefObj: (work@small_test.B1.B4.m), line:43:8, endln:43:9
                  |vpiParent:
                  \_Operation: , line:43:8, endln:43:14
                  |vpiName:m
                  |vpiFullName:work@small_test.B1.B4.m
                  |vpiActual:
                  \_LogicNet: (work@small_test.B1.B4.m), line:43:8, endln:43:9
                |vpiOperand:
                \_RefObj: (work@small_test.B1.B4.SIZE), line:43:10, endln:43:14
                  |vpiParent:
                  \_Operation: , line:43:8, endln:43:14
                  |vpiName:SIZE
                  |vpiFullName:work@small_test.B1.B4.SIZE
                  |vpiActual:
                  \_Parameter: (work@small_test.SIZE), line:8:27, endln:8:37
              |vpiForIncStmt:
              \_Assignment: , line:43:16, endln:43:21
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
                |vpiOpType:82
                |vpiRhs:
                \_Operation: , line:43:18, endln:43:21
                  |vpiParent:
                  \_Assignment: , line:43:16, endln:43:21
                  |vpiOpType:24
                  |vpiOperand:
                  \_RefObj: (work@small_test.B1.B4.m), line:43:18, endln:43:19
                    |vpiParent:
                    \_Operation: , line:43:18, endln:43:21
                    |vpiName:m
                    |vpiFullName:work@small_test.B1.B4.m
                    |vpiActual:
                    \_LogicNet: (work@small_test.B1.B4.m), line:43:18, endln:43:19
                  |vpiOperand:
                  \_Constant: , line:43:20, endln:43:21
                    |vpiParent:
                    \_Operation: , line:43:18, endln:43:21
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@small_test.B1.B4.m), line:43:16, endln:43:17
                  |vpiParent:
                  \_Assignment: , line:43:16, endln:43:21
                  |vpiName:m
                  |vpiFullName:work@small_test.B1.B4.m
                  |vpiActual:
                  \_LogicNet: (work@small_test.B1.B4.m), line:43:16, endln:43:17
              |vpiStmt:
              \_Begin: (work@small_test.B1.B4.B5), line:44:1, endln:48:4
            |vpiStmt:
            \_GenFor: (work@small_test.B1.B4), line:42:1, endln:48:4
          |vpiTypedef:
          \_ModuleTypespec: (M1), line:20:1, endln:20:3
            |vpiParent:
            \_Begin: (work@small_test.B1), line:17:1, endln:51:4
            |vpiName:M1
          |vpiImportTypespec:
          \_ModuleTypespec: (M1), line:20:1, endln:20:3
          |vpiStmt:
          \_RefModule: work@M1 (N1), line:20:1, endln:20:3
            |vpiParent:
            \_Begin: (work@small_test.B1), line:17:1, endln:51:4
            |vpiName:N1
            |vpiDefName:work@M1
          |vpiStmt:
          \_GenFor: (work@small_test.B1), line:22:1, endln:36:4
          |vpiStmt:
          \_GenIf: , line:37:1, endln:50:4
            |vpiParent:
            \_Begin: (work@small_test.B1), line:17:1, endln:51:4
            |vpiCondition:
            \_Operation: , line:38:3, endln:38:6
              |vpiParent:
              \_GenIf: , line:37:1, endln:50:4
              |vpiOpType:18
              |vpiOperand:
              \_RefObj: (work@small_test.B1.i), line:38:3, endln:38:4
                |vpiParent:
                \_Operation: , line:38:3, endln:38:6
                |vpiName:i
                |vpiFullName:work@small_test.B1.i
                |vpiActual:
                \_GenVar: (work@small_test.i), line:13:2, endln:13:3
              |vpiOperand:
              \_Constant: , line:38:5, endln:38:6
                |vpiParent:
                \_Operation: , line:38:3, endln:38:6
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_Begin: (work@small_test.B1.B4), line:39:1, endln:50:4
        |vpiImportTypespec:
        \_RefVar: (work@small_test.i), line:16:3, endln:16:4
        |vpiForInitStmt:
        \_Assignment: , line:16:3, endln:16:6
          |vpiParent:
          \_GenFor: (work@small_test), line:15:1, endln:51:4
          |vpiRhs:
          \_Constant: , line:16:5, endln:16:6
            |vpiParent:
            \_Assignment: , line:16:3, endln:16:6
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@small_test.i), line:16:3, endln:16:4
        |vpiCondition:
        \_Operation: , line:16:8, endln:16:14
          |vpiParent:
          \_GenFor: (work@small_test), line:15:1, endln:51:4
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@small_test.i), line:16:8, endln:16:9
            |vpiParent:
            \_Operation: , line:16:8, endln:16:14
            |vpiName:i
            |vpiFullName:work@small_test.i
            |vpiActual:
            \_GenVar: (work@small_test.i), line:13:2, endln:13:3
          |vpiOperand:
          \_RefObj: (work@small_test.SIZE), line:16:10, endln:16:14
            |vpiParent:
            \_Operation: , line:16:8, endln:16:14
            |vpiName:SIZE
            |vpiFullName:work@small_test.SIZE
            |vpiActual:
            \_Parameter: (work@small_test.SIZE), line:8:27, endln:8:37
        |vpiForIncStmt:
        \_Assignment: , line:16:16, endln:16:21
          |vpiParent:
          \_GenFor: (work@small_test), line:15:1, endln:51:4
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:16:18, endln:16:21
            |vpiParent:
            \_Assignment: , line:16:16, endln:16:21
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@small_test.i), line:16:18, endln:16:19
              |vpiParent:
              \_Operation: , line:16:18, endln:16:21
              |vpiName:i
              |vpiFullName:work@small_test.i
              |vpiActual:
              \_GenVar: (work@small_test.i), line:13:2, endln:13:3
            |vpiOperand:
            \_Constant: , line:16:20, endln:16:21
              |vpiParent:
              \_Operation: , line:16:18, endln:16:21
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@small_test.i), line:16:16, endln:16:17
            |vpiParent:
            \_Assignment: , line:16:16, endln:16:21
            |vpiName:i
            |vpiFullName:work@small_test.i
            |vpiActual:
            \_GenVar: (work@small_test.i), line:13:2, endln:13:3
        |vpiStmt:
        \_Begin: (work@small_test.B1), line:17:1, endln:51:4
      |vpiStmt:
      \_GenFor: (work@small_test), line:15:1, endln:51:4
    |vpiStmt:
    \_Begin: (work@small_test), line:15:1, endln:51:4
  |vpiDefName:work@small_test
|vpiAllModules:
\_Module: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@small_top
  |vpiTypedef:
  \_ModuleTypespec: (small_test), line:2:4, endln:2:14
    |vpiParent:
    \_Module: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:1:1, endln:3:10
    |vpiName:small_test
  |vpiImportTypespec:
  \_ModuleTypespec: (small_test), line:2:4, endln:2:14
  |vpiDefName:work@small_top
  |vpiRefModule:
  \_RefModule: work@small_test (u1), line:2:4, endln:2:14
    |vpiParent:
    \_Module: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:1:1, endln:3:10
    |vpiName:u1
    |vpiDefName:work@small_test
    |vpiActual:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitElab/small.v, line:5:1, endln:54:10
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiParameter:
  \_Parameter: (work@test.POWER1), line:37:13, endln:37:23
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |UINT:1
    |vpiName:POWER1
    |vpiFullName:work@test.POWER1
  |vpiParameter:
  \_Parameter: (work@test.POWER2), line:38:13, endln:38:23
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |UINT:1
    |vpiName:POWER2
    |vpiFullName:work@test.POWER2
  |vpiParamAssign:
  \_ParamAssign: , line:37:13, endln:37:23
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiRhs:
    \_Constant: , line:37:22, endln:37:23
      |vpiParent:
      \_ParamAssign: , line:37:13, endln:37:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@test.POWER1), line:37:13, endln:37:23
  |vpiParamAssign:
  \_ParamAssign: , line:38:13, endln:38:23
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiRhs:
    \_Constant: , line:38:22, endln:38:23
      |vpiParent:
      \_ParamAssign: , line:38:13, endln:38:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@test.POWER2), line:38:13, endln:38:23
  |vpiInternalScope:
  \_Begin: (work@test), line:63:12, endln:63:13
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiFullName:work@test
  |vpiInternalScope:
  \_Begin: (work@test.u1), line:66:12, endln:68:14
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiName:u1
    |vpiFullName:work@test.u1
  |vpiInternalScope:
  \_Begin: (work@test.u1), line:69:18, endln:71:14
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiName:u1
    |vpiFullName:work@test.u1
  |vpiInternalScope:
  \_GenRegion: (work@test), line:40:6, endln:48:14
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiFullName:work@test
    |vpiInternalScope:
    \_Begin: (work@test), line:41:2, endln:47:8
      |vpiParent:
      \_GenRegion: (work@test), line:40:6, endln:48:14
      |vpiFullName:work@test
      |vpiInternalScope:
      \_Begin: (work@test.g1), line:41:18, endln:43:8
        |vpiParent:
        \_Begin: (work@test), line:41:2, endln:47:8
        |vpiName:g1
        |vpiFullName:work@test.g1
      |vpiInternalScope:
      \_Begin: (work@test), line:43:14, endln:47:8
        |vpiParent:
        \_Begin: (work@test), line:41:2, endln:47:8
        |vpiFullName:work@test
        |vpiInternalScope:
        \_Begin: (work@test.g1), line:43:31, endln:45:8
          |vpiParent:
          \_Begin: (work@test), line:43:14, endln:47:8
          |vpiName:g1
          |vpiFullName:work@test.g1
        |vpiInternalScope:
        \_Begin: (work@test), line:45:14, endln:47:8
          |vpiParent:
          \_Begin: (work@test), line:43:14, endln:47:8
          |vpiFullName:work@test
          |vpiInternalScope:
          \_Begin: (work@test.g1), line:45:30, endln:47:8
            |vpiParent:
            \_Begin: (work@test), line:45:14, endln:47:8
            |vpiName:g1
            |vpiFullName:work@test.g1
          |vpiStmt:
          \_GenIf: , line:45:14, endln:47:8
            |vpiParent:
            \_Begin: (work@test), line:45:14, endln:47:8
            |vpiCondition:
            \_Operation: , line:45:18, endln:45:28
              |vpiParent:
              \_GenIf: , line:45:14, endln:47:8
              |vpiOpType:18
              |vpiOperand:
              \_RefObj: (work@test.POWER2), line:45:18, endln:45:24
                |vpiParent:
                \_Operation: , line:45:18, endln:45:28
                |vpiName:POWER2
                |vpiFullName:work@test.POWER2
                |vpiActual:
                \_Parameter: (work@test.POWER2), line:38:13, endln:38:23
              |vpiOperand:
              \_Constant: , line:45:27, endln:45:28
                |vpiParent:
                \_Operation: , line:45:18, endln:45:28
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_Begin: (work@test.g1), line:45:30, endln:47:8
        |vpiStmt:
        \_GenIfElse: , line:43:14, endln:47:8
          |vpiParent:
          \_Begin: (work@test), line:43:14, endln:47:8
          |vpiCondition:
          \_Operation: , line:43:18, endln:43:29
            |vpiParent:
            \_GenIfElse: , line:43:14, endln:47:8
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@test.POWER2), line:43:18, endln:43:24
              |vpiParent:
              \_Operation: , line:43:18, endln:43:29
              |vpiName:POWER2
              |vpiFullName:work@test.POWER2
              |vpiActual:
              \_Parameter: (work@test.POWER2), line:38:13, endln:38:23
            |vpiOperand:
            \_Constant: , line:43:28, endln:43:29
              |vpiParent:
              \_Operation: , line:43:18, endln:43:29
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@test.g1), line:43:31, endln:45:8
          |vpiElseStmt:
          \_Begin: (work@test), line:45:14, endln:47:8
      |vpiStmt:
      \_GenIfElse: , line:41:2, endln:47:8
        |vpiParent:
        \_Begin: (work@test), line:41:2, endln:47:8
        |vpiCondition:
        \_Operation: , line:41:6, endln:41:16
          |vpiParent:
          \_GenIfElse: , line:41:2, endln:47:8
          |vpiOpType:18
          |vpiOperand:
          \_RefObj: (work@test.POWER1), line:41:6, endln:41:12
            |vpiParent:
            \_Operation: , line:41:6, endln:41:16
            |vpiName:POWER1
            |vpiFullName:work@test.POWER1
            |vpiActual:
            \_Parameter: (work@test.POWER1), line:37:13, endln:37:23
          |vpiOperand:
          \_Constant: , line:41:15, endln:41:16
            |vpiParent:
            \_Operation: , line:41:6, endln:41:16
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@test.g1), line:41:18, endln:43:8
        |vpiElseStmt:
        \_Begin: (work@test), line:43:14, endln:47:8
    |vpiStmt:
    \_Begin: (work@test), line:41:2, endln:47:8
  |vpiInternalScope:
  \_GenRegion: (work@test), line:50:2, endln:56:14
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiFullName:work@test
    |vpiInternalScope:
    \_Begin: (work@test), line:51:5, endln:55:8
      |vpiParent:
      \_GenRegion: (work@test), line:50:2, endln:56:14
      |vpiFullName:work@test
      |vpiInternalScope:
      \_Begin: (work@test.g1), line:51:21, endln:55:8
        |vpiParent:
        \_Begin: (work@test), line:51:5, endln:55:8
        |vpiName:g1
        |vpiFullName:work@test.g1
        |vpiInternalScope:
        \_Begin: (work@test.g1.g1), line:52:25, endln:54:11
          |vpiParent:
          \_Begin: (work@test.g1), line:51:21, endln:55:8
          |vpiName:g1
          |vpiFullName:work@test.g1.g1
        |vpiStmt:
        \_GenIf: , line:52:8, endln:54:11
          |vpiParent:
          \_Begin: (work@test.g1), line:51:21, endln:55:8
          |vpiCondition:
          \_Operation: , line:52:12, endln:52:23
            |vpiParent:
            \_GenIf: , line:52:8, endln:54:11
            |vpiOpType:19
            |vpiOperand:
            \_RefObj: (work@test.g1.POWER2), line:52:12, endln:52:18
              |vpiParent:
              \_Operation: , line:52:12, endln:52:23
              |vpiName:POWER2
              |vpiFullName:work@test.g1.POWER2
              |vpiActual:
              \_Parameter: (work@test.POWER2), line:38:13, endln:38:23
            |vpiOperand:
            \_Constant: , line:52:22, endln:52:23
              |vpiParent:
              \_Operation: , line:52:12, endln:52:23
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@test.g1.g1), line:52:25, endln:54:11
      |vpiStmt:
      \_GenIf: , line:51:5, endln:55:8
        |vpiParent:
        \_Begin: (work@test), line:51:5, endln:55:8
        |vpiCondition:
        \_Operation: , line:51:9, endln:51:19
          |vpiParent:
          \_GenIf: , line:51:5, endln:55:8
          |vpiOpType:18
          |vpiOperand:
          \_RefObj: (work@test.POWER1), line:51:9, endln:51:15
            |vpiParent:
            \_Operation: , line:51:9, endln:51:19
            |vpiName:POWER1
            |vpiFullName:work@test.POWER1
            |vpiActual:
            \_Parameter: (work@test.POWER1), line:37:13, endln:37:23
          |vpiOperand:
          \_Constant: , line:51:18, endln:51:19
            |vpiParent:
            \_Operation: , line:51:9, endln:51:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@test.g1), line:51:21, endln:55:8
    |vpiStmt:
    \_Begin: (work@test), line:51:5, endln:55:8
  |vpiImportTypespec:
  \_LogicNet: (work@test.a), line:35:13, endln:35:14
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiName:a
    |vpiFullName:work@test.a
  |vpiImportTypespec:
  \_LogicNet: (work@test.b), line:35:16, endln:35:17
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiName:b
    |vpiFullName:work@test.b
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.a), line:35:13, endln:35:14
  |vpiNet:
  \_LogicNet: (work@test.b), line:35:16, endln:35:17
  |vpiPort:
  \_Port: (a), line:35:13, endln:35:14
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiName:a
    |vpiDirection:3
  |vpiPort:
  \_Port: (b), line:35:16, endln:35:17
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiName:b
    |vpiDirection:3
  |vpiPrimitive:
  \_Gate: work@and (work@test.u0), line:39:7, endln:39:14
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiDefName:work@and
    |vpiName:u0
    |vpiFullName:work@test.u0
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:39:10, endln:39:11
      |vpiParent:
      \_Gate: work@and (work@test.u0), line:39:7, endln:39:14
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@test.u0.a), line:39:10, endln:39:11
        |vpiParent:
        \_PrimTerm: , line:39:10, endln:39:11
        |vpiName:a
        |vpiFullName:work@test.u0.a
        |vpiActual:
        \_LogicNet: (work@test.a), line:35:13, endln:35:14
    |vpiPrimTerm:
    \_PrimTerm: , line:39:12, endln:39:13
      |vpiParent:
      \_Gate: work@and (work@test.u0), line:39:7, endln:39:14
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@test.u0.b), line:39:12, endln:39:13
        |vpiParent:
        \_PrimTerm: , line:39:12, endln:39:13
        |vpiName:b
        |vpiFullName:work@test.u0.b
        |vpiActual:
        \_LogicNet: (work@test.b), line:35:16, endln:35:17
  |vpiPrimitive:
  \_Gate: work@and (work@test.u4), line:58:6, endln:58:13
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiDefName:work@and
    |vpiName:u4
    |vpiFullName:work@test.u4
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:58:9, endln:58:10
      |vpiParent:
      \_Gate: work@and (work@test.u4), line:58:6, endln:58:13
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@test.u4.a), line:58:9, endln:58:10
        |vpiParent:
        \_PrimTerm: , line:58:9, endln:58:10
        |vpiName:a
        |vpiFullName:work@test.u4.a
        |vpiActual:
        \_LogicNet: (work@test.a), line:35:13, endln:35:14
    |vpiPrimTerm:
    \_PrimTerm: , line:58:11, endln:58:12
      |vpiParent:
      \_Gate: work@and (work@test.u4), line:58:6, endln:58:13
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@test.u4.b), line:58:11, endln:58:12
        |vpiParent:
        \_PrimTerm: , line:58:11, endln:58:12
        |vpiName:b
        |vpiFullName:work@test.u4.b
        |vpiActual:
        \_LogicNet: (work@test.b), line:35:16, endln:35:17
  |vpiGenStmt:
  \_GenCase: , line:62:6, endln:72:14
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:35:1, endln:76:10
    |vpiCondition:
    \_RefObj: (work@test.POWER1), line:62:12, endln:62:18
      |vpiParent:
      \_GenCase: , line:62:6, endln:72:14
      |vpiName:POWER1
      |vpiFullName:work@test.POWER1
      |vpiActual:
      \_Parameter: (work@test.POWER1), line:37:13, endln:37:23
    |vpiCaseItem:
    \_CaseItem: , line:63:9, endln:65:14
      |vpiParent:
      \_GenCase: , line:62:6, endln:72:14
      |vpiExpr:
      \_Constant: , line:63:9, endln:63:10
        |vpiParent:
        \_CaseItem: , line:63:9, endln:65:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@test), line:63:12, endln:63:13
    |vpiCaseItem:
    \_CaseItem: , line:66:9, endln:68:14
      |vpiParent:
      \_GenCase: , line:62:6, endln:72:14
      |vpiExpr:
      \_Constant: , line:66:9, endln:66:10
        |vpiParent:
        \_CaseItem: , line:66:9, endln:68:14
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@test.u1), line:66:12, endln:68:14
    |vpiCaseItem:
    \_CaseItem: , line:69:9, endln:71:14
      |vpiParent:
      \_GenCase: , line:62:6, endln:72:14
      |vpiStmt:
      \_Begin: (work@test.u1), line:69:18, endln:71:14
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (my_module), line:29:3, endln:29:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiName:my_module
  |vpiTypedef:
  \_LogicTypespec: , line:27:7, endln:27:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiRange:
    \_Range: , line:27:7, endln:27:12
      |vpiParent:
      \_LogicTypespec: , line:27:7, endln:27:12
      |vpiLeftRange:
      \_Constant: , line:27:8, endln:27:9
        |vpiParent:
        \_Range: , line:27:7, endln:27:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:27:10, endln:27:11
        |vpiParent:
        \_Range: , line:27:7, endln:27:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:27:7, endln:27:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiRange:
    \_Range: , line:27:7, endln:27:12
      |vpiParent:
      \_LogicTypespec: , line:27:7, endln:27:12
      |vpiLeftRange:
      \_Constant: , line:27:8, endln:27:9
        |vpiParent:
        \_Range: , line:27:7, endln:27:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:27:10, endln:27:11
        |vpiParent:
        \_Range: , line:27:7, endln:27:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:28:8, endln:28:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiRange:
    \_Range: , line:28:8, endln:28:13
      |vpiParent:
      \_LogicTypespec: , line:28:8, endln:28:13
      |vpiLeftRange:
      \_Constant: , line:28:9, endln:28:10
        |vpiParent:
        \_Range: , line:28:8, endln:28:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:28:11, endln:28:12
        |vpiParent:
        \_Range: , line:28:8, endln:28:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:27:7, endln:27:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiRange:
    \_Range: , line:27:7, endln:27:12
      |vpiParent:
      \_LogicTypespec: , line:27:7, endln:27:12
      |vpiLeftRange:
      \_Constant: , line:27:8, endln:27:9
        |vpiParent:
        \_Range: , line:27:7, endln:27:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:27:10, endln:27:11
        |vpiParent:
        \_Range: , line:27:7, endln:27:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:27:7, endln:27:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiRange:
    \_Range: , line:27:7, endln:27:12
      |vpiParent:
      \_LogicTypespec: , line:27:7, endln:27:12
      |vpiLeftRange:
      \_Constant: , line:27:8, endln:27:9
        |vpiParent:
        \_Range: , line:27:7, endln:27:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:27:10, endln:27:11
        |vpiParent:
        \_Range: , line:27:7, endln:27:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:28:8, endln:28:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiRange:
    \_Range: , line:28:8, endln:28:13
      |vpiParent:
      \_LogicTypespec: , line:28:8, endln:28:13
      |vpiLeftRange:
      \_Constant: , line:28:9, endln:28:10
        |vpiParent:
        \_Range: , line:28:8, endln:28:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:28:11, endln:28:12
        |vpiParent:
        \_Range: , line:28:8, endln:28:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_ModuleTypespec: (my_module), line:29:3, endln:29:12
  |vpiImportTypespec:
  \_LogicTypespec: , line:27:7, endln:27:12
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:26:13, endln:26:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:27:7, endln:27:12
      |vpiParent:
      \_LogicNet: (work@top.a), line:26:13, endln:26:14
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:27:7, endln:27:12
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiImportTypespec:
  \_LogicTypespec: , line:27:7, endln:27:12
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:26:16, endln:26:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:27:7, endln:27:12
      |vpiParent:
      \_LogicNet: (work@top.b), line:26:16, endln:26:17
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:27:7, endln:27:12
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiImportTypespec:
  \_LogicTypespec: , line:28:8, endln:28:13
  |vpiImportTypespec:
  \_LogicNet: (work@top.c), line:26:19, endln:26:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@top.c), line:28:8, endln:28:13
      |vpiParent:
      \_LogicNet: (work@top.c), line:26:19, endln:26:20
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicTypespec: , line:28:8, endln:28:13
    |vpiName:c
    |vpiFullName:work@top.c
  |vpiImportTypespec:
  \_LogicTypespec: , line:27:7, endln:27:12
  |vpiImportTypespec:
  \_LogicTypespec: , line:27:7, endln:27:12
  |vpiImportTypespec:
  \_LogicTypespec: , line:28:8, endln:28:13
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:26:13, endln:26:14
  |vpiNet:
  \_LogicNet: (work@top.b), line:26:16, endln:26:17
  |vpiNet:
  \_LogicNet: (work@top.c), line:26:19, endln:26:20
  |vpiPort:
  \_Port: (a), line:26:13, endln:26:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:27:7, endln:27:12
      |vpiParent:
      \_Port: (a), line:26:13, endln:26:14
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:27:7, endln:27:12
  |vpiPort:
  \_Port: (b), line:26:16, endln:26:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiName:b
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:27:7, endln:27:12
      |vpiParent:
      \_Port: (b), line:26:16, endln:26:17
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:27:7, endln:27:12
  |vpiPort:
  \_Port: (c), line:26:19, endln:26:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiName:c
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.c), line:28:8, endln:28:13
      |vpiParent:
      \_Port: (c), line:26:19, endln:26:20
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicTypespec: , line:28:8, endln:28:13
  |vpiModuleArrays:
  \_ModuleArray: (work@my_module), line:29:13, endln:29:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiName:inst
    |vpiFullName:work@my_module
    |vpiRange:
    \_Range: , line:29:18, endln:29:23
      |vpiParent:
      \_ModuleArray: (work@my_module), line:29:13, endln:29:17
      |vpiLeftRange:
      \_Constant: , line:29:19, endln:29:20
        |vpiParent:
        \_Range: , line:29:18, endln:29:23
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:29:21, endln:29:22
        |vpiParent:
        \_Range: , line:29:18, endln:29:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:29:23, endln:29:28
      |vpiParent:
      \_ModuleArray: (work@my_module), line:29:13, endln:29:17
      |vpiLeftRange:
      \_Constant: , line:29:24, endln:29:25
        |vpiParent:
        \_Range: , line:29:23, endln:29:28
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:29:26, endln:29:27
        |vpiParent:
        \_Range: , line:29:23, endln:29:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:29:28, endln:29:33
      |vpiParent:
      \_ModuleArray: (work@my_module), line:29:13, endln:29:17
      |vpiLeftRange:
      \_Constant: , line:29:29, endln:29:30
        |vpiParent:
        \_Range: , line:29:28, endln:29:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:29:31, endln:29:32
        |vpiParent:
        \_Range: , line:29:28, endln:29:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.inst.my_module), line:29:3, endln:29:12
      |vpiParent:
      \_ModuleArray: (work@my_module), line:29:13, endln:29:17
      |vpiName:my_module
      |vpiFullName:work@top.inst.my_module
      |vpiActual:
      \_ModuleTypespec: (my_module), line:29:3, endln:29:12
    |vpiPort:
    \_Port: , line:29:35, endln:29:36
      |vpiParent:
      \_ModuleArray: (work@my_module), line:29:13, endln:29:17
      |vpiHighConn:
      \_RefObj: (work@top.inst.a), line:29:35, endln:29:36
        |vpiParent:
        \_Port: , line:29:35, endln:29:36
        |vpiName:a
        |vpiFullName:work@top.inst.a
        |vpiActual:
        \_LogicNet: (work@top.a), line:26:13, endln:26:14
    |vpiPort:
    \_Port: , line:29:38, endln:29:39
      |vpiParent:
      \_ModuleArray: (work@my_module), line:29:13, endln:29:17
      |vpiHighConn:
      \_RefObj: (work@top.inst.b), line:29:38, endln:29:39
        |vpiParent:
        \_Port: , line:29:38, endln:29:39
        |vpiName:b
        |vpiFullName:work@top.inst.b
        |vpiActual:
        \_LogicNet: (work@top.b), line:26:16, endln:26:17
    |vpiPort:
    \_Port: , line:29:41, endln:29:42
      |vpiParent:
      \_ModuleArray: (work@my_module), line:29:13, endln:29:17
      |vpiHighConn:
      \_RefObj: (work@top.inst.c), line:29:41, endln:29:42
        |vpiParent:
        \_Port: , line:29:41, endln:29:42
        |vpiName:c
        |vpiFullName:work@top.inst.c
        |vpiActual:
        \_LogicNet: (work@top.c), line:26:19, endln:26:20
  |vpiRefModule:
  \_RefModule: work@my_module (inst1), line:30:3, endln:30:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:26:1, endln:31:10
    |vpiName:inst1
    |vpiDefName:work@my_module
    |vpiActual:
    \_Module: work@my_module (work@my_module), file:${SURELOG_DIR}/tests/UnitElab/top.v, line:20:1, endln:24:10
    |vpiPort:
    \_Port: , line:30:21, endln:30:22
      |vpiParent:
      \_RefModule: work@my_module (inst1), line:30:3, endln:30:12
      |vpiHighConn:
      \_RefObj: (work@top.inst1.a), line:30:21, endln:30:22
        |vpiParent:
        \_Port: , line:30:21, endln:30:22
        |vpiName:a
        |vpiFullName:work@top.inst1.a
        |vpiActual:
        \_LogicNet: (work@top.a), line:26:13, endln:26:14
    |vpiPort:
    \_Port: , line:30:24, endln:30:25
      |vpiParent:
      \_RefModule: work@my_module (inst1), line:30:3, endln:30:12
      |vpiHighConn:
      \_RefObj: (work@top.inst1.b), line:30:24, endln:30:25
        |vpiParent:
        \_Port: , line:30:24, endln:30:25
        |vpiName:b
        |vpiFullName:work@top.inst1.b
        |vpiActual:
        \_LogicNet: (work@top.b), line:26:16, endln:26:17
    |vpiPort:
    \_Port: , line:30:27, endln:30:28
      |vpiParent:
      \_RefModule: work@my_module (inst1), line:30:3, endln:30:12
      |vpiHighConn:
      \_RefObj: (work@top.inst1.c), line:30:27, endln:30:28
        |vpiParent:
        \_Port: , line:30:27, endln:30:28
        |vpiName:c
        |vpiFullName:work@top.inst1.c
        |vpiActual:
        \_LogicNet: (work@top.c), line:26:19, endln:26:20
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 2
