Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 415f347581a647f1a1f997d4d2decdd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'DMAddress' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sim_1/new/testbench.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'selector' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'readRegister1' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:108]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'readRegister2' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'writeRegister' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'writeData' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'readData1' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'readData2' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Instruction' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'IDEXALUOpIn' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'IDEXPCIn' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:158]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'IDEXPCOut' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IDEXReadData1In' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'IDEXReadData2In' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'inputA' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'inputB' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:95]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 64 for port 'outputData' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
