// Seed: 523456777
module module_0 (
    output wire id_0,
    output wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9,
    output supply0 id_10
);
  logic id_12;
  logic id_13, id_14, id_15;
  wire id_16;
endmodule
module module_1 #(
    parameter id_3 = 32'd23
) (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 _id_3,
    input tri id_4,
    input wor id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11
);
  wire id_13;
  wire [-1 'h0 : -1] id_14;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_11,
      id_6,
      id_7,
      id_10,
      id_10,
      id_8,
      id_6
  );
  wire [id_3 : -1] id_15;
  assign id_6  = -1;
  assign id_15 = id_8;
endmodule
