{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679349357798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679349357798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 18:55:57 2023 " "Processing started: Mon Mar 20 18:55:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679349357798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679349357798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_out_of_five -c two_out_of_five " "Command: quartus_map --read_settings_files=on --write_settings_files=off two_out_of_five -c two_out_of_five" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679349357799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679349357931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679349357932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator.v 1 1 " "Found 1 design units, including 1 entities, in source file validator.v" { { "Info" "ISGN_ENTITY_NAME" "1 validator " "Found entity 1: validator" {  } { { "validator.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/validator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679349364853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679349364853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A display.v(2) " "Verilog HDL Declaration information at display.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "display.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/display.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B display.v(2) " "Verilog HDL Declaration information at display.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "display.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/display.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C display.v(2) " "Verilog HDL Declaration information at display.v(2): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "display.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/display.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D display.v(2) " "Verilog HDL Declaration information at display.v(2): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "display.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/display.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E display.v(2) " "Verilog HDL Declaration information at display.v(2): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "display.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/display.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679349364854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679349364854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679349364854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679349364854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A two_out_of_five.v(15) " "Verilog HDL Declaration information at two_out_of_five.v(15): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B two_out_of_five.v(15) " "Verilog HDL Declaration information at two_out_of_five.v(15): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C two_out_of_five.v(15) " "Verilog HDL Declaration information at two_out_of_five.v(15): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D two_out_of_five.v(15) " "Verilog HDL Declaration information at two_out_of_five.v(15): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E two_out_of_five.v(15) " "Verilog HDL Declaration information at two_out_of_five.v(15): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "two_out_of_five.v 1 1 " "Using design file two_out_of_five.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two_out_of_five " "Found entity 1: two_out_of_five" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679349364893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "two_out_of_five.v(28) " "Verilog HDL Instantiation warning at two_out_of_five.v(28): instance has no name" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "two_out_of_five.v(39) " "Verilog HDL Instantiation warning at two_out_of_five.v(39): instance has no name" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "two_out_of_five.v(44) " "Verilog HDL Instantiation warning at two_out_of_five.v(44): instance has no name" {  } { { "two_out_of_five.v" "" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1679349364893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_out_of_five " "Elaborating entity \"two_out_of_five\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679349364894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validator validator:comb_3 " "Elaborating entity \"validator\" for hierarchy \"validator:comb_3\"" {  } { { "two_out_of_five.v" "comb_3" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679349364895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix matrix:comb_9 " "Elaborating entity \"matrix\" for hierarchy \"matrix:comb_9\"" {  } { { "two_out_of_five.v" "comb_9" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679349364898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_10 " "Elaborating entity \"display\" for hierarchy \"display:comb_10\"" {  } { { "two_out_of_five.v" "comb_10" { Text "/home/josevaltersilvacarneiro/Documentos/programming/verilog/two_out_of_five/two_out_of_five.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679349364900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679349365214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679349365515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679349365515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679349365538 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679349365538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679349365538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679349365538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679349365543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 18:56:05 2023 " "Processing ended: Mon Mar 20 18:56:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679349365543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679349365543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679349365543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679349365543 ""}
