// Seed: 2184550953
module module_0 (
    .id_4(id_1),
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  assign id_2 = id_3;
  always force id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output reg id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  inout wire id_2;
  output wire id_1;
  always @(id_2) begin : LABEL_0
    id_3 <= -1 && id_4 + 1;
  end
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout uwire id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
