{"vcs1":{"timestamp_begin":1684316110.311967934, "rt":1.46, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684316111.861911060, "rt":1.21, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684316113.145011754, "rt":0.47, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684316109.671925298}
{"VCS_COMP_START_TIME": 1684316109.671925298}
{"VCS_COMP_END_TIME": 1684316115.166009610}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330636}}
{"stitch_vcselab": {"peak_mem": 211888}}
