

================================================================
== Vitis HLS Report for 'decision_function_95'
================================================================
* Date:           Thu Jan 23 13:41:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.245 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_46_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_46_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_29_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_29_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_26_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_26_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_5_val_read, i18 5147" [firmware/BDT.h:86]   --->   Operation 17 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%icmp_ln86_113 = icmp_slt  i18 %x_47_val_read, i18 13070" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86_113' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln86_114 = icmp_slt  i18 %x_6_val_read, i18 4181" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_114' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln86_115 = icmp_slt  i18 %x_4_val_read, i18 6187" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_115' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86_116 = icmp_slt  i18 %x_11_val_read, i18 440" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_117 = icmp_slt  i18 %x_50_val_read, i18 89183" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_117' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_118 = icmp_slt  i18 %x_49_val_read, i18 171206" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_118' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_119 = icmp_slt  i18 %x_52_val_read, i18 23041" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_119' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_120 = icmp_slt  i18 %x_10_val_read, i18 738" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_120' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_121 = icmp_slt  i18 %x_49_val_read, i18 157925" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_121' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_122 = icmp_slt  i18 %x_29_val_read, i18 30735" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_122' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_123 = icmp_slt  i18 %x_10_val_read, i18 626" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_123' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_124 = icmp_slt  i18 %x_1_val_read, i18 233055" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_124' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_125 = icmp_slt  i18 %x_51_val_read, i18 131131" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_125' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_126 = icmp_slt  i18 %x_46_val_read, i18 117" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_126' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_127 = icmp_slt  i18 %x_26_val_read, i18 180637" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_127' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_128 = icmp_slt  i18 %x_50_val_read, i18 175512" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_128' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 34 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_113, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 35 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_54 = xor i1 %icmp_ln86_113, i1 1" [firmware/BDT.h:104]   --->   Operation 36 'xor' 'xor_ln104_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_54" [firmware/BDT.h:104]   --->   Operation 37 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.12ns)   --->   "%and_ln102_139 = and i1 %icmp_ln86_114, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 38 'and' 'and_ln102_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_22)   --->   "%xor_ln104_55 = xor i1 %icmp_ln86_114, i1 1" [firmware/BDT.h:104]   --->   Operation 39 'xor' 'xor_ln104_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_22 = and i1 %xor_ln104_55, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 40 'and' 'and_ln104_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_112)   --->   "%and_ln102_140 = and i1 %icmp_ln86_115, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 41 'and' 'and_ln102_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_56 = xor i1 %icmp_ln86_116, i1 1" [firmware/BDT.h:104]   --->   Operation 42 'xor' 'xor_ln104_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_23 = and i1 %and_ln104, i1 %xor_ln104_56" [firmware/BDT.h:104]   --->   Operation 43 'and' 'and_ln104_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.12ns)   --->   "%and_ln102_141 = and i1 %icmp_ln86_117, i1 %and_ln102_139" [firmware/BDT.h:102]   --->   Operation 44 'and' 'and_ln102_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_24)   --->   "%xor_ln104_57 = xor i1 %icmp_ln86_117, i1 1" [firmware/BDT.h:104]   --->   Operation 45 'xor' 'xor_ln104_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_24 = and i1 %and_ln102_139, i1 %xor_ln104_57" [firmware/BDT.h:104]   --->   Operation 46 'and' 'and_ln104_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.12ns)   --->   "%and_ln102_142 = and i1 %icmp_ln86_118, i1 %and_ln104_22" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102_142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_25)   --->   "%xor_ln104_58 = xor i1 %icmp_ln86_118, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_25 = and i1 %and_ln104_22, i1 %xor_ln104_58" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_114)   --->   "%and_ln102_143 = and i1 %and_ln104, i1 %icmp_ln86_119" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_114)   --->   "%and_ln102_144 = and i1 %and_ln102_143, i1 %icmp_ln86_116" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%and_ln102_145 = and i1 %icmp_ln86_120, i1 %and_ln102_141" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_118)   --->   "%xor_ln104_59 = xor i1 %icmp_ln86_120, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln102_146 = and i1 %icmp_ln86_121, i1 %and_ln102_142" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_122)   --->   "%xor_ln104_60 = xor i1 %icmp_ln86_121, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_116)   --->   "%and_ln102_148 = and i1 %icmp_ln86_123, i1 %and_ln102_145" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_118)   --->   "%and_ln102_149 = and i1 %icmp_ln86_124, i1 %xor_ln104_59" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_118)   --->   "%and_ln102_150 = and i1 %and_ln102_149, i1 %and_ln102_141" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_120)   --->   "%and_ln102_151 = and i1 %icmp_ln86_125, i1 %and_ln102_146" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_122)   --->   "%and_ln102_152 = and i1 %icmp_ln86_126, i1 %xor_ln104_60" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_122)   --->   "%and_ln102_153 = and i1 %and_ln102_152, i1 %and_ln102_142" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_112)   --->   "%xor_ln117 = xor i1 %and_ln102_140, i1 1" [firmware/BDT.h:117]   --->   Operation 62 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_112)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 63 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102, i1 %and_ln104_23" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_112)   --->   "%select_ln117 = select i1 %and_ln102, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 65 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%or_ln117_109 = or i1 %or_ln117, i1 %and_ln104_24" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_112)   --->   "%select_ln117_111 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_112)   --->   "%zext_ln117_13 = zext i2 %select_ln117_111" [firmware/BDT.h:117]   --->   Operation 68 'zext' 'zext_ln117_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_114)   --->   "%or_ln117_110 = or i1 %or_ln117_109, i1 %and_ln102_144" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_112 = select i1 %or_ln117_109, i3 %zext_ln117_13, i3 4" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117_112' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%or_ln117_111 = or i1 %icmp_ln86, i1 %and_ln104_24" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_114)   --->   "%select_ln117_113 = select i1 %or_ln117_110, i3 %select_ln117_112, i3 5" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_116)   --->   "%or_ln117_112 = or i1 %or_ln117_111, i1 %and_ln102_148" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_114 = select i1 %or_ln117_111, i3 %select_ln117_113, i3 6" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_114' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns)   --->   "%or_ln117_113 = or i1 %or_ln117_111, i1 %and_ln102_145" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_116)   --->   "%select_ln117_115 = select i1 %or_ln117_112, i3 %select_ln117_114, i3 7" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_116)   --->   "%zext_ln117_14 = zext i3 %select_ln117_115" [firmware/BDT.h:117]   --->   Operation 77 'zext' 'zext_ln117_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_118)   --->   "%or_ln117_114 = or i1 %or_ln117_113, i1 %and_ln102_150" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_116 = select i1 %or_ln117_113, i4 %zext_ln117_14, i4 8" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_116' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.12ns)   --->   "%or_ln117_115 = or i1 %icmp_ln86, i1 %and_ln102_139" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_118)   --->   "%select_ln117_117 = select i1 %or_ln117_114, i4 %select_ln117_116, i4 9" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_120)   --->   "%or_ln117_116 = or i1 %or_ln117_115, i1 %and_ln102_151" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_118 = select i1 %or_ln117_115, i4 %select_ln117_117, i4 10" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_118' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.12ns)   --->   "%or_ln117_117 = or i1 %or_ln117_115, i1 %and_ln102_146" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_120)   --->   "%select_ln117_119 = select i1 %or_ln117_116, i4 %select_ln117_118, i4 11" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_122)   --->   "%or_ln117_118 = or i1 %or_ln117_117, i1 %and_ln102_153" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_120 = select i1 %or_ln117_117, i4 %select_ln117_119, i4 12" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_120' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.12ns)   --->   "%or_ln117_119 = or i1 %or_ln117_115, i1 %and_ln102_142" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_122)   --->   "%select_ln117_121 = select i1 %or_ln117_118, i4 %select_ln117_120, i4 13" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_122 = select i1 %or_ln117_119, i4 %select_ln117_121, i4 14" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_122' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 91 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.12ns)   --->   "%and_ln102_147 = and i1 %icmp_ln86_122, i1 %and_ln104_25" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_61 = xor i1 %icmp_ln86_122, i1 1" [firmware/BDT.h:104]   --->   Operation 93 'xor' 'xor_ln104_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_124)   --->   "%and_ln102_154 = and i1 %icmp_ln86_127, i1 %and_ln102_147" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_155 = and i1 %icmp_ln86_128, i1 %xor_ln104_61" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_156 = and i1 %and_ln102_155, i1 %and_ln104_25" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_124)   --->   "%or_ln117_120 = or i1 %or_ln117_119, i1 %and_ln102_154" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.12ns)   --->   "%or_ln117_121 = or i1 %or_ln117_119, i1 %and_ln102_147" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_124)   --->   "%select_ln117_123 = select i1 %or_ln117_120, i4 %select_ln117_122, i4 15" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_124)   --->   "%zext_ln117_15 = zext i4 %select_ln117_123" [firmware/BDT.h:117]   --->   Operation 100 'zext' 'zext_ln117_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_122 = or i1 %or_ln117_121, i1 %and_ln102_156" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_124 = select i1 %or_ln117_121, i5 %zext_ln117_15, i5 16" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_124' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_125 = select i1 %or_ln117_122, i5 %select_ln117_124, i5 17" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.64ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.18i12.i12.i5, i5 0, i12 3683, i5 1, i12 1100, i5 2, i12 3556, i5 3, i12 3629, i5 4, i12 3786, i5 5, i12 623, i5 6, i12 12, i5 7, i12 1801, i5 8, i12 247, i5 9, i12 3762, i5 10, i12 4092, i5 11, i12 76, i5 12, i12 3871, i5 13, i12 4085, i5 14, i12 137, i5 15, i12 3360, i5 16, i12 3217, i5 17, i12 4095, i12 0, i5 %select_ln117_125" [firmware/BDT.h:118]   --->   Operation 104 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 105 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.245ns
The critical path consists of the following:
	wire read operation ('x_5_val_read', firmware/BDT.h:86) on port 'x_5_val' (firmware/BDT.h:86) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [30]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [47]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_139', firmware/BDT.h:102) [51]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_24', firmware/BDT.h:104) [59]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_109', firmware/BDT.h:117) [84]  (0.122 ns)
	'select' operation 3 bit ('select_ln117_112', firmware/BDT.h:117) [88]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_113', firmware/BDT.h:117) [90]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_114', firmware/BDT.h:117) [92]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_115', firmware/BDT.h:117) [94]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_116', firmware/BDT.h:117) [97]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_117', firmware/BDT.h:117) [99]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_118', firmware/BDT.h:117) [101]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_119', firmware/BDT.h:117) [103]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_120', firmware/BDT.h:117) [105]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_121', firmware/BDT.h:117) [107]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_122', firmware/BDT.h:117) [109]  (0.351 ns)

 <State 2>: 1.236ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_147', firmware/BDT.h:102) [69]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_121', firmware/BDT.h:117) [110]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_124', firmware/BDT.h:117) [114]  (0.351 ns)
	'select' operation 5 bit ('select_ln117_125', firmware/BDT.h:117) [115]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [116]  (0.641 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
