#-- Synopsys, Inc.
#-- Project file C:\Users\Harald\Documents\VHDLwhiz\ads1115_reader\ads1115_demo\icecube2_icestick\ads1115_demo\ads1115_demo_syn.prj
#project files

add_file -vhdl -lib work "../top_icestick.vhd" 
add_file -vhdl -lib work "../../top.vhd" 
add_file -vhdl -lib work "../../../i2c/i2c_controller.vhd" 
add_file -vhdl -lib work "../../../ads1115_reader/ads1115_reader.vhd" 
add_file -vhdl -lib work "../../../uart/uart_src/uart_tx.vhd" 
add_file -vhdl -lib work "../../../ads1115_reader/ads1115_single.vhd" 
add_file -vhdl -lib work "../../../reset_sync/reset_sync.vhd" 
add_file -vhdl -lib work "../../../ads1115_reader/ads1115_config_pck.vhd" 
add_file -constraint -lib work "../top_icestick.sdc"
#implementation: "ads1115_demo_Implmnt"
impl -add ads1115_demo_Implmnt -type fpga

#implementation attributes
set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40
set_option -part iCE40HX1K
set_option -package TQ144
set_option -speed_grade 
set_option -part_companion ""

#compilation/mapping options

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0

# Silicon Blue iCE40
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fixgatedclocks 2
set_option -fixgeneratedclocks 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_format "edif"
project -result_file ./ads1115_demo_Implmnt/ads1115_demo.edf
project -log_file "./ads1115_demo_Implmnt/ads1115_demo.srr"
impl -active ads1115_demo_Implmnt
project -run synthesis -clean
