# Verilog-projects
This repository contains few beginner level verilog codes/projects along with their testbenches these hav been simulated and are tested it's functionality 
