/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.5
Hash     : 78ac3d3
Date     : Mar  5 2024
Type     : Engineering
Log Time   : Tue Mar  5 10:35:23 2024 GMT

INFO: Created design: asym_ram_sdp_wide_sync_read. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: asym_ram_sdp_wide_sync_read
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/asym_ram_sdp_wide_sync_read/run_1/synth_1_1/analysis/asym_ram_sdp_wide_sync_read_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/asym_ram_sdp_wide_sync_read/run_1/synth_1_1/analysis/asym_ram_sdp_wide_sync_read_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/asym_ram_sdp_wide_sync_read/run_1/synth_1_1/analysis/asym_ram_sdp_wide_sync_read_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v' to AST representation.
Generating RTLIL representation for module `\asym_ram_sdp_wide_sync_read'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top asym_ram_sdp_wide_sync_read' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \asym_ram_sdp_wide_sync_read

3.2. Analyzing design hierarchy..
Top module:  \asym_ram_sdp_wide_sync_read
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: e369645e81, CPU: user 0.03s system 0.01s, MEM: 15.50 MB peak
Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design asym_ram_sdp_wide_sync_read is analyzed
INFO: ANL: Top Modules: asym_ram_sdp_wide_sync_read

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: asym_ram_sdp_wide_sync_read
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s asym_ram_sdp_wide_sync_read.ys -l asym_ram_sdp_wide_sync_read_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s asym_ram_sdp_wide_sync_read.ys -l asym_ram_sdp_wide_sync_read_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)


-- Executing script file `asym_ram_sdp_wide_sync_read.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v' to AST representation.
Generating RTLIL representation for module `\asym_ram_sdp_wide_sync_read'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \asym_ram_sdp_wide_sync_read

3.2. Analyzing design hierarchy..
Top module:  \asym_ram_sdp_wide_sync_read
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-21.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-21.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-22.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-21.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-21.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \asym_ram_sdp_wide_sync_read

4.17.2. Analyzing design hierarchy..
Top module:  \asym_ram_sdp_wide_sync_read
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:10$2 in module asym_ram_sdp_wide_sync_read.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:0$13'.
  Set init value: \read_data = 0

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:0$13'.
Creating decoders for process `\asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:10$2'.
     1/7: $0\read_data[31:0] [31:24]
     2/7: $0\read_data[31:0] [23:16]
     3/7: $0\read_data[31:0] [15:8]
     4/7: $0\read_data[31:0] [7:0]
     5/7: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_DATA[7:0]$7
     6/7: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_ADDR[7:0]$6
     7/7: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$8

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\asym_ram_sdp_wide_sync_read.\read_data' using process `\asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:10$2'.
  created $dff cell `$procdff$31' with positive edge clock.
Creating register for signal `\asym_ram_sdp_wide_sync_read.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_ADDR' using process `\asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:10$2'.
  created $dff cell `$procdff$32' with positive edge clock.
Creating register for signal `\asym_ram_sdp_wide_sync_read.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_DATA' using process `\asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:10$2'.
  created $dff cell `$procdff$33' with positive edge clock.
Creating register for signal `\asym_ram_sdp_wide_sync_read.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN' using process `\asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:10$2'.
  created $dff cell `$procdff$34' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:0$13'.
Found and cleaned up 2 empty switches in `\asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:10$2'.
Removing empty process `asym_ram_sdp_wide_sync_read.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:10$2'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 3 unused cells and 21 unused wires.
<suppressed ~4 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module asym_ram_sdp_wide_sync_read...
Found and reported 0 problems.

4.28. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 15
   Number of wire bits:            145
   Number of public wires:           7
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 13
     $dff                            1
     $memrd_v2                       4
     $memwr_v2                       1
     $mux                            7

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
    Consolidated identical input bits for $mux cell $procmux$29:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [0]
      New connections: $0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [7:1] = { $0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [0] $0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [0] $0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [0] $0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [0] $0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [0] $0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [0] $0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:12$1_EN[7:0]$5 [0] }
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 1 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$31 ($dff) from module asym_ram_sdp_wide_sync_read (D = { $memrd$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:17$12_DATA $memrd$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:16$11_DATA $memrd$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:15$10_DATA $memrd$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:14$9_DATA }, Q = \read_data).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 4 unused cells and 1 unused wires.
<suppressed ~5 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=32, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.80. Executing DEMUXMAP pass.

4.81. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 14
   Number of wire bits:            113
   Number of public wires:           7
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  9
     $dffe                           1
     $memrd_v2                       4
     $memwr_v2                       1
     $mux                            3

4.82. Executing RS_DSP_MULTADD pass.

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing RS_DSP_MACC pass.

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 14
   Number of wire bits:            113
   Number of public wires:           7
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  9
     $dffe                           1
     $memrd_v2                       4
     $memwr_v2                       1
     $mux                            3

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 14
   Number of wire bits:            113
   Number of public wires:           7
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  9
     $dffe                           1
     $memrd_v2                       4
     $memwr_v2                       1
     $mux                            3

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing RS_DSP_SIMD pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Executing rs_pack_dsp_regs pass.

4.97. Executing RS_DSP_IO_REGS pass.

4.98. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 14
   Number of wire bits:            113
   Number of public wires:           7
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  9
     $dffe                           1
     $memrd_v2                       4
     $memwr_v2                       1
     $mux                            3

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.101. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 14
   Number of wire bits:            113
   Number of public wires:           7
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  9
     $dffe                           1
     $memrd_v2                       4
     $memwr_v2                       1
     $mux                            3

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module asym_ram_sdp_wide_sync_read:
  created 0 $alu and 0 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.112. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 14
   Number of wire bits:            113
   Number of public wires:           7
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  9
     $dffe                           1
     $memrd_v2                       4
     $memwr_v2                       1
     $mux                            3

4.113. Executing MEMORY pass.

4.113.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.113.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.113.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing asym_ram_sdp_wide_sync_read.mem write port 0.

4.113.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.113.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `\asym_ram_sdp_wide_sync_read': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem'[1] in module `\asym_ram_sdp_wide_sync_read': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem'[2] in module `\asym_ram_sdp_wide_sync_read': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem'[3] in module `\asym_ram_sdp_wide_sync_read': merging output FF to cell.
    Write port 0: non-transparent.

4.113.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 1 unused cells and 36 unused wires.
<suppressed ~2 debug messages>

4.113.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory asym_ram_sdp_wide_sync_read.mem by address:
  Merging ports 0, 1 (address { \read_addr 2'11 }).
  Merging ports 0, 2 (address { \read_addr 2'10 }).
  Merging ports 0, 3 (address { \read_addr 2'00 }).

4.113.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.113.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.113.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.114. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 10
   Number of wire bits:             81
   Number of public wires:           7
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mem_v2                         1
     $mux                            3

4.115. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory asym_ram_sdp_wide_sync_read.mem via $__RS_FACTOR_BRAM36_SDP
<suppressed ~204 debug messages>

4.119. Executing Rs_BRAM_Split pass.

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.122. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.
<suppressed ~1 debug messages>

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$26.
Removed 2 multiplexer ports.
<suppressed ~3 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 2

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~78 debug messages>

4.143. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 17
   Number of wire bits:            270
   Number of public wires:           9
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                108
     $_DFFE_PN_                     32
     $_DFFE_PP_                      1
     $_DFF_P_                        1
     $_MUX_                         73
     TDP_RAM36K                      1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.
<suppressed ~1 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.
<suppressed ~49 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.155. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 16
   Number of wire bits:            262
   Number of public wires:           9
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                         32
     $_DFFE_PN_                     32
     $_DFFE_PP_                      1
     $_DFF_P_                        1
     $_MUX_                         32
     TDP_RAM36K                      1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=32, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 14
   Number of wire bits:            227
   Number of public wires:           9
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                         32
     $_DFFE_PN_                     32
     $_DFFE_PP_                      1
     $_DFF_P_                        1
     $_MUX_                         32
     TDP_RAM36K                      1

   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  34 cells in clk=\clk, en=\read_enable, arst={ }, srst={ }
  33 cells in clk=\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk, en=!\read_enable, arst={ }, srst={ }

  #logic partitions = 3

4.182.2. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \read_enable
Extracted 33 gates and 66 wires to a netlist network with 32 inputs and 33 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.05 sec.]

4.182.3. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.182.3.1. Executing ABC.
[Time = 0.06 sec.]

4.182.4. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\read_enable
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.182.4.1. Executing ABC.
[Time = 0.04 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 232 unused wires.
<suppressed ~1 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  64 cells in clk=\clk, en=!\read_enable, arst={ }, srst={ }
  1 cells in clk=\clk, en={ }, arst={ }, srst={ }
  34 cells in clk=\clk, en=\read_enable, arst={ }, srst={ }

  #logic partitions = 3

4.192.2. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\read_enable
Extracted 64 gates and 97 wires to a netlist network with 33 inputs and 64 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.07 sec.]

4.192.3. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \read_enable
Extracted 33 gates and 66 wires to a netlist network with 32 inputs and 33 outputs (dfl=1).

4.192.3.1. Executing ABC.
[Time = 0.05 sec.]

4.192.4. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=1).

4.192.4.1. Executing ABC.
[Time = 0.04 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 232 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  33 cells in clk=\clk, en={ }, arst={ }, srst={ }
  34 cells in clk=\clk, en=\read_enable, arst={ }, srst={ }
  32 cells in clk=\clk, en=!\read_enable, arst={ }, srst={ }

  #logic partitions = 3

4.202.2. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \read_enable
Extracted 33 gates and 66 wires to a netlist network with 32 inputs and 33 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.05 sec.]

4.202.3. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=2).

4.202.3.1. Executing ABC.
[Time = 0.07 sec.]

4.202.4. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\read_enable
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=2).

4.202.4.1. Executing ABC.
[Time = 0.04 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 295 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  64 cells in clk=\clk, en=!\read_enable, arst={ }, srst={ }
  1 cells in clk=\clk, en={ }, arst={ }, srst={ }
  34 cells in clk=\clk, en=\read_enable, arst={ }, srst={ }

  #logic partitions = 3

4.212.2. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\read_enable
Extracted 64 gates and 97 wires to a netlist network with 33 inputs and 64 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212.3. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \read_enable
Extracted 33 gates and 66 wires to a netlist network with 32 inputs and 33 outputs (dfl=2).

4.212.3.1. Executing ABC.
[Time = 0.05 sec.]

4.212.4. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=2).

4.212.4.1. Executing ABC.
[Time = 0.04 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 232 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.223. Executing ABC pass (technology mapping using ABC).

4.223.1. Summary of detected clock domains:
  34 cells in clk=\clk, en=\read_enable, arst={ }, srst={ }
  33 cells in clk=\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk, en=!\read_enable, arst={ }, srst={ }

  #logic partitions = 3

4.223.2. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \read_enable
Extracted 33 gates and 66 wires to a netlist network with 32 inputs and 33 outputs (dfl=1).

4.223.2.1. Executing ABC.
[Time = 0.04 sec.]

4.223.3. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.223.3.1. Executing ABC.
[Time = 0.06 sec.]

4.223.4. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\read_enable
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.223.4.1. Executing ABC.
[Time = 0.04 sec.]

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 232 unused wires.
<suppressed ~1 debug messages>

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.233. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.234. Executing ABC pass (technology mapping using ABC).

4.234.1. Summary of detected clock domains:
  132 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.234.2. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 131 gates and 165 wires to a netlist network with 33 inputs and 66 outputs (dfl=1).

4.234.2.1. Executing ABC.
[Time = 0.06 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 198 unused wires.
<suppressed ~1 debug messages>

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.241. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1318 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [0], Q = $abc$1123$lo00).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1317 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [1], Q = $abc$1123$lo01).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1316 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [2], Q = $abc$1123$lo02).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1315 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [3], Q = $abc$1123$lo03).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1314 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [4], Q = $abc$1123$lo04).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1313 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [5], Q = $abc$1123$lo05).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1312 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [6], Q = $abc$1123$lo06).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1311 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [7], Q = $abc$1123$lo07).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1310 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [8], Q = $abc$1123$lo08).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1309 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [9], Q = $abc$1123$lo09).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1308 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [10], Q = $abc$1123$lo10).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1307 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [11], Q = $abc$1123$lo11).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1306 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [12], Q = $abc$1123$lo12).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1305 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [13], Q = $abc$1123$lo13).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1304 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [14], Q = $abc$1123$lo14).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1303 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [15], Q = $abc$1123$lo15).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1302 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [16], Q = $abc$1123$lo16).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1301 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [17], Q = $abc$1123$lo17).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1300 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [18], Q = $abc$1123$lo18).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1299 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [19], Q = $abc$1123$lo19).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1298 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [20], Q = $abc$1123$lo20).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1297 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [21], Q = $abc$1123$lo21).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1296 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [22], Q = $abc$1123$lo22).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1295 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [23], Q = $abc$1123$lo23).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1294 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [24], Q = $abc$1123$lo24).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1293 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [25], Q = $abc$1123$lo25).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1292 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [26], Q = $abc$1123$lo26).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1291 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [27], Q = $abc$1123$lo27).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1290 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [28], Q = $abc$1123$lo28).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1289 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [29], Q = $abc$1123$lo29).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1288 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [30], Q = $abc$1123$lo30).
Adding EN signal on $abc$1286$auto$blifparse.cc:362:parse_blif$1287 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [31], Q = $abc$1123$lo31).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.244. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.245. Executing ABC pass (technology mapping using ABC).

4.245.1. Summary of detected clock domains:
  132 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.245.2. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 131 gates and 164 wires to a netlist network with 33 inputs and 66 outputs (dfl=2).

4.245.2.1. Executing ABC.
[Time = 0.08 sec.]

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 199 unused wires.
<suppressed ~1 debug messages>

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.252. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1581 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [0], Q = $abc$1123$lo00).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1580 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [1], Q = $abc$1123$lo01).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1579 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [2], Q = $abc$1123$lo02).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1578 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [3], Q = $abc$1123$lo03).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1577 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [4], Q = $abc$1123$lo04).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1576 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [5], Q = $abc$1123$lo05).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1575 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [6], Q = $abc$1123$lo06).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1574 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [7], Q = $abc$1123$lo07).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1573 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [8], Q = $abc$1123$lo08).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1572 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [9], Q = $abc$1123$lo09).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1571 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [10], Q = $abc$1123$lo10).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1570 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [11], Q = $abc$1123$lo11).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1569 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [12], Q = $abc$1123$lo12).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1568 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [13], Q = $abc$1123$lo13).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1567 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [14], Q = $abc$1123$lo14).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1566 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [15], Q = $abc$1123$lo15).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1565 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [16], Q = $abc$1123$lo16).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1564 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [17], Q = $abc$1123$lo17).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1563 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [18], Q = $abc$1123$lo18).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1562 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [19], Q = $abc$1123$lo19).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1561 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [20], Q = $abc$1123$lo20).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1560 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [21], Q = $abc$1123$lo21).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1559 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [22], Q = $abc$1123$lo22).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1558 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [23], Q = $abc$1123$lo23).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1557 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [24], Q = $abc$1123$lo24).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1556 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [25], Q = $abc$1123$lo25).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1555 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [26], Q = $abc$1123$lo26).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1554 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [27], Q = $abc$1123$lo27).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1553 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [28], Q = $abc$1123$lo28).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1552 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [29], Q = $abc$1123$lo29).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1551 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [30], Q = $abc$1123$lo30).
Adding EN signal on $abc$1549$auto$blifparse.cc:362:parse_blif$1550 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [31], Q = $abc$1123$lo31).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.255. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Summary of detected clock domains:
  165 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.256.2. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 164 gates and 197 wires to a netlist network with 33 inputs and 66 outputs (dfl=2).

4.256.2.1. Executing ABC.
[Time = 0.08 sec.]

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 232 unused wires.
<suppressed ~1 debug messages>

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.263. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1877 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [0], Q = $abc$1123$lo00).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1876 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [1], Q = $abc$1123$lo01).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1875 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [2], Q = $abc$1123$lo02).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1874 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [3], Q = $abc$1123$lo03).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1873 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [4], Q = $abc$1123$lo04).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1872 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [5], Q = $abc$1123$lo05).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1871 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [6], Q = $abc$1123$lo06).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1870 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [7], Q = $abc$1123$lo07).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1869 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [8], Q = $abc$1123$lo08).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1868 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [9], Q = $abc$1123$lo09).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1867 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [10], Q = $abc$1123$lo10).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1866 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [11], Q = $abc$1123$lo11).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1865 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [12], Q = $abc$1123$lo12).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1864 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [13], Q = $abc$1123$lo13).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1863 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [14], Q = $abc$1123$lo14).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1862 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [15], Q = $abc$1123$lo15).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1861 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [16], Q = $abc$1123$lo16).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1860 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [17], Q = $abc$1123$lo17).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1859 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [18], Q = $abc$1123$lo18).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1858 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [19], Q = $abc$1123$lo19).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1857 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [20], Q = $abc$1123$lo20).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1856 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [21], Q = $abc$1123$lo21).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1855 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [22], Q = $abc$1123$lo22).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1854 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [23], Q = $abc$1123$lo23).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1853 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [24], Q = $abc$1123$lo24).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1852 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [25], Q = $abc$1123$lo25).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1851 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [26], Q = $abc$1123$lo26).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1850 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [27], Q = $abc$1123$lo27).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1849 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [28], Q = $abc$1123$lo28).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1848 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [29], Q = $abc$1123$lo29).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1847 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [30], Q = $abc$1123$lo30).
Adding EN signal on $abc$1845$auto$blifparse.cc:362:parse_blif$1846 ($_DFF_P_) from module asym_ram_sdp_wide_sync_read (D = \read_data [31], Q = $abc$1123$lo31).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.265. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.266. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.267. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.271. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.273. Executing OPT_SHARE pass.

4.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.280. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.282. Executing OPT_SHARE pass.

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.289. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.291. Executing OPT_SHARE pass.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=32, #remove=0, time=0.00 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.296. Executing BMUXMAP pass.

4.297. Executing DEMUXMAP pass.

4.298. Executing ABC pass (technology mapping using ABC).

4.298.1. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 130 wires to a netlist network with 66 inputs and 32 outputs (dfl=1).

4.298.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.20 sec. at Pass 4]{map}[36]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.54 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.54 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.55 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.53 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  66  #Luts =    32  Max Lvl =   1  Avg Lvl =   1.00  [   0.48 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.37 sec.
[Time = 5.74 sec.]

4.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.300. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.301. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.302. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.303. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.304. Executing OPT_SHARE pass.

4.305. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.306. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 130 unused wires.
<suppressed ~1 debug messages>

4.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.308. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.312. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.314. Executing OPT_SHARE pass.

4.315. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.321. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.323. Executing OPT_SHARE pass.

4.324. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=32, #remove=0, time=0.01 sec.]

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.328. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 45
   Number of wire bits:            227
   Number of public wires:           9
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $_DFFE_PN_                     32
     $_DFFE_PP_                      1
     $_DFF_P_                        1
     $lut                           32
     TDP_RAM36K                      1

4.329. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.330. Executing RS_DFFSR_CONV pass.

4.331. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 45
   Number of wire bits:            227
   Number of public wires:           9
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $_DFFE_PP0N_                   32
     $_DFFE_PP0P_                    1
     $_DFF_P_                        1
     $lut                           32
     TDP_RAM36K                      1

4.332. Executing TECHMAP pass (map to technology primitives).

4.332.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.332.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.332.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~251 debug messages>

4.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.
<suppressed ~385 debug messages>

4.334. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

4.337. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.338. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 296 unused wires.
<suppressed ~1 debug messages>

4.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.
<suppressed ~32 debug messages>

4.340. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.342. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.343. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.344. Executing OPT_SHARE pass.

4.345. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.346. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

4.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.348. Executing TECHMAP pass (map to technology primitives).

4.348.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.348.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.349. Executing ABC pass (technology mapping using ABC).

4.349.1. Extracting gate netlist of module `\asym_ram_sdp_wide_sync_read' to `<abc-temp-dir>/input.blif'..
Extracted 65 gates and 133 wires to a netlist network with 67 inputs and 33 outputs (dfl=1).

4.349.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.14 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.20 sec. at Pass 4]{map}[36]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.52 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.55 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.56 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.53 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.48 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.34 sec.
[Time = 5.39 sec.]

4.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

4.351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \asym_ram_sdp_wide_sync_read..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.353. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \asym_ram_sdp_wide_sync_read.
Performed a total of 0 changes.

4.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\asym_ram_sdp_wide_sync_read'.
Removed a total of 0 cells.

4.355. Executing OPT_SHARE pass.

4.356. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.357. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..
Removed 0 unused cells and 132 unused wires.
<suppressed ~1 debug messages>

4.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module asym_ram_sdp_wide_sync_read.

RUN-OPT ITERATIONS DONE : 1

4.359. Executing HIERARCHY pass (managing design hierarchy).

4.359.1. Analyzing design hierarchy..
Top module:  \asym_ram_sdp_wide_sync_read

4.359.2. Analyzing design hierarchy..
Top module:  \asym_ram_sdp_wide_sync_read
Removed 0 unused modules.

4.360. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \asym_ram_sdp_wide_sync_read..

4.361. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                 46
   Number of wire bits:            228
   Number of public wires:           9
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $lut                           33
     DFFRE                          34
     TDP_RAM36K                      1

4.362. Executing TECHMAP pass (map to technology primitives).

4.362.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.362.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

4.363. Printing statistics.

=== asym_ram_sdp_wide_sync_read ===

   Number of wires:                112
   Number of wire bits:            390
   Number of public wires:           9
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     DFFRE                          34
     LUT1                            1
     LUT4                           32
     TDP_RAM36K                      1

   Number of LUTs:                  33
   Number of REGs:                  34
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\asym_ram_sdp_wide_sync_read'.

6. Executing BLIF backend.
Run Script

7. Executing Verilog backend.
Dumping module `\asym_ram_sdp_wide_sync_read'.
Dumping module `\interface_asym_ram_sdp_wide_sync_read'.

8. Executing BLIF backend.

9. Executing Verilog backend.
Dumping module `\fabric_asym_ram_sdp_wide_sync_read'.

10. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: c65d806512, CPU: user 1.09s system 0.09s, MEM: 28.85 MB peak
Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (168 sec), 0% 39x read_verilog (0 sec), ...
INFO: SYN: Design asym_ram_sdp_wide_sync_read is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: asym_ram_sdp_wide_sync_read
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_asym_ram_sdp_wide_sync_read -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/asym_ram_sdp_wide_sync_read/run_1/synth_1_1/synthesis/asym_ram_sdp_wide_sync_read_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:107:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                   : ... Suggest add newline.
  107 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:22:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                 : ... Suggest add newline.
   22 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:26:21: Declaration of signal hides declaration in upper scope: 'i'
   26 |         for(integer i = 0; i<256; i=i+1) begin 
      |                     ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:35:18: Declaration of signal hides declaration in upper scope: 'i'
   35 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:45:18: Declaration of signal hides declaration in upper scope: 'i'
   45 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:55:18: Declaration of signal hides declaration in upper scope: 'i'
   55 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:65:18: Declaration of signal hides declaration in upper scope: 'i'
   65 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:74:18: Declaration of signal hides declaration in upper scope: 'i'
   74 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:92:32: Declaration of signal hides declaration in upper scope: 'cycle'
   92 |     task compare(input integer cycle);
      |                                ^~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:14: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |              ^~~~~
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:286:34: [3:4] Slice range has ascending bit ordering, perhaps you wanted [4:3]
                                                                                                                                                                                         : ... note: In instance 'co_sim_asym_ram_sdp_wide_sync_read.netlist.mem__02e0__02e0'
  286 |       find_b_write_index = ADDR_B[15-B_WRITE_ADDR_WIDTH:14-RAM_ADDR_WIDTH]; 
      |                                  ^
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:296:33: [3:4] Slice range has ascending bit ordering, perhaps you wanted [4:3]
                                                                                                                                                                                         : ... note: In instance 'co_sim_asym_ram_sdp_wide_sync_read.netlist.mem__02e0__02e0'
  296 |       find_b_read_index = ADDR_B[15-B_READ_ADDR_WIDTH:14-RAM_ADDR_WIDTH]; 
      |                                 ^
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:37:20: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   37 |         write_addr <= $urandom_range(128,255); read_addr <= $urandom_range(0,31); write_enable <=1'b1; write_data<= $random;
      |                    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:37:58: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   37 |         write_addr <= $urandom_range(128,255); read_addr <= $urandom_range(0,31); write_enable <=1'b1; write_data<= $random;
      |                                                          ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:37:96: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   37 |         write_addr <= $urandom_range(128,255); read_addr <= $urandom_range(0,31); write_enable <=1'b1; write_data<= $random;
      |                                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:37:114: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   37 |         write_addr <= $urandom_range(128,255); read_addr <= $urandom_range(0,31); write_enable <=1'b1; write_data<= $random;
      |                                                                                                                  ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:47:19: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   47 |         read_addr <= $urandom_range(32,63); write_addr <= $urandom_range(0,127); read_enable<=1;
      |                   ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:47:56: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   47 |         read_addr <= $urandom_range(32,63); write_addr <= $urandom_range(0,127); read_enable<=1;
      |                                                        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:47:93: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   47 |         read_addr <= $urandom_range(32,63); write_addr <= $urandom_range(0,127); read_enable<=1;
      |                                                                                             ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:57:20: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   57 |         write_addr <= $urandom_range(0,255); write_enable <=$random; write_data<= $random; read_enable<=0;
      |                    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:57:59: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   57 |         write_addr <= $urandom_range(0,255); write_enable <=$random; write_data<= $random; read_enable<=0;
      |                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:57:80: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   57 |         write_addr <= $urandom_range(0,255); write_enable <=$random; write_data<= $random; read_enable<=0;
      |                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:57:103: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   57 |         write_addr <= $urandom_range(0,255); write_enable <=$random; write_data<= $random; read_enable<=0;
      |                                                                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:67:19: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   67 |         read_addr <= $urandom_range(0,63); read_enable<=$random; write_enable <=0;
      |                   ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:67:55: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   67 |         read_addr <= $urandom_range(0,63); read_enable<=$random; write_enable <=0;
      |                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:67:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   67 |         read_addr <= $urandom_range(0,63); read_enable<=$random; write_enable <=0;
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:20: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:59: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:80: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:102: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                                      ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:139: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                                                                           ^~
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:88:34: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                          : ... This will be executed as a blocking assignment '='!
   88 |             RAM_PARITY[g_p][h_p] <= INIT_PARITY[f_p];
      |                                  ^~
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:139:24: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
  139 |         RAM_DATA[g][h] <= INIT[f];
      |                        ^~
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:165:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  165 |       collision_a_address = a_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:166:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  166 |       collision_a_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:168:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  168 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:180:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  180 |       collision_b_address = b_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:181:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  181 |       collision_b_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:183:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  183 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:226:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  226 |       collision_a_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:230:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  230 |       collision_a_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  237 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:243:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  243 |       collision_b_write_flag = 0;   
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:247:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  247 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:254:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  254 |       collision_b_read_flag = 0;
      |                             ^
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:121:39: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  121 |               RAM_PARITY[b_addr][k_p] <= WPARITY_B[k_p-(find_b_write_index(ADDR_B)*B_PARITY_WRITE_WIDTH)];
      |                                       ^~
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:179:29: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  179 |         RAM_DATA[b_addr][k] <= WDATA_B[k-(find_b_write_index(ADDR_B)*B_DATA_WRITE_WIDTH)];
      |                             ^~
%Error: Exiting due to 2 error(s)
ERROR: SGT: Design asym_ram_sdp_wide_sync_read simulation compilation failed!

ERROR: SGT: Design asym_ram_sdp_wide_sync_read simulation failed!

Design asym_ram_sdp_wide_sync_read simulation compilation failed!
Design asym_ram_sdp_wide_sync_read simulation failed!

    while executing
"simulate gate verilator"
    (file "../raptor_tcl.tcl" line 28)
