ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"TFTSHIELD_1_SPIM_1.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	TFTSHIELD_1_SPIM_1_txBuffer
  19              		.bss
  20              		.align	2
  21              		.type	TFTSHIELD_1_SPIM_1_txBuffer, %object
  22              		.size	TFTSHIELD_1_SPIM_1_txBuffer, 8
  23              	TFTSHIELD_1_SPIM_1_txBuffer:
  24 0000 00000000 		.space	8
  24      00000000 
  25              		.comm	TFTSHIELD_1_SPIM_1_txBufferFull,1,1
  26              		.comm	TFTSHIELD_1_SPIM_1_txBufferRead,1,1
  27              		.comm	TFTSHIELD_1_SPIM_1_txBufferWrite,1,1
  28              		.global	TFTSHIELD_1_SPIM_1_rxBuffer
  29              		.align	2
  30              		.type	TFTSHIELD_1_SPIM_1_rxBuffer, %object
  31              		.size	TFTSHIELD_1_SPIM_1_rxBuffer, 8
  32              	TFTSHIELD_1_SPIM_1_rxBuffer:
  33 0008 00000000 		.space	8
  33      00000000 
  34              		.comm	TFTSHIELD_1_SPIM_1_rxBufferFull,1,1
  35              		.comm	TFTSHIELD_1_SPIM_1_rxBufferRead,1,1
  36              		.comm	TFTSHIELD_1_SPIM_1_rxBufferWrite,1,1
  37              		.global	TFTSHIELD_1_SPIM_1_initVar
  38              		.type	TFTSHIELD_1_SPIM_1_initVar, %object
  39              		.size	TFTSHIELD_1_SPIM_1_initVar, 1
  40              	TFTSHIELD_1_SPIM_1_initVar:
  41 0010 00       		.space	1
  42              		.comm	TFTSHIELD_1_SPIM_1_swStatusTx,1,1
  43              		.comm	TFTSHIELD_1_SPIM_1_swStatusRx,1,1
  44 0011 000000   		.section	.text.TFTSHIELD_1_SPIM_1_Init,"ax",%progbits
  45              		.align	2
  46              		.global	TFTSHIELD_1_SPIM_1_Init
  47              		.thumb
  48              		.thumb_func
  49              		.type	TFTSHIELD_1_SPIM_1_Init, %function
  50              	TFTSHIELD_1_SPIM_1_Init:
  51              	.LFB0:
  52              		.file 1 ".\\Generated_Source\\PSoC5\\TFTSHIELD_1_SPIM_1.c"
   1:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * File Name: TFTSHIELD_1_SPIM_1.c
   3:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Version 2.40
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 2


   4:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
   5:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Description:
   6:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  This file provides all API functionality of the SPI Master component.
   7:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
   8:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Note:
   9:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
  10:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  11:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  18:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #include "TFTSHIELD_1_SPIM_1_PVT.h"
  19:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  20:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
  21:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_txBuffer[TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE] = {0u};
  22:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_txBufferFull;
  23:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_txBufferRead;
  24:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_txBufferWrite;
  25:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
  26:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  27:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
  28:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_rxBuffer[TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE] = {0u};
  29:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_rxBufferFull;
  30:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_rxBufferRead;
  31:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_rxBufferWrite;
  32:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
  33:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  34:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_initVar = 0u;
  35:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  36:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** volatile uint8 TFTSHIELD_1_SPIM_1_swStatusTx;
  37:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** volatile uint8 TFTSHIELD_1_SPIM_1_swStatusRx;
  38:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  39:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  40:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
  41:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_Init
  42:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
  43:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  44:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
  45:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Inits/Restores default SPIM configuration provided with customizer.
  46:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  47:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
  48:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
  49:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  50:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
  51:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
  52:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  53:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
  54:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  When this function is called it initializes all of the necessary parameters
  55:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  for execution. i.e. setting the initial interrupt mask, configuring the
  56:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  interrupt service routine, configuring the bit-counter parameters and
  57:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  clearing the FIFO and Status Register.
  58:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  59:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
  60:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 3


  61:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  62:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
  63:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_Init(void) 
  64:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
  53              		.loc 1 64 0
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 1, uses_anonymous_args = 0
  57 0000 80B5     		push	{r7, lr}
  58              	.LCFI0:
  59              		.cfi_def_cfa_offset 8
  60              		.cfi_offset 7, -8
  61              		.cfi_offset 14, -4
  62 0002 00AF     		add	r7, sp, #0
  63              	.LCFI1:
  64              		.cfi_def_cfa_register 7
  65:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Initialize the Bit counter */
  66:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_COUNTER_PERIOD_REG = TFTSHIELD_1_SPIM_1_BITCTR_INIT;
  65              		.loc 1 66 0
  66 0004 46F28D43 		movw	r3, #25741
  67 0008 C4F20003 		movt	r3, 16384
  68 000c 4FF00F02 		mov	r2, #15
  69 0010 1A70     		strb	r2, [r3, #0]
  67:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  68:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Init TX ISR  */
  69:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED)
  70:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntDisable         (TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER);
  70              		.loc 1 70 0
  71 0012 4EF28013 		movw	r3, #57728
  72 0016 CEF20003 		movt	r3, 57344
  73 001a 4FF00202 		mov	r2, #2
  74 001e 1A60     		str	r2, [r3, #0]
  71:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntSetPriority     (TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER,  TFTSHIELD_1_SPIM_1_TX_ISR_PRIORITY
  75              		.loc 1 71 0
  76 0020 4FF00100 		mov	r0, #1
  77 0024 4FF00701 		mov	r1, #7
  78 0028 FFF7FEFF 		bl	CyIntSetPriority
  72:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         (void) CyIntSetVector(TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER, &TFTSHIELD_1_SPIM_1_TX_ISR);
  79              		.loc 1 72 0
  80 002c 4FF00100 		mov	r0, #1
  81 0030 40F20001 		movw	r1, #:lower16:TFTSHIELD_1_SPIM_1_TX_ISR
  82 0034 C0F20001 		movt	r1, #:upper16:TFTSHIELD_1_SPIM_1_TX_ISR
  83 0038 FFF7FEFF 		bl	CyIntSetVector
  73:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED) */
  74:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  75:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Init RX ISR  */
  76:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED)
  77:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntDisable         (TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER);
  84              		.loc 1 77 0
  85 003c 4EF28013 		movw	r3, #57728
  86 0040 CEF20003 		movt	r3, 57344
  87 0044 4FF00102 		mov	r2, #1
  88 0048 1A60     		str	r2, [r3, #0]
  78:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntSetPriority     (TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER,  TFTSHIELD_1_SPIM_1_RX_ISR_PRIORITY
  89              		.loc 1 78 0
  90 004a 4FF00000 		mov	r0, #0
  91 004e 4FF00701 		mov	r1, #7
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 4


  92 0052 FFF7FEFF 		bl	CyIntSetPriority
  79:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         (void) CyIntSetVector(TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER, &TFTSHIELD_1_SPIM_1_RX_ISR);
  93              		.loc 1 79 0
  94 0056 4FF00000 		mov	r0, #0
  95 005a 40F20001 		movw	r1, #:lower16:TFTSHIELD_1_SPIM_1_RX_ISR
  96 005e C0F20001 		movt	r1, #:upper16:TFTSHIELD_1_SPIM_1_RX_ISR
  97 0062 FFF7FEFF 		bl	CyIntSetVector
  80:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED) */
  81:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  82:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear any stray data from the RX and TX FIFO */
  83:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_ClearFIFO();
  98              		.loc 1 83 0
  99 0066 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_ClearFIFO
  84:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  85:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
  86:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferFull  = 0u;
 100              		.loc 1 86 0
 101 006a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferFull
 102 006e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferFull
 103 0072 4FF00002 		mov	r2, #0
 104 0076 1A70     		strb	r2, [r3, #0]
  87:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferRead  = 0u;
 105              		.loc 1 87 0
 106 0078 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 107 007c C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 108 0080 4FF00002 		mov	r2, #0
 109 0084 1A70     		strb	r2, [r3, #0]
  88:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferWrite = 0u;
 110              		.loc 1 88 0
 111 0086 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 112 008a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 113 008e 4FF00002 		mov	r2, #0
 114 0092 1A70     		strb	r2, [r3, #0]
  89:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
  90:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  91:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
  92:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferFull  = 0u;
 115              		.loc 1 92 0
 116 0094 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferFull
 117 0098 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferFull
 118 009c 4FF00002 		mov	r2, #0
 119 00a0 1A70     		strb	r2, [r3, #0]
  93:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferRead  = 0u;
 120              		.loc 1 93 0
 121 00a2 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 122 00a6 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 123 00aa 4FF00002 		mov	r2, #0
 124 00ae 1A70     		strb	r2, [r3, #0]
  94:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferWrite = 0u;
 125              		.loc 1 94 0
 126 00b0 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 127 00b4 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 128 00b8 4FF00002 		mov	r2, #0
 129 00bc 1A70     		strb	r2, [r3, #0]
  95:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
  96:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  97:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     (void) TFTSHIELD_1_SPIM_1_ReadTxStatus(); /* Clear Tx status and swStatusTx */
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 5


 130              		.loc 1 97 0
 131 00be FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_ReadTxStatus
  98:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     (void) TFTSHIELD_1_SPIM_1_ReadRxStatus(); /* Clear Rx status and swStatusRx */
 132              		.loc 1 98 0
 133 00c2 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_ReadRxStatus
  99:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 100:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Configure TX and RX interrupt mask */
 101:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG = TFTSHIELD_1_SPIM_1_TX_INIT_INTERRUPTS_MASK;
 134              		.loc 1 101 0
 135 00c6 46F28E43 		movw	r3, #25742
 136 00ca C4F20003 		movt	r3, 16384
 137 00ce 4FF00002 		mov	r2, #0
 138 00d2 1A70     		strb	r2, [r3, #0]
 102:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_MASK_REG = TFTSHIELD_1_SPIM_1_RX_INIT_INTERRUPTS_MASK;
 139              		.loc 1 102 0
 140 00d4 46F28C43 		movw	r3, #25740
 141 00d8 C4F20003 		movt	r3, 16384
 142 00dc 4FF02002 		mov	r2, #32
 143 00e0 1A70     		strb	r2, [r3, #0]
 103:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 144              		.loc 1 103 0
 145 00e2 80BD     		pop	{r7, pc}
 146              		.cfi_endproc
 147              	.LFE0:
 148              		.size	TFTSHIELD_1_SPIM_1_Init, .-TFTSHIELD_1_SPIM_1_Init
 149              		.section	.text.TFTSHIELD_1_SPIM_1_Enable,"ax",%progbits
 150              		.align	2
 151              		.global	TFTSHIELD_1_SPIM_1_Enable
 152              		.thumb
 153              		.thumb_func
 154              		.type	TFTSHIELD_1_SPIM_1_Enable, %function
 155              	TFTSHIELD_1_SPIM_1_Enable:
 156              	.LFB1:
 104:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 105:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 106:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 107:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_Enable
 108:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 109:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 110:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 111:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable SPIM component.
 112:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 113:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 114:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 115:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 116:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 117:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 118:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 119:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 120:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_Enable(void) 
 121:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 157              		.loc 1 121 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 8
 160              		@ frame_needed = 1, uses_anonymous_args = 0
 161 0000 80B5     		push	{r7, lr}
 162              	.LCFI2:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 6


 163              		.cfi_def_cfa_offset 8
 164              		.cfi_offset 7, -8
 165              		.cfi_offset 14, -4
 166 0002 82B0     		sub	sp, sp, #8
 167              	.LCFI3:
 168              		.cfi_def_cfa_offset 16
 169 0004 00AF     		add	r7, sp, #0
 170              	.LCFI4:
 171              		.cfi_def_cfa_register 7
 122:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 enableInterrupts;
 123:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 124:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 172              		.loc 1 124 0
 173 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 174 000a 0346     		mov	r3, r0
 175 000c FB71     		strb	r3, [r7, #7]
 125:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_COUNTER_CONTROL_REG |= TFTSHIELD_1_SPIM_1_CNTR_ENABLE;
 176              		.loc 1 125 0
 177 000e 46F29D43 		movw	r3, #25757
 178 0012 C4F20003 		movt	r3, 16384
 179 0016 46F29D42 		movw	r2, #25757
 180 001a C4F20002 		movt	r2, 16384
 181 001e 1278     		ldrb	r2, [r2, #0]
 182 0020 D2B2     		uxtb	r2, r2
 183 0022 42F02002 		orr	r2, r2, #32
 184 0026 D2B2     		uxtb	r2, r2
 185 0028 1A70     		strb	r2, [r3, #0]
 126:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_ACTL_REG  |= TFTSHIELD_1_SPIM_1_INT_ENABLE;
 186              		.loc 1 126 0
 187 002a 46F29E43 		movw	r3, #25758
 188 002e C4F20003 		movt	r3, 16384
 189 0032 46F29E42 		movw	r2, #25758
 190 0036 C4F20002 		movt	r2, 16384
 191 003a 1278     		ldrb	r2, [r2, #0]
 192 003c D2B2     		uxtb	r2, r2
 193 003e 42F01002 		orr	r2, r2, #16
 194 0042 D2B2     		uxtb	r2, r2
 195 0044 1A70     		strb	r2, [r3, #0]
 127:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_ACTL_REG  |= TFTSHIELD_1_SPIM_1_INT_ENABLE;
 196              		.loc 1 127 0
 197 0046 46F29C43 		movw	r3, #25756
 198 004a C4F20003 		movt	r3, 16384
 199 004e 46F29C42 		movw	r2, #25756
 200 0052 C4F20002 		movt	r2, 16384
 201 0056 1278     		ldrb	r2, [r2, #0]
 202 0058 D2B2     		uxtb	r2, r2
 203 005a 42F01002 		orr	r2, r2, #16
 204 005e D2B2     		uxtb	r2, r2
 205 0060 1A70     		strb	r2, [r3, #0]
 128:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
 206              		.loc 1 128 0
 207 0062 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 208 0064 1846     		mov	r0, r3
 209 0066 FFF7FEFF 		bl	CyExitCriticalSection
 129:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 130:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_CLOCK)
 131:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_IntClock_Enable();
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 7


 132:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_CLOCK) */
 133:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 134:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_EnableTxInt();
 210              		.loc 1 134 0
 211 006a FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableTxInt
 135:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_EnableRxInt();
 212              		.loc 1 135 0
 213 006e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableRxInt
 136:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 214              		.loc 1 136 0
 215 0072 07F10807 		add	r7, r7, #8
 216 0076 BD46     		mov	sp, r7
 217 0078 80BD     		pop	{r7, pc}
 218              		.cfi_endproc
 219              	.LFE1:
 220              		.size	TFTSHIELD_1_SPIM_1_Enable, .-TFTSHIELD_1_SPIM_1_Enable
 221              		.section	.text.TFTSHIELD_1_SPIM_1_Start,"ax",%progbits
 222              		.align	2
 223              		.global	TFTSHIELD_1_SPIM_1_Start
 224              		.thumb
 225              		.thumb_func
 226              		.type	TFTSHIELD_1_SPIM_1_Start, %function
 227              	TFTSHIELD_1_SPIM_1_Start:
 228              	.LFB2:
 137:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 138:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 139:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 140:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_Start
 141:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 142:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 143:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 144:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Initialize and Enable the SPI Master component.
 145:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 146:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 147:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 148:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 149:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 150:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 151:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 152:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 153:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_initVar - used to check initial configuration, modified on
 154:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  first function call.
 155:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 156:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 157:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable the clock input to enable operation.
 158:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 159:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 160:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 161:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 162:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 163:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_Start(void) 
 164:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 229              		.loc 1 164 0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 1, uses_anonymous_args = 0
 233 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 8


 234              	.LCFI5:
 235              		.cfi_def_cfa_offset 8
 236              		.cfi_offset 7, -8
 237              		.cfi_offset 14, -4
 238 0002 00AF     		add	r7, sp, #0
 239              	.LCFI6:
 240              		.cfi_def_cfa_register 7
 165:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     if(0u == TFTSHIELD_1_SPIM_1_initVar)
 241              		.loc 1 165 0
 242 0004 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_initVar
 243 0008 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_initVar
 244 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 245 000e 002B     		cmp	r3, #0
 246 0010 08D1     		bne	.L4
 166:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 167:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_Init();
 247              		.loc 1 167 0
 248 0012 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_Init
 168:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_initVar = 1u;
 249              		.loc 1 168 0
 250 0016 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_initVar
 251 001a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_initVar
 252 001e 4FF00102 		mov	r2, #1
 253 0022 1A70     		strb	r2, [r3, #0]
 254              	.L4:
 169:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 170:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 171:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_Enable();
 255              		.loc 1 171 0
 256 0024 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_Enable
 172:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 257              		.loc 1 172 0
 258 0028 80BD     		pop	{r7, pc}
 259              		.cfi_endproc
 260              	.LFE2:
 261              		.size	TFTSHIELD_1_SPIM_1_Start, .-TFTSHIELD_1_SPIM_1_Start
 262 002a 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_Stop,"ax",%progbits
 263              		.align	2
 264              		.global	TFTSHIELD_1_SPIM_1_Stop
 265              		.thumb
 266              		.thumb_func
 267              		.type	TFTSHIELD_1_SPIM_1_Stop, %function
 268              	TFTSHIELD_1_SPIM_1_Stop:
 269              	.LFB3:
 173:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 174:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 175:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 176:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_Stop
 177:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 178:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 179:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 180:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the SPI Master component.
 181:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 182:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 183:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 184:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 185:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 9


 186:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 187:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 188:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 189:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the clock input to enable operation.
 190:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 191:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 192:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_Stop(void) 
 193:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 270              		.loc 1 193 0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 8
 273              		@ frame_needed = 1, uses_anonymous_args = 0
 274 0000 80B5     		push	{r7, lr}
 275              	.LCFI7:
 276              		.cfi_def_cfa_offset 8
 277              		.cfi_offset 7, -8
 278              		.cfi_offset 14, -4
 279 0002 82B0     		sub	sp, sp, #8
 280              	.LCFI8:
 281              		.cfi_def_cfa_offset 16
 282 0004 00AF     		add	r7, sp, #0
 283              	.LCFI9:
 284              		.cfi_def_cfa_register 7
 194:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 enableInterrupts;
 195:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 196:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 285              		.loc 1 196 0
 286 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 287 000a 0346     		mov	r3, r0
 288 000c FB71     		strb	r3, [r7, #7]
 197:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_ACTL_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_INT_ENABLE);
 289              		.loc 1 197 0
 290 000e 46F29E43 		movw	r3, #25758
 291 0012 C4F20003 		movt	r3, 16384
 292 0016 46F29E42 		movw	r2, #25758
 293 001a C4F20002 		movt	r2, 16384
 294 001e 1278     		ldrb	r2, [r2, #0]
 295 0020 D2B2     		uxtb	r2, r2
 296 0022 22F01002 		bic	r2, r2, #16
 297 0026 D2B2     		uxtb	r2, r2
 298 0028 1A70     		strb	r2, [r3, #0]
 198:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_ACTL_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_INT_ENABLE);
 299              		.loc 1 198 0
 300 002a 46F29C43 		movw	r3, #25756
 301 002e C4F20003 		movt	r3, 16384
 302 0032 46F29C42 		movw	r2, #25756
 303 0036 C4F20002 		movt	r2, 16384
 304 003a 1278     		ldrb	r2, [r2, #0]
 305 003c D2B2     		uxtb	r2, r2
 306 003e 22F01002 		bic	r2, r2, #16
 307 0042 D2B2     		uxtb	r2, r2
 308 0044 1A70     		strb	r2, [r3, #0]
 199:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
 309              		.loc 1 199 0
 310 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 311 0048 1846     		mov	r0, r3
 312 004a FFF7FEFF 		bl	CyExitCriticalSection
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 10


 200:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 201:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_CLOCK)
 202:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_IntClock_Disable();
 203:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_CLOCK) */
 204:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 205:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_DisableTxInt();
 313              		.loc 1 205 0
 314 004e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableTxInt
 206:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_DisableRxInt();
 315              		.loc 1 206 0
 316 0052 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableRxInt
 207:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 317              		.loc 1 207 0
 318 0056 07F10807 		add	r7, r7, #8
 319 005a BD46     		mov	sp, r7
 320 005c 80BD     		pop	{r7, pc}
 321              		.cfi_endproc
 322              	.LFE3:
 323              		.size	TFTSHIELD_1_SPIM_1_Stop, .-TFTSHIELD_1_SPIM_1_Stop
 324 005e 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_EnableTxInt,"ax",%progbits
 325              		.align	2
 326              		.global	TFTSHIELD_1_SPIM_1_EnableTxInt
 327              		.thumb
 328              		.thumb_func
 329              		.type	TFTSHIELD_1_SPIM_1_EnableTxInt, %function
 330              	TFTSHIELD_1_SPIM_1_EnableTxInt:
 331              	.LFB4:
 208:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 209:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 210:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 211:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_EnableTxInt
 212:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 213:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 214:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 215:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable internal Tx interrupt generation.
 216:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 217:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 218:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 219:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 220:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 221:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 222:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 223:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 224:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable the internal Tx interrupt output -or- the interrupt component itself.
 225:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 226:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 227:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_EnableTxInt(void) 
 228:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 332              		.loc 1 228 0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 0
 335              		@ frame_needed = 1, uses_anonymous_args = 0
 336              		@ link register save eliminated.
 337 0000 80B4     		push	{r7}
 338              	.LCFI10:
 339              		.cfi_def_cfa_offset 4
 340              		.cfi_offset 7, -4
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 11


 341 0002 00AF     		add	r7, sp, #0
 342              	.LCFI11:
 343              		.cfi_def_cfa_register 7
 229:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED)
 230:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntEnable(TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER);
 344              		.loc 1 230 0
 345 0004 4FF46143 		mov	r3, #57600
 346 0008 CEF20003 		movt	r3, 57344
 347 000c 4FF00202 		mov	r2, #2
 348 0010 1A60     		str	r2, [r3, #0]
 231:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED) */
 232:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 349              		.loc 1 232 0
 350 0012 BD46     		mov	sp, r7
 351 0014 80BC     		pop	{r7}
 352 0016 7047     		bx	lr
 353              		.cfi_endproc
 354              	.LFE4:
 355              		.size	TFTSHIELD_1_SPIM_1_EnableTxInt, .-TFTSHIELD_1_SPIM_1_EnableTxInt
 356              		.section	.text.TFTSHIELD_1_SPIM_1_EnableRxInt,"ax",%progbits
 357              		.align	2
 358              		.global	TFTSHIELD_1_SPIM_1_EnableRxInt
 359              		.thumb
 360              		.thumb_func
 361              		.type	TFTSHIELD_1_SPIM_1_EnableRxInt, %function
 362              	TFTSHIELD_1_SPIM_1_EnableRxInt:
 363              	.LFB5:
 233:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 234:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 235:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 236:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_EnableRxInt
 237:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 238:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 239:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 240:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable internal Rx interrupt generation.
 241:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 242:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 243:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 244:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 245:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 246:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 247:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 248:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 249:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable the internal Rx interrupt output -or- the interrupt component itself.
 250:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 251:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 252:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_EnableRxInt(void) 
 253:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 364              		.loc 1 253 0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 1, uses_anonymous_args = 0
 368              		@ link register save eliminated.
 369 0000 80B4     		push	{r7}
 370              	.LCFI12:
 371              		.cfi_def_cfa_offset 4
 372              		.cfi_offset 7, -4
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 12


 373 0002 00AF     		add	r7, sp, #0
 374              	.LCFI13:
 375              		.cfi_def_cfa_register 7
 254:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED)
 255:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntEnable(TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER);
 376              		.loc 1 255 0
 377 0004 4FF46143 		mov	r3, #57600
 378 0008 CEF20003 		movt	r3, 57344
 379 000c 4FF00102 		mov	r2, #1
 380 0010 1A60     		str	r2, [r3, #0]
 256:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED) */
 257:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 381              		.loc 1 257 0
 382 0012 BD46     		mov	sp, r7
 383 0014 80BC     		pop	{r7}
 384 0016 7047     		bx	lr
 385              		.cfi_endproc
 386              	.LFE5:
 387              		.size	TFTSHIELD_1_SPIM_1_EnableRxInt, .-TFTSHIELD_1_SPIM_1_EnableRxInt
 388              		.section	.text.TFTSHIELD_1_SPIM_1_DisableTxInt,"ax",%progbits
 389              		.align	2
 390              		.global	TFTSHIELD_1_SPIM_1_DisableTxInt
 391              		.thumb
 392              		.thumb_func
 393              		.type	TFTSHIELD_1_SPIM_1_DisableTxInt, %function
 394              	TFTSHIELD_1_SPIM_1_DisableTxInt:
 395              	.LFB6:
 258:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 259:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 260:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 261:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_DisableTxInt
 262:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 263:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 264:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 265:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable internal Tx interrupt generation.
 266:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 267:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 268:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 269:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 270:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 271:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 272:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 273:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 274:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the internal Tx interrupt output -or- the interrupt component itself.
 275:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 276:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 277:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_DisableTxInt(void) 
 278:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 396              		.loc 1 278 0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 1, uses_anonymous_args = 0
 400              		@ link register save eliminated.
 401 0000 80B4     		push	{r7}
 402              	.LCFI14:
 403              		.cfi_def_cfa_offset 4
 404              		.cfi_offset 7, -4
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 13


 405 0002 00AF     		add	r7, sp, #0
 406              	.LCFI15:
 407              		.cfi_def_cfa_register 7
 279:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED)
 280:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntDisable(TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER);
 408              		.loc 1 280 0
 409 0004 4EF28013 		movw	r3, #57728
 410 0008 CEF20003 		movt	r3, 57344
 411 000c 4FF00202 		mov	r2, #2
 412 0010 1A60     		str	r2, [r3, #0]
 281:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED) */
 282:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 413              		.loc 1 282 0
 414 0012 BD46     		mov	sp, r7
 415 0014 80BC     		pop	{r7}
 416 0016 7047     		bx	lr
 417              		.cfi_endproc
 418              	.LFE6:
 419              		.size	TFTSHIELD_1_SPIM_1_DisableTxInt, .-TFTSHIELD_1_SPIM_1_DisableTxInt
 420              		.section	.text.TFTSHIELD_1_SPIM_1_DisableRxInt,"ax",%progbits
 421              		.align	2
 422              		.global	TFTSHIELD_1_SPIM_1_DisableRxInt
 423              		.thumb
 424              		.thumb_func
 425              		.type	TFTSHIELD_1_SPIM_1_DisableRxInt, %function
 426              	TFTSHIELD_1_SPIM_1_DisableRxInt:
 427              	.LFB7:
 283:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 284:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 285:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 286:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_DisableRxInt
 287:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 288:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 289:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 290:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable internal Rx interrupt generation.
 291:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 292:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 293:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 294:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 295:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 296:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 297:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 298:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 299:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the internal Rx interrupt output -or- the interrupt component itself.
 300:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 301:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 302:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_DisableRxInt(void) 
 303:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 428              		.loc 1 303 0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 1, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 433 0000 80B4     		push	{r7}
 434              	.LCFI16:
 435              		.cfi_def_cfa_offset 4
 436              		.cfi_offset 7, -4
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 14


 437 0002 00AF     		add	r7, sp, #0
 438              	.LCFI17:
 439              		.cfi_def_cfa_register 7
 304:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED)
 305:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntDisable(TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER);
 440              		.loc 1 305 0
 441 0004 4EF28013 		movw	r3, #57728
 442 0008 CEF20003 		movt	r3, 57344
 443 000c 4FF00102 		mov	r2, #1
 444 0010 1A60     		str	r2, [r3, #0]
 306:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED) */
 307:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 445              		.loc 1 307 0
 446 0012 BD46     		mov	sp, r7
 447 0014 80BC     		pop	{r7}
 448 0016 7047     		bx	lr
 449              		.cfi_endproc
 450              	.LFE7:
 451              		.size	TFTSHIELD_1_SPIM_1_DisableRxInt, .-TFTSHIELD_1_SPIM_1_DisableRxInt
 452              		.section	.text.TFTSHIELD_1_SPIM_1_SetTxInterruptMode,"ax",%progbits
 453              		.align	2
 454              		.global	TFTSHIELD_1_SPIM_1_SetTxInterruptMode
 455              		.thumb
 456              		.thumb_func
 457              		.type	TFTSHIELD_1_SPIM_1_SetTxInterruptMode, %function
 458              	TFTSHIELD_1_SPIM_1_SetTxInterruptMode:
 459              	.LFB8:
 308:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 309:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 310:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 311:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_SetTxInterruptMode
 312:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 313:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 314:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 315:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
 316:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 317:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 318:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
 319:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  header file).
 320:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 321:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 322:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 323:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 324:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 325:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
 326:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 327:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 328:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_SetTxInterruptMode(uint8 intSrc) 
 329:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 460              		.loc 1 329 0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 8
 463              		@ frame_needed = 1, uses_anonymous_args = 0
 464              		@ link register save eliminated.
 465 0000 80B4     		push	{r7}
 466              	.LCFI18:
 467              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 15


 468              		.cfi_offset 7, -4
 469 0002 83B0     		sub	sp, sp, #12
 470              	.LCFI19:
 471              		.cfi_def_cfa_offset 16
 472 0004 00AF     		add	r7, sp, #0
 473              	.LCFI20:
 474              		.cfi_def_cfa_register 7
 475 0006 0346     		mov	r3, r0
 476 0008 FB71     		strb	r3, [r7, #7]
 330:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG = intSrc;
 477              		.loc 1 330 0
 478 000a 46F28E43 		movw	r3, #25742
 479 000e C4F20003 		movt	r3, 16384
 480 0012 FA79     		ldrb	r2, [r7, #7]
 481 0014 1A70     		strb	r2, [r3, #0]
 331:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 482              		.loc 1 331 0
 483 0016 07F10C07 		add	r7, r7, #12
 484 001a BD46     		mov	sp, r7
 485 001c 80BC     		pop	{r7}
 486 001e 7047     		bx	lr
 487              		.cfi_endproc
 488              	.LFE8:
 489              		.size	TFTSHIELD_1_SPIM_1_SetTxInterruptMode, .-TFTSHIELD_1_SPIM_1_SetTxInterruptMode
 490              		.section	.text.TFTSHIELD_1_SPIM_1_SetRxInterruptMode,"ax",%progbits
 491              		.align	2
 492              		.global	TFTSHIELD_1_SPIM_1_SetRxInterruptMode
 493              		.thumb
 494              		.thumb_func
 495              		.type	TFTSHIELD_1_SPIM_1_SetRxInterruptMode, %function
 496              	TFTSHIELD_1_SPIM_1_SetRxInterruptMode:
 497              	.LFB9:
 332:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 333:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 334:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 335:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_SetRxInterruptMode
 336:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 337:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 338:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 339:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
 340:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 341:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 342:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
 343:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  header file).
 344:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 345:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 346:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 347:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 348:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 349:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
 350:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 351:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 352:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_SetRxInterruptMode(uint8 intSrc) 
 353:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 498              		.loc 1 353 0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 16


 501              		@ frame_needed = 1, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 503 0000 80B4     		push	{r7}
 504              	.LCFI21:
 505              		.cfi_def_cfa_offset 4
 506              		.cfi_offset 7, -4
 507 0002 83B0     		sub	sp, sp, #12
 508              	.LCFI22:
 509              		.cfi_def_cfa_offset 16
 510 0004 00AF     		add	r7, sp, #0
 511              	.LCFI23:
 512              		.cfi_def_cfa_register 7
 513 0006 0346     		mov	r3, r0
 514 0008 FB71     		strb	r3, [r7, #7]
 354:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_MASK_REG  = intSrc;
 515              		.loc 1 354 0
 516 000a 46F28C43 		movw	r3, #25740
 517 000e C4F20003 		movt	r3, 16384
 518 0012 FA79     		ldrb	r2, [r7, #7]
 519 0014 1A70     		strb	r2, [r3, #0]
 355:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 520              		.loc 1 355 0
 521 0016 07F10C07 		add	r7, r7, #12
 522 001a BD46     		mov	sp, r7
 523 001c 80BC     		pop	{r7}
 524 001e 7047     		bx	lr
 525              		.cfi_endproc
 526              	.LFE9:
 527              		.size	TFTSHIELD_1_SPIM_1_SetRxInterruptMode, .-TFTSHIELD_1_SPIM_1_SetRxInterruptMode
 528              		.section	.text.TFTSHIELD_1_SPIM_1_ReadTxStatus,"ax",%progbits
 529              		.align	2
 530              		.global	TFTSHIELD_1_SPIM_1_ReadTxStatus
 531              		.thumb
 532              		.thumb_func
 533              		.type	TFTSHIELD_1_SPIM_1_ReadTxStatus, %function
 534              	TFTSHIELD_1_SPIM_1_ReadTxStatus:
 535              	.LFB10:
 356:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 357:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 358:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 359:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ReadTxStatus
 360:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 361:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 362:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 363:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Read the Tx status register for the component.
 364:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 365:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 366:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 367:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 368:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 369:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Contents of the Tx status register.
 370:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 371:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 372:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_swStatusTx - used to store in software status register,
 373:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  modified every function call - resets to zero.
 374:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 375:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 17


 376:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user and the API to read the Tx status register for error
 377:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  detection and flow control.
 378:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 379:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 380:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear Tx status register of the component.
 381:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 382:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 383:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 384:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 385:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 386:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_ReadTxStatus(void) 
 387:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 536              		.loc 1 387 0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 8
 539              		@ frame_needed = 1, uses_anonymous_args = 0
 540 0000 80B5     		push	{r7, lr}
 541              	.LCFI24:
 542              		.cfi_def_cfa_offset 8
 543              		.cfi_offset 7, -8
 544              		.cfi_offset 14, -4
 545 0002 82B0     		sub	sp, sp, #8
 546              	.LCFI25:
 547              		.cfi_def_cfa_offset 16
 548 0004 00AF     		add	r7, sp, #0
 549              	.LCFI26:
 550              		.cfi_def_cfa_register 7
 388:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 tmpStatus;
 389:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 390:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 391:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 392:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableTxInt();
 551              		.loc 1 392 0
 552 0006 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableTxInt
 393:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 394:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_TX(TFTSHIELD_1_SPIM_1_swStatusTx);
 553              		.loc 1 394 0
 554 000a 46F26E43 		movw	r3, #25710
 555 000e C4F20003 		movt	r3, 16384
 556 0012 1B78     		ldrb	r3, [r3, #0]
 557 0014 DAB2     		uxtb	r2, r3
 558 0016 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusTx
 559 001a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusTx
 560 001e 1B78     		ldrb	r3, [r3, #0]
 561 0020 DBB2     		uxtb	r3, r3
 562 0022 03F00903 		and	r3, r3, #9
 563 0026 DBB2     		uxtb	r3, r3
 564 0028 1343     		orrs	r3, r3, r2
 565 002a FB71     		strb	r3, [r7, #7]
 395:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusTx = 0u;
 566              		.loc 1 395 0
 567 002c 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusTx
 568 0030 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusTx
 569 0034 4FF00002 		mov	r2, #0
 570 0038 1A70     		strb	r2, [r3, #0]
 396:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 397:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableTxInt();
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 18


 571              		.loc 1 397 0
 572 003a FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableTxInt
 398:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 399:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 400:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 401:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_TX_STATUS_REG;
 402:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 403:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 404:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 405:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(tmpStatus);
 573              		.loc 1 405 0
 574 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 406:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 575              		.loc 1 406 0
 576 0040 1846     		mov	r0, r3
 577 0042 07F10807 		add	r7, r7, #8
 578 0046 BD46     		mov	sp, r7
 579 0048 80BD     		pop	{r7, pc}
 580              		.cfi_endproc
 581              	.LFE10:
 582              		.size	TFTSHIELD_1_SPIM_1_ReadTxStatus, .-TFTSHIELD_1_SPIM_1_ReadTxStatus
 583 004a 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_ReadRxStatus,"ax",%progbits
 584              		.align	2
 585              		.global	TFTSHIELD_1_SPIM_1_ReadRxStatus
 586              		.thumb
 587              		.thumb_func
 588              		.type	TFTSHIELD_1_SPIM_1_ReadRxStatus, %function
 589              	TFTSHIELD_1_SPIM_1_ReadRxStatus:
 590              	.LFB11:
 407:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 408:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 409:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 410:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ReadRxStatus
 411:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 412:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 413:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 414:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Read the Rx status register for the component.
 415:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 416:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 417:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 418:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 419:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 420:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Contents of the Rx status register.
 421:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 422:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 423:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_swStatusRx - used to store in software Rx status register,
 424:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  modified every function call - resets to zero.
 425:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 426:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 427:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user and the API to read the Rx status register for error
 428:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  detection and flow control.
 429:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 430:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 431:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear Rx status register of the component.
 432:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 433:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 434:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 19


 435:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 436:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 437:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_ReadRxStatus(void) 
 438:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 591              		.loc 1 438 0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 8
 594              		@ frame_needed = 1, uses_anonymous_args = 0
 595 0000 80B5     		push	{r7, lr}
 596              	.LCFI27:
 597              		.cfi_def_cfa_offset 8
 598              		.cfi_offset 7, -8
 599              		.cfi_offset 14, -4
 600 0002 82B0     		sub	sp, sp, #8
 601              	.LCFI28:
 602              		.cfi_def_cfa_offset 16
 603 0004 00AF     		add	r7, sp, #0
 604              	.LCFI29:
 605              		.cfi_def_cfa_register 7
 439:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 tmpStatus;
 440:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 441:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 442:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 443:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableRxInt();
 606              		.loc 1 443 0
 607 0006 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableRxInt
 444:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 445:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_RX(TFTSHIELD_1_SPIM_1_swStatusRx);
 608              		.loc 1 445 0
 609 000a 46F26C43 		movw	r3, #25708
 610 000e C4F20003 		movt	r3, 16384
 611 0012 1B78     		ldrb	r3, [r3, #0]
 612 0014 DAB2     		uxtb	r2, r3
 613 0016 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusRx
 614 001a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusRx
 615 001e 1B78     		ldrb	r3, [r3, #0]
 616 0020 DBB2     		uxtb	r3, r3
 617 0022 03F04003 		and	r3, r3, #64
 618 0026 DBB2     		uxtb	r3, r3
 619 0028 1343     		orrs	r3, r3, r2
 620 002a FB71     		strb	r3, [r7, #7]
 446:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusRx = 0u;
 621              		.loc 1 446 0
 622 002c 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusRx
 623 0030 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusRx
 624 0034 4FF00002 		mov	r2, #0
 625 0038 1A70     		strb	r2, [r3, #0]
 447:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 448:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableRxInt();
 626              		.loc 1 448 0
 627 003a FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableRxInt
 449:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 450:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 451:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 452:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_RX_STATUS_REG;
 453:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 454:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 20


 455:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 456:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(tmpStatus);
 628              		.loc 1 456 0
 629 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 457:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 630              		.loc 1 457 0
 631 0040 1846     		mov	r0, r3
 632 0042 07F10807 		add	r7, r7, #8
 633 0046 BD46     		mov	sp, r7
 634 0048 80BD     		pop	{r7, pc}
 635              		.cfi_endproc
 636              	.LFE11:
 637              		.size	TFTSHIELD_1_SPIM_1_ReadRxStatus, .-TFTSHIELD_1_SPIM_1_ReadRxStatus
 638 004a 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_WriteTxData,"ax",%progbits
 639              		.align	2
 640              		.global	TFTSHIELD_1_SPIM_1_WriteTxData
 641              		.thumb
 642              		.thumb_func
 643              		.type	TFTSHIELD_1_SPIM_1_WriteTxData, %function
 644              	TFTSHIELD_1_SPIM_1_WriteTxData:
 645              	.LFB12:
 458:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 459:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 460:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 461:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_WriteTxData
 462:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 463:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 464:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 465:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Write a byte of data to be sent across the SPI.
 466:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 467:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 468:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  txDataByte: The data value to send across the SPI.
 469:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 470:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 471:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 472:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 473:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 474:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferWrite - used for the account of the bytes which
 475:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the TX software buffer, modified every function
 476:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  call if TX Software Buffer is used.
 477:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferRead - used for the account of the bytes which
 478:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the TX software buffer.
 479:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBuffer[TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE] - used to store
 480:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  data to sending, modified every function call if TX Software Buffer is used.
 481:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 482:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 483:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user to transmit any byte of data in a single transfer.
 484:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 485:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 486:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  If this function is called again before the previous byte is finished then
 487:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  the next byte will be appended to the transfer with no time between
 488:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  the byte transfers. Clear Tx status register of the component.
 489:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 490:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 491:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 492:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 493:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 21


 494:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_WriteTxData(uint8 txData) 
 495:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 646              		.loc 1 495 0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 16
 649              		@ frame_needed = 1, uses_anonymous_args = 0
 650 0000 80B5     		push	{r7, lr}
 651              	.LCFI30:
 652              		.cfi_def_cfa_offset 8
 653              		.cfi_offset 7, -8
 654              		.cfi_offset 14, -4
 655 0002 84B0     		sub	sp, sp, #16
 656              	.LCFI31:
 657              		.cfi_def_cfa_offset 24
 658 0004 00AF     		add	r7, sp, #0
 659              	.LCFI32:
 660              		.cfi_def_cfa_register 7
 661 0006 0346     		mov	r3, r0
 662 0008 FB71     		strb	r3, [r7, #7]
 663              	.L19:
 496:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 497:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 498:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         uint8 tempStatus;
 499:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         uint8 tmpTxBufferRead;
 500:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 501:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Block if TX buffer is FULL: don't overwrite */
 502:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         do
 503:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 504:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             tmpTxBufferRead = TFTSHIELD_1_SPIM_1_txBufferRead;
 664              		.loc 1 504 0
 665 000a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 666 000e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 667 0012 1B78     		ldrb	r3, [r3, #0]
 668 0014 FB73     		strb	r3, [r7, #15]
 505:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             if(0u == tmpTxBufferRead)
 669              		.loc 1 505 0
 670 0016 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 671 0018 002B     		cmp	r3, #0
 672 001a 03D1     		bne	.L17
 506:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 507:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 tmpTxBufferRead = (TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE - 1u);
 673              		.loc 1 507 0
 674 001c 4FF00703 		mov	r3, #7
 675 0020 FB73     		strb	r3, [r7, #15]
 676 0022 03E0     		b	.L18
 677              	.L17:
 508:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 509:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             else
 510:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 511:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 tmpTxBufferRead--;
 678              		.loc 1 511 0
 679 0024 FB7B     		ldrb	r3, [r7, #15]
 680 0026 03F1FF33 		add	r3, r3, #-1
 681 002a FB73     		strb	r3, [r7, #15]
 682              	.L18:
 512:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 513:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 22


 514:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }while(tmpTxBufferRead == TFTSHIELD_1_SPIM_1_txBufferWrite);
 683              		.loc 1 514 0
 684 002c 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 685 0030 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 686 0034 1B78     		ldrb	r3, [r3, #0]
 687 0036 DBB2     		uxtb	r3, r3
 688 0038 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 689 003a 9A42     		cmp	r2, r3
 690 003c E5D0     		beq	.L19
 515:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 516:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 517:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableTxInt();
 691              		.loc 1 517 0
 692 003e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableTxInt
 518:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 519:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tempStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_TX(TFTSHIELD_1_SPIM_1_swStatusTx);
 693              		.loc 1 519 0
 694 0042 46F26E43 		movw	r3, #25710
 695 0046 C4F20003 		movt	r3, 16384
 696 004a 1B78     		ldrb	r3, [r3, #0]
 697 004c DAB2     		uxtb	r2, r3
 698 004e 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusTx
 699 0052 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusTx
 700 0056 1B78     		ldrb	r3, [r3, #0]
 701 0058 DBB2     		uxtb	r3, r3
 702 005a 03F00903 		and	r3, r3, #9
 703 005e DBB2     		uxtb	r3, r3
 704 0060 1343     		orrs	r3, r3, r2
 705 0062 BB73     		strb	r3, [r7, #14]
 520:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusTx = tempStatus;
 706              		.loc 1 520 0
 707 0064 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusTx
 708 0068 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusTx
 709 006c BA7B     		ldrb	r2, [r7, #14]
 710 006e 1A70     		strb	r2, [r3, #0]
 521:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 522:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 523:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if((TFTSHIELD_1_SPIM_1_txBufferRead == TFTSHIELD_1_SPIM_1_txBufferWrite) &&
 711              		.loc 1 523 0
 712 0070 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 713 0074 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 714 0078 1B78     		ldrb	r3, [r3, #0]
 715 007a DAB2     		uxtb	r2, r3
 716 007c 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 717 0080 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 718 0084 1B78     		ldrb	r3, [r3, #0]
 719 0086 DBB2     		uxtb	r3, r3
 720 0088 9A42     		cmp	r2, r3
 721 008a 10D1     		bne	.L20
 524:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****            (0u != (TFTSHIELD_1_SPIM_1_swStatusTx & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL)))
 722              		.loc 1 524 0 discriminator 1
 723 008c 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusTx
 724 0090 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusTx
 725 0094 1B78     		ldrb	r3, [r3, #0]
 726 0096 DBB2     		uxtb	r3, r3
 727 0098 03F00403 		and	r3, r3, #4
 523:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if((TFTSHIELD_1_SPIM_1_txBufferRead == TFTSHIELD_1_SPIM_1_txBufferWrite) &&
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 23


 728              		.loc 1 523 0 discriminator 1
 729 009c 002B     		cmp	r3, #0
 730 009e 06D0     		beq	.L20
 525:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 526:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             /* Add directly to the TX FIFO */
 527:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             CY_SET_REG8(TFTSHIELD_1_SPIM_1_TXDATA_PTR, txData);
 731              		.loc 1 527 0
 732 00a0 46F24E43 		movw	r3, #25678
 733 00a4 C4F20003 		movt	r3, 16384
 734 00a8 FA79     		ldrb	r2, [r7, #7]
 735 00aa 1A70     		strb	r2, [r3, #0]
 736 00ac 69E0     		b	.L21
 737              	.L20:
 528:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 529:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else
 530:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 531:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             /* Add to the TX software buffer */
 532:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             TFTSHIELD_1_SPIM_1_txBufferWrite++;
 738              		.loc 1 532 0
 739 00ae 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 740 00b2 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 741 00b6 1B78     		ldrb	r3, [r3, #0]
 742 00b8 DBB2     		uxtb	r3, r3
 743 00ba 03F10103 		add	r3, r3, #1
 744 00be DAB2     		uxtb	r2, r3
 745 00c0 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 746 00c4 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 747 00c8 1A70     		strb	r2, [r3, #0]
 533:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             if(TFTSHIELD_1_SPIM_1_txBufferWrite >= TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE)
 748              		.loc 1 533 0
 749 00ca 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 750 00ce C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 751 00d2 1B78     		ldrb	r3, [r3, #0]
 752 00d4 DBB2     		uxtb	r3, r3
 753 00d6 072B     		cmp	r3, #7
 754 00d8 06D9     		bls	.L22
 534:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 535:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_txBufferWrite = 0u;
 755              		.loc 1 535 0
 756 00da 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 757 00de C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 758 00e2 4FF00002 		mov	r2, #0
 759 00e6 1A70     		strb	r2, [r3, #0]
 760              	.L22:
 536:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 537:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 538:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             if(TFTSHIELD_1_SPIM_1_txBufferWrite == TFTSHIELD_1_SPIM_1_txBufferRead)
 761              		.loc 1 538 0
 762 00e8 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 763 00ec C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 764 00f0 1B78     		ldrb	r3, [r3, #0]
 765 00f2 DAB2     		uxtb	r2, r3
 766 00f4 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 767 00f8 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 768 00fc 1B78     		ldrb	r3, [r3, #0]
 769 00fe DBB2     		uxtb	r3, r3
 770 0100 9A42     		cmp	r2, r3
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 24


 771 0102 23D1     		bne	.L23
 539:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 540:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_txBufferRead++;
 772              		.loc 1 540 0
 773 0104 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 774 0108 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 775 010c 1B78     		ldrb	r3, [r3, #0]
 776 010e DBB2     		uxtb	r3, r3
 777 0110 03F10103 		add	r3, r3, #1
 778 0114 DAB2     		uxtb	r2, r3
 779 0116 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 780 011a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 781 011e 1A70     		strb	r2, [r3, #0]
 541:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 if(TFTSHIELD_1_SPIM_1_txBufferRead >= TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE)
 782              		.loc 1 541 0
 783 0120 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 784 0124 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 785 0128 1B78     		ldrb	r3, [r3, #0]
 786 012a DBB2     		uxtb	r3, r3
 787 012c 072B     		cmp	r3, #7
 788 012e 06D9     		bls	.L24
 542:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 {
 543:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                     TFTSHIELD_1_SPIM_1_txBufferRead = 0u;
 789              		.loc 1 543 0
 790 0130 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 791 0134 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 792 0138 4FF00002 		mov	r2, #0
 793 013c 1A70     		strb	r2, [r3, #0]
 794              	.L24:
 544:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 }
 545:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_txBufferFull = 1u;
 795              		.loc 1 545 0
 796 013e 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferFull
 797 0142 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferFull
 798 0146 4FF00102 		mov	r2, #1
 799 014a 1A70     		strb	r2, [r3, #0]
 800              	.L23:
 546:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 547:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 548:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             TFTSHIELD_1_SPIM_1_txBuffer[TFTSHIELD_1_SPIM_1_txBufferWrite] = txData;
 801              		.loc 1 548 0
 802 014c 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 803 0150 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 804 0154 1B78     		ldrb	r3, [r3, #0]
 805 0156 DBB2     		uxtb	r3, r3
 806 0158 1A46     		mov	r2, r3
 807 015a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBuffer
 808 015e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBuffer
 809 0162 F979     		ldrb	r1, [r7, #7]
 810 0164 9954     		strb	r1, [r3, r2]
 549:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 550:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG |= TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL;
 811              		.loc 1 550 0
 812 0166 46F28E43 		movw	r3, #25742
 813 016a C4F20003 		movt	r3, 16384
 814 016e 46F28E42 		movw	r2, #25742
 815 0172 C4F20002 		movt	r2, 16384
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 25


 816 0176 1278     		ldrb	r2, [r2, #0]
 817 0178 D2B2     		uxtb	r2, r2
 818 017a 42F00402 		orr	r2, r2, #4
 819 017e D2B2     		uxtb	r2, r2
 820 0180 1A70     		strb	r2, [r3, #0]
 821              	.L21:
 551:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 552:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 553:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableTxInt();
 822              		.loc 1 553 0
 823 0182 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableTxInt
 554:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 555:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 556:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 557:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         while(0u == (TFTSHIELD_1_SPIM_1_TX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL))
 558:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 559:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             ; /* Wait for room in FIFO */
 560:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 561:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 562:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Put byte in TX FIFO */
 563:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CY_SET_REG8(TFTSHIELD_1_SPIM_1_TXDATA_PTR, txData);
 564:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 565:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 566:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 824              		.loc 1 566 0
 825 0186 07F11007 		add	r7, r7, #16
 826 018a BD46     		mov	sp, r7
 827 018c 80BD     		pop	{r7, pc}
 828              		.cfi_endproc
 829              	.LFE12:
 830              		.size	TFTSHIELD_1_SPIM_1_WriteTxData, .-TFTSHIELD_1_SPIM_1_WriteTxData
 831 018e 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_ReadRxData,"ax",%progbits
 832              		.align	2
 833              		.global	TFTSHIELD_1_SPIM_1_ReadRxData
 834              		.thumb
 835              		.thumb_func
 836              		.type	TFTSHIELD_1_SPIM_1_ReadRxData, %function
 837              	TFTSHIELD_1_SPIM_1_ReadRxData:
 838              	.LFB13:
 567:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 568:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 569:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 570:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ReadRxData
 571:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 572:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 573:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 574:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Read the next byte of data received across the SPI.
 575:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 576:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 577:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 578:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 579:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 580:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  The next byte of data read from the FIFO.
 581:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 582:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 583:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferWrite - used for the account of the bytes which
 584:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the RX software buffer.
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 26


 585:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferRead - used for the account of the bytes which
 586:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the RX software buffer, modified every function
 587:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  call if RX Software Buffer is used.
 588:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBuffer[TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE] - used to store
 589:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  received data.
 590:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 591:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 592:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user to read a byte of data received.
 593:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 594:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 595:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Will return invalid data if the FIFO is empty. The user should Call
 596:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  GetRxBufferSize() and if it returns a non-zero value then it is safe to call
 597:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  ReadByte() function.
 598:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 599:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 600:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 601:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 602:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 603:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_ReadRxData(void) 
 604:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 839              		.loc 1 604 0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 8
 842              		@ frame_needed = 1, uses_anonymous_args = 0
 843 0000 80B5     		push	{r7, lr}
 844              	.LCFI33:
 845              		.cfi_def_cfa_offset 8
 846              		.cfi_offset 7, -8
 847              		.cfi_offset 14, -4
 848 0002 82B0     		sub	sp, sp, #8
 849              	.LCFI34:
 850              		.cfi_def_cfa_offset 16
 851 0004 00AF     		add	r7, sp, #0
 852              	.LCFI35:
 853              		.cfi_def_cfa_register 7
 605:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 rxData;
 606:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 607:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 608:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 609:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 610:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableRxInt();
 854              		.loc 1 610 0
 855 0006 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableRxInt
 611:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 612:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if(TFTSHIELD_1_SPIM_1_rxBufferRead != TFTSHIELD_1_SPIM_1_rxBufferWrite)
 856              		.loc 1 612 0
 857 000a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 858 000e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 859 0012 1B78     		ldrb	r3, [r3, #0]
 860 0014 DAB2     		uxtb	r2, r3
 861 0016 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 862 001a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 863 001e 1B78     		ldrb	r3, [r3, #0]
 864 0020 DBB2     		uxtb	r3, r3
 865 0022 9A42     		cmp	r2, r3
 866 0024 2CD0     		beq	.L26
 613:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 27


 614:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             if(0u == TFTSHIELD_1_SPIM_1_rxBufferFull)
 867              		.loc 1 614 0
 868 0026 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferFull
 869 002a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferFull
 870 002e 1B78     		ldrb	r3, [r3, #0]
 871 0030 DBB2     		uxtb	r3, r3
 872 0032 002B     		cmp	r3, #0
 873 0034 1DD1     		bne	.L27
 615:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 616:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_rxBufferRead++;
 874              		.loc 1 616 0
 875 0036 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 876 003a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 877 003e 1B78     		ldrb	r3, [r3, #0]
 878 0040 DBB2     		uxtb	r3, r3
 879 0042 03F10103 		add	r3, r3, #1
 880 0046 DAB2     		uxtb	r2, r3
 881 0048 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 882 004c C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 883 0050 1A70     		strb	r2, [r3, #0]
 617:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 if(TFTSHIELD_1_SPIM_1_rxBufferRead >= TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE)
 884              		.loc 1 617 0
 885 0052 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 886 0056 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 887 005a 1B78     		ldrb	r3, [r3, #0]
 888 005c DBB2     		uxtb	r3, r3
 889 005e 072B     		cmp	r3, #7
 890 0060 0ED9     		bls	.L26
 618:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 {
 619:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                     TFTSHIELD_1_SPIM_1_rxBufferRead = 0u;
 891              		.loc 1 619 0
 892 0062 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 893 0066 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 894 006a 4FF00002 		mov	r2, #0
 895 006e 1A70     		strb	r2, [r3, #0]
 896 0070 06E0     		b	.L26
 897              	.L27:
 620:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 }
 621:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 622:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             else
 623:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 624:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_rxBufferFull = 0u;
 898              		.loc 1 624 0
 899 0072 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferFull
 900 0076 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferFull
 901 007a 4FF00002 		mov	r2, #0
 902 007e 1A70     		strb	r2, [r3, #0]
 903              	.L26:
 625:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 626:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 627:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 628:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         rxData = TFTSHIELD_1_SPIM_1_rxBuffer[TFTSHIELD_1_SPIM_1_rxBufferRead];
 904              		.loc 1 628 0
 905 0080 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 906 0084 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 907 0088 1B78     		ldrb	r3, [r3, #0]
 908 008a DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 28


 909 008c 1A46     		mov	r2, r3
 910 008e 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBuffer
 911 0092 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBuffer
 912 0096 9B5C     		ldrb	r3, [r3, r2]
 913 0098 FB71     		strb	r3, [r7, #7]
 629:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 630:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableRxInt();
 914              		.loc 1 630 0
 915 009a FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableRxInt
 631:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 632:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 633:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 634:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         rxData = CY_GET_REG8(TFTSHIELD_1_SPIM_1_RXDATA_PTR);
 635:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 636:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 637:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 638:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(rxData);
 916              		.loc 1 638 0
 917 009e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 639:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 918              		.loc 1 639 0
 919 00a0 1846     		mov	r0, r3
 920 00a2 07F10807 		add	r7, r7, #8
 921 00a6 BD46     		mov	sp, r7
 922 00a8 80BD     		pop	{r7, pc}
 923              		.cfi_endproc
 924              	.LFE13:
 925              		.size	TFTSHIELD_1_SPIM_1_ReadRxData, .-TFTSHIELD_1_SPIM_1_ReadRxData
 926 00aa 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_GetRxBufferSize,"ax",%progbits
 927              		.align	2
 928              		.global	TFTSHIELD_1_SPIM_1_GetRxBufferSize
 929              		.thumb
 930              		.thumb_func
 931              		.type	TFTSHIELD_1_SPIM_1_GetRxBufferSize, %function
 932              	TFTSHIELD_1_SPIM_1_GetRxBufferSize:
 933              	.LFB14:
 640:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 641:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 642:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 643:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_GetRxBufferSize
 644:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 645:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 646:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 647:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Returns the number of bytes/words of data currently held in the RX buffer.
 648:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  If RX Software Buffer not used then function return 0 if FIFO empty or 1 if
 649:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  FIFO not empty. In another case function return size of RX Software Buffer.
 650:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 651:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 652:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 653:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 654:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 655:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Integer count of the number of bytes/words in the RX buffer.
 656:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 657:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 658:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferWrite - used for the account of the bytes which
 659:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the RX software buffer.
 660:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferRead - used for the account of the bytes which
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 29


 661:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the RX software buffer.
 662:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 663:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 664:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear status register of the component.
 665:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 666:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 667:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_GetRxBufferSize(void) 
 668:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 934              		.loc 1 668 0
 935              		.cfi_startproc
 936              		@ args = 0, pretend = 0, frame = 8
 937              		@ frame_needed = 1, uses_anonymous_args = 0
 938 0000 80B5     		push	{r7, lr}
 939              	.LCFI36:
 940              		.cfi_def_cfa_offset 8
 941              		.cfi_offset 7, -8
 942              		.cfi_offset 14, -4
 943 0002 82B0     		sub	sp, sp, #8
 944              	.LCFI37:
 945              		.cfi_def_cfa_offset 16
 946 0004 00AF     		add	r7, sp, #0
 947              	.LCFI38:
 948              		.cfi_def_cfa_register 7
 669:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 size;
 670:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 671:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 672:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 673:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 674:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableRxInt();
 949              		.loc 1 674 0
 950 0006 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableRxInt
 675:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 676:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if(TFTSHIELD_1_SPIM_1_rxBufferRead == TFTSHIELD_1_SPIM_1_rxBufferWrite)
 951              		.loc 1 676 0
 952 000a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 953 000e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 954 0012 1B78     		ldrb	r3, [r3, #0]
 955 0014 DAB2     		uxtb	r2, r3
 956 0016 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 957 001a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 958 001e 1B78     		ldrb	r3, [r3, #0]
 959 0020 DBB2     		uxtb	r3, r3
 960 0022 9A42     		cmp	r2, r3
 961 0024 03D1     		bne	.L30
 677:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 678:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = 0u;
 962              		.loc 1 678 0
 963 0026 4FF00003 		mov	r3, #0
 964 002a FB71     		strb	r3, [r7, #7]
 965 002c 2DE0     		b	.L31
 966              	.L30:
 679:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 680:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else if(TFTSHIELD_1_SPIM_1_rxBufferRead < TFTSHIELD_1_SPIM_1_rxBufferWrite)
 967              		.loc 1 680 0
 968 002e 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 969 0032 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 970 0036 1B78     		ldrb	r3, [r3, #0]
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 30


 971 0038 DAB2     		uxtb	r2, r3
 972 003a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 973 003e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 974 0042 1B78     		ldrb	r3, [r3, #0]
 975 0044 DBB2     		uxtb	r3, r3
 976 0046 9A42     		cmp	r2, r3
 977 0048 0ED2     		bcs	.L32
 681:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 682:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = (TFTSHIELD_1_SPIM_1_rxBufferWrite - TFTSHIELD_1_SPIM_1_rxBufferRead);
 978              		.loc 1 682 0
 979 004a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 980 004e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 981 0052 1B78     		ldrb	r3, [r3, #0]
 982 0054 DAB2     		uxtb	r2, r3
 983 0056 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 984 005a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 985 005e 1B78     		ldrb	r3, [r3, #0]
 986 0060 DBB2     		uxtb	r3, r3
 987 0062 D31A     		subs	r3, r2, r3
 988 0064 FB71     		strb	r3, [r7, #7]
 989 0066 10E0     		b	.L31
 990              	.L32:
 683:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 684:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else
 685:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 686:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = (TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE - TFTSHIELD_1_SPIM_1_rxBufferRead) + TFTSHIEL
 991              		.loc 1 686 0
 992 0068 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 993 006c C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 994 0070 1B78     		ldrb	r3, [r3, #0]
 995 0072 DAB2     		uxtb	r2, r3
 996 0074 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 997 0078 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 998 007c 1B78     		ldrb	r3, [r3, #0]
 999 007e DBB2     		uxtb	r3, r3
 1000 0080 D31A     		subs	r3, r2, r3
 1001 0082 DBB2     		uxtb	r3, r3
 1002 0084 03F10803 		add	r3, r3, #8
 1003 0088 FB71     		strb	r3, [r7, #7]
 1004              	.L31:
 687:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 688:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 689:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableRxInt();
 1005              		.loc 1 689 0
 1006 008a FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableRxInt
 690:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 691:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 692:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 693:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* We can only know if there is data in the RX FIFO */
 694:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         size = (0u != (TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY)
 695:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 696:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 697:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 698:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(size);
 1007              		.loc 1 698 0
 1008 008e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 699:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 31


 1009              		.loc 1 699 0
 1010 0090 1846     		mov	r0, r3
 1011 0092 07F10807 		add	r7, r7, #8
 1012 0096 BD46     		mov	sp, r7
 1013 0098 80BD     		pop	{r7, pc}
 1014              		.cfi_endproc
 1015              	.LFE14:
 1016              		.size	TFTSHIELD_1_SPIM_1_GetRxBufferSize, .-TFTSHIELD_1_SPIM_1_GetRxBufferSize
 1017 009a 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_GetTxBufferSize,"ax",%progbits
 1018              		.align	2
 1019              		.global	TFTSHIELD_1_SPIM_1_GetTxBufferSize
 1020              		.thumb
 1021              		.thumb_func
 1022              		.type	TFTSHIELD_1_SPIM_1_GetTxBufferSize, %function
 1023              	TFTSHIELD_1_SPIM_1_GetTxBufferSize:
 1024              	.LFB15:
 700:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 701:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 702:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 703:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_GetTxBufferSize
 704:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 705:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 706:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 707:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Returns the number of bytes/words of data currently held in the TX buffer.
 708:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  If TX Software Buffer not used then function return 0 - if FIFO empty, 1 - if
 709:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  FIFO not full, 4 - if FIFO full. In another case function return size of TX
 710:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Software Buffer.
 711:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 712:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 713:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 714:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 715:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 716:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Integer count of the number of bytes/words in the TX buffer.
 717:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 718:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 719:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferWrite - used for the account of the bytes which
 720:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the TX software buffer.
 721:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferRead - used for the account of the bytes which
 722:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the TX software buffer.
 723:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 724:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 725:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear status register of the component.
 726:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 727:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 728:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8  TFTSHIELD_1_SPIM_1_GetTxBufferSize(void) 
 729:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1025              		.loc 1 729 0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 8
 1028              		@ frame_needed = 1, uses_anonymous_args = 0
 1029 0000 80B5     		push	{r7, lr}
 1030              	.LCFI39:
 1031              		.cfi_def_cfa_offset 8
 1032              		.cfi_offset 7, -8
 1033              		.cfi_offset 14, -4
 1034 0002 82B0     		sub	sp, sp, #8
 1035              	.LCFI40:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 32


 1036              		.cfi_def_cfa_offset 16
 1037 0004 00AF     		add	r7, sp, #0
 1038              	.LCFI41:
 1039              		.cfi_def_cfa_register 7
 730:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 size;
 731:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 732:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 733:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 734:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableTxInt();
 1040              		.loc 1 734 0
 1041 0006 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableTxInt
 735:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 736:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if(TFTSHIELD_1_SPIM_1_txBufferRead == TFTSHIELD_1_SPIM_1_txBufferWrite)
 1042              		.loc 1 736 0
 1043 000a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 1044 000e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 1045 0012 1B78     		ldrb	r3, [r3, #0]
 1046 0014 DAB2     		uxtb	r2, r3
 1047 0016 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1048 001a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1049 001e 1B78     		ldrb	r3, [r3, #0]
 1050 0020 DBB2     		uxtb	r3, r3
 1051 0022 9A42     		cmp	r2, r3
 1052 0024 03D1     		bne	.L35
 737:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 738:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = 0u;
 1053              		.loc 1 738 0
 1054 0026 4FF00003 		mov	r3, #0
 1055 002a FB71     		strb	r3, [r7, #7]
 1056 002c 2DE0     		b	.L36
 1057              	.L35:
 739:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 740:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else if(TFTSHIELD_1_SPIM_1_txBufferRead < TFTSHIELD_1_SPIM_1_txBufferWrite)
 1058              		.loc 1 740 0
 1059 002e 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 1060 0032 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 1061 0036 1B78     		ldrb	r3, [r3, #0]
 1062 0038 DAB2     		uxtb	r2, r3
 1063 003a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1064 003e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1065 0042 1B78     		ldrb	r3, [r3, #0]
 1066 0044 DBB2     		uxtb	r3, r3
 1067 0046 9A42     		cmp	r2, r3
 1068 0048 0ED2     		bcs	.L37
 741:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 742:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = (TFTSHIELD_1_SPIM_1_txBufferWrite - TFTSHIELD_1_SPIM_1_txBufferRead);
 1069              		.loc 1 742 0
 1070 004a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1071 004e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1072 0052 1B78     		ldrb	r3, [r3, #0]
 1073 0054 DAB2     		uxtb	r2, r3
 1074 0056 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 1075 005a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 1076 005e 1B78     		ldrb	r3, [r3, #0]
 1077 0060 DBB2     		uxtb	r3, r3
 1078 0062 D31A     		subs	r3, r2, r3
 1079 0064 FB71     		strb	r3, [r7, #7]
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 33


 1080 0066 10E0     		b	.L36
 1081              	.L37:
 743:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 744:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else
 745:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 746:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = (TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE - TFTSHIELD_1_SPIM_1_txBufferRead) + TFTSHIEL
 1082              		.loc 1 746 0
 1083 0068 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1084 006c C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1085 0070 1B78     		ldrb	r3, [r3, #0]
 1086 0072 DAB2     		uxtb	r2, r3
 1087 0074 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 1088 0078 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 1089 007c 1B78     		ldrb	r3, [r3, #0]
 1090 007e DBB2     		uxtb	r3, r3
 1091 0080 D31A     		subs	r3, r2, r3
 1092 0082 DBB2     		uxtb	r3, r3
 1093 0084 03F10803 		add	r3, r3, #8
 1094 0088 FB71     		strb	r3, [r7, #7]
 1095              	.L36:
 747:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 748:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 749:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableTxInt();
 1096              		.loc 1 749 0
 1097 008a FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableTxInt
 750:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 751:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 752:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 753:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         size = TFTSHIELD_1_SPIM_1_TX_STATUS_REG;
 754:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 755:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if(0u != (size & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_EMPTY))
 756:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 757:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = 0u;
 758:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 759:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else if(0u != (size & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL))
 760:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 761:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = 1u;
 762:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 763:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else
 764:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 765:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = TFTSHIELD_1_SPIM_1_FIFO_SIZE;
 766:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 767:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 768:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 769:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 770:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(size);
 1098              		.loc 1 770 0
 1099 008e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 771:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1100              		.loc 1 771 0
 1101 0090 1846     		mov	r0, r3
 1102 0092 07F10807 		add	r7, r7, #8
 1103 0096 BD46     		mov	sp, r7
 1104 0098 80BD     		pop	{r7, pc}
 1105              		.cfi_endproc
 1106              	.LFE15:
 1107              		.size	TFTSHIELD_1_SPIM_1_GetTxBufferSize, .-TFTSHIELD_1_SPIM_1_GetTxBufferSize
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 34


 1108 009a 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_ClearRxBuffer,"ax",%progbits
 1109              		.align	2
 1110              		.global	TFTSHIELD_1_SPIM_1_ClearRxBuffer
 1111              		.thumb
 1112              		.thumb_func
 1113              		.type	TFTSHIELD_1_SPIM_1_ClearRxBuffer, %function
 1114              	TFTSHIELD_1_SPIM_1_ClearRxBuffer:
 1115              	.LFB16:
 772:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 773:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 774:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 775:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ClearRxBuffer
 776:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 777:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 778:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 779:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear the RX RAM buffer by setting the read and write pointers both to zero.
 780:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 781:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 782:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 783:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 784:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 785:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 786:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 787:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 788:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferWrite - used for the account of the bytes which
 789:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the RX software buffer, modified every function
 790:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  call - resets to zero.
 791:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferRead - used for the account of the bytes which
 792:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the RX software buffer, modified every function call -
 793:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  resets to zero.
 794:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 795:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 796:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Setting the pointers to zero makes the system believe there is no data to
 797:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  read and writing will resume at address 0 overwriting any data that may have
 798:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  remained in the RAM.
 799:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 800:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 801:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Any received data not read from the RAM buffer will be lost when overwritten.
 802:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 803:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 804:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 805:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 806:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 807:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_ClearRxBuffer(void) 
 808:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1116              		.loc 1 808 0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 0
 1119              		@ frame_needed = 1, uses_anonymous_args = 0
 1120 0000 80B5     		push	{r7, lr}
 1121              	.LCFI42:
 1122              		.cfi_def_cfa_offset 8
 1123              		.cfi_offset 7, -8
 1124              		.cfi_offset 14, -4
 1125 0002 00AF     		add	r7, sp, #0
 1126              	.LCFI43:
 1127              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 35


 809:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear Hardware RX FIFO */
 810:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(0u !=(TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 1128              		.loc 1 810 0
 1129 0004 04E0     		b	.L40
 1130              	.L41:
 811:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 812:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         (void) CY_GET_REG8(TFTSHIELD_1_SPIM_1_RXDATA_PTR);
 1131              		.loc 1 812 0
 1132 0006 46F25E43 		movw	r3, #25694
 1133 000a C4F20003 		movt	r3, 16384
 1134 000e 1B78     		ldrb	r3, [r3, #0]
 1135              	.L40:
 810:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(0u !=(TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 1136              		.loc 1 810 0 discriminator 1
 1137 0010 46F26C43 		movw	r3, #25708
 1138 0014 C4F20003 		movt	r3, 16384
 1139 0018 1B78     		ldrb	r3, [r3, #0]
 1140 001a DBB2     		uxtb	r3, r3
 1141 001c 03F02003 		and	r3, r3, #32
 1142 0020 002B     		cmp	r3, #0
 1143 0022 F0D1     		bne	.L41
 813:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 814:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 815:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 816:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 817:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableRxInt();
 1144              		.loc 1 817 0
 1145 0024 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableRxInt
 818:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 819:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferFull  = 0u;
 1146              		.loc 1 819 0
 1147 0028 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferFull
 1148 002c C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferFull
 1149 0030 4FF00002 		mov	r2, #0
 1150 0034 1A70     		strb	r2, [r3, #0]
 820:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferRead  = 0u;
 1151              		.loc 1 820 0
 1152 0036 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferRead
 1153 003a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferRead
 1154 003e 4FF00002 		mov	r2, #0
 1155 0042 1A70     		strb	r2, [r3, #0]
 821:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferWrite = 0u;
 1156              		.loc 1 821 0
 1157 0044 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 1158 0048 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_rxBufferWrite
 1159 004c 4FF00002 		mov	r2, #0
 1160 0050 1A70     		strb	r2, [r3, #0]
 822:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 823:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableRxInt();
 1161              		.loc 1 823 0
 1162 0052 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableRxInt
 824:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 825:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1163              		.loc 1 825 0
 1164 0056 80BD     		pop	{r7, pc}
 1165              		.cfi_endproc
 1166              	.LFE16:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 36


 1167              		.size	TFTSHIELD_1_SPIM_1_ClearRxBuffer, .-TFTSHIELD_1_SPIM_1_ClearRxBuffer
 1168              		.section	.text.TFTSHIELD_1_SPIM_1_ClearTxBuffer,"ax",%progbits
 1169              		.align	2
 1170              		.global	TFTSHIELD_1_SPIM_1_ClearTxBuffer
 1171              		.thumb
 1172              		.thumb_func
 1173              		.type	TFTSHIELD_1_SPIM_1_ClearTxBuffer, %function
 1174              	TFTSHIELD_1_SPIM_1_ClearTxBuffer:
 1175              	.LFB17:
 826:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 827:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 828:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 829:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ClearTxBuffer
 830:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 831:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 832:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 833:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear the TX RAM buffer by setting the read and write pointers both to zero.
 834:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 835:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 836:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 837:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 838:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 839:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 840:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 841:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 842:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferWrite - used for the account of the bytes which
 843:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the TX software buffer, modified every function
 844:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  call - resets to zero.
 845:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferRead - used for the account of the bytes which
 846:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the TX software buffer, modified every function call -
 847:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  resets to zero.
 848:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 849:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 850:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Setting the pointers to zero makes the system believe there is no data to
 851:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  read and writing will resume at address 0 overwriting any data that may have
 852:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  remained in the RAM.
 853:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 854:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 855:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Any data not yet transmitted from the RAM buffer will be lost when
 856:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  overwritten.
 857:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 858:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 859:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 860:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 861:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 862:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_ClearTxBuffer(void) 
 863:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1176              		.loc 1 863 0
 1177              		.cfi_startproc
 1178              		@ args = 0, pretend = 0, frame = 8
 1179              		@ frame_needed = 1, uses_anonymous_args = 0
 1180 0000 80B5     		push	{r7, lr}
 1181              	.LCFI44:
 1182              		.cfi_def_cfa_offset 8
 1183              		.cfi_offset 7, -8
 1184              		.cfi_offset 14, -4
 1185 0002 82B0     		sub	sp, sp, #8
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 37


 1186              	.LCFI45:
 1187              		.cfi_def_cfa_offset 16
 1188 0004 00AF     		add	r7, sp, #0
 1189              	.LCFI46:
 1190              		.cfi_def_cfa_register 7
 864:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 enableInterrupts;
 865:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 866:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 1191              		.loc 1 866 0
 1192 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1193 000a 0346     		mov	r3, r0
 1194 000c FB71     		strb	r3, [r7, #7]
 867:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear TX FIFO */
 868:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP0_REG |= ((uint8)  TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 1195              		.loc 1 868 0
 1196 000e 46F29E43 		movw	r3, #25758
 1197 0012 C4F20003 		movt	r3, 16384
 1198 0016 46F29E42 		movw	r2, #25758
 1199 001a C4F20002 		movt	r2, 16384
 1200 001e 1278     		ldrb	r2, [r2, #0]
 1201 0020 D2B2     		uxtb	r2, r2
 1202 0022 42F00102 		orr	r2, r2, #1
 1203 0026 D2B2     		uxtb	r2, r2
 1204 0028 1A70     		strb	r2, [r3, #0]
 869:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP0_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 1205              		.loc 1 869 0
 1206 002a 46F29E43 		movw	r3, #25758
 1207 002e C4F20003 		movt	r3, 16384
 1208 0032 46F29E42 		movw	r2, #25758
 1209 0036 C4F20002 		movt	r2, 16384
 1210 003a 1278     		ldrb	r2, [r2, #0]
 1211 003c D2B2     		uxtb	r2, r2
 1212 003e 22F00102 		bic	r2, r2, #1
 1213 0042 D2B2     		uxtb	r2, r2
 1214 0044 1A70     		strb	r2, [r3, #0]
 870:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 871:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_USE_SECOND_DATAPATH)
 872:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Clear TX FIFO for 2nd Datapath */
 873:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP1_REG |= ((uint8)  TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 874:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP1_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 875:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_USE_SECOND_DATAPATH) */
 876:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
 1215              		.loc 1 876 0
 1216 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1217 0048 1846     		mov	r0, r3
 1218 004a FFF7FEFF 		bl	CyExitCriticalSection
 877:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 878:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 879:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 880:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableTxInt();
 1219              		.loc 1 880 0
 1220 004e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableTxInt
 881:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 882:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferFull  = 0u;
 1221              		.loc 1 882 0
 1222 0052 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferFull
 1223 0056 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferFull
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 38


 1224 005a 4FF00002 		mov	r2, #0
 1225 005e 1A70     		strb	r2, [r3, #0]
 883:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferRead  = 0u;
 1226              		.loc 1 883 0
 1227 0060 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferRead
 1228 0064 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferRead
 1229 0068 4FF00002 		mov	r2, #0
 1230 006c 1A70     		strb	r2, [r3, #0]
 884:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferWrite = 0u;
 1231              		.loc 1 884 0
 1232 006e 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1233 0072 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_txBufferWrite
 1234 0076 4FF00002 		mov	r2, #0
 1235 007a 1A70     		strb	r2, [r3, #0]
 885:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 886:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Buffer is EMPTY: disable TX FIFO NOT FULL interrupt */
 887:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL)
 1236              		.loc 1 887 0
 1237 007c 46F28E43 		movw	r3, #25742
 1238 0080 C4F20003 		movt	r3, 16384
 1239 0084 46F28E42 		movw	r2, #25742
 1240 0088 C4F20002 		movt	r2, 16384
 1241 008c 1278     		ldrb	r2, [r2, #0]
 1242 008e D2B2     		uxtb	r2, r2
 1243 0090 22F00402 		bic	r2, r2, #4
 1244 0094 D2B2     		uxtb	r2, r2
 1245 0096 1A70     		strb	r2, [r3, #0]
 888:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 889:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableTxInt();
 1246              		.loc 1 889 0
 1247 0098 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableTxInt
 890:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 891:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1248              		.loc 1 891 0
 1249 009c 07F10807 		add	r7, r7, #8
 1250 00a0 BD46     		mov	sp, r7
 1251 00a2 80BD     		pop	{r7, pc}
 1252              		.cfi_endproc
 1253              	.LFE17:
 1254              		.size	TFTSHIELD_1_SPIM_1_ClearTxBuffer, .-TFTSHIELD_1_SPIM_1_ClearTxBuffer
 1255              		.section	.text.TFTSHIELD_1_SPIM_1_PutArray,"ax",%progbits
 1256              		.align	2
 1257              		.global	TFTSHIELD_1_SPIM_1_PutArray
 1258              		.thumb
 1259              		.thumb_func
 1260              		.type	TFTSHIELD_1_SPIM_1_PutArray, %function
 1261              	TFTSHIELD_1_SPIM_1_PutArray:
 1262              	.LFB18:
 892:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 893:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 894:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #if(0u != TFTSHIELD_1_SPIM_1_BIDIRECTIONAL_MODE)
 895:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /*******************************************************************************
 896:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Function Name: TFTSHIELD_1_SPIM_1_TxEnable
 897:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     ********************************************************************************
 898:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 899:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Summary:
 900:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  If the SPI master is configured to use a single bi-directional pin then this
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 39


 901:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  will set the bi-directional pin to transmit.
 902:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 903:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Parameters:
 904:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  None.
 905:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 906:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Return:
 907:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  None.
 908:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 909:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *******************************************************************************/
 910:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     void TFTSHIELD_1_SPIM_1_TxEnable(void) 
 911:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 912:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_CONTROL_REG |= TFTSHIELD_1_SPIM_1_CTRL_TX_SIGNAL_EN;
 913:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 914:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 915:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 916:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /*******************************************************************************
 917:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Function Name: TFTSHIELD_1_SPIM_1_TxDisable
 918:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     ********************************************************************************
 919:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 920:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Summary:
 921:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  If the SPI master is configured to use a single bi-directional pin then this
 922:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  will set the bi-directional pin to receive.
 923:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 924:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Parameters:
 925:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  None.
 926:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 927:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Return:
 928:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  None.
 929:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 930:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *******************************************************************************/
 931:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     void TFTSHIELD_1_SPIM_1_TxDisable(void) 
 932:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 933:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_CONTROL_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_CTRL_TX_SIGNAL_EN);
 934:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 935:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 936:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #endif /* (0u != TFTSHIELD_1_SPIM_1_BIDIRECTIONAL_MODE) */
 937:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 938:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 939:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 940:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_PutArray
 941:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 942:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 943:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 944:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Write available data from ROM/RAM to the TX buffer while space is available
 945:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  in the TX buffer. Keep trying until all data is passed to the TX buffer.
 946:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 947:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 948:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  *buffer: Pointer to the location in RAM containing the data to send
 949:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  byteCount: The number of bytes to move to the transmit buffer.
 950:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 951:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 952:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 953:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 954:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 955:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Will stay in this routine until all data has been sent.  May get locked in
 956:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  this loop if data is not being initiated by the master if there is not
 957:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  enough room in the TX FIFO.
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 40


 958:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 959:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 960:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 961:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 962:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 963:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_PutArray(const uint8 buffer[], uint8 byteCount)
 964:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                                                                           
 965:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1263              		.loc 1 965 0
 1264              		.cfi_startproc
 1265              		@ args = 0, pretend = 0, frame = 16
 1266              		@ frame_needed = 1, uses_anonymous_args = 0
 1267 0000 80B5     		push	{r7, lr}
 1268              	.LCFI47:
 1269              		.cfi_def_cfa_offset 8
 1270              		.cfi_offset 7, -8
 1271              		.cfi_offset 14, -4
 1272 0002 84B0     		sub	sp, sp, #16
 1273              	.LCFI48:
 1274              		.cfi_def_cfa_offset 24
 1275 0004 00AF     		add	r7, sp, #0
 1276              	.LCFI49:
 1277              		.cfi_def_cfa_register 7
 1278 0006 7860     		str	r0, [r7, #4]
 1279 0008 0B46     		mov	r3, r1
 1280 000a FB70     		strb	r3, [r7, #3]
 966:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 bufIndex;
 967:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 968:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     bufIndex = 0u;
 1281              		.loc 1 968 0
 1282 000c 4FF00003 		mov	r3, #0
 1283 0010 FB73     		strb	r3, [r7, #15]
 969:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 970:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(byteCount > 0u)
 1284              		.loc 1 970 0
 1285 0012 0EE0     		b	.L44
 1286              	.L45:
 971:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 972:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_WriteTxData(buffer[bufIndex]);
 1287              		.loc 1 972 0
 1288 0014 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1289 0016 7A68     		ldr	r2, [r7, #4]
 1290 0018 D318     		adds	r3, r2, r3
 1291 001a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1292 001c 1846     		mov	r0, r3
 1293 001e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_WriteTxData
 973:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         bufIndex++;
 1294              		.loc 1 973 0
 1295 0022 FB7B     		ldrb	r3, [r7, #15]
 1296 0024 03F10103 		add	r3, r3, #1
 1297 0028 FB73     		strb	r3, [r7, #15]
 974:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         byteCount--;
 1298              		.loc 1 974 0
 1299 002a FB78     		ldrb	r3, [r7, #3]
 1300 002c 03F1FF33 		add	r3, r3, #-1
 1301 0030 FB70     		strb	r3, [r7, #3]
 1302              	.L44:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 41


 970:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(byteCount > 0u)
 1303              		.loc 1 970 0 discriminator 1
 1304 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1305 0034 002B     		cmp	r3, #0
 1306 0036 EDD1     		bne	.L45
 975:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 976:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1307              		.loc 1 976 0
 1308 0038 07F11007 		add	r7, r7, #16
 1309 003c BD46     		mov	sp, r7
 1310 003e 80BD     		pop	{r7, pc}
 1311              		.cfi_endproc
 1312              	.LFE18:
 1313              		.size	TFTSHIELD_1_SPIM_1_PutArray, .-TFTSHIELD_1_SPIM_1_PutArray
 1314              		.section	.text.TFTSHIELD_1_SPIM_1_ClearFIFO,"ax",%progbits
 1315              		.align	2
 1316              		.global	TFTSHIELD_1_SPIM_1_ClearFIFO
 1317              		.thumb
 1318              		.thumb_func
 1319              		.type	TFTSHIELD_1_SPIM_1_ClearFIFO, %function
 1320              	TFTSHIELD_1_SPIM_1_ClearFIFO:
 1321              	.LFB19:
 977:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 978:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 979:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 980:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ClearFIFO
 981:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 982:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 983:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 984:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear the RX and TX FIFO's of all data for a fresh start.
 985:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 986:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 987:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 988:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 989:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 990:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 991:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 992:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 993:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear status register of the component.
 994:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 995:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 996:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_ClearFIFO(void) 
 997:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1322              		.loc 1 997 0
 1323              		.cfi_startproc
 1324              		@ args = 0, pretend = 0, frame = 8
 1325              		@ frame_needed = 1, uses_anonymous_args = 0
 1326 0000 80B5     		push	{r7, lr}
 1327              	.LCFI50:
 1328              		.cfi_def_cfa_offset 8
 1329              		.cfi_offset 7, -8
 1330              		.cfi_offset 14, -4
 1331 0002 82B0     		sub	sp, sp, #8
 1332              	.LCFI51:
 1333              		.cfi_def_cfa_offset 16
 1334 0004 00AF     		add	r7, sp, #0
 1335              	.LCFI52:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 42


 1336              		.cfi_def_cfa_register 7
 998:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 enableInterrupts;
 999:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1000:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear Hardware RX FIFO */
1001:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(0u !=(TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 1337              		.loc 1 1001 0
 1338 0006 04E0     		b	.L47
 1339              	.L48:
1002:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
1003:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         (void) CY_GET_REG8(TFTSHIELD_1_SPIM_1_RXDATA_PTR);
 1340              		.loc 1 1003 0
 1341 0008 46F25E43 		movw	r3, #25694
 1342 000c C4F20003 		movt	r3, 16384
 1343 0010 1B78     		ldrb	r3, [r3, #0]
 1344              	.L47:
1001:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(0u !=(TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 1345              		.loc 1 1001 0 discriminator 1
 1346 0012 46F26C43 		movw	r3, #25708
 1347 0016 C4F20003 		movt	r3, 16384
 1348 001a 1B78     		ldrb	r3, [r3, #0]
 1349 001c DBB2     		uxtb	r3, r3
 1350 001e 03F02003 		and	r3, r3, #32
 1351 0022 002B     		cmp	r3, #0
 1352 0024 F0D1     		bne	.L48
1004:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
1005:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1006:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 1353              		.loc 1 1006 0
 1354 0026 FFF7FEFF 		bl	CyEnterCriticalSection
 1355 002a 0346     		mov	r3, r0
 1356 002c FB71     		strb	r3, [r7, #7]
1007:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear TX FIFO */
1008:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP0_REG |= ((uint8)  TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 1357              		.loc 1 1008 0
 1358 002e 46F29E43 		movw	r3, #25758
 1359 0032 C4F20003 		movt	r3, 16384
 1360 0036 46F29E42 		movw	r2, #25758
 1361 003a C4F20002 		movt	r2, 16384
 1362 003e 1278     		ldrb	r2, [r2, #0]
 1363 0040 D2B2     		uxtb	r2, r2
 1364 0042 42F00102 		orr	r2, r2, #1
 1365 0046 D2B2     		uxtb	r2, r2
 1366 0048 1A70     		strb	r2, [r3, #0]
1009:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP0_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 1367              		.loc 1 1009 0
 1368 004a 46F29E43 		movw	r3, #25758
 1369 004e C4F20003 		movt	r3, 16384
 1370 0052 46F29E42 		movw	r2, #25758
 1371 0056 C4F20002 		movt	r2, 16384
 1372 005a 1278     		ldrb	r2, [r2, #0]
 1373 005c D2B2     		uxtb	r2, r2
 1374 005e 22F00102 		bic	r2, r2, #1
 1375 0062 D2B2     		uxtb	r2, r2
 1376 0064 1A70     		strb	r2, [r3, #0]
1010:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1011:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_USE_SECOND_DATAPATH)
1012:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Clear TX FIFO for 2nd Datapath */
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 43


1013:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP1_REG |= ((uint8)  TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
1014:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP1_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
1015:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_USE_SECOND_DATAPATH) */
1016:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
 1377              		.loc 1 1016 0
 1378 0066 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1379 0068 1846     		mov	r0, r3
 1380 006a FFF7FEFF 		bl	CyExitCriticalSection
1017:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1381              		.loc 1 1017 0
 1382 006e 07F10807 		add	r7, r7, #8
 1383 0072 BD46     		mov	sp, r7
 1384 0074 80BD     		pop	{r7, pc}
 1385              		.cfi_endproc
 1386              	.LFE19:
 1387              		.size	TFTSHIELD_1_SPIM_1_ClearFIFO, .-TFTSHIELD_1_SPIM_1_ClearFIFO
 1388 0076 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_EnableInt,"ax",%progbits
 1389              		.align	2
 1390              		.global	TFTSHIELD_1_SPIM_1_EnableInt
 1391              		.thumb
 1392              		.thumb_func
 1393              		.type	TFTSHIELD_1_SPIM_1_EnableInt, %function
 1394              	TFTSHIELD_1_SPIM_1_EnableInt:
 1395              	.LFB20:
1018:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1019:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1020:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /* Following functions are for version Compatibility, they are obsolete.
1021:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Please do not use it in new projects.
1022:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** */
1023:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1024:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1025:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
1026:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_EnableInt
1027:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
1028:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1029:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
1030:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable internal interrupt generation.
1031:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1032:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
1033:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1034:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1035:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
1036:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1037:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1038:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
1039:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable the internal interrupt output -or- the interrupt component itself.
1040:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1041:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
1042:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_EnableInt(void) 
1043:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1396              		.loc 1 1043 0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 0
 1399              		@ frame_needed = 1, uses_anonymous_args = 0
 1400 0000 80B5     		push	{r7, lr}
 1401              	.LCFI53:
 1402              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 44


 1403              		.cfi_offset 7, -8
 1404              		.cfi_offset 14, -4
 1405 0002 00AF     		add	r7, sp, #0
 1406              	.LCFI54:
 1407              		.cfi_def_cfa_register 7
1044:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_EnableRxInt();
 1408              		.loc 1 1044 0
 1409 0004 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableRxInt
1045:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_EnableTxInt();
 1410              		.loc 1 1045 0
 1411 0008 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableTxInt
1046:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1412              		.loc 1 1046 0
 1413 000c 80BD     		pop	{r7, pc}
 1414              		.cfi_endproc
 1415              	.LFE20:
 1416              		.size	TFTSHIELD_1_SPIM_1_EnableInt, .-TFTSHIELD_1_SPIM_1_EnableInt
 1417 000e 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_DisableInt,"ax",%progbits
 1418              		.align	2
 1419              		.global	TFTSHIELD_1_SPIM_1_DisableInt
 1420              		.thumb
 1421              		.thumb_func
 1422              		.type	TFTSHIELD_1_SPIM_1_DisableInt, %function
 1423              	TFTSHIELD_1_SPIM_1_DisableInt:
 1424              	.LFB21:
1047:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1048:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1049:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
1050:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_DisableInt
1051:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
1052:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1053:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
1054:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable internal interrupt generation.
1055:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1056:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
1057:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1058:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1059:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
1060:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1061:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1062:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
1063:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the internal interrupt output -or- the interrupt component itself.
1064:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1065:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
1066:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_DisableInt(void) 
1067:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1425              		.loc 1 1067 0
 1426              		.cfi_startproc
 1427              		@ args = 0, pretend = 0, frame = 0
 1428              		@ frame_needed = 1, uses_anonymous_args = 0
 1429 0000 80B5     		push	{r7, lr}
 1430              	.LCFI55:
 1431              		.cfi_def_cfa_offset 8
 1432              		.cfi_offset 7, -8
 1433              		.cfi_offset 14, -4
 1434 0002 00AF     		add	r7, sp, #0
 1435              	.LCFI56:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 45


 1436              		.cfi_def_cfa_register 7
1068:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_DisableTxInt();
 1437              		.loc 1 1068 0
 1438 0004 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableTxInt
1069:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_DisableRxInt();
 1439              		.loc 1 1069 0
 1440 0008 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableRxInt
1070:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1441              		.loc 1 1070 0
 1442 000c 80BD     		pop	{r7, pc}
 1443              		.cfi_endproc
 1444              	.LFE21:
 1445              		.size	TFTSHIELD_1_SPIM_1_DisableInt, .-TFTSHIELD_1_SPIM_1_DisableInt
 1446 000e 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_SetInterruptMode,"ax",%progbits
 1447              		.align	2
 1448              		.global	TFTSHIELD_1_SPIM_1_SetInterruptMode
 1449              		.thumb
 1450              		.thumb_func
 1451              		.type	TFTSHIELD_1_SPIM_1_SetInterruptMode, %function
 1452              	TFTSHIELD_1_SPIM_1_SetInterruptMode:
 1453              	.LFB22:
1071:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1072:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1073:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
1074:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_SetInterruptMode
1075:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
1076:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1077:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
1078:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
1079:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1080:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
1081:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
1082:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  header file).
1083:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1084:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
1085:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1086:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1087:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
1088:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
1089:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1090:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
1091:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_SetInterruptMode(uint8 intSrc) 
1092:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1454              		.loc 1 1092 0
 1455              		.cfi_startproc
 1456              		@ args = 0, pretend = 0, frame = 8
 1457              		@ frame_needed = 1, uses_anonymous_args = 0
 1458              		@ link register save eliminated.
 1459 0000 80B4     		push	{r7}
 1460              	.LCFI57:
 1461              		.cfi_def_cfa_offset 4
 1462              		.cfi_offset 7, -4
 1463 0002 83B0     		sub	sp, sp, #12
 1464              	.LCFI58:
 1465              		.cfi_def_cfa_offset 16
 1466 0004 00AF     		add	r7, sp, #0
 1467              	.LCFI59:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 46


 1468              		.cfi_def_cfa_register 7
 1469 0006 0346     		mov	r3, r0
 1470 0008 FB71     		strb	r3, [r7, #7]
1093:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG  = (intSrc & ((uint8) ~TFTSHIELD_1_SPIM_1_STS_SPI_IDLE));
 1471              		.loc 1 1093 0
 1472 000a 46F28E43 		movw	r3, #25742
 1473 000e C4F20003 		movt	r3, 16384
 1474 0012 FA79     		ldrb	r2, [r7, #7]
 1475 0014 22F01002 		bic	r2, r2, #16
 1476 0018 D2B2     		uxtb	r2, r2
 1477 001a 1A70     		strb	r2, [r3, #0]
1094:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_MASK_REG  =  intSrc;
 1478              		.loc 1 1094 0
 1479 001c 46F28C43 		movw	r3, #25740
 1480 0020 C4F20003 		movt	r3, 16384
 1481 0024 FA79     		ldrb	r2, [r7, #7]
 1482 0026 1A70     		strb	r2, [r3, #0]
1095:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1483              		.loc 1 1095 0
 1484 0028 07F10C07 		add	r7, r7, #12
 1485 002c BD46     		mov	sp, r7
 1486 002e 80BC     		pop	{r7}
 1487 0030 7047     		bx	lr
 1488              		.cfi_endproc
 1489              	.LFE22:
 1490              		.size	TFTSHIELD_1_SPIM_1_SetInterruptMode, .-TFTSHIELD_1_SPIM_1_SetInterruptMode
 1491 0032 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_ReadStatus,"ax",%progbits
 1492              		.align	2
 1493              		.global	TFTSHIELD_1_SPIM_1_ReadStatus
 1494              		.thumb
 1495              		.thumb_func
 1496              		.type	TFTSHIELD_1_SPIM_1_ReadStatus, %function
 1497              	TFTSHIELD_1_SPIM_1_ReadStatus:
 1498              	.LFB23:
1096:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1097:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1098:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
1099:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ReadStatus
1100:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
1101:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1102:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
1103:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Read the status register for the component.
1104:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1105:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
1106:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1107:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1108:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
1109:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Contents of the status register.
1110:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1111:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
1112:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_swStatus - used to store in software status register,
1113:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  modified every function call - resets to zero.
1114:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1115:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
1116:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user and the API to read the status register for error detection
1117:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  and flow control.
1118:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 47


1119:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
1120:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear status register of the component.
1121:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1122:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
1123:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
1124:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1125:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
1126:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_ReadStatus(void) 
1127:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1499              		.loc 1 1127 0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 8
 1502              		@ frame_needed = 1, uses_anonymous_args = 0
 1503 0000 80B5     		push	{r7, lr}
 1504              	.LCFI60:
 1505              		.cfi_def_cfa_offset 8
 1506              		.cfi_offset 7, -8
 1507              		.cfi_offset 14, -4
 1508 0002 82B0     		sub	sp, sp, #8
 1509              	.LCFI61:
 1510              		.cfi_def_cfa_offset 16
 1511 0004 00AF     		add	r7, sp, #0
 1512              	.LCFI62:
 1513              		.cfi_def_cfa_register 7
1128:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 tmpStatus;
1129:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1130:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED || TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
1131:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1132:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableInt();
 1514              		.loc 1 1132 0
 1515 0006 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableInt
1133:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1134:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus  = TFTSHIELD_1_SPIM_1_GET_STATUS_RX(TFTSHIELD_1_SPIM_1_swStatusRx);
 1516              		.loc 1 1134 0
 1517 000a 46F26C43 		movw	r3, #25708
 1518 000e C4F20003 		movt	r3, 16384
 1519 0012 1B78     		ldrb	r3, [r3, #0]
 1520 0014 DAB2     		uxtb	r2, r3
 1521 0016 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusRx
 1522 001a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusRx
 1523 001e 1B78     		ldrb	r3, [r3, #0]
 1524 0020 DBB2     		uxtb	r3, r3
 1525 0022 03F04003 		and	r3, r3, #64
 1526 0026 DBB2     		uxtb	r3, r3
 1527 0028 1343     		orrs	r3, r3, r2
 1528 002a FB71     		strb	r3, [r7, #7]
1135:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus |= TFTSHIELD_1_SPIM_1_GET_STATUS_TX(TFTSHIELD_1_SPIM_1_swStatusTx);
 1529              		.loc 1 1135 0
 1530 002c 46F26E43 		movw	r3, #25710
 1531 0030 C4F20003 		movt	r3, 16384
 1532 0034 1B78     		ldrb	r3, [r3, #0]
 1533 0036 DAB2     		uxtb	r2, r3
 1534 0038 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusTx
 1535 003c C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusTx
 1536 0040 1B78     		ldrb	r3, [r3, #0]
 1537 0042 DBB2     		uxtb	r3, r3
 1538 0044 03F00903 		and	r3, r3, #9
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 48


 1539 0048 DBB2     		uxtb	r3, r3
 1540 004a 1343     		orrs	r3, r3, r2
 1541 004c DAB2     		uxtb	r2, r3
 1542 004e FB79     		ldrb	r3, [r7, #7]
 1543 0050 1343     		orrs	r3, r3, r2
 1544 0052 FB71     		strb	r3, [r7, #7]
1136:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus &= ((uint8) ~TFTSHIELD_1_SPIM_1_STS_SPI_IDLE);
 1545              		.loc 1 1136 0
 1546 0054 FB79     		ldrb	r3, [r7, #7]
 1547 0056 23F01003 		bic	r3, r3, #16
 1548 005a FB71     		strb	r3, [r7, #7]
1137:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1138:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusTx = 0u;
 1549              		.loc 1 1138 0
 1550 005c 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusTx
 1551 0060 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusTx
 1552 0064 4FF00002 		mov	r2, #0
 1553 0068 1A70     		strb	r2, [r3, #0]
1139:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusRx = 0u;
 1554              		.loc 1 1139 0
 1555 006a 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_swStatusRx
 1556 006e C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_swStatusRx
 1557 0072 4FF00002 		mov	r2, #0
 1558 0076 1A70     		strb	r2, [r3, #0]
1140:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1141:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableInt();
 1559              		.loc 1 1141 0
 1560 0078 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableInt
1142:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1143:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
1144:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1145:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus  = TFTSHIELD_1_SPIM_1_RX_STATUS_REG;
1146:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus |= TFTSHIELD_1_SPIM_1_TX_STATUS_REG;
1147:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus &= ((uint8) ~TFTSHIELD_1_SPIM_1_STS_SPI_IDLE);
1148:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1149:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED || TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENA
1150:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1151:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(tmpStatus);
 1561              		.loc 1 1151 0
 1562 007c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1152:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1563              		.loc 1 1152 0
 1564 007e 1846     		mov	r0, r3
 1565 0080 07F10807 		add	r7, r7, #8
 1566 0084 BD46     		mov	sp, r7
 1567 0086 80BD     		pop	{r7, pc}
 1568              		.cfi_endproc
 1569              	.LFE23:
 1570              		.size	TFTSHIELD_1_SPIM_1_ReadStatus, .-TFTSHIELD_1_SPIM_1_ReadStatus
 1571              		.text
 1572              	.Letext0:
 1573              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 1574              		.section	.debug_info,"",%progbits
 1575              	.Ldebug_info0:
 1576 0000 49050000 		.4byte	0x549
 1577 0004 0200     		.2byte	0x2
 1578 0006 00000000 		.4byte	.Ldebug_abbrev0
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 49


 1579 000a 04       		.byte	0x4
 1580 000b 01       		.uleb128 0x1
 1581 000c CC030000 		.4byte	.LASF63
 1582 0010 01       		.byte	0x1
 1583 0011 84030000 		.4byte	.LASF64
 1584 0015 4D050000 		.4byte	.LASF65
 1585 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1586 001d 00000000 		.4byte	0
 1587 0021 00000000 		.4byte	0
 1588 0025 00000000 		.4byte	.Ldebug_line0
 1589 0029 02       		.uleb128 0x2
 1590 002a 01       		.byte	0x1
 1591 002b 06       		.byte	0x6
 1592 002c 1E010000 		.4byte	.LASF0
 1593 0030 02       		.uleb128 0x2
 1594 0031 01       		.byte	0x1
 1595 0032 08       		.byte	0x8
 1596 0033 32040000 		.4byte	.LASF1
 1597 0037 02       		.uleb128 0x2
 1598 0038 02       		.byte	0x2
 1599 0039 05       		.byte	0x5
 1600 003a 60040000 		.4byte	.LASF2
 1601 003e 02       		.uleb128 0x2
 1602 003f 02       		.byte	0x2
 1603 0040 07       		.byte	0x7
 1604 0041 60020000 		.4byte	.LASF3
 1605 0045 02       		.uleb128 0x2
 1606 0046 04       		.byte	0x4
 1607 0047 05       		.byte	0x5
 1608 0048 85010000 		.4byte	.LASF4
 1609 004c 02       		.uleb128 0x2
 1610 004d 04       		.byte	0x4
 1611 004e 07       		.byte	0x7
 1612 004f 29020000 		.4byte	.LASF5
 1613 0053 02       		.uleb128 0x2
 1614 0054 08       		.byte	0x8
 1615 0055 05       		.byte	0x5
 1616 0056 10010000 		.4byte	.LASF6
 1617 005a 02       		.uleb128 0x2
 1618 005b 08       		.byte	0x8
 1619 005c 07       		.byte	0x7
 1620 005d B1000000 		.4byte	.LASF7
 1621 0061 03       		.uleb128 0x3
 1622 0062 04       		.byte	0x4
 1623 0063 05       		.byte	0x5
 1624 0064 696E7400 		.ascii	"int\000"
 1625 0068 02       		.uleb128 0x2
 1626 0069 04       		.byte	0x4
 1627 006a 07       		.byte	0x7
 1628 006b 1C020000 		.4byte	.LASF8
 1629 006f 04       		.uleb128 0x4
 1630 0070 9E010000 		.4byte	.LASF9
 1631 0074 02       		.byte	0x2
 1632 0075 5B       		.byte	0x5b
 1633 0076 30000000 		.4byte	0x30
 1634 007a 04       		.uleb128 0x4
 1635 007b AB010000 		.4byte	.LASF10
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 50


 1636 007f 02       		.byte	0x2
 1637 0080 5D       		.byte	0x5d
 1638 0081 4C000000 		.4byte	0x4c
 1639 0085 02       		.uleb128 0x2
 1640 0086 04       		.byte	0x4
 1641 0087 04       		.byte	0x4
 1642 0088 7E030000 		.4byte	.LASF11
 1643 008c 02       		.uleb128 0x2
 1644 008d 08       		.byte	0x8
 1645 008e 04       		.byte	0x4
 1646 008f A4010000 		.4byte	.LASF12
 1647 0093 02       		.uleb128 0x2
 1648 0094 01       		.byte	0x1
 1649 0095 08       		.byte	0x8
 1650 0096 B3040000 		.4byte	.LASF13
 1651 009a 04       		.uleb128 0x4
 1652 009b 15040000 		.4byte	.LASF14
 1653 009f 02       		.byte	0x2
 1654 00a0 F0       		.byte	0xf0
 1655 00a1 A5000000 		.4byte	0xa5
 1656 00a5 05       		.uleb128 0x5
 1657 00a6 6F000000 		.4byte	0x6f
 1658 00aa 04       		.uleb128 0x4
 1659 00ab BF020000 		.4byte	.LASF15
 1660 00af 02       		.byte	0x2
 1661 00b0 F2       		.byte	0xf2
 1662 00b1 B5000000 		.4byte	0xb5
 1663 00b5 05       		.uleb128 0x5
 1664 00b6 7A000000 		.4byte	0x7a
 1665 00ba 02       		.uleb128 0x2
 1666 00bb 04       		.byte	0x4
 1667 00bc 07       		.byte	0x7
 1668 00bd C5020000 		.4byte	.LASF16
 1669 00c1 06       		.uleb128 0x6
 1670 00c2 01       		.byte	0x1
 1671 00c3 1F000000 		.4byte	.LASF17
 1672 00c7 01       		.byte	0x1
 1673 00c8 3F       		.byte	0x3f
 1674 00c9 01       		.byte	0x1
 1675 00ca 00000000 		.4byte	.LFB0
 1676 00ce E4000000 		.4byte	.LFE0
 1677 00d2 00000000 		.4byte	.LLST0
 1678 00d6 01       		.byte	0x1
 1679 00d7 07       		.uleb128 0x7
 1680 00d8 01       		.byte	0x1
 1681 00d9 B2030000 		.4byte	.LASF19
 1682 00dd 01       		.byte	0x1
 1683 00de 78       		.byte	0x78
 1684 00df 01       		.byte	0x1
 1685 00e0 00000000 		.4byte	.LFB1
 1686 00e4 7A000000 		.4byte	.LFE1
 1687 00e8 2C000000 		.4byte	.LLST1
 1688 00ec 01       		.byte	0x1
 1689 00ed 00010000 		.4byte	0x100
 1690 00f1 08       		.uleb128 0x8
 1691 00f2 3C050000 		.4byte	.LASF21
 1692 00f6 01       		.byte	0x1
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 51


 1693 00f7 7A       		.byte	0x7a
 1694 00f8 6F000000 		.4byte	0x6f
 1695 00fc 02       		.byte	0x2
 1696 00fd 91       		.byte	0x91
 1697 00fe 77       		.sleb128 -9
 1698 00ff 00       		.byte	0
 1699 0100 06       		.uleb128 0x6
 1700 0101 01       		.byte	0x1
 1701 0102 6A040000 		.4byte	.LASF18
 1702 0106 01       		.byte	0x1
 1703 0107 A3       		.byte	0xa3
 1704 0108 01       		.byte	0x1
 1705 0109 00000000 		.4byte	.LFB2
 1706 010d 2A000000 		.4byte	.LFE2
 1707 0111 64000000 		.4byte	.LLST2
 1708 0115 01       		.byte	0x1
 1709 0116 07       		.uleb128 0x7
 1710 0117 01       		.byte	0x1
 1711 0118 1A040000 		.4byte	.LASF20
 1712 011c 01       		.byte	0x1
 1713 011d C0       		.byte	0xc0
 1714 011e 01       		.byte	0x1
 1715 011f 00000000 		.4byte	.LFB3
 1716 0123 5E000000 		.4byte	.LFE3
 1717 0127 90000000 		.4byte	.LLST3
 1718 012b 01       		.byte	0x1
 1719 012c 3F010000 		.4byte	0x13f
 1720 0130 08       		.uleb128 0x8
 1721 0131 3C050000 		.4byte	.LASF21
 1722 0135 01       		.byte	0x1
 1723 0136 C2       		.byte	0xc2
 1724 0137 6F000000 		.4byte	0x6f
 1725 013b 02       		.byte	0x2
 1726 013c 91       		.byte	0x91
 1727 013d 77       		.sleb128 -9
 1728 013e 00       		.byte	0
 1729 013f 09       		.uleb128 0x9
 1730 0140 01       		.byte	0x1
 1731 0141 00000000 		.4byte	.LASF22
 1732 0145 01       		.byte	0x1
 1733 0146 E3       		.byte	0xe3
 1734 0147 01       		.byte	0x1
 1735 0148 00000000 		.4byte	.LFB4
 1736 014c 18000000 		.4byte	.LFE4
 1737 0150 C8000000 		.4byte	.LLST4
 1738 0154 01       		.byte	0x1
 1739 0155 09       		.uleb128 0x9
 1740 0156 01       		.byte	0x1
 1741 0157 94040000 		.4byte	.LASF23
 1742 015b 01       		.byte	0x1
 1743 015c FC       		.byte	0xfc
 1744 015d 01       		.byte	0x1
 1745 015e 00000000 		.4byte	.LFB5
 1746 0162 18000000 		.4byte	.LFE5
 1747 0166 F4000000 		.4byte	.LLST5
 1748 016a 01       		.byte	0x1
 1749 016b 0A       		.uleb128 0xa
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 52


 1750 016c 01       		.byte	0x1
 1751 016d 73020000 		.4byte	.LASF24
 1752 0171 01       		.byte	0x1
 1753 0172 1501     		.2byte	0x115
 1754 0174 01       		.byte	0x1
 1755 0175 00000000 		.4byte	.LFB6
 1756 0179 18000000 		.4byte	.LFE6
 1757 017d 20010000 		.4byte	.LLST6
 1758 0181 01       		.byte	0x1
 1759 0182 0A       		.uleb128 0xa
 1760 0183 01       		.byte	0x1
 1761 0184 F0000000 		.4byte	.LASF25
 1762 0188 01       		.byte	0x1
 1763 0189 2E01     		.2byte	0x12e
 1764 018b 01       		.byte	0x1
 1765 018c 00000000 		.4byte	.LFB7
 1766 0190 18000000 		.4byte	.LFE7
 1767 0194 4C010000 		.4byte	.LLST7
 1768 0198 01       		.byte	0x1
 1769 0199 0B       		.uleb128 0xb
 1770 019a 01       		.byte	0x1
 1771 019b B2010000 		.4byte	.LASF26
 1772 019f 01       		.byte	0x1
 1773 01a0 4801     		.2byte	0x148
 1774 01a2 01       		.byte	0x1
 1775 01a3 00000000 		.4byte	.LFB8
 1776 01a7 20000000 		.4byte	.LFE8
 1777 01ab 78010000 		.4byte	.LLST8
 1778 01af 01       		.byte	0x1
 1779 01b0 C4010000 		.4byte	0x1c4
 1780 01b4 0C       		.uleb128 0xc
 1781 01b5 9C020000 		.4byte	.LASF28
 1782 01b9 01       		.byte	0x1
 1783 01ba 4801     		.2byte	0x148
 1784 01bc 6F000000 		.4byte	0x6f
 1785 01c0 02       		.byte	0x2
 1786 01c1 91       		.byte	0x91
 1787 01c2 77       		.sleb128 -9
 1788 01c3 00       		.byte	0
 1789 01c4 0B       		.uleb128 0xb
 1790 01c5 01       		.byte	0x1
 1791 01c6 D8010000 		.4byte	.LASF27
 1792 01ca 01       		.byte	0x1
 1793 01cb 6001     		.2byte	0x160
 1794 01cd 01       		.byte	0x1
 1795 01ce 00000000 		.4byte	.LFB9
 1796 01d2 20000000 		.4byte	.LFE9
 1797 01d6 B0010000 		.4byte	.LLST9
 1798 01da 01       		.byte	0x1
 1799 01db EF010000 		.4byte	0x1ef
 1800 01df 0C       		.uleb128 0xc
 1801 01e0 9C020000 		.4byte	.LASF28
 1802 01e4 01       		.byte	0x1
 1803 01e5 6001     		.2byte	0x160
 1804 01e7 6F000000 		.4byte	0x6f
 1805 01eb 02       		.byte	0x2
 1806 01ec 91       		.byte	0x91
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 53


 1807 01ed 77       		.sleb128 -9
 1808 01ee 00       		.byte	0
 1809 01ef 0D       		.uleb128 0xd
 1810 01f0 01       		.byte	0x1
 1811 01f1 3B020000 		.4byte	.LASF30
 1812 01f5 01       		.byte	0x1
 1813 01f6 8201     		.2byte	0x182
 1814 01f8 01       		.byte	0x1
 1815 01f9 6F000000 		.4byte	0x6f
 1816 01fd 00000000 		.4byte	.LFB10
 1817 0201 4A000000 		.4byte	.LFE10
 1818 0205 E8010000 		.4byte	.LLST10
 1819 0209 01       		.byte	0x1
 1820 020a 1E020000 		.4byte	0x21e
 1821 020e 0E       		.uleb128 0xe
 1822 020f C8000000 		.4byte	.LASF29
 1823 0213 01       		.byte	0x1
 1824 0214 8401     		.2byte	0x184
 1825 0216 6F000000 		.4byte	0x6f
 1826 021a 02       		.byte	0x2
 1827 021b 91       		.byte	0x91
 1828 021c 77       		.sleb128 -9
 1829 021d 00       		.byte	0
 1830 021e 0D       		.uleb128 0xd
 1831 021f 01       		.byte	0x1
 1832 0220 F4050000 		.4byte	.LASF31
 1833 0224 01       		.byte	0x1
 1834 0225 B501     		.2byte	0x1b5
 1835 0227 01       		.byte	0x1
 1836 0228 6F000000 		.4byte	0x6f
 1837 022c 00000000 		.4byte	.LFB11
 1838 0230 4A000000 		.4byte	.LFE11
 1839 0234 20020000 		.4byte	.LLST11
 1840 0238 01       		.byte	0x1
 1841 0239 4D020000 		.4byte	0x24d
 1842 023d 0E       		.uleb128 0xe
 1843 023e C8000000 		.4byte	.LASF29
 1844 0242 01       		.byte	0x1
 1845 0243 B701     		.2byte	0x1b7
 1846 0245 6F000000 		.4byte	0x6f
 1847 0249 02       		.byte	0x2
 1848 024a 91       		.byte	0x91
 1849 024b 77       		.sleb128 -9
 1850 024c 00       		.byte	0
 1851 024d 0F       		.uleb128 0xf
 1852 024e 01       		.byte	0x1
 1853 024f CE020000 		.4byte	.LASF32
 1854 0253 01       		.byte	0x1
 1855 0254 EE01     		.2byte	0x1ee
 1856 0256 01       		.byte	0x1
 1857 0257 00000000 		.4byte	.LFB12
 1858 025b 8E010000 		.4byte	.LFE12
 1859 025f 58020000 		.4byte	.LLST12
 1860 0263 01       		.byte	0x1
 1861 0264 96020000 		.4byte	0x296
 1862 0268 0C       		.uleb128 0xc
 1863 0269 B3050000 		.4byte	.LASF33
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 54


 1864 026d 01       		.byte	0x1
 1865 026e EE01     		.2byte	0x1ee
 1866 0270 6F000000 		.4byte	0x6f
 1867 0274 02       		.byte	0x2
 1868 0275 91       		.byte	0x91
 1869 0276 6F       		.sleb128 -17
 1870 0277 0E       		.uleb128 0xe
 1871 0278 2E030000 		.4byte	.LASF34
 1872 027c 01       		.byte	0x1
 1873 027d F201     		.2byte	0x1f2
 1874 027f 6F000000 		.4byte	0x6f
 1875 0283 02       		.byte	0x2
 1876 0284 91       		.byte	0x91
 1877 0285 76       		.sleb128 -10
 1878 0286 0E       		.uleb128 0xe
 1879 0287 8E010000 		.4byte	.LASF35
 1880 028b 01       		.byte	0x1
 1881 028c F301     		.2byte	0x1f3
 1882 028e 6F000000 		.4byte	0x6f
 1883 0292 02       		.byte	0x2
 1884 0293 91       		.byte	0x91
 1885 0294 77       		.sleb128 -9
 1886 0295 00       		.byte	0
 1887 0296 0D       		.uleb128 0xd
 1888 0297 01       		.byte	0x1
 1889 0298 BA050000 		.4byte	.LASF36
 1890 029c 01       		.byte	0x1
 1891 029d 5B02     		.2byte	0x25b
 1892 029f 01       		.byte	0x1
 1893 02a0 6F000000 		.4byte	0x6f
 1894 02a4 00000000 		.4byte	.LFB13
 1895 02a8 AA000000 		.4byte	.LFE13
 1896 02ac 90020000 		.4byte	.LLST13
 1897 02b0 01       		.byte	0x1
 1898 02b1 C5020000 		.4byte	0x2c5
 1899 02b5 0E       		.uleb128 0xe
 1900 02b6 8D040000 		.4byte	.LASF37
 1901 02ba 01       		.byte	0x1
 1902 02bb 5D02     		.2byte	0x25d
 1903 02bd 6F000000 		.4byte	0x6f
 1904 02c1 02       		.byte	0x2
 1905 02c2 91       		.byte	0x91
 1906 02c3 77       		.sleb128 -9
 1907 02c4 00       		.byte	0
 1908 02c5 0D       		.uleb128 0xd
 1909 02c6 01       		.byte	0x1
 1910 02c7 90050000 		.4byte	.LASF38
 1911 02cb 01       		.byte	0x1
 1912 02cc 9B02     		.2byte	0x29b
 1913 02ce 01       		.byte	0x1
 1914 02cf 6F000000 		.4byte	0x6f
 1915 02d3 00000000 		.4byte	.LFB14
 1916 02d7 9A000000 		.4byte	.LFE14
 1917 02db C8020000 		.4byte	.LLST14
 1918 02df 01       		.byte	0x1
 1919 02e0 F4020000 		.4byte	0x2f4
 1920 02e4 0E       		.uleb128 0xe
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 55


 1921 02e5 5B020000 		.4byte	.LASF39
 1922 02e9 01       		.byte	0x1
 1923 02ea 9D02     		.2byte	0x29d
 1924 02ec 6F000000 		.4byte	0x6f
 1925 02f0 02       		.byte	0x2
 1926 02f1 91       		.byte	0x91
 1927 02f2 77       		.sleb128 -9
 1928 02f3 00       		.byte	0
 1929 02f4 0D       		.uleb128 0xd
 1930 02f5 01       		.byte	0x1
 1931 02f6 FB040000 		.4byte	.LASF40
 1932 02fa 01       		.byte	0x1
 1933 02fb D802     		.2byte	0x2d8
 1934 02fd 01       		.byte	0x1
 1935 02fe 6F000000 		.4byte	0x6f
 1936 0302 00000000 		.4byte	.LFB15
 1937 0306 9A000000 		.4byte	.LFE15
 1938 030a 00030000 		.4byte	.LLST15
 1939 030e 01       		.byte	0x1
 1940 030f 23030000 		.4byte	0x323
 1941 0313 0E       		.uleb128 0xe
 1942 0314 5B020000 		.4byte	.LASF39
 1943 0318 01       		.byte	0x1
 1944 0319 DA02     		.2byte	0x2da
 1945 031b 6F000000 		.4byte	0x6f
 1946 031f 02       		.byte	0x2
 1947 0320 91       		.byte	0x91
 1948 0321 77       		.sleb128 -9
 1949 0322 00       		.byte	0
 1950 0323 10       		.uleb128 0x10
 1951 0324 01       		.byte	0x1
 1952 0325 0D030000 		.4byte	.LASF41
 1953 0329 01       		.byte	0x1
 1954 032a 2703     		.2byte	0x327
 1955 032c 01       		.byte	0x1
 1956 032d 00000000 		.4byte	.LFB16
 1957 0331 58000000 		.4byte	.LFE16
 1958 0335 38030000 		.4byte	.LLST16
 1959 0339 01       		.byte	0x1
 1960 033a 0F       		.uleb128 0xf
 1961 033b 01       		.byte	0x1
 1962 033c 47010000 		.4byte	.LASF42
 1963 0340 01       		.byte	0x1
 1964 0341 5E03     		.2byte	0x35e
 1965 0343 01       		.byte	0x1
 1966 0344 00000000 		.4byte	.LFB17
 1967 0348 A4000000 		.4byte	.LFE17
 1968 034c 64030000 		.4byte	.LLST17
 1969 0350 01       		.byte	0x1
 1970 0351 65030000 		.4byte	0x365
 1971 0355 0E       		.uleb128 0xe
 1972 0356 3C050000 		.4byte	.LASF21
 1973 035a 01       		.byte	0x1
 1974 035b 6003     		.2byte	0x360
 1975 035d 6F000000 		.4byte	0x6f
 1976 0361 02       		.byte	0x2
 1977 0362 91       		.byte	0x91
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 56


 1978 0363 77       		.sleb128 -9
 1979 0364 00       		.byte	0
 1980 0365 0F       		.uleb128 0xf
 1981 0366 01       		.byte	0x1
 1982 0367 D8050000 		.4byte	.LASF43
 1983 036b 01       		.byte	0x1
 1984 036c C303     		.2byte	0x3c3
 1985 036e 01       		.byte	0x1
 1986 036f 00000000 		.4byte	.LFB18
 1987 0373 40000000 		.4byte	.LFE18
 1988 0377 9C030000 		.4byte	.LLST18
 1989 037b 01       		.byte	0x1
 1990 037c AE030000 		.4byte	0x3ae
 1991 0380 0C       		.uleb128 0xc
 1992 0381 F4040000 		.4byte	.LASF44
 1993 0385 01       		.byte	0x1
 1994 0386 C303     		.2byte	0x3c3
 1995 0388 AE030000 		.4byte	0x3ae
 1996 038c 02       		.byte	0x2
 1997 038d 91       		.byte	0x91
 1998 038e 6C       		.sleb128 -20
 1999 038f 0C       		.uleb128 0xc
 2000 0390 83040000 		.4byte	.LASF45
 2001 0394 01       		.byte	0x1
 2002 0395 C303     		.2byte	0x3c3
 2003 0397 6F000000 		.4byte	0x6f
 2004 039b 02       		.byte	0x2
 2005 039c 91       		.byte	0x91
 2006 039d 6B       		.sleb128 -21
 2007 039e 0E       		.uleb128 0xe
 2008 039f 93020000 		.4byte	.LASF46
 2009 03a3 01       		.byte	0x1
 2010 03a4 C603     		.2byte	0x3c6
 2011 03a6 6F000000 		.4byte	0x6f
 2012 03aa 02       		.byte	0x2
 2013 03ab 91       		.byte	0x91
 2014 03ac 77       		.sleb128 -9
 2015 03ad 00       		.byte	0
 2016 03ae 11       		.uleb128 0x11
 2017 03af 04       		.byte	0x4
 2018 03b0 B4030000 		.4byte	0x3b4
 2019 03b4 12       		.uleb128 0x12
 2020 03b5 6F000000 		.4byte	0x6f
 2021 03b9 0F       		.uleb128 0xf
 2022 03ba 01       		.byte	0x1
 2023 03bb 2A010000 		.4byte	.LASF47
 2024 03bf 01       		.byte	0x1
 2025 03c0 E403     		.2byte	0x3e4
 2026 03c2 01       		.byte	0x1
 2027 03c3 00000000 		.4byte	.LFB19
 2028 03c7 76000000 		.4byte	.LFE19
 2029 03cb D4030000 		.4byte	.LLST19
 2030 03cf 01       		.byte	0x1
 2031 03d0 E4030000 		.4byte	0x3e4
 2032 03d4 0E       		.uleb128 0xe
 2033 03d5 3C050000 		.4byte	.LASF21
 2034 03d9 01       		.byte	0x1
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 57


 2035 03da E603     		.2byte	0x3e6
 2036 03dc 6F000000 		.4byte	0x6f
 2037 03e0 02       		.byte	0x2
 2038 03e1 91       		.byte	0x91
 2039 03e2 77       		.sleb128 -9
 2040 03e3 00       		.byte	0
 2041 03e4 10       		.uleb128 0x10
 2042 03e5 01       		.byte	0x1
 2043 03e6 68010000 		.4byte	.LASF48
 2044 03ea 01       		.byte	0x1
 2045 03eb 1204     		.2byte	0x412
 2046 03ed 01       		.byte	0x1
 2047 03ee 00000000 		.4byte	.LFB20
 2048 03f2 0E000000 		.4byte	.LFE20
 2049 03f6 0C040000 		.4byte	.LLST20
 2050 03fa 01       		.byte	0x1
 2051 03fb 10       		.uleb128 0x10
 2052 03fc 01       		.byte	0x1
 2053 03fd FE010000 		.4byte	.LASF49
 2054 0401 01       		.byte	0x1
 2055 0402 2A04     		.2byte	0x42a
 2056 0404 01       		.byte	0x1
 2057 0405 00000000 		.4byte	.LFB21
 2058 0409 0E000000 		.4byte	.LFE21
 2059 040d 38040000 		.4byte	.LLST21
 2060 0411 01       		.byte	0x1
 2061 0412 0B       		.uleb128 0xb
 2062 0413 01       		.byte	0x1
 2063 0414 5A030000 		.4byte	.LASF50
 2064 0418 01       		.byte	0x1
 2065 0419 4304     		.2byte	0x443
 2066 041b 01       		.byte	0x1
 2067 041c 00000000 		.4byte	.LFB22
 2068 0420 32000000 		.4byte	.LFE22
 2069 0424 64040000 		.4byte	.LLST22
 2070 0428 01       		.byte	0x1
 2071 0429 3D040000 		.4byte	0x43d
 2072 042d 0C       		.uleb128 0xc
 2073 042e 9C020000 		.4byte	.LASF28
 2074 0432 01       		.byte	0x1
 2075 0433 4304     		.2byte	0x443
 2076 0435 6F000000 		.4byte	0x6f
 2077 0439 02       		.byte	0x2
 2078 043a 91       		.byte	0x91
 2079 043b 77       		.sleb128 -9
 2080 043c 00       		.byte	0
 2081 043d 0D       		.uleb128 0xd
 2082 043e 01       		.byte	0x1
 2083 043f D2000000 		.4byte	.LASF51
 2084 0443 01       		.byte	0x1
 2085 0444 6604     		.2byte	0x466
 2086 0446 01       		.byte	0x1
 2087 0447 6F000000 		.4byte	0x6f
 2088 044b 00000000 		.4byte	.LFB23
 2089 044f 88000000 		.4byte	.LFE23
 2090 0453 9C040000 		.4byte	.LLST23
 2091 0457 01       		.byte	0x1
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 58


 2092 0458 6C040000 		.4byte	0x46c
 2093 045c 0E       		.uleb128 0xe
 2094 045d C8000000 		.4byte	.LASF29
 2095 0461 01       		.byte	0x1
 2096 0462 6804     		.2byte	0x468
 2097 0464 6F000000 		.4byte	0x6f
 2098 0468 02       		.byte	0x2
 2099 0469 91       		.byte	0x91
 2100 046a 77       		.sleb128 -9
 2101 046b 00       		.byte	0
 2102 046c 13       		.uleb128 0x13
 2103 046d B8040000 		.4byte	.LASF52
 2104 0471 01       		.byte	0x1
 2105 0472 22       		.byte	0x22
 2106 0473 6F000000 		.4byte	0x6f
 2107 0477 01       		.byte	0x1
 2108 0478 05       		.byte	0x5
 2109 0479 03       		.byte	0x3
 2110 047a 00000000 		.4byte	TFTSHIELD_1_SPIM_1_initVar
 2111 047e 13       		.uleb128 0x13
 2112 047f 73000000 		.4byte	.LASF53
 2113 0483 01       		.byte	0x1
 2114 0484 24       		.byte	0x24
 2115 0485 A5000000 		.4byte	0xa5
 2116 0489 01       		.byte	0x1
 2117 048a 05       		.byte	0x5
 2118 048b 03       		.byte	0x3
 2119 048c 00000000 		.4byte	TFTSHIELD_1_SPIM_1_swStatusTx
 2120 0490 13       		.uleb128 0x13
 2121 0491 1E050000 		.4byte	.LASF54
 2122 0495 01       		.byte	0x1
 2123 0496 25       		.byte	0x25
 2124 0497 A5000000 		.4byte	0xa5
 2125 049b 01       		.byte	0x1
 2126 049c 05       		.byte	0x5
 2127 049d 03       		.byte	0x3
 2128 049e 00000000 		.4byte	TFTSHIELD_1_SPIM_1_swStatusRx
 2129 04a2 14       		.uleb128 0x14
 2130 04a3 6F000000 		.4byte	0x6f
 2131 04a7 B2040000 		.4byte	0x4b2
 2132 04ab 15       		.uleb128 0x15
 2133 04ac BA000000 		.4byte	0xba
 2134 04b0 07       		.byte	0x7
 2135 04b1 00       		.byte	0
 2136 04b2 13       		.uleb128 0x13
 2137 04b3 A3020000 		.4byte	.LASF55
 2138 04b7 01       		.byte	0x1
 2139 04b8 15       		.byte	0x15
 2140 04b9 C4040000 		.4byte	0x4c4
 2141 04bd 01       		.byte	0x1
 2142 04be 05       		.byte	0x5
 2143 04bf 03       		.byte	0x3
 2144 04c0 00000000 		.4byte	TFTSHIELD_1_SPIM_1_txBuffer
 2145 04c4 05       		.uleb128 0x5
 2146 04c5 A2040000 		.4byte	0x4a2
 2147 04c9 13       		.uleb128 0x13
 2148 04ca 91000000 		.4byte	.LASF56
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 59


 2149 04ce 01       		.byte	0x1
 2150 04cf 17       		.byte	0x17
 2151 04d0 A5000000 		.4byte	0xa5
 2152 04d4 01       		.byte	0x1
 2153 04d5 05       		.byte	0x5
 2154 04d6 03       		.byte	0x3
 2155 04d7 00000000 		.4byte	TFTSHIELD_1_SPIM_1_txBufferRead
 2156 04db 13       		.uleb128 0x13
 2157 04dc 39030000 		.4byte	.LASF57
 2158 04e0 01       		.byte	0x1
 2159 04e1 18       		.byte	0x18
 2160 04e2 A5000000 		.4byte	0xa5
 2161 04e6 01       		.byte	0x1
 2162 04e7 05       		.byte	0x5
 2163 04e8 03       		.byte	0x3
 2164 04e9 00000000 		.4byte	TFTSHIELD_1_SPIM_1_txBufferWrite
 2165 04ed 13       		.uleb128 0x13
 2166 04ee 37000000 		.4byte	.LASF58
 2167 04f2 01       		.byte	0x1
 2168 04f3 16       		.byte	0x16
 2169 04f4 A5000000 		.4byte	0xa5
 2170 04f8 01       		.byte	0x1
 2171 04f9 05       		.byte	0x5
 2172 04fa 03       		.byte	0x3
 2173 04fb 00000000 		.4byte	TFTSHIELD_1_SPIM_1_txBufferFull
 2174 04ff 13       		.uleb128 0x13
 2175 0500 57000000 		.4byte	.LASF59
 2176 0504 01       		.byte	0x1
 2177 0505 1C       		.byte	0x1c
 2178 0506 11050000 		.4byte	0x511
 2179 050a 01       		.byte	0x1
 2180 050b 05       		.byte	0x5
 2181 050c 03       		.byte	0x3
 2182 050d 00000000 		.4byte	TFTSHIELD_1_SPIM_1_rxBuffer
 2183 0511 05       		.uleb128 0x5
 2184 0512 A2040000 		.4byte	0x4a2
 2185 0516 13       		.uleb128 0x13
 2186 0517 40040000 		.4byte	.LASF60
 2187 051b 01       		.byte	0x1
 2188 051c 1E       		.byte	0x1e
 2189 051d A5000000 		.4byte	0xa5
 2190 0521 01       		.byte	0x1
 2191 0522 05       		.byte	0x5
 2192 0523 03       		.byte	0x3
 2193 0524 00000000 		.4byte	TFTSHIELD_1_SPIM_1_rxBufferRead
 2194 0528 13       		.uleb128 0x13
 2195 0529 D3040000 		.4byte	.LASF61
 2196 052d 01       		.byte	0x1
 2197 052e 1F       		.byte	0x1f
 2198 052f A5000000 		.4byte	0xa5
 2199 0533 01       		.byte	0x1
 2200 0534 05       		.byte	0x5
 2201 0535 03       		.byte	0x3
 2202 0536 00000000 		.4byte	TFTSHIELD_1_SPIM_1_rxBufferWrite
 2203 053a 13       		.uleb128 0x13
 2204 053b ED020000 		.4byte	.LASF62
 2205 053f 01       		.byte	0x1
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 60


 2206 0540 1D       		.byte	0x1d
 2207 0541 A5000000 		.4byte	0xa5
 2208 0545 01       		.byte	0x1
 2209 0546 05       		.byte	0x5
 2210 0547 03       		.byte	0x3
 2211 0548 00000000 		.4byte	TFTSHIELD_1_SPIM_1_rxBufferFull
 2212 054c 00       		.byte	0
 2213              		.section	.debug_abbrev,"",%progbits
 2214              	.Ldebug_abbrev0:
 2215 0000 01       		.uleb128 0x1
 2216 0001 11       		.uleb128 0x11
 2217 0002 01       		.byte	0x1
 2218 0003 25       		.uleb128 0x25
 2219 0004 0E       		.uleb128 0xe
 2220 0005 13       		.uleb128 0x13
 2221 0006 0B       		.uleb128 0xb
 2222 0007 03       		.uleb128 0x3
 2223 0008 0E       		.uleb128 0xe
 2224 0009 1B       		.uleb128 0x1b
 2225 000a 0E       		.uleb128 0xe
 2226 000b 55       		.uleb128 0x55
 2227 000c 06       		.uleb128 0x6
 2228 000d 11       		.uleb128 0x11
 2229 000e 01       		.uleb128 0x1
 2230 000f 52       		.uleb128 0x52
 2231 0010 01       		.uleb128 0x1
 2232 0011 10       		.uleb128 0x10
 2233 0012 06       		.uleb128 0x6
 2234 0013 00       		.byte	0
 2235 0014 00       		.byte	0
 2236 0015 02       		.uleb128 0x2
 2237 0016 24       		.uleb128 0x24
 2238 0017 00       		.byte	0
 2239 0018 0B       		.uleb128 0xb
 2240 0019 0B       		.uleb128 0xb
 2241 001a 3E       		.uleb128 0x3e
 2242 001b 0B       		.uleb128 0xb
 2243 001c 03       		.uleb128 0x3
 2244 001d 0E       		.uleb128 0xe
 2245 001e 00       		.byte	0
 2246 001f 00       		.byte	0
 2247 0020 03       		.uleb128 0x3
 2248 0021 24       		.uleb128 0x24
 2249 0022 00       		.byte	0
 2250 0023 0B       		.uleb128 0xb
 2251 0024 0B       		.uleb128 0xb
 2252 0025 3E       		.uleb128 0x3e
 2253 0026 0B       		.uleb128 0xb
 2254 0027 03       		.uleb128 0x3
 2255 0028 08       		.uleb128 0x8
 2256 0029 00       		.byte	0
 2257 002a 00       		.byte	0
 2258 002b 04       		.uleb128 0x4
 2259 002c 16       		.uleb128 0x16
 2260 002d 00       		.byte	0
 2261 002e 03       		.uleb128 0x3
 2262 002f 0E       		.uleb128 0xe
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 61


 2263 0030 3A       		.uleb128 0x3a
 2264 0031 0B       		.uleb128 0xb
 2265 0032 3B       		.uleb128 0x3b
 2266 0033 0B       		.uleb128 0xb
 2267 0034 49       		.uleb128 0x49
 2268 0035 13       		.uleb128 0x13
 2269 0036 00       		.byte	0
 2270 0037 00       		.byte	0
 2271 0038 05       		.uleb128 0x5
 2272 0039 35       		.uleb128 0x35
 2273 003a 00       		.byte	0
 2274 003b 49       		.uleb128 0x49
 2275 003c 13       		.uleb128 0x13
 2276 003d 00       		.byte	0
 2277 003e 00       		.byte	0
 2278 003f 06       		.uleb128 0x6
 2279 0040 2E       		.uleb128 0x2e
 2280 0041 00       		.byte	0
 2281 0042 3F       		.uleb128 0x3f
 2282 0043 0C       		.uleb128 0xc
 2283 0044 03       		.uleb128 0x3
 2284 0045 0E       		.uleb128 0xe
 2285 0046 3A       		.uleb128 0x3a
 2286 0047 0B       		.uleb128 0xb
 2287 0048 3B       		.uleb128 0x3b
 2288 0049 0B       		.uleb128 0xb
 2289 004a 27       		.uleb128 0x27
 2290 004b 0C       		.uleb128 0xc
 2291 004c 11       		.uleb128 0x11
 2292 004d 01       		.uleb128 0x1
 2293 004e 12       		.uleb128 0x12
 2294 004f 01       		.uleb128 0x1
 2295 0050 40       		.uleb128 0x40
 2296 0051 06       		.uleb128 0x6
 2297 0052 9642     		.uleb128 0x2116
 2298 0054 0C       		.uleb128 0xc
 2299 0055 00       		.byte	0
 2300 0056 00       		.byte	0
 2301 0057 07       		.uleb128 0x7
 2302 0058 2E       		.uleb128 0x2e
 2303 0059 01       		.byte	0x1
 2304 005a 3F       		.uleb128 0x3f
 2305 005b 0C       		.uleb128 0xc
 2306 005c 03       		.uleb128 0x3
 2307 005d 0E       		.uleb128 0xe
 2308 005e 3A       		.uleb128 0x3a
 2309 005f 0B       		.uleb128 0xb
 2310 0060 3B       		.uleb128 0x3b
 2311 0061 0B       		.uleb128 0xb
 2312 0062 27       		.uleb128 0x27
 2313 0063 0C       		.uleb128 0xc
 2314 0064 11       		.uleb128 0x11
 2315 0065 01       		.uleb128 0x1
 2316 0066 12       		.uleb128 0x12
 2317 0067 01       		.uleb128 0x1
 2318 0068 40       		.uleb128 0x40
 2319 0069 06       		.uleb128 0x6
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 62


 2320 006a 9642     		.uleb128 0x2116
 2321 006c 0C       		.uleb128 0xc
 2322 006d 01       		.uleb128 0x1
 2323 006e 13       		.uleb128 0x13
 2324 006f 00       		.byte	0
 2325 0070 00       		.byte	0
 2326 0071 08       		.uleb128 0x8
 2327 0072 34       		.uleb128 0x34
 2328 0073 00       		.byte	0
 2329 0074 03       		.uleb128 0x3
 2330 0075 0E       		.uleb128 0xe
 2331 0076 3A       		.uleb128 0x3a
 2332 0077 0B       		.uleb128 0xb
 2333 0078 3B       		.uleb128 0x3b
 2334 0079 0B       		.uleb128 0xb
 2335 007a 49       		.uleb128 0x49
 2336 007b 13       		.uleb128 0x13
 2337 007c 02       		.uleb128 0x2
 2338 007d 0A       		.uleb128 0xa
 2339 007e 00       		.byte	0
 2340 007f 00       		.byte	0
 2341 0080 09       		.uleb128 0x9
 2342 0081 2E       		.uleb128 0x2e
 2343 0082 00       		.byte	0
 2344 0083 3F       		.uleb128 0x3f
 2345 0084 0C       		.uleb128 0xc
 2346 0085 03       		.uleb128 0x3
 2347 0086 0E       		.uleb128 0xe
 2348 0087 3A       		.uleb128 0x3a
 2349 0088 0B       		.uleb128 0xb
 2350 0089 3B       		.uleb128 0x3b
 2351 008a 0B       		.uleb128 0xb
 2352 008b 27       		.uleb128 0x27
 2353 008c 0C       		.uleb128 0xc
 2354 008d 11       		.uleb128 0x11
 2355 008e 01       		.uleb128 0x1
 2356 008f 12       		.uleb128 0x12
 2357 0090 01       		.uleb128 0x1
 2358 0091 40       		.uleb128 0x40
 2359 0092 06       		.uleb128 0x6
 2360 0093 9742     		.uleb128 0x2117
 2361 0095 0C       		.uleb128 0xc
 2362 0096 00       		.byte	0
 2363 0097 00       		.byte	0
 2364 0098 0A       		.uleb128 0xa
 2365 0099 2E       		.uleb128 0x2e
 2366 009a 00       		.byte	0
 2367 009b 3F       		.uleb128 0x3f
 2368 009c 0C       		.uleb128 0xc
 2369 009d 03       		.uleb128 0x3
 2370 009e 0E       		.uleb128 0xe
 2371 009f 3A       		.uleb128 0x3a
 2372 00a0 0B       		.uleb128 0xb
 2373 00a1 3B       		.uleb128 0x3b
 2374 00a2 05       		.uleb128 0x5
 2375 00a3 27       		.uleb128 0x27
 2376 00a4 0C       		.uleb128 0xc
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 63


 2377 00a5 11       		.uleb128 0x11
 2378 00a6 01       		.uleb128 0x1
 2379 00a7 12       		.uleb128 0x12
 2380 00a8 01       		.uleb128 0x1
 2381 00a9 40       		.uleb128 0x40
 2382 00aa 06       		.uleb128 0x6
 2383 00ab 9742     		.uleb128 0x2117
 2384 00ad 0C       		.uleb128 0xc
 2385 00ae 00       		.byte	0
 2386 00af 00       		.byte	0
 2387 00b0 0B       		.uleb128 0xb
 2388 00b1 2E       		.uleb128 0x2e
 2389 00b2 01       		.byte	0x1
 2390 00b3 3F       		.uleb128 0x3f
 2391 00b4 0C       		.uleb128 0xc
 2392 00b5 03       		.uleb128 0x3
 2393 00b6 0E       		.uleb128 0xe
 2394 00b7 3A       		.uleb128 0x3a
 2395 00b8 0B       		.uleb128 0xb
 2396 00b9 3B       		.uleb128 0x3b
 2397 00ba 05       		.uleb128 0x5
 2398 00bb 27       		.uleb128 0x27
 2399 00bc 0C       		.uleb128 0xc
 2400 00bd 11       		.uleb128 0x11
 2401 00be 01       		.uleb128 0x1
 2402 00bf 12       		.uleb128 0x12
 2403 00c0 01       		.uleb128 0x1
 2404 00c1 40       		.uleb128 0x40
 2405 00c2 06       		.uleb128 0x6
 2406 00c3 9742     		.uleb128 0x2117
 2407 00c5 0C       		.uleb128 0xc
 2408 00c6 01       		.uleb128 0x1
 2409 00c7 13       		.uleb128 0x13
 2410 00c8 00       		.byte	0
 2411 00c9 00       		.byte	0
 2412 00ca 0C       		.uleb128 0xc
 2413 00cb 05       		.uleb128 0x5
 2414 00cc 00       		.byte	0
 2415 00cd 03       		.uleb128 0x3
 2416 00ce 0E       		.uleb128 0xe
 2417 00cf 3A       		.uleb128 0x3a
 2418 00d0 0B       		.uleb128 0xb
 2419 00d1 3B       		.uleb128 0x3b
 2420 00d2 05       		.uleb128 0x5
 2421 00d3 49       		.uleb128 0x49
 2422 00d4 13       		.uleb128 0x13
 2423 00d5 02       		.uleb128 0x2
 2424 00d6 0A       		.uleb128 0xa
 2425 00d7 00       		.byte	0
 2426 00d8 00       		.byte	0
 2427 00d9 0D       		.uleb128 0xd
 2428 00da 2E       		.uleb128 0x2e
 2429 00db 01       		.byte	0x1
 2430 00dc 3F       		.uleb128 0x3f
 2431 00dd 0C       		.uleb128 0xc
 2432 00de 03       		.uleb128 0x3
 2433 00df 0E       		.uleb128 0xe
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 64


 2434 00e0 3A       		.uleb128 0x3a
 2435 00e1 0B       		.uleb128 0xb
 2436 00e2 3B       		.uleb128 0x3b
 2437 00e3 05       		.uleb128 0x5
 2438 00e4 27       		.uleb128 0x27
 2439 00e5 0C       		.uleb128 0xc
 2440 00e6 49       		.uleb128 0x49
 2441 00e7 13       		.uleb128 0x13
 2442 00e8 11       		.uleb128 0x11
 2443 00e9 01       		.uleb128 0x1
 2444 00ea 12       		.uleb128 0x12
 2445 00eb 01       		.uleb128 0x1
 2446 00ec 40       		.uleb128 0x40
 2447 00ed 06       		.uleb128 0x6
 2448 00ee 9642     		.uleb128 0x2116
 2449 00f0 0C       		.uleb128 0xc
 2450 00f1 01       		.uleb128 0x1
 2451 00f2 13       		.uleb128 0x13
 2452 00f3 00       		.byte	0
 2453 00f4 00       		.byte	0
 2454 00f5 0E       		.uleb128 0xe
 2455 00f6 34       		.uleb128 0x34
 2456 00f7 00       		.byte	0
 2457 00f8 03       		.uleb128 0x3
 2458 00f9 0E       		.uleb128 0xe
 2459 00fa 3A       		.uleb128 0x3a
 2460 00fb 0B       		.uleb128 0xb
 2461 00fc 3B       		.uleb128 0x3b
 2462 00fd 05       		.uleb128 0x5
 2463 00fe 49       		.uleb128 0x49
 2464 00ff 13       		.uleb128 0x13
 2465 0100 02       		.uleb128 0x2
 2466 0101 0A       		.uleb128 0xa
 2467 0102 00       		.byte	0
 2468 0103 00       		.byte	0
 2469 0104 0F       		.uleb128 0xf
 2470 0105 2E       		.uleb128 0x2e
 2471 0106 01       		.byte	0x1
 2472 0107 3F       		.uleb128 0x3f
 2473 0108 0C       		.uleb128 0xc
 2474 0109 03       		.uleb128 0x3
 2475 010a 0E       		.uleb128 0xe
 2476 010b 3A       		.uleb128 0x3a
 2477 010c 0B       		.uleb128 0xb
 2478 010d 3B       		.uleb128 0x3b
 2479 010e 05       		.uleb128 0x5
 2480 010f 27       		.uleb128 0x27
 2481 0110 0C       		.uleb128 0xc
 2482 0111 11       		.uleb128 0x11
 2483 0112 01       		.uleb128 0x1
 2484 0113 12       		.uleb128 0x12
 2485 0114 01       		.uleb128 0x1
 2486 0115 40       		.uleb128 0x40
 2487 0116 06       		.uleb128 0x6
 2488 0117 9642     		.uleb128 0x2116
 2489 0119 0C       		.uleb128 0xc
 2490 011a 01       		.uleb128 0x1
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 65


 2491 011b 13       		.uleb128 0x13
 2492 011c 00       		.byte	0
 2493 011d 00       		.byte	0
 2494 011e 10       		.uleb128 0x10
 2495 011f 2E       		.uleb128 0x2e
 2496 0120 00       		.byte	0
 2497 0121 3F       		.uleb128 0x3f
 2498 0122 0C       		.uleb128 0xc
 2499 0123 03       		.uleb128 0x3
 2500 0124 0E       		.uleb128 0xe
 2501 0125 3A       		.uleb128 0x3a
 2502 0126 0B       		.uleb128 0xb
 2503 0127 3B       		.uleb128 0x3b
 2504 0128 05       		.uleb128 0x5
 2505 0129 27       		.uleb128 0x27
 2506 012a 0C       		.uleb128 0xc
 2507 012b 11       		.uleb128 0x11
 2508 012c 01       		.uleb128 0x1
 2509 012d 12       		.uleb128 0x12
 2510 012e 01       		.uleb128 0x1
 2511 012f 40       		.uleb128 0x40
 2512 0130 06       		.uleb128 0x6
 2513 0131 9642     		.uleb128 0x2116
 2514 0133 0C       		.uleb128 0xc
 2515 0134 00       		.byte	0
 2516 0135 00       		.byte	0
 2517 0136 11       		.uleb128 0x11
 2518 0137 0F       		.uleb128 0xf
 2519 0138 00       		.byte	0
 2520 0139 0B       		.uleb128 0xb
 2521 013a 0B       		.uleb128 0xb
 2522 013b 49       		.uleb128 0x49
 2523 013c 13       		.uleb128 0x13
 2524 013d 00       		.byte	0
 2525 013e 00       		.byte	0
 2526 013f 12       		.uleb128 0x12
 2527 0140 26       		.uleb128 0x26
 2528 0141 00       		.byte	0
 2529 0142 49       		.uleb128 0x49
 2530 0143 13       		.uleb128 0x13
 2531 0144 00       		.byte	0
 2532 0145 00       		.byte	0
 2533 0146 13       		.uleb128 0x13
 2534 0147 34       		.uleb128 0x34
 2535 0148 00       		.byte	0
 2536 0149 03       		.uleb128 0x3
 2537 014a 0E       		.uleb128 0xe
 2538 014b 3A       		.uleb128 0x3a
 2539 014c 0B       		.uleb128 0xb
 2540 014d 3B       		.uleb128 0x3b
 2541 014e 0B       		.uleb128 0xb
 2542 014f 49       		.uleb128 0x49
 2543 0150 13       		.uleb128 0x13
 2544 0151 3F       		.uleb128 0x3f
 2545 0152 0C       		.uleb128 0xc
 2546 0153 02       		.uleb128 0x2
 2547 0154 0A       		.uleb128 0xa
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 66


 2548 0155 00       		.byte	0
 2549 0156 00       		.byte	0
 2550 0157 14       		.uleb128 0x14
 2551 0158 01       		.uleb128 0x1
 2552 0159 01       		.byte	0x1
 2553 015a 49       		.uleb128 0x49
 2554 015b 13       		.uleb128 0x13
 2555 015c 01       		.uleb128 0x1
 2556 015d 13       		.uleb128 0x13
 2557 015e 00       		.byte	0
 2558 015f 00       		.byte	0
 2559 0160 15       		.uleb128 0x15
 2560 0161 21       		.uleb128 0x21
 2561 0162 00       		.byte	0
 2562 0163 49       		.uleb128 0x49
 2563 0164 13       		.uleb128 0x13
 2564 0165 2F       		.uleb128 0x2f
 2565 0166 0B       		.uleb128 0xb
 2566 0167 00       		.byte	0
 2567 0168 00       		.byte	0
 2568 0169 00       		.byte	0
 2569              		.section	.debug_loc,"",%progbits
 2570              	.Ldebug_loc0:
 2571              	.LLST0:
 2572 0000 00000000 		.4byte	.LFB0
 2573 0004 02000000 		.4byte	.LCFI0
 2574 0008 0200     		.2byte	0x2
 2575 000a 7D       		.byte	0x7d
 2576 000b 00       		.sleb128 0
 2577 000c 02000000 		.4byte	.LCFI0
 2578 0010 04000000 		.4byte	.LCFI1
 2579 0014 0200     		.2byte	0x2
 2580 0016 7D       		.byte	0x7d
 2581 0017 08       		.sleb128 8
 2582 0018 04000000 		.4byte	.LCFI1
 2583 001c E4000000 		.4byte	.LFE0
 2584 0020 0200     		.2byte	0x2
 2585 0022 77       		.byte	0x77
 2586 0023 08       		.sleb128 8
 2587 0024 00000000 		.4byte	0
 2588 0028 00000000 		.4byte	0
 2589              	.LLST1:
 2590 002c 00000000 		.4byte	.LFB1
 2591 0030 02000000 		.4byte	.LCFI2
 2592 0034 0200     		.2byte	0x2
 2593 0036 7D       		.byte	0x7d
 2594 0037 00       		.sleb128 0
 2595 0038 02000000 		.4byte	.LCFI2
 2596 003c 04000000 		.4byte	.LCFI3
 2597 0040 0200     		.2byte	0x2
 2598 0042 7D       		.byte	0x7d
 2599 0043 08       		.sleb128 8
 2600 0044 04000000 		.4byte	.LCFI3
 2601 0048 06000000 		.4byte	.LCFI4
 2602 004c 0200     		.2byte	0x2
 2603 004e 7D       		.byte	0x7d
 2604 004f 10       		.sleb128 16
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 67


 2605 0050 06000000 		.4byte	.LCFI4
 2606 0054 7A000000 		.4byte	.LFE1
 2607 0058 0200     		.2byte	0x2
 2608 005a 77       		.byte	0x77
 2609 005b 10       		.sleb128 16
 2610 005c 00000000 		.4byte	0
 2611 0060 00000000 		.4byte	0
 2612              	.LLST2:
 2613 0064 00000000 		.4byte	.LFB2
 2614 0068 02000000 		.4byte	.LCFI5
 2615 006c 0200     		.2byte	0x2
 2616 006e 7D       		.byte	0x7d
 2617 006f 00       		.sleb128 0
 2618 0070 02000000 		.4byte	.LCFI5
 2619 0074 04000000 		.4byte	.LCFI6
 2620 0078 0200     		.2byte	0x2
 2621 007a 7D       		.byte	0x7d
 2622 007b 08       		.sleb128 8
 2623 007c 04000000 		.4byte	.LCFI6
 2624 0080 2A000000 		.4byte	.LFE2
 2625 0084 0200     		.2byte	0x2
 2626 0086 77       		.byte	0x77
 2627 0087 08       		.sleb128 8
 2628 0088 00000000 		.4byte	0
 2629 008c 00000000 		.4byte	0
 2630              	.LLST3:
 2631 0090 00000000 		.4byte	.LFB3
 2632 0094 02000000 		.4byte	.LCFI7
 2633 0098 0200     		.2byte	0x2
 2634 009a 7D       		.byte	0x7d
 2635 009b 00       		.sleb128 0
 2636 009c 02000000 		.4byte	.LCFI7
 2637 00a0 04000000 		.4byte	.LCFI8
 2638 00a4 0200     		.2byte	0x2
 2639 00a6 7D       		.byte	0x7d
 2640 00a7 08       		.sleb128 8
 2641 00a8 04000000 		.4byte	.LCFI8
 2642 00ac 06000000 		.4byte	.LCFI9
 2643 00b0 0200     		.2byte	0x2
 2644 00b2 7D       		.byte	0x7d
 2645 00b3 10       		.sleb128 16
 2646 00b4 06000000 		.4byte	.LCFI9
 2647 00b8 5E000000 		.4byte	.LFE3
 2648 00bc 0200     		.2byte	0x2
 2649 00be 77       		.byte	0x77
 2650 00bf 10       		.sleb128 16
 2651 00c0 00000000 		.4byte	0
 2652 00c4 00000000 		.4byte	0
 2653              	.LLST4:
 2654 00c8 00000000 		.4byte	.LFB4
 2655 00cc 02000000 		.4byte	.LCFI10
 2656 00d0 0200     		.2byte	0x2
 2657 00d2 7D       		.byte	0x7d
 2658 00d3 00       		.sleb128 0
 2659 00d4 02000000 		.4byte	.LCFI10
 2660 00d8 04000000 		.4byte	.LCFI11
 2661 00dc 0200     		.2byte	0x2
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 68


 2662 00de 7D       		.byte	0x7d
 2663 00df 04       		.sleb128 4
 2664 00e0 04000000 		.4byte	.LCFI11
 2665 00e4 18000000 		.4byte	.LFE4
 2666 00e8 0200     		.2byte	0x2
 2667 00ea 77       		.byte	0x77
 2668 00eb 04       		.sleb128 4
 2669 00ec 00000000 		.4byte	0
 2670 00f0 00000000 		.4byte	0
 2671              	.LLST5:
 2672 00f4 00000000 		.4byte	.LFB5
 2673 00f8 02000000 		.4byte	.LCFI12
 2674 00fc 0200     		.2byte	0x2
 2675 00fe 7D       		.byte	0x7d
 2676 00ff 00       		.sleb128 0
 2677 0100 02000000 		.4byte	.LCFI12
 2678 0104 04000000 		.4byte	.LCFI13
 2679 0108 0200     		.2byte	0x2
 2680 010a 7D       		.byte	0x7d
 2681 010b 04       		.sleb128 4
 2682 010c 04000000 		.4byte	.LCFI13
 2683 0110 18000000 		.4byte	.LFE5
 2684 0114 0200     		.2byte	0x2
 2685 0116 77       		.byte	0x77
 2686 0117 04       		.sleb128 4
 2687 0118 00000000 		.4byte	0
 2688 011c 00000000 		.4byte	0
 2689              	.LLST6:
 2690 0120 00000000 		.4byte	.LFB6
 2691 0124 02000000 		.4byte	.LCFI14
 2692 0128 0200     		.2byte	0x2
 2693 012a 7D       		.byte	0x7d
 2694 012b 00       		.sleb128 0
 2695 012c 02000000 		.4byte	.LCFI14
 2696 0130 04000000 		.4byte	.LCFI15
 2697 0134 0200     		.2byte	0x2
 2698 0136 7D       		.byte	0x7d
 2699 0137 04       		.sleb128 4
 2700 0138 04000000 		.4byte	.LCFI15
 2701 013c 18000000 		.4byte	.LFE6
 2702 0140 0200     		.2byte	0x2
 2703 0142 77       		.byte	0x77
 2704 0143 04       		.sleb128 4
 2705 0144 00000000 		.4byte	0
 2706 0148 00000000 		.4byte	0
 2707              	.LLST7:
 2708 014c 00000000 		.4byte	.LFB7
 2709 0150 02000000 		.4byte	.LCFI16
 2710 0154 0200     		.2byte	0x2
 2711 0156 7D       		.byte	0x7d
 2712 0157 00       		.sleb128 0
 2713 0158 02000000 		.4byte	.LCFI16
 2714 015c 04000000 		.4byte	.LCFI17
 2715 0160 0200     		.2byte	0x2
 2716 0162 7D       		.byte	0x7d
 2717 0163 04       		.sleb128 4
 2718 0164 04000000 		.4byte	.LCFI17
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 69


 2719 0168 18000000 		.4byte	.LFE7
 2720 016c 0200     		.2byte	0x2
 2721 016e 77       		.byte	0x77
 2722 016f 04       		.sleb128 4
 2723 0170 00000000 		.4byte	0
 2724 0174 00000000 		.4byte	0
 2725              	.LLST8:
 2726 0178 00000000 		.4byte	.LFB8
 2727 017c 02000000 		.4byte	.LCFI18
 2728 0180 0200     		.2byte	0x2
 2729 0182 7D       		.byte	0x7d
 2730 0183 00       		.sleb128 0
 2731 0184 02000000 		.4byte	.LCFI18
 2732 0188 04000000 		.4byte	.LCFI19
 2733 018c 0200     		.2byte	0x2
 2734 018e 7D       		.byte	0x7d
 2735 018f 04       		.sleb128 4
 2736 0190 04000000 		.4byte	.LCFI19
 2737 0194 06000000 		.4byte	.LCFI20
 2738 0198 0200     		.2byte	0x2
 2739 019a 7D       		.byte	0x7d
 2740 019b 10       		.sleb128 16
 2741 019c 06000000 		.4byte	.LCFI20
 2742 01a0 20000000 		.4byte	.LFE8
 2743 01a4 0200     		.2byte	0x2
 2744 01a6 77       		.byte	0x77
 2745 01a7 10       		.sleb128 16
 2746 01a8 00000000 		.4byte	0
 2747 01ac 00000000 		.4byte	0
 2748              	.LLST9:
 2749 01b0 00000000 		.4byte	.LFB9
 2750 01b4 02000000 		.4byte	.LCFI21
 2751 01b8 0200     		.2byte	0x2
 2752 01ba 7D       		.byte	0x7d
 2753 01bb 00       		.sleb128 0
 2754 01bc 02000000 		.4byte	.LCFI21
 2755 01c0 04000000 		.4byte	.LCFI22
 2756 01c4 0200     		.2byte	0x2
 2757 01c6 7D       		.byte	0x7d
 2758 01c7 04       		.sleb128 4
 2759 01c8 04000000 		.4byte	.LCFI22
 2760 01cc 06000000 		.4byte	.LCFI23
 2761 01d0 0200     		.2byte	0x2
 2762 01d2 7D       		.byte	0x7d
 2763 01d3 10       		.sleb128 16
 2764 01d4 06000000 		.4byte	.LCFI23
 2765 01d8 20000000 		.4byte	.LFE9
 2766 01dc 0200     		.2byte	0x2
 2767 01de 77       		.byte	0x77
 2768 01df 10       		.sleb128 16
 2769 01e0 00000000 		.4byte	0
 2770 01e4 00000000 		.4byte	0
 2771              	.LLST10:
 2772 01e8 00000000 		.4byte	.LFB10
 2773 01ec 02000000 		.4byte	.LCFI24
 2774 01f0 0200     		.2byte	0x2
 2775 01f2 7D       		.byte	0x7d
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 70


 2776 01f3 00       		.sleb128 0
 2777 01f4 02000000 		.4byte	.LCFI24
 2778 01f8 04000000 		.4byte	.LCFI25
 2779 01fc 0200     		.2byte	0x2
 2780 01fe 7D       		.byte	0x7d
 2781 01ff 08       		.sleb128 8
 2782 0200 04000000 		.4byte	.LCFI25
 2783 0204 06000000 		.4byte	.LCFI26
 2784 0208 0200     		.2byte	0x2
 2785 020a 7D       		.byte	0x7d
 2786 020b 10       		.sleb128 16
 2787 020c 06000000 		.4byte	.LCFI26
 2788 0210 4A000000 		.4byte	.LFE10
 2789 0214 0200     		.2byte	0x2
 2790 0216 77       		.byte	0x77
 2791 0217 10       		.sleb128 16
 2792 0218 00000000 		.4byte	0
 2793 021c 00000000 		.4byte	0
 2794              	.LLST11:
 2795 0220 00000000 		.4byte	.LFB11
 2796 0224 02000000 		.4byte	.LCFI27
 2797 0228 0200     		.2byte	0x2
 2798 022a 7D       		.byte	0x7d
 2799 022b 00       		.sleb128 0
 2800 022c 02000000 		.4byte	.LCFI27
 2801 0230 04000000 		.4byte	.LCFI28
 2802 0234 0200     		.2byte	0x2
 2803 0236 7D       		.byte	0x7d
 2804 0237 08       		.sleb128 8
 2805 0238 04000000 		.4byte	.LCFI28
 2806 023c 06000000 		.4byte	.LCFI29
 2807 0240 0200     		.2byte	0x2
 2808 0242 7D       		.byte	0x7d
 2809 0243 10       		.sleb128 16
 2810 0244 06000000 		.4byte	.LCFI29
 2811 0248 4A000000 		.4byte	.LFE11
 2812 024c 0200     		.2byte	0x2
 2813 024e 77       		.byte	0x77
 2814 024f 10       		.sleb128 16
 2815 0250 00000000 		.4byte	0
 2816 0254 00000000 		.4byte	0
 2817              	.LLST12:
 2818 0258 00000000 		.4byte	.LFB12
 2819 025c 02000000 		.4byte	.LCFI30
 2820 0260 0200     		.2byte	0x2
 2821 0262 7D       		.byte	0x7d
 2822 0263 00       		.sleb128 0
 2823 0264 02000000 		.4byte	.LCFI30
 2824 0268 04000000 		.4byte	.LCFI31
 2825 026c 0200     		.2byte	0x2
 2826 026e 7D       		.byte	0x7d
 2827 026f 08       		.sleb128 8
 2828 0270 04000000 		.4byte	.LCFI31
 2829 0274 06000000 		.4byte	.LCFI32
 2830 0278 0200     		.2byte	0x2
 2831 027a 7D       		.byte	0x7d
 2832 027b 18       		.sleb128 24
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 71


 2833 027c 06000000 		.4byte	.LCFI32
 2834 0280 8E010000 		.4byte	.LFE12
 2835 0284 0200     		.2byte	0x2
 2836 0286 77       		.byte	0x77
 2837 0287 18       		.sleb128 24
 2838 0288 00000000 		.4byte	0
 2839 028c 00000000 		.4byte	0
 2840              	.LLST13:
 2841 0290 00000000 		.4byte	.LFB13
 2842 0294 02000000 		.4byte	.LCFI33
 2843 0298 0200     		.2byte	0x2
 2844 029a 7D       		.byte	0x7d
 2845 029b 00       		.sleb128 0
 2846 029c 02000000 		.4byte	.LCFI33
 2847 02a0 04000000 		.4byte	.LCFI34
 2848 02a4 0200     		.2byte	0x2
 2849 02a6 7D       		.byte	0x7d
 2850 02a7 08       		.sleb128 8
 2851 02a8 04000000 		.4byte	.LCFI34
 2852 02ac 06000000 		.4byte	.LCFI35
 2853 02b0 0200     		.2byte	0x2
 2854 02b2 7D       		.byte	0x7d
 2855 02b3 10       		.sleb128 16
 2856 02b4 06000000 		.4byte	.LCFI35
 2857 02b8 AA000000 		.4byte	.LFE13
 2858 02bc 0200     		.2byte	0x2
 2859 02be 77       		.byte	0x77
 2860 02bf 10       		.sleb128 16
 2861 02c0 00000000 		.4byte	0
 2862 02c4 00000000 		.4byte	0
 2863              	.LLST14:
 2864 02c8 00000000 		.4byte	.LFB14
 2865 02cc 02000000 		.4byte	.LCFI36
 2866 02d0 0200     		.2byte	0x2
 2867 02d2 7D       		.byte	0x7d
 2868 02d3 00       		.sleb128 0
 2869 02d4 02000000 		.4byte	.LCFI36
 2870 02d8 04000000 		.4byte	.LCFI37
 2871 02dc 0200     		.2byte	0x2
 2872 02de 7D       		.byte	0x7d
 2873 02df 08       		.sleb128 8
 2874 02e0 04000000 		.4byte	.LCFI37
 2875 02e4 06000000 		.4byte	.LCFI38
 2876 02e8 0200     		.2byte	0x2
 2877 02ea 7D       		.byte	0x7d
 2878 02eb 10       		.sleb128 16
 2879 02ec 06000000 		.4byte	.LCFI38
 2880 02f0 9A000000 		.4byte	.LFE14
 2881 02f4 0200     		.2byte	0x2
 2882 02f6 77       		.byte	0x77
 2883 02f7 10       		.sleb128 16
 2884 02f8 00000000 		.4byte	0
 2885 02fc 00000000 		.4byte	0
 2886              	.LLST15:
 2887 0300 00000000 		.4byte	.LFB15
 2888 0304 02000000 		.4byte	.LCFI39
 2889 0308 0200     		.2byte	0x2
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 72


 2890 030a 7D       		.byte	0x7d
 2891 030b 00       		.sleb128 0
 2892 030c 02000000 		.4byte	.LCFI39
 2893 0310 04000000 		.4byte	.LCFI40
 2894 0314 0200     		.2byte	0x2
 2895 0316 7D       		.byte	0x7d
 2896 0317 08       		.sleb128 8
 2897 0318 04000000 		.4byte	.LCFI40
 2898 031c 06000000 		.4byte	.LCFI41
 2899 0320 0200     		.2byte	0x2
 2900 0322 7D       		.byte	0x7d
 2901 0323 10       		.sleb128 16
 2902 0324 06000000 		.4byte	.LCFI41
 2903 0328 9A000000 		.4byte	.LFE15
 2904 032c 0200     		.2byte	0x2
 2905 032e 77       		.byte	0x77
 2906 032f 10       		.sleb128 16
 2907 0330 00000000 		.4byte	0
 2908 0334 00000000 		.4byte	0
 2909              	.LLST16:
 2910 0338 00000000 		.4byte	.LFB16
 2911 033c 02000000 		.4byte	.LCFI42
 2912 0340 0200     		.2byte	0x2
 2913 0342 7D       		.byte	0x7d
 2914 0343 00       		.sleb128 0
 2915 0344 02000000 		.4byte	.LCFI42
 2916 0348 04000000 		.4byte	.LCFI43
 2917 034c 0200     		.2byte	0x2
 2918 034e 7D       		.byte	0x7d
 2919 034f 08       		.sleb128 8
 2920 0350 04000000 		.4byte	.LCFI43
 2921 0354 58000000 		.4byte	.LFE16
 2922 0358 0200     		.2byte	0x2
 2923 035a 77       		.byte	0x77
 2924 035b 08       		.sleb128 8
 2925 035c 00000000 		.4byte	0
 2926 0360 00000000 		.4byte	0
 2927              	.LLST17:
 2928 0364 00000000 		.4byte	.LFB17
 2929 0368 02000000 		.4byte	.LCFI44
 2930 036c 0200     		.2byte	0x2
 2931 036e 7D       		.byte	0x7d
 2932 036f 00       		.sleb128 0
 2933 0370 02000000 		.4byte	.LCFI44
 2934 0374 04000000 		.4byte	.LCFI45
 2935 0378 0200     		.2byte	0x2
 2936 037a 7D       		.byte	0x7d
 2937 037b 08       		.sleb128 8
 2938 037c 04000000 		.4byte	.LCFI45
 2939 0380 06000000 		.4byte	.LCFI46
 2940 0384 0200     		.2byte	0x2
 2941 0386 7D       		.byte	0x7d
 2942 0387 10       		.sleb128 16
 2943 0388 06000000 		.4byte	.LCFI46
 2944 038c A4000000 		.4byte	.LFE17
 2945 0390 0200     		.2byte	0x2
 2946 0392 77       		.byte	0x77
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 73


 2947 0393 10       		.sleb128 16
 2948 0394 00000000 		.4byte	0
 2949 0398 00000000 		.4byte	0
 2950              	.LLST18:
 2951 039c 00000000 		.4byte	.LFB18
 2952 03a0 02000000 		.4byte	.LCFI47
 2953 03a4 0200     		.2byte	0x2
 2954 03a6 7D       		.byte	0x7d
 2955 03a7 00       		.sleb128 0
 2956 03a8 02000000 		.4byte	.LCFI47
 2957 03ac 04000000 		.4byte	.LCFI48
 2958 03b0 0200     		.2byte	0x2
 2959 03b2 7D       		.byte	0x7d
 2960 03b3 08       		.sleb128 8
 2961 03b4 04000000 		.4byte	.LCFI48
 2962 03b8 06000000 		.4byte	.LCFI49
 2963 03bc 0200     		.2byte	0x2
 2964 03be 7D       		.byte	0x7d
 2965 03bf 18       		.sleb128 24
 2966 03c0 06000000 		.4byte	.LCFI49
 2967 03c4 40000000 		.4byte	.LFE18
 2968 03c8 0200     		.2byte	0x2
 2969 03ca 77       		.byte	0x77
 2970 03cb 18       		.sleb128 24
 2971 03cc 00000000 		.4byte	0
 2972 03d0 00000000 		.4byte	0
 2973              	.LLST19:
 2974 03d4 00000000 		.4byte	.LFB19
 2975 03d8 02000000 		.4byte	.LCFI50
 2976 03dc 0200     		.2byte	0x2
 2977 03de 7D       		.byte	0x7d
 2978 03df 00       		.sleb128 0
 2979 03e0 02000000 		.4byte	.LCFI50
 2980 03e4 04000000 		.4byte	.LCFI51
 2981 03e8 0200     		.2byte	0x2
 2982 03ea 7D       		.byte	0x7d
 2983 03eb 08       		.sleb128 8
 2984 03ec 04000000 		.4byte	.LCFI51
 2985 03f0 06000000 		.4byte	.LCFI52
 2986 03f4 0200     		.2byte	0x2
 2987 03f6 7D       		.byte	0x7d
 2988 03f7 10       		.sleb128 16
 2989 03f8 06000000 		.4byte	.LCFI52
 2990 03fc 76000000 		.4byte	.LFE19
 2991 0400 0200     		.2byte	0x2
 2992 0402 77       		.byte	0x77
 2993 0403 10       		.sleb128 16
 2994 0404 00000000 		.4byte	0
 2995 0408 00000000 		.4byte	0
 2996              	.LLST20:
 2997 040c 00000000 		.4byte	.LFB20
 2998 0410 02000000 		.4byte	.LCFI53
 2999 0414 0200     		.2byte	0x2
 3000 0416 7D       		.byte	0x7d
 3001 0417 00       		.sleb128 0
 3002 0418 02000000 		.4byte	.LCFI53
 3003 041c 04000000 		.4byte	.LCFI54
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 74


 3004 0420 0200     		.2byte	0x2
 3005 0422 7D       		.byte	0x7d
 3006 0423 08       		.sleb128 8
 3007 0424 04000000 		.4byte	.LCFI54
 3008 0428 0E000000 		.4byte	.LFE20
 3009 042c 0200     		.2byte	0x2
 3010 042e 77       		.byte	0x77
 3011 042f 08       		.sleb128 8
 3012 0430 00000000 		.4byte	0
 3013 0434 00000000 		.4byte	0
 3014              	.LLST21:
 3015 0438 00000000 		.4byte	.LFB21
 3016 043c 02000000 		.4byte	.LCFI55
 3017 0440 0200     		.2byte	0x2
 3018 0442 7D       		.byte	0x7d
 3019 0443 00       		.sleb128 0
 3020 0444 02000000 		.4byte	.LCFI55
 3021 0448 04000000 		.4byte	.LCFI56
 3022 044c 0200     		.2byte	0x2
 3023 044e 7D       		.byte	0x7d
 3024 044f 08       		.sleb128 8
 3025 0450 04000000 		.4byte	.LCFI56
 3026 0454 0E000000 		.4byte	.LFE21
 3027 0458 0200     		.2byte	0x2
 3028 045a 77       		.byte	0x77
 3029 045b 08       		.sleb128 8
 3030 045c 00000000 		.4byte	0
 3031 0460 00000000 		.4byte	0
 3032              	.LLST22:
 3033 0464 00000000 		.4byte	.LFB22
 3034 0468 02000000 		.4byte	.LCFI57
 3035 046c 0200     		.2byte	0x2
 3036 046e 7D       		.byte	0x7d
 3037 046f 00       		.sleb128 0
 3038 0470 02000000 		.4byte	.LCFI57
 3039 0474 04000000 		.4byte	.LCFI58
 3040 0478 0200     		.2byte	0x2
 3041 047a 7D       		.byte	0x7d
 3042 047b 04       		.sleb128 4
 3043 047c 04000000 		.4byte	.LCFI58
 3044 0480 06000000 		.4byte	.LCFI59
 3045 0484 0200     		.2byte	0x2
 3046 0486 7D       		.byte	0x7d
 3047 0487 10       		.sleb128 16
 3048 0488 06000000 		.4byte	.LCFI59
 3049 048c 32000000 		.4byte	.LFE22
 3050 0490 0200     		.2byte	0x2
 3051 0492 77       		.byte	0x77
 3052 0493 10       		.sleb128 16
 3053 0494 00000000 		.4byte	0
 3054 0498 00000000 		.4byte	0
 3055              	.LLST23:
 3056 049c 00000000 		.4byte	.LFB23
 3057 04a0 02000000 		.4byte	.LCFI60
 3058 04a4 0200     		.2byte	0x2
 3059 04a6 7D       		.byte	0x7d
 3060 04a7 00       		.sleb128 0
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 75


 3061 04a8 02000000 		.4byte	.LCFI60
 3062 04ac 04000000 		.4byte	.LCFI61
 3063 04b0 0200     		.2byte	0x2
 3064 04b2 7D       		.byte	0x7d
 3065 04b3 08       		.sleb128 8
 3066 04b4 04000000 		.4byte	.LCFI61
 3067 04b8 06000000 		.4byte	.LCFI62
 3068 04bc 0200     		.2byte	0x2
 3069 04be 7D       		.byte	0x7d
 3070 04bf 10       		.sleb128 16
 3071 04c0 06000000 		.4byte	.LCFI62
 3072 04c4 88000000 		.4byte	.LFE23
 3073 04c8 0200     		.2byte	0x2
 3074 04ca 77       		.byte	0x77
 3075 04cb 10       		.sleb128 16
 3076 04cc 00000000 		.4byte	0
 3077 04d0 00000000 		.4byte	0
 3078              		.section	.debug_aranges,"",%progbits
 3079 0000 D4000000 		.4byte	0xd4
 3080 0004 0200     		.2byte	0x2
 3081 0006 00000000 		.4byte	.Ldebug_info0
 3082 000a 04       		.byte	0x4
 3083 000b 00       		.byte	0
 3084 000c 0000     		.2byte	0
 3085 000e 0000     		.2byte	0
 3086 0010 00000000 		.4byte	.LFB0
 3087 0014 E4000000 		.4byte	.LFE0-.LFB0
 3088 0018 00000000 		.4byte	.LFB1
 3089 001c 7A000000 		.4byte	.LFE1-.LFB1
 3090 0020 00000000 		.4byte	.LFB2
 3091 0024 2A000000 		.4byte	.LFE2-.LFB2
 3092 0028 00000000 		.4byte	.LFB3
 3093 002c 5E000000 		.4byte	.LFE3-.LFB3
 3094 0030 00000000 		.4byte	.LFB4
 3095 0034 18000000 		.4byte	.LFE4-.LFB4
 3096 0038 00000000 		.4byte	.LFB5
 3097 003c 18000000 		.4byte	.LFE5-.LFB5
 3098 0040 00000000 		.4byte	.LFB6
 3099 0044 18000000 		.4byte	.LFE6-.LFB6
 3100 0048 00000000 		.4byte	.LFB7
 3101 004c 18000000 		.4byte	.LFE7-.LFB7
 3102 0050 00000000 		.4byte	.LFB8
 3103 0054 20000000 		.4byte	.LFE8-.LFB8
 3104 0058 00000000 		.4byte	.LFB9
 3105 005c 20000000 		.4byte	.LFE9-.LFB9
 3106 0060 00000000 		.4byte	.LFB10
 3107 0064 4A000000 		.4byte	.LFE10-.LFB10
 3108 0068 00000000 		.4byte	.LFB11
 3109 006c 4A000000 		.4byte	.LFE11-.LFB11
 3110 0070 00000000 		.4byte	.LFB12
 3111 0074 8E010000 		.4byte	.LFE12-.LFB12
 3112 0078 00000000 		.4byte	.LFB13
 3113 007c AA000000 		.4byte	.LFE13-.LFB13
 3114 0080 00000000 		.4byte	.LFB14
 3115 0084 9A000000 		.4byte	.LFE14-.LFB14
 3116 0088 00000000 		.4byte	.LFB15
 3117 008c 9A000000 		.4byte	.LFE15-.LFB15
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 76


 3118 0090 00000000 		.4byte	.LFB16
 3119 0094 58000000 		.4byte	.LFE16-.LFB16
 3120 0098 00000000 		.4byte	.LFB17
 3121 009c A4000000 		.4byte	.LFE17-.LFB17
 3122 00a0 00000000 		.4byte	.LFB18
 3123 00a4 40000000 		.4byte	.LFE18-.LFB18
 3124 00a8 00000000 		.4byte	.LFB19
 3125 00ac 76000000 		.4byte	.LFE19-.LFB19
 3126 00b0 00000000 		.4byte	.LFB20
 3127 00b4 0E000000 		.4byte	.LFE20-.LFB20
 3128 00b8 00000000 		.4byte	.LFB21
 3129 00bc 0E000000 		.4byte	.LFE21-.LFB21
 3130 00c0 00000000 		.4byte	.LFB22
 3131 00c4 32000000 		.4byte	.LFE22-.LFB22
 3132 00c8 00000000 		.4byte	.LFB23
 3133 00cc 88000000 		.4byte	.LFE23-.LFB23
 3134 00d0 00000000 		.4byte	0
 3135 00d4 00000000 		.4byte	0
 3136              		.section	.debug_ranges,"",%progbits
 3137              	.Ldebug_ranges0:
 3138 0000 00000000 		.4byte	.LFB0
 3139 0004 E4000000 		.4byte	.LFE0
 3140 0008 00000000 		.4byte	.LFB1
 3141 000c 7A000000 		.4byte	.LFE1
 3142 0010 00000000 		.4byte	.LFB2
 3143 0014 2A000000 		.4byte	.LFE2
 3144 0018 00000000 		.4byte	.LFB3
 3145 001c 5E000000 		.4byte	.LFE3
 3146 0020 00000000 		.4byte	.LFB4
 3147 0024 18000000 		.4byte	.LFE4
 3148 0028 00000000 		.4byte	.LFB5
 3149 002c 18000000 		.4byte	.LFE5
 3150 0030 00000000 		.4byte	.LFB6
 3151 0034 18000000 		.4byte	.LFE6
 3152 0038 00000000 		.4byte	.LFB7
 3153 003c 18000000 		.4byte	.LFE7
 3154 0040 00000000 		.4byte	.LFB8
 3155 0044 20000000 		.4byte	.LFE8
 3156 0048 00000000 		.4byte	.LFB9
 3157 004c 20000000 		.4byte	.LFE9
 3158 0050 00000000 		.4byte	.LFB10
 3159 0054 4A000000 		.4byte	.LFE10
 3160 0058 00000000 		.4byte	.LFB11
 3161 005c 4A000000 		.4byte	.LFE11
 3162 0060 00000000 		.4byte	.LFB12
 3163 0064 8E010000 		.4byte	.LFE12
 3164 0068 00000000 		.4byte	.LFB13
 3165 006c AA000000 		.4byte	.LFE13
 3166 0070 00000000 		.4byte	.LFB14
 3167 0074 9A000000 		.4byte	.LFE14
 3168 0078 00000000 		.4byte	.LFB15
 3169 007c 9A000000 		.4byte	.LFE15
 3170 0080 00000000 		.4byte	.LFB16
 3171 0084 58000000 		.4byte	.LFE16
 3172 0088 00000000 		.4byte	.LFB17
 3173 008c A4000000 		.4byte	.LFE17
 3174 0090 00000000 		.4byte	.LFB18
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 77


 3175 0094 40000000 		.4byte	.LFE18
 3176 0098 00000000 		.4byte	.LFB19
 3177 009c 76000000 		.4byte	.LFE19
 3178 00a0 00000000 		.4byte	.LFB20
 3179 00a4 0E000000 		.4byte	.LFE20
 3180 00a8 00000000 		.4byte	.LFB21
 3181 00ac 0E000000 		.4byte	.LFE21
 3182 00b0 00000000 		.4byte	.LFB22
 3183 00b4 32000000 		.4byte	.LFE22
 3184 00b8 00000000 		.4byte	.LFB23
 3185 00bc 88000000 		.4byte	.LFE23
 3186 00c0 00000000 		.4byte	0
 3187 00c4 00000000 		.4byte	0
 3188              		.section	.debug_line,"",%progbits
 3189              	.Ldebug_line0:
 3190 0000 A4020000 		.section	.debug_str,"MS",%progbits,1
 3190      02005100 
 3190      00000201 
 3190      FB0E0D00 
 3190      01010101 
 3191              	.LASF22:
 3192 0000 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_EnableTxInt\000"
 3192      4849454C 
 3192      445F315F 
 3192      5350494D 
 3192      5F315F45 
 3193              	.LASF17:
 3194 001f 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_Init\000"
 3194      4849454C 
 3194      445F315F 
 3194      5350494D 
 3194      5F315F49 
 3195              	.LASF58:
 3196 0037 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_txBufferFull\000"
 3196      4849454C 
 3196      445F315F 
 3196      5350494D 
 3196      5F315F74 
 3197              	.LASF59:
 3198 0057 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_rxBuffer\000"
 3198      4849454C 
 3198      445F315F 
 3198      5350494D 
 3198      5F315F72 
 3199              	.LASF53:
 3200 0073 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_swStatusTx\000"
 3200      4849454C 
 3200      445F315F 
 3200      5350494D 
 3200      5F315F73 
 3201              	.LASF56:
 3202 0091 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_txBufferRead\000"
 3202      4849454C 
 3202      445F315F 
 3202      5350494D 
 3202      5F315F74 
 3203              	.LASF7:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 78


 3204 00b1 6C6F6E67 		.ascii	"long long unsigned int\000"
 3204      206C6F6E 
 3204      6720756E 
 3204      7369676E 
 3204      65642069 
 3205              	.LASF29:
 3206 00c8 746D7053 		.ascii	"tmpStatus\000"
 3206      74617475 
 3206      7300
 3207              	.LASF51:
 3208 00d2 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ReadStatus\000"
 3208      4849454C 
 3208      445F315F 
 3208      5350494D 
 3208      5F315F52 
 3209              	.LASF25:
 3210 00f0 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_DisableRxInt\000"
 3210      4849454C 
 3210      445F315F 
 3210      5350494D 
 3210      5F315F44 
 3211              	.LASF6:
 3212 0110 6C6F6E67 		.ascii	"long long int\000"
 3212      206C6F6E 
 3212      6720696E 
 3212      7400
 3213              	.LASF0:
 3214 011e 7369676E 		.ascii	"signed char\000"
 3214      65642063 
 3214      68617200 
 3215              	.LASF47:
 3216 012a 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ClearFIFO\000"
 3216      4849454C 
 3216      445F315F 
 3216      5350494D 
 3216      5F315F43 
 3217              	.LASF42:
 3218 0147 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ClearTxBuffer\000"
 3218      4849454C 
 3218      445F315F 
 3218      5350494D 
 3218      5F315F43 
 3219              	.LASF48:
 3220 0168 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_EnableInt\000"
 3220      4849454C 
 3220      445F315F 
 3220      5350494D 
 3220      5F315F45 
 3221              	.LASF4:
 3222 0185 6C6F6E67 		.ascii	"long int\000"
 3222      20696E74 
 3222      00
 3223              	.LASF35:
 3224 018e 746D7054 		.ascii	"tmpTxBufferRead\000"
 3224      78427566 
 3224      66657252 
 3224      65616400 
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 79


 3225              	.LASF9:
 3226 019e 75696E74 		.ascii	"uint8\000"
 3226      3800
 3227              	.LASF12:
 3228 01a4 646F7562 		.ascii	"double\000"
 3228      6C6500
 3229              	.LASF10:
 3230 01ab 75696E74 		.ascii	"uint32\000"
 3230      333200
 3231              	.LASF26:
 3232 01b2 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_SetTxInterruptMode\000"
 3232      4849454C 
 3232      445F315F 
 3232      5350494D 
 3232      5F315F53 
 3233              	.LASF27:
 3234 01d8 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_SetRxInterruptMode\000"
 3234      4849454C 
 3234      445F315F 
 3234      5350494D 
 3234      5F315F53 
 3235              	.LASF49:
 3236 01fe 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_DisableInt\000"
 3236      4849454C 
 3236      445F315F 
 3236      5350494D 
 3236      5F315F44 
 3237              	.LASF8:
 3238 021c 756E7369 		.ascii	"unsigned int\000"
 3238      676E6564 
 3238      20696E74 
 3238      00
 3239              	.LASF5:
 3240 0229 6C6F6E67 		.ascii	"long unsigned int\000"
 3240      20756E73 
 3240      69676E65 
 3240      6420696E 
 3240      7400
 3241              	.LASF30:
 3242 023b 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ReadTxStatus\000"
 3242      4849454C 
 3242      445F315F 
 3242      5350494D 
 3242      5F315F52 
 3243              	.LASF39:
 3244 025b 73697A65 		.ascii	"size\000"
 3244      00
 3245              	.LASF3:
 3246 0260 73686F72 		.ascii	"short unsigned int\000"
 3246      7420756E 
 3246      7369676E 
 3246      65642069 
 3246      6E7400
 3247              	.LASF24:
 3248 0273 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_DisableTxInt\000"
 3248      4849454C 
 3248      445F315F 
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 80


 3248      5350494D 
 3248      5F315F44 
 3249              	.LASF46:
 3250 0293 62756649 		.ascii	"bufIndex\000"
 3250      6E646578 
 3250      00
 3251              	.LASF28:
 3252 029c 696E7453 		.ascii	"intSrc\000"
 3252      726300
 3253              	.LASF55:
 3254 02a3 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_txBuffer\000"
 3254      4849454C 
 3254      445F315F 
 3254      5350494D 
 3254      5F315F74 
 3255              	.LASF15:
 3256 02bf 72656733 		.ascii	"reg32\000"
 3256      3200
 3257              	.LASF16:
 3258 02c5 73697A65 		.ascii	"sizetype\000"
 3258      74797065 
 3258      00
 3259              	.LASF32:
 3260 02ce 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_WriteTxData\000"
 3260      4849454C 
 3260      445F315F 
 3260      5350494D 
 3260      5F315F57 
 3261              	.LASF62:
 3262 02ed 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_rxBufferFull\000"
 3262      4849454C 
 3262      445F315F 
 3262      5350494D 
 3262      5F315F72 
 3263              	.LASF41:
 3264 030d 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ClearRxBuffer\000"
 3264      4849454C 
 3264      445F315F 
 3264      5350494D 
 3264      5F315F43 
 3265              	.LASF34:
 3266 032e 74656D70 		.ascii	"tempStatus\000"
 3266      53746174 
 3266      757300
 3267              	.LASF57:
 3268 0339 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_txBufferWrite\000"
 3268      4849454C 
 3268      445F315F 
 3268      5350494D 
 3268      5F315F74 
 3269              	.LASF50:
 3270 035a 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_SetInterruptMode\000"
 3270      4849454C 
 3270      445F315F 
 3270      5350494D 
 3270      5F315F53 
 3271              	.LASF11:
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 81


 3272 037e 666C6F61 		.ascii	"float\000"
 3272      7400
 3273              	.LASF64:
 3274 0384 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\TFTSHIELD_1_SPIM_1.c\000"
 3274      6E657261 
 3274      7465645F 
 3274      536F7572 
 3274      63655C50 
 3275              	.LASF19:
 3276 03b2 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_Enable\000"
 3276      4849454C 
 3276      445F315F 
 3276      5350494D 
 3276      5F315F45 
 3277              	.LASF63:
 3278 03cc 474E5520 		.ascii	"GNU C 4.7.3 20130312 (release) [ARM/embedded-4_7-br"
 3278      4320342E 
 3278      372E3320 
 3278      32303133 
 3278      30333132 
 3279 03ff 616E6368 		.ascii	"anch revision 196615]\000"
 3279      20726576 
 3279      6973696F 
 3279      6E203139 
 3279      36363135 
 3280              	.LASF14:
 3281 0415 72656738 		.ascii	"reg8\000"
 3281      00
 3282              	.LASF20:
 3283 041a 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_Stop\000"
 3283      4849454C 
 3283      445F315F 
 3283      5350494D 
 3283      5F315F53 
 3284              	.LASF1:
 3285 0432 756E7369 		.ascii	"unsigned char\000"
 3285      676E6564 
 3285      20636861 
 3285      7200
 3286              	.LASF60:
 3287 0440 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_rxBufferRead\000"
 3287      4849454C 
 3287      445F315F 
 3287      5350494D 
 3287      5F315F72 
 3288              	.LASF2:
 3289 0460 73686F72 		.ascii	"short int\000"
 3289      7420696E 
 3289      7400
 3290              	.LASF18:
 3291 046a 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_Start\000"
 3291      4849454C 
 3291      445F315F 
 3291      5350494D 
 3291      5F315F53 
 3292              	.LASF45:
 3293 0483 62797465 		.ascii	"byteCount\000"
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 82


 3293      436F756E 
 3293      7400
 3294              	.LASF37:
 3295 048d 72784461 		.ascii	"rxData\000"
 3295      746100
 3296              	.LASF23:
 3297 0494 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_EnableRxInt\000"
 3297      4849454C 
 3297      445F315F 
 3297      5350494D 
 3297      5F315F45 
 3298              	.LASF13:
 3299 04b3 63686172 		.ascii	"char\000"
 3299      00
 3300              	.LASF52:
 3301 04b8 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_initVar\000"
 3301      4849454C 
 3301      445F315F 
 3301      5350494D 
 3301      5F315F69 
 3302              	.LASF61:
 3303 04d3 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_rxBufferWrite\000"
 3303      4849454C 
 3303      445F315F 
 3303      5350494D 
 3303      5F315F72 
 3304              	.LASF44:
 3305 04f4 62756666 		.ascii	"buffer\000"
 3305      657200
 3306              	.LASF40:
 3307 04fb 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_GetTxBufferSize\000"
 3307      4849454C 
 3307      445F315F 
 3307      5350494D 
 3307      5F315F47 
 3308              	.LASF54:
 3309 051e 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_swStatusRx\000"
 3309      4849454C 
 3309      445F315F 
 3309      5350494D 
 3309      5F315F73 
 3310              	.LASF21:
 3311 053c 656E6162 		.ascii	"enableInterrupts\000"
 3311      6C65496E 
 3311      74657272 
 3311      75707473 
 3311      00
 3312              	.LASF65:
 3313 054d 433A5C55 		.ascii	"C:\\Users\\barror2\\Documents\\PSoC Creator\\tft_te"
 3313      73657273 
 3313      5C626172 
 3313      726F7232 
 3313      5C446F63 
 3314 057b 73745C74 		.ascii	"st\\tft_twitter.cydsn\000"
 3314      66745F74 
 3314      77697474 
 3314      65722E63 
ARM GAS  C:\Users\barror2\AppData\Local\Temp\ccyzxiTb.s 			page 83


 3314      7964736E 
 3315              	.LASF38:
 3316 0590 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_GetRxBufferSize\000"
 3316      4849454C 
 3316      445F315F 
 3316      5350494D 
 3316      5F315F47 
 3317              	.LASF33:
 3318 05b3 74784461 		.ascii	"txData\000"
 3318      746100
 3319              	.LASF36:
 3320 05ba 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ReadRxData\000"
 3320      4849454C 
 3320      445F315F 
 3320      5350494D 
 3320      5F315F52 
 3321              	.LASF43:
 3322 05d8 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_PutArray\000"
 3322      4849454C 
 3322      445F315F 
 3322      5350494D 
 3322      5F315F50 
 3323              	.LASF31:
 3324 05f4 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ReadRxStatus\000"
 3324      4849454C 
 3324      445F315F 
 3324      5350494D 
 3324      5F315F52 
 3325              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20130312 (release) [ARM/embedded-4_7-br
