# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: inst_schema.json#
kind: instruction
name: vlsseg2e32.v
long_name: Vector segmented load 2 elements of 32 bits with stride
description: |
  Loads 2 segments of 32-bit elements from memory starting at address in xs1 register with stride, using vector mask vm, and stores results in vector register vd. The effective element width is 32 bits.
definedBy:
  extension:
    name: Zvl32b
assembly: vd, (xs1), xs2, vm
encoding:
  match: 001010-----------110-----0000111
  variables:
    - name: vm
      location: 25-25
    - name: xs2
      location: 24-20
    - name: xs1
      location: 19-15
    - name: vd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: false
operation(): |
