<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3757" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3757{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3757{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3757{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3757{left:70px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3757{left:441px;bottom:791px;letter-spacing:-0.13px;}
#t6_3757{left:124px;bottom:770px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t7_3757{left:124px;bottom:753px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t8_3757{left:124px;bottom:710px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#t9_3757{left:124px;bottom:694px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_3757{left:124px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3757{left:124px;bottom:660px;letter-spacing:-0.14px;}
#tc_3757{left:70px;bottom:610px;letter-spacing:-0.09px;}
#td_3757{left:156px;bottom:610px;letter-spacing:-0.12px;word-spacing:0.02px;}
#te_3757{left:70px;bottom:586px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tf_3757{left:70px;bottom:569px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tg_3757{left:70px;bottom:552px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_3757{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3757{left:76px;bottom:1039px;letter-spacing:-0.12px;}
#tj_3757{left:258px;bottom:1039px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tk_3757{left:451px;bottom:1039px;letter-spacing:-0.11px;}
#tl_3757{left:668px;bottom:1039px;letter-spacing:-0.14px;}
#tm_3757{left:668px;bottom:1022px;letter-spacing:-0.12px;}
#tn_3757{left:76px;bottom:998px;letter-spacing:-0.12px;}
#to_3757{left:258px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tp_3757{left:451px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#tq_3757{left:76px;bottom:973px;letter-spacing:-0.12px;}
#tr_3757{left:258px;bottom:973px;letter-spacing:-0.11px;}
#ts_3757{left:258px;bottom:956px;letter-spacing:-0.1px;}
#tt_3757{left:451px;bottom:973px;letter-spacing:-0.11px;}
#tu_3757{left:76px;bottom:932px;letter-spacing:-0.13px;}
#tv_3757{left:258px;bottom:932px;letter-spacing:-0.13px;}
#tw_3757{left:451px;bottom:932px;letter-spacing:-0.14px;}
#tx_3757{left:668px;bottom:932px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#ty_3757{left:76px;bottom:907px;letter-spacing:-0.12px;}
#tz_3757{left:258px;bottom:907px;letter-spacing:-0.11px;}
#t10_3757{left:451px;bottom:907px;}
#t11_3757{left:76px;bottom:883px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_3757{left:258px;bottom:883px;letter-spacing:-0.12px;}
#t13_3757{left:258px;bottom:866px;letter-spacing:-0.11px;}
#t14_3757{left:182px;bottom:491px;letter-spacing:0.12px;word-spacing:0.02px;}
#t15_3757{left:277px;bottom:491px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t16_3757{left:77px;bottom:468px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t17_3757{left:204px;bottom:468px;letter-spacing:-0.13px;}
#t18_3757{left:466px;bottom:468px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t19_3757{left:584px;bottom:468px;letter-spacing:-0.13px;}
#t1a_3757{left:77px;bottom:444px;letter-spacing:-0.16px;}
#t1b_3757{left:204px;bottom:444px;letter-spacing:-0.14px;}
#t1c_3757{left:466px;bottom:444px;letter-spacing:-0.15px;}
#t1d_3757{left:584px;bottom:444px;letter-spacing:-0.16px;}
#t1e_3757{left:77px;bottom:419px;letter-spacing:-0.16px;}
#t1f_3757{left:204px;bottom:419px;letter-spacing:-0.12px;}
#t1g_3757{left:466px;bottom:419px;letter-spacing:-0.15px;}
#t1h_3757{left:584px;bottom:419px;letter-spacing:-0.16px;}
#t1i_3757{left:77px;bottom:395px;letter-spacing:-0.17px;}
#t1j_3757{left:204px;bottom:395px;letter-spacing:-0.15px;}
#t1k_3757{left:466px;bottom:395px;letter-spacing:-0.15px;}
#t1l_3757{left:584px;bottom:395px;letter-spacing:-0.16px;}
#t1m_3757{left:77px;bottom:370px;letter-spacing:-0.17px;}
#t1n_3757{left:204px;bottom:370px;letter-spacing:-0.15px;}
#t1o_3757{left:466px;bottom:370px;letter-spacing:-0.15px;}
#t1p_3757{left:584px;bottom:370px;letter-spacing:-0.16px;}
#t1q_3757{left:77px;bottom:346px;letter-spacing:-0.14px;}
#t1r_3757{left:204px;bottom:346px;letter-spacing:-0.12px;}
#t1s_3757{left:466px;bottom:346px;letter-spacing:-0.18px;}
#t1t_3757{left:585px;bottom:346px;letter-spacing:-0.16px;}
#t1u_3757{left:77px;bottom:322px;letter-spacing:-0.17px;}
#t1v_3757{left:204px;bottom:322px;letter-spacing:-0.15px;}
#t1w_3757{left:466px;bottom:322px;letter-spacing:-0.15px;}
#t1x_3757{left:584px;bottom:322px;letter-spacing:-0.16px;}
#t1y_3757{left:77px;bottom:297px;letter-spacing:-0.15px;}
#t1z_3757{left:204px;bottom:297px;letter-spacing:-0.12px;}
#t20_3757{left:466px;bottom:297px;letter-spacing:-0.17px;}
#t21_3757{left:584px;bottom:297px;letter-spacing:-0.14px;}
#t22_3757{left:77px;bottom:273px;letter-spacing:-0.18px;}
#t23_3757{left:204px;bottom:273px;letter-spacing:-0.14px;}
#t24_3757{left:466px;bottom:273px;letter-spacing:-0.15px;}
#t25_3757{left:584px;bottom:273px;letter-spacing:-0.12px;}
#t26_3757{left:77px;bottom:248px;letter-spacing:-0.14px;}
#t27_3757{left:204px;bottom:248px;letter-spacing:-0.14px;}
#t28_3757{left:466px;bottom:248px;letter-spacing:-0.17px;}
#t29_3757{left:584px;bottom:248px;letter-spacing:-0.12px;}
#t2a_3757{left:77px;bottom:224px;letter-spacing:-0.15px;}
#t2b_3757{left:204px;bottom:224px;letter-spacing:-0.14px;}
#t2c_3757{left:466px;bottom:224px;letter-spacing:-0.17px;}
#t2d_3757{left:584px;bottom:224px;letter-spacing:-0.11px;}
#t2e_3757{left:77px;bottom:199px;letter-spacing:-0.15px;}
#t2f_3757{left:204px;bottom:199px;letter-spacing:-0.15px;}
#t2g_3757{left:466px;bottom:199px;letter-spacing:-0.17px;}
#t2h_3757{left:584px;bottom:199px;letter-spacing:-0.12px;}
#t2i_3757{left:77px;bottom:175px;letter-spacing:-0.13px;}
#t2j_3757{left:204px;bottom:175px;letter-spacing:-0.13px;}
#t2k_3757{left:466px;bottom:175px;letter-spacing:-0.17px;}
#t2l_3757{left:585px;bottom:175px;letter-spacing:-0.12px;}
#t2m_3757{left:716px;bottom:175px;letter-spacing:-0.13px;}
#t2n_3757{left:584px;bottom:158px;letter-spacing:-0.14px;}
#t2o_3757{left:657px;bottom:158px;}
#t2p_3757{left:327px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2q_3757{left:422px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t2r_3757{left:76px;bottom:1063px;letter-spacing:-0.15px;}
#t2s_3757{left:258px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2t_3757{left:451px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2u_3757{left:668px;bottom:1063px;letter-spacing:-0.16px;}

.s1_3757{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3757{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3757{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3757{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3757{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3757{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3757{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3757" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3757Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3757" style="-webkit-user-select: none;"><object width="935" height="1210" data="3757/3757.svg" type="image/svg+xml" id="pdf3757" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3757" class="t s1_3757">Vol. 3B </span><span id="t2_3757" class="t s1_3757">20-49 </span>
<span id="t3_3757" class="t s2_3757">PERFORMANCE MONITORING </span>
<span id="t4_3757" class="t s3_3757">Only IA32_PMC0 through IA32_PMC3 support PEBS. </span>
<span id="t5_3757" class="t s4_3757">NOTE </span>
<span id="t6_3757" class="t s3_3757">PEBS events are only valid when the following fields of IA32_PERFEVTSELx are all zero: AnyThread, </span>
<span id="t7_3757" class="t s3_3757">Edge, Invert, CMask. </span>
<span id="t8_3757" class="t s3_3757">In a PMU with PDIR capability, PEBS behavior is unpredictable if IA32_PERFEVTSELx or IA32_PMCx </span>
<span id="t9_3757" class="t s3_3757">is changed for a PEBS-enabled counter while an event is being counted. To avoid this, changes to </span>
<span id="ta_3757" class="t s3_3757">the programming or value of a PEBS-enabled counter should be performed when the counter is </span>
<span id="tb_3757" class="t s3_3757">disabled. </span>
<span id="tc_3757" class="t s4_3757">20.3.6.2 </span><span id="td_3757" class="t s4_3757">PEBS Data Format </span>
<span id="te_3757" class="t s3_3757">The PEBS record format for the 4th Generation Intel Core processor is shown in Table 20-24. The PEBS record </span>
<span id="tf_3757" class="t s3_3757">format, along with debug/store area storage format, does not change regardless of whether IA-32e mode is active </span>
<span id="tg_3757" class="t s3_3757">or not. CPUID.01H:ECX.DTES64[bit 2] reports whether the processor's DS storage format support is mode-inde- </span>
<span id="th_3757" class="t s3_3757">pendent. When set, it uses 64-bit DS storage format. </span>
<span id="ti_3757" class="t s5_3757">Precise Events </span><span id="tj_3757" class="t s5_3757">See Table 20-12. </span><span id="tk_3757" class="t s5_3757">See Table 20-12. </span><span id="tl_3757" class="t s5_3757">IA32_PMC4-IA32_PMC7 do </span>
<span id="tm_3757" class="t s5_3757">not support PEBS. </span>
<span id="tn_3757" class="t s5_3757">PEBS-Load Latency </span><span id="to_3757" class="t s5_3757">See Table 20-13. </span><span id="tp_3757" class="t s5_3757">Table 20-13 </span>
<span id="tq_3757" class="t s5_3757">PEBS-Precise Store </span><span id="tr_3757" class="t s5_3757">No, replaced by data address </span>
<span id="ts_3757" class="t s5_3757">profiling. </span>
<span id="tt_3757" class="t s5_3757">Yes; see Section 20.3.4.4.3. </span>
<span id="tu_3757" class="t s5_3757">PEBS-PDIR </span><span id="tv_3757" class="t s5_3757">Yes </span><span id="tw_3757" class="t s5_3757">Yes </span><span id="tx_3757" class="t s5_3757">IA32_PMC1 only. </span>
<span id="ty_3757" class="t s5_3757">PEBS skid from EventingIP </span><span id="tz_3757" class="t s5_3757">1 (or 2 if micro+macro fusion) </span><span id="t10_3757" class="t s5_3757">1 </span>
<span id="t11_3757" class="t s5_3757">SAMPLING Restriction </span><span id="t12_3757" class="t s5_3757">Small SAV(CountDown) value incur higher overhead than prior </span>
<span id="t13_3757" class="t s5_3757">generation. </span>
<span id="t14_3757" class="t s6_3757">Table 20-24. </span><span id="t15_3757" class="t s6_3757">PEBS Record Format for 4th Generation Intel Core Processor Family </span>
<span id="t16_3757" class="t s7_3757">Byte Offset </span><span id="t17_3757" class="t s7_3757">Field </span><span id="t18_3757" class="t s7_3757">Byte Offset </span><span id="t19_3757" class="t s7_3757">Field </span>
<span id="t1a_3757" class="t s5_3757">00H </span><span id="t1b_3757" class="t s5_3757">R/EFLAGS </span><span id="t1c_3757" class="t s5_3757">60H </span><span id="t1d_3757" class="t s5_3757">R10 </span>
<span id="t1e_3757" class="t s5_3757">08H </span><span id="t1f_3757" class="t s5_3757">R/EIP </span><span id="t1g_3757" class="t s5_3757">68H </span><span id="t1h_3757" class="t s5_3757">R11 </span>
<span id="t1i_3757" class="t s5_3757">10H </span><span id="t1j_3757" class="t s5_3757">R/EAX </span><span id="t1k_3757" class="t s5_3757">70H </span><span id="t1l_3757" class="t s5_3757">R12 </span>
<span id="t1m_3757" class="t s5_3757">18H </span><span id="t1n_3757" class="t s5_3757">R/EBX </span><span id="t1o_3757" class="t s5_3757">78H </span><span id="t1p_3757" class="t s5_3757">R13 </span>
<span id="t1q_3757" class="t s5_3757">20H </span><span id="t1r_3757" class="t s5_3757">R/ECX </span><span id="t1s_3757" class="t s5_3757">80H </span><span id="t1t_3757" class="t s5_3757">R14 </span>
<span id="t1u_3757" class="t s5_3757">28H </span><span id="t1v_3757" class="t s5_3757">R/EDX </span><span id="t1w_3757" class="t s5_3757">88H </span><span id="t1x_3757" class="t s5_3757">R15 </span>
<span id="t1y_3757" class="t s5_3757">30H </span><span id="t1z_3757" class="t s5_3757">R/ESI </span><span id="t20_3757" class="t s5_3757">90H </span><span id="t21_3757" class="t s5_3757">IA32_PERF_GLOBAL_STATUS </span>
<span id="t22_3757" class="t s5_3757">38H </span><span id="t23_3757" class="t s5_3757">R/EDI </span><span id="t24_3757" class="t s5_3757">98H </span><span id="t25_3757" class="t s5_3757">Data Linear Address </span>
<span id="t26_3757" class="t s5_3757">40H </span><span id="t27_3757" class="t s5_3757">R/EBP </span><span id="t28_3757" class="t s5_3757">A0H </span><span id="t29_3757" class="t s5_3757">Data Source Encoding </span>
<span id="t2a_3757" class="t s5_3757">48H </span><span id="t2b_3757" class="t s5_3757">R/ESP </span><span id="t2c_3757" class="t s5_3757">A8H </span><span id="t2d_3757" class="t s5_3757">Latency value (core cycles) </span>
<span id="t2e_3757" class="t s5_3757">50H </span><span id="t2f_3757" class="t s5_3757">R8 </span><span id="t2g_3757" class="t s5_3757">B0H </span><span id="t2h_3757" class="t s5_3757">EventingIP </span>
<span id="t2i_3757" class="t s5_3757">58H </span><span id="t2j_3757" class="t s5_3757">R9 </span><span id="t2k_3757" class="t s5_3757">B8H </span><span id="t2l_3757" class="t s5_3757">TX Abort Information (</span><span id="t2m_3757" class="t s3_3757">Section </span>
<span id="t2n_3757" class="t s3_3757">20.3.6.5.1</span><span id="t2o_3757" class="t s5_3757">) </span>
<span id="t2p_3757" class="t s6_3757">Table 20-23. </span><span id="t2q_3757" class="t s6_3757">PEBS Facility Comparison </span>
<span id="t2r_3757" class="t s7_3757">Box </span><span id="t2s_3757" class="t s7_3757">Haswell Microarchitecture </span><span id="t2t_3757" class="t s7_3757">Sandy Bridge Microarchitecture </span><span id="t2u_3757" class="t s7_3757">Comment </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
