

================================================================
== Vitis HLS Report for 'maxPool'
================================================================
* Date:           Tue May 31 15:50:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.803 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5409|     5409|  54.090 us|  54.090 us|  5409|  5409|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1     |     5408|     5408|       338|          -|          -|    16|        no|
        | + VITIS_LOOP_85_2    |      336|      336|         8|          -|          -|    42|        no|
        |  ++ VITIS_LOOP_91_3  |        4|        4|         4|          -|          -|     1|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 3 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 10 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.40ns)   --->   "%store_ln83 = store i5 0, i5 %d" [MagicWand/model_functions.c:83]   --->   Operation 11 'store' 'store_ln83' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [MagicWand/model_functions.c:83]   --->   Operation 12 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%d_2 = load i5 %d" [MagicWand/model_functions.c:83]   --->   Operation 13 'load' 'd_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %d_2" [MagicWand/model_functions.c:83]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i5 %d_2" [MagicWand/model_functions.c:83]   --->   Operation 15 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.69ns)   --->   "%icmp_ln83 = icmp_eq  i5 %d_2, i5 16" [MagicWand/model_functions.c:83]   --->   Operation 16 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.71ns)   --->   "%add_ln83 = add i5 %d_2, i5 1" [MagicWand/model_functions.c:83]   --->   Operation 18 'add' 'add_ln83' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge19.loopexit" [MagicWand/model_functions.c:83]   --->   Operation 19 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [MagicWand/model_functions.c:81]   --->   Operation 20 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.40ns)   --->   "%br_ln85 = br void %.lr.ph14" [MagicWand/model_functions.c:85]   --->   Operation 21 'br' 'br_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.40>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [MagicWand/model_functions.c:97]   --->   Operation 22 'ret' 'ret_ln97' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln85, void %._crit_edge.loopexit, i6 0, void %.split4" [MagicWand/model_functions.c:85]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln85_1, void %._crit_edge.loopexit, i12 0, void %.split4" [MagicWand/model_functions.c:85]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_urem = phi i6 %select_ln93, void %._crit_edge.loopexit, i6 0, void %.split4" [MagicWand/model_functions.c:93]   --->   Operation 25 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln85_1 = add i12 %phi_mul, i12 86" [MagicWand/model_functions.c:85]   --->   Operation 26 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.72ns)   --->   "%icmp_ln85 = icmp_eq  i6 %i, i6 42" [MagicWand/model_functions.c:85]   --->   Operation 27 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42"   --->   Operation 28 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.71ns)   --->   "%add_ln85 = add i6 %i, i6 1" [MagicWand/model_functions.c:85]   --->   Operation 29 'add' 'add_ln85' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split2, void %.loopexit20" [MagicWand/model_functions.c:85]   --->   Operation 30 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [MagicWand/model_functions.c:81]   --->   Operation 31 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i6 %phi_urem" [MagicWand/model_functions.c:88]   --->   Operation 32 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.40ns)   --->   "%icmp_ln88 = icmp_eq  i2 %trunc_ln88, i2 0" [MagicWand/model_functions.c:88]   --->   Operation 33 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %phi_mul, i32 8, i32 11" [MagicWand/model_functions.c:85]   --->   Operation 34 'partselect' 'tmp_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_7, i4 0" [MagicWand/model_functions.c:85]   --->   Operation 35 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%arrayidx121_sum = add i8 %tmp_8, i8 %zext_ln83_2" [MagicWand/model_functions.c:85]   --->   Operation 36 'add' 'arrayidx121_sum' <Predicate = (!icmp_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%arrayidx121_sum_cast = zext i8 %arrayidx121_sum" [MagicWand/model_functions.c:85]   --->   Operation 37 'zext' 'arrayidx121_sum_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %arrayidx121_sum_cast" [MagicWand/model_functions.c:85]   --->   Operation 38 'getelementptr' 'out_0_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %._crit_edge3, void" [MagicWand/model_functions.c:88]   --->   Operation 39 'br' 'br_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.09ns)   --->   "%store_ln89 = store i32 0, i8 %out_0_addr" [MagicWand/model_functions.c:89]   --->   Operation 40 'store' 'store_ln89' <Predicate = (!icmp_ln85 & icmp_ln88)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge3" [MagicWand/model_functions.c:90]   --->   Operation 41 'br' 'br_ln90' <Predicate = (!icmp_ln85 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0" [MagicWand/model_functions.c:85]   --->   Operation 42 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln93 = add i10 %tmp2, i10 %zext_ln83" [MagicWand/model_functions.c:93]   --->   Operation 43 'add' 'add_ln93' <Predicate = (!icmp_ln85)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %add_ln93" [MagicWand/model_functions.c:93]   --->   Operation 44 'zext' 'zext_ln93' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%m_0_addr = getelementptr i32 %m_0, i64 0, i64 %zext_ln93" [MagicWand/model_functions.c:93]   --->   Operation 45 'getelementptr' 'm_0_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.09ns)   --->   "%m_0_load = load i10 %m_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 46 'load' 'm_0_load' <Predicate = (!icmp_ln85)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_3 : Operation 47 [1/1] (0.40ns)   --->   "%store_ln83 = store i5 %add_ln83, i5 %d" [MagicWand/model_functions.c:83]   --->   Operation 47 'store' 'store_ln83' <Predicate = (icmp_ln85)> <Delay = 0.40>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.36>
ST_4 : Operation 49 [2/2] (1.09ns)   --->   "%out_0_load = load i8 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 49 'load' 'out_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 50 [1/2] (1.09ns)   --->   "%m_0_load = load i10 %m_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 50 'load' 'm_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_4 : Operation 51 [2/2] (2.26ns)   --->   "%dc_2 = fpext i32 %m_0_load" [MagicWand/model_functions.c:93]   --->   Operation 51 'fpext' 'dc_2' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln483_4 = bitcast i32 %m_0_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 52 'bitcast' 'bitcast_ln483_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln483_4, i32 31"   --->   Operation 53 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 54 [1/2] (1.09ns)   --->   "%out_0_load = load i8 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 54 'load' 'out_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 55 [1/2] (2.26ns)   --->   "%dc_2 = fpext i32 %m_0_load" [MagicWand/model_functions.c:93]   --->   Operation 55 'fpext' 'dc_2' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 56 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.40ns)   --->   "%br_ln91 = br void" [MagicWand/model_functions.c:91]   --->   Operation 57 'br' 'br_ln91' <Predicate = true> <Delay = 0.40>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%j = phi i1 1, void %.split, i1 0, void %._crit_edge3"   --->   Operation 58 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%conv2221 = phi i32 %conv, void %.split, i32 %out_0_load, void %._crit_edge3" [MagicWand/model_functions.c:93]   --->   Operation 59 'phi' 'conv2221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 60 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %j, void %.split, void %._crit_edge.loopexit" [MagicWand/model_functions.c:91]   --->   Operation 61 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (2.26ns)   --->   "%dc = fpext i32 %conv2221" [MagicWand/model_functions.c:93]   --->   Operation 62 'fpext' 'dc' <Predicate = (!j)> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln483 = bitcast i32 %conv2221" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 63 'bitcast' 'bitcast_ln483' <Predicate = (!j)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln483, i32 31"   --->   Operation 64 'bitselect' 'p_Result_s' <Predicate = (!j)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.71ns)   --->   "%add_ln93_1 = add i6 %phi_urem, i6 1" [MagicWand/model_functions.c:93]   --->   Operation 65 'add' 'add_ln93_1' <Predicate = (j)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.72ns)   --->   "%icmp_ln93 = icmp_ult  i6 %add_ln93_1, i6 3" [MagicWand/model_functions.c:93]   --->   Operation 66 'icmp' 'icmp_ln93' <Predicate = (j)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.20ns)   --->   "%select_ln93 = select i1 %icmp_ln93, i6 %add_ln93_1, i6 0" [MagicWand/model_functions.c:93]   --->   Operation 67 'select' 'select_ln93' <Predicate = (j)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.09ns)   --->   "%store_ln93 = store i32 %conv2221, i8 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 68 'store' 'store_ln93' <Predicate = (j)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14"   --->   Operation 69 'br' 'br_ln0' <Predicate = (j)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.80>
ST_7 : Operation 70 [1/2] (2.26ns)   --->   "%dc = fpext i32 %conv2221" [MagicWand/model_functions.c:93]   --->   Operation 70 'fpext' 'dc' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 71 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 72 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %data_V"   --->   Operation 73 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 74 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i64 %data_V_2"   --->   Operation 75 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln1003 = icmp_eq  i11 %tmp, i11 0"   --->   Operation 76 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.99ns)   --->   "%icmp_ln1003_6 = icmp_eq  i52 %tmp_12, i52 0"   --->   Operation 77 'icmp' 'icmp_ln1003_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.25ns)   --->   "%and_ln25 = and i1 %icmp_ln1003, i1 %icmp_ln1003_6" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 78 'and' 'and_ln25' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.84ns)   --->   "%icmp_ln1003_7 = icmp_eq  i11 %tmp_13, i11 0"   --->   Operation 79 'icmp' 'icmp_ln1003_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.99ns)   --->   "%icmp_ln1003_8 = icmp_eq  i52 %tmp_14, i52 0"   --->   Operation 80 'icmp' 'icmp_ln1003_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.84ns)   --->   "%icmp_ln1003_9 = icmp_eq  i11 %tmp, i11 2047"   --->   Operation 81 'icmp' 'icmp_ln1003_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_6)   --->   "%xor_ln1007 = xor i1 %icmp_ln1003_6, i1 1"   --->   Operation 82 'xor' 'xor_ln1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.84ns)   --->   "%icmp_ln1003_10 = icmp_eq  i11 %tmp_13, i11 2047"   --->   Operation 83 'icmp' 'icmp_ln1003_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.99ns)   --->   "%icmp_ln1007 = icmp_ne  i52 %tmp_14, i52 0"   --->   Operation 84 'icmp' 'icmp_ln1007' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.25ns)   --->   "%and_ln18 = and i1 %icmp_ln1003_10, i1 %icmp_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 85 'and' 'and_ln18' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%and_ln25_5 = and i1 %icmp_ln1003_7, i1 %icmp_ln1003_8" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 86 'and' 'and_ln25_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%xor_ln25 = xor i1 %and_ln25_5, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 87 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%and_ln25_6 = and i1 %and_ln25, i1 %xor_ln25" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 88 'and' 'and_ln25_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%p_Result_7 = bitset i52 @_ssdm_op_BitSet.i52.i52.i32.i1, i52 %tmp_12, i32 51, i1 1"   --->   Operation 89 'bitset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%p_Result_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %p_Result_s, i11 2047, i52 %p_Result_7"   --->   Operation 90 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%res = bitcast i64 %p_Result_8" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 91 'bitcast' 'res' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 92 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 %trunc_ln368"   --->   Operation 93 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i64 %data_V_2"   --->   Operation 94 'trunc' 'trunc_ln368_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_6, i63 %trunc_ln368_2"   --->   Operation 95 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.06ns)   --->   "%ymaggreater = icmp_slt  i64 %p_Result_9, i64 %p_Result_10" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 96 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_2)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 97 'xor' 'xor_ln39' <Predicate = (p_Result_s & p_Result_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_2)   --->   "%select_ln39 = select i1 %p_Result_s, i1 %xor_ln39, i1 %ymaggreater" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 98 'select' 'select_ln39' <Predicate = (p_Result_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.25ns) (out node of the LUT)   --->   "%ymaggreater_2 = select i1 %p_Result_6, i1 %select_ln39, i1 %ymaggreater" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 99 'select' 'ymaggreater_2' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%res_6 = select i1 %ymaggreater_2, i64 %dc_2, i64 %dc" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 100 'select' 'res_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln18_6 = and i1 %icmp_ln1003_9, i1 %xor_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 101 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%and_ln18_7 = and i1 %and_ln18_6, i1 %and_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 102 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_7 = select i1 %and_ln18_7, i64 %res, i64 %res_6" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 103 'select' 'res_7' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node res_8)   --->   "%and_ln25_7 = and i1 %icmp_ln1003_8, i1 %and_ln25" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 104 'and' 'and_ln25_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node res_8)   --->   "%and_ln25_8 = and i1 %and_ln25_7, i1 %icmp_ln1003_7" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 105 'and' 'and_ln25_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_8 = select i1 %and_ln25_8, i64 %dc_2, i64 %res_7" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 106 'select' 'res_8' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node res_9)   --->   "%and_ln18_8 = and i1 %icmp_ln1003_10, i1 %icmp_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 107 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node res_9)   --->   "%xor_ln18 = xor i1 %and_ln18_8, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 108 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node res_9)   --->   "%and_ln18_9 = and i1 %and_ln18_6, i1 %xor_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 109 'and' 'and_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_9 = select i1 %and_ln18_9, i64 %dc_2, i64 %res_8" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 110 'select' 'res_9' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%xor_ln18_3 = xor i1 %icmp_ln1003_9, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 111 'xor' 'xor_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%or_ln18 = or i1 %icmp_ln1003_6, i1 %xor_ln18_3" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 112 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%xor_ln18_4 = xor i1 %and_ln25, i1 %or_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 113 'xor' 'xor_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln18_2 = or i1 %and_ln25_6, i1 %xor_ln18_4" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 114 'or' 'or_ln18_2' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.01>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node res_10)   --->   "%and_ln18_10 = and i1 %or_ln18_2, i1 %and_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 115 'and' 'and_ln18_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_10 = select i1 %and_ln18_10, i64 %dc, i64 %res_9" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 116 'select' 'res_10' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 117 [2/2] (2.60ns)   --->   "%conv = fptrunc i64 %res_10" [MagicWand/model_functions.c:93]   --->   Operation 117 'fptrunc' 'conv' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.60>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [MagicWand/model_functions.c:81]   --->   Operation 118 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/2] (2.60ns)   --->   "%conv = fptrunc i64 %res_10" [MagicWand/model_functions.c:93]   --->   Operation 119 'fptrunc' 'conv' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d                    (alloca           ) [ 0111111111]
store_ln83           (store            ) [ 0000000000]
br_ln83              (br               ) [ 0000000000]
d_2                  (load             ) [ 0000000000]
zext_ln83            (zext             ) [ 0001111111]
zext_ln83_2          (zext             ) [ 0001111111]
icmp_ln83            (icmp             ) [ 0011111111]
empty                (speclooptripcount) [ 0000000000]
add_ln83             (add              ) [ 0001111111]
br_ln83              (br               ) [ 0000000000]
specloopname_ln81    (specloopname     ) [ 0000000000]
br_ln85              (br               ) [ 0011111111]
ret_ln97             (ret              ) [ 0000000000]
i                    (phi              ) [ 0001000000]
phi_mul              (phi              ) [ 0001000000]
phi_urem             (phi              ) [ 0001111111]
add_ln85_1           (add              ) [ 0011111111]
icmp_ln85            (icmp             ) [ 0011111111]
empty_38             (speclooptripcount) [ 0000000000]
add_ln85             (add              ) [ 0011111111]
br_ln85              (br               ) [ 0000000000]
specloopname_ln81    (specloopname     ) [ 0000000000]
trunc_ln88           (trunc            ) [ 0000000000]
icmp_ln88            (icmp             ) [ 0011111111]
tmp_7                (partselect       ) [ 0000000000]
tmp_8                (bitconcatenate   ) [ 0000000000]
arrayidx121_sum      (add              ) [ 0000000000]
arrayidx121_sum_cast (zext             ) [ 0000000000]
out_0_addr           (getelementptr    ) [ 0000111111]
br_ln88              (br               ) [ 0000000000]
store_ln89           (store            ) [ 0000000000]
br_ln90              (br               ) [ 0000000000]
tmp2                 (bitconcatenate   ) [ 0000000000]
add_ln93             (add              ) [ 0000000000]
zext_ln93            (zext             ) [ 0000000000]
m_0_addr             (getelementptr    ) [ 0000100000]
store_ln83           (store            ) [ 0000000000]
br_ln0               (br               ) [ 0000000000]
m_0_load             (load             ) [ 0000010000]
bitcast_ln483_4      (bitcast          ) [ 0000000000]
p_Result_6           (bitselect        ) [ 0000011111]
out_0_load           (load             ) [ 0011111111]
dc_2                 (fpext            ) [ 0000001111]
data_V_2             (bitcast          ) [ 0000001111]
br_ln91              (br               ) [ 0011111111]
j                    (phi              ) [ 0011111111]
conv2221             (phi              ) [ 0000001100]
empty_39             (speclooptripcount) [ 0000000000]
br_ln91              (br               ) [ 0000000000]
bitcast_ln483        (bitcast          ) [ 0000000000]
p_Result_s           (bitselect        ) [ 0000000100]
add_ln93_1           (add              ) [ 0000000000]
icmp_ln93            (icmp             ) [ 0000000000]
select_ln93          (select           ) [ 0011111111]
store_ln93           (store            ) [ 0000000000]
br_ln0               (br               ) [ 0011111111]
dc                   (fpext            ) [ 0000000010]
data_V               (bitcast          ) [ 0000000000]
tmp                  (partselect       ) [ 0000000000]
tmp_12               (trunc            ) [ 0000000000]
tmp_13               (partselect       ) [ 0000000000]
tmp_14               (trunc            ) [ 0000000000]
icmp_ln1003          (icmp             ) [ 0000000000]
icmp_ln1003_6        (icmp             ) [ 0000000000]
and_ln25             (and              ) [ 0000000000]
icmp_ln1003_7        (icmp             ) [ 0000000000]
icmp_ln1003_8        (icmp             ) [ 0000000000]
icmp_ln1003_9        (icmp             ) [ 0000000000]
xor_ln1007           (xor              ) [ 0000000000]
icmp_ln1003_10       (icmp             ) [ 0000000000]
icmp_ln1007          (icmp             ) [ 0000000000]
and_ln18             (and              ) [ 0000000010]
and_ln25_5           (and              ) [ 0000000000]
xor_ln25             (xor              ) [ 0000000000]
and_ln25_6           (and              ) [ 0000000000]
p_Result_7           (bitset           ) [ 0000000000]
p_Result_8           (bitconcatenate   ) [ 0000000000]
res                  (bitcast          ) [ 0000000000]
trunc_ln368          (trunc            ) [ 0000000000]
p_Result_9           (bitconcatenate   ) [ 0000000000]
trunc_ln368_2        (trunc            ) [ 0000000000]
p_Result_10          (bitconcatenate   ) [ 0000000000]
ymaggreater          (icmp             ) [ 0000000000]
xor_ln39             (xor              ) [ 0000000000]
select_ln39          (select           ) [ 0000000000]
ymaggreater_2        (select           ) [ 0000000000]
res_6                (select           ) [ 0000000000]
and_ln18_6           (and              ) [ 0000000000]
and_ln18_7           (and              ) [ 0000000000]
res_7                (select           ) [ 0000000000]
and_ln25_7           (and              ) [ 0000000000]
and_ln25_8           (and              ) [ 0000000000]
res_8                (select           ) [ 0000000000]
and_ln18_8           (and              ) [ 0000000000]
xor_ln18             (xor              ) [ 0000000000]
and_ln18_9           (and              ) [ 0000000000]
res_9                (select           ) [ 0000000010]
xor_ln18_3           (xor              ) [ 0000000000]
or_ln18              (or               ) [ 0000000000]
xor_ln18_4           (xor              ) [ 0000000000]
or_ln18_2            (or               ) [ 0000000010]
and_ln18_10          (and              ) [ 0000000000]
res_10               (select           ) [ 0000000001]
specloopname_ln81    (specloopname     ) [ 0000000000]
conv                 (fptrunc          ) [ 0011111111]
br_ln0               (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i52.i52.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="d_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="out_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln89/3 out_0_load/4 store_ln93/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="m_0_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_0_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_0_load/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="1"/>
<pin id="119" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="phi_mul_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="1"/>
<pin id="130" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="phi_mul_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="phi_urem_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="phi_urem_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="j_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="conv2221_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv2221 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="conv2221_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv2221/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="dc_2/4 dc/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln83_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="5" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="d_2_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="1"/>
<pin id="190" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln83_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln83_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln83_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln83_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln85_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln85_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln85_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln88_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln88_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="12" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="5" slack="0"/>
<pin id="244" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_8_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="arrayidx121_sum_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="1"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx121_sum/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="arrayidx121_sum_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx121_sum_cast/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln93_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="1"/>
<pin id="278" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln93_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln83_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="0" index="1" bw="5" slack="2"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bitcast_ln483_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln483_4/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_6_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="data_V_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bitcast_ln483_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln483/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln93_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="3"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln93_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln93_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="6" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="data_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="7" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_12_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_13_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="2"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="0" index="3" bw="7" slack="0"/>
<pin id="360" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_14_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="2"/>
<pin id="366" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln1003_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln1003_6_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="52" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_6/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln25_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln1003_7_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_7/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln1003_8_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="52" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_8/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln1003_9_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_9/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xor_ln1007_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1007/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln1003_10_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_10/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln1007_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="52" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1007/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="and_ln18_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln25_5_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_5/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="xor_ln25_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="and_ln25_6_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_6/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Result_7_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="52" slack="0"/>
<pin id="447" dir="0" index="1" bw="52" slack="0"/>
<pin id="448" dir="0" index="2" bw="7" slack="0"/>
<pin id="449" dir="0" index="3" bw="1" slack="0"/>
<pin id="450" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_7/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Result_8_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="1"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="0" index="3" bw="52" slack="0"/>
<pin id="460" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="res_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln368_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="1"/>
<pin id="475" dir="0" index="2" bw="63" slack="0"/>
<pin id="476" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln368_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="2"/>
<pin id="481" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_2/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_10_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="3"/>
<pin id="485" dir="0" index="2" bw="63" slack="0"/>
<pin id="486" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="ymaggreater_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="xor_ln39_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln39_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="ymaggreater_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="3"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ymaggreater_2/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="res_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="2"/>
<pin id="518" dir="0" index="2" bw="64" slack="0"/>
<pin id="519" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_6/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln18_6_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_6/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="and_ln18_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_7/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="res_7_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="0" index="2" bw="64" slack="0"/>
<pin id="538" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_7/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln25_7_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_7/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln25_8_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_8/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="res_8_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="64" slack="2"/>
<pin id="557" dir="0" index="2" bw="64" slack="0"/>
<pin id="558" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_8/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="and_ln18_8_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_8/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln18_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="and_ln18_9_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_9/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="res_9_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="2"/>
<pin id="582" dir="0" index="2" bw="64" slack="0"/>
<pin id="583" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_9/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln18_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_3/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_ln18_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="xor_ln18_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_4/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln18_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_2/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="and_ln18_10_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="1"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_10/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="res_10_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="1"/>
<pin id="617" dir="0" index="2" bw="64" slack="1"/>
<pin id="618" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_10/8 "/>
</bind>
</comp>

<comp id="621" class="1005" name="d_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="628" class="1005" name="zext_ln83_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="1"/>
<pin id="630" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln83 "/>
</bind>
</comp>

<comp id="633" class="1005" name="zext_ln83_2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln83_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="add_ln83_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="1"/>
<pin id="643" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln85_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="12" slack="0"/>
<pin id="648" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln85_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="662" class="1005" name="out_0_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_0_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="m_0_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="1"/>
<pin id="669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m_0_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="m_0_load_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_0_load "/>
</bind>
</comp>

<comp id="677" class="1005" name="p_Result_6_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="3"/>
<pin id="679" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="683" class="1005" name="out_0_load_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_0_load "/>
</bind>
</comp>

<comp id="688" class="1005" name="dc_2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="2"/>
<pin id="690" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dc_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="data_V_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="2"/>
<pin id="697" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="data_V_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="p_Result_s_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln93_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="1"/>
<pin id="711" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln93 "/>
</bind>
</comp>

<comp id="714" class="1005" name="dc_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="719" class="1005" name="and_ln18_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="724" class="1005" name="res_9_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="res_9 "/>
</bind>
</comp>

<comp id="729" class="1005" name="or_ln18_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln18_2 "/>
</bind>
</comp>

<comp id="734" class="1005" name="res_10_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="1"/>
<pin id="736" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="res_10 "/>
</bind>
</comp>

<comp id="739" class="1005" name="conv_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="151" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="151" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="173"><net_src comp="167" pin="4"/><net_sink comp="97" pin=1"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="181"><net_src comp="111" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="167" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="188" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="188" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="132" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="121" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="121" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="143" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="132" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="239" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="121" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="292"><net_src comp="111" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="178" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="167" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="139" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="317" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="20" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="178" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="337" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="341" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="70" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="351" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="367" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="355" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="364" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="341" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="373" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="355" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="364" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="72" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="409" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="385" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="391" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="56" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="379" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="351" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="461"><net_src comp="80" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="74" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="445" pin="4"/><net_sink comp="455" pin=3"/></net>

<net id="467"><net_src comp="455" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="337" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="82" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="472" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="482" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="489" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="501" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="489" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="178" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="397" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="403" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="421" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="464" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="515" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="391" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="379" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="385" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="534" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="409" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="415" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="56" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="522" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="554" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="397" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="56" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="373" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="379" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="439" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="614" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="624"><net_src comp="86" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="631"><net_src comp="191" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="636"><net_src comp="195" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="644"><net_src comp="205" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="649"><net_src comp="211" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="657"><net_src comp="223" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="665"><net_src comp="90" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="670"><net_src comp="104" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="675"><net_src comp="111" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="680"><net_src comp="293" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="686"><net_src comp="97" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="691"><net_src comp="178" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="698"><net_src comp="301" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="705"><net_src comp="309" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="712"><net_src comp="329" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="717"><net_src comp="178" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="722"><net_src comp="421" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="727"><net_src comp="579" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="732"><net_src comp="604" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="737"><net_src comp="614" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="742"><net_src comp="175" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {3 6 }
 - Input state : 
	Port: maxPool : m_0 | {3 4 }
	Port: maxPool : out_0 | {4 5 }
  - Chain level:
	State 1
		store_ln83 : 1
	State 2
		zext_ln83 : 1
		zext_ln83_2 : 1
		icmp_ln83 : 1
		add_ln83 : 1
		br_ln83 : 2
	State 3
		add_ln85_1 : 1
		icmp_ln85 : 1
		add_ln85 : 1
		br_ln85 : 2
		trunc_ln88 : 1
		icmp_ln88 : 2
		tmp_7 : 1
		tmp_8 : 2
		arrayidx121_sum : 3
		arrayidx121_sum_cast : 4
		out_0_addr : 5
		br_ln88 : 3
		store_ln89 : 6
		tmp2 : 1
		add_ln93 : 2
		zext_ln93 : 3
		m_0_addr : 4
		m_0_load : 5
	State 4
		dc_2 : 1
		bitcast_ln483_4 : 1
		p_Result_6 : 2
	State 5
		data_V_2 : 1
	State 6
		br_ln91 : 1
		dc : 1
		bitcast_ln483 : 1
		p_Result_s : 2
		icmp_ln93 : 1
		select_ln93 : 2
		store_ln93 : 1
	State 7
		data_V : 1
		tmp : 2
		tmp_12 : 2
		icmp_ln1003 : 3
		icmp_ln1003_6 : 3
		and_ln25 : 4
		icmp_ln1003_7 : 1
		icmp_ln1003_8 : 1
		icmp_ln1003_9 : 3
		xor_ln1007 : 4
		icmp_ln1003_10 : 1
		icmp_ln1007 : 1
		and_ln18 : 2
		and_ln25_5 : 2
		xor_ln25 : 2
		and_ln25_6 : 4
		p_Result_7 : 3
		p_Result_8 : 4
		res : 5
		trunc_ln368 : 2
		p_Result_9 : 3
		p_Result_10 : 1
		ymaggreater : 4
		xor_ln39 : 5
		select_ln39 : 5
		ymaggreater_2 : 6
		res_6 : 7
		and_ln18_6 : 4
		and_ln18_7 : 4
		res_7 : 8
		and_ln25_7 : 4
		and_ln25_8 : 4
		res_8 : 9
		and_ln18_8 : 2
		xor_ln18 : 2
		and_ln18_9 : 4
		res_9 : 10
		xor_ln18_3 : 4
		or_ln18 : 4
		xor_ln18_4 : 4
		or_ln18_2 : 4
	State 8
		conv : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      select_ln93_fu_329     |    0    |    6    |
|          |      select_ln39_fu_501     |    0    |    2    |
|          |     ymaggreater_2_fu_508    |    0    |    2    |
|  select  |         res_6_fu_515        |    0    |    57   |
|          |         res_7_fu_534        |    0    |    57   |
|          |         res_8_fu_554        |    0    |    57   |
|          |         res_9_fu_579        |    0    |    57   |
|          |        res_10_fu_614        |    0    |    57   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln83_fu_199      |    0    |    9    |
|          |       icmp_ln85_fu_217      |    0    |    10   |
|          |       icmp_ln88_fu_233      |    0    |    8    |
|          |       icmp_ln93_fu_323      |    0    |    10   |
|          |      icmp_ln1003_fu_367     |    0    |    11   |
|   icmp   |     icmp_ln1003_6_fu_373    |    0    |    24   |
|          |     icmp_ln1003_7_fu_385    |    0    |    11   |
|          |     icmp_ln1003_8_fu_391    |    0    |    24   |
|          |     icmp_ln1003_9_fu_397    |    0    |    11   |
|          |    icmp_ln1003_10_fu_409    |    0    |    11   |
|          |      icmp_ln1007_fu_415     |    0    |    24   |
|          |      ymaggreater_fu_489     |    0    |    29   |
|----------|-----------------------------|---------|---------|
|          |       add_ln83_fu_205       |    0    |    12   |
|          |      add_ln85_1_fu_211      |    0    |    19   |
|    add   |       add_ln85_fu_223       |    0    |    13   |
|          |    arrayidx121_sum_fu_257   |    0    |    15   |
|          |       add_ln93_fu_275       |    0    |    17   |
|          |      add_ln93_1_fu_317      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |       and_ln25_fu_379       |    0    |    2    |
|          |       and_ln18_fu_421       |    0    |    2    |
|          |      and_ln25_5_fu_427      |    0    |    2    |
|          |      and_ln25_6_fu_439      |    0    |    2    |
|          |      and_ln18_6_fu_522      |    0    |    2    |
|    and   |      and_ln18_7_fu_528      |    0    |    2    |
|          |      and_ln25_7_fu_542      |    0    |    2    |
|          |      and_ln25_8_fu_548      |    0    |    2    |
|          |      and_ln18_8_fu_561      |    0    |    2    |
|          |      and_ln18_9_fu_573      |    0    |    2    |
|          |      and_ln18_10_fu_610     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |      xor_ln1007_fu_403      |    0    |    2    |
|          |       xor_ln25_fu_433       |    0    |    2    |
|    xor   |       xor_ln39_fu_495       |    0    |    2    |
|          |       xor_ln18_fu_567       |    0    |    2    |
|          |      xor_ln18_3_fu_586      |    0    |    2    |
|          |      xor_ln18_4_fu_598      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln18_fu_592       |    0    |    2    |
|          |       or_ln18_2_fu_604      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|  fptrunc |          grp_fu_175         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   fpext  |          grp_fu_178         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln83_fu_191      |    0    |    0    |
|   zext   |      zext_ln83_2_fu_195     |    0    |    0    |
|          | arrayidx121_sum_cast_fu_262 |    0    |    0    |
|          |       zext_ln93_fu_280      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln88_fu_229      |    0    |    0    |
|          |        tmp_12_fu_351        |    0    |    0    |
|   trunc  |        tmp_14_fu_364        |    0    |    0    |
|          |      trunc_ln368_fu_468     |    0    |    0    |
|          |     trunc_ln368_2_fu_479    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_7_fu_239        |    0    |    0    |
|partselect|          tmp_fu_341         |    0    |    0    |
|          |        tmp_13_fu_355        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_8_fu_249        |    0    |    0    |
|          |         tmp2_fu_267         |    0    |    0    |
|bitconcatenate|      p_Result_8_fu_455      |    0    |    0    |
|          |      p_Result_9_fu_472      |    0    |    0    |
|          |      p_Result_10_fu_482     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|      p_Result_6_fu_293      |    0    |    0    |
|          |      p_Result_s_fu_309      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  bitset  |      p_Result_7_fu_445      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   604   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln83_reg_641 |    5   |
| add_ln85_1_reg_646|   12   |
|  add_ln85_reg_654 |    6   |
|  and_ln18_reg_719 |    1   |
|  conv2221_reg_164 |   32   |
|    conv_reg_739   |   32   |
|     d_reg_621     |    5   |
|  data_V_2_reg_695 |   64   |
|    dc_2_reg_688   |   64   |
|     dc_reg_714    |   64   |
|     i_reg_117     |    6   |
|     j_reg_151     |    1   |
|  m_0_addr_reg_667 |   10   |
|  m_0_load_reg_672 |   32   |
| or_ln18_2_reg_729 |    1   |
| out_0_addr_reg_662|    8   |
| out_0_load_reg_683|   32   |
| p_Result_6_reg_677|    1   |
| p_Result_s_reg_702|    1   |
|  phi_mul_reg_128  |   12   |
|  phi_urem_reg_139 |    6   |
|   res_10_reg_734  |   64   |
|   res_9_reg_724   |   64   |
|select_ln93_reg_709|    6   |
|zext_ln83_2_reg_633|    8   |
| zext_ln83_reg_628 |   10   |
+-------------------+--------+
|       Total       |   547  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_111 |  p0  |   2  |  10  |   20   ||    9    |
|  phi_urem_reg_139 |  p0  |   2  |   6  |   12   ||    9    |
|     j_reg_151     |  p0  |   2  |   1  |    2   |
|     grp_fu_175    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_178    |  p0  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   338  || 2.85829 ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   604  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   59   |
|  Register |    -   |   547  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   547  |   663  |
+-----------+--------+--------+--------+
