Summary
Top-level Name,GJC7_post_synth

Clocks
Enabled,,\CLKA,I/O,inf
Enabled,,\CLKB,I/O,inf

Fabric Logic Element
Enabled,37,,\CLKB,0.125,Typical
Enabled3,,38,\CLKB,0.125,Typical,0.513158

BRAM
Enabled,1,36k SDP,\CLKB,\CLKB,36,36,0.500000,0.000000,0.000000,0.500000,0.125,0.125
Enabled,1,36k SDP,\CLKB,\CLKB,36,36,0.500000,0.000000,0.000000,0.500000,0.125,0.125

DSP

I/O
Enabled,\CLKA,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\CLKA
Enabled,\CLKB,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\CLKB
Enabled,\RE,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\CLKA
Enabled,\WE,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\CLKA
Enabled,\ADDRA,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\CLKA
Enabled,\ADDRB,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\CLKA
Enabled,\DIN,36,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\CLKA
Enabled,\DOUT,36,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\CLKB
