{
  "design": {
    "design_info": {
      "boundary_crc": "0xEF0F8C9B1507CF36",
      "device": "xc7z007sclg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "hdmi_tx_0": ""
    },
    "ports": {
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "130.958"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          }
        }
      },
      "hdmi_tx_0": {
        "vlnv": "realdigital.org:realdigital:hdmi_tx:1.0",
        "xci_name": "design_1_hdmi_tx_0_0",
        "parameters": {
          "MODE": {
            "value": "HDMI"
          }
        }
      }
    },
    "nets": {
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz_0/reset"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "hdmi_tx_0/pix_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "hdmi_tx_0/pix_clk_locked"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "hdmi_tx_0/pix_clkx5"
        ]
      }
    }
  }
}