
RobotArmCenter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e364  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  0800e600  0800e600  0000f600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e7c0  0800e7c0  0000f7c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e7c8  0800e7c8  0000f7c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800e7cc  0800e7cc  0000f7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800e7d0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000c74  24000060  0800e830  00010060  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000cd4  0800e830  00010cd4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00010060  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ad9b  00000000  00000000  0001008e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002d0e  00000000  00000000  0002ae29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001460  00000000  00000000  0002db38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000100e  00000000  00000000  0002ef98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000393a  00000000  00000000  0002ffa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c1ba  00000000  00000000  000338e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00168f8e  00000000  00000000  0004fa9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b8a28  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005c90  00000000  00000000  001b8a6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008b  00000000  00000000  001be6fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000060 	.word	0x24000060
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800e5e4 	.word	0x0800e5e4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000064 	.word	0x24000064
 80002d4:	0800e5e4 	.word	0x0800e5e4

080002d8 <__aeabi_drsub>:
 80002d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002dc:	e002      	b.n	80002e4 <__adddf3>
 80002de:	bf00      	nop

080002e0 <__aeabi_dsub>:
 80002e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002e4 <__adddf3>:
 80002e4:	b530      	push	{r4, r5, lr}
 80002e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ee:	ea94 0f05 	teq	r4, r5
 80002f2:	bf08      	it	eq
 80002f4:	ea90 0f02 	teqeq	r0, r2
 80002f8:	bf1f      	itttt	ne
 80002fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030a:	f000 80e2 	beq.w	80004d2 <__adddf3+0x1ee>
 800030e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000316:	bfb8      	it	lt
 8000318:	426d      	neglt	r5, r5
 800031a:	dd0c      	ble.n	8000336 <__adddf3+0x52>
 800031c:	442c      	add	r4, r5
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	ea82 0000 	eor.w	r0, r2, r0
 800032a:	ea83 0101 	eor.w	r1, r3, r1
 800032e:	ea80 0202 	eor.w	r2, r0, r2
 8000332:	ea81 0303 	eor.w	r3, r1, r3
 8000336:	2d36      	cmp	r5, #54	@ 0x36
 8000338:	bf88      	it	hi
 800033a:	bd30      	pophi	{r4, r5, pc}
 800033c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000344:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800034c:	d002      	beq.n	8000354 <__adddf3+0x70>
 800034e:	4240      	negs	r0, r0
 8000350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000354:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800035c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000360:	d002      	beq.n	8000368 <__adddf3+0x84>
 8000362:	4252      	negs	r2, r2
 8000364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000368:	ea94 0f05 	teq	r4, r5
 800036c:	f000 80a7 	beq.w	80004be <__adddf3+0x1da>
 8000370:	f1a4 0401 	sub.w	r4, r4, #1
 8000374:	f1d5 0e20 	rsbs	lr, r5, #32
 8000378:	db0d      	blt.n	8000396 <__adddf3+0xb2>
 800037a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800037e:	fa22 f205 	lsr.w	r2, r2, r5
 8000382:	1880      	adds	r0, r0, r2
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	fa03 f20e 	lsl.w	r2, r3, lr
 800038c:	1880      	adds	r0, r0, r2
 800038e:	fa43 f305 	asr.w	r3, r3, r5
 8000392:	4159      	adcs	r1, r3
 8000394:	e00e      	b.n	80003b4 <__adddf3+0xd0>
 8000396:	f1a5 0520 	sub.w	r5, r5, #32
 800039a:	f10e 0e20 	add.w	lr, lr, #32
 800039e:	2a01      	cmp	r2, #1
 80003a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a4:	bf28      	it	cs
 80003a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003aa:	fa43 f305 	asr.w	r3, r3, r5
 80003ae:	18c0      	adds	r0, r0, r3
 80003b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b8:	d507      	bpl.n	80003ca <__adddf3+0xe6>
 80003ba:	f04f 0e00 	mov.w	lr, #0
 80003be:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003ce:	d31b      	bcc.n	8000408 <__adddf3+0x124>
 80003d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003d4:	d30c      	bcc.n	80003f0 <__adddf3+0x10c>
 80003d6:	0849      	lsrs	r1, r1, #1
 80003d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e0:	f104 0401 	add.w	r4, r4, #1
 80003e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003ec:	f080 809a 	bcs.w	8000524 <__adddf3+0x240>
 80003f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003f4:	bf08      	it	eq
 80003f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fa:	f150 0000 	adcs.w	r0, r0, #0
 80003fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000402:	ea41 0105 	orr.w	r1, r1, r5
 8000406:	bd30      	pop	{r4, r5, pc}
 8000408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800040c:	4140      	adcs	r0, r0
 800040e:	eb41 0101 	adc.w	r1, r1, r1
 8000412:	3c01      	subs	r4, #1
 8000414:	bf28      	it	cs
 8000416:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800041a:	d2e9      	bcs.n	80003f0 <__adddf3+0x10c>
 800041c:	f091 0f00 	teq	r1, #0
 8000420:	bf04      	itt	eq
 8000422:	4601      	moveq	r1, r0
 8000424:	2000      	moveq	r0, #0
 8000426:	fab1 f381 	clz	r3, r1
 800042a:	bf08      	it	eq
 800042c:	3320      	addeq	r3, #32
 800042e:	f1a3 030b 	sub.w	r3, r3, #11
 8000432:	f1b3 0220 	subs.w	r2, r3, #32
 8000436:	da0c      	bge.n	8000452 <__adddf3+0x16e>
 8000438:	320c      	adds	r2, #12
 800043a:	dd08      	ble.n	800044e <__adddf3+0x16a>
 800043c:	f102 0c14 	add.w	ip, r2, #20
 8000440:	f1c2 020c 	rsb	r2, r2, #12
 8000444:	fa01 f00c 	lsl.w	r0, r1, ip
 8000448:	fa21 f102 	lsr.w	r1, r1, r2
 800044c:	e00c      	b.n	8000468 <__adddf3+0x184>
 800044e:	f102 0214 	add.w	r2, r2, #20
 8000452:	bfd8      	it	le
 8000454:	f1c2 0c20 	rsble	ip, r2, #32
 8000458:	fa01 f102 	lsl.w	r1, r1, r2
 800045c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000460:	bfdc      	itt	le
 8000462:	ea41 010c 	orrle.w	r1, r1, ip
 8000466:	4090      	lslle	r0, r2
 8000468:	1ae4      	subs	r4, r4, r3
 800046a:	bfa2      	ittt	ge
 800046c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000470:	4329      	orrge	r1, r5
 8000472:	bd30      	popge	{r4, r5, pc}
 8000474:	ea6f 0404 	mvn.w	r4, r4
 8000478:	3c1f      	subs	r4, #31
 800047a:	da1c      	bge.n	80004b6 <__adddf3+0x1d2>
 800047c:	340c      	adds	r4, #12
 800047e:	dc0e      	bgt.n	800049e <__adddf3+0x1ba>
 8000480:	f104 0414 	add.w	r4, r4, #20
 8000484:	f1c4 0220 	rsb	r2, r4, #32
 8000488:	fa20 f004 	lsr.w	r0, r0, r4
 800048c:	fa01 f302 	lsl.w	r3, r1, r2
 8000490:	ea40 0003 	orr.w	r0, r0, r3
 8000494:	fa21 f304 	lsr.w	r3, r1, r4
 8000498:	ea45 0103 	orr.w	r1, r5, r3
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f1c4 040c 	rsb	r4, r4, #12
 80004a2:	f1c4 0220 	rsb	r2, r4, #32
 80004a6:	fa20 f002 	lsr.w	r0, r0, r2
 80004aa:	fa01 f304 	lsl.w	r3, r1, r4
 80004ae:	ea40 0003 	orr.w	r0, r0, r3
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	fa21 f004 	lsr.w	r0, r1, r4
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	f094 0f00 	teq	r4, #0
 80004c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004c6:	bf06      	itte	eq
 80004c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004cc:	3401      	addeq	r4, #1
 80004ce:	3d01      	subne	r5, #1
 80004d0:	e74e      	b.n	8000370 <__adddf3+0x8c>
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf18      	it	ne
 80004d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004dc:	d029      	beq.n	8000532 <__adddf3+0x24e>
 80004de:	ea94 0f05 	teq	r4, r5
 80004e2:	bf08      	it	eq
 80004e4:	ea90 0f02 	teqeq	r0, r2
 80004e8:	d005      	beq.n	80004f6 <__adddf3+0x212>
 80004ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ee:	bf04      	itt	eq
 80004f0:	4619      	moveq	r1, r3
 80004f2:	4610      	moveq	r0, r2
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	ea91 0f03 	teq	r1, r3
 80004fa:	bf1e      	ittt	ne
 80004fc:	2100      	movne	r1, #0
 80004fe:	2000      	movne	r0, #0
 8000500:	bd30      	popne	{r4, r5, pc}
 8000502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000506:	d105      	bne.n	8000514 <__adddf3+0x230>
 8000508:	0040      	lsls	r0, r0, #1
 800050a:	4149      	adcs	r1, r1
 800050c:	bf28      	it	cs
 800050e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000518:	bf3c      	itt	cc
 800051a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800051e:	bd30      	popcc	{r4, r5, pc}
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000528:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800052c:	f04f 0000 	mov.w	r0, #0
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000536:	bf1a      	itte	ne
 8000538:	4619      	movne	r1, r3
 800053a:	4610      	movne	r0, r2
 800053c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000540:	bf1c      	itt	ne
 8000542:	460b      	movne	r3, r1
 8000544:	4602      	movne	r2, r0
 8000546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054a:	bf06      	itte	eq
 800054c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000550:	ea91 0f03 	teqeq	r1, r3
 8000554:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000558:	bd30      	pop	{r4, r5, pc}
 800055a:	bf00      	nop

0800055c <__aeabi_ui2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000570:	f04f 0500 	mov.w	r5, #0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e750      	b.n	800041c <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_i2d>:
 800057c:	f090 0f00 	teq	r0, #0
 8000580:	bf04      	itt	eq
 8000582:	2100      	moveq	r1, #0
 8000584:	4770      	bxeq	lr
 8000586:	b530      	push	{r4, r5, lr}
 8000588:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800058c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000590:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000594:	bf48      	it	mi
 8000596:	4240      	negmi	r0, r0
 8000598:	f04f 0100 	mov.w	r1, #0
 800059c:	e73e      	b.n	800041c <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_f2d>:
 80005a0:	0042      	lsls	r2, r0, #1
 80005a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005ae:	bf1f      	itttt	ne
 80005b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005bc:	4770      	bxne	lr
 80005be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005c2:	bf08      	it	eq
 80005c4:	4770      	bxeq	lr
 80005c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ca:	bf04      	itt	eq
 80005cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d0:	4770      	bxeq	lr
 80005d2:	b530      	push	{r4, r5, lr}
 80005d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e0:	e71c      	b.n	800041c <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_ul2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	e00a      	b.n	800060a <__aeabi_l2d+0x16>

080005f4 <__aeabi_l2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000602:	d502      	bpl.n	800060a <__aeabi_l2d+0x16>
 8000604:	4240      	negs	r0, r0
 8000606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800060e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000616:	f43f aed8 	beq.w	80003ca <__adddf3+0xe6>
 800061a:	f04f 0203 	mov.w	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000632:	f1c2 0320 	rsb	r3, r2, #32
 8000636:	fa00 fc03 	lsl.w	ip, r0, r3
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000642:	ea40 000e 	orr.w	r0, r0, lr
 8000646:	fa21 f102 	lsr.w	r1, r1, r2
 800064a:	4414      	add	r4, r2
 800064c:	e6bd      	b.n	80003ca <__adddf3+0xe6>
 800064e:	bf00      	nop

08000650 <__aeabi_uldivmod>:
 8000650:	b953      	cbnz	r3, 8000668 <__aeabi_uldivmod+0x18>
 8000652:	b94a      	cbnz	r2, 8000668 <__aeabi_uldivmod+0x18>
 8000654:	2900      	cmp	r1, #0
 8000656:	bf08      	it	eq
 8000658:	2800      	cmpeq	r0, #0
 800065a:	bf1c      	itt	ne
 800065c:	f04f 31ff 	movne.w	r1, #4294967295
 8000660:	f04f 30ff 	movne.w	r0, #4294967295
 8000664:	f000 b96a 	b.w	800093c <__aeabi_idiv0>
 8000668:	f1ad 0c08 	sub.w	ip, sp, #8
 800066c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000670:	f000 f806 	bl	8000680 <__udivmoddi4>
 8000674:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000678:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800067c:	b004      	add	sp, #16
 800067e:	4770      	bx	lr

08000680 <__udivmoddi4>:
 8000680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000684:	9d08      	ldr	r5, [sp, #32]
 8000686:	460c      	mov	r4, r1
 8000688:	2b00      	cmp	r3, #0
 800068a:	d14e      	bne.n	800072a <__udivmoddi4+0xaa>
 800068c:	4694      	mov	ip, r2
 800068e:	458c      	cmp	ip, r1
 8000690:	4686      	mov	lr, r0
 8000692:	fab2 f282 	clz	r2, r2
 8000696:	d962      	bls.n	800075e <__udivmoddi4+0xde>
 8000698:	b14a      	cbz	r2, 80006ae <__udivmoddi4+0x2e>
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	4091      	lsls	r1, r2
 80006a0:	fa20 f303 	lsr.w	r3, r0, r3
 80006a4:	fa0c fc02 	lsl.w	ip, ip, r2
 80006a8:	4319      	orrs	r1, r3
 80006aa:	fa00 fe02 	lsl.w	lr, r0, r2
 80006ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006b2:	fa1f f68c 	uxth.w	r6, ip
 80006b6:	fbb1 f4f7 	udiv	r4, r1, r7
 80006ba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006be:	fb07 1114 	mls	r1, r7, r4, r1
 80006c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006c6:	fb04 f106 	mul.w	r1, r4, r6
 80006ca:	4299      	cmp	r1, r3
 80006cc:	d90a      	bls.n	80006e4 <__udivmoddi4+0x64>
 80006ce:	eb1c 0303 	adds.w	r3, ip, r3
 80006d2:	f104 30ff 	add.w	r0, r4, #4294967295
 80006d6:	f080 8112 	bcs.w	80008fe <__udivmoddi4+0x27e>
 80006da:	4299      	cmp	r1, r3
 80006dc:	f240 810f 	bls.w	80008fe <__udivmoddi4+0x27e>
 80006e0:	3c02      	subs	r4, #2
 80006e2:	4463      	add	r3, ip
 80006e4:	1a59      	subs	r1, r3, r1
 80006e6:	fa1f f38e 	uxth.w	r3, lr
 80006ea:	fbb1 f0f7 	udiv	r0, r1, r7
 80006ee:	fb07 1110 	mls	r1, r7, r0, r1
 80006f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006f6:	fb00 f606 	mul.w	r6, r0, r6
 80006fa:	429e      	cmp	r6, r3
 80006fc:	d90a      	bls.n	8000714 <__udivmoddi4+0x94>
 80006fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000702:	f100 31ff 	add.w	r1, r0, #4294967295
 8000706:	f080 80fc 	bcs.w	8000902 <__udivmoddi4+0x282>
 800070a:	429e      	cmp	r6, r3
 800070c:	f240 80f9 	bls.w	8000902 <__udivmoddi4+0x282>
 8000710:	4463      	add	r3, ip
 8000712:	3802      	subs	r0, #2
 8000714:	1b9b      	subs	r3, r3, r6
 8000716:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800071a:	2100      	movs	r1, #0
 800071c:	b11d      	cbz	r5, 8000726 <__udivmoddi4+0xa6>
 800071e:	40d3      	lsrs	r3, r2
 8000720:	2200      	movs	r2, #0
 8000722:	e9c5 3200 	strd	r3, r2, [r5]
 8000726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800072a:	428b      	cmp	r3, r1
 800072c:	d905      	bls.n	800073a <__udivmoddi4+0xba>
 800072e:	b10d      	cbz	r5, 8000734 <__udivmoddi4+0xb4>
 8000730:	e9c5 0100 	strd	r0, r1, [r5]
 8000734:	2100      	movs	r1, #0
 8000736:	4608      	mov	r0, r1
 8000738:	e7f5      	b.n	8000726 <__udivmoddi4+0xa6>
 800073a:	fab3 f183 	clz	r1, r3
 800073e:	2900      	cmp	r1, #0
 8000740:	d146      	bne.n	80007d0 <__udivmoddi4+0x150>
 8000742:	42a3      	cmp	r3, r4
 8000744:	d302      	bcc.n	800074c <__udivmoddi4+0xcc>
 8000746:	4290      	cmp	r0, r2
 8000748:	f0c0 80f0 	bcc.w	800092c <__udivmoddi4+0x2ac>
 800074c:	1a86      	subs	r6, r0, r2
 800074e:	eb64 0303 	sbc.w	r3, r4, r3
 8000752:	2001      	movs	r0, #1
 8000754:	2d00      	cmp	r5, #0
 8000756:	d0e6      	beq.n	8000726 <__udivmoddi4+0xa6>
 8000758:	e9c5 6300 	strd	r6, r3, [r5]
 800075c:	e7e3      	b.n	8000726 <__udivmoddi4+0xa6>
 800075e:	2a00      	cmp	r2, #0
 8000760:	f040 8090 	bne.w	8000884 <__udivmoddi4+0x204>
 8000764:	eba1 040c 	sub.w	r4, r1, ip
 8000768:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800076c:	fa1f f78c 	uxth.w	r7, ip
 8000770:	2101      	movs	r1, #1
 8000772:	fbb4 f6f8 	udiv	r6, r4, r8
 8000776:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800077a:	fb08 4416 	mls	r4, r8, r6, r4
 800077e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000782:	fb07 f006 	mul.w	r0, r7, r6
 8000786:	4298      	cmp	r0, r3
 8000788:	d908      	bls.n	800079c <__udivmoddi4+0x11c>
 800078a:	eb1c 0303 	adds.w	r3, ip, r3
 800078e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000792:	d202      	bcs.n	800079a <__udivmoddi4+0x11a>
 8000794:	4298      	cmp	r0, r3
 8000796:	f200 80cd 	bhi.w	8000934 <__udivmoddi4+0x2b4>
 800079a:	4626      	mov	r6, r4
 800079c:	1a1c      	subs	r4, r3, r0
 800079e:	fa1f f38e 	uxth.w	r3, lr
 80007a2:	fbb4 f0f8 	udiv	r0, r4, r8
 80007a6:	fb08 4410 	mls	r4, r8, r0, r4
 80007aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007ae:	fb00 f707 	mul.w	r7, r0, r7
 80007b2:	429f      	cmp	r7, r3
 80007b4:	d908      	bls.n	80007c8 <__udivmoddi4+0x148>
 80007b6:	eb1c 0303 	adds.w	r3, ip, r3
 80007ba:	f100 34ff 	add.w	r4, r0, #4294967295
 80007be:	d202      	bcs.n	80007c6 <__udivmoddi4+0x146>
 80007c0:	429f      	cmp	r7, r3
 80007c2:	f200 80b0 	bhi.w	8000926 <__udivmoddi4+0x2a6>
 80007c6:	4620      	mov	r0, r4
 80007c8:	1bdb      	subs	r3, r3, r7
 80007ca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007ce:	e7a5      	b.n	800071c <__udivmoddi4+0x9c>
 80007d0:	f1c1 0620 	rsb	r6, r1, #32
 80007d4:	408b      	lsls	r3, r1
 80007d6:	fa22 f706 	lsr.w	r7, r2, r6
 80007da:	431f      	orrs	r7, r3
 80007dc:	fa20 fc06 	lsr.w	ip, r0, r6
 80007e0:	fa04 f301 	lsl.w	r3, r4, r1
 80007e4:	ea43 030c 	orr.w	r3, r3, ip
 80007e8:	40f4      	lsrs	r4, r6
 80007ea:	fa00 f801 	lsl.w	r8, r0, r1
 80007ee:	0c38      	lsrs	r0, r7, #16
 80007f0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80007f4:	fbb4 fef0 	udiv	lr, r4, r0
 80007f8:	fa1f fc87 	uxth.w	ip, r7
 80007fc:	fb00 441e 	mls	r4, r0, lr, r4
 8000800:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000804:	fb0e f90c 	mul.w	r9, lr, ip
 8000808:	45a1      	cmp	r9, r4
 800080a:	fa02 f201 	lsl.w	r2, r2, r1
 800080e:	d90a      	bls.n	8000826 <__udivmoddi4+0x1a6>
 8000810:	193c      	adds	r4, r7, r4
 8000812:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000816:	f080 8084 	bcs.w	8000922 <__udivmoddi4+0x2a2>
 800081a:	45a1      	cmp	r9, r4
 800081c:	f240 8081 	bls.w	8000922 <__udivmoddi4+0x2a2>
 8000820:	f1ae 0e02 	sub.w	lr, lr, #2
 8000824:	443c      	add	r4, r7
 8000826:	eba4 0409 	sub.w	r4, r4, r9
 800082a:	fa1f f983 	uxth.w	r9, r3
 800082e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000832:	fb00 4413 	mls	r4, r0, r3, r4
 8000836:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800083a:	fb03 fc0c 	mul.w	ip, r3, ip
 800083e:	45a4      	cmp	ip, r4
 8000840:	d907      	bls.n	8000852 <__udivmoddi4+0x1d2>
 8000842:	193c      	adds	r4, r7, r4
 8000844:	f103 30ff 	add.w	r0, r3, #4294967295
 8000848:	d267      	bcs.n	800091a <__udivmoddi4+0x29a>
 800084a:	45a4      	cmp	ip, r4
 800084c:	d965      	bls.n	800091a <__udivmoddi4+0x29a>
 800084e:	3b02      	subs	r3, #2
 8000850:	443c      	add	r4, r7
 8000852:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000856:	fba0 9302 	umull	r9, r3, r0, r2
 800085a:	eba4 040c 	sub.w	r4, r4, ip
 800085e:	429c      	cmp	r4, r3
 8000860:	46ce      	mov	lr, r9
 8000862:	469c      	mov	ip, r3
 8000864:	d351      	bcc.n	800090a <__udivmoddi4+0x28a>
 8000866:	d04e      	beq.n	8000906 <__udivmoddi4+0x286>
 8000868:	b155      	cbz	r5, 8000880 <__udivmoddi4+0x200>
 800086a:	ebb8 030e 	subs.w	r3, r8, lr
 800086e:	eb64 040c 	sbc.w	r4, r4, ip
 8000872:	fa04 f606 	lsl.w	r6, r4, r6
 8000876:	40cb      	lsrs	r3, r1
 8000878:	431e      	orrs	r6, r3
 800087a:	40cc      	lsrs	r4, r1
 800087c:	e9c5 6400 	strd	r6, r4, [r5]
 8000880:	2100      	movs	r1, #0
 8000882:	e750      	b.n	8000726 <__udivmoddi4+0xa6>
 8000884:	f1c2 0320 	rsb	r3, r2, #32
 8000888:	fa20 f103 	lsr.w	r1, r0, r3
 800088c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000890:	fa24 f303 	lsr.w	r3, r4, r3
 8000894:	4094      	lsls	r4, r2
 8000896:	430c      	orrs	r4, r1
 8000898:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800089c:	fa00 fe02 	lsl.w	lr, r0, r2
 80008a0:	fa1f f78c 	uxth.w	r7, ip
 80008a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80008a8:	fb08 3110 	mls	r1, r8, r0, r3
 80008ac:	0c23      	lsrs	r3, r4, #16
 80008ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008b2:	fb00 f107 	mul.w	r1, r0, r7
 80008b6:	4299      	cmp	r1, r3
 80008b8:	d908      	bls.n	80008cc <__udivmoddi4+0x24c>
 80008ba:	eb1c 0303 	adds.w	r3, ip, r3
 80008be:	f100 36ff 	add.w	r6, r0, #4294967295
 80008c2:	d22c      	bcs.n	800091e <__udivmoddi4+0x29e>
 80008c4:	4299      	cmp	r1, r3
 80008c6:	d92a      	bls.n	800091e <__udivmoddi4+0x29e>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4463      	add	r3, ip
 80008cc:	1a5b      	subs	r3, r3, r1
 80008ce:	b2a4      	uxth	r4, r4
 80008d0:	fbb3 f1f8 	udiv	r1, r3, r8
 80008d4:	fb08 3311 	mls	r3, r8, r1, r3
 80008d8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008dc:	fb01 f307 	mul.w	r3, r1, r7
 80008e0:	42a3      	cmp	r3, r4
 80008e2:	d908      	bls.n	80008f6 <__udivmoddi4+0x276>
 80008e4:	eb1c 0404 	adds.w	r4, ip, r4
 80008e8:	f101 36ff 	add.w	r6, r1, #4294967295
 80008ec:	d213      	bcs.n	8000916 <__udivmoddi4+0x296>
 80008ee:	42a3      	cmp	r3, r4
 80008f0:	d911      	bls.n	8000916 <__udivmoddi4+0x296>
 80008f2:	3902      	subs	r1, #2
 80008f4:	4464      	add	r4, ip
 80008f6:	1ae4      	subs	r4, r4, r3
 80008f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80008fc:	e739      	b.n	8000772 <__udivmoddi4+0xf2>
 80008fe:	4604      	mov	r4, r0
 8000900:	e6f0      	b.n	80006e4 <__udivmoddi4+0x64>
 8000902:	4608      	mov	r0, r1
 8000904:	e706      	b.n	8000714 <__udivmoddi4+0x94>
 8000906:	45c8      	cmp	r8, r9
 8000908:	d2ae      	bcs.n	8000868 <__udivmoddi4+0x1e8>
 800090a:	ebb9 0e02 	subs.w	lr, r9, r2
 800090e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000912:	3801      	subs	r0, #1
 8000914:	e7a8      	b.n	8000868 <__udivmoddi4+0x1e8>
 8000916:	4631      	mov	r1, r6
 8000918:	e7ed      	b.n	80008f6 <__udivmoddi4+0x276>
 800091a:	4603      	mov	r3, r0
 800091c:	e799      	b.n	8000852 <__udivmoddi4+0x1d2>
 800091e:	4630      	mov	r0, r6
 8000920:	e7d4      	b.n	80008cc <__udivmoddi4+0x24c>
 8000922:	46d6      	mov	lr, sl
 8000924:	e77f      	b.n	8000826 <__udivmoddi4+0x1a6>
 8000926:	4463      	add	r3, ip
 8000928:	3802      	subs	r0, #2
 800092a:	e74d      	b.n	80007c8 <__udivmoddi4+0x148>
 800092c:	4606      	mov	r6, r0
 800092e:	4623      	mov	r3, r4
 8000930:	4608      	mov	r0, r1
 8000932:	e70f      	b.n	8000754 <__udivmoddi4+0xd4>
 8000934:	3e02      	subs	r6, #2
 8000936:	4463      	add	r3, ip
 8000938:	e730      	b.n	800079c <__udivmoddi4+0x11c>
 800093a:	bf00      	nop

0800093c <__aeabi_idiv0>:
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop

08000940 <Robot_Init>:
#include "MyRobot.h"
#include "math.h"

void Robot_Init(Robot *robot, float maxChangeThetaStep, float maxChange, uint16_t minPulse, uint16_t maxPulse) {
 8000940:	b480      	push	{r7}
 8000942:	b087      	sub	sp, #28
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	ed87 0a02 	vstr	s0, [r7, #8]
 800094c:	edc7 0a01 	vstr	s1, [r7, #4]
 8000950:	460b      	mov	r3, r1
 8000952:	807b      	strh	r3, [r7, #2]
 8000954:	4613      	mov	r3, r2
 8000956:	803b      	strh	r3, [r7, #0]
    robot->maxChangeThetaStep = maxChangeThetaStep;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	68ba      	ldr	r2, [r7, #8]
 800095c:	671a      	str	r2, [r3, #112]	@ 0x70
    robot->maxChange = maxChange;
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	675a      	str	r2, [r3, #116]	@ 0x74
    robot->minPulse = minPulse;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	887a      	ldrh	r2, [r7, #2]
 8000968:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
    robot->maxPulse = maxPulse;
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	883a      	ldrh	r2, [r7, #0]
 8000970:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
    robot->stepCount = 0;
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	2200      	movs	r2, #0
 8000978:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
    robot->ProcessFlag = 0;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	2200      	movs	r2, #0
 8000980:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    robot->InitError = 0;
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2200      	movs	r2, #0
 8000988:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    robot->ForwardKinematicError = 0;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	2200      	movs	r2, #0
 8000990:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
    robot->InverseKinematicError = 0;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	2200      	movs	r2, #0
 8000998:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    robot->ProcessError = 0;
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	2200      	movs	r2, #0
 80009a0:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
    for(int i = 0; i < 8; i++) {
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]
 80009a8:	e00b      	b.n	80009c2 <Robot_Init+0x82>
        robot->PathList[i] = i;
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	b299      	uxth	r1, r3
 80009ae:	68fa      	ldr	r2, [r7, #12]
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	334c      	adds	r3, #76	@ 0x4c
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	4413      	add	r3, r2
 80009b8:	460a      	mov	r2, r1
 80009ba:	809a      	strh	r2, [r3, #4]
    for(int i = 0; i < 8; i++) {
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	3301      	adds	r3, #1
 80009c0:	617b      	str	r3, [r7, #20]
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	2b07      	cmp	r3, #7
 80009c6:	ddf0      	ble.n	80009aa <Robot_Init+0x6a>
    }
}
 80009c8:	bf00      	nop
 80009ca:	bf00      	nop
 80009cc:	371c      	adds	r7, #28
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
	...

080009d8 <Robot_ForwardKinematics>:
void Robot_ForwardKinematics(Robot *robot) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	ed2d 8b02 	vpush	{d8}
 80009de:	b094      	sub	sp, #80	@ 0x50
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
    // Implement the forward kinematics calculations here
    // This is a placeholder for the actual implementation
    float t234 = robot->fTheta[1] + robot->fTheta[2] + robot->fTheta[3];
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	ed93 7a01 	vldr	s14, [r3, #4]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80009f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80009fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009fe:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float t23 = robot->fTheta[1] + robot->fTheta[2];
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	ed93 7a01 	vldr	s14, [r3, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a12:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    float cos_t234 = cosf(t234);
 8000a16:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8000a1a:	f00d fa95 	bl	800df48 <cosf>
 8000a1e:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    float sin_t234 = sinf(t234);
 8000a22:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8000a26:	f00d f9cb 	bl	800ddc0 <sinf>
 8000a2a:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
    float cos_t2 = cosf(robot->fTheta[1]);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a34:	eeb0 0a67 	vmov.f32	s0, s15
 8000a38:	f00d fa86 	bl	800df48 <cosf>
 8000a3c:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
    float sin_t2 = sinf(robot->fTheta[1]);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a46:	eeb0 0a67 	vmov.f32	s0, s15
 8000a4a:	f00d f9b9 	bl	800ddc0 <sinf>
 8000a4e:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    float cos_t1 = cosf(robot->fTheta[0]);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	edd3 7a00 	vldr	s15, [r3]
 8000a58:	eeb0 0a67 	vmov.f32	s0, s15
 8000a5c:	f00d fa74 	bl	800df48 <cosf>
 8000a60:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float sin_t1 = sinf(robot->fTheta[0]);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	edd3 7a00 	vldr	s15, [r3]
 8000a6a:	eeb0 0a67 	vmov.f32	s0, s15
 8000a6e:	f00d f9a7 	bl	800ddc0 <sinf>
 8000a72:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    float arm_proj = 6 * cos_t234 - sin_t234 + 4 * cosf(t23) + 4 * cos_t2;
 8000a76:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a7a:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8000a7e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a82:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000a86:	ee37 8a67 	vsub.f32	s16, s14, s15
 8000a8a:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 8000a8e:	f00d fa5b 	bl	800df48 <cosf>
 8000a92:	eef0 7a40 	vmov.f32	s15, s0
 8000a96:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000a9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a9e:	ee38 7a27 	vadd.f32	s14, s16, s15
 8000aa2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000aa6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8000aaa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000aae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    float x = 25 * cos_t1 * arm_proj;
 8000ab6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000aba:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8000abe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ac2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000aca:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float y = 25 * sin_t1 * arm_proj;
 8000ace:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000ad2:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8000ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ada:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ae2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float z = 100 * sin_t2 + 100 * sinf(t23) + 25 * sqrtf(37) * cosf(t234 - atanf(6));
 8000ae6:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000aea:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8000c50 <Robot_ForwardKinematics+0x278>
 8000aee:	ee27 8a87 	vmul.f32	s16, s15, s14
 8000af2:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 8000af6:	f00d f963 	bl	800ddc0 <sinf>
 8000afa:	eef0 7a40 	vmov.f32	s15, s0
 8000afe:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8000c50 <Robot_ForwardKinematics+0x278>
 8000b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b06:	ee38 8a27 	vadd.f32	s16, s16, s15
 8000b0a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000b0e:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8000c54 <Robot_ForwardKinematics+0x27c>
 8000b12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b16:	eeb0 0a67 	vmov.f32	s0, s15
 8000b1a:	f00d fa15 	bl	800df48 <cosf>
 8000b1e:	eef0 7a40 	vmov.f32	s15, s0
 8000b22:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8000c58 <Robot_ForwardKinematics+0x280>
 8000b26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b2a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000b2e:	edc7 7a08 	vstr	s15, [r7, #32]

    float roll = (M_PI * ((cos_t234 >= 0) ? 1 : -1)) / 2;
 8000b32:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000b36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b3e:	db02      	blt.n	8000b46 <Robot_ForwardKinematics+0x16e>
 8000b40:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8000b44:	e001      	b.n	8000b4a <Robot_ForwardKinematics+0x172>
 8000b46:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 8000b4a:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8000c48 <Robot_ForwardKinematics+0x270>
 8000b4e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000b52:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8000b56:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b5a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b5e:	edc7 7a07 	vstr	s15, [r7, #28]
    float pitch = atan2f(-sin_t234, sqrtf(cos_t234 * cos_t234));
 8000b62:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b66:	eeb1 8a67 	vneg.f32	s16, s15
 8000b6a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000b6e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000b72:	eeb0 0a67 	vmov.f32	s0, s15
 8000b76:	f00d f8cb 	bl	800dd10 <sqrtf>
 8000b7a:	eef0 7a40 	vmov.f32	s15, s0
 8000b7e:	eef0 0a67 	vmov.f32	s1, s15
 8000b82:	eeb0 0a48 	vmov.f32	s0, s16
 8000b86:	f00d f8c1 	bl	800dd0c <atan2f>
 8000b8a:	ed87 0a06 	vstr	s0, [r7, #24]

    float t1234 = robot->fTheta[0] + t234;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	edd3 7a00 	vldr	s15, [r3]
 8000b94:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8000b98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b9c:	edc7 7a05 	vstr	s15, [r7, #20]
    float t_1_234 = -robot->fTheta[0] + t234;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	edd3 7a00 	vldr	s15, [r3]
 8000ba6:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8000baa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bae:	edc7 7a04 	vstr	s15, [r7, #16]
    float yaw = atan2f((sinf(t1234) - sinf(t_1_234)) / 2, (cosf(t1234) + cosf(t_1_234)) / 2);
 8000bb2:	ed97 0a05 	vldr	s0, [r7, #20]
 8000bb6:	f00d f903 	bl	800ddc0 <sinf>
 8000bba:	eeb0 8a40 	vmov.f32	s16, s0
 8000bbe:	ed97 0a04 	vldr	s0, [r7, #16]
 8000bc2:	f00d f8fd 	bl	800ddc0 <sinf>
 8000bc6:	eef0 7a40 	vmov.f32	s15, s0
 8000bca:	ee78 7a67 	vsub.f32	s15, s16, s15
 8000bce:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8000bd2:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8000bd6:	ed97 0a05 	vldr	s0, [r7, #20]
 8000bda:	f00d f9b5 	bl	800df48 <cosf>
 8000bde:	eef0 8a40 	vmov.f32	s17, s0
 8000be2:	ed97 0a04 	vldr	s0, [r7, #16]
 8000be6:	f00d f9af 	bl	800df48 <cosf>
 8000bea:	eef0 7a40 	vmov.f32	s15, s0
 8000bee:	ee78 7aa7 	vadd.f32	s15, s17, s15
 8000bf2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000bf6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000bfa:	eef0 0a47 	vmov.f32	s1, s14
 8000bfe:	eeb0 0a48 	vmov.f32	s0, s16
 8000c02:	f00d f883 	bl	800dd0c <atan2f>
 8000c06:	ed87 0a03 	vstr	s0, [r7, #12]

    robot->fPos[0] = x;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c0e:	631a      	str	r2, [r3, #48]	@ 0x30
    robot->fPos[1] = y;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c14:	635a      	str	r2, [r3, #52]	@ 0x34
    robot->fPos[2] = z;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6a3a      	ldr	r2, [r7, #32]
 8000c1a:	639a      	str	r2, [r3, #56]	@ 0x38
    robot->fPos[3] = roll;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	69fa      	ldr	r2, [r7, #28]
 8000c20:	63da      	str	r2, [r3, #60]	@ 0x3c
    robot->fPos[4] = pitch;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	69ba      	ldr	r2, [r7, #24]
 8000c26:	641a      	str	r2, [r3, #64]	@ 0x40
    robot->fPos[5] = yaw;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	645a      	str	r2, [r3, #68]	@ 0x44
    robot->ForwardKinematicError = 0; // Set to 0 if no error occurs
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2200      	movs	r2, #0
 8000c32:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
}
 8000c36:	bf00      	nop
 8000c38:	3750      	adds	r7, #80	@ 0x50
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	ecbd 8b02 	vpop	{d8}
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	f3af 8000 	nop.w
 8000c48:	54442d18 	.word	0x54442d18
 8000c4c:	400921fb 	.word	0x400921fb
 8000c50:	42c80000 	.word	0x42c80000
 8000c54:	3fb3ec43 	.word	0x3fb3ec43
 8000c58:	431811ae 	.word	0x431811ae
 8000c5c:	00000000 	.word	0x00000000

08000c60 <Robot_InverseKinematics>:
void Robot_InverseKinematics(Robot *robot) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	ed2d 8b02 	vpush	{d8}
 8000c66:	b088      	sub	sp, #32
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
    // Implement the inverse kinematics calculations here
    // This is a placeholder for the actual implementation
    float r = sqrtf(robot->fPosTarget[0] * robot->fPosTarget[0] + robot->fPosTarget[1] * robot->fPosTarget[1]);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8000c78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8000c88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c90:	eeb0 0a67 	vmov.f32	s0, s15
 8000c94:	f00d f83c 	bl	800dd10 <sqrtf>
 8000c98:	ed87 0a07 	vstr	s0, [r7, #28]
    float pwr = r - 25.0f;
 8000c9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000ca0:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8000ca4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ca8:	edc7 7a06 	vstr	s15, [r7, #24]
    float pwz = robot->fPosTarget[2] + 150.0f;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8000cb2:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8000ed8 <Robot_InverseKinematics+0x278>
 8000cb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cba:	edc7 7a05 	vstr	s15, [r7, #20]
    float a = sqrtf(pwr * pwr + pwz * pwz);
 8000cbe:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cc2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000cc6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cca:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000cce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cd2:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd6:	f00d f81b 	bl	800dd10 <sqrtf>
 8000cda:	ed87 0a04 	vstr	s0, [r7, #16]

    // Round to 1 decimal place
    a = roundf(a * 10.0f) / 10.0f;
 8000cde:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ce2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cea:	eeb0 0a67 	vmov.f32	s0, s15
 8000cee:	f00d f9eb 	bl	800e0c8 <roundf>
 8000cf2:	eeb0 7a40 	vmov.f32	s14, s0
 8000cf6:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000cfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cfe:	edc7 7a04 	vstr	s15, [r7, #16]

    // Check reachability
    if (a > 200.0f) {
 8000d02:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d06:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8000edc <Robot_InverseKinematics+0x27c>
 8000d0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d12:	dd04      	ble.n	8000d1e <Robot_InverseKinematics+0xbe>
        robot->InverseKinematicError = 1; // Set error flag
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2201      	movs	r2, #1
 8000d18:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        return;
 8000d1c:	e0d0      	b.n	8000ec0 <Robot_InverseKinematics+0x260>
    } else if (a == 200.0f) {
 8000d1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d22:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8000edc <Robot_InverseKinematics+0x27c>
 8000d26:	eef4 7a47 	vcmp.f32	s15, s14
 8000d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d2e:	d104      	bne.n	8000d3a <Robot_InverseKinematics+0xda>
        robot->fThetaTarget[3] = 0.0f;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f04f 0200 	mov.w	r2, #0
 8000d36:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d38:	e009      	b.n	8000d4e <Robot_InverseKinematics+0xee>
    } else if (a == 0.0f) {
 8000d3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d3e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d46:	d102      	bne.n	8000d4e <Robot_InverseKinematics+0xee>
        robot->fThetaTarget[3] = M_PI;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4a65      	ldr	r2, [pc, #404]	@ (8000ee0 <Robot_InverseKinematics+0x280>)
 8000d4c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    // Normal calculation if not at boundaries
    if (!(a == 200.0f || a == 0.0f)) {
 8000d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d52:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8000edc <Robot_InverseKinematics+0x27c>
 8000d56:	eef4 7a47 	vcmp.f32	s15, s14
 8000d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d5e:	d01f      	beq.n	8000da0 <Robot_InverseKinematics+0x140>
 8000d60:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d64:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d6c:	d018      	beq.n	8000da0 <Robot_InverseKinematics+0x140>
        robot->fThetaTarget[3] = acosf((a * a - 10000.0f - 10000.0f) / (-2.0f * 100.0f * 100.0f));
 8000d6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d72:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000d76:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8000ee4 <Robot_InverseKinematics+0x284>
 8000d7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d7e:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8000ee4 <Robot_InverseKinematics+0x284>
 8000d82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d86:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8000ee8 <Robot_InverseKinematics+0x288>
 8000d8a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000d8e:	eeb0 0a47 	vmov.f32	s0, s14
 8000d92:	f00c ff8f 	bl	800dcb4 <acosf>
 8000d96:	eef0 7a40 	vmov.f32	s15, s0
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    }

    float alpha = (M_PI - robot->fThetaTarget[3]) / 2.0f;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000da6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000daa:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 8000ed0 <Robot_InverseKinematics+0x270>
 8000dae:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000db2:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8000db6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000dba:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000dbe:	edc7 7a03 	vstr	s15, [r7, #12]
    robot->fThetaTarget[3] = M_PI - robot->fThetaTarget[3];
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000dc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dcc:	ed9f 6b40 	vldr	d6, [pc, #256]	@ 8000ed0 <Robot_InverseKinematics+0x270>
 8000dd0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000dd4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    robot->fThetaTarget[2] = M_PI - (atan2f(pwz, pwr) + acosf((10000.0f + a * a - 10000.0f) / (2.0f * 100.0f * a)));
 8000dde:	edd7 0a06 	vldr	s1, [r7, #24]
 8000de2:	ed97 0a05 	vldr	s0, [r7, #20]
 8000de6:	f00c ff91 	bl	800dd0c <atan2f>
 8000dea:	eeb0 8a40 	vmov.f32	s16, s0
 8000dee:	edd7 7a04 	vldr	s15, [r7, #16]
 8000df2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000df6:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8000ee4 <Robot_InverseKinematics+0x284>
 8000dfa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000dfe:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8000ee4 <Robot_InverseKinematics+0x284>
 8000e02:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000e06:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e0a:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8000edc <Robot_InverseKinematics+0x27c>
 8000e0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e12:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000e16:	eeb0 0a66 	vmov.f32	s0, s13
 8000e1a:	f00c ff4b 	bl	800dcb4 <acosf>
 8000e1e:	eef0 7a40 	vmov.f32	s15, s0
 8000e22:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000e26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e2a:	ed9f 6b29 	vldr	d6, [pc, #164]	@ 8000ed0 <Robot_InverseKinematics+0x270>
 8000e2e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000e32:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	edc3 7a08 	vstr	s15, [r3, #32]
    robot->fThetaTarget[4] = M_PI - (atan2f(pwr, pwz) + alpha);
 8000e3c:	edd7 0a05 	vldr	s1, [r7, #20]
 8000e40:	ed97 0a06 	vldr	s0, [r7, #24]
 8000e44:	f00c ff62 	bl	800dd0c <atan2f>
 8000e48:	eeb0 7a40 	vmov.f32	s14, s0
 8000e4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e54:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e58:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8000ed0 <Robot_InverseKinematics+0x270>
 8000e5c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000e60:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    robot->fThetaTarget[1] = atan2f(robot->fPosTarget[1], robot->fPosTarget[0]);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8000e76:	eef0 0a47 	vmov.f32	s1, s14
 8000e7a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e7e:	f00c ff45 	bl	800dd0c <atan2f>
 8000e82:	eef0 7a40 	vmov.f32	s15, s0
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	edc3 7a07 	vstr	s15, [r3, #28]
    if (robot->fThetaTarget[1] < 0.0f) {
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	edd3 7a07 	vldr	s15, [r3, #28]
 8000e92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e9a:	d50d      	bpl.n	8000eb8 <Robot_InverseKinematics+0x258>
        robot->fThetaTarget[1] += M_PI;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	edd3 7a07 	vldr	s15, [r3, #28]
 8000ea2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ea6:	ed9f 6b0a 	vldr	d6, [pc, #40]	@ 8000ed0 <Robot_InverseKinematics+0x270>
 8000eaa:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000eae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	edc3 7a07 	vstr	s15, [r3, #28]
    }
    robot->InverseKinematicError = 0; // Set to 0 if no error occurs
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8000ec0:	3720      	adds	r7, #32
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	ecbd 8b02 	vpop	{d8}
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	f3af 8000 	nop.w
 8000ed0:	54442d18 	.word	0x54442d18
 8000ed4:	400921fb 	.word	0x400921fb
 8000ed8:	43160000 	.word	0x43160000
 8000edc:	43480000 	.word	0x43480000
 8000ee0:	40490fdb 	.word	0x40490fdb
 8000ee4:	461c4000 	.word	0x461c4000
 8000ee8:	c69c4000 	.word	0xc69c4000

08000eec <Robot_Reset>:
            robot->ProcessError = 1; // Set error flag
            break;
    }
    robot->ProcessFlag = 1; // Set to 1 if processing is done
}
void Robot_Reset(Robot *robot) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
    robot->stepCount = 0;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
    robot->ProcessFlag = 0;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2200      	movs	r2, #0
 8000f00:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    robot->InitError = 0;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    robot->ForwardKinematicError = 0;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
    robot->InverseKinematicError = 0;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2200      	movs	r2, #0
 8000f18:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    robot->ProcessError = 0;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
    for (int i = 0; i < 6; i++) {
 8000f24:	2300      	movs	r3, #0
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	e00f      	b.n	8000f4a <Robot_Reset+0x5e>
        robot->fTheta[i] = PI_2;
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4413      	add	r3, r2
 8000f32:	4a0b      	ldr	r2, [pc, #44]	@ (8000f60 <Robot_Reset+0x74>)
 8000f34:	601a      	str	r2, [r3, #0]
        robot->fThetaTarget[i] = PI_2;
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	3306      	adds	r3, #6
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	4413      	add	r3, r2
 8000f40:	4a07      	ldr	r2, [pc, #28]	@ (8000f60 <Robot_Reset+0x74>)
 8000f42:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 6; i++) {
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	3301      	adds	r3, #1
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2b05      	cmp	r3, #5
 8000f4e:	ddec      	ble.n	8000f2a <Robot_Reset+0x3e>
    }
    Robot_SetPulse(robot); // Set pulse values to default
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f000 f8bd 	bl	80010d0 <Robot_SetPulse>
}
 8000f56:	bf00      	nop
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	3fc90fdb 	.word	0x3fc90fdb

08000f64 <Robot_Run>:
    robot->InitError = 0;
    robot->ForwardKinematicError = 0;
    robot->InverseKinematicError = 0;
    robot->ProcessError = 0;
}
void Robot_Run(Robot *robot) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08c      	sub	sp, #48	@ 0x30
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    // Implement the run logic here
    // This is a placeholder for the actual implementation
    while (robot->ProcessFlag) {
 8000f6c:	bf00      	nop
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1fa      	bne.n	8000f6e <Robot_Run+0xa>
    }
    float maxDifference = 0.0f;
 8000f78:	f04f 0300 	mov.w	r3, #0
 8000f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float difference[6];
    for (int i = 0; i < 6; i++) {
 8000f7e:	2300      	movs	r3, #0
 8000f80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f82:	e031      	b.n	8000fe8 <Robot_Run+0x84>
        difference[i] = (robot->fThetaTarget[i] - robot->fTheta[i]);
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f88:	3306      	adds	r3, #6
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	4413      	add	r3, r2
 8000f8e:	ed93 7a00 	vldr	s14, [r3]
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	4413      	add	r3, r2
 8000f9a:	edd3 7a00 	vldr	s15, [r3]
 8000f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	3330      	adds	r3, #48	@ 0x30
 8000fa8:	443b      	add	r3, r7
 8000faa:	3b28      	subs	r3, #40	@ 0x28
 8000fac:	edc3 7a00 	vstr	s15, [r3]
        if (difference[i] > maxDifference) {
 8000fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	3330      	adds	r3, #48	@ 0x30
 8000fb6:	443b      	add	r3, r7
 8000fb8:	3b28      	subs	r3, #40	@ 0x28
 8000fba:	edd3 7a00 	vldr	s15, [r3]
 8000fbe:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000fc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fca:	d50a      	bpl.n	8000fe2 <Robot_Run+0x7e>
            maxDifference = fabsf(difference[i]);
 8000fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	3330      	adds	r3, #48	@ 0x30
 8000fd2:	443b      	add	r3, r7
 8000fd4:	3b28      	subs	r3, #40	@ 0x28
 8000fd6:	edd3 7a00 	vldr	s15, [r3]
 8000fda:	eef0 7ae7 	vabs.f32	s15, s15
 8000fde:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (int i = 0; i < 6; i++) {
 8000fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	ddca      	ble.n	8000f84 <Robot_Run+0x20>
        }
    }
    if (maxDifference > robot->maxChangeThetaStep) {
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8000ff4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000ff8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001000:	dd41      	ble.n	8001086 <Robot_Run+0x122>
        for (int i = 0; i < 6; i++) {
 8001002:	2300      	movs	r3, #0
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24
 8001006:	e03a      	b.n	800107e <Robot_Run+0x11a>
            robot->Step[i] = (robot->fThetaTarget[i] - robot->fTheta[i]) / maxDifference;
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100c:	3306      	adds	r3, #6
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	4413      	add	r3, r2
 8001012:	ed93 7a00 	vldr	s14, [r3]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	4413      	add	r3, r2
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001026:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800102a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001032:	331e      	adds	r3, #30
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	4413      	add	r3, r2
 8001038:	edc3 7a00 	vstr	s15, [r3]
            robot->fTheta[i] += (difference[i]) * robot->maxChangeThetaStep / maxDifference;
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4413      	add	r3, r2
 8001044:	ed93 7a00 	vldr	s14, [r3]
 8001048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	3330      	adds	r3, #48	@ 0x30
 800104e:	443b      	add	r3, r7
 8001050:	3b28      	subs	r3, #40	@ 0x28
 8001052:	edd3 6a00 	vldr	s13, [r3]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 800105c:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001060:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8001064:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	4413      	add	r3, r2
 8001074:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 6; i++) {
 8001078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800107a:	3301      	adds	r3, #1
 800107c:	627b      	str	r3, [r7, #36]	@ 0x24
 800107e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001080:	2b05      	cmp	r3, #5
 8001082:	ddc1      	ble.n	8001008 <Robot_Run+0xa4>
 8001084:	e013      	b.n	80010ae <Robot_Run+0x14a>
        }
    } else {
        for (int i = 0; i < 6; i++) {
 8001086:	2300      	movs	r3, #0
 8001088:	623b      	str	r3, [r7, #32]
 800108a:	e00d      	b.n	80010a8 <Robot_Run+0x144>
            robot->fTheta[i] = robot->fThetaTarget[i];
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	6a3b      	ldr	r3, [r7, #32]
 8001090:	3306      	adds	r3, #6
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	6879      	ldr	r1, [r7, #4]
 800109a:	6a3b      	ldr	r3, [r7, #32]
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	440b      	add	r3, r1
 80010a0:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < 6; i++) {
 80010a2:	6a3b      	ldr	r3, [r7, #32]
 80010a4:	3301      	adds	r3, #1
 80010a6:	623b      	str	r3, [r7, #32]
 80010a8:	6a3b      	ldr	r3, [r7, #32]
 80010aa:	2b05      	cmp	r3, #5
 80010ac:	ddee      	ble.n	800108c <Robot_Run+0x128>
        }
    }
    Robot_ForwardKinematics(robot); // Update forward kinematics
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff fc92 	bl	80009d8 <Robot_ForwardKinematics>
    Robot_SetPulse(robot); // Set pulse values based on updated angles
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f000 f80b 	bl	80010d0 <Robot_SetPulse>
    robot->ProcessFlag = 1; // Reset process flag after running
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2201      	movs	r2, #1
 80010be:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
}
 80010c2:	bf00      	nop
 80010c4:	3730      	adds	r7, #48	@ 0x30
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	0000      	movs	r0, r0
 80010cc:	0000      	movs	r0, r0
	...

080010d0 <Robot_SetPulse>:
void Robot_SetPulse(Robot *robot) {
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
    // Implement the pulse setting logic here
    // This is a placeholder for the actual implementation
    for (int i = 0; i < 6; i++) {
 80010d8:	2300      	movs	r3, #0
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	e051      	b.n	8001182 <Robot_SetPulse+0xb2>
        float theta = robot->fThetaTarget[i];
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	3306      	adds	r3, #6
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	60bb      	str	r3, [r7, #8]
        if (theta < -PI || theta > PI) {
 80010ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80010f0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010f4:	ed9f 6b28 	vldr	d6, [pc, #160]	@ 8001198 <Robot_SetPulse+0xc8>
 80010f8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80010fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001100:	d40a      	bmi.n	8001118 <Robot_SetPulse+0x48>
 8001102:	edd7 7a02 	vldr	s15, [r7, #8]
 8001106:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800110a:	ed9f 6b25 	vldr	d6, [pc, #148]	@ 80011a0 <Robot_SetPulse+0xd0>
 800110e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001116:	dd04      	ble.n	8001122 <Robot_SetPulse+0x52>
            robot->ProcessError = 1; // Set error flag
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2201      	movs	r2, #1
 800111c:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
            return;
 8001120:	e032      	b.n	8001188 <Robot_SetPulse+0xb8>
        }
        robot->pulse[i] = (uint16_t)((theta + PI) * (robot->maxPulse - robot->minPulse) / (2 * PI) + robot->minPulse);
 8001122:	edd7 7a02 	vldr	s15, [r7, #8]
 8001126:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800112a:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 80011a0 <Robot_SetPulse+0xd0>
 800112e:	ee37 6b06 	vadd.f64	d6, d7, d6
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f8b3 306e 	ldrh.w	r3, [r3, #110]	@ 0x6e
 8001138:	461a      	mov	r2, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800114a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800114e:	ed9f 5b16 	vldr	d5, [pc, #88]	@ 80011a8 <Robot_SetPulse+0xd8>
 8001152:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 800115c:	ee07 3a90 	vmov	s15, r3
 8001160:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001164:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001168:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800116c:	ee17 3a90 	vmov	r3, s15
 8001170:	b299      	uxth	r1, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	68fa      	ldr	r2, [r7, #12]
 8001176:	3230      	adds	r2, #48	@ 0x30
 8001178:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 0; i < 6; i++) {
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	3301      	adds	r3, #1
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	2b05      	cmp	r3, #5
 8001186:	ddaa      	ble.n	80010de <Robot_SetPulse+0xe>
    }
}
 8001188:	3714      	adds	r7, #20
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	f3af 8000 	nop.w
 8001198:	54442d18 	.word	0x54442d18
 800119c:	c00921fb 	.word	0xc00921fb
 80011a0:	54442d18 	.word	0x54442d18
 80011a4:	400921fb 	.word	0x400921fb
 80011a8:	54442d18 	.word	0x54442d18
 80011ac:	401921fb 	.word	0x401921fb

080011b0 <Robot_RunPath>:
void Robot_RunPath(Robot *robot) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
    // Implement the path running logic here
    // This is a placeholder for the actual implementation
    uint8_t posFinished = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	75fb      	strb	r3, [r7, #23]
    for(int i = 0; i < 6; i++) {
 80011bc:	2300      	movs	r3, #0
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	e020      	b.n	8001204 <Robot_RunPath+0x54>
        robot->fThetaTarget[i] = robot->PosList[robot->PathList[robot->PathIndex]][i];
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	334c      	adds	r3, #76	@ 0x4c
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	4413      	add	r3, r2
 80011d0:	889b      	ldrh	r3, [r3, #4]
 80011d2:	4619      	mov	r1, r3
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	460b      	mov	r3, r1
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	440b      	add	r3, r1
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	441a      	add	r2, r3
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	4413      	add	r3, r2
 80011e4:	33ae      	adds	r3, #174	@ 0xae
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	ee07 3a90 	vmov	s15, r3
 80011ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	3306      	adds	r3, #6
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	4413      	add	r3, r2
 80011fa:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < 6; i++) {
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	3301      	adds	r3, #1
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	2b05      	cmp	r3, #5
 8001208:	dddb      	ble.n	80011c2 <Robot_RunPath+0x12>
    }
    posFinished = 1;
 800120a:	2301      	movs	r3, #1
 800120c:	75fb      	strb	r3, [r7, #23]
    for (int j = 0; j < 6; j++) {
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	e01f      	b.n	8001254 <Robot_RunPath+0xa4>
        if (fabsf(robot->fTheta[j] - robot->fThetaTarget[j]) > 1e-3) {
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4413      	add	r3, r2
 800121c:	ed93 7a00 	vldr	s14, [r3]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	3306      	adds	r3, #6
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	edd3 7a00 	vldr	s15, [r3]
 800122e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001232:	eef0 7ae7 	vabs.f32	s15, s15
 8001236:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800123a:	ed9f 6b1f 	vldr	d6, [pc, #124]	@ 80012b8 <Robot_RunPath+0x108>
 800123e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001246:	dd02      	ble.n	800124e <Robot_RunPath+0x9e>
            posFinished = 0;
 8001248:	2300      	movs	r3, #0
 800124a:	75fb      	strb	r3, [r7, #23]
            break;
 800124c:	e005      	b.n	800125a <Robot_RunPath+0xaa>
    for (int j = 0; j < 6; j++) {
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	3301      	adds	r3, #1
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2b05      	cmp	r3, #5
 8001258:	dddc      	ble.n	8001214 <Robot_RunPath+0x64>
        }
    } 
    if(posFinished) {
 800125a:	7dfb      	ldrb	r3, [r7, #23]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d021      	beq.n	80012a4 <Robot_RunPath+0xf4>
        robot->PathIndex++;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8001266:	3301      	adds	r3, #1
 8001268:	b29a      	uxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if (robot->PathIndex >= 8) {
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8001276:	2b07      	cmp	r3, #7
 8001278:	d917      	bls.n	80012aa <Robot_RunPath+0xfa>
            robot->PathIndex = 0;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            robot->PathList[6] += 2;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8001288:	3302      	adds	r3, #2
 800128a:	b29a      	uxth	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
            robot->PathList[7] += 2;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f8b3 30aa 	ldrh.w	r3, [r3, #170]	@ 0xaa
 8001298:	3302      	adds	r3, #2
 800129a:	b29a      	uxth	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
        }
    }
    else {
        Robot_Run(robot); // Call the run function to process the path
    }
}
 80012a2:	e002      	b.n	80012aa <Robot_RunPath+0xfa>
        Robot_Run(robot); // Call the run function to process the path
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff fe5d 	bl	8000f64 <Robot_Run>
}
 80012aa:	bf00      	nop
 80012ac:	3718      	adds	r7, #24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	f3af 8000 	nop.w
 80012b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80012bc:	3f50624d 	.word	0x3f50624d

080012c0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  if (htim == &htim3) {
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a4b      	ldr	r2, [pc, #300]	@ (80013f8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d132      	bne.n	8001336 <HAL_TIM_PeriodElapsedCallback+0x76>
    RobotArm.ProcessFlag = 0;
 80012d0:	4b4a      	ldr	r3, [pc, #296]	@ (80013fc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Tx3_Buffer[0] = 0xAA;
 80012d8:	4b49      	ldr	r3, [pc, #292]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80012da:	22aa      	movs	r2, #170	@ 0xaa
 80012dc:	701a      	strb	r2, [r3, #0]
    for(int i = 0;i<6;i++){
 80012de:	2300      	movs	r3, #0
 80012e0:	617b      	str	r3, [r7, #20]
 80012e2:	e018      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x56>
      Tx3_Buffer[i+1] = (uint8_t)(RobotArm.pulse[i] >> 8);
 80012e4:	4a45      	ldr	r2, [pc, #276]	@ (80013fc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	3330      	adds	r3, #48	@ 0x30
 80012ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012ee:	0a1b      	lsrs	r3, r3, #8
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3301      	adds	r3, #1
 80012f6:	b2d1      	uxtb	r1, r2
 80012f8:	4a41      	ldr	r2, [pc, #260]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80012fa:	54d1      	strb	r1, [r2, r3]
      Tx3_Buffer[i+2] = (uint8_t)(RobotArm.pulse[i] & 0xFF);
 80012fc:	4a3f      	ldr	r2, [pc, #252]	@ (80013fc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	3330      	adds	r3, #48	@ 0x30
 8001302:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	3302      	adds	r3, #2
 800130a:	b2d1      	uxtb	r1, r2
 800130c:	4a3c      	ldr	r2, [pc, #240]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800130e:	54d1      	strb	r1, [r2, r3]
    for(int i = 0;i<6;i++){
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	3301      	adds	r3, #1
 8001314:	617b      	str	r3, [r7, #20]
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	2b05      	cmp	r3, #5
 800131a:	dde3      	ble.n	80012e4 <HAL_TIM_PeriodElapsedCallback+0x24>
    }
    Tx3_Buffer[13] = 0x55;
 800131c:	4b38      	ldr	r3, [pc, #224]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800131e:	2255      	movs	r2, #85	@ 0x55
 8001320:	735a      	strb	r2, [r3, #13]
     Tx3_Flag= HAL_UART_Transmit_DMA(&huart3, Tx3_Buffer,14);
 8001322:	220e      	movs	r2, #14
 8001324:	4936      	ldr	r1, [pc, #216]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001326:	4837      	ldr	r0, [pc, #220]	@ (8001404 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001328:	f009 fff2 	bl	800b310 <HAL_UART_Transmit_DMA>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	4b35      	ldr	r3, [pc, #212]	@ (8001408 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001332:	701a      	strb	r2, [r3, #0]
      Tx6_Buffer[i+8] = (uint8_t)(value & 0xFF);
    }
    Tx6_Buffer[25] = RobotArm.Mode;
    Tx6_Flag= HAL_UART_Transmit_DMA(&huart6, Tx6_Buffer,26);
  }
}
 8001334:	e05b      	b.n	80013ee <HAL_TIM_PeriodElapsedCallback+0x12e>
  } else if (htim == &htim17) {
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a34      	ldr	r2, [pc, #208]	@ (800140c <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d157      	bne.n	80013ee <HAL_TIM_PeriodElapsedCallback+0x12e>
    Tx6_Buffer[0] = cmd;
 800133e:	4b34      	ldr	r3, [pc, #208]	@ (8001410 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001340:	781a      	ldrb	r2, [r3, #0]
 8001342:	4b34      	ldr	r3, [pc, #208]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001344:	701a      	strb	r2, [r3, #0]
    for(int i = 0;i<6;i++){
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	e03f      	b.n	80013cc <HAL_TIM_PeriodElapsedCallback+0x10c>
      value= (int16_t)(RobotArm.fTheta[i]*10);
 800134c:	4a2b      	ldr	r2, [pc, #172]	@ (80013fc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	4413      	add	r3, r2
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800135c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001360:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001364:	ee17 3a90 	vmov	r3, s15
 8001368:	81fb      	strh	r3, [r7, #14]
      Tx6_Buffer[i+1] = (uint8_t)(value >> 8);
 800136a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800136e:	121b      	asrs	r3, r3, #8
 8001370:	b21a      	sxth	r2, r3
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	3301      	adds	r3, #1
 8001376:	b2d1      	uxtb	r1, r2
 8001378:	4a26      	ldr	r2, [pc, #152]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800137a:	54d1      	strb	r1, [r2, r3]
      Tx6_Buffer[i+2] = (uint8_t)(value & 0xFF);
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	3302      	adds	r3, #2
 8001380:	89fa      	ldrh	r2, [r7, #14]
 8001382:	b2d1      	uxtb	r1, r2
 8001384:	4a23      	ldr	r2, [pc, #140]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001386:	54d1      	strb	r1, [r2, r3]
      value= (int16_t)(RobotArm.fPos[i]*10);
 8001388:	4a1c      	ldr	r2, [pc, #112]	@ (80013fc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	330c      	adds	r3, #12
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	edd3 7a00 	vldr	s15, [r3]
 8001396:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800139a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800139e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a2:	ee17 3a90 	vmov	r3, s15
 80013a6:	81fb      	strh	r3, [r7, #14]
      Tx6_Buffer[i+7] = (uint8_t)(value >> 8);
 80013a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013ac:	121b      	asrs	r3, r3, #8
 80013ae:	b21a      	sxth	r2, r3
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	3307      	adds	r3, #7
 80013b4:	b2d1      	uxtb	r1, r2
 80013b6:	4a17      	ldr	r2, [pc, #92]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80013b8:	54d1      	strb	r1, [r2, r3]
      Tx6_Buffer[i+8] = (uint8_t)(value & 0xFF);
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	3308      	adds	r3, #8
 80013be:	89fa      	ldrh	r2, [r7, #14]
 80013c0:	b2d1      	uxtb	r1, r2
 80013c2:	4a14      	ldr	r2, [pc, #80]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80013c4:	54d1      	strb	r1, [r2, r3]
    for(int i = 0;i<6;i++){
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	3301      	adds	r3, #1
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	2b05      	cmp	r3, #5
 80013d0:	ddbc      	ble.n	800134c <HAL_TIM_PeriodElapsedCallback+0x8c>
    Tx6_Buffer[25] = RobotArm.Mode;
 80013d2:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80013d4:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
 80013d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80013da:	765a      	strb	r2, [r3, #25]
    Tx6_Flag= HAL_UART_Transmit_DMA(&huart6, Tx6_Buffer,26);
 80013dc:	221a      	movs	r2, #26
 80013de:	490d      	ldr	r1, [pc, #52]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80013e0:	480d      	ldr	r0, [pc, #52]	@ (8001418 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80013e2:	f009 ff95 	bl	800b310 <HAL_UART_Transmit_DMA>
 80013e6:	4603      	mov	r3, r0
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80013ec:	701a      	strb	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	24000240 	.word	0x24000240
 80013fc:	240007dc 	.word	0x240007dc
 8001400:	24000b18 	.word	0x24000b18
 8001404:	2400036c 	.word	0x2400036c
 8001408:	24000b95 	.word	0x24000b95
 800140c:	2400028c 	.word	0x2400028c
 8001410:	24000b88 	.word	0x24000b88
 8001414:	24000b48 	.word	0x24000b48
 8001418:	24000400 	.word	0x24000400
 800141c:	24000b96 	.word	0x24000b96

08001420 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  if (huart == &huart1) {
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a5a      	ldr	r2, [pc, #360]	@ (8001594 <HAL_UART_RxCpltCallback+0x174>)
 800142c:	4293      	cmp	r3, r2
 800142e:	f040 80ad 	bne.w	800158c <HAL_UART_RxCpltCallback+0x16c>
    switch (Rx1_Buffer[0]) {
 8001432:	4b59      	ldr	r3, [pc, #356]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d002      	beq.n	8001440 <HAL_UART_RxCpltCallback+0x20>
 800143a:	2b02      	cmp	r3, #2
 800143c:	d01d      	beq.n	800147a <HAL_UART_RxCpltCallback+0x5a>
        }
        break;

      default:
        // Handle unknown event
        break;
 800143e:	e0a0      	b.n	8001582 <HAL_UART_RxCpltCallback+0x162>
        ESP32_IP[0] = Rx1_Buffer[1];
 8001440:	4b55      	ldr	r3, [pc, #340]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 8001442:	785a      	ldrb	r2, [r3, #1]
 8001444:	4b55      	ldr	r3, [pc, #340]	@ (800159c <HAL_UART_RxCpltCallback+0x17c>)
 8001446:	701a      	strb	r2, [r3, #0]
        ESP32_IP[1] = Rx1_Buffer[2];
 8001448:	4b53      	ldr	r3, [pc, #332]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 800144a:	789a      	ldrb	r2, [r3, #2]
 800144c:	4b53      	ldr	r3, [pc, #332]	@ (800159c <HAL_UART_RxCpltCallback+0x17c>)
 800144e:	705a      	strb	r2, [r3, #1]
        ESP32_IP[2] = Rx1_Buffer[3];
 8001450:	4b51      	ldr	r3, [pc, #324]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 8001452:	78da      	ldrb	r2, [r3, #3]
 8001454:	4b51      	ldr	r3, [pc, #324]	@ (800159c <HAL_UART_RxCpltCallback+0x17c>)
 8001456:	709a      	strb	r2, [r3, #2]
        ESP32_IP[3] = Rx1_Buffer[4];
 8001458:	4b4f      	ldr	r3, [pc, #316]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 800145a:	791a      	ldrb	r2, [r3, #4]
 800145c:	4b4f      	ldr	r3, [pc, #316]	@ (800159c <HAL_UART_RxCpltCallback+0x17c>)
 800145e:	70da      	strb	r2, [r3, #3]
        Tx1_Buffer[0] = _STM32_READY_;
 8001460:	4b4f      	ldr	r3, [pc, #316]	@ (80015a0 <HAL_UART_RxCpltCallback+0x180>)
 8001462:	2201      	movs	r2, #1
 8001464:	701a      	strb	r2, [r3, #0]
        Tx1_Flag=HAL_UART_Transmit_DMA(&huart1, Tx1_Buffer, 1);
 8001466:	2201      	movs	r2, #1
 8001468:	494d      	ldr	r1, [pc, #308]	@ (80015a0 <HAL_UART_RxCpltCallback+0x180>)
 800146a:	484a      	ldr	r0, [pc, #296]	@ (8001594 <HAL_UART_RxCpltCallback+0x174>)
 800146c:	f009 ff50 	bl	800b310 <HAL_UART_Transmit_DMA>
 8001470:	4603      	mov	r3, r0
 8001472:	461a      	mov	r2, r3
 8001474:	4b4b      	ldr	r3, [pc, #300]	@ (80015a4 <HAL_UART_RxCpltCallback+0x184>)
 8001476:	701a      	strb	r2, [r3, #0]
        break;
 8001478:	e083      	b.n	8001582 <HAL_UART_RxCpltCallback+0x162>
        cmd = Rx1_Buffer[1];
 800147a:	4b47      	ldr	r3, [pc, #284]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 800147c:	785a      	ldrb	r2, [r3, #1]
 800147e:	4b4a      	ldr	r3, [pc, #296]	@ (80015a8 <HAL_UART_RxCpltCallback+0x188>)
 8001480:	701a      	strb	r2, [r3, #0]
        switch (cmd) {
 8001482:	4b49      	ldr	r3, [pc, #292]	@ (80015a8 <HAL_UART_RxCpltCallback+0x188>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b08      	cmp	r3, #8
 8001488:	d879      	bhi.n	800157e <HAL_UART_RxCpltCallback+0x15e>
 800148a:	a201      	add	r2, pc, #4	@ (adr r2, 8001490 <HAL_UART_RxCpltCallback+0x70>)
 800148c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001490:	080014b5 	.word	0x080014b5
 8001494:	080014bf 	.word	0x080014bf
 8001498:	080014c9 	.word	0x080014c9
 800149c:	080014d1 	.word	0x080014d1
 80014a0:	080014d7 	.word	0x080014d7
 80014a4:	0800157f 	.word	0x0800157f
 80014a8:	080014dd 	.word	0x080014dd
 80014ac:	080014e3 	.word	0x080014e3
 80014b0:	08001531 	.word	0x08001531
            RobotArm.Mode = _RUNROBOT_;
 80014b4:	4b3d      	ldr	r3, [pc, #244]	@ (80015ac <HAL_UART_RxCpltCallback+0x18c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
            break;
 80014bc:	e060      	b.n	8001580 <HAL_UART_RxCpltCallback+0x160>
            RobotArm.Mode = 0; // Example: Stop robot
 80014be:	4b3b      	ldr	r3, [pc, #236]	@ (80015ac <HAL_UART_RxCpltCallback+0x18c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
            break;
 80014c6:	e05b      	b.n	8001580 <HAL_UART_RxCpltCallback+0x160>
            Robot_Reset(&RobotArm);
 80014c8:	4838      	ldr	r0, [pc, #224]	@ (80015ac <HAL_UART_RxCpltCallback+0x18c>)
 80014ca:	f7ff fd0f 	bl	8000eec <Robot_Reset>
            break;
 80014ce:	e057      	b.n	8001580 <HAL_UART_RxCpltCallback+0x160>
            SaveAngle();
 80014d0:	f000 fd56 	bl	8001f80 <SaveAngle>
            break;
 80014d4:	e054      	b.n	8001580 <HAL_UART_RxCpltCallback+0x160>
            ClearAngle();
 80014d6:	f000 fde1 	bl	800209c <ClearAngle>
            break;
 80014da:	e051      	b.n	8001580 <HAL_UART_RxCpltCallback+0x160>
            ClearPath();
 80014dc:	f000 fe3c 	bl	8002158 <ClearPath>
            break;
 80014e0:	e04e      	b.n	8001580 <HAL_UART_RxCpltCallback+0x160>
            RobotArm.Mode = _SET_ANGLE_;
 80014e2:	4b32      	ldr	r3, [pc, #200]	@ (80015ac <HAL_UART_RxCpltCallback+0x18c>)
 80014e4:	2207      	movs	r2, #7
 80014e6:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
            for (int i = 0; i < 6; i++) {
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	e01b      	b.n	8001528 <HAL_UART_RxCpltCallback+0x108>
              RobotArm.fThetaTarget[i] = (float)((Rx1_Buffer[i + 2] << 8) | Rx1_Buffer[i + 3]) / 10.0f;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	3302      	adds	r3, #2
 80014f4:	4a28      	ldr	r2, [pc, #160]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 80014f6:	5cd3      	ldrb	r3, [r2, r3]
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	3203      	adds	r2, #3
 80014fe:	4926      	ldr	r1, [pc, #152]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 8001500:	5c8a      	ldrb	r2, [r1, r2]
 8001502:	4313      	orrs	r3, r2
 8001504:	ee07 3a90 	vmov	s15, r3
 8001508:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800150c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001510:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001514:	4a25      	ldr	r2, [pc, #148]	@ (80015ac <HAL_UART_RxCpltCallback+0x18c>)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	3306      	adds	r3, #6
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	4413      	add	r3, r2
 800151e:	edc3 7a00 	vstr	s15, [r3]
            for (int i = 0; i < 6; i++) {
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	3301      	adds	r3, #1
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2b05      	cmp	r3, #5
 800152c:	dde0      	ble.n	80014f0 <HAL_UART_RxCpltCallback+0xd0>
            break;
 800152e:	e027      	b.n	8001580 <HAL_UART_RxCpltCallback+0x160>
            RobotArm.Mode = _SET_POSITION_;
 8001530:	4b1e      	ldr	r3, [pc, #120]	@ (80015ac <HAL_UART_RxCpltCallback+0x18c>)
 8001532:	2208      	movs	r2, #8
 8001534:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
            for (int i = 0; i < 6; i++) {
 8001538:	2300      	movs	r3, #0
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	e01b      	b.n	8001576 <HAL_UART_RxCpltCallback+0x156>
              RobotArm.fPosTarget[i] = (float)((Rx1_Buffer[i + 2] << 8) | Rx1_Buffer[i + 3]) / 10.0f;
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	3302      	adds	r3, #2
 8001542:	4a15      	ldr	r2, [pc, #84]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 8001544:	5cd3      	ldrb	r3, [r2, r3]
 8001546:	021b      	lsls	r3, r3, #8
 8001548:	68ba      	ldr	r2, [r7, #8]
 800154a:	3203      	adds	r2, #3
 800154c:	4912      	ldr	r1, [pc, #72]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 800154e:	5c8a      	ldrb	r2, [r1, r2]
 8001550:	4313      	orrs	r3, r2
 8001552:	ee07 3a90 	vmov	s15, r3
 8001556:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800155a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800155e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001562:	4a12      	ldr	r2, [pc, #72]	@ (80015ac <HAL_UART_RxCpltCallback+0x18c>)
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	3312      	adds	r3, #18
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	4413      	add	r3, r2
 800156c:	edc3 7a00 	vstr	s15, [r3]
            for (int i = 0; i < 6; i++) {
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	3301      	adds	r3, #1
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	2b05      	cmp	r3, #5
 800157a:	dde0      	ble.n	800153e <HAL_UART_RxCpltCallback+0x11e>
            break;
 800157c:	e000      	b.n	8001580 <HAL_UART_RxCpltCallback+0x160>
            break;
 800157e:	bf00      	nop
        break;
 8001580:	bf00      	nop
    }
    HAL_UART_Receive_DMA(&huart1, Rx1_Buffer, sizeof(Rx1_Buffer));
 8001582:	220e      	movs	r2, #14
 8001584:	4904      	ldr	r1, [pc, #16]	@ (8001598 <HAL_UART_RxCpltCallback+0x178>)
 8001586:	4803      	ldr	r0, [pc, #12]	@ (8001594 <HAL_UART_RxCpltCallback+0x174>)
 8001588:	f009 ff42 	bl	800b410 <HAL_UART_Receive_DMA>
  }
}
 800158c:	bf00      	nop
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	240002d8 	.word	0x240002d8
 8001598:	24000ae8 	.word	0x24000ae8
 800159c:	24000b8c 	.word	0x24000b8c
 80015a0:	24000af8 	.word	0x24000af8
 80015a4:	24000b94 	.word	0x24000b94
 80015a8:	24000b88 	.word	0x24000b88
 80015ac:	240007dc 	.word	0x240007dc

080015b0 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_12 || GPIO_Pin == GPIO_PIN_13) {
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015c0:	d003      	beq.n	80015ca <HAL_GPIO_EXTI_Callback+0x1a>
 80015c2:	88fb      	ldrh	r3, [r7, #6]
 80015c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015c8:	d124      	bne.n	8001614 <HAL_GPIO_EXTI_Callback+0x64>
    GPIO_PinState pin12State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 80015ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015ce:	4813      	ldr	r0, [pc, #76]	@ (800161c <HAL_GPIO_EXTI_Callback+0x6c>)
 80015d0:	f004 fda6 	bl	8006120 <HAL_GPIO_ReadPin>
 80015d4:	4603      	mov	r3, r0
 80015d6:	73fb      	strb	r3, [r7, #15]
    GPIO_PinState pin13State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 80015d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015dc:	480f      	ldr	r0, [pc, #60]	@ (800161c <HAL_GPIO_EXTI_Callback+0x6c>)
 80015de:	f004 fd9f 	bl	8006120 <HAL_GPIO_ReadPin>
 80015e2:	4603      	mov	r3, r0
 80015e4:	73bb      	strb	r3, [r7, #14]

    if (pin12State == GPIO_PIN_RESET && pin13State == GPIO_PIN_RESET) {
 80015e6:	7bfb      	ldrb	r3, [r7, #15]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d10e      	bne.n	800160a <HAL_GPIO_EXTI_Callback+0x5a>
 80015ec:	7bbb      	ldrb	r3, [r7, #14]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10b      	bne.n	800160a <HAL_GPIO_EXTI_Callback+0x5a>
      HasObject = 1;
 80015f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <HAL_GPIO_EXTI_Callback+0x70>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	701a      	strb	r2, [r3, #0]
      ObjectCount++;
 80015f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001624 <HAL_GPIO_EXTI_Callback+0x74>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	3301      	adds	r3, #1
 80015fe:	b29a      	uxth	r2, r3
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_GPIO_EXTI_Callback+0x74>)
 8001602:	801a      	strh	r2, [r3, #0]
      StopMotor();
 8001604:	f000 fdec 	bl	80021e0 <StopMotor>
    } else {
      HasObject = 0;
      RunMotor();
    }
  }
}
 8001608:	e004      	b.n	8001614 <HAL_GPIO_EXTI_Callback+0x64>
      HasObject = 0;
 800160a:	4b05      	ldr	r3, [pc, #20]	@ (8001620 <HAL_GPIO_EXTI_Callback+0x70>)
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
      RunMotor();
 8001610:	f000 fdd4 	bl	80021bc <RunMotor>
}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	58020400 	.word	0x58020400
 8001620:	24000ae4 	.word	0x24000ae4
 8001624:	24000b92 	.word	0x24000b92

08001628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800162c:	f000 fdec 	bl	8002208 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001630:	f001 fb34 	bl	8002c9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001634:	f000 f8a0 	bl	8001778 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001638:	f000 f918 	bl	800186c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800163c:	f000 fc16 	bl	8001e6c <MX_GPIO_Init>
  MX_DMA_Init();
 8001640:	f000 fbbc 	bl	8001dbc <MX_DMA_Init>
  MX_BDMA_Init();
 8001644:	f000 fb78 	bl	8001d38 <MX_BDMA_Init>
  MX_TIM2_Init();
 8001648:	f000 f998 	bl	800197c <MX_TIM2_Init>
  MX_SPI1_Init();
 800164c:	f000 f940 	bl	80018d0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001650:	f000 fa8c 	bl	8001b6c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001654:	f000 fad6 	bl	8001c04 <MX_USART3_UART_Init>
  MX_TIM17_Init();
 8001658:	f000 fa60 	bl	8001b1c <MX_TIM17_Init>
  MX_TIM3_Init();
 800165c:	f000 fa10 	bl	8001a80 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001660:	f000 fb1e 	bl	8001ca0 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001664:	2104      	movs	r1, #4
 8001666:	4831      	ldr	r0, [pc, #196]	@ (800172c <main+0x104>)
 8001668:	f008 fcd2 	bl	800a010 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800166c:	210c      	movs	r1, #12
 800166e:	482f      	ldr	r0, [pc, #188]	@ (800172c <main+0x104>)
 8001670:	f008 fcce 	bl	800a010 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001674:	482e      	ldr	r0, [pc, #184]	@ (8001730 <main+0x108>)
 8001676:	f008 fbf1 	bl	8009e5c <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_DMA(&huart1, Rx1_Buffer, sizeof(Rx1_Buffer));
 800167a:	220e      	movs	r2, #14
 800167c:	492d      	ldr	r1, [pc, #180]	@ (8001734 <main+0x10c>)
 800167e:	482e      	ldr	r0, [pc, #184]	@ (8001738 <main+0x110>)
 8001680:	f009 fec6 	bl	800b410 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart3, Rx3_Buffer, sizeof(Rx3_Buffer));
 8001684:	220e      	movs	r2, #14
 8001686:	492d      	ldr	r1, [pc, #180]	@ (800173c <main+0x114>)
 8001688:	482d      	ldr	r0, [pc, #180]	@ (8001740 <main+0x118>)
 800168a:	f009 fec1 	bl	800b410 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart6, Rx6_Buffer, sizeof(Rx6_Buffer));
 800168e:	221e      	movs	r2, #30
 8001690:	492c      	ldr	r1, [pc, #176]	@ (8001744 <main+0x11c>)
 8001692:	482d      	ldr	r0, [pc, #180]	@ (8001748 <main+0x120>)
 8001694:	f009 febc 	bl	800b410 <HAL_UART_Receive_DMA>
  SPIF_Init(&spif, &hspi1, SPI1_CS_GPIO_Port, SPI1_CS_Pin);
 8001698:	2340      	movs	r3, #64	@ 0x40
 800169a:	4a2c      	ldr	r2, [pc, #176]	@ (800174c <main+0x124>)
 800169c:	492c      	ldr	r1, [pc, #176]	@ (8001750 <main+0x128>)
 800169e:	482d      	ldr	r0, [pc, #180]	@ (8001754 <main+0x12c>)
 80016a0:	f00c f9b0 	bl	800da04 <SPIF_Init>
  Robot_Init(&RobotArm, _MAX_CHANGE_THETA_STEP, 0, _MIN_PULSE_, _MAX_PULSE_);
 80016a4:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80016a8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80016ac:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8001758 <main+0x130>
 80016b0:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 800175c <main+0x134>
 80016b4:	482a      	ldr	r0, [pc, #168]	@ (8001760 <main+0x138>)
 80016b6:	f7ff f943 	bl	8000940 <Robot_Init>
  HAL_Delay(4000);
 80016ba:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80016be:	f001 fb7f 	bl	8002dc0 <HAL_Delay>
  Robot_Reset(&RobotArm);
 80016c2:	4827      	ldr	r0, [pc, #156]	@ (8001760 <main+0x138>)
 80016c4:	f7ff fc12 	bl	8000eec <Robot_Reset>
  HAL_TIM_Base_Start_IT(&htim17);
 80016c8:	4826      	ldr	r0, [pc, #152]	@ (8001764 <main+0x13c>)
 80016ca:	f008 fbc7 	bl	8009e5c <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    switch (RobotArm.Mode) {
 80016ce:	4b24      	ldr	r3, [pc, #144]	@ (8001760 <main+0x138>)
 80016d0:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80016d4:	2b08      	cmp	r3, #8
 80016d6:	d01d      	beq.n	8001714 <main+0xec>
 80016d8:	2b08      	cmp	r3, #8
 80016da:	dc22      	bgt.n	8001722 <main+0xfa>
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <main+0xbe>
 80016e0:	2b07      	cmp	r3, #7
 80016e2:	d013      	beq.n	800170c <main+0xe4>
        Robot_Run(&RobotArm);
        break;

      default:
        // Handle other modes or idle state
        break;
 80016e4:	e01d      	b.n	8001722 <main+0xfa>
        while(!HasObject&&cmd==_RUNROBOT_){};
 80016e6:	bf00      	nop
 80016e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001768 <main+0x140>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d103      	bne.n	80016f8 <main+0xd0>
 80016f0:	4b1e      	ldr	r3, [pc, #120]	@ (800176c <main+0x144>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d0f7      	beq.n	80016e8 <main+0xc0>
        if (ObjectCount <= numPosSaved) {
 80016f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001770 <main+0x148>)
 80016fa:	881a      	ldrh	r2, [r3, #0]
 80016fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001774 <main+0x14c>)
 80016fe:	881b      	ldrh	r3, [r3, #0]
 8001700:	429a      	cmp	r2, r3
 8001702:	d810      	bhi.n	8001726 <main+0xfe>
            Robot_RunPath(&RobotArm);
 8001704:	4816      	ldr	r0, [pc, #88]	@ (8001760 <main+0x138>)
 8001706:	f7ff fd53 	bl	80011b0 <Robot_RunPath>
        break;
 800170a:	e00c      	b.n	8001726 <main+0xfe>
        Robot_Run(&RobotArm);
 800170c:	4814      	ldr	r0, [pc, #80]	@ (8001760 <main+0x138>)
 800170e:	f7ff fc29 	bl	8000f64 <Robot_Run>
        break;
 8001712:	e009      	b.n	8001728 <main+0x100>
        Robot_InverseKinematics(&RobotArm);
 8001714:	4812      	ldr	r0, [pc, #72]	@ (8001760 <main+0x138>)
 8001716:	f7ff faa3 	bl	8000c60 <Robot_InverseKinematics>
        Robot_Run(&RobotArm);
 800171a:	4811      	ldr	r0, [pc, #68]	@ (8001760 <main+0x138>)
 800171c:	f7ff fc22 	bl	8000f64 <Robot_Run>
        break;
 8001720:	e002      	b.n	8001728 <main+0x100>
        break;
 8001722:	bf00      	nop
 8001724:	e7d3      	b.n	80016ce <main+0xa6>
        break;
 8001726:	bf00      	nop
    switch (RobotArm.Mode) {
 8001728:	e7d1      	b.n	80016ce <main+0xa6>
 800172a:	bf00      	nop
 800172c:	240001f4 	.word	0x240001f4
 8001730:	24000240 	.word	0x24000240
 8001734:	24000ae8 	.word	0x24000ae8
 8001738:	240002d8 	.word	0x240002d8
 800173c:	24000b08 	.word	0x24000b08
 8001740:	2400036c 	.word	0x2400036c
 8001744:	24000b28 	.word	0x24000b28
 8001748:	24000400 	.word	0x24000400
 800174c:	58020c00 	.word	0x58020c00
 8001750:	2400007c 	.word	0x2400007c
 8001754:	24000b68 	.word	0x24000b68
 8001758:	00000000 	.word	0x00000000
 800175c:	3c80adfd 	.word	0x3c80adfd
 8001760:	240007dc 	.word	0x240007dc
 8001764:	2400028c 	.word	0x2400028c
 8001768:	24000ae4 	.word	0x24000ae4
 800176c:	24000b88 	.word	0x24000b88
 8001770:	24000b92 	.word	0x24000b92
 8001774:	24000b90 	.word	0x24000b90

08001778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b09c      	sub	sp, #112	@ 0x70
 800177c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001782:	224c      	movs	r2, #76	@ 0x4c
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f00c fa62 	bl	800dc50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	2220      	movs	r2, #32
 8001790:	2100      	movs	r1, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f00c fa5c 	bl	800dc50 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001798:	2002      	movs	r0, #2
 800179a:	f004 fd0d 	bl	80061b8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800179e:	2300      	movs	r3, #0
 80017a0:	603b      	str	r3, [r7, #0]
 80017a2:	4b30      	ldr	r3, [pc, #192]	@ (8001864 <SystemClock_Config+0xec>)
 80017a4:	699b      	ldr	r3, [r3, #24]
 80017a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001864 <SystemClock_Config+0xec>)
 80017a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017ac:	6193      	str	r3, [r2, #24]
 80017ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001864 <SystemClock_Config+0xec>)
 80017b0:	699b      	ldr	r3, [r3, #24]
 80017b2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001868 <SystemClock_Config+0xf0>)
 80017ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001868 <SystemClock_Config+0xf0>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80017c4:	4b28      	ldr	r3, [pc, #160]	@ (8001868 <SystemClock_Config+0xf0>)
 80017c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	603b      	str	r3, [r7, #0]
 80017ce:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80017d0:	bf00      	nop
 80017d2:	4b24      	ldr	r3, [pc, #144]	@ (8001864 <SystemClock_Config+0xec>)
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017de:	d1f8      	bne.n	80017d2 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017e0:	2301      	movs	r3, #1
 80017e2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ea:	2302      	movs	r3, #2
 80017ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ee:	2302      	movs	r3, #2
 80017f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80017f2:	2305      	movs	r3, #5
 80017f4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 80017f6:	23c0      	movs	r3, #192	@ 0xc0
 80017f8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80017fa:	2302      	movs	r3, #2
 80017fc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80017fe:	2302      	movs	r3, #2
 8001800:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001802:	2302      	movs	r3, #2
 8001804:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001806:	2308      	movs	r3, #8
 8001808:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800180a:	2300      	movs	r3, #0
 800180c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001812:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001816:	4618      	mov	r0, r3
 8001818:	f004 fd08 	bl	800622c <HAL_RCC_OscConfig>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001822:	f000 fd1d 	bl	8002260 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001826:	233f      	movs	r3, #63	@ 0x3f
 8001828:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800182a:	2303      	movs	r3, #3
 800182c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001832:	2308      	movs	r3, #8
 8001834:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001836:	2340      	movs	r3, #64	@ 0x40
 8001838:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800183a:	2340      	movs	r3, #64	@ 0x40
 800183c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800183e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001842:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001844:	2340      	movs	r3, #64	@ 0x40
 8001846:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001848:	1d3b      	adds	r3, r7, #4
 800184a:	2104      	movs	r1, #4
 800184c:	4618      	mov	r0, r3
 800184e:	f005 f947 	bl	8006ae0 <HAL_RCC_ClockConfig>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001858:	f000 fd02 	bl	8002260 <Error_Handler>
  }
}
 800185c:	bf00      	nop
 800185e:	3770      	adds	r7, #112	@ 0x70
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	58024800 	.word	0x58024800
 8001868:	58000400 	.word	0x58000400

0800186c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b0b0      	sub	sp, #192	@ 0xc0
 8001870:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001872:	463b      	mov	r3, r7
 8001874:	22c0      	movs	r2, #192	@ 0xc0
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f00c f9e9 	bl	800dc50 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART6
 800187e:	f04f 0203 	mov.w	r2, #3
 8001882:	f04f 0300 	mov.w	r3, #0
 8001886:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_USART3;
  PeriphClkInitStruct.PLL2.PLL2M = 5;
 800188a:	2305      	movs	r3, #5
 800188c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 110;
 800188e:	236e      	movs	r3, #110	@ 0x6e
 8001890:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001892:	2302      	movs	r3, #2
 8001894:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 50;
 8001896:	2332      	movs	r3, #50	@ 0x32
 8001898:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800189a:	2302      	movs	r3, #2
 800189c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800189e:	2380      	movs	r3, #128	@ 0x80
 80018a0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 4850;
 80018a6:	f241 23f2 	movw	r3, #4850	@ 0x12f2
 80018aa:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL2;
 80018ac:	2301      	movs	r3, #1
 80018ae:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL2;
 80018b0:	2308      	movs	r3, #8
 80018b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018b4:	463b      	mov	r3, r7
 80018b6:	4618      	mov	r0, r3
 80018b8:	f005 fc9e 	bl	80071f8 <HAL_RCCEx_PeriphCLKConfig>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 80018c2:	f000 fccd 	bl	8002260 <Error_Handler>
  }
}
 80018c6:	bf00      	nop
 80018c8:	37c0      	adds	r7, #192	@ 0xc0
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018d4:	4b27      	ldr	r3, [pc, #156]	@ (8001974 <MX_SPI1_Init+0xa4>)
 80018d6:	4a28      	ldr	r2, [pc, #160]	@ (8001978 <MX_SPI1_Init+0xa8>)
 80018d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018da:	4b26      	ldr	r3, [pc, #152]	@ (8001974 <MX_SPI1_Init+0xa4>)
 80018dc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80018e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018e2:	4b24      	ldr	r3, [pc, #144]	@ (8001974 <MX_SPI1_Init+0xa4>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018e8:	4b22      	ldr	r3, [pc, #136]	@ (8001974 <MX_SPI1_Init+0xa4>)
 80018ea:	2207      	movs	r2, #7
 80018ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018ee:	4b21      	ldr	r3, [pc, #132]	@ (8001974 <MX_SPI1_Init+0xa4>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001974 <MX_SPI1_Init+0xa4>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001974 <MX_SPI1_Init+0xa4>)
 80018fc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001900:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001902:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001904:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001908:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800190a:	4b1a      	ldr	r3, [pc, #104]	@ (8001974 <MX_SPI1_Init+0xa4>)
 800190c:	2200      	movs	r2, #0
 800190e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001910:	4b18      	ldr	r3, [pc, #96]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001912:	2200      	movs	r2, #0
 8001914:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001916:	4b17      	ldr	r3, [pc, #92]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001918:	2200      	movs	r2, #0
 800191a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800191c:	4b15      	ldr	r3, [pc, #84]	@ (8001974 <MX_SPI1_Init+0xa4>)
 800191e:	2200      	movs	r2, #0
 8001920:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001922:	4b14      	ldr	r3, [pc, #80]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001924:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001928:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800192a:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <MX_SPI1_Init+0xa4>)
 800192c:	2200      	movs	r2, #0
 800192e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001930:	4b10      	ldr	r3, [pc, #64]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001932:	2200      	movs	r2, #0
 8001934:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001936:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001938:	2200      	movs	r2, #0
 800193a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800193c:	4b0d      	ldr	r3, [pc, #52]	@ (8001974 <MX_SPI1_Init+0xa4>)
 800193e:	2200      	movs	r2, #0
 8001940:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001942:	4b0c      	ldr	r3, [pc, #48]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001944:	2200      	movs	r2, #0
 8001946:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001948:	4b0a      	ldr	r3, [pc, #40]	@ (8001974 <MX_SPI1_Init+0xa4>)
 800194a:	2200      	movs	r2, #0
 800194c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800194e:	4b09      	ldr	r3, [pc, #36]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001950:	2200      	movs	r2, #0
 8001952:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001954:	4b07      	ldr	r3, [pc, #28]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001956:	2200      	movs	r2, #0
 8001958:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800195a:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <MX_SPI1_Init+0xa4>)
 800195c:	2200      	movs	r2, #0
 800195e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001960:	4804      	ldr	r0, [pc, #16]	@ (8001974 <MX_SPI1_Init+0xa4>)
 8001962:	f007 fa75 	bl	8008e50 <HAL_SPI_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 800196c:	f000 fc78 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	2400007c 	.word	0x2400007c
 8001978:	40013000 	.word	0x40013000

0800197c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08e      	sub	sp, #56	@ 0x38
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001982:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001990:	f107 031c 	add.w	r3, r7, #28
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800199c:	463b      	mov	r3, r7
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
 80019a8:	611a      	str	r2, [r3, #16]
 80019aa:	615a      	str	r2, [r3, #20]
 80019ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019ae:	4b33      	ldr	r3, [pc, #204]	@ (8001a7c <MX_TIM2_Init+0x100>)
 80019b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019b6:	4b31      	ldr	r3, [pc, #196]	@ (8001a7c <MX_TIM2_Init+0x100>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019bc:	4b2f      	ldr	r3, [pc, #188]	@ (8001a7c <MX_TIM2_Init+0x100>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 11999;
 80019c2:	4b2e      	ldr	r3, [pc, #184]	@ (8001a7c <MX_TIM2_Init+0x100>)
 80019c4:	f642 62df 	movw	r2, #11999	@ 0x2edf
 80019c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ca:	4b2c      	ldr	r3, [pc, #176]	@ (8001a7c <MX_TIM2_Init+0x100>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a7c <MX_TIM2_Init+0x100>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019d6:	4829      	ldr	r0, [pc, #164]	@ (8001a7c <MX_TIM2_Init+0x100>)
 80019d8:	f008 f9e9 	bl	8009dae <HAL_TIM_Base_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80019e2:	f000 fc3d 	bl	8002260 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019f0:	4619      	mov	r1, r3
 80019f2:	4822      	ldr	r0, [pc, #136]	@ (8001a7c <MX_TIM2_Init+0x100>)
 80019f4:	f008 fe36 	bl	800a664 <HAL_TIM_ConfigClockSource>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80019fe:	f000 fc2f 	bl	8002260 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a02:	481e      	ldr	r0, [pc, #120]	@ (8001a7c <MX_TIM2_Init+0x100>)
 8001a04:	f008 faa2 	bl	8009f4c <HAL_TIM_PWM_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a0e:	f000 fc27 	bl	8002260 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4816      	ldr	r0, [pc, #88]	@ (8001a7c <MX_TIM2_Init+0x100>)
 8001a22:	f009 fb79 	bl	800b118 <HAL_TIMEx_MasterConfigSynchronization>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a2c:	f000 fc18 	bl	8002260 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a30:	2360      	movs	r3, #96	@ 0x60
 8001a32:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a40:	463b      	mov	r3, r7
 8001a42:	2204      	movs	r2, #4
 8001a44:	4619      	mov	r1, r3
 8001a46:	480d      	ldr	r0, [pc, #52]	@ (8001a7c <MX_TIM2_Init+0x100>)
 8001a48:	f008 fcf8 	bl	800a43c <HAL_TIM_PWM_ConfigChannel>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001a52:	f000 fc05 	bl	8002260 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a56:	463b      	mov	r3, r7
 8001a58:	220c      	movs	r2, #12
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4807      	ldr	r0, [pc, #28]	@ (8001a7c <MX_TIM2_Init+0x100>)
 8001a5e:	f008 fced 	bl	800a43c <HAL_TIM_PWM_ConfigChannel>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001a68:	f000 fbfa 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a6c:	4803      	ldr	r0, [pc, #12]	@ (8001a7c <MX_TIM2_Init+0x100>)
 8001a6e:	f000 fd75 	bl	800255c <HAL_TIM_MspPostInit>

}
 8001a72:	bf00      	nop
 8001a74:	3738      	adds	r7, #56	@ 0x38
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	240001f4 	.word	0x240001f4

08001a80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b088      	sub	sp, #32
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a86:	f107 0310 	add.w	r3, r7, #16
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001aa0:	4a1d      	ldr	r2, [pc, #116]	@ (8001b18 <MX_TIM3_Init+0x98>)
 8001aa2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 8001aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001aa6:	222f      	movs	r2, #47	@ 0x2f
 8001aa8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8001ab0:	4b18      	ldr	r3, [pc, #96]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001ab2:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001ab6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab8:	4b16      	ldr	r3, [pc, #88]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abe:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ac4:	4813      	ldr	r0, [pc, #76]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001ac6:	f008 f972 	bl	8009dae <HAL_TIM_Base_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001ad0:	f000 fbc6 	bl	8002260 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ad4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ad8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ada:	f107 0310 	add.w	r3, r7, #16
 8001ade:	4619      	mov	r1, r3
 8001ae0:	480c      	ldr	r0, [pc, #48]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001ae2:	f008 fdbf 	bl	800a664 <HAL_TIM_ConfigClockSource>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001aec:	f000 fbb8 	bl	8002260 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af0:	2300      	movs	r3, #0
 8001af2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001af8:	1d3b      	adds	r3, r7, #4
 8001afa:	4619      	mov	r1, r3
 8001afc:	4805      	ldr	r0, [pc, #20]	@ (8001b14 <MX_TIM3_Init+0x94>)
 8001afe:	f009 fb0b 	bl	800b118 <HAL_TIMEx_MasterConfigSynchronization>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001b08:	f000 fbaa 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b0c:	bf00      	nop
 8001b0e:	3720      	adds	r7, #32
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	24000240 	.word	0x24000240
 8001b18:	40000400 	.word	0x40000400

08001b1c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001b20:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <MX_TIM17_Init+0x48>)
 8001b22:	4a11      	ldr	r2, [pc, #68]	@ (8001b68 <MX_TIM17_Init+0x4c>)
 8001b24:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 479;
 8001b26:	4b0f      	ldr	r3, [pc, #60]	@ (8001b64 <MX_TIM17_Init+0x48>)
 8001b28:	f240 12df 	movw	r2, #479	@ 0x1df
 8001b2c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <MX_TIM17_Init+0x48>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 49999;
 8001b34:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <MX_TIM17_Init+0x48>)
 8001b36:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001b3a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3c:	4b09      	ldr	r3, [pc, #36]	@ (8001b64 <MX_TIM17_Init+0x48>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001b42:	4b08      	ldr	r3, [pc, #32]	@ (8001b64 <MX_TIM17_Init+0x48>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <MX_TIM17_Init+0x48>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001b4e:	4805      	ldr	r0, [pc, #20]	@ (8001b64 <MX_TIM17_Init+0x48>)
 8001b50:	f008 f92d 	bl	8009dae <HAL_TIM_Base_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8001b5a:	f000 fb81 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	2400028c 	.word	0x2400028c
 8001b68:	40014800 	.word	0x40014800

08001b6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b70:	4b22      	ldr	r3, [pc, #136]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001b72:	4a23      	ldr	r2, [pc, #140]	@ (8001c00 <MX_USART1_UART_Init+0x94>)
 8001b74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b76:	4b21      	ldr	r3, [pc, #132]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001b78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b84:	4b1d      	ldr	r3, [pc, #116]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b90:	4b1a      	ldr	r3, [pc, #104]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001b92:	220c      	movs	r2, #12
 8001b94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b96:	4b19      	ldr	r3, [pc, #100]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b9c:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ba2:	4b16      	ldr	r3, [pc, #88]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ba8:	4b14      	ldr	r3, [pc, #80]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bae:	4b13      	ldr	r3, [pc, #76]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bb4:	4811      	ldr	r0, [pc, #68]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001bb6:	f009 fb5b 	bl	800b270 <HAL_UART_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001bc0:	f000 fb4e 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	480d      	ldr	r0, [pc, #52]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001bc8:	f00b fac8 	bl	800d15c <HAL_UARTEx_SetTxFifoThreshold>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001bd2:	f000 fb45 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4808      	ldr	r0, [pc, #32]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001bda:	f00b fafd 	bl	800d1d8 <HAL_UARTEx_SetRxFifoThreshold>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001be4:	f000 fb3c 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001be8:	4804      	ldr	r0, [pc, #16]	@ (8001bfc <MX_USART1_UART_Init+0x90>)
 8001bea:	f00b fa7e 	bl	800d0ea <HAL_UARTEx_DisableFifoMode>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001bf4:	f000 fb34 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	240002d8 	.word	0x240002d8
 8001c00:	40011000 	.word	0x40011000

08001c04 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c08:	4b22      	ldr	r3, [pc, #136]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c0a:	4a23      	ldr	r2, [pc, #140]	@ (8001c98 <MX_USART3_UART_Init+0x94>)
 8001c0c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 250000;
 8001c0e:	4b21      	ldr	r3, [pc, #132]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c10:	4a22      	ldr	r2, [pc, #136]	@ (8001c9c <MX_USART3_UART_Init+0x98>)
 8001c12:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c14:	4b1f      	ldr	r3, [pc, #124]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c20:	4b1c      	ldr	r3, [pc, #112]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c26:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c28:	220c      	movs	r2, #12
 8001c2a:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c2c:	4b19      	ldr	r3, [pc, #100]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c32:	4b18      	ldr	r3, [pc, #96]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c38:	4b16      	ldr	r3, [pc, #88]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c44:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c4a:	4812      	ldr	r0, [pc, #72]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c4c:	f009 fb10 	bl	800b270 <HAL_UART_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8001c56:	f000 fb03 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	480d      	ldr	r0, [pc, #52]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c5e:	f00b fa7d 	bl	800d15c <HAL_UARTEx_SetTxFifoThreshold>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 8001c68:	f000 fafa 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4809      	ldr	r0, [pc, #36]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c70:	f00b fab2 	bl	800d1d8 <HAL_UARTEx_SetRxFifoThreshold>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 8001c7a:	f000 faf1 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001c7e:	4805      	ldr	r0, [pc, #20]	@ (8001c94 <MX_USART3_UART_Init+0x90>)
 8001c80:	f00b fa33 	bl	800d0ea <HAL_UARTEx_DisableFifoMode>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8001c8a:	f000 fae9 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	2400036c 	.word	0x2400036c
 8001c98:	40004800 	.word	0x40004800
 8001c9c:	0003d090 	.word	0x0003d090

08001ca0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001ca4:	4b22      	ldr	r3, [pc, #136]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001ca6:	4a23      	ldr	r2, [pc, #140]	@ (8001d34 <MX_USART6_UART_Init+0x94>)
 8001ca8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001caa:	4b21      	ldr	r3, [pc, #132]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cb0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cc6:	220c      	movs	r2, #12
 8001cc8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cca:	4b19      	ldr	r3, [pc, #100]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd0:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cd6:	4b16      	ldr	r3, [pc, #88]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cdc:	4b14      	ldr	r3, [pc, #80]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ce2:	4b13      	ldr	r3, [pc, #76]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001ce8:	4811      	ldr	r0, [pc, #68]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cea:	f009 fac1 	bl	800b270 <HAL_UART_Init>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8001cf4:	f000 fab4 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	480d      	ldr	r0, [pc, #52]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001cfc:	f00b fa2e 	bl	800d15c <HAL_UARTEx_SetTxFifoThreshold>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8001d06:	f000 faab 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	4808      	ldr	r0, [pc, #32]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001d0e:	f00b fa63 	bl	800d1d8 <HAL_UARTEx_SetRxFifoThreshold>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8001d18:	f000 faa2 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001d1c:	4804      	ldr	r0, [pc, #16]	@ (8001d30 <MX_USART6_UART_Init+0x90>)
 8001d1e:	f00b f9e4 	bl	800d0ea <HAL_UARTEx_DisableFifoMode>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8001d28:	f000 fa9a 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	24000400 	.word	0x24000400
 8001d34:	40011400 	.word	0x40011400

08001d38 <MX_BDMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_bdma_channel0
  */
static void MX_BDMA_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 8001d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001db0 <MX_BDMA_Init+0x78>)
 8001d40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d44:	4a1a      	ldr	r2, [pc, #104]	@ (8001db0 <MX_BDMA_Init+0x78>)
 8001d46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d4e:	4b18      	ldr	r3, [pc, #96]	@ (8001db0 <MX_BDMA_Init+0x78>)
 8001d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d58:	607b      	str	r3, [r7, #4]
 8001d5a:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_bdma_channel0 on BDMA_Channel0 */
  hdma_memtomem_bdma_channel0.Instance = BDMA_Channel0;
 8001d5c:	4b15      	ldr	r3, [pc, #84]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d5e:	4a16      	ldr	r2, [pc, #88]	@ (8001db8 <MX_BDMA_Init+0x80>)
 8001d60:	601a      	str	r2, [r3, #0]
  hdma_memtomem_bdma_channel0.Init.Request = BDMA_REQUEST_MEM2MEM;
 8001d62:	4b14      	ldr	r3, [pc, #80]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	605a      	str	r2, [r3, #4]
  hdma_memtomem_bdma_channel0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8001d68:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d6a:	2280      	movs	r2, #128	@ 0x80
 8001d6c:	609a      	str	r2, [r3, #8]
  hdma_memtomem_bdma_channel0.Init.PeriphInc = DMA_PINC_ENABLE;
 8001d6e:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d74:	60da      	str	r2, [r3, #12]
  hdma_memtomem_bdma_channel0.Init.MemInc = DMA_MINC_ENABLE;
 8001d76:	4b0f      	ldr	r3, [pc, #60]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d7c:	611a      	str	r2, [r3, #16]
  hdma_memtomem_bdma_channel0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	615a      	str	r2, [r3, #20]
  hdma_memtomem_bdma_channel0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d84:	4b0b      	ldr	r3, [pc, #44]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
  hdma_memtomem_bdma_channel0.Init.Mode = DMA_NORMAL;
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
  hdma_memtomem_bdma_channel0.Init.Priority = DMA_PRIORITY_LOW;
 8001d90:	4b08      	ldr	r3, [pc, #32]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_bdma_channel0) != HAL_OK)
 8001d96:	4807      	ldr	r0, [pc, #28]	@ (8001db4 <MX_BDMA_Init+0x7c>)
 8001d98:	f001 f9ca 	bl	8003130 <HAL_DMA_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_BDMA_Init+0x6e>
  {
    Error_Handler( );
 8001da2:	f000 fa5d 	bl	8002260 <Error_Handler>
  }

}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	58024400 	.word	0x58024400
 8001db4:	24000764 	.word	0x24000764
 8001db8:	58025408 	.word	0x58025408

08001dbc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dc2:	4b29      	ldr	r3, [pc, #164]	@ (8001e68 <MX_DMA_Init+0xac>)
 8001dc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001dc8:	4a27      	ldr	r2, [pc, #156]	@ (8001e68 <MX_DMA_Init+0xac>)
 8001dca:	f043 0301 	orr.w	r3, r3, #1
 8001dce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001dd2:	4b25      	ldr	r3, [pc, #148]	@ (8001e68 <MX_DMA_Init+0xac>)
 8001dd4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2100      	movs	r1, #0
 8001de4:	200b      	movs	r0, #11
 8001de6:	f001 f8f6 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001dea:	200b      	movs	r0, #11
 8001dec:	f001 f90d 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2100      	movs	r1, #0
 8001df4:	200c      	movs	r0, #12
 8001df6:	f001 f8ee 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001dfa:	200c      	movs	r0, #12
 8001dfc:	f001 f905 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001e00:	2200      	movs	r2, #0
 8001e02:	2100      	movs	r1, #0
 8001e04:	200d      	movs	r0, #13
 8001e06:	f001 f8e6 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001e0a:	200d      	movs	r0, #13
 8001e0c:	f001 f8fd 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001e10:	2200      	movs	r2, #0
 8001e12:	2100      	movs	r1, #0
 8001e14:	200e      	movs	r0, #14
 8001e16:	f001 f8de 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001e1a:	200e      	movs	r0, #14
 8001e1c:	f001 f8f5 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001e20:	2200      	movs	r2, #0
 8001e22:	2100      	movs	r1, #0
 8001e24:	200f      	movs	r0, #15
 8001e26:	f001 f8d6 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001e2a:	200f      	movs	r0, #15
 8001e2c:	f001 f8ed 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2100      	movs	r1, #0
 8001e34:	2010      	movs	r0, #16
 8001e36:	f001 f8ce 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001e3a:	2010      	movs	r0, #16
 8001e3c:	f001 f8e5 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001e40:	2200      	movs	r2, #0
 8001e42:	2100      	movs	r1, #0
 8001e44:	2011      	movs	r0, #17
 8001e46:	f001 f8c6 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001e4a:	2011      	movs	r0, #17
 8001e4c:	f001 f8dd 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8001e50:	2200      	movs	r2, #0
 8001e52:	2100      	movs	r1, #0
 8001e54:	202f      	movs	r0, #47	@ 0x2f
 8001e56:	f001 f8be 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001e5a:	202f      	movs	r0, #47	@ 0x2f
 8001e5c:	f001 f8d5 	bl	800300a <HAL_NVIC_EnableIRQ>

}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	58024400 	.word	0x58024400

08001e6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08a      	sub	sp, #40	@ 0x28
 8001e70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e72:	f107 0314 	add.w	r3, r7, #20
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]
 8001e7c:	609a      	str	r2, [r3, #8]
 8001e7e:	60da      	str	r2, [r3, #12]
 8001e80:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e82:	4b3c      	ldr	r3, [pc, #240]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001e84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e88:	4a3a      	ldr	r2, [pc, #232]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001e8a:	f043 0304 	orr.w	r3, r3, #4
 8001e8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e92:	4b38      	ldr	r3, [pc, #224]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ea0:	4b34      	ldr	r3, [pc, #208]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea6:	4a33      	ldr	r2, [pc, #204]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eb0:	4b30      	ldr	r3, [pc, #192]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebe:	4b2d      	ldr	r3, [pc, #180]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001ec0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ec4:	4a2b      	ldr	r2, [pc, #172]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001ec6:	f043 0301 	orr.w	r3, r3, #1
 8001eca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ece:	4b29      	ldr	r3, [pc, #164]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ed4:	f003 0301 	and.w	r3, r3, #1
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001edc:	4b25      	ldr	r3, [pc, #148]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ee2:	4a24      	ldr	r2, [pc, #144]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001ee4:	f043 0302 	orr.w	r3, r3, #2
 8001ee8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eec:	4b21      	ldr	r3, [pc, #132]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	607b      	str	r3, [r7, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001efa:	4b1e      	ldr	r3, [pc, #120]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f00:	4a1c      	ldr	r2, [pc, #112]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001f02:	f043 0308 	orr.w	r3, r3, #8
 8001f06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f74 <MX_GPIO_Init+0x108>)
 8001f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f10:	f003 0308 	and.w	r3, r3, #8
 8001f14:	603b      	str	r3, [r7, #0]
 8001f16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2140      	movs	r1, #64	@ 0x40
 8001f1c:	4816      	ldr	r0, [pc, #88]	@ (8001f78 <MX_GPIO_Init+0x10c>)
 8001f1e:	f004 f917 	bl	8006150 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001f22:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f28:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 0314 	add.w	r3, r7, #20
 8001f36:	4619      	mov	r1, r3
 8001f38:	4810      	ldr	r0, [pc, #64]	@ (8001f7c <MX_GPIO_Init+0x110>)
 8001f3a:	f003 ff41 	bl	8005dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001f3e:	2340      	movs	r3, #64	@ 0x40
 8001f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f42:	2301      	movs	r3, #1
 8001f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001f4e:	f107 0314 	add.w	r3, r7, #20
 8001f52:	4619      	mov	r1, r3
 8001f54:	4808      	ldr	r0, [pc, #32]	@ (8001f78 <MX_GPIO_Init+0x10c>)
 8001f56:	f003 ff33 	bl	8005dc0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	2028      	movs	r0, #40	@ 0x28
 8001f60:	f001 f839 	bl	8002fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f64:	2028      	movs	r0, #40	@ 0x28
 8001f66:	f001 f850 	bl	800300a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f6a:	bf00      	nop
 8001f6c:	3728      	adds	r7, #40	@ 0x28
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	58024400 	.word	0x58024400
 8001f78:	58020c00 	.word	0x58020c00
 8001f7c:	58020400 	.word	0x58020400

08001f80 <SaveAngle>:
    }
  }
  numPosSaved = ReadSPIF[1200] << 8 | ReadSPIF[1201];
}
void SaveAngle()
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	f5ad 6d98 	sub.w	sp, sp, #1216	@ 0x4c0
 8001f86:	af00      	add	r7, sp, #0
  uint8_t WriteSPIF[1202];
  for(int i=0;i<100;i++){
 8001f88:	2300      	movs	r3, #0
 8001f8a:	f8c7 34bc 	str.w	r3, [r7, #1212]	@ 0x4bc
 8001f8e:	e05a      	b.n	8002046 <SaveAngle+0xc6>
    for(int j=0;j<6;j++){
 8001f90:	2300      	movs	r3, #0
 8001f92:	f8c7 34b8 	str.w	r3, [r7, #1208]	@ 0x4b8
 8001f96:	e04d      	b.n	8002034 <SaveAngle+0xb4>
      WriteSPIF[i*12+j*2] = (uint16_t)(RobotArm.PosList[i][j]*10) & 0xFF;
 8001f98:	493d      	ldr	r1, [pc, #244]	@ (8002090 <SaveAngle+0x110>)
 8001f9a:	f8d7 24bc 	ldr.w	r2, [r7, #1212]	@ 0x4bc
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	4413      	add	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	18ca      	adds	r2, r1, r3
 8001fa8:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8001fac:	4413      	add	r3, r2
 8001fae:	33ae      	adds	r3, #174	@ 0xae
 8001fb0:	7819      	ldrb	r1, [r3, #0]
 8001fb2:	f8d7 24bc 	ldr.w	r2, [r7, #1212]	@ 0x4bc
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8001fc4:	4413      	add	r3, r2
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	460a      	mov	r2, r1
 8001fca:	4611      	mov	r1, r2
 8001fcc:	0089      	lsls	r1, r1, #2
 8001fce:	440a      	add	r2, r1
 8001fd0:	0052      	lsls	r2, r2, #1
 8001fd2:	b2d1      	uxtb	r1, r2
 8001fd4:	f507 6298 	add.w	r2, r7, #1216	@ 0x4c0
 8001fd8:	f2a2 42bc 	subw	r2, r2, #1212	@ 0x4bc
 8001fdc:	54d1      	strb	r1, [r2, r3]
      WriteSPIF[i*12+j*2+1] = (uint16_t)(RobotArm.PosList[i][j]*10) >> 8;
 8001fde:	492c      	ldr	r1, [pc, #176]	@ (8002090 <SaveAngle+0x110>)
 8001fe0:	f8d7 24bc 	ldr.w	r2, [r7, #1212]	@ 0x4bc
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4413      	add	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	18ca      	adds	r2, r1, r3
 8001fee:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8001ff2:	4413      	add	r3, r2
 8001ff4:	33ae      	adds	r3, #174	@ 0xae
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	0092      	lsls	r2, r2, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	b29b      	uxth	r3, r3
 8002002:	0a1b      	lsrs	r3, r3, #8
 8002004:	b299      	uxth	r1, r3
 8002006:	f8d7 24bc 	ldr.w	r2, [r7, #1212]	@ 0x4bc
 800200a:	4613      	mov	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	4413      	add	r3, r2
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	461a      	mov	r2, r3
 8002014:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8002018:	4413      	add	r3, r2
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	3301      	adds	r3, #1
 800201e:	b2c9      	uxtb	r1, r1
 8002020:	f507 6298 	add.w	r2, r7, #1216	@ 0x4c0
 8002024:	f2a2 42bc 	subw	r2, r2, #1212	@ 0x4bc
 8002028:	54d1      	strb	r1, [r2, r3]
    for(int j=0;j<6;j++){
 800202a:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800202e:	3301      	adds	r3, #1
 8002030:	f8c7 34b8 	str.w	r3, [r7, #1208]	@ 0x4b8
 8002034:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8002038:	2b05      	cmp	r3, #5
 800203a:	ddad      	ble.n	8001f98 <SaveAngle+0x18>
  for(int i=0;i<100;i++){
 800203c:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8002040:	3301      	adds	r3, #1
 8002042:	f8c7 34bc 	str.w	r3, [r7, #1212]	@ 0x4bc
 8002046:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 800204a:	2b63      	cmp	r3, #99	@ 0x63
 800204c:	dda0      	ble.n	8001f90 <SaveAngle+0x10>
    }
  }
  WriteSPIF[1200] = numPosSaved >> 8;
 800204e:	4b11      	ldr	r3, [pc, #68]	@ (8002094 <SaveAngle+0x114>)
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	0a1b      	lsrs	r3, r3, #8
 8002054:	b29b      	uxth	r3, r3
 8002056:	b2da      	uxtb	r2, r3
 8002058:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 800205c:	f2a3 43bc 	subw	r3, r3, #1212	@ 0x4bc
 8002060:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
  WriteSPIF[1201] = numPosSaved & 0xFF;
 8002064:	4b0b      	ldr	r3, [pc, #44]	@ (8002094 <SaveAngle+0x114>)
 8002066:	881b      	ldrh	r3, [r3, #0]
 8002068:	b2da      	uxtb	r2, r3
 800206a:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 800206e:	f2a3 43bc 	subw	r3, r3, #1212	@ 0x4bc
 8002072:	f883 24b1 	strb.w	r2, [r3, #1201]	@ 0x4b1
  SPIF_WriteAddress(&spif, 0x00, WriteSPIF, 1202);
 8002076:	1d3a      	adds	r2, r7, #4
 8002078:	f240 43b2 	movw	r3, #1202	@ 0x4b2
 800207c:	2100      	movs	r1, #0
 800207e:	4806      	ldr	r0, [pc, #24]	@ (8002098 <SaveAngle+0x118>)
 8002080:	f00b fd8f 	bl	800dba2 <SPIF_WriteAddress>
}
 8002084:	bf00      	nop
 8002086:	f507 6798 	add.w	r7, r7, #1216	@ 0x4c0
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	240007dc 	.word	0x240007dc
 8002094:	24000b90 	.word	0x24000b90
 8002098:	24000b68 	.word	0x24000b68

0800209c <ClearAngle>:
void ClearAngle()
{
 800209c:	b580      	push	{r7, lr}
 800209e:	f5ad 6d98 	sub.w	sp, sp, #1216	@ 0x4c0
 80020a2:	af00      	add	r7, sp, #0
  uint8_t WriteSPIF[1202];
  for(int i=0;i<100;i++){
 80020a4:	2300      	movs	r3, #0
 80020a6:	f8c7 34bc 	str.w	r3, [r7, #1212]	@ 0x4bc
 80020aa:	e034      	b.n	8002116 <ClearAngle+0x7a>
    for(int j=0;j<6;j++){
 80020ac:	2300      	movs	r3, #0
 80020ae:	f8c7 34b8 	str.w	r3, [r7, #1208]	@ 0x4b8
 80020b2:	e027      	b.n	8002104 <ClearAngle+0x68>
      WriteSPIF[i*12+j*2] = 0;
 80020b4:	f8d7 24bc 	ldr.w	r2, [r7, #1212]	@ 0x4bc
 80020b8:	4613      	mov	r3, r2
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	4413      	add	r3, r2
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	461a      	mov	r2, r3
 80020c2:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80020c6:	4413      	add	r3, r2
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	f507 6298 	add.w	r2, r7, #1216	@ 0x4c0
 80020ce:	f2a2 42bc 	subw	r2, r2, #1212	@ 0x4bc
 80020d2:	2100      	movs	r1, #0
 80020d4:	54d1      	strb	r1, [r2, r3]
      WriteSPIF[i*12+j*2+1] = 0;
 80020d6:	f8d7 24bc 	ldr.w	r2, [r7, #1212]	@ 0x4bc
 80020da:	4613      	mov	r3, r2
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	4413      	add	r3, r2
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	461a      	mov	r2, r3
 80020e4:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80020e8:	4413      	add	r3, r2
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	3301      	adds	r3, #1
 80020ee:	f507 6298 	add.w	r2, r7, #1216	@ 0x4c0
 80020f2:	f2a2 42bc 	subw	r2, r2, #1212	@ 0x4bc
 80020f6:	2100      	movs	r1, #0
 80020f8:	54d1      	strb	r1, [r2, r3]
    for(int j=0;j<6;j++){
 80020fa:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80020fe:	3301      	adds	r3, #1
 8002100:	f8c7 34b8 	str.w	r3, [r7, #1208]	@ 0x4b8
 8002104:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8002108:	2b05      	cmp	r3, #5
 800210a:	ddd3      	ble.n	80020b4 <ClearAngle+0x18>
  for(int i=0;i<100;i++){
 800210c:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8002110:	3301      	adds	r3, #1
 8002112:	f8c7 34bc 	str.w	r3, [r7, #1212]	@ 0x4bc
 8002116:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 800211a:	2b63      	cmp	r3, #99	@ 0x63
 800211c:	ddc6      	ble.n	80020ac <ClearAngle+0x10>
    }
  }
  WriteSPIF[1200] = 0;
 800211e:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 8002122:	f2a3 43bc 	subw	r3, r3, #1212	@ 0x4bc
 8002126:	2200      	movs	r2, #0
 8002128:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
  WriteSPIF[1201] = 0;
 800212c:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 8002130:	f2a3 43bc 	subw	r3, r3, #1212	@ 0x4bc
 8002134:	2200      	movs	r2, #0
 8002136:	f883 24b1 	strb.w	r2, [r3, #1201]	@ 0x4b1
  SPIF_WriteAddress(&spif, 0x00, WriteSPIF, 1202);
 800213a:	1d3a      	adds	r2, r7, #4
 800213c:	f240 43b2 	movw	r3, #1202	@ 0x4b2
 8002140:	2100      	movs	r1, #0
 8002142:	4804      	ldr	r0, [pc, #16]	@ (8002154 <ClearAngle+0xb8>)
 8002144:	f00b fd2d 	bl	800dba2 <SPIF_WriteAddress>
}
 8002148:	bf00      	nop
 800214a:	f507 6798 	add.w	r7, r7, #1216	@ 0x4c0
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	24000b68 	.word	0x24000b68

08002158 <ClearPath>:
void ClearPath()
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
  for(int i=0;i<100;i++){
 800215e:	2300      	movs	r3, #0
 8002160:	607b      	str	r3, [r7, #4]
 8002162:	e017      	b.n	8002194 <ClearPath+0x3c>
    for(int j=0;j<6;j++){
 8002164:	2300      	movs	r3, #0
 8002166:	603b      	str	r3, [r7, #0]
 8002168:	e00e      	b.n	8002188 <ClearPath+0x30>
      RobotArm.PosList[i][j] = 0;
 800216a:	4911      	ldr	r1, [pc, #68]	@ (80021b0 <ClearPath+0x58>)
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	4413      	add	r3, r2
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	18ca      	adds	r2, r1, r3
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	4413      	add	r3, r2
 800217c:	33ae      	adds	r3, #174	@ 0xae
 800217e:	2200      	movs	r2, #0
 8002180:	701a      	strb	r2, [r3, #0]
    for(int j=0;j<6;j++){
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	3301      	adds	r3, #1
 8002186:	603b      	str	r3, [r7, #0]
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	2b05      	cmp	r3, #5
 800218c:	dded      	ble.n	800216a <ClearPath+0x12>
  for(int i=0;i<100;i++){
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3301      	adds	r3, #1
 8002192:	607b      	str	r3, [r7, #4]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b63      	cmp	r3, #99	@ 0x63
 8002198:	dde4      	ble.n	8002164 <ClearPath+0xc>
    }
  }
  numPosSaved = 0;
 800219a:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <ClearPath+0x5c>)
 800219c:	2200      	movs	r2, #0
 800219e:	801a      	strh	r2, [r3, #0]
  SPIF_EraseSector(&spif, 0x00);
 80021a0:	2100      	movs	r1, #0
 80021a2:	4805      	ldr	r0, [pc, #20]	@ (80021b8 <ClearPath+0x60>)
 80021a4:	f00b fc7a 	bl	800da9c <SPIF_EraseSector>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	240007dc 	.word	0x240007dc
 80021b4:	24000b90 	.word	0x24000b90
 80021b8:	24000b68 	.word	0x24000b68

080021bc <RunMotor>:
void RunMotor()
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0

  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80021c0:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <RunMotor+0x20>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2200      	movs	r2, #0
 80021c6:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 12000);
 80021c8:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <RunMotor+0x20>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 80021d0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80021d2:	bf00      	nop
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	240001f4 	.word	0x240001f4

080021e0 <StopMotor>:
void StopMotor()
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 12000);
 80021e4:	4b07      	ldr	r3, [pc, #28]	@ (8002204 <StopMotor+0x24>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 80021ec:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 12000);
 80021ee:	4b05      	ldr	r3, [pc, #20]	@ (8002204 <StopMotor+0x24>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 80021f6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	240001f4 	.word	0x240001f4

08002208 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800220e:	463b      	mov	r3, r7
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800221a:	f000 ff11 	bl	8003040 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800221e:	2301      	movs	r3, #1
 8002220:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002222:	2300      	movs	r3, #0
 8002224:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002226:	2300      	movs	r3, #0
 8002228:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800222a:	231f      	movs	r3, #31
 800222c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800222e:	2387      	movs	r3, #135	@ 0x87
 8002230:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002232:	2300      	movs	r3, #0
 8002234:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002236:	2300      	movs	r3, #0
 8002238:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800223a:	2301      	movs	r3, #1
 800223c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800223e:	2301      	movs	r3, #1
 8002240:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002242:	2300      	movs	r3, #0
 8002244:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002246:	2300      	movs	r3, #0
 8002248:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800224a:	463b      	mov	r3, r7
 800224c:	4618      	mov	r0, r3
 800224e:	f000 ff2f 	bl	80030b0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002252:	2004      	movs	r0, #4
 8002254:	f000 ff0c 	bl	8003070 <HAL_MPU_Enable>

}
 8002258:	bf00      	nop
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002264:	b672      	cpsid	i
}
 8002266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <Error_Handler+0x8>

0800226c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002272:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <HAL_MspInit+0x30>)
 8002274:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002278:	4a08      	ldr	r2, [pc, #32]	@ (800229c <HAL_MspInit+0x30>)
 800227a:	f043 0302 	orr.w	r3, r3, #2
 800227e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <HAL_MspInit+0x30>)
 8002284:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	58024400 	.word	0x58024400

080022a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b0bc      	sub	sp, #240	@ 0xf0
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022b8:	f107 0318 	add.w	r3, r7, #24
 80022bc:	22c0      	movs	r2, #192	@ 0xc0
 80022be:	2100      	movs	r1, #0
 80022c0:	4618      	mov	r0, r3
 80022c2:	f00b fcc5 	bl	800dc50 <memset>
  if(hspi->Instance==SPI1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a72      	ldr	r2, [pc, #456]	@ (8002494 <HAL_SPI_MspInit+0x1f4>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	f040 80dd 	bne.w	800248c <HAL_SPI_MspInit+0x1ec>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80022d2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80022d6:	f04f 0300 	mov.w	r3, #0
 80022da:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL3.PLL3M = 5;
 80022de:	2305      	movs	r3, #5
 80022e0:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3N = 96;
 80022e2:	2360      	movs	r3, #96	@ 0x60
 80022e4:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3P = 4;
 80022e6:	2304      	movs	r3, #4
 80022e8:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80022ea:	2302      	movs	r3, #2
 80022ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80022ee:	2302      	movs	r3, #2
 80022f0:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 80022f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80022f6:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80022f8:	2300      	movs	r3, #0
 80022fa:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80022fc:	2300      	movs	r3, #0
 80022fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 8002300:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002304:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002306:	f107 0318 	add.w	r3, r7, #24
 800230a:	4618      	mov	r0, r3
 800230c:	f004 ff74 	bl	80071f8 <HAL_RCCEx_PeriphCLKConfig>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <HAL_SPI_MspInit+0x7a>
    {
      Error_Handler();
 8002316:	f7ff ffa3 	bl	8002260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800231a:	4b5f      	ldr	r3, [pc, #380]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 800231c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002320:	4a5d      	ldr	r2, [pc, #372]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 8002322:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002326:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800232a:	4b5b      	ldr	r3, [pc, #364]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 800232c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002330:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002334:	617b      	str	r3, [r7, #20]
 8002336:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002338:	4b57      	ldr	r3, [pc, #348]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 800233a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800233e:	4a56      	ldr	r2, [pc, #344]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 8002340:	f043 0308 	orr.w	r3, r3, #8
 8002344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002348:	4b53      	ldr	r3, [pc, #332]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 800234a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002356:	4b50      	ldr	r3, [pc, #320]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 8002358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800235c:	4a4e      	ldr	r2, [pc, #312]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 800235e:	f043 0302 	orr.w	r3, r3, #2
 8002362:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002366:	4b4c      	ldr	r3, [pc, #304]	@ (8002498 <HAL_SPI_MspInit+0x1f8>)
 8002368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002374:	2380      	movs	r3, #128	@ 0x80
 8002376:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800238c:	2305      	movs	r3, #5
 800238e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002392:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002396:	4619      	mov	r1, r3
 8002398:	4840      	ldr	r0, [pc, #256]	@ (800249c <HAL_SPI_MspInit+0x1fc>)
 800239a:	f003 fd11 	bl	8005dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800239e:	2318      	movs	r3, #24
 80023a0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a4:	2302      	movs	r3, #2
 80023a6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023aa:	2300      	movs	r3, #0
 80023ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b0:	2300      	movs	r3, #0
 80023b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023b6:	2305      	movs	r3, #5
 80023b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023bc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80023c0:	4619      	mov	r1, r3
 80023c2:	4837      	ldr	r0, [pc, #220]	@ (80024a0 <HAL_SPI_MspInit+0x200>)
 80023c4:	f003 fcfc 	bl	8005dc0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream4;
 80023c8:	4b36      	ldr	r3, [pc, #216]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023ca:	4a37      	ldr	r2, [pc, #220]	@ (80024a8 <HAL_SPI_MspInit+0x208>)
 80023cc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80023ce:	4b35      	ldr	r3, [pc, #212]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023d0:	2225      	movs	r2, #37	@ 0x25
 80023d2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023d4:	4b33      	ldr	r3, [pc, #204]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023da:	4b32      	ldr	r3, [pc, #200]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023dc:	2200      	movs	r2, #0
 80023de:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023e0:	4b30      	ldr	r3, [pc, #192]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023e6:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023e8:	4b2e      	ldr	r3, [pc, #184]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023ee:	4b2d      	ldr	r3, [pc, #180]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80023f4:	4b2b      	ldr	r3, [pc, #172]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023fa:	4b2a      	ldr	r3, [pc, #168]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002400:	4b28      	ldr	r3, [pc, #160]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 8002402:	2200      	movs	r2, #0
 8002404:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002406:	4827      	ldr	r0, [pc, #156]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 8002408:	f000 fe92 	bl	8003130 <HAL_DMA_Init>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_SPI_MspInit+0x176>
    {
      Error_Handler();
 8002412:	f7ff ff25 	bl	8002260 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a22      	ldr	r2, [pc, #136]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 800241a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800241c:	4a21      	ldr	r2, [pc, #132]	@ (80024a4 <HAL_SPI_MspInit+0x204>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream5;
 8002422:	4b22      	ldr	r3, [pc, #136]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002424:	4a22      	ldr	r2, [pc, #136]	@ (80024b0 <HAL_SPI_MspInit+0x210>)
 8002426:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002428:	4b20      	ldr	r3, [pc, #128]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 800242a:	2226      	movs	r2, #38	@ 0x26
 800242c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800242e:	4b1f      	ldr	r3, [pc, #124]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002430:	2240      	movs	r2, #64	@ 0x40
 8002432:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002434:	4b1d      	ldr	r3, [pc, #116]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002436:	2200      	movs	r2, #0
 8002438:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800243a:	4b1c      	ldr	r3, [pc, #112]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 800243c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002440:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002442:	4b1a      	ldr	r3, [pc, #104]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002444:	2200      	movs	r2, #0
 8002446:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002448:	4b18      	ldr	r3, [pc, #96]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 800244a:	2200      	movs	r2, #0
 800244c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800244e:	4b17      	ldr	r3, [pc, #92]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002450:	2200      	movs	r2, #0
 8002452:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002454:	4b15      	ldr	r3, [pc, #84]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002456:	2200      	movs	r2, #0
 8002458:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800245a:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 800245c:	2200      	movs	r2, #0
 800245e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002460:	4812      	ldr	r0, [pc, #72]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002462:	f000 fe65 	bl	8003130 <HAL_DMA_Init>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <HAL_SPI_MspInit+0x1d0>
    {
      Error_Handler();
 800246c:	f7ff fef8 	bl	8002260 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a0e      	ldr	r2, [pc, #56]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002474:	679a      	str	r2, [r3, #120]	@ 0x78
 8002476:	4a0d      	ldr	r2, [pc, #52]	@ (80024ac <HAL_SPI_MspInit+0x20c>)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800247c:	2200      	movs	r2, #0
 800247e:	2100      	movs	r1, #0
 8002480:	2023      	movs	r0, #35	@ 0x23
 8002482:	f000 fda8 	bl	8002fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002486:	2023      	movs	r0, #35	@ 0x23
 8002488:	f000 fdbf 	bl	800300a <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800248c:	bf00      	nop
 800248e:	37f0      	adds	r7, #240	@ 0xf0
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40013000 	.word	0x40013000
 8002498:	58024400 	.word	0x58024400
 800249c:	58020c00 	.word	0x58020c00
 80024a0:	58020400 	.word	0x58020400
 80024a4:	24000104 	.word	0x24000104
 80024a8:	40020070 	.word	0x40020070
 80024ac:	2400017c 	.word	0x2400017c
 80024b0:	40020088 	.word	0x40020088

080024b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024c4:	d117      	bne.n	80024f6 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024c6:	4b22      	ldr	r3, [pc, #136]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 80024c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024cc:	4a20      	ldr	r2, [pc, #128]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 80024ce:	f043 0301 	orr.w	r3, r3, #1
 80024d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80024d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 80024d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80024e4:	2200      	movs	r2, #0
 80024e6:	2100      	movs	r1, #0
 80024e8:	201c      	movs	r0, #28
 80024ea:	f000 fd74 	bl	8002fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024ee:	201c      	movs	r0, #28
 80024f0:	f000 fd8b 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80024f4:	e028      	b.n	8002548 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM3)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a16      	ldr	r2, [pc, #88]	@ (8002554 <HAL_TIM_Base_MspInit+0xa0>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d10f      	bne.n	8002520 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002500:	4b13      	ldr	r3, [pc, #76]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 8002502:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002506:	4a12      	ldr	r2, [pc, #72]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 8002508:	f043 0302 	orr.w	r3, r3, #2
 800250c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002510:	4b0f      	ldr	r3, [pc, #60]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 8002512:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	693b      	ldr	r3, [r7, #16]
}
 800251e:	e013      	b.n	8002548 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM17)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a0c      	ldr	r2, [pc, #48]	@ (8002558 <HAL_TIM_Base_MspInit+0xa4>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d10e      	bne.n	8002548 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800252a:	4b09      	ldr	r3, [pc, #36]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 800252c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002530:	4a07      	ldr	r2, [pc, #28]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 8002532:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002536:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800253a:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <HAL_TIM_Base_MspInit+0x9c>)
 800253c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002540:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	68fb      	ldr	r3, [r7, #12]
}
 8002548:	bf00      	nop
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	58024400 	.word	0x58024400
 8002554:	40000400 	.word	0x40000400
 8002558:	40014800 	.word	0x40014800

0800255c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b088      	sub	sp, #32
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002564:	f107 030c 	add.w	r3, r7, #12
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
 800256c:	605a      	str	r2, [r3, #4]
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	60da      	str	r2, [r3, #12]
 8002572:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800257c:	d11e      	bne.n	80025bc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800257e:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <HAL_TIM_MspPostInit+0x68>)
 8002580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002584:	4a0f      	ldr	r2, [pc, #60]	@ (80025c4 <HAL_TIM_MspPostInit+0x68>)
 8002586:	f043 0301 	orr.w	r3, r3, #1
 800258a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800258e:	4b0d      	ldr	r3, [pc, #52]	@ (80025c4 <HAL_TIM_MspPostInit+0x68>)
 8002590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800259c:	230a      	movs	r3, #10
 800259e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a0:	2302      	movs	r3, #2
 80025a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025ac:	2301      	movs	r3, #1
 80025ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b0:	f107 030c 	add.w	r3, r7, #12
 80025b4:	4619      	mov	r1, r3
 80025b6:	4804      	ldr	r0, [pc, #16]	@ (80025c8 <HAL_TIM_MspPostInit+0x6c>)
 80025b8:	f003 fc02 	bl	8005dc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80025bc:	bf00      	nop
 80025be:	3720      	adds	r7, #32
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	58024400 	.word	0x58024400
 80025c8:	58020000 	.word	0x58020000

080025cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08e      	sub	sp, #56	@ 0x38
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]
 80025e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a93      	ldr	r2, [pc, #588]	@ (8002838 <HAL_UART_MspInit+0x26c>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	f040 8093 	bne.w	8002716 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025f0:	4b92      	ldr	r3, [pc, #584]	@ (800283c <HAL_UART_MspInit+0x270>)
 80025f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025f6:	4a91      	ldr	r2, [pc, #580]	@ (800283c <HAL_UART_MspInit+0x270>)
 80025f8:	f043 0310 	orr.w	r3, r3, #16
 80025fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002600:	4b8e      	ldr	r3, [pc, #568]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002602:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002606:	f003 0310 	and.w	r3, r3, #16
 800260a:	623b      	str	r3, [r7, #32]
 800260c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260e:	4b8b      	ldr	r3, [pc, #556]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002614:	4a89      	ldr	r2, [pc, #548]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002616:	f043 0301 	orr.w	r3, r3, #1
 800261a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800261e:	4b87      	ldr	r3, [pc, #540]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	61fb      	str	r3, [r7, #28]
 800262a:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800262c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002630:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002632:	2302      	movs	r3, #2
 8002634:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002636:	2300      	movs	r3, #0
 8002638:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263a:	2300      	movs	r3, #0
 800263c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800263e:	2307      	movs	r3, #7
 8002640:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002642:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002646:	4619      	mov	r1, r3
 8002648:	487d      	ldr	r0, [pc, #500]	@ (8002840 <HAL_UART_MspInit+0x274>)
 800264a:	f003 fbb9 	bl	8005dc0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Stream0;
 800264e:	4b7d      	ldr	r3, [pc, #500]	@ (8002844 <HAL_UART_MspInit+0x278>)
 8002650:	4a7d      	ldr	r2, [pc, #500]	@ (8002848 <HAL_UART_MspInit+0x27c>)
 8002652:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002654:	4b7b      	ldr	r3, [pc, #492]	@ (8002844 <HAL_UART_MspInit+0x278>)
 8002656:	2229      	movs	r2, #41	@ 0x29
 8002658:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800265a:	4b7a      	ldr	r3, [pc, #488]	@ (8002844 <HAL_UART_MspInit+0x278>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002660:	4b78      	ldr	r3, [pc, #480]	@ (8002844 <HAL_UART_MspInit+0x278>)
 8002662:	2200      	movs	r2, #0
 8002664:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002666:	4b77      	ldr	r3, [pc, #476]	@ (8002844 <HAL_UART_MspInit+0x278>)
 8002668:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800266c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800266e:	4b75      	ldr	r3, [pc, #468]	@ (8002844 <HAL_UART_MspInit+0x278>)
 8002670:	2200      	movs	r2, #0
 8002672:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002674:	4b73      	ldr	r3, [pc, #460]	@ (8002844 <HAL_UART_MspInit+0x278>)
 8002676:	2200      	movs	r2, #0
 8002678:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800267a:	4b72      	ldr	r3, [pc, #456]	@ (8002844 <HAL_UART_MspInit+0x278>)
 800267c:	2200      	movs	r2, #0
 800267e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002680:	4b70      	ldr	r3, [pc, #448]	@ (8002844 <HAL_UART_MspInit+0x278>)
 8002682:	2200      	movs	r2, #0
 8002684:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002686:	4b6f      	ldr	r3, [pc, #444]	@ (8002844 <HAL_UART_MspInit+0x278>)
 8002688:	2200      	movs	r2, #0
 800268a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800268c:	486d      	ldr	r0, [pc, #436]	@ (8002844 <HAL_UART_MspInit+0x278>)
 800268e:	f000 fd4f 	bl	8003130 <HAL_DMA_Init>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002698:	f7ff fde2 	bl	8002260 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a69      	ldr	r2, [pc, #420]	@ (8002844 <HAL_UART_MspInit+0x278>)
 80026a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80026a4:	4a67      	ldr	r2, [pc, #412]	@ (8002844 <HAL_UART_MspInit+0x278>)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream1;
 80026aa:	4b68      	ldr	r3, [pc, #416]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026ac:	4a68      	ldr	r2, [pc, #416]	@ (8002850 <HAL_UART_MspInit+0x284>)
 80026ae:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80026b0:	4b66      	ldr	r3, [pc, #408]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026b2:	222a      	movs	r2, #42	@ 0x2a
 80026b4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026b6:	4b65      	ldr	r3, [pc, #404]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026b8:	2240      	movs	r2, #64	@ 0x40
 80026ba:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026bc:	4b63      	ldr	r3, [pc, #396]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026be:	2200      	movs	r2, #0
 80026c0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026c2:	4b62      	ldr	r3, [pc, #392]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026c8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ca:	4b60      	ldr	r3, [pc, #384]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026d0:	4b5e      	ldr	r3, [pc, #376]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80026d6:	4b5d      	ldr	r3, [pc, #372]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026d8:	2200      	movs	r2, #0
 80026da:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80026dc:	4b5b      	ldr	r3, [pc, #364]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026de:	2200      	movs	r2, #0
 80026e0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026e2:	4b5a      	ldr	r3, [pc, #360]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80026e8:	4858      	ldr	r0, [pc, #352]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026ea:	f000 fd21 	bl	8003130 <HAL_DMA_Init>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 80026f4:	f7ff fdb4 	bl	8002260 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a54      	ldr	r2, [pc, #336]	@ (800284c <HAL_UART_MspInit+0x280>)
 80026fc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80026fe:	4a53      	ldr	r2, [pc, #332]	@ (800284c <HAL_UART_MspInit+0x280>)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002704:	2200      	movs	r2, #0
 8002706:	2100      	movs	r1, #0
 8002708:	2025      	movs	r0, #37	@ 0x25
 800270a:	f000 fc64 	bl	8002fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800270e:	2025      	movs	r0, #37	@ 0x25
 8002710:	f000 fc7b 	bl	800300a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002714:	e139      	b.n	800298a <HAL_UART_MspInit+0x3be>
  else if(huart->Instance==USART3)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a4e      	ldr	r2, [pc, #312]	@ (8002854 <HAL_UART_MspInit+0x288>)
 800271c:	4293      	cmp	r3, r2
 800271e:	f040 80a5 	bne.w	800286c <HAL_UART_MspInit+0x2a0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002722:	4b46      	ldr	r3, [pc, #280]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002724:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002728:	4a44      	ldr	r2, [pc, #272]	@ (800283c <HAL_UART_MspInit+0x270>)
 800272a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800272e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002732:	4b42      	ldr	r3, [pc, #264]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002734:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002738:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800273c:	61bb      	str	r3, [r7, #24]
 800273e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002740:	4b3e      	ldr	r3, [pc, #248]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002746:	4a3d      	ldr	r2, [pc, #244]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002748:	f043 0308 	orr.w	r3, r3, #8
 800274c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002750:	4b3a      	ldr	r3, [pc, #232]	@ (800283c <HAL_UART_MspInit+0x270>)
 8002752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002756:	f003 0308 	and.w	r3, r3, #8
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800275e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002762:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002764:	2302      	movs	r3, #2
 8002766:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002768:	2300      	movs	r3, #0
 800276a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276c:	2300      	movs	r3, #0
 800276e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002770:	2307      	movs	r3, #7
 8002772:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002774:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002778:	4619      	mov	r1, r3
 800277a:	4837      	ldr	r0, [pc, #220]	@ (8002858 <HAL_UART_MspInit+0x28c>)
 800277c:	f003 fb20 	bl	8005dc0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream2;
 8002780:	4b36      	ldr	r3, [pc, #216]	@ (800285c <HAL_UART_MspInit+0x290>)
 8002782:	4a37      	ldr	r2, [pc, #220]	@ (8002860 <HAL_UART_MspInit+0x294>)
 8002784:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002786:	4b35      	ldr	r3, [pc, #212]	@ (800285c <HAL_UART_MspInit+0x290>)
 8002788:	222d      	movs	r2, #45	@ 0x2d
 800278a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800278c:	4b33      	ldr	r3, [pc, #204]	@ (800285c <HAL_UART_MspInit+0x290>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002792:	4b32      	ldr	r3, [pc, #200]	@ (800285c <HAL_UART_MspInit+0x290>)
 8002794:	2200      	movs	r2, #0
 8002796:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002798:	4b30      	ldr	r3, [pc, #192]	@ (800285c <HAL_UART_MspInit+0x290>)
 800279a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800279e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027a0:	4b2e      	ldr	r3, [pc, #184]	@ (800285c <HAL_UART_MspInit+0x290>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027a6:	4b2d      	ldr	r3, [pc, #180]	@ (800285c <HAL_UART_MspInit+0x290>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80027ac:	4b2b      	ldr	r3, [pc, #172]	@ (800285c <HAL_UART_MspInit+0x290>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027b2:	4b2a      	ldr	r3, [pc, #168]	@ (800285c <HAL_UART_MspInit+0x290>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027b8:	4b28      	ldr	r3, [pc, #160]	@ (800285c <HAL_UART_MspInit+0x290>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80027be:	4827      	ldr	r0, [pc, #156]	@ (800285c <HAL_UART_MspInit+0x290>)
 80027c0:	f000 fcb6 	bl	8003130 <HAL_DMA_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_UART_MspInit+0x202>
      Error_Handler();
 80027ca:	f7ff fd49 	bl	8002260 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a22      	ldr	r2, [pc, #136]	@ (800285c <HAL_UART_MspInit+0x290>)
 80027d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80027d6:	4a21      	ldr	r2, [pc, #132]	@ (800285c <HAL_UART_MspInit+0x290>)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80027dc:	4b21      	ldr	r3, [pc, #132]	@ (8002864 <HAL_UART_MspInit+0x298>)
 80027de:	4a22      	ldr	r2, [pc, #136]	@ (8002868 <HAL_UART_MspInit+0x29c>)
 80027e0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80027e2:	4b20      	ldr	r3, [pc, #128]	@ (8002864 <HAL_UART_MspInit+0x298>)
 80027e4:	222e      	movs	r2, #46	@ 0x2e
 80027e6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002864 <HAL_UART_MspInit+0x298>)
 80027ea:	2240      	movs	r2, #64	@ 0x40
 80027ec:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002864 <HAL_UART_MspInit+0x298>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80027f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002864 <HAL_UART_MspInit+0x298>)
 80027f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027fa:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027fc:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <HAL_UART_MspInit+0x298>)
 80027fe:	2200      	movs	r2, #0
 8002800:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002802:	4b18      	ldr	r3, [pc, #96]	@ (8002864 <HAL_UART_MspInit+0x298>)
 8002804:	2200      	movs	r2, #0
 8002806:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002808:	4b16      	ldr	r3, [pc, #88]	@ (8002864 <HAL_UART_MspInit+0x298>)
 800280a:	2200      	movs	r2, #0
 800280c:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800280e:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <HAL_UART_MspInit+0x298>)
 8002810:	2200      	movs	r2, #0
 8002812:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002814:	4b13      	ldr	r3, [pc, #76]	@ (8002864 <HAL_UART_MspInit+0x298>)
 8002816:	2200      	movs	r2, #0
 8002818:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800281a:	4812      	ldr	r0, [pc, #72]	@ (8002864 <HAL_UART_MspInit+0x298>)
 800281c:	f000 fc88 	bl	8003130 <HAL_DMA_Init>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <HAL_UART_MspInit+0x25e>
      Error_Handler();
 8002826:	f7ff fd1b 	bl	8002260 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a0d      	ldr	r2, [pc, #52]	@ (8002864 <HAL_UART_MspInit+0x298>)
 800282e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002830:	4a0c      	ldr	r2, [pc, #48]	@ (8002864 <HAL_UART_MspInit+0x298>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002836:	e0a8      	b.n	800298a <HAL_UART_MspInit+0x3be>
 8002838:	40011000 	.word	0x40011000
 800283c:	58024400 	.word	0x58024400
 8002840:	58020000 	.word	0x58020000
 8002844:	24000494 	.word	0x24000494
 8002848:	40020010 	.word	0x40020010
 800284c:	2400050c 	.word	0x2400050c
 8002850:	40020028 	.word	0x40020028
 8002854:	40004800 	.word	0x40004800
 8002858:	58020c00 	.word	0x58020c00
 800285c:	24000584 	.word	0x24000584
 8002860:	40020040 	.word	0x40020040
 8002864:	240005fc 	.word	0x240005fc
 8002868:	40020058 	.word	0x40020058
  else if(huart->Instance==USART6)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a48      	ldr	r2, [pc, #288]	@ (8002994 <HAL_UART_MspInit+0x3c8>)
 8002872:	4293      	cmp	r3, r2
 8002874:	f040 8089 	bne.w	800298a <HAL_UART_MspInit+0x3be>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002878:	4b47      	ldr	r3, [pc, #284]	@ (8002998 <HAL_UART_MspInit+0x3cc>)
 800287a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800287e:	4a46      	ldr	r2, [pc, #280]	@ (8002998 <HAL_UART_MspInit+0x3cc>)
 8002880:	f043 0320 	orr.w	r3, r3, #32
 8002884:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002888:	4b43      	ldr	r3, [pc, #268]	@ (8002998 <HAL_UART_MspInit+0x3cc>)
 800288a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800288e:	f003 0320 	and.w	r3, r3, #32
 8002892:	613b      	str	r3, [r7, #16]
 8002894:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002896:	4b40      	ldr	r3, [pc, #256]	@ (8002998 <HAL_UART_MspInit+0x3cc>)
 8002898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800289c:	4a3e      	ldr	r2, [pc, #248]	@ (8002998 <HAL_UART_MspInit+0x3cc>)
 800289e:	f043 0304 	orr.w	r3, r3, #4
 80028a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028a6:	4b3c      	ldr	r3, [pc, #240]	@ (8002998 <HAL_UART_MspInit+0x3cc>)
 80028a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ac:	f003 0304 	and.w	r3, r3, #4
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028b4:	23c0      	movs	r3, #192	@ 0xc0
 80028b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b8:	2302      	movs	r3, #2
 80028ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028bc:	2300      	movs	r3, #0
 80028be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c0:	2300      	movs	r3, #0
 80028c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 80028c4:	2307      	movs	r3, #7
 80028c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028cc:	4619      	mov	r1, r3
 80028ce:	4833      	ldr	r0, [pc, #204]	@ (800299c <HAL_UART_MspInit+0x3d0>)
 80028d0:	f003 fa76 	bl	8005dc0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA1_Stream6;
 80028d4:	4b32      	ldr	r3, [pc, #200]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 80028d6:	4a33      	ldr	r2, [pc, #204]	@ (80029a4 <HAL_UART_MspInit+0x3d8>)
 80028d8:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 80028da:	4b31      	ldr	r3, [pc, #196]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 80028dc:	2247      	movs	r2, #71	@ 0x47
 80028de:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028e0:	4b2f      	ldr	r3, [pc, #188]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028e6:	4b2e      	ldr	r3, [pc, #184]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028ec:	4b2c      	ldr	r3, [pc, #176]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 80028ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028f2:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028f4:	4b2a      	ldr	r3, [pc, #168]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028fa:	4b29      	ldr	r3, [pc, #164]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002900:	4b27      	ldr	r3, [pc, #156]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 8002902:	2200      	movs	r2, #0
 8002904:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002906:	4b26      	ldr	r3, [pc, #152]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 8002908:	2200      	movs	r2, #0
 800290a:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800290c:	4b24      	ldr	r3, [pc, #144]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 800290e:	2200      	movs	r2, #0
 8002910:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002912:	4823      	ldr	r0, [pc, #140]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 8002914:	f000 fc0c 	bl	8003130 <HAL_DMA_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <HAL_UART_MspInit+0x356>
      Error_Handler();
 800291e:	f7ff fc9f 	bl	8002260 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a1e      	ldr	r2, [pc, #120]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 8002926:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800292a:	4a1d      	ldr	r2, [pc, #116]	@ (80029a0 <HAL_UART_MspInit+0x3d4>)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA1_Stream7;
 8002930:	4b1d      	ldr	r3, [pc, #116]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002932:	4a1e      	ldr	r2, [pc, #120]	@ (80029ac <HAL_UART_MspInit+0x3e0>)
 8002934:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 8002936:	4b1c      	ldr	r3, [pc, #112]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002938:	2248      	movs	r2, #72	@ 0x48
 800293a:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800293c:	4b1a      	ldr	r3, [pc, #104]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 800293e:	2240      	movs	r2, #64	@ 0x40
 8002940:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002942:	4b19      	ldr	r3, [pc, #100]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002944:	2200      	movs	r2, #0
 8002946:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002948:	4b17      	ldr	r3, [pc, #92]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 800294a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800294e:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002950:	4b15      	ldr	r3, [pc, #84]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002952:	2200      	movs	r2, #0
 8002954:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002956:	4b14      	ldr	r3, [pc, #80]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002958:	2200      	movs	r2, #0
 800295a:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800295c:	4b12      	ldr	r3, [pc, #72]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 800295e:	2200      	movs	r2, #0
 8002960:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002962:	4b11      	ldr	r3, [pc, #68]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002964:	2200      	movs	r2, #0
 8002966:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002968:	4b0f      	ldr	r3, [pc, #60]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 800296a:	2200      	movs	r2, #0
 800296c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800296e:	480e      	ldr	r0, [pc, #56]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002970:	f000 fbde 	bl	8003130 <HAL_DMA_Init>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_UART_MspInit+0x3b2>
      Error_Handler();
 800297a:	f7ff fc71 	bl	8002260 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a09      	ldr	r2, [pc, #36]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002982:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002984:	4a08      	ldr	r2, [pc, #32]	@ (80029a8 <HAL_UART_MspInit+0x3dc>)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800298a:	bf00      	nop
 800298c:	3738      	adds	r7, #56	@ 0x38
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40011400 	.word	0x40011400
 8002998:	58024400 	.word	0x58024400
 800299c:	58020800 	.word	0x58020800
 80029a0:	24000674 	.word	0x24000674
 80029a4:	400200a0 	.word	0x400200a0
 80029a8:	240006ec 	.word	0x240006ec
 80029ac:	400200b8 	.word	0x400200b8

080029b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029b4:	bf00      	nop
 80029b6:	e7fd      	b.n	80029b4 <NMI_Handler+0x4>

080029b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029bc:	bf00      	nop
 80029be:	e7fd      	b.n	80029bc <HardFault_Handler+0x4>

080029c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029c4:	bf00      	nop
 80029c6:	e7fd      	b.n	80029c4 <MemManage_Handler+0x4>

080029c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029cc:	bf00      	nop
 80029ce:	e7fd      	b.n	80029cc <BusFault_Handler+0x4>

080029d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029d4:	bf00      	nop
 80029d6:	e7fd      	b.n	80029d4 <UsageFault_Handler+0x4>

080029d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029e6:	b480      	push	{r7}
 80029e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a06:	f000 f9bb 	bl	8002d80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a0a:	bf00      	nop
 8002a0c:	bd80      	pop	{r7, pc}
	...

08002a10 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002a14:	4802      	ldr	r0, [pc, #8]	@ (8002a20 <DMA1_Stream0_IRQHandler+0x10>)
 8002a16:	f001 feb5 	bl	8004784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	24000494 	.word	0x24000494

08002a24 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002a28:	4802      	ldr	r0, [pc, #8]	@ (8002a34 <DMA1_Stream1_IRQHandler+0x10>)
 8002a2a:	f001 feab 	bl	8004784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002a2e:	bf00      	nop
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	2400050c 	.word	0x2400050c

08002a38 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002a3c:	4802      	ldr	r0, [pc, #8]	@ (8002a48 <DMA1_Stream2_IRQHandler+0x10>)
 8002a3e:	f001 fea1 	bl	8004784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002a42:	bf00      	nop
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	24000584 	.word	0x24000584

08002a4c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002a50:	4802      	ldr	r0, [pc, #8]	@ (8002a5c <DMA1_Stream3_IRQHandler+0x10>)
 8002a52:	f001 fe97 	bl	8004784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002a56:	bf00      	nop
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	240005fc 	.word	0x240005fc

08002a60 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002a64:	4802      	ldr	r0, [pc, #8]	@ (8002a70 <DMA1_Stream4_IRQHandler+0x10>)
 8002a66:	f001 fe8d 	bl	8004784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002a6a:	bf00      	nop
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	24000104 	.word	0x24000104

08002a74 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002a78:	4802      	ldr	r0, [pc, #8]	@ (8002a84 <DMA1_Stream5_IRQHandler+0x10>)
 8002a7a:	f001 fe83 	bl	8004784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	2400017c 	.word	0x2400017c

08002a88 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002a8c:	4802      	ldr	r0, [pc, #8]	@ (8002a98 <DMA1_Stream6_IRQHandler+0x10>)
 8002a8e:	f001 fe79 	bl	8004784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	24000674 	.word	0x24000674

08002a9c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002aa0:	4802      	ldr	r0, [pc, #8]	@ (8002aac <TIM2_IRQHandler+0x10>)
 8002aa2:	f007 fbc3 	bl	800a22c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	240001f4 	.word	0x240001f4

08002ab0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002ab4:	4802      	ldr	r0, [pc, #8]	@ (8002ac0 <SPI1_IRQHandler+0x10>)
 8002ab6:	f006 fdfd 	bl	80096b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	2400007c 	.word	0x2400007c

08002ac4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ac8:	4802      	ldr	r0, [pc, #8]	@ (8002ad4 <USART1_IRQHandler+0x10>)
 8002aca:	f008 fced 	bl	800b4a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	240002d8 	.word	0x240002d8

08002ad8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002adc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002ae0:	f003 fb4f 	bl	8006182 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002ae4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002ae8:	f003 fb4b 	bl	8006182 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002aec:	bf00      	nop
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002af4:	4802      	ldr	r0, [pc, #8]	@ (8002b00 <DMA1_Stream7_IRQHandler+0x10>)
 8002af6:	f001 fe45 	bl	8004784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002afa:	bf00      	nop
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	240006ec 	.word	0x240006ec

08002b04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b08:	4b37      	ldr	r3, [pc, #220]	@ (8002be8 <SystemInit+0xe4>)
 8002b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0e:	4a36      	ldr	r2, [pc, #216]	@ (8002be8 <SystemInit+0xe4>)
 8002b10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b18:	4b34      	ldr	r3, [pc, #208]	@ (8002bec <SystemInit+0xe8>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 030f 	and.w	r3, r3, #15
 8002b20:	2b06      	cmp	r3, #6
 8002b22:	d807      	bhi.n	8002b34 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b24:	4b31      	ldr	r3, [pc, #196]	@ (8002bec <SystemInit+0xe8>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f023 030f 	bic.w	r3, r3, #15
 8002b2c:	4a2f      	ldr	r2, [pc, #188]	@ (8002bec <SystemInit+0xe8>)
 8002b2e:	f043 0307 	orr.w	r3, r3, #7
 8002b32:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002b34:	4b2e      	ldr	r3, [pc, #184]	@ (8002bf0 <SystemInit+0xec>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a2d      	ldr	r2, [pc, #180]	@ (8002bf0 <SystemInit+0xec>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002b40:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf0 <SystemInit+0xec>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002b46:	4b2a      	ldr	r3, [pc, #168]	@ (8002bf0 <SystemInit+0xec>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	4929      	ldr	r1, [pc, #164]	@ (8002bf0 <SystemInit+0xec>)
 8002b4c:	4b29      	ldr	r3, [pc, #164]	@ (8002bf4 <SystemInit+0xf0>)
 8002b4e:	4013      	ands	r3, r2
 8002b50:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b52:	4b26      	ldr	r3, [pc, #152]	@ (8002bec <SystemInit+0xe8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0308 	and.w	r3, r3, #8
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d007      	beq.n	8002b6e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b5e:	4b23      	ldr	r3, [pc, #140]	@ (8002bec <SystemInit+0xe8>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f023 030f 	bic.w	r3, r3, #15
 8002b66:	4a21      	ldr	r2, [pc, #132]	@ (8002bec <SystemInit+0xe8>)
 8002b68:	f043 0307 	orr.w	r3, r3, #7
 8002b6c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002b6e:	4b20      	ldr	r3, [pc, #128]	@ (8002bf0 <SystemInit+0xec>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002b74:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf0 <SystemInit+0xec>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf0 <SystemInit+0xec>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002b80:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf0 <SystemInit+0xec>)
 8002b82:	4a1d      	ldr	r2, [pc, #116]	@ (8002bf8 <SystemInit+0xf4>)
 8002b84:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002b86:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf0 <SystemInit+0xec>)
 8002b88:	4a1c      	ldr	r2, [pc, #112]	@ (8002bfc <SystemInit+0xf8>)
 8002b8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002b8c:	4b18      	ldr	r3, [pc, #96]	@ (8002bf0 <SystemInit+0xec>)
 8002b8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002c00 <SystemInit+0xfc>)
 8002b90:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002b92:	4b17      	ldr	r3, [pc, #92]	@ (8002bf0 <SystemInit+0xec>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002b98:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <SystemInit+0xec>)
 8002b9a:	4a19      	ldr	r2, [pc, #100]	@ (8002c00 <SystemInit+0xfc>)
 8002b9c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002b9e:	4b14      	ldr	r3, [pc, #80]	@ (8002bf0 <SystemInit+0xec>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002ba4:	4b12      	ldr	r3, [pc, #72]	@ (8002bf0 <SystemInit+0xec>)
 8002ba6:	4a16      	ldr	r2, [pc, #88]	@ (8002c00 <SystemInit+0xfc>)
 8002ba8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002baa:	4b11      	ldr	r3, [pc, #68]	@ (8002bf0 <SystemInit+0xec>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf0 <SystemInit+0xec>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a0e      	ldr	r2, [pc, #56]	@ (8002bf0 <SystemInit+0xec>)
 8002bb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf0 <SystemInit+0xec>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002bc2:	4b10      	ldr	r3, [pc, #64]	@ (8002c04 <SystemInit+0x100>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	4b10      	ldr	r3, [pc, #64]	@ (8002c08 <SystemInit+0x104>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bce:	d202      	bcs.n	8002bd6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8002c0c <SystemInit+0x108>)
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <SystemInit+0x10c>)
 8002bd8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002bdc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002bde:	bf00      	nop
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	e000ed00 	.word	0xe000ed00
 8002bec:	52002000 	.word	0x52002000
 8002bf0:	58024400 	.word	0x58024400
 8002bf4:	eaf6ed7f 	.word	0xeaf6ed7f
 8002bf8:	02020200 	.word	0x02020200
 8002bfc:	01ff0000 	.word	0x01ff0000
 8002c00:	01010280 	.word	0x01010280
 8002c04:	5c001000 	.word	0x5c001000
 8002c08:	ffff0000 	.word	0xffff0000
 8002c0c:	51008108 	.word	0x51008108
 8002c10:	52004000 	.word	0x52004000

08002c14 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002c18:	4b09      	ldr	r3, [pc, #36]	@ (8002c40 <ExitRun0Mode+0x2c>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	4a08      	ldr	r2, [pc, #32]	@ (8002c40 <ExitRun0Mode+0x2c>)
 8002c1e:	f043 0302 	orr.w	r3, r3, #2
 8002c22:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002c24:	bf00      	nop
 8002c26:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <ExitRun0Mode+0x2c>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d0f9      	beq.n	8002c26 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002c32:	bf00      	nop
 8002c34:	bf00      	nop
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	58024800 	.word	0x58024800

08002c44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002c44:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002c80 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002c48:	f7ff ffe4 	bl	8002c14 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c4c:	f7ff ff5a 	bl	8002b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c50:	480c      	ldr	r0, [pc, #48]	@ (8002c84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c52:	490d      	ldr	r1, [pc, #52]	@ (8002c88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c54:	4a0d      	ldr	r2, [pc, #52]	@ (8002c8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c58:	e002      	b.n	8002c60 <LoopCopyDataInit>

08002c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c5e:	3304      	adds	r3, #4

08002c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c64:	d3f9      	bcc.n	8002c5a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c66:	4a0a      	ldr	r2, [pc, #40]	@ (8002c90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c68:	4c0a      	ldr	r4, [pc, #40]	@ (8002c94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c6c:	e001      	b.n	8002c72 <LoopFillZerobss>

08002c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c70:	3204      	adds	r2, #4

08002c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c74:	d3fb      	bcc.n	8002c6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c76:	f00a fff9 	bl	800dc6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c7a:	f7fe fcd5 	bl	8001628 <main>
  bx  lr
 8002c7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c80:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002c84:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002c88:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8002c8c:	0800e7d0 	.word	0x0800e7d0
  ldr r2, =_sbss
 8002c90:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8002c94:	24000cd4 	.word	0x24000cd4

08002c98 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c98:	e7fe      	b.n	8002c98 <ADC3_IRQHandler>
	...

08002c9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ca2:	2003      	movs	r0, #3
 8002ca4:	f000 f98c 	bl	8002fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ca8:	f004 f8d0 	bl	8006e4c <HAL_RCC_GetSysClockFreq>
 8002cac:	4602      	mov	r2, r0
 8002cae:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <HAL_Init+0x68>)
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	0a1b      	lsrs	r3, r3, #8
 8002cb4:	f003 030f 	and.w	r3, r3, #15
 8002cb8:	4913      	ldr	r1, [pc, #76]	@ (8002d08 <HAL_Init+0x6c>)
 8002cba:	5ccb      	ldrb	r3, [r1, r3]
 8002cbc:	f003 031f 	and.w	r3, r3, #31
 8002cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8002d04 <HAL_Init+0x68>)
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	4a0e      	ldr	r2, [pc, #56]	@ (8002d08 <HAL_Init+0x6c>)
 8002cd0:	5cd3      	ldrb	r3, [r2, r3]
 8002cd2:	f003 031f 	and.w	r3, r3, #31
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cdc:	4a0b      	ldr	r2, [pc, #44]	@ (8002d0c <HAL_Init+0x70>)
 8002cde:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ce0:	4a0b      	ldr	r2, [pc, #44]	@ (8002d10 <HAL_Init+0x74>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ce6:	200f      	movs	r0, #15
 8002ce8:	f000 f814 	bl	8002d14 <HAL_InitTick>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e002      	b.n	8002cfc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002cf6:	f7ff fab9 	bl	800226c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	58024400 	.word	0x58024400
 8002d08:	0800e600 	.word	0x0800e600
 8002d0c:	24000004 	.word	0x24000004
 8002d10:	24000000 	.word	0x24000000

08002d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002d1c:	4b15      	ldr	r3, [pc, #84]	@ (8002d74 <HAL_InitTick+0x60>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d101      	bne.n	8002d28 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e021      	b.n	8002d6c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002d28:	4b13      	ldr	r3, [pc, #76]	@ (8002d78 <HAL_InitTick+0x64>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	4b11      	ldr	r3, [pc, #68]	@ (8002d74 <HAL_InitTick+0x60>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	4619      	mov	r1, r3
 8002d32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d36:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f000 f971 	bl	8003026 <HAL_SYSTICK_Config>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e00e      	b.n	8002d6c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b0f      	cmp	r3, #15
 8002d52:	d80a      	bhi.n	8002d6a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d54:	2200      	movs	r2, #0
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	f04f 30ff 	mov.w	r0, #4294967295
 8002d5c:	f000 f93b 	bl	8002fd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d60:	4a06      	ldr	r2, [pc, #24]	@ (8002d7c <HAL_InitTick+0x68>)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
 8002d68:	e000      	b.n	8002d6c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3708      	adds	r7, #8
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	2400000c 	.word	0x2400000c
 8002d78:	24000000 	.word	0x24000000
 8002d7c:	24000008 	.word	0x24000008

08002d80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d84:	4b06      	ldr	r3, [pc, #24]	@ (8002da0 <HAL_IncTick+0x20>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <HAL_IncTick+0x24>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4413      	add	r3, r2
 8002d90:	4a04      	ldr	r2, [pc, #16]	@ (8002da4 <HAL_IncTick+0x24>)
 8002d92:	6013      	str	r3, [r2, #0]
}
 8002d94:	bf00      	nop
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	2400000c 	.word	0x2400000c
 8002da4:	24000b98 	.word	0x24000b98

08002da8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  return uwTick;
 8002dac:	4b03      	ldr	r3, [pc, #12]	@ (8002dbc <HAL_GetTick+0x14>)
 8002dae:	681b      	ldr	r3, [r3, #0]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	24000b98 	.word	0x24000b98

08002dc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dc8:	f7ff ffee 	bl	8002da8 <HAL_GetTick>
 8002dcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd8:	d005      	beq.n	8002de6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dda:	4b0a      	ldr	r3, [pc, #40]	@ (8002e04 <HAL_Delay+0x44>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	461a      	mov	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4413      	add	r3, r2
 8002de4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002de6:	bf00      	nop
 8002de8:	f7ff ffde 	bl	8002da8 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d8f7      	bhi.n	8002de8 <HAL_Delay+0x28>
  {
  }
}
 8002df8:	bf00      	nop
 8002dfa:	bf00      	nop
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	2400000c 	.word	0x2400000c

08002e08 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002e0c:	4b03      	ldr	r3, [pc, #12]	@ (8002e1c <HAL_GetREVID+0x14>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	0c1b      	lsrs	r3, r3, #16
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	5c001000 	.word	0x5c001000

08002e20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f003 0307 	and.w	r3, r3, #7
 8002e2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e30:	4b0b      	ldr	r3, [pc, #44]	@ (8002e60 <__NVIC_SetPriorityGrouping+0x40>)
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e48:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <__NVIC_SetPriorityGrouping+0x44>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e4e:	4a04      	ldr	r2, [pc, #16]	@ (8002e60 <__NVIC_SetPriorityGrouping+0x40>)
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	60d3      	str	r3, [r2, #12]
}
 8002e54:	bf00      	nop
 8002e56:	3714      	adds	r7, #20
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	e000ed00 	.word	0xe000ed00
 8002e64:	05fa0000 	.word	0x05fa0000

08002e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e6c:	4b04      	ldr	r3, [pc, #16]	@ (8002e80 <__NVIC_GetPriorityGrouping+0x18>)
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	0a1b      	lsrs	r3, r3, #8
 8002e72:	f003 0307 	and.w	r3, r3, #7
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	e000ed00 	.word	0xe000ed00

08002e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	db0b      	blt.n	8002eae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e96:	88fb      	ldrh	r3, [r7, #6]
 8002e98:	f003 021f 	and.w	r2, r3, #31
 8002e9c:	4907      	ldr	r1, [pc, #28]	@ (8002ebc <__NVIC_EnableIRQ+0x38>)
 8002e9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ea2:	095b      	lsrs	r3, r3, #5
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	e000e100 	.word	0xe000e100

08002ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	6039      	str	r1, [r7, #0]
 8002eca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ecc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	db0a      	blt.n	8002eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	b2da      	uxtb	r2, r3
 8002ed8:	490c      	ldr	r1, [pc, #48]	@ (8002f0c <__NVIC_SetPriority+0x4c>)
 8002eda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ede:	0112      	lsls	r2, r2, #4
 8002ee0:	b2d2      	uxtb	r2, r2
 8002ee2:	440b      	add	r3, r1
 8002ee4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ee8:	e00a      	b.n	8002f00 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	4908      	ldr	r1, [pc, #32]	@ (8002f10 <__NVIC_SetPriority+0x50>)
 8002ef0:	88fb      	ldrh	r3, [r7, #6]
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	3b04      	subs	r3, #4
 8002ef8:	0112      	lsls	r2, r2, #4
 8002efa:	b2d2      	uxtb	r2, r2
 8002efc:	440b      	add	r3, r1
 8002efe:	761a      	strb	r2, [r3, #24]
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	e000e100 	.word	0xe000e100
 8002f10:	e000ed00 	.word	0xe000ed00

08002f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b089      	sub	sp, #36	@ 0x24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	f1c3 0307 	rsb	r3, r3, #7
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	bf28      	it	cs
 8002f32:	2304      	movcs	r3, #4
 8002f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3304      	adds	r3, #4
 8002f3a:	2b06      	cmp	r3, #6
 8002f3c:	d902      	bls.n	8002f44 <NVIC_EncodePriority+0x30>
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	3b03      	subs	r3, #3
 8002f42:	e000      	b.n	8002f46 <NVIC_EncodePriority+0x32>
 8002f44:	2300      	movs	r3, #0
 8002f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f48:	f04f 32ff 	mov.w	r2, #4294967295
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43da      	mvns	r2, r3
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	401a      	ands	r2, r3
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	fa01 f303 	lsl.w	r3, r1, r3
 8002f66:	43d9      	mvns	r1, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f6c:	4313      	orrs	r3, r2
         );
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3724      	adds	r7, #36	@ 0x24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
	...

08002f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f8c:	d301      	bcc.n	8002f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e00f      	b.n	8002fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f92:	4a0a      	ldr	r2, [pc, #40]	@ (8002fbc <SysTick_Config+0x40>)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3b01      	subs	r3, #1
 8002f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f9a:	210f      	movs	r1, #15
 8002f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa0:	f7ff ff8e 	bl	8002ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fa4:	4b05      	ldr	r3, [pc, #20]	@ (8002fbc <SysTick_Config+0x40>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002faa:	4b04      	ldr	r3, [pc, #16]	@ (8002fbc <SysTick_Config+0x40>)
 8002fac:	2207      	movs	r2, #7
 8002fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3708      	adds	r7, #8
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	e000e010 	.word	0xe000e010

08002fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f7ff ff29 	bl	8002e20 <__NVIC_SetPriorityGrouping>
}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b086      	sub	sp, #24
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	4603      	mov	r3, r0
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fe4:	f7ff ff40 	bl	8002e68 <__NVIC_GetPriorityGrouping>
 8002fe8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	68b9      	ldr	r1, [r7, #8]
 8002fee:	6978      	ldr	r0, [r7, #20]
 8002ff0:	f7ff ff90 	bl	8002f14 <NVIC_EncodePriority>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff ff5f 	bl	8002ec0 <__NVIC_SetPriority>
}
 8003002:	bf00      	nop
 8003004:	3718      	adds	r7, #24
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b082      	sub	sp, #8
 800300e:	af00      	add	r7, sp, #0
 8003010:	4603      	mov	r3, r0
 8003012:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003014:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff ff33 	bl	8002e84 <__NVIC_EnableIRQ>
}
 800301e:	bf00      	nop
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7ff ffa4 	bl	8002f7c <SysTick_Config>
 8003034:	4603      	mov	r3, r0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003044:	f3bf 8f5f 	dmb	sy
}
 8003048:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800304a:	4b07      	ldr	r3, [pc, #28]	@ (8003068 <HAL_MPU_Disable+0x28>)
 800304c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304e:	4a06      	ldr	r2, [pc, #24]	@ (8003068 <HAL_MPU_Disable+0x28>)
 8003050:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003054:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003056:	4b05      	ldr	r3, [pc, #20]	@ (800306c <HAL_MPU_Disable+0x2c>)
 8003058:	2200      	movs	r2, #0
 800305a:	605a      	str	r2, [r3, #4]
}
 800305c:	bf00      	nop
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	e000ed00 	.word	0xe000ed00
 800306c:	e000ed90 	.word	0xe000ed90

08003070 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003078:	4a0b      	ldr	r2, [pc, #44]	@ (80030a8 <HAL_MPU_Enable+0x38>)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f043 0301 	orr.w	r3, r3, #1
 8003080:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003082:	4b0a      	ldr	r3, [pc, #40]	@ (80030ac <HAL_MPU_Enable+0x3c>)
 8003084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003086:	4a09      	ldr	r2, [pc, #36]	@ (80030ac <HAL_MPU_Enable+0x3c>)
 8003088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800308c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800308e:	f3bf 8f4f 	dsb	sy
}
 8003092:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003094:	f3bf 8f6f 	isb	sy
}
 8003098:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	e000ed90 	.word	0xe000ed90
 80030ac:	e000ed00 	.word	0xe000ed00

080030b0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	785a      	ldrb	r2, [r3, #1]
 80030bc:	4b1b      	ldr	r3, [pc, #108]	@ (800312c <HAL_MPU_ConfigRegion+0x7c>)
 80030be:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80030c0:	4b1a      	ldr	r3, [pc, #104]	@ (800312c <HAL_MPU_ConfigRegion+0x7c>)
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	4a19      	ldr	r2, [pc, #100]	@ (800312c <HAL_MPU_ConfigRegion+0x7c>)
 80030c6:	f023 0301 	bic.w	r3, r3, #1
 80030ca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80030cc:	4a17      	ldr	r2, [pc, #92]	@ (800312c <HAL_MPU_ConfigRegion+0x7c>)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	7b1b      	ldrb	r3, [r3, #12]
 80030d8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	7adb      	ldrb	r3, [r3, #11]
 80030de:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	7a9b      	ldrb	r3, [r3, #10]
 80030e6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	7b5b      	ldrb	r3, [r3, #13]
 80030ee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	7b9b      	ldrb	r3, [r3, #14]
 80030f6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	7bdb      	ldrb	r3, [r3, #15]
 80030fe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003100:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	7a5b      	ldrb	r3, [r3, #9]
 8003106:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003108:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	7a1b      	ldrb	r3, [r3, #8]
 800310e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003110:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	7812      	ldrb	r2, [r2, #0]
 8003116:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003118:	4a04      	ldr	r2, [pc, #16]	@ (800312c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800311a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800311c:	6113      	str	r3, [r2, #16]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	e000ed90 	.word	0xe000ed90

08003130 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003138:	f7ff fe36 	bl	8002da8 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e316      	b.n	8003776 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a66      	ldr	r2, [pc, #408]	@ (80032e8 <HAL_DMA_Init+0x1b8>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d04a      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a65      	ldr	r2, [pc, #404]	@ (80032ec <HAL_DMA_Init+0x1bc>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d045      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a63      	ldr	r2, [pc, #396]	@ (80032f0 <HAL_DMA_Init+0x1c0>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d040      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a62      	ldr	r2, [pc, #392]	@ (80032f4 <HAL_DMA_Init+0x1c4>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d03b      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a60      	ldr	r2, [pc, #384]	@ (80032f8 <HAL_DMA_Init+0x1c8>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d036      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a5f      	ldr	r2, [pc, #380]	@ (80032fc <HAL_DMA_Init+0x1cc>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d031      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a5d      	ldr	r2, [pc, #372]	@ (8003300 <HAL_DMA_Init+0x1d0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d02c      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a5c      	ldr	r2, [pc, #368]	@ (8003304 <HAL_DMA_Init+0x1d4>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d027      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a5a      	ldr	r2, [pc, #360]	@ (8003308 <HAL_DMA_Init+0x1d8>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d022      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a59      	ldr	r2, [pc, #356]	@ (800330c <HAL_DMA_Init+0x1dc>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d01d      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a57      	ldr	r2, [pc, #348]	@ (8003310 <HAL_DMA_Init+0x1e0>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d018      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a56      	ldr	r2, [pc, #344]	@ (8003314 <HAL_DMA_Init+0x1e4>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d013      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a54      	ldr	r2, [pc, #336]	@ (8003318 <HAL_DMA_Init+0x1e8>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d00e      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a53      	ldr	r2, [pc, #332]	@ (800331c <HAL_DMA_Init+0x1ec>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d009      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a51      	ldr	r2, [pc, #324]	@ (8003320 <HAL_DMA_Init+0x1f0>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d004      	beq.n	80031e8 <HAL_DMA_Init+0xb8>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a50      	ldr	r2, [pc, #320]	@ (8003324 <HAL_DMA_Init+0x1f4>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d101      	bne.n	80031ec <HAL_DMA_Init+0xbc>
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <HAL_DMA_Init+0xbe>
 80031ec:	2300      	movs	r3, #0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f000 813b 	beq.w	800346a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2202      	movs	r2, #2
 80031f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a37      	ldr	r2, [pc, #220]	@ (80032e8 <HAL_DMA_Init+0x1b8>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d04a      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a36      	ldr	r2, [pc, #216]	@ (80032ec <HAL_DMA_Init+0x1bc>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d045      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a34      	ldr	r2, [pc, #208]	@ (80032f0 <HAL_DMA_Init+0x1c0>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d040      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a33      	ldr	r2, [pc, #204]	@ (80032f4 <HAL_DMA_Init+0x1c4>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d03b      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a31      	ldr	r2, [pc, #196]	@ (80032f8 <HAL_DMA_Init+0x1c8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d036      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a30      	ldr	r2, [pc, #192]	@ (80032fc <HAL_DMA_Init+0x1cc>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d031      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a2e      	ldr	r2, [pc, #184]	@ (8003300 <HAL_DMA_Init+0x1d0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d02c      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a2d      	ldr	r2, [pc, #180]	@ (8003304 <HAL_DMA_Init+0x1d4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d027      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a2b      	ldr	r2, [pc, #172]	@ (8003308 <HAL_DMA_Init+0x1d8>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d022      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a2a      	ldr	r2, [pc, #168]	@ (800330c <HAL_DMA_Init+0x1dc>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d01d      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a28      	ldr	r2, [pc, #160]	@ (8003310 <HAL_DMA_Init+0x1e0>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d018      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a27      	ldr	r2, [pc, #156]	@ (8003314 <HAL_DMA_Init+0x1e4>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d013      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a25      	ldr	r2, [pc, #148]	@ (8003318 <HAL_DMA_Init+0x1e8>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00e      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a24      	ldr	r2, [pc, #144]	@ (800331c <HAL_DMA_Init+0x1ec>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d009      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a22      	ldr	r2, [pc, #136]	@ (8003320 <HAL_DMA_Init+0x1f0>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d004      	beq.n	80032a4 <HAL_DMA_Init+0x174>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a21      	ldr	r2, [pc, #132]	@ (8003324 <HAL_DMA_Init+0x1f4>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d108      	bne.n	80032b6 <HAL_DMA_Init+0x186>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 0201 	bic.w	r2, r2, #1
 80032b2:	601a      	str	r2, [r3, #0]
 80032b4:	e007      	b.n	80032c6 <HAL_DMA_Init+0x196>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0201 	bic.w	r2, r2, #1
 80032c4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032c6:	e02f      	b.n	8003328 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032c8:	f7ff fd6e 	bl	8002da8 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b05      	cmp	r3, #5
 80032d4:	d928      	bls.n	8003328 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2220      	movs	r2, #32
 80032da:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2203      	movs	r2, #3
 80032e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e246      	b.n	8003776 <HAL_DMA_Init+0x646>
 80032e8:	40020010 	.word	0x40020010
 80032ec:	40020028 	.word	0x40020028
 80032f0:	40020040 	.word	0x40020040
 80032f4:	40020058 	.word	0x40020058
 80032f8:	40020070 	.word	0x40020070
 80032fc:	40020088 	.word	0x40020088
 8003300:	400200a0 	.word	0x400200a0
 8003304:	400200b8 	.word	0x400200b8
 8003308:	40020410 	.word	0x40020410
 800330c:	40020428 	.word	0x40020428
 8003310:	40020440 	.word	0x40020440
 8003314:	40020458 	.word	0x40020458
 8003318:	40020470 	.word	0x40020470
 800331c:	40020488 	.word	0x40020488
 8003320:	400204a0 	.word	0x400204a0
 8003324:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1c8      	bne.n	80032c8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	4b83      	ldr	r3, [pc, #524]	@ (8003550 <HAL_DMA_Init+0x420>)
 8003342:	4013      	ands	r3, r2
 8003344:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800334e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	691b      	ldr	r3, [r3, #16]
 8003354:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800335a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003366:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	4313      	orrs	r3, r2
 8003372:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003378:	2b04      	cmp	r3, #4
 800337a:	d107      	bne.n	800338c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003384:	4313      	orrs	r3, r2
 8003386:	697a      	ldr	r2, [r7, #20]
 8003388:	4313      	orrs	r3, r2
 800338a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800338c:	4b71      	ldr	r3, [pc, #452]	@ (8003554 <HAL_DMA_Init+0x424>)
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	4b71      	ldr	r3, [pc, #452]	@ (8003558 <HAL_DMA_Init+0x428>)
 8003392:	4013      	ands	r3, r2
 8003394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003398:	d328      	bcc.n	80033ec <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b28      	cmp	r3, #40	@ 0x28
 80033a0:	d903      	bls.n	80033aa <HAL_DMA_Init+0x27a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80033a8:	d917      	bls.n	80033da <HAL_DMA_Init+0x2aa>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80033b0:	d903      	bls.n	80033ba <HAL_DMA_Init+0x28a>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2b42      	cmp	r3, #66	@ 0x42
 80033b8:	d90f      	bls.n	80033da <HAL_DMA_Init+0x2aa>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2b46      	cmp	r3, #70	@ 0x46
 80033c0:	d903      	bls.n	80033ca <HAL_DMA_Init+0x29a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b48      	cmp	r3, #72	@ 0x48
 80033c8:	d907      	bls.n	80033da <HAL_DMA_Init+0x2aa>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b4e      	cmp	r3, #78	@ 0x4e
 80033d0:	d905      	bls.n	80033de <HAL_DMA_Init+0x2ae>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b52      	cmp	r3, #82	@ 0x52
 80033d8:	d801      	bhi.n	80033de <HAL_DMA_Init+0x2ae>
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <HAL_DMA_Init+0x2b0>
 80033de:	2300      	movs	r3, #0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d003      	beq.n	80033ec <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033ea:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	f023 0307 	bic.w	r3, r3, #7
 8003402:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003408:	697a      	ldr	r2, [r7, #20]
 800340a:	4313      	orrs	r3, r2
 800340c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003412:	2b04      	cmp	r3, #4
 8003414:	d117      	bne.n	8003446 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	4313      	orrs	r3, r2
 800341e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003424:	2b00      	cmp	r3, #0
 8003426:	d00e      	beq.n	8003446 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f002 fb3f 	bl	8005aac <DMA_CheckFifoParam>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d008      	beq.n	8003446 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2240      	movs	r2, #64	@ 0x40
 8003438:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2201      	movs	r2, #1
 800343e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e197      	b.n	8003776 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f002 fa7a 	bl	8005948 <DMA_CalcBaseAndBitshift>
 8003454:	4603      	mov	r3, r0
 8003456:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345c:	f003 031f 	and.w	r3, r3, #31
 8003460:	223f      	movs	r2, #63	@ 0x3f
 8003462:	409a      	lsls	r2, r3
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	609a      	str	r2, [r3, #8]
 8003468:	e0cd      	b.n	8003606 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a3b      	ldr	r2, [pc, #236]	@ (800355c <HAL_DMA_Init+0x42c>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d022      	beq.n	80034ba <HAL_DMA_Init+0x38a>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a39      	ldr	r2, [pc, #228]	@ (8003560 <HAL_DMA_Init+0x430>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d01d      	beq.n	80034ba <HAL_DMA_Init+0x38a>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a38      	ldr	r2, [pc, #224]	@ (8003564 <HAL_DMA_Init+0x434>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d018      	beq.n	80034ba <HAL_DMA_Init+0x38a>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a36      	ldr	r2, [pc, #216]	@ (8003568 <HAL_DMA_Init+0x438>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d013      	beq.n	80034ba <HAL_DMA_Init+0x38a>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a35      	ldr	r2, [pc, #212]	@ (800356c <HAL_DMA_Init+0x43c>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d00e      	beq.n	80034ba <HAL_DMA_Init+0x38a>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a33      	ldr	r2, [pc, #204]	@ (8003570 <HAL_DMA_Init+0x440>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d009      	beq.n	80034ba <HAL_DMA_Init+0x38a>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a32      	ldr	r2, [pc, #200]	@ (8003574 <HAL_DMA_Init+0x444>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d004      	beq.n	80034ba <HAL_DMA_Init+0x38a>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a30      	ldr	r2, [pc, #192]	@ (8003578 <HAL_DMA_Init+0x448>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d101      	bne.n	80034be <HAL_DMA_Init+0x38e>
 80034ba:	2301      	movs	r3, #1
 80034bc:	e000      	b.n	80034c0 <HAL_DMA_Init+0x390>
 80034be:	2300      	movs	r3, #0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 8097 	beq.w	80035f4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a24      	ldr	r2, [pc, #144]	@ (800355c <HAL_DMA_Init+0x42c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d021      	beq.n	8003514 <HAL_DMA_Init+0x3e4>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a22      	ldr	r2, [pc, #136]	@ (8003560 <HAL_DMA_Init+0x430>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d01c      	beq.n	8003514 <HAL_DMA_Init+0x3e4>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a21      	ldr	r2, [pc, #132]	@ (8003564 <HAL_DMA_Init+0x434>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d017      	beq.n	8003514 <HAL_DMA_Init+0x3e4>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003568 <HAL_DMA_Init+0x438>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d012      	beq.n	8003514 <HAL_DMA_Init+0x3e4>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a1e      	ldr	r2, [pc, #120]	@ (800356c <HAL_DMA_Init+0x43c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d00d      	beq.n	8003514 <HAL_DMA_Init+0x3e4>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a1c      	ldr	r2, [pc, #112]	@ (8003570 <HAL_DMA_Init+0x440>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d008      	beq.n	8003514 <HAL_DMA_Init+0x3e4>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a1b      	ldr	r2, [pc, #108]	@ (8003574 <HAL_DMA_Init+0x444>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d003      	beq.n	8003514 <HAL_DMA_Init+0x3e4>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a19      	ldr	r2, [pc, #100]	@ (8003578 <HAL_DMA_Init+0x448>)
 8003512:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2202      	movs	r2, #2
 8003518:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	4b13      	ldr	r3, [pc, #76]	@ (800357c <HAL_DMA_Init+0x44c>)
 8003530:	4013      	ands	r3, r2
 8003532:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	2b40      	cmp	r3, #64	@ 0x40
 800353a:	d021      	beq.n	8003580 <HAL_DMA_Init+0x450>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	2b80      	cmp	r3, #128	@ 0x80
 8003542:	d102      	bne.n	800354a <HAL_DMA_Init+0x41a>
 8003544:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003548:	e01b      	b.n	8003582 <HAL_DMA_Init+0x452>
 800354a:	2300      	movs	r3, #0
 800354c:	e019      	b.n	8003582 <HAL_DMA_Init+0x452>
 800354e:	bf00      	nop
 8003550:	fe10803f 	.word	0xfe10803f
 8003554:	5c001000 	.word	0x5c001000
 8003558:	ffff0000 	.word	0xffff0000
 800355c:	58025408 	.word	0x58025408
 8003560:	5802541c 	.word	0x5802541c
 8003564:	58025430 	.word	0x58025430
 8003568:	58025444 	.word	0x58025444
 800356c:	58025458 	.word	0x58025458
 8003570:	5802546c 	.word	0x5802546c
 8003574:	58025480 	.word	0x58025480
 8003578:	58025494 	.word	0x58025494
 800357c:	fffe000f 	.word	0xfffe000f
 8003580:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	68d2      	ldr	r2, [r2, #12]
 8003586:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003588:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003590:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003598:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80035a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	69db      	ldr	r3, [r3, #28]
 80035a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80035a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80035b0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	697a      	ldr	r2, [r7, #20]
 80035be:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	461a      	mov	r2, r3
 80035c6:	4b6e      	ldr	r3, [pc, #440]	@ (8003780 <HAL_DMA_Init+0x650>)
 80035c8:	4413      	add	r3, r2
 80035ca:	4a6e      	ldr	r2, [pc, #440]	@ (8003784 <HAL_DMA_Init+0x654>)
 80035cc:	fba2 2303 	umull	r2, r3, r2, r3
 80035d0:	091b      	lsrs	r3, r3, #4
 80035d2:	009a      	lsls	r2, r3, #2
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f002 f9b5 	bl	8005948 <DMA_CalcBaseAndBitshift>
 80035de:	4603      	mov	r3, r0
 80035e0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e6:	f003 031f 	and.w	r3, r3, #31
 80035ea:	2201      	movs	r2, #1
 80035ec:	409a      	lsls	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	605a      	str	r2, [r3, #4]
 80035f2:	e008      	b.n	8003606 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2240      	movs	r2, #64	@ 0x40
 80035f8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2203      	movs	r2, #3
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e0b7      	b.n	8003776 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a5f      	ldr	r2, [pc, #380]	@ (8003788 <HAL_DMA_Init+0x658>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d072      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a5d      	ldr	r2, [pc, #372]	@ (800378c <HAL_DMA_Init+0x65c>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d06d      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a5c      	ldr	r2, [pc, #368]	@ (8003790 <HAL_DMA_Init+0x660>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d068      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a5a      	ldr	r2, [pc, #360]	@ (8003794 <HAL_DMA_Init+0x664>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d063      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a59      	ldr	r2, [pc, #356]	@ (8003798 <HAL_DMA_Init+0x668>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d05e      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a57      	ldr	r2, [pc, #348]	@ (800379c <HAL_DMA_Init+0x66c>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d059      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a56      	ldr	r2, [pc, #344]	@ (80037a0 <HAL_DMA_Init+0x670>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d054      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a54      	ldr	r2, [pc, #336]	@ (80037a4 <HAL_DMA_Init+0x674>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d04f      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a53      	ldr	r2, [pc, #332]	@ (80037a8 <HAL_DMA_Init+0x678>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d04a      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a51      	ldr	r2, [pc, #324]	@ (80037ac <HAL_DMA_Init+0x67c>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d045      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a50      	ldr	r2, [pc, #320]	@ (80037b0 <HAL_DMA_Init+0x680>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d040      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a4e      	ldr	r2, [pc, #312]	@ (80037b4 <HAL_DMA_Init+0x684>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d03b      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a4d      	ldr	r2, [pc, #308]	@ (80037b8 <HAL_DMA_Init+0x688>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d036      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a4b      	ldr	r2, [pc, #300]	@ (80037bc <HAL_DMA_Init+0x68c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d031      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a4a      	ldr	r2, [pc, #296]	@ (80037c0 <HAL_DMA_Init+0x690>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d02c      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a48      	ldr	r2, [pc, #288]	@ (80037c4 <HAL_DMA_Init+0x694>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d027      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a47      	ldr	r2, [pc, #284]	@ (80037c8 <HAL_DMA_Init+0x698>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d022      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a45      	ldr	r2, [pc, #276]	@ (80037cc <HAL_DMA_Init+0x69c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d01d      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a44      	ldr	r2, [pc, #272]	@ (80037d0 <HAL_DMA_Init+0x6a0>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d018      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a42      	ldr	r2, [pc, #264]	@ (80037d4 <HAL_DMA_Init+0x6a4>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d013      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a41      	ldr	r2, [pc, #260]	@ (80037d8 <HAL_DMA_Init+0x6a8>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d00e      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a3f      	ldr	r2, [pc, #252]	@ (80037dc <HAL_DMA_Init+0x6ac>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d009      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a3e      	ldr	r2, [pc, #248]	@ (80037e0 <HAL_DMA_Init+0x6b0>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d004      	beq.n	80036f6 <HAL_DMA_Init+0x5c6>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a3c      	ldr	r2, [pc, #240]	@ (80037e4 <HAL_DMA_Init+0x6b4>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d101      	bne.n	80036fa <HAL_DMA_Init+0x5ca>
 80036f6:	2301      	movs	r3, #1
 80036f8:	e000      	b.n	80036fc <HAL_DMA_Init+0x5cc>
 80036fa:	2300      	movs	r3, #0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d032      	beq.n	8003766 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f002 fa4f 	bl	8005ba4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	2b80      	cmp	r3, #128	@ 0x80
 800370c:	d102      	bne.n	8003714 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003728:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d010      	beq.n	8003754 <HAL_DMA_Init+0x624>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b08      	cmp	r3, #8
 8003738:	d80c      	bhi.n	8003754 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f002 facc 	bl	8005cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003750:	605a      	str	r2, [r3, #4]
 8003752:	e008      	b.n	8003766 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	a7fdabf8 	.word	0xa7fdabf8
 8003784:	cccccccd 	.word	0xcccccccd
 8003788:	40020010 	.word	0x40020010
 800378c:	40020028 	.word	0x40020028
 8003790:	40020040 	.word	0x40020040
 8003794:	40020058 	.word	0x40020058
 8003798:	40020070 	.word	0x40020070
 800379c:	40020088 	.word	0x40020088
 80037a0:	400200a0 	.word	0x400200a0
 80037a4:	400200b8 	.word	0x400200b8
 80037a8:	40020410 	.word	0x40020410
 80037ac:	40020428 	.word	0x40020428
 80037b0:	40020440 	.word	0x40020440
 80037b4:	40020458 	.word	0x40020458
 80037b8:	40020470 	.word	0x40020470
 80037bc:	40020488 	.word	0x40020488
 80037c0:	400204a0 	.word	0x400204a0
 80037c4:	400204b8 	.word	0x400204b8
 80037c8:	58025408 	.word	0x58025408
 80037cc:	5802541c 	.word	0x5802541c
 80037d0:	58025430 	.word	0x58025430
 80037d4:	58025444 	.word	0x58025444
 80037d8:	58025458 	.word	0x58025458
 80037dc:	5802546c 	.word	0x5802546c
 80037e0:	58025480 	.word	0x58025480
 80037e4:	58025494 	.word	0x58025494

080037e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037f6:	2300      	movs	r3, #0
 80037f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e226      	b.n	8003c52 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800380a:	2b01      	cmp	r3, #1
 800380c:	d101      	bne.n	8003812 <HAL_DMA_Start_IT+0x2a>
 800380e:	2302      	movs	r3, #2
 8003810:	e21f      	b.n	8003c52 <HAL_DMA_Start_IT+0x46a>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b01      	cmp	r3, #1
 8003824:	f040 820a 	bne.w	8003c3c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2202      	movs	r2, #2
 800382c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a68      	ldr	r2, [pc, #416]	@ (80039dc <HAL_DMA_Start_IT+0x1f4>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d04a      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a66      	ldr	r2, [pc, #408]	@ (80039e0 <HAL_DMA_Start_IT+0x1f8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d045      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a65      	ldr	r2, [pc, #404]	@ (80039e4 <HAL_DMA_Start_IT+0x1fc>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d040      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a63      	ldr	r2, [pc, #396]	@ (80039e8 <HAL_DMA_Start_IT+0x200>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d03b      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a62      	ldr	r2, [pc, #392]	@ (80039ec <HAL_DMA_Start_IT+0x204>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d036      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a60      	ldr	r2, [pc, #384]	@ (80039f0 <HAL_DMA_Start_IT+0x208>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d031      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a5f      	ldr	r2, [pc, #380]	@ (80039f4 <HAL_DMA_Start_IT+0x20c>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d02c      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a5d      	ldr	r2, [pc, #372]	@ (80039f8 <HAL_DMA_Start_IT+0x210>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d027      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a5c      	ldr	r2, [pc, #368]	@ (80039fc <HAL_DMA_Start_IT+0x214>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d022      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a5a      	ldr	r2, [pc, #360]	@ (8003a00 <HAL_DMA_Start_IT+0x218>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d01d      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a59      	ldr	r2, [pc, #356]	@ (8003a04 <HAL_DMA_Start_IT+0x21c>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d018      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a57      	ldr	r2, [pc, #348]	@ (8003a08 <HAL_DMA_Start_IT+0x220>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d013      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a56      	ldr	r2, [pc, #344]	@ (8003a0c <HAL_DMA_Start_IT+0x224>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d00e      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a54      	ldr	r2, [pc, #336]	@ (8003a10 <HAL_DMA_Start_IT+0x228>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d009      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a53      	ldr	r2, [pc, #332]	@ (8003a14 <HAL_DMA_Start_IT+0x22c>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d004      	beq.n	80038d6 <HAL_DMA_Start_IT+0xee>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a51      	ldr	r2, [pc, #324]	@ (8003a18 <HAL_DMA_Start_IT+0x230>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d108      	bne.n	80038e8 <HAL_DMA_Start_IT+0x100>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0201 	bic.w	r2, r2, #1
 80038e4:	601a      	str	r2, [r3, #0]
 80038e6:	e007      	b.n	80038f8 <HAL_DMA_Start_IT+0x110>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f022 0201 	bic.w	r2, r2, #1
 80038f6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	68b9      	ldr	r1, [r7, #8]
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f001 fe76 	bl	80055f0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a34      	ldr	r2, [pc, #208]	@ (80039dc <HAL_DMA_Start_IT+0x1f4>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d04a      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a33      	ldr	r2, [pc, #204]	@ (80039e0 <HAL_DMA_Start_IT+0x1f8>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d045      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a31      	ldr	r2, [pc, #196]	@ (80039e4 <HAL_DMA_Start_IT+0x1fc>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d040      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a30      	ldr	r2, [pc, #192]	@ (80039e8 <HAL_DMA_Start_IT+0x200>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d03b      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a2e      	ldr	r2, [pc, #184]	@ (80039ec <HAL_DMA_Start_IT+0x204>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d036      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a2d      	ldr	r2, [pc, #180]	@ (80039f0 <HAL_DMA_Start_IT+0x208>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d031      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a2b      	ldr	r2, [pc, #172]	@ (80039f4 <HAL_DMA_Start_IT+0x20c>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d02c      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a2a      	ldr	r2, [pc, #168]	@ (80039f8 <HAL_DMA_Start_IT+0x210>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d027      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a28      	ldr	r2, [pc, #160]	@ (80039fc <HAL_DMA_Start_IT+0x214>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d022      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a27      	ldr	r2, [pc, #156]	@ (8003a00 <HAL_DMA_Start_IT+0x218>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d01d      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a25      	ldr	r2, [pc, #148]	@ (8003a04 <HAL_DMA_Start_IT+0x21c>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d018      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a24      	ldr	r2, [pc, #144]	@ (8003a08 <HAL_DMA_Start_IT+0x220>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d013      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a22      	ldr	r2, [pc, #136]	@ (8003a0c <HAL_DMA_Start_IT+0x224>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00e      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a21      	ldr	r2, [pc, #132]	@ (8003a10 <HAL_DMA_Start_IT+0x228>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d009      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a1f      	ldr	r2, [pc, #124]	@ (8003a14 <HAL_DMA_Start_IT+0x22c>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d004      	beq.n	80039a4 <HAL_DMA_Start_IT+0x1bc>
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a1e      	ldr	r2, [pc, #120]	@ (8003a18 <HAL_DMA_Start_IT+0x230>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d101      	bne.n	80039a8 <HAL_DMA_Start_IT+0x1c0>
 80039a4:	2301      	movs	r3, #1
 80039a6:	e000      	b.n	80039aa <HAL_DMA_Start_IT+0x1c2>
 80039a8:	2300      	movs	r3, #0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d036      	beq.n	8003a1c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f023 021e 	bic.w	r2, r3, #30
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f042 0216 	orr.w	r2, r2, #22
 80039c0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d03e      	beq.n	8003a48 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f042 0208 	orr.w	r2, r2, #8
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	e035      	b.n	8003a48 <HAL_DMA_Start_IT+0x260>
 80039dc:	40020010 	.word	0x40020010
 80039e0:	40020028 	.word	0x40020028
 80039e4:	40020040 	.word	0x40020040
 80039e8:	40020058 	.word	0x40020058
 80039ec:	40020070 	.word	0x40020070
 80039f0:	40020088 	.word	0x40020088
 80039f4:	400200a0 	.word	0x400200a0
 80039f8:	400200b8 	.word	0x400200b8
 80039fc:	40020410 	.word	0x40020410
 8003a00:	40020428 	.word	0x40020428
 8003a04:	40020440 	.word	0x40020440
 8003a08:	40020458 	.word	0x40020458
 8003a0c:	40020470 	.word	0x40020470
 8003a10:	40020488 	.word	0x40020488
 8003a14:	400204a0 	.word	0x400204a0
 8003a18:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f023 020e 	bic.w	r2, r3, #14
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f042 020a 	orr.w	r2, r2, #10
 8003a2e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d007      	beq.n	8003a48 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f042 0204 	orr.w	r2, r2, #4
 8003a46:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a83      	ldr	r2, [pc, #524]	@ (8003c5c <HAL_DMA_Start_IT+0x474>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d072      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a82      	ldr	r2, [pc, #520]	@ (8003c60 <HAL_DMA_Start_IT+0x478>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d06d      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a80      	ldr	r2, [pc, #512]	@ (8003c64 <HAL_DMA_Start_IT+0x47c>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d068      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a7f      	ldr	r2, [pc, #508]	@ (8003c68 <HAL_DMA_Start_IT+0x480>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d063      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a7d      	ldr	r2, [pc, #500]	@ (8003c6c <HAL_DMA_Start_IT+0x484>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d05e      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c70 <HAL_DMA_Start_IT+0x488>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d059      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a7a      	ldr	r2, [pc, #488]	@ (8003c74 <HAL_DMA_Start_IT+0x48c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d054      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a79      	ldr	r2, [pc, #484]	@ (8003c78 <HAL_DMA_Start_IT+0x490>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d04f      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a77      	ldr	r2, [pc, #476]	@ (8003c7c <HAL_DMA_Start_IT+0x494>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d04a      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a76      	ldr	r2, [pc, #472]	@ (8003c80 <HAL_DMA_Start_IT+0x498>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d045      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a74      	ldr	r2, [pc, #464]	@ (8003c84 <HAL_DMA_Start_IT+0x49c>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d040      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a73      	ldr	r2, [pc, #460]	@ (8003c88 <HAL_DMA_Start_IT+0x4a0>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d03b      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a71      	ldr	r2, [pc, #452]	@ (8003c8c <HAL_DMA_Start_IT+0x4a4>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d036      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a70      	ldr	r2, [pc, #448]	@ (8003c90 <HAL_DMA_Start_IT+0x4a8>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d031      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a6e      	ldr	r2, [pc, #440]	@ (8003c94 <HAL_DMA_Start_IT+0x4ac>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d02c      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a6d      	ldr	r2, [pc, #436]	@ (8003c98 <HAL_DMA_Start_IT+0x4b0>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d027      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a6b      	ldr	r2, [pc, #428]	@ (8003c9c <HAL_DMA_Start_IT+0x4b4>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d022      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a6a      	ldr	r2, [pc, #424]	@ (8003ca0 <HAL_DMA_Start_IT+0x4b8>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d01d      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a68      	ldr	r2, [pc, #416]	@ (8003ca4 <HAL_DMA_Start_IT+0x4bc>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d018      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a67      	ldr	r2, [pc, #412]	@ (8003ca8 <HAL_DMA_Start_IT+0x4c0>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d013      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a65      	ldr	r2, [pc, #404]	@ (8003cac <HAL_DMA_Start_IT+0x4c4>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d00e      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a64      	ldr	r2, [pc, #400]	@ (8003cb0 <HAL_DMA_Start_IT+0x4c8>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d009      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a62      	ldr	r2, [pc, #392]	@ (8003cb4 <HAL_DMA_Start_IT+0x4cc>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d004      	beq.n	8003b38 <HAL_DMA_Start_IT+0x350>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a61      	ldr	r2, [pc, #388]	@ (8003cb8 <HAL_DMA_Start_IT+0x4d0>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d101      	bne.n	8003b3c <HAL_DMA_Start_IT+0x354>
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e000      	b.n	8003b3e <HAL_DMA_Start_IT+0x356>
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d01a      	beq.n	8003b78 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d007      	beq.n	8003b60 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b5e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d007      	beq.n	8003b78 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b76:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a37      	ldr	r2, [pc, #220]	@ (8003c5c <HAL_DMA_Start_IT+0x474>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d04a      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a36      	ldr	r2, [pc, #216]	@ (8003c60 <HAL_DMA_Start_IT+0x478>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d045      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a34      	ldr	r2, [pc, #208]	@ (8003c64 <HAL_DMA_Start_IT+0x47c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d040      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a33      	ldr	r2, [pc, #204]	@ (8003c68 <HAL_DMA_Start_IT+0x480>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d03b      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a31      	ldr	r2, [pc, #196]	@ (8003c6c <HAL_DMA_Start_IT+0x484>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d036      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a30      	ldr	r2, [pc, #192]	@ (8003c70 <HAL_DMA_Start_IT+0x488>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d031      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a2e      	ldr	r2, [pc, #184]	@ (8003c74 <HAL_DMA_Start_IT+0x48c>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d02c      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a2d      	ldr	r2, [pc, #180]	@ (8003c78 <HAL_DMA_Start_IT+0x490>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d027      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a2b      	ldr	r2, [pc, #172]	@ (8003c7c <HAL_DMA_Start_IT+0x494>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d022      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a2a      	ldr	r2, [pc, #168]	@ (8003c80 <HAL_DMA_Start_IT+0x498>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d01d      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a28      	ldr	r2, [pc, #160]	@ (8003c84 <HAL_DMA_Start_IT+0x49c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d018      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a27      	ldr	r2, [pc, #156]	@ (8003c88 <HAL_DMA_Start_IT+0x4a0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d013      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a25      	ldr	r2, [pc, #148]	@ (8003c8c <HAL_DMA_Start_IT+0x4a4>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d00e      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a24      	ldr	r2, [pc, #144]	@ (8003c90 <HAL_DMA_Start_IT+0x4a8>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d009      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a22      	ldr	r2, [pc, #136]	@ (8003c94 <HAL_DMA_Start_IT+0x4ac>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d004      	beq.n	8003c18 <HAL_DMA_Start_IT+0x430>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a21      	ldr	r2, [pc, #132]	@ (8003c98 <HAL_DMA_Start_IT+0x4b0>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d108      	bne.n	8003c2a <HAL_DMA_Start_IT+0x442>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0201 	orr.w	r2, r2, #1
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	e012      	b.n	8003c50 <HAL_DMA_Start_IT+0x468>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f042 0201 	orr.w	r2, r2, #1
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	e009      	b.n	8003c50 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c42:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3718      	adds	r7, #24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40020010 	.word	0x40020010
 8003c60:	40020028 	.word	0x40020028
 8003c64:	40020040 	.word	0x40020040
 8003c68:	40020058 	.word	0x40020058
 8003c6c:	40020070 	.word	0x40020070
 8003c70:	40020088 	.word	0x40020088
 8003c74:	400200a0 	.word	0x400200a0
 8003c78:	400200b8 	.word	0x400200b8
 8003c7c:	40020410 	.word	0x40020410
 8003c80:	40020428 	.word	0x40020428
 8003c84:	40020440 	.word	0x40020440
 8003c88:	40020458 	.word	0x40020458
 8003c8c:	40020470 	.word	0x40020470
 8003c90:	40020488 	.word	0x40020488
 8003c94:	400204a0 	.word	0x400204a0
 8003c98:	400204b8 	.word	0x400204b8
 8003c9c:	58025408 	.word	0x58025408
 8003ca0:	5802541c 	.word	0x5802541c
 8003ca4:	58025430 	.word	0x58025430
 8003ca8:	58025444 	.word	0x58025444
 8003cac:	58025458 	.word	0x58025458
 8003cb0:	5802546c 	.word	0x5802546c
 8003cb4:	58025480 	.word	0x58025480
 8003cb8:	58025494 	.word	0x58025494

08003cbc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003cc4:	f7ff f870 	bl	8002da8 <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d101      	bne.n	8003cd4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e2dc      	b.n	800428e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d008      	beq.n	8003cf2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2280      	movs	r2, #128	@ 0x80
 8003ce4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e2cd      	b.n	800428e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a76      	ldr	r2, [pc, #472]	@ (8003ed0 <HAL_DMA_Abort+0x214>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d04a      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a74      	ldr	r2, [pc, #464]	@ (8003ed4 <HAL_DMA_Abort+0x218>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d045      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a73      	ldr	r2, [pc, #460]	@ (8003ed8 <HAL_DMA_Abort+0x21c>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d040      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a71      	ldr	r2, [pc, #452]	@ (8003edc <HAL_DMA_Abort+0x220>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d03b      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a70      	ldr	r2, [pc, #448]	@ (8003ee0 <HAL_DMA_Abort+0x224>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d036      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a6e      	ldr	r2, [pc, #440]	@ (8003ee4 <HAL_DMA_Abort+0x228>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d031      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a6d      	ldr	r2, [pc, #436]	@ (8003ee8 <HAL_DMA_Abort+0x22c>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d02c      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a6b      	ldr	r2, [pc, #428]	@ (8003eec <HAL_DMA_Abort+0x230>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d027      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a6a      	ldr	r2, [pc, #424]	@ (8003ef0 <HAL_DMA_Abort+0x234>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d022      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a68      	ldr	r2, [pc, #416]	@ (8003ef4 <HAL_DMA_Abort+0x238>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d01d      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a67      	ldr	r2, [pc, #412]	@ (8003ef8 <HAL_DMA_Abort+0x23c>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d018      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a65      	ldr	r2, [pc, #404]	@ (8003efc <HAL_DMA_Abort+0x240>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d013      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a64      	ldr	r2, [pc, #400]	@ (8003f00 <HAL_DMA_Abort+0x244>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d00e      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a62      	ldr	r2, [pc, #392]	@ (8003f04 <HAL_DMA_Abort+0x248>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d009      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a61      	ldr	r2, [pc, #388]	@ (8003f08 <HAL_DMA_Abort+0x24c>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d004      	beq.n	8003d92 <HAL_DMA_Abort+0xd6>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a5f      	ldr	r2, [pc, #380]	@ (8003f0c <HAL_DMA_Abort+0x250>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d101      	bne.n	8003d96 <HAL_DMA_Abort+0xda>
 8003d92:	2301      	movs	r3, #1
 8003d94:	e000      	b.n	8003d98 <HAL_DMA_Abort+0xdc>
 8003d96:	2300      	movs	r3, #0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d013      	beq.n	8003dc4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 021e 	bic.w	r2, r2, #30
 8003daa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695a      	ldr	r2, [r3, #20]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003dba:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	617b      	str	r3, [r7, #20]
 8003dc2:	e00a      	b.n	8003dda <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 020e 	bic.w	r2, r2, #14
 8003dd2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a3c      	ldr	r2, [pc, #240]	@ (8003ed0 <HAL_DMA_Abort+0x214>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d072      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a3a      	ldr	r2, [pc, #232]	@ (8003ed4 <HAL_DMA_Abort+0x218>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d06d      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a39      	ldr	r2, [pc, #228]	@ (8003ed8 <HAL_DMA_Abort+0x21c>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d068      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a37      	ldr	r2, [pc, #220]	@ (8003edc <HAL_DMA_Abort+0x220>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d063      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a36      	ldr	r2, [pc, #216]	@ (8003ee0 <HAL_DMA_Abort+0x224>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d05e      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a34      	ldr	r2, [pc, #208]	@ (8003ee4 <HAL_DMA_Abort+0x228>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d059      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a33      	ldr	r2, [pc, #204]	@ (8003ee8 <HAL_DMA_Abort+0x22c>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d054      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a31      	ldr	r2, [pc, #196]	@ (8003eec <HAL_DMA_Abort+0x230>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d04f      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a30      	ldr	r2, [pc, #192]	@ (8003ef0 <HAL_DMA_Abort+0x234>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d04a      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a2e      	ldr	r2, [pc, #184]	@ (8003ef4 <HAL_DMA_Abort+0x238>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d045      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a2d      	ldr	r2, [pc, #180]	@ (8003ef8 <HAL_DMA_Abort+0x23c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d040      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a2b      	ldr	r2, [pc, #172]	@ (8003efc <HAL_DMA_Abort+0x240>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d03b      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a2a      	ldr	r2, [pc, #168]	@ (8003f00 <HAL_DMA_Abort+0x244>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d036      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a28      	ldr	r2, [pc, #160]	@ (8003f04 <HAL_DMA_Abort+0x248>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d031      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a27      	ldr	r2, [pc, #156]	@ (8003f08 <HAL_DMA_Abort+0x24c>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d02c      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a25      	ldr	r2, [pc, #148]	@ (8003f0c <HAL_DMA_Abort+0x250>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d027      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a24      	ldr	r2, [pc, #144]	@ (8003f10 <HAL_DMA_Abort+0x254>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d022      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a22      	ldr	r2, [pc, #136]	@ (8003f14 <HAL_DMA_Abort+0x258>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d01d      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a21      	ldr	r2, [pc, #132]	@ (8003f18 <HAL_DMA_Abort+0x25c>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d018      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8003f1c <HAL_DMA_Abort+0x260>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d013      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8003f20 <HAL_DMA_Abort+0x264>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d00e      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a1c      	ldr	r2, [pc, #112]	@ (8003f24 <HAL_DMA_Abort+0x268>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d009      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a1b      	ldr	r2, [pc, #108]	@ (8003f28 <HAL_DMA_Abort+0x26c>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d004      	beq.n	8003eca <HAL_DMA_Abort+0x20e>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a19      	ldr	r2, [pc, #100]	@ (8003f2c <HAL_DMA_Abort+0x270>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d132      	bne.n	8003f30 <HAL_DMA_Abort+0x274>
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e031      	b.n	8003f32 <HAL_DMA_Abort+0x276>
 8003ece:	bf00      	nop
 8003ed0:	40020010 	.word	0x40020010
 8003ed4:	40020028 	.word	0x40020028
 8003ed8:	40020040 	.word	0x40020040
 8003edc:	40020058 	.word	0x40020058
 8003ee0:	40020070 	.word	0x40020070
 8003ee4:	40020088 	.word	0x40020088
 8003ee8:	400200a0 	.word	0x400200a0
 8003eec:	400200b8 	.word	0x400200b8
 8003ef0:	40020410 	.word	0x40020410
 8003ef4:	40020428 	.word	0x40020428
 8003ef8:	40020440 	.word	0x40020440
 8003efc:	40020458 	.word	0x40020458
 8003f00:	40020470 	.word	0x40020470
 8003f04:	40020488 	.word	0x40020488
 8003f08:	400204a0 	.word	0x400204a0
 8003f0c:	400204b8 	.word	0x400204b8
 8003f10:	58025408 	.word	0x58025408
 8003f14:	5802541c 	.word	0x5802541c
 8003f18:	58025430 	.word	0x58025430
 8003f1c:	58025444 	.word	0x58025444
 8003f20:	58025458 	.word	0x58025458
 8003f24:	5802546c 	.word	0x5802546c
 8003f28:	58025480 	.word	0x58025480
 8003f2c:	58025494 	.word	0x58025494
 8003f30:	2300      	movs	r3, #0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d007      	beq.n	8003f46 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f44:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a6d      	ldr	r2, [pc, #436]	@ (8004100 <HAL_DMA_Abort+0x444>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d04a      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a6b      	ldr	r2, [pc, #428]	@ (8004104 <HAL_DMA_Abort+0x448>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d045      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a6a      	ldr	r2, [pc, #424]	@ (8004108 <HAL_DMA_Abort+0x44c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d040      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a68      	ldr	r2, [pc, #416]	@ (800410c <HAL_DMA_Abort+0x450>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d03b      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a67      	ldr	r2, [pc, #412]	@ (8004110 <HAL_DMA_Abort+0x454>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d036      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a65      	ldr	r2, [pc, #404]	@ (8004114 <HAL_DMA_Abort+0x458>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d031      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a64      	ldr	r2, [pc, #400]	@ (8004118 <HAL_DMA_Abort+0x45c>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d02c      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a62      	ldr	r2, [pc, #392]	@ (800411c <HAL_DMA_Abort+0x460>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d027      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a61      	ldr	r2, [pc, #388]	@ (8004120 <HAL_DMA_Abort+0x464>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d022      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a5f      	ldr	r2, [pc, #380]	@ (8004124 <HAL_DMA_Abort+0x468>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d01d      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a5e      	ldr	r2, [pc, #376]	@ (8004128 <HAL_DMA_Abort+0x46c>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d018      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a5c      	ldr	r2, [pc, #368]	@ (800412c <HAL_DMA_Abort+0x470>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d013      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a5b      	ldr	r2, [pc, #364]	@ (8004130 <HAL_DMA_Abort+0x474>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d00e      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a59      	ldr	r2, [pc, #356]	@ (8004134 <HAL_DMA_Abort+0x478>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d009      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a58      	ldr	r2, [pc, #352]	@ (8004138 <HAL_DMA_Abort+0x47c>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d004      	beq.n	8003fe6 <HAL_DMA_Abort+0x32a>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a56      	ldr	r2, [pc, #344]	@ (800413c <HAL_DMA_Abort+0x480>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d108      	bne.n	8003ff8 <HAL_DMA_Abort+0x33c>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0201 	bic.w	r2, r2, #1
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	e007      	b.n	8004008 <HAL_DMA_Abort+0x34c>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0201 	bic.w	r2, r2, #1
 8004006:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004008:	e013      	b.n	8004032 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800400a:	f7fe fecd 	bl	8002da8 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b05      	cmp	r3, #5
 8004016:	d90c      	bls.n	8004032 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2203      	movs	r2, #3
 8004022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e12d      	b.n	800428e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1e5      	bne.n	800400a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a2f      	ldr	r2, [pc, #188]	@ (8004100 <HAL_DMA_Abort+0x444>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d04a      	beq.n	80040de <HAL_DMA_Abort+0x422>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a2d      	ldr	r2, [pc, #180]	@ (8004104 <HAL_DMA_Abort+0x448>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d045      	beq.n	80040de <HAL_DMA_Abort+0x422>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a2c      	ldr	r2, [pc, #176]	@ (8004108 <HAL_DMA_Abort+0x44c>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d040      	beq.n	80040de <HAL_DMA_Abort+0x422>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a2a      	ldr	r2, [pc, #168]	@ (800410c <HAL_DMA_Abort+0x450>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d03b      	beq.n	80040de <HAL_DMA_Abort+0x422>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a29      	ldr	r2, [pc, #164]	@ (8004110 <HAL_DMA_Abort+0x454>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d036      	beq.n	80040de <HAL_DMA_Abort+0x422>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a27      	ldr	r2, [pc, #156]	@ (8004114 <HAL_DMA_Abort+0x458>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d031      	beq.n	80040de <HAL_DMA_Abort+0x422>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a26      	ldr	r2, [pc, #152]	@ (8004118 <HAL_DMA_Abort+0x45c>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d02c      	beq.n	80040de <HAL_DMA_Abort+0x422>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a24      	ldr	r2, [pc, #144]	@ (800411c <HAL_DMA_Abort+0x460>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d027      	beq.n	80040de <HAL_DMA_Abort+0x422>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a23      	ldr	r2, [pc, #140]	@ (8004120 <HAL_DMA_Abort+0x464>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d022      	beq.n	80040de <HAL_DMA_Abort+0x422>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a21      	ldr	r2, [pc, #132]	@ (8004124 <HAL_DMA_Abort+0x468>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d01d      	beq.n	80040de <HAL_DMA_Abort+0x422>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a20      	ldr	r2, [pc, #128]	@ (8004128 <HAL_DMA_Abort+0x46c>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d018      	beq.n	80040de <HAL_DMA_Abort+0x422>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a1e      	ldr	r2, [pc, #120]	@ (800412c <HAL_DMA_Abort+0x470>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d013      	beq.n	80040de <HAL_DMA_Abort+0x422>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004130 <HAL_DMA_Abort+0x474>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d00e      	beq.n	80040de <HAL_DMA_Abort+0x422>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a1b      	ldr	r2, [pc, #108]	@ (8004134 <HAL_DMA_Abort+0x478>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d009      	beq.n	80040de <HAL_DMA_Abort+0x422>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a1a      	ldr	r2, [pc, #104]	@ (8004138 <HAL_DMA_Abort+0x47c>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d004      	beq.n	80040de <HAL_DMA_Abort+0x422>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a18      	ldr	r2, [pc, #96]	@ (800413c <HAL_DMA_Abort+0x480>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d101      	bne.n	80040e2 <HAL_DMA_Abort+0x426>
 80040de:	2301      	movs	r3, #1
 80040e0:	e000      	b.n	80040e4 <HAL_DMA_Abort+0x428>
 80040e2:	2300      	movs	r3, #0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d02b      	beq.n	8004140 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ec:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f2:	f003 031f 	and.w	r3, r3, #31
 80040f6:	223f      	movs	r2, #63	@ 0x3f
 80040f8:	409a      	lsls	r2, r3
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	609a      	str	r2, [r3, #8]
 80040fe:	e02a      	b.n	8004156 <HAL_DMA_Abort+0x49a>
 8004100:	40020010 	.word	0x40020010
 8004104:	40020028 	.word	0x40020028
 8004108:	40020040 	.word	0x40020040
 800410c:	40020058 	.word	0x40020058
 8004110:	40020070 	.word	0x40020070
 8004114:	40020088 	.word	0x40020088
 8004118:	400200a0 	.word	0x400200a0
 800411c:	400200b8 	.word	0x400200b8
 8004120:	40020410 	.word	0x40020410
 8004124:	40020428 	.word	0x40020428
 8004128:	40020440 	.word	0x40020440
 800412c:	40020458 	.word	0x40020458
 8004130:	40020470 	.word	0x40020470
 8004134:	40020488 	.word	0x40020488
 8004138:	400204a0 	.word	0x400204a0
 800413c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004144:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800414a:	f003 031f 	and.w	r3, r3, #31
 800414e:	2201      	movs	r2, #1
 8004150:	409a      	lsls	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a4f      	ldr	r2, [pc, #316]	@ (8004298 <HAL_DMA_Abort+0x5dc>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d072      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a4d      	ldr	r2, [pc, #308]	@ (800429c <HAL_DMA_Abort+0x5e0>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d06d      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a4c      	ldr	r2, [pc, #304]	@ (80042a0 <HAL_DMA_Abort+0x5e4>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d068      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a4a      	ldr	r2, [pc, #296]	@ (80042a4 <HAL_DMA_Abort+0x5e8>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d063      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a49      	ldr	r2, [pc, #292]	@ (80042a8 <HAL_DMA_Abort+0x5ec>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d05e      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a47      	ldr	r2, [pc, #284]	@ (80042ac <HAL_DMA_Abort+0x5f0>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d059      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a46      	ldr	r2, [pc, #280]	@ (80042b0 <HAL_DMA_Abort+0x5f4>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d054      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a44      	ldr	r2, [pc, #272]	@ (80042b4 <HAL_DMA_Abort+0x5f8>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d04f      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a43      	ldr	r2, [pc, #268]	@ (80042b8 <HAL_DMA_Abort+0x5fc>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d04a      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a41      	ldr	r2, [pc, #260]	@ (80042bc <HAL_DMA_Abort+0x600>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d045      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a40      	ldr	r2, [pc, #256]	@ (80042c0 <HAL_DMA_Abort+0x604>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d040      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a3e      	ldr	r2, [pc, #248]	@ (80042c4 <HAL_DMA_Abort+0x608>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d03b      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a3d      	ldr	r2, [pc, #244]	@ (80042c8 <HAL_DMA_Abort+0x60c>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d036      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a3b      	ldr	r2, [pc, #236]	@ (80042cc <HAL_DMA_Abort+0x610>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d031      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a3a      	ldr	r2, [pc, #232]	@ (80042d0 <HAL_DMA_Abort+0x614>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d02c      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a38      	ldr	r2, [pc, #224]	@ (80042d4 <HAL_DMA_Abort+0x618>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d027      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a37      	ldr	r2, [pc, #220]	@ (80042d8 <HAL_DMA_Abort+0x61c>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d022      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a35      	ldr	r2, [pc, #212]	@ (80042dc <HAL_DMA_Abort+0x620>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d01d      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a34      	ldr	r2, [pc, #208]	@ (80042e0 <HAL_DMA_Abort+0x624>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d018      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a32      	ldr	r2, [pc, #200]	@ (80042e4 <HAL_DMA_Abort+0x628>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d013      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a31      	ldr	r2, [pc, #196]	@ (80042e8 <HAL_DMA_Abort+0x62c>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d00e      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a2f      	ldr	r2, [pc, #188]	@ (80042ec <HAL_DMA_Abort+0x630>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d009      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a2e      	ldr	r2, [pc, #184]	@ (80042f0 <HAL_DMA_Abort+0x634>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d004      	beq.n	8004246 <HAL_DMA_Abort+0x58a>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a2c      	ldr	r2, [pc, #176]	@ (80042f4 <HAL_DMA_Abort+0x638>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d101      	bne.n	800424a <HAL_DMA_Abort+0x58e>
 8004246:	2301      	movs	r3, #1
 8004248:	e000      	b.n	800424c <HAL_DMA_Abort+0x590>
 800424a:	2300      	movs	r3, #0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d015      	beq.n	800427c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004258:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00c      	beq.n	800427c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800426c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004270:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800427a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3718      	adds	r7, #24
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	40020010 	.word	0x40020010
 800429c:	40020028 	.word	0x40020028
 80042a0:	40020040 	.word	0x40020040
 80042a4:	40020058 	.word	0x40020058
 80042a8:	40020070 	.word	0x40020070
 80042ac:	40020088 	.word	0x40020088
 80042b0:	400200a0 	.word	0x400200a0
 80042b4:	400200b8 	.word	0x400200b8
 80042b8:	40020410 	.word	0x40020410
 80042bc:	40020428 	.word	0x40020428
 80042c0:	40020440 	.word	0x40020440
 80042c4:	40020458 	.word	0x40020458
 80042c8:	40020470 	.word	0x40020470
 80042cc:	40020488 	.word	0x40020488
 80042d0:	400204a0 	.word	0x400204a0
 80042d4:	400204b8 	.word	0x400204b8
 80042d8:	58025408 	.word	0x58025408
 80042dc:	5802541c 	.word	0x5802541c
 80042e0:	58025430 	.word	0x58025430
 80042e4:	58025444 	.word	0x58025444
 80042e8:	58025458 	.word	0x58025458
 80042ec:	5802546c 	.word	0x5802546c
 80042f0:	58025480 	.word	0x58025480
 80042f4:	58025494 	.word	0x58025494

080042f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e237      	b.n	800477a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d004      	beq.n	8004320 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2280      	movs	r2, #128	@ 0x80
 800431a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e22c      	b.n	800477a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a5c      	ldr	r2, [pc, #368]	@ (8004498 <HAL_DMA_Abort_IT+0x1a0>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d04a      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a5b      	ldr	r2, [pc, #364]	@ (800449c <HAL_DMA_Abort_IT+0x1a4>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d045      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a59      	ldr	r2, [pc, #356]	@ (80044a0 <HAL_DMA_Abort_IT+0x1a8>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d040      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a58      	ldr	r2, [pc, #352]	@ (80044a4 <HAL_DMA_Abort_IT+0x1ac>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d03b      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a56      	ldr	r2, [pc, #344]	@ (80044a8 <HAL_DMA_Abort_IT+0x1b0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d036      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a55      	ldr	r2, [pc, #340]	@ (80044ac <HAL_DMA_Abort_IT+0x1b4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d031      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a53      	ldr	r2, [pc, #332]	@ (80044b0 <HAL_DMA_Abort_IT+0x1b8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d02c      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a52      	ldr	r2, [pc, #328]	@ (80044b4 <HAL_DMA_Abort_IT+0x1bc>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d027      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a50      	ldr	r2, [pc, #320]	@ (80044b8 <HAL_DMA_Abort_IT+0x1c0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d022      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a4f      	ldr	r2, [pc, #316]	@ (80044bc <HAL_DMA_Abort_IT+0x1c4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d01d      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a4d      	ldr	r2, [pc, #308]	@ (80044c0 <HAL_DMA_Abort_IT+0x1c8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d018      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a4c      	ldr	r2, [pc, #304]	@ (80044c4 <HAL_DMA_Abort_IT+0x1cc>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d013      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a4a      	ldr	r2, [pc, #296]	@ (80044c8 <HAL_DMA_Abort_IT+0x1d0>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00e      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a49      	ldr	r2, [pc, #292]	@ (80044cc <HAL_DMA_Abort_IT+0x1d4>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d009      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a47      	ldr	r2, [pc, #284]	@ (80044d0 <HAL_DMA_Abort_IT+0x1d8>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d004      	beq.n	80043c0 <HAL_DMA_Abort_IT+0xc8>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a46      	ldr	r2, [pc, #280]	@ (80044d4 <HAL_DMA_Abort_IT+0x1dc>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d101      	bne.n	80043c4 <HAL_DMA_Abort_IT+0xcc>
 80043c0:	2301      	movs	r3, #1
 80043c2:	e000      	b.n	80043c6 <HAL_DMA_Abort_IT+0xce>
 80043c4:	2300      	movs	r3, #0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 8086 	beq.w	80044d8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2204      	movs	r2, #4
 80043d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a2f      	ldr	r2, [pc, #188]	@ (8004498 <HAL_DMA_Abort_IT+0x1a0>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d04a      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a2e      	ldr	r2, [pc, #184]	@ (800449c <HAL_DMA_Abort_IT+0x1a4>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d045      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a2c      	ldr	r2, [pc, #176]	@ (80044a0 <HAL_DMA_Abort_IT+0x1a8>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d040      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a2b      	ldr	r2, [pc, #172]	@ (80044a4 <HAL_DMA_Abort_IT+0x1ac>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d03b      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a29      	ldr	r2, [pc, #164]	@ (80044a8 <HAL_DMA_Abort_IT+0x1b0>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d036      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a28      	ldr	r2, [pc, #160]	@ (80044ac <HAL_DMA_Abort_IT+0x1b4>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d031      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a26      	ldr	r2, [pc, #152]	@ (80044b0 <HAL_DMA_Abort_IT+0x1b8>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d02c      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a25      	ldr	r2, [pc, #148]	@ (80044b4 <HAL_DMA_Abort_IT+0x1bc>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d027      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a23      	ldr	r2, [pc, #140]	@ (80044b8 <HAL_DMA_Abort_IT+0x1c0>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d022      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a22      	ldr	r2, [pc, #136]	@ (80044bc <HAL_DMA_Abort_IT+0x1c4>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d01d      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a20      	ldr	r2, [pc, #128]	@ (80044c0 <HAL_DMA_Abort_IT+0x1c8>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d018      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a1f      	ldr	r2, [pc, #124]	@ (80044c4 <HAL_DMA_Abort_IT+0x1cc>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d013      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a1d      	ldr	r2, [pc, #116]	@ (80044c8 <HAL_DMA_Abort_IT+0x1d0>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d00e      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a1c      	ldr	r2, [pc, #112]	@ (80044cc <HAL_DMA_Abort_IT+0x1d4>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d009      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a1a      	ldr	r2, [pc, #104]	@ (80044d0 <HAL_DMA_Abort_IT+0x1d8>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d004      	beq.n	8004474 <HAL_DMA_Abort_IT+0x17c>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a19      	ldr	r2, [pc, #100]	@ (80044d4 <HAL_DMA_Abort_IT+0x1dc>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d108      	bne.n	8004486 <HAL_DMA_Abort_IT+0x18e>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 0201 	bic.w	r2, r2, #1
 8004482:	601a      	str	r2, [r3, #0]
 8004484:	e178      	b.n	8004778 <HAL_DMA_Abort_IT+0x480>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0201 	bic.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]
 8004496:	e16f      	b.n	8004778 <HAL_DMA_Abort_IT+0x480>
 8004498:	40020010 	.word	0x40020010
 800449c:	40020028 	.word	0x40020028
 80044a0:	40020040 	.word	0x40020040
 80044a4:	40020058 	.word	0x40020058
 80044a8:	40020070 	.word	0x40020070
 80044ac:	40020088 	.word	0x40020088
 80044b0:	400200a0 	.word	0x400200a0
 80044b4:	400200b8 	.word	0x400200b8
 80044b8:	40020410 	.word	0x40020410
 80044bc:	40020428 	.word	0x40020428
 80044c0:	40020440 	.word	0x40020440
 80044c4:	40020458 	.word	0x40020458
 80044c8:	40020470 	.word	0x40020470
 80044cc:	40020488 	.word	0x40020488
 80044d0:	400204a0 	.word	0x400204a0
 80044d4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 020e 	bic.w	r2, r2, #14
 80044e6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a6c      	ldr	r2, [pc, #432]	@ (80046a0 <HAL_DMA_Abort_IT+0x3a8>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d04a      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a6b      	ldr	r2, [pc, #428]	@ (80046a4 <HAL_DMA_Abort_IT+0x3ac>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d045      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a69      	ldr	r2, [pc, #420]	@ (80046a8 <HAL_DMA_Abort_IT+0x3b0>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d040      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a68      	ldr	r2, [pc, #416]	@ (80046ac <HAL_DMA_Abort_IT+0x3b4>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d03b      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a66      	ldr	r2, [pc, #408]	@ (80046b0 <HAL_DMA_Abort_IT+0x3b8>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d036      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a65      	ldr	r2, [pc, #404]	@ (80046b4 <HAL_DMA_Abort_IT+0x3bc>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d031      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a63      	ldr	r2, [pc, #396]	@ (80046b8 <HAL_DMA_Abort_IT+0x3c0>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d02c      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a62      	ldr	r2, [pc, #392]	@ (80046bc <HAL_DMA_Abort_IT+0x3c4>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d027      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a60      	ldr	r2, [pc, #384]	@ (80046c0 <HAL_DMA_Abort_IT+0x3c8>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d022      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a5f      	ldr	r2, [pc, #380]	@ (80046c4 <HAL_DMA_Abort_IT+0x3cc>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d01d      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a5d      	ldr	r2, [pc, #372]	@ (80046c8 <HAL_DMA_Abort_IT+0x3d0>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d018      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a5c      	ldr	r2, [pc, #368]	@ (80046cc <HAL_DMA_Abort_IT+0x3d4>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d013      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a5a      	ldr	r2, [pc, #360]	@ (80046d0 <HAL_DMA_Abort_IT+0x3d8>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d00e      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a59      	ldr	r2, [pc, #356]	@ (80046d4 <HAL_DMA_Abort_IT+0x3dc>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d009      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a57      	ldr	r2, [pc, #348]	@ (80046d8 <HAL_DMA_Abort_IT+0x3e0>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d004      	beq.n	8004588 <HAL_DMA_Abort_IT+0x290>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a56      	ldr	r2, [pc, #344]	@ (80046dc <HAL_DMA_Abort_IT+0x3e4>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d108      	bne.n	800459a <HAL_DMA_Abort_IT+0x2a2>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f022 0201 	bic.w	r2, r2, #1
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	e007      	b.n	80045aa <HAL_DMA_Abort_IT+0x2b2>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f022 0201 	bic.w	r2, r2, #1
 80045a8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a3c      	ldr	r2, [pc, #240]	@ (80046a0 <HAL_DMA_Abort_IT+0x3a8>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d072      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a3a      	ldr	r2, [pc, #232]	@ (80046a4 <HAL_DMA_Abort_IT+0x3ac>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d06d      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a39      	ldr	r2, [pc, #228]	@ (80046a8 <HAL_DMA_Abort_IT+0x3b0>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d068      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a37      	ldr	r2, [pc, #220]	@ (80046ac <HAL_DMA_Abort_IT+0x3b4>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d063      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a36      	ldr	r2, [pc, #216]	@ (80046b0 <HAL_DMA_Abort_IT+0x3b8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d05e      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a34      	ldr	r2, [pc, #208]	@ (80046b4 <HAL_DMA_Abort_IT+0x3bc>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d059      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a33      	ldr	r2, [pc, #204]	@ (80046b8 <HAL_DMA_Abort_IT+0x3c0>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d054      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a31      	ldr	r2, [pc, #196]	@ (80046bc <HAL_DMA_Abort_IT+0x3c4>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d04f      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a30      	ldr	r2, [pc, #192]	@ (80046c0 <HAL_DMA_Abort_IT+0x3c8>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d04a      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a2e      	ldr	r2, [pc, #184]	@ (80046c4 <HAL_DMA_Abort_IT+0x3cc>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d045      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a2d      	ldr	r2, [pc, #180]	@ (80046c8 <HAL_DMA_Abort_IT+0x3d0>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d040      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a2b      	ldr	r2, [pc, #172]	@ (80046cc <HAL_DMA_Abort_IT+0x3d4>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d03b      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a2a      	ldr	r2, [pc, #168]	@ (80046d0 <HAL_DMA_Abort_IT+0x3d8>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d036      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a28      	ldr	r2, [pc, #160]	@ (80046d4 <HAL_DMA_Abort_IT+0x3dc>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d031      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a27      	ldr	r2, [pc, #156]	@ (80046d8 <HAL_DMA_Abort_IT+0x3e0>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d02c      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a25      	ldr	r2, [pc, #148]	@ (80046dc <HAL_DMA_Abort_IT+0x3e4>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d027      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a24      	ldr	r2, [pc, #144]	@ (80046e0 <HAL_DMA_Abort_IT+0x3e8>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d022      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a22      	ldr	r2, [pc, #136]	@ (80046e4 <HAL_DMA_Abort_IT+0x3ec>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d01d      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a21      	ldr	r2, [pc, #132]	@ (80046e8 <HAL_DMA_Abort_IT+0x3f0>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d018      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a1f      	ldr	r2, [pc, #124]	@ (80046ec <HAL_DMA_Abort_IT+0x3f4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d013      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a1e      	ldr	r2, [pc, #120]	@ (80046f0 <HAL_DMA_Abort_IT+0x3f8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d00e      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a1c      	ldr	r2, [pc, #112]	@ (80046f4 <HAL_DMA_Abort_IT+0x3fc>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d009      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a1b      	ldr	r2, [pc, #108]	@ (80046f8 <HAL_DMA_Abort_IT+0x400>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d004      	beq.n	800469a <HAL_DMA_Abort_IT+0x3a2>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a19      	ldr	r2, [pc, #100]	@ (80046fc <HAL_DMA_Abort_IT+0x404>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d132      	bne.n	8004700 <HAL_DMA_Abort_IT+0x408>
 800469a:	2301      	movs	r3, #1
 800469c:	e031      	b.n	8004702 <HAL_DMA_Abort_IT+0x40a>
 800469e:	bf00      	nop
 80046a0:	40020010 	.word	0x40020010
 80046a4:	40020028 	.word	0x40020028
 80046a8:	40020040 	.word	0x40020040
 80046ac:	40020058 	.word	0x40020058
 80046b0:	40020070 	.word	0x40020070
 80046b4:	40020088 	.word	0x40020088
 80046b8:	400200a0 	.word	0x400200a0
 80046bc:	400200b8 	.word	0x400200b8
 80046c0:	40020410 	.word	0x40020410
 80046c4:	40020428 	.word	0x40020428
 80046c8:	40020440 	.word	0x40020440
 80046cc:	40020458 	.word	0x40020458
 80046d0:	40020470 	.word	0x40020470
 80046d4:	40020488 	.word	0x40020488
 80046d8:	400204a0 	.word	0x400204a0
 80046dc:	400204b8 	.word	0x400204b8
 80046e0:	58025408 	.word	0x58025408
 80046e4:	5802541c 	.word	0x5802541c
 80046e8:	58025430 	.word	0x58025430
 80046ec:	58025444 	.word	0x58025444
 80046f0:	58025458 	.word	0x58025458
 80046f4:	5802546c 	.word	0x5802546c
 80046f8:	58025480 	.word	0x58025480
 80046fc:	58025494 	.word	0x58025494
 8004700:	2300      	movs	r3, #0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d028      	beq.n	8004758 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004710:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004714:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800471a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004720:	f003 031f 	and.w	r3, r3, #31
 8004724:	2201      	movs	r2, #1
 8004726:	409a      	lsls	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004734:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00c      	beq.n	8004758 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004748:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800474c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004756:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800476c:	2b00      	cmp	r3, #0
 800476e:	d003      	beq.n	8004778 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop

08004784 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b08a      	sub	sp, #40	@ 0x28
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004790:	4b67      	ldr	r3, [pc, #412]	@ (8004930 <HAL_DMA_IRQHandler+0x1ac>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a67      	ldr	r2, [pc, #412]	@ (8004934 <HAL_DMA_IRQHandler+0x1b0>)
 8004796:	fba2 2303 	umull	r2, r3, r2, r3
 800479a:	0a9b      	lsrs	r3, r3, #10
 800479c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80047aa:	6a3b      	ldr	r3, [r7, #32]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a5f      	ldr	r2, [pc, #380]	@ (8004938 <HAL_DMA_IRQHandler+0x1b4>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d04a      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a5d      	ldr	r2, [pc, #372]	@ (800493c <HAL_DMA_IRQHandler+0x1b8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d045      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a5c      	ldr	r2, [pc, #368]	@ (8004940 <HAL_DMA_IRQHandler+0x1bc>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d040      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a5a      	ldr	r2, [pc, #360]	@ (8004944 <HAL_DMA_IRQHandler+0x1c0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d03b      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a59      	ldr	r2, [pc, #356]	@ (8004948 <HAL_DMA_IRQHandler+0x1c4>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d036      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a57      	ldr	r2, [pc, #348]	@ (800494c <HAL_DMA_IRQHandler+0x1c8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d031      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a56      	ldr	r2, [pc, #344]	@ (8004950 <HAL_DMA_IRQHandler+0x1cc>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d02c      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a54      	ldr	r2, [pc, #336]	@ (8004954 <HAL_DMA_IRQHandler+0x1d0>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d027      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a53      	ldr	r2, [pc, #332]	@ (8004958 <HAL_DMA_IRQHandler+0x1d4>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d022      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a51      	ldr	r2, [pc, #324]	@ (800495c <HAL_DMA_IRQHandler+0x1d8>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d01d      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a50      	ldr	r2, [pc, #320]	@ (8004960 <HAL_DMA_IRQHandler+0x1dc>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d018      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a4e      	ldr	r2, [pc, #312]	@ (8004964 <HAL_DMA_IRQHandler+0x1e0>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d013      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a4d      	ldr	r2, [pc, #308]	@ (8004968 <HAL_DMA_IRQHandler+0x1e4>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d00e      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a4b      	ldr	r2, [pc, #300]	@ (800496c <HAL_DMA_IRQHandler+0x1e8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d009      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a4a      	ldr	r2, [pc, #296]	@ (8004970 <HAL_DMA_IRQHandler+0x1ec>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d004      	beq.n	8004856 <HAL_DMA_IRQHandler+0xd2>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a48      	ldr	r2, [pc, #288]	@ (8004974 <HAL_DMA_IRQHandler+0x1f0>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d101      	bne.n	800485a <HAL_DMA_IRQHandler+0xd6>
 8004856:	2301      	movs	r3, #1
 8004858:	e000      	b.n	800485c <HAL_DMA_IRQHandler+0xd8>
 800485a:	2300      	movs	r3, #0
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 842b 	beq.w	80050b8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004866:	f003 031f 	and.w	r3, r3, #31
 800486a:	2208      	movs	r2, #8
 800486c:	409a      	lsls	r2, r3
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	4013      	ands	r3, r2
 8004872:	2b00      	cmp	r3, #0
 8004874:	f000 80a2 	beq.w	80049bc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a2e      	ldr	r2, [pc, #184]	@ (8004938 <HAL_DMA_IRQHandler+0x1b4>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d04a      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a2d      	ldr	r2, [pc, #180]	@ (800493c <HAL_DMA_IRQHandler+0x1b8>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d045      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a2b      	ldr	r2, [pc, #172]	@ (8004940 <HAL_DMA_IRQHandler+0x1bc>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d040      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a2a      	ldr	r2, [pc, #168]	@ (8004944 <HAL_DMA_IRQHandler+0x1c0>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d03b      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a28      	ldr	r2, [pc, #160]	@ (8004948 <HAL_DMA_IRQHandler+0x1c4>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d036      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a27      	ldr	r2, [pc, #156]	@ (800494c <HAL_DMA_IRQHandler+0x1c8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d031      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a25      	ldr	r2, [pc, #148]	@ (8004950 <HAL_DMA_IRQHandler+0x1cc>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d02c      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a24      	ldr	r2, [pc, #144]	@ (8004954 <HAL_DMA_IRQHandler+0x1d0>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d027      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a22      	ldr	r2, [pc, #136]	@ (8004958 <HAL_DMA_IRQHandler+0x1d4>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d022      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a21      	ldr	r2, [pc, #132]	@ (800495c <HAL_DMA_IRQHandler+0x1d8>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d01d      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004960 <HAL_DMA_IRQHandler+0x1dc>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d018      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a1e      	ldr	r2, [pc, #120]	@ (8004964 <HAL_DMA_IRQHandler+0x1e0>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d013      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a1c      	ldr	r2, [pc, #112]	@ (8004968 <HAL_DMA_IRQHandler+0x1e4>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d00e      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a1b      	ldr	r2, [pc, #108]	@ (800496c <HAL_DMA_IRQHandler+0x1e8>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d009      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a19      	ldr	r2, [pc, #100]	@ (8004970 <HAL_DMA_IRQHandler+0x1ec>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d004      	beq.n	8004918 <HAL_DMA_IRQHandler+0x194>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a18      	ldr	r2, [pc, #96]	@ (8004974 <HAL_DMA_IRQHandler+0x1f0>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d12f      	bne.n	8004978 <HAL_DMA_IRQHandler+0x1f4>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0304 	and.w	r3, r3, #4
 8004922:	2b00      	cmp	r3, #0
 8004924:	bf14      	ite	ne
 8004926:	2301      	movne	r3, #1
 8004928:	2300      	moveq	r3, #0
 800492a:	b2db      	uxtb	r3, r3
 800492c:	e02e      	b.n	800498c <HAL_DMA_IRQHandler+0x208>
 800492e:	bf00      	nop
 8004930:	24000000 	.word	0x24000000
 8004934:	1b4e81b5 	.word	0x1b4e81b5
 8004938:	40020010 	.word	0x40020010
 800493c:	40020028 	.word	0x40020028
 8004940:	40020040 	.word	0x40020040
 8004944:	40020058 	.word	0x40020058
 8004948:	40020070 	.word	0x40020070
 800494c:	40020088 	.word	0x40020088
 8004950:	400200a0 	.word	0x400200a0
 8004954:	400200b8 	.word	0x400200b8
 8004958:	40020410 	.word	0x40020410
 800495c:	40020428 	.word	0x40020428
 8004960:	40020440 	.word	0x40020440
 8004964:	40020458 	.word	0x40020458
 8004968:	40020470 	.word	0x40020470
 800496c:	40020488 	.word	0x40020488
 8004970:	400204a0 	.word	0x400204a0
 8004974:	400204b8 	.word	0x400204b8
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0308 	and.w	r3, r3, #8
 8004982:	2b00      	cmp	r3, #0
 8004984:	bf14      	ite	ne
 8004986:	2301      	movne	r3, #1
 8004988:	2300      	moveq	r3, #0
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d015      	beq.n	80049bc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 0204 	bic.w	r2, r2, #4
 800499e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a4:	f003 031f 	and.w	r3, r3, #31
 80049a8:	2208      	movs	r2, #8
 80049aa:	409a      	lsls	r2, r3
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049b4:	f043 0201 	orr.w	r2, r3, #1
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c0:	f003 031f 	and.w	r3, r3, #31
 80049c4:	69ba      	ldr	r2, [r7, #24]
 80049c6:	fa22 f303 	lsr.w	r3, r2, r3
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d06e      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a69      	ldr	r2, [pc, #420]	@ (8004b7c <HAL_DMA_IRQHandler+0x3f8>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d04a      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a67      	ldr	r2, [pc, #412]	@ (8004b80 <HAL_DMA_IRQHandler+0x3fc>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d045      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a66      	ldr	r2, [pc, #408]	@ (8004b84 <HAL_DMA_IRQHandler+0x400>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d040      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a64      	ldr	r2, [pc, #400]	@ (8004b88 <HAL_DMA_IRQHandler+0x404>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d03b      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a63      	ldr	r2, [pc, #396]	@ (8004b8c <HAL_DMA_IRQHandler+0x408>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d036      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a61      	ldr	r2, [pc, #388]	@ (8004b90 <HAL_DMA_IRQHandler+0x40c>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d031      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a60      	ldr	r2, [pc, #384]	@ (8004b94 <HAL_DMA_IRQHandler+0x410>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d02c      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a5e      	ldr	r2, [pc, #376]	@ (8004b98 <HAL_DMA_IRQHandler+0x414>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d027      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a5d      	ldr	r2, [pc, #372]	@ (8004b9c <HAL_DMA_IRQHandler+0x418>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d022      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a5b      	ldr	r2, [pc, #364]	@ (8004ba0 <HAL_DMA_IRQHandler+0x41c>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d01d      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a5a      	ldr	r2, [pc, #360]	@ (8004ba4 <HAL_DMA_IRQHandler+0x420>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d018      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a58      	ldr	r2, [pc, #352]	@ (8004ba8 <HAL_DMA_IRQHandler+0x424>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d013      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a57      	ldr	r2, [pc, #348]	@ (8004bac <HAL_DMA_IRQHandler+0x428>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d00e      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a55      	ldr	r2, [pc, #340]	@ (8004bb0 <HAL_DMA_IRQHandler+0x42c>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d009      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a54      	ldr	r2, [pc, #336]	@ (8004bb4 <HAL_DMA_IRQHandler+0x430>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d004      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x2ee>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a52      	ldr	r2, [pc, #328]	@ (8004bb8 <HAL_DMA_IRQHandler+0x434>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d10a      	bne.n	8004a88 <HAL_DMA_IRQHandler+0x304>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf14      	ite	ne
 8004a80:	2301      	movne	r3, #1
 8004a82:	2300      	moveq	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	e003      	b.n	8004a90 <HAL_DMA_IRQHandler+0x30c>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00d      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a98:	f003 031f 	and.w	r3, r3, #31
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	409a      	lsls	r2, r3
 8004aa0:	6a3b      	ldr	r3, [r7, #32]
 8004aa2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa8:	f043 0202 	orr.w	r2, r3, #2
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab4:	f003 031f 	and.w	r3, r3, #31
 8004ab8:	2204      	movs	r2, #4
 8004aba:	409a      	lsls	r2, r3
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 808f 	beq.w	8004be4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a2c      	ldr	r2, [pc, #176]	@ (8004b7c <HAL_DMA_IRQHandler+0x3f8>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d04a      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a2a      	ldr	r2, [pc, #168]	@ (8004b80 <HAL_DMA_IRQHandler+0x3fc>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d045      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a29      	ldr	r2, [pc, #164]	@ (8004b84 <HAL_DMA_IRQHandler+0x400>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d040      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a27      	ldr	r2, [pc, #156]	@ (8004b88 <HAL_DMA_IRQHandler+0x404>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d03b      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a26      	ldr	r2, [pc, #152]	@ (8004b8c <HAL_DMA_IRQHandler+0x408>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d036      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a24      	ldr	r2, [pc, #144]	@ (8004b90 <HAL_DMA_IRQHandler+0x40c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d031      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a23      	ldr	r2, [pc, #140]	@ (8004b94 <HAL_DMA_IRQHandler+0x410>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d02c      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a21      	ldr	r2, [pc, #132]	@ (8004b98 <HAL_DMA_IRQHandler+0x414>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d027      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a20      	ldr	r2, [pc, #128]	@ (8004b9c <HAL_DMA_IRQHandler+0x418>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d022      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a1e      	ldr	r2, [pc, #120]	@ (8004ba0 <HAL_DMA_IRQHandler+0x41c>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d01d      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ba4 <HAL_DMA_IRQHandler+0x420>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d018      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a1b      	ldr	r2, [pc, #108]	@ (8004ba8 <HAL_DMA_IRQHandler+0x424>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d013      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a1a      	ldr	r2, [pc, #104]	@ (8004bac <HAL_DMA_IRQHandler+0x428>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d00e      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a18      	ldr	r2, [pc, #96]	@ (8004bb0 <HAL_DMA_IRQHandler+0x42c>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d009      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a17      	ldr	r2, [pc, #92]	@ (8004bb4 <HAL_DMA_IRQHandler+0x430>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d004      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x3e2>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a15      	ldr	r2, [pc, #84]	@ (8004bb8 <HAL_DMA_IRQHandler+0x434>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d12a      	bne.n	8004bbc <HAL_DMA_IRQHandler+0x438>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	bf14      	ite	ne
 8004b74:	2301      	movne	r3, #1
 8004b76:	2300      	moveq	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	e023      	b.n	8004bc4 <HAL_DMA_IRQHandler+0x440>
 8004b7c:	40020010 	.word	0x40020010
 8004b80:	40020028 	.word	0x40020028
 8004b84:	40020040 	.word	0x40020040
 8004b88:	40020058 	.word	0x40020058
 8004b8c:	40020070 	.word	0x40020070
 8004b90:	40020088 	.word	0x40020088
 8004b94:	400200a0 	.word	0x400200a0
 8004b98:	400200b8 	.word	0x400200b8
 8004b9c:	40020410 	.word	0x40020410
 8004ba0:	40020428 	.word	0x40020428
 8004ba4:	40020440 	.word	0x40020440
 8004ba8:	40020458 	.word	0x40020458
 8004bac:	40020470 	.word	0x40020470
 8004bb0:	40020488 	.word	0x40020488
 8004bb4:	400204a0 	.word	0x400204a0
 8004bb8:	400204b8 	.word	0x400204b8
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00d      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bcc:	f003 031f 	and.w	r3, r3, #31
 8004bd0:	2204      	movs	r2, #4
 8004bd2:	409a      	lsls	r2, r3
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bdc:	f043 0204 	orr.w	r2, r3, #4
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be8:	f003 031f 	and.w	r3, r3, #31
 8004bec:	2210      	movs	r2, #16
 8004bee:	409a      	lsls	r2, r3
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 80a6 	beq.w	8004d46 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a85      	ldr	r2, [pc, #532]	@ (8004e14 <HAL_DMA_IRQHandler+0x690>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d04a      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a83      	ldr	r2, [pc, #524]	@ (8004e18 <HAL_DMA_IRQHandler+0x694>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d045      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a82      	ldr	r2, [pc, #520]	@ (8004e1c <HAL_DMA_IRQHandler+0x698>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d040      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a80      	ldr	r2, [pc, #512]	@ (8004e20 <HAL_DMA_IRQHandler+0x69c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d03b      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a7f      	ldr	r2, [pc, #508]	@ (8004e24 <HAL_DMA_IRQHandler+0x6a0>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d036      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a7d      	ldr	r2, [pc, #500]	@ (8004e28 <HAL_DMA_IRQHandler+0x6a4>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d031      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a7c      	ldr	r2, [pc, #496]	@ (8004e2c <HAL_DMA_IRQHandler+0x6a8>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d02c      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a7a      	ldr	r2, [pc, #488]	@ (8004e30 <HAL_DMA_IRQHandler+0x6ac>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d027      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a79      	ldr	r2, [pc, #484]	@ (8004e34 <HAL_DMA_IRQHandler+0x6b0>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d022      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a77      	ldr	r2, [pc, #476]	@ (8004e38 <HAL_DMA_IRQHandler+0x6b4>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d01d      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a76      	ldr	r2, [pc, #472]	@ (8004e3c <HAL_DMA_IRQHandler+0x6b8>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d018      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a74      	ldr	r2, [pc, #464]	@ (8004e40 <HAL_DMA_IRQHandler+0x6bc>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d013      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a73      	ldr	r2, [pc, #460]	@ (8004e44 <HAL_DMA_IRQHandler+0x6c0>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d00e      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a71      	ldr	r2, [pc, #452]	@ (8004e48 <HAL_DMA_IRQHandler+0x6c4>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d009      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a70      	ldr	r2, [pc, #448]	@ (8004e4c <HAL_DMA_IRQHandler+0x6c8>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d004      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x516>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a6e      	ldr	r2, [pc, #440]	@ (8004e50 <HAL_DMA_IRQHandler+0x6cc>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d10a      	bne.n	8004cb0 <HAL_DMA_IRQHandler+0x52c>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0308 	and.w	r3, r3, #8
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	bf14      	ite	ne
 8004ca8:	2301      	movne	r3, #1
 8004caa:	2300      	moveq	r3, #0
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	e009      	b.n	8004cc4 <HAL_DMA_IRQHandler+0x540>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0304 	and.w	r3, r3, #4
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	bf14      	ite	ne
 8004cbe:	2301      	movne	r3, #1
 8004cc0:	2300      	moveq	r3, #0
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d03e      	beq.n	8004d46 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ccc:	f003 031f 	and.w	r3, r3, #31
 8004cd0:	2210      	movs	r2, #16
 8004cd2:	409a      	lsls	r2, r3
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
 8004cd6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d018      	beq.n	8004d18 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d108      	bne.n	8004d06 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d024      	beq.n	8004d46 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	4798      	blx	r3
 8004d04:	e01f      	b.n	8004d46 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d01b      	beq.n	8004d46 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	4798      	blx	r3
 8004d16:	e016      	b.n	8004d46 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d107      	bne.n	8004d36 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f022 0208 	bic.w	r2, r2, #8
 8004d34:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d003      	beq.n	8004d46 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d4a:	f003 031f 	and.w	r3, r3, #31
 8004d4e:	2220      	movs	r2, #32
 8004d50:	409a      	lsls	r2, r3
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	4013      	ands	r3, r2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	f000 8110 	beq.w	8004f7c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a2c      	ldr	r2, [pc, #176]	@ (8004e14 <HAL_DMA_IRQHandler+0x690>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d04a      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a2b      	ldr	r2, [pc, #172]	@ (8004e18 <HAL_DMA_IRQHandler+0x694>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d045      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a29      	ldr	r2, [pc, #164]	@ (8004e1c <HAL_DMA_IRQHandler+0x698>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d040      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a28      	ldr	r2, [pc, #160]	@ (8004e20 <HAL_DMA_IRQHandler+0x69c>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d03b      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a26      	ldr	r2, [pc, #152]	@ (8004e24 <HAL_DMA_IRQHandler+0x6a0>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d036      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a25      	ldr	r2, [pc, #148]	@ (8004e28 <HAL_DMA_IRQHandler+0x6a4>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d031      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a23      	ldr	r2, [pc, #140]	@ (8004e2c <HAL_DMA_IRQHandler+0x6a8>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d02c      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a22      	ldr	r2, [pc, #136]	@ (8004e30 <HAL_DMA_IRQHandler+0x6ac>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d027      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a20      	ldr	r2, [pc, #128]	@ (8004e34 <HAL_DMA_IRQHandler+0x6b0>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d022      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a1f      	ldr	r2, [pc, #124]	@ (8004e38 <HAL_DMA_IRQHandler+0x6b4>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d01d      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8004e3c <HAL_DMA_IRQHandler+0x6b8>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d018      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a1c      	ldr	r2, [pc, #112]	@ (8004e40 <HAL_DMA_IRQHandler+0x6bc>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d013      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8004e44 <HAL_DMA_IRQHandler+0x6c0>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d00e      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a19      	ldr	r2, [pc, #100]	@ (8004e48 <HAL_DMA_IRQHandler+0x6c4>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d009      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a17      	ldr	r2, [pc, #92]	@ (8004e4c <HAL_DMA_IRQHandler+0x6c8>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d004      	beq.n	8004dfc <HAL_DMA_IRQHandler+0x678>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a16      	ldr	r2, [pc, #88]	@ (8004e50 <HAL_DMA_IRQHandler+0x6cc>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d12b      	bne.n	8004e54 <HAL_DMA_IRQHandler+0x6d0>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0310 	and.w	r3, r3, #16
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	bf14      	ite	ne
 8004e0a:	2301      	movne	r3, #1
 8004e0c:	2300      	moveq	r3, #0
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	e02a      	b.n	8004e68 <HAL_DMA_IRQHandler+0x6e4>
 8004e12:	bf00      	nop
 8004e14:	40020010 	.word	0x40020010
 8004e18:	40020028 	.word	0x40020028
 8004e1c:	40020040 	.word	0x40020040
 8004e20:	40020058 	.word	0x40020058
 8004e24:	40020070 	.word	0x40020070
 8004e28:	40020088 	.word	0x40020088
 8004e2c:	400200a0 	.word	0x400200a0
 8004e30:	400200b8 	.word	0x400200b8
 8004e34:	40020410 	.word	0x40020410
 8004e38:	40020428 	.word	0x40020428
 8004e3c:	40020440 	.word	0x40020440
 8004e40:	40020458 	.word	0x40020458
 8004e44:	40020470 	.word	0x40020470
 8004e48:	40020488 	.word	0x40020488
 8004e4c:	400204a0 	.word	0x400204a0
 8004e50:	400204b8 	.word	0x400204b8
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	bf14      	ite	ne
 8004e62:	2301      	movne	r3, #1
 8004e64:	2300      	moveq	r3, #0
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f000 8087 	beq.w	8004f7c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e72:	f003 031f 	and.w	r3, r3, #31
 8004e76:	2220      	movs	r2, #32
 8004e78:	409a      	lsls	r2, r3
 8004e7a:	6a3b      	ldr	r3, [r7, #32]
 8004e7c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b04      	cmp	r3, #4
 8004e88:	d139      	bne.n	8004efe <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 0216 	bic.w	r2, r2, #22
 8004e98:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	695a      	ldr	r2, [r3, #20]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ea8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d103      	bne.n	8004eba <HAL_DMA_IRQHandler+0x736>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d007      	beq.n	8004eca <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 0208 	bic.w	r2, r2, #8
 8004ec8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ece:	f003 031f 	and.w	r3, r3, #31
 8004ed2:	223f      	movs	r2, #63	@ 0x3f
 8004ed4:	409a      	lsls	r2, r3
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 834a 	beq.w	8005588 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	4798      	blx	r3
          }
          return;
 8004efc:	e344      	b.n	8005588 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d018      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d108      	bne.n	8004f2c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d02c      	beq.n	8004f7c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	4798      	blx	r3
 8004f2a:	e027      	b.n	8004f7c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d023      	beq.n	8004f7c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	4798      	blx	r3
 8004f3c:	e01e      	b.n	8004f7c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d10f      	bne.n	8004f6c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f022 0210 	bic.w	r2, r2, #16
 8004f5a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 8306 	beq.w	8005592 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	f000 8088 	beq.w	80050a4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2204      	movs	r2, #4
 8004f98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a7a      	ldr	r2, [pc, #488]	@ (800518c <HAL_DMA_IRQHandler+0xa08>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d04a      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a79      	ldr	r2, [pc, #484]	@ (8005190 <HAL_DMA_IRQHandler+0xa0c>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d045      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a77      	ldr	r2, [pc, #476]	@ (8005194 <HAL_DMA_IRQHandler+0xa10>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d040      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a76      	ldr	r2, [pc, #472]	@ (8005198 <HAL_DMA_IRQHandler+0xa14>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d03b      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a74      	ldr	r2, [pc, #464]	@ (800519c <HAL_DMA_IRQHandler+0xa18>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d036      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a73      	ldr	r2, [pc, #460]	@ (80051a0 <HAL_DMA_IRQHandler+0xa1c>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d031      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a71      	ldr	r2, [pc, #452]	@ (80051a4 <HAL_DMA_IRQHandler+0xa20>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d02c      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a70      	ldr	r2, [pc, #448]	@ (80051a8 <HAL_DMA_IRQHandler+0xa24>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d027      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a6e      	ldr	r2, [pc, #440]	@ (80051ac <HAL_DMA_IRQHandler+0xa28>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d022      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a6d      	ldr	r2, [pc, #436]	@ (80051b0 <HAL_DMA_IRQHandler+0xa2c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d01d      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a6b      	ldr	r2, [pc, #428]	@ (80051b4 <HAL_DMA_IRQHandler+0xa30>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d018      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a6a      	ldr	r2, [pc, #424]	@ (80051b8 <HAL_DMA_IRQHandler+0xa34>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d013      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a68      	ldr	r2, [pc, #416]	@ (80051bc <HAL_DMA_IRQHandler+0xa38>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d00e      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a67      	ldr	r2, [pc, #412]	@ (80051c0 <HAL_DMA_IRQHandler+0xa3c>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d009      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a65      	ldr	r2, [pc, #404]	@ (80051c4 <HAL_DMA_IRQHandler+0xa40>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d004      	beq.n	800503c <HAL_DMA_IRQHandler+0x8b8>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a64      	ldr	r2, [pc, #400]	@ (80051c8 <HAL_DMA_IRQHandler+0xa44>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d108      	bne.n	800504e <HAL_DMA_IRQHandler+0x8ca>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f022 0201 	bic.w	r2, r2, #1
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	e007      	b.n	800505e <HAL_DMA_IRQHandler+0x8da>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0201 	bic.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	3301      	adds	r3, #1
 8005062:	60fb      	str	r3, [r7, #12]
 8005064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005066:	429a      	cmp	r2, r3
 8005068:	d307      	bcc.n	800507a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1f2      	bne.n	800505e <HAL_DMA_IRQHandler+0x8da>
 8005078:	e000      	b.n	800507c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800507a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d004      	beq.n	8005094 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2203      	movs	r2, #3
 800508e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005092:	e003      	b.n	800509c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8272 	beq.w	8005592 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	4798      	blx	r3
 80050b6:	e26c      	b.n	8005592 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a43      	ldr	r2, [pc, #268]	@ (80051cc <HAL_DMA_IRQHandler+0xa48>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d022      	beq.n	8005108 <HAL_DMA_IRQHandler+0x984>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a42      	ldr	r2, [pc, #264]	@ (80051d0 <HAL_DMA_IRQHandler+0xa4c>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d01d      	beq.n	8005108 <HAL_DMA_IRQHandler+0x984>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a40      	ldr	r2, [pc, #256]	@ (80051d4 <HAL_DMA_IRQHandler+0xa50>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d018      	beq.n	8005108 <HAL_DMA_IRQHandler+0x984>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a3f      	ldr	r2, [pc, #252]	@ (80051d8 <HAL_DMA_IRQHandler+0xa54>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d013      	beq.n	8005108 <HAL_DMA_IRQHandler+0x984>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a3d      	ldr	r2, [pc, #244]	@ (80051dc <HAL_DMA_IRQHandler+0xa58>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d00e      	beq.n	8005108 <HAL_DMA_IRQHandler+0x984>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a3c      	ldr	r2, [pc, #240]	@ (80051e0 <HAL_DMA_IRQHandler+0xa5c>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d009      	beq.n	8005108 <HAL_DMA_IRQHandler+0x984>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a3a      	ldr	r2, [pc, #232]	@ (80051e4 <HAL_DMA_IRQHandler+0xa60>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d004      	beq.n	8005108 <HAL_DMA_IRQHandler+0x984>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a39      	ldr	r2, [pc, #228]	@ (80051e8 <HAL_DMA_IRQHandler+0xa64>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d101      	bne.n	800510c <HAL_DMA_IRQHandler+0x988>
 8005108:	2301      	movs	r3, #1
 800510a:	e000      	b.n	800510e <HAL_DMA_IRQHandler+0x98a>
 800510c:	2300      	movs	r3, #0
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 823f 	beq.w	8005592 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005120:	f003 031f 	and.w	r3, r3, #31
 8005124:	2204      	movs	r2, #4
 8005126:	409a      	lsls	r2, r3
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	4013      	ands	r3, r2
 800512c:	2b00      	cmp	r3, #0
 800512e:	f000 80cd 	beq.w	80052cc <HAL_DMA_IRQHandler+0xb48>
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	f003 0304 	and.w	r3, r3, #4
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 80c7 	beq.w	80052cc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005142:	f003 031f 	and.w	r3, r3, #31
 8005146:	2204      	movs	r2, #4
 8005148:	409a      	lsls	r2, r3
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d049      	beq.n	80051ec <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d109      	bne.n	8005176 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 8210 	beq.w	800558c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005174:	e20a      	b.n	800558c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 8206 	beq.w	800558c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005188:	e200      	b.n	800558c <HAL_DMA_IRQHandler+0xe08>
 800518a:	bf00      	nop
 800518c:	40020010 	.word	0x40020010
 8005190:	40020028 	.word	0x40020028
 8005194:	40020040 	.word	0x40020040
 8005198:	40020058 	.word	0x40020058
 800519c:	40020070 	.word	0x40020070
 80051a0:	40020088 	.word	0x40020088
 80051a4:	400200a0 	.word	0x400200a0
 80051a8:	400200b8 	.word	0x400200b8
 80051ac:	40020410 	.word	0x40020410
 80051b0:	40020428 	.word	0x40020428
 80051b4:	40020440 	.word	0x40020440
 80051b8:	40020458 	.word	0x40020458
 80051bc:	40020470 	.word	0x40020470
 80051c0:	40020488 	.word	0x40020488
 80051c4:	400204a0 	.word	0x400204a0
 80051c8:	400204b8 	.word	0x400204b8
 80051cc:	58025408 	.word	0x58025408
 80051d0:	5802541c 	.word	0x5802541c
 80051d4:	58025430 	.word	0x58025430
 80051d8:	58025444 	.word	0x58025444
 80051dc:	58025458 	.word	0x58025458
 80051e0:	5802546c 	.word	0x5802546c
 80051e4:	58025480 	.word	0x58025480
 80051e8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	f003 0320 	and.w	r3, r3, #32
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d160      	bne.n	80052b8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a7f      	ldr	r2, [pc, #508]	@ (80053f8 <HAL_DMA_IRQHandler+0xc74>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d04a      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a7d      	ldr	r2, [pc, #500]	@ (80053fc <HAL_DMA_IRQHandler+0xc78>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d045      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a7c      	ldr	r2, [pc, #496]	@ (8005400 <HAL_DMA_IRQHandler+0xc7c>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d040      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a7a      	ldr	r2, [pc, #488]	@ (8005404 <HAL_DMA_IRQHandler+0xc80>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d03b      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a79      	ldr	r2, [pc, #484]	@ (8005408 <HAL_DMA_IRQHandler+0xc84>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d036      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a77      	ldr	r2, [pc, #476]	@ (800540c <HAL_DMA_IRQHandler+0xc88>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d031      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a76      	ldr	r2, [pc, #472]	@ (8005410 <HAL_DMA_IRQHandler+0xc8c>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d02c      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a74      	ldr	r2, [pc, #464]	@ (8005414 <HAL_DMA_IRQHandler+0xc90>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d027      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a73      	ldr	r2, [pc, #460]	@ (8005418 <HAL_DMA_IRQHandler+0xc94>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d022      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a71      	ldr	r2, [pc, #452]	@ (800541c <HAL_DMA_IRQHandler+0xc98>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d01d      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a70      	ldr	r2, [pc, #448]	@ (8005420 <HAL_DMA_IRQHandler+0xc9c>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d018      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a6e      	ldr	r2, [pc, #440]	@ (8005424 <HAL_DMA_IRQHandler+0xca0>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d013      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a6d      	ldr	r2, [pc, #436]	@ (8005428 <HAL_DMA_IRQHandler+0xca4>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d00e      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a6b      	ldr	r2, [pc, #428]	@ (800542c <HAL_DMA_IRQHandler+0xca8>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d009      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a6a      	ldr	r2, [pc, #424]	@ (8005430 <HAL_DMA_IRQHandler+0xcac>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d004      	beq.n	8005296 <HAL_DMA_IRQHandler+0xb12>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a68      	ldr	r2, [pc, #416]	@ (8005434 <HAL_DMA_IRQHandler+0xcb0>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d108      	bne.n	80052a8 <HAL_DMA_IRQHandler+0xb24>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 0208 	bic.w	r2, r2, #8
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	e007      	b.n	80052b8 <HAL_DMA_IRQHandler+0xb34>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f022 0204 	bic.w	r2, r2, #4
 80052b6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f000 8165 	beq.w	800558c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80052ca:	e15f      	b.n	800558c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052d0:	f003 031f 	and.w	r3, r3, #31
 80052d4:	2202      	movs	r2, #2
 80052d6:	409a      	lsls	r2, r3
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	4013      	ands	r3, r2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 80c5 	beq.w	800546c <HAL_DMA_IRQHandler+0xce8>
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f003 0302 	and.w	r3, r3, #2
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 80bf 	beq.w	800546c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f2:	f003 031f 	and.w	r3, r3, #31
 80052f6:	2202      	movs	r2, #2
 80052f8:	409a      	lsls	r2, r3
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d018      	beq.n	800533a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d109      	bne.n	8005326 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 813a 	beq.w	8005590 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005324:	e134      	b.n	8005590 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 8130 	beq.w	8005590 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005338:	e12a      	b.n	8005590 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f003 0320 	and.w	r3, r3, #32
 8005340:	2b00      	cmp	r3, #0
 8005342:	f040 8089 	bne.w	8005458 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a2b      	ldr	r2, [pc, #172]	@ (80053f8 <HAL_DMA_IRQHandler+0xc74>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d04a      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a29      	ldr	r2, [pc, #164]	@ (80053fc <HAL_DMA_IRQHandler+0xc78>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d045      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a28      	ldr	r2, [pc, #160]	@ (8005400 <HAL_DMA_IRQHandler+0xc7c>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d040      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a26      	ldr	r2, [pc, #152]	@ (8005404 <HAL_DMA_IRQHandler+0xc80>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d03b      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a25      	ldr	r2, [pc, #148]	@ (8005408 <HAL_DMA_IRQHandler+0xc84>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d036      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a23      	ldr	r2, [pc, #140]	@ (800540c <HAL_DMA_IRQHandler+0xc88>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d031      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a22      	ldr	r2, [pc, #136]	@ (8005410 <HAL_DMA_IRQHandler+0xc8c>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d02c      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a20      	ldr	r2, [pc, #128]	@ (8005414 <HAL_DMA_IRQHandler+0xc90>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d027      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a1f      	ldr	r2, [pc, #124]	@ (8005418 <HAL_DMA_IRQHandler+0xc94>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d022      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a1d      	ldr	r2, [pc, #116]	@ (800541c <HAL_DMA_IRQHandler+0xc98>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d01d      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005420 <HAL_DMA_IRQHandler+0xc9c>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d018      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a1a      	ldr	r2, [pc, #104]	@ (8005424 <HAL_DMA_IRQHandler+0xca0>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d013      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a19      	ldr	r2, [pc, #100]	@ (8005428 <HAL_DMA_IRQHandler+0xca4>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00e      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a17      	ldr	r2, [pc, #92]	@ (800542c <HAL_DMA_IRQHandler+0xca8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d009      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a16      	ldr	r2, [pc, #88]	@ (8005430 <HAL_DMA_IRQHandler+0xcac>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d004      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xc62>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a14      	ldr	r2, [pc, #80]	@ (8005434 <HAL_DMA_IRQHandler+0xcb0>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d128      	bne.n	8005438 <HAL_DMA_IRQHandler+0xcb4>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f022 0214 	bic.w	r2, r2, #20
 80053f4:	601a      	str	r2, [r3, #0]
 80053f6:	e027      	b.n	8005448 <HAL_DMA_IRQHandler+0xcc4>
 80053f8:	40020010 	.word	0x40020010
 80053fc:	40020028 	.word	0x40020028
 8005400:	40020040 	.word	0x40020040
 8005404:	40020058 	.word	0x40020058
 8005408:	40020070 	.word	0x40020070
 800540c:	40020088 	.word	0x40020088
 8005410:	400200a0 	.word	0x400200a0
 8005414:	400200b8 	.word	0x400200b8
 8005418:	40020410 	.word	0x40020410
 800541c:	40020428 	.word	0x40020428
 8005420:	40020440 	.word	0x40020440
 8005424:	40020458 	.word	0x40020458
 8005428:	40020470 	.word	0x40020470
 800542c:	40020488 	.word	0x40020488
 8005430:	400204a0 	.word	0x400204a0
 8005434:	400204b8 	.word	0x400204b8
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 020a 	bic.w	r2, r2, #10
 8005446:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8097 	beq.w	8005590 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800546a:	e091      	b.n	8005590 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005470:	f003 031f 	and.w	r3, r3, #31
 8005474:	2208      	movs	r2, #8
 8005476:	409a      	lsls	r2, r3
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	4013      	ands	r3, r2
 800547c:	2b00      	cmp	r3, #0
 800547e:	f000 8088 	beq.w	8005592 <HAL_DMA_IRQHandler+0xe0e>
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f003 0308 	and.w	r3, r3, #8
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 8082 	beq.w	8005592 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a41      	ldr	r2, [pc, #260]	@ (8005598 <HAL_DMA_IRQHandler+0xe14>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d04a      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a3f      	ldr	r2, [pc, #252]	@ (800559c <HAL_DMA_IRQHandler+0xe18>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d045      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a3e      	ldr	r2, [pc, #248]	@ (80055a0 <HAL_DMA_IRQHandler+0xe1c>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d040      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a3c      	ldr	r2, [pc, #240]	@ (80055a4 <HAL_DMA_IRQHandler+0xe20>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d03b      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a3b      	ldr	r2, [pc, #236]	@ (80055a8 <HAL_DMA_IRQHandler+0xe24>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d036      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a39      	ldr	r2, [pc, #228]	@ (80055ac <HAL_DMA_IRQHandler+0xe28>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d031      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a38      	ldr	r2, [pc, #224]	@ (80055b0 <HAL_DMA_IRQHandler+0xe2c>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d02c      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a36      	ldr	r2, [pc, #216]	@ (80055b4 <HAL_DMA_IRQHandler+0xe30>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d027      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a35      	ldr	r2, [pc, #212]	@ (80055b8 <HAL_DMA_IRQHandler+0xe34>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d022      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a33      	ldr	r2, [pc, #204]	@ (80055bc <HAL_DMA_IRQHandler+0xe38>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d01d      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a32      	ldr	r2, [pc, #200]	@ (80055c0 <HAL_DMA_IRQHandler+0xe3c>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d018      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a30      	ldr	r2, [pc, #192]	@ (80055c4 <HAL_DMA_IRQHandler+0xe40>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d013      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a2f      	ldr	r2, [pc, #188]	@ (80055c8 <HAL_DMA_IRQHandler+0xe44>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d00e      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a2d      	ldr	r2, [pc, #180]	@ (80055cc <HAL_DMA_IRQHandler+0xe48>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d009      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a2c      	ldr	r2, [pc, #176]	@ (80055d0 <HAL_DMA_IRQHandler+0xe4c>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d004      	beq.n	800552e <HAL_DMA_IRQHandler+0xdaa>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a2a      	ldr	r2, [pc, #168]	@ (80055d4 <HAL_DMA_IRQHandler+0xe50>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d108      	bne.n	8005540 <HAL_DMA_IRQHandler+0xdbc>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 021c 	bic.w	r2, r2, #28
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	e007      	b.n	8005550 <HAL_DMA_IRQHandler+0xdcc>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f022 020e 	bic.w	r2, r2, #14
 800554e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005554:	f003 031f 	and.w	r3, r3, #31
 8005558:	2201      	movs	r2, #1
 800555a:	409a      	lsls	r2, r3
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800557a:	2b00      	cmp	r3, #0
 800557c:	d009      	beq.n	8005592 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	4798      	blx	r3
 8005586:	e004      	b.n	8005592 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005588:	bf00      	nop
 800558a:	e002      	b.n	8005592 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800558c:	bf00      	nop
 800558e:	e000      	b.n	8005592 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005590:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005592:	3728      	adds	r7, #40	@ 0x28
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40020010 	.word	0x40020010
 800559c:	40020028 	.word	0x40020028
 80055a0:	40020040 	.word	0x40020040
 80055a4:	40020058 	.word	0x40020058
 80055a8:	40020070 	.word	0x40020070
 80055ac:	40020088 	.word	0x40020088
 80055b0:	400200a0 	.word	0x400200a0
 80055b4:	400200b8 	.word	0x400200b8
 80055b8:	40020410 	.word	0x40020410
 80055bc:	40020428 	.word	0x40020428
 80055c0:	40020440 	.word	0x40020440
 80055c4:	40020458 	.word	0x40020458
 80055c8:	40020470 	.word	0x40020470
 80055cc:	40020488 	.word	0x40020488
 80055d0:	400204a0 	.word	0x400204a0
 80055d4:	400204b8 	.word	0x400204b8

080055d8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
 80055fc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005602:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005608:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a7f      	ldr	r2, [pc, #508]	@ (800580c <DMA_SetConfig+0x21c>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d072      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a7d      	ldr	r2, [pc, #500]	@ (8005810 <DMA_SetConfig+0x220>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d06d      	beq.n	80056fa <DMA_SetConfig+0x10a>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a7c      	ldr	r2, [pc, #496]	@ (8005814 <DMA_SetConfig+0x224>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d068      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a7a      	ldr	r2, [pc, #488]	@ (8005818 <DMA_SetConfig+0x228>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d063      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a79      	ldr	r2, [pc, #484]	@ (800581c <DMA_SetConfig+0x22c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d05e      	beq.n	80056fa <DMA_SetConfig+0x10a>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a77      	ldr	r2, [pc, #476]	@ (8005820 <DMA_SetConfig+0x230>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d059      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a76      	ldr	r2, [pc, #472]	@ (8005824 <DMA_SetConfig+0x234>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d054      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a74      	ldr	r2, [pc, #464]	@ (8005828 <DMA_SetConfig+0x238>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d04f      	beq.n	80056fa <DMA_SetConfig+0x10a>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a73      	ldr	r2, [pc, #460]	@ (800582c <DMA_SetConfig+0x23c>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d04a      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a71      	ldr	r2, [pc, #452]	@ (8005830 <DMA_SetConfig+0x240>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d045      	beq.n	80056fa <DMA_SetConfig+0x10a>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a70      	ldr	r2, [pc, #448]	@ (8005834 <DMA_SetConfig+0x244>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d040      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a6e      	ldr	r2, [pc, #440]	@ (8005838 <DMA_SetConfig+0x248>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d03b      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a6d      	ldr	r2, [pc, #436]	@ (800583c <DMA_SetConfig+0x24c>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d036      	beq.n	80056fa <DMA_SetConfig+0x10a>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a6b      	ldr	r2, [pc, #428]	@ (8005840 <DMA_SetConfig+0x250>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d031      	beq.n	80056fa <DMA_SetConfig+0x10a>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a6a      	ldr	r2, [pc, #424]	@ (8005844 <DMA_SetConfig+0x254>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d02c      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a68      	ldr	r2, [pc, #416]	@ (8005848 <DMA_SetConfig+0x258>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d027      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a67      	ldr	r2, [pc, #412]	@ (800584c <DMA_SetConfig+0x25c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d022      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a65      	ldr	r2, [pc, #404]	@ (8005850 <DMA_SetConfig+0x260>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d01d      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a64      	ldr	r2, [pc, #400]	@ (8005854 <DMA_SetConfig+0x264>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d018      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a62      	ldr	r2, [pc, #392]	@ (8005858 <DMA_SetConfig+0x268>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d013      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a61      	ldr	r2, [pc, #388]	@ (800585c <DMA_SetConfig+0x26c>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d00e      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a5f      	ldr	r2, [pc, #380]	@ (8005860 <DMA_SetConfig+0x270>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d009      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a5e      	ldr	r2, [pc, #376]	@ (8005864 <DMA_SetConfig+0x274>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d004      	beq.n	80056fa <DMA_SetConfig+0x10a>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a5c      	ldr	r2, [pc, #368]	@ (8005868 <DMA_SetConfig+0x278>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d101      	bne.n	80056fe <DMA_SetConfig+0x10e>
 80056fa:	2301      	movs	r3, #1
 80056fc:	e000      	b.n	8005700 <DMA_SetConfig+0x110>
 80056fe:	2300      	movs	r3, #0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00d      	beq.n	8005720 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800570c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005712:	2b00      	cmp	r3, #0
 8005714:	d004      	beq.n	8005720 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800571e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a39      	ldr	r2, [pc, #228]	@ (800580c <DMA_SetConfig+0x21c>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d04a      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a38      	ldr	r2, [pc, #224]	@ (8005810 <DMA_SetConfig+0x220>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d045      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a36      	ldr	r2, [pc, #216]	@ (8005814 <DMA_SetConfig+0x224>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d040      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a35      	ldr	r2, [pc, #212]	@ (8005818 <DMA_SetConfig+0x228>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d03b      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a33      	ldr	r2, [pc, #204]	@ (800581c <DMA_SetConfig+0x22c>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d036      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a32      	ldr	r2, [pc, #200]	@ (8005820 <DMA_SetConfig+0x230>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d031      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a30      	ldr	r2, [pc, #192]	@ (8005824 <DMA_SetConfig+0x234>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d02c      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a2f      	ldr	r2, [pc, #188]	@ (8005828 <DMA_SetConfig+0x238>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d027      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a2d      	ldr	r2, [pc, #180]	@ (800582c <DMA_SetConfig+0x23c>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d022      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a2c      	ldr	r2, [pc, #176]	@ (8005830 <DMA_SetConfig+0x240>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d01d      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a2a      	ldr	r2, [pc, #168]	@ (8005834 <DMA_SetConfig+0x244>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d018      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a29      	ldr	r2, [pc, #164]	@ (8005838 <DMA_SetConfig+0x248>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d013      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a27      	ldr	r2, [pc, #156]	@ (800583c <DMA_SetConfig+0x24c>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d00e      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a26      	ldr	r2, [pc, #152]	@ (8005840 <DMA_SetConfig+0x250>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d009      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a24      	ldr	r2, [pc, #144]	@ (8005844 <DMA_SetConfig+0x254>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d004      	beq.n	80057c0 <DMA_SetConfig+0x1d0>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a23      	ldr	r2, [pc, #140]	@ (8005848 <DMA_SetConfig+0x258>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d101      	bne.n	80057c4 <DMA_SetConfig+0x1d4>
 80057c0:	2301      	movs	r3, #1
 80057c2:	e000      	b.n	80057c6 <DMA_SetConfig+0x1d6>
 80057c4:	2300      	movs	r3, #0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d059      	beq.n	800587e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ce:	f003 031f 	and.w	r3, r3, #31
 80057d2:	223f      	movs	r2, #63	@ 0x3f
 80057d4:	409a      	lsls	r2, r3
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80057e8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	2b40      	cmp	r3, #64	@ 0x40
 80057f8:	d138      	bne.n	800586c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800580a:	e086      	b.n	800591a <DMA_SetConfig+0x32a>
 800580c:	40020010 	.word	0x40020010
 8005810:	40020028 	.word	0x40020028
 8005814:	40020040 	.word	0x40020040
 8005818:	40020058 	.word	0x40020058
 800581c:	40020070 	.word	0x40020070
 8005820:	40020088 	.word	0x40020088
 8005824:	400200a0 	.word	0x400200a0
 8005828:	400200b8 	.word	0x400200b8
 800582c:	40020410 	.word	0x40020410
 8005830:	40020428 	.word	0x40020428
 8005834:	40020440 	.word	0x40020440
 8005838:	40020458 	.word	0x40020458
 800583c:	40020470 	.word	0x40020470
 8005840:	40020488 	.word	0x40020488
 8005844:	400204a0 	.word	0x400204a0
 8005848:	400204b8 	.word	0x400204b8
 800584c:	58025408 	.word	0x58025408
 8005850:	5802541c 	.word	0x5802541c
 8005854:	58025430 	.word	0x58025430
 8005858:	58025444 	.word	0x58025444
 800585c:	58025458 	.word	0x58025458
 8005860:	5802546c 	.word	0x5802546c
 8005864:	58025480 	.word	0x58025480
 8005868:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68ba      	ldr	r2, [r7, #8]
 8005872:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	60da      	str	r2, [r3, #12]
}
 800587c:	e04d      	b.n	800591a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a29      	ldr	r2, [pc, #164]	@ (8005928 <DMA_SetConfig+0x338>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d022      	beq.n	80058ce <DMA_SetConfig+0x2de>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a27      	ldr	r2, [pc, #156]	@ (800592c <DMA_SetConfig+0x33c>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d01d      	beq.n	80058ce <DMA_SetConfig+0x2de>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a26      	ldr	r2, [pc, #152]	@ (8005930 <DMA_SetConfig+0x340>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d018      	beq.n	80058ce <DMA_SetConfig+0x2de>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a24      	ldr	r2, [pc, #144]	@ (8005934 <DMA_SetConfig+0x344>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d013      	beq.n	80058ce <DMA_SetConfig+0x2de>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a23      	ldr	r2, [pc, #140]	@ (8005938 <DMA_SetConfig+0x348>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d00e      	beq.n	80058ce <DMA_SetConfig+0x2de>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a21      	ldr	r2, [pc, #132]	@ (800593c <DMA_SetConfig+0x34c>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d009      	beq.n	80058ce <DMA_SetConfig+0x2de>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a20      	ldr	r2, [pc, #128]	@ (8005940 <DMA_SetConfig+0x350>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d004      	beq.n	80058ce <DMA_SetConfig+0x2de>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005944 <DMA_SetConfig+0x354>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d101      	bne.n	80058d2 <DMA_SetConfig+0x2e2>
 80058ce:	2301      	movs	r3, #1
 80058d0:	e000      	b.n	80058d4 <DMA_SetConfig+0x2e4>
 80058d2:	2300      	movs	r3, #0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d020      	beq.n	800591a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058dc:	f003 031f 	and.w	r3, r3, #31
 80058e0:	2201      	movs	r2, #1
 80058e2:	409a      	lsls	r2, r3
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	2b40      	cmp	r3, #64	@ 0x40
 80058f6:	d108      	bne.n	800590a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	60da      	str	r2, [r3, #12]
}
 8005908:	e007      	b.n	800591a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	60da      	str	r2, [r3, #12]
}
 800591a:	bf00      	nop
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	58025408 	.word	0x58025408
 800592c:	5802541c 	.word	0x5802541c
 8005930:	58025430 	.word	0x58025430
 8005934:	58025444 	.word	0x58025444
 8005938:	58025458 	.word	0x58025458
 800593c:	5802546c 	.word	0x5802546c
 8005940:	58025480 	.word	0x58025480
 8005944:	58025494 	.word	0x58025494

08005948 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a42      	ldr	r2, [pc, #264]	@ (8005a60 <DMA_CalcBaseAndBitshift+0x118>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d04a      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a41      	ldr	r2, [pc, #260]	@ (8005a64 <DMA_CalcBaseAndBitshift+0x11c>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d045      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a3f      	ldr	r2, [pc, #252]	@ (8005a68 <DMA_CalcBaseAndBitshift+0x120>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d040      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a3e      	ldr	r2, [pc, #248]	@ (8005a6c <DMA_CalcBaseAndBitshift+0x124>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d03b      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a3c      	ldr	r2, [pc, #240]	@ (8005a70 <DMA_CalcBaseAndBitshift+0x128>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d036      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a3b      	ldr	r2, [pc, #236]	@ (8005a74 <DMA_CalcBaseAndBitshift+0x12c>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d031      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a39      	ldr	r2, [pc, #228]	@ (8005a78 <DMA_CalcBaseAndBitshift+0x130>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d02c      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a38      	ldr	r2, [pc, #224]	@ (8005a7c <DMA_CalcBaseAndBitshift+0x134>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d027      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a36      	ldr	r2, [pc, #216]	@ (8005a80 <DMA_CalcBaseAndBitshift+0x138>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d022      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a35      	ldr	r2, [pc, #212]	@ (8005a84 <DMA_CalcBaseAndBitshift+0x13c>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d01d      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a33      	ldr	r2, [pc, #204]	@ (8005a88 <DMA_CalcBaseAndBitshift+0x140>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d018      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a32      	ldr	r2, [pc, #200]	@ (8005a8c <DMA_CalcBaseAndBitshift+0x144>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d013      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a30      	ldr	r2, [pc, #192]	@ (8005a90 <DMA_CalcBaseAndBitshift+0x148>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d00e      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a2f      	ldr	r2, [pc, #188]	@ (8005a94 <DMA_CalcBaseAndBitshift+0x14c>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d009      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a2d      	ldr	r2, [pc, #180]	@ (8005a98 <DMA_CalcBaseAndBitshift+0x150>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d004      	beq.n	80059f0 <DMA_CalcBaseAndBitshift+0xa8>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a2c      	ldr	r2, [pc, #176]	@ (8005a9c <DMA_CalcBaseAndBitshift+0x154>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d101      	bne.n	80059f4 <DMA_CalcBaseAndBitshift+0xac>
 80059f0:	2301      	movs	r3, #1
 80059f2:	e000      	b.n	80059f6 <DMA_CalcBaseAndBitshift+0xae>
 80059f4:	2300      	movs	r3, #0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d024      	beq.n	8005a44 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	3b10      	subs	r3, #16
 8005a02:	4a27      	ldr	r2, [pc, #156]	@ (8005aa0 <DMA_CalcBaseAndBitshift+0x158>)
 8005a04:	fba2 2303 	umull	r2, r3, r2, r3
 8005a08:	091b      	lsrs	r3, r3, #4
 8005a0a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	4a24      	ldr	r2, [pc, #144]	@ (8005aa4 <DMA_CalcBaseAndBitshift+0x15c>)
 8005a14:	5cd3      	ldrb	r3, [r2, r3]
 8005a16:	461a      	mov	r2, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2b03      	cmp	r3, #3
 8005a20:	d908      	bls.n	8005a34 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	461a      	mov	r2, r3
 8005a28:	4b1f      	ldr	r3, [pc, #124]	@ (8005aa8 <DMA_CalcBaseAndBitshift+0x160>)
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	1d1a      	adds	r2, r3, #4
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a32:	e00d      	b.n	8005a50 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	461a      	mov	r2, r3
 8005a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8005aa8 <DMA_CalcBaseAndBitshift+0x160>)
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a42:	e005      	b.n	8005a50 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3714      	adds	r7, #20
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr
 8005a60:	40020010 	.word	0x40020010
 8005a64:	40020028 	.word	0x40020028
 8005a68:	40020040 	.word	0x40020040
 8005a6c:	40020058 	.word	0x40020058
 8005a70:	40020070 	.word	0x40020070
 8005a74:	40020088 	.word	0x40020088
 8005a78:	400200a0 	.word	0x400200a0
 8005a7c:	400200b8 	.word	0x400200b8
 8005a80:	40020410 	.word	0x40020410
 8005a84:	40020428 	.word	0x40020428
 8005a88:	40020440 	.word	0x40020440
 8005a8c:	40020458 	.word	0x40020458
 8005a90:	40020470 	.word	0x40020470
 8005a94:	40020488 	.word	0x40020488
 8005a98:	400204a0 	.word	0x400204a0
 8005a9c:	400204b8 	.word	0x400204b8
 8005aa0:	aaaaaaab 	.word	0xaaaaaaab
 8005aa4:	0800e610 	.word	0x0800e610
 8005aa8:	fffffc00 	.word	0xfffffc00

08005aac <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d120      	bne.n	8005b02 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac4:	2b03      	cmp	r3, #3
 8005ac6:	d858      	bhi.n	8005b7a <DMA_CheckFifoParam+0xce>
 8005ac8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ad0 <DMA_CheckFifoParam+0x24>)
 8005aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ace:	bf00      	nop
 8005ad0:	08005ae1 	.word	0x08005ae1
 8005ad4:	08005af3 	.word	0x08005af3
 8005ad8:	08005ae1 	.word	0x08005ae1
 8005adc:	08005b7b 	.word	0x08005b7b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d048      	beq.n	8005b7e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005af0:	e045      	b.n	8005b7e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005afa:	d142      	bne.n	8005b82 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005b00:	e03f      	b.n	8005b82 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b0a:	d123      	bne.n	8005b54 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b10:	2b03      	cmp	r3, #3
 8005b12:	d838      	bhi.n	8005b86 <DMA_CheckFifoParam+0xda>
 8005b14:	a201      	add	r2, pc, #4	@ (adr r2, 8005b1c <DMA_CheckFifoParam+0x70>)
 8005b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1a:	bf00      	nop
 8005b1c:	08005b2d 	.word	0x08005b2d
 8005b20:	08005b33 	.word	0x08005b33
 8005b24:	08005b2d 	.word	0x08005b2d
 8005b28:	08005b45 	.word	0x08005b45
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	73fb      	strb	r3, [r7, #15]
        break;
 8005b30:	e030      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d025      	beq.n	8005b8a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005b42:	e022      	b.n	8005b8a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b48:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005b4c:	d11f      	bne.n	8005b8e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005b52:	e01c      	b.n	8005b8e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b58:	2b02      	cmp	r3, #2
 8005b5a:	d902      	bls.n	8005b62 <DMA_CheckFifoParam+0xb6>
 8005b5c:	2b03      	cmp	r3, #3
 8005b5e:	d003      	beq.n	8005b68 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005b60:	e018      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	73fb      	strb	r3, [r7, #15]
        break;
 8005b66:	e015      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00e      	beq.n	8005b92 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	73fb      	strb	r3, [r7, #15]
    break;
 8005b78:	e00b      	b.n	8005b92 <DMA_CheckFifoParam+0xe6>
        break;
 8005b7a:	bf00      	nop
 8005b7c:	e00a      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>
        break;
 8005b7e:	bf00      	nop
 8005b80:	e008      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>
        break;
 8005b82:	bf00      	nop
 8005b84:	e006      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>
        break;
 8005b86:	bf00      	nop
 8005b88:	e004      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>
        break;
 8005b8a:	bf00      	nop
 8005b8c:	e002      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>
        break;
 8005b8e:	bf00      	nop
 8005b90:	e000      	b.n	8005b94 <DMA_CheckFifoParam+0xe8>
    break;
 8005b92:	bf00      	nop
    }
  }

  return status;
 8005b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop

08005ba4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b085      	sub	sp, #20
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a38      	ldr	r2, [pc, #224]	@ (8005c98 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d022      	beq.n	8005c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a36      	ldr	r2, [pc, #216]	@ (8005c9c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d01d      	beq.n	8005c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a35      	ldr	r2, [pc, #212]	@ (8005ca0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d018      	beq.n	8005c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a33      	ldr	r2, [pc, #204]	@ (8005ca4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d013      	beq.n	8005c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a32      	ldr	r2, [pc, #200]	@ (8005ca8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00e      	beq.n	8005c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a30      	ldr	r2, [pc, #192]	@ (8005cac <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d009      	beq.n	8005c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a2f      	ldr	r2, [pc, #188]	@ (8005cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d004      	beq.n	8005c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a2d      	ldr	r2, [pc, #180]	@ (8005cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d101      	bne.n	8005c06 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005c02:	2301      	movs	r3, #1
 8005c04:	e000      	b.n	8005c08 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005c06:	2300      	movs	r3, #0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d01a      	beq.n	8005c42 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	3b08      	subs	r3, #8
 8005c14:	4a28      	ldr	r2, [pc, #160]	@ (8005cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005c16:	fba2 2303 	umull	r2, r3, r2, r3
 8005c1a:	091b      	lsrs	r3, r3, #4
 8005c1c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	4b26      	ldr	r3, [pc, #152]	@ (8005cbc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005c22:	4413      	add	r3, r2
 8005c24:	009b      	lsls	r3, r3, #2
 8005c26:	461a      	mov	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a24      	ldr	r2, [pc, #144]	@ (8005cc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005c30:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f003 031f 	and.w	r3, r3, #31
 8005c38:	2201      	movs	r2, #1
 8005c3a:	409a      	lsls	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005c40:	e024      	b.n	8005c8c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	3b10      	subs	r3, #16
 8005c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8005cc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c50:	091b      	lsrs	r3, r3, #4
 8005c52:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	4a1c      	ldr	r2, [pc, #112]	@ (8005cc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d806      	bhi.n	8005c6a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	4a1b      	ldr	r2, [pc, #108]	@ (8005ccc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d902      	bls.n	8005c6a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	3308      	adds	r3, #8
 8005c68:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4b18      	ldr	r3, [pc, #96]	@ (8005cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005c6e:	4413      	add	r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	461a      	mov	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a16      	ldr	r2, [pc, #88]	@ (8005cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005c7c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f003 031f 	and.w	r3, r3, #31
 8005c84:	2201      	movs	r2, #1
 8005c86:	409a      	lsls	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c8c:	bf00      	nop
 8005c8e:	3714      	adds	r7, #20
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr
 8005c98:	58025408 	.word	0x58025408
 8005c9c:	5802541c 	.word	0x5802541c
 8005ca0:	58025430 	.word	0x58025430
 8005ca4:	58025444 	.word	0x58025444
 8005ca8:	58025458 	.word	0x58025458
 8005cac:	5802546c 	.word	0x5802546c
 8005cb0:	58025480 	.word	0x58025480
 8005cb4:	58025494 	.word	0x58025494
 8005cb8:	cccccccd 	.word	0xcccccccd
 8005cbc:	16009600 	.word	0x16009600
 8005cc0:	58025880 	.word	0x58025880
 8005cc4:	aaaaaaab 	.word	0xaaaaaaab
 8005cc8:	400204b8 	.word	0x400204b8
 8005ccc:	4002040f 	.word	0x4002040f
 8005cd0:	10008200 	.word	0x10008200
 8005cd4:	40020880 	.word	0x40020880

08005cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b085      	sub	sp, #20
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d04a      	beq.n	8005d84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b08      	cmp	r3, #8
 8005cf2:	d847      	bhi.n	8005d84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a25      	ldr	r2, [pc, #148]	@ (8005d90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d022      	beq.n	8005d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a24      	ldr	r2, [pc, #144]	@ (8005d94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d01d      	beq.n	8005d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a22      	ldr	r2, [pc, #136]	@ (8005d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d018      	beq.n	8005d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a21      	ldr	r2, [pc, #132]	@ (8005d9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d013      	beq.n	8005d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a1f      	ldr	r2, [pc, #124]	@ (8005da0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d00e      	beq.n	8005d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005da4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d009      	beq.n	8005d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a1c      	ldr	r2, [pc, #112]	@ (8005da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d004      	beq.n	8005d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a1b      	ldr	r2, [pc, #108]	@ (8005dac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d101      	bne.n	8005d48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005d44:	2301      	movs	r3, #1
 8005d46:	e000      	b.n	8005d4a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005d48:	2300      	movs	r3, #0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00a      	beq.n	8005d64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	4b17      	ldr	r3, [pc, #92]	@ (8005db0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005d52:	4413      	add	r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	461a      	mov	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a15      	ldr	r2, [pc, #84]	@ (8005db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005d60:	671a      	str	r2, [r3, #112]	@ 0x70
 8005d62:	e009      	b.n	8005d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	4b14      	ldr	r3, [pc, #80]	@ (8005db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005d68:	4413      	add	r3, r2
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a11      	ldr	r2, [pc, #68]	@ (8005dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005d76:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	409a      	lsls	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005d84:	bf00      	nop
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	58025408 	.word	0x58025408
 8005d94:	5802541c 	.word	0x5802541c
 8005d98:	58025430 	.word	0x58025430
 8005d9c:	58025444 	.word	0x58025444
 8005da0:	58025458 	.word	0x58025458
 8005da4:	5802546c 	.word	0x5802546c
 8005da8:	58025480 	.word	0x58025480
 8005dac:	58025494 	.word	0x58025494
 8005db0:	1600963f 	.word	0x1600963f
 8005db4:	58025940 	.word	0x58025940
 8005db8:	1000823f 	.word	0x1000823f
 8005dbc:	40020940 	.word	0x40020940

08005dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b089      	sub	sp, #36	@ 0x24
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005dce:	4b89      	ldr	r3, [pc, #548]	@ (8005ff4 <HAL_GPIO_Init+0x234>)
 8005dd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005dd2:	e194      	b.n	80060fe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	2101      	movs	r1, #1
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8005de0:	4013      	ands	r3, r2
 8005de2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	f000 8186 	beq.w	80060f8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f003 0303 	and.w	r3, r3, #3
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d005      	beq.n	8005e04 <HAL_GPIO_Init+0x44>
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f003 0303 	and.w	r3, r3, #3
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d130      	bne.n	8005e66 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	005b      	lsls	r3, r3, #1
 8005e0e:	2203      	movs	r2, #3
 8005e10:	fa02 f303 	lsl.w	r3, r2, r3
 8005e14:	43db      	mvns	r3, r3
 8005e16:	69ba      	ldr	r2, [r7, #24]
 8005e18:	4013      	ands	r3, r2
 8005e1a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	68da      	ldr	r2, [r3, #12]
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	005b      	lsls	r3, r3, #1
 8005e24:	fa02 f303 	lsl.w	r3, r2, r3
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e42:	43db      	mvns	r3, r3
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	4013      	ands	r3, r2
 8005e48:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	091b      	lsrs	r3, r3, #4
 8005e50:	f003 0201 	and.w	r2, r3, #1
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	fa02 f303 	lsl.w	r3, r2, r3
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f003 0303 	and.w	r3, r3, #3
 8005e6e:	2b03      	cmp	r3, #3
 8005e70:	d017      	beq.n	8005ea2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	005b      	lsls	r3, r3, #1
 8005e7c:	2203      	movs	r2, #3
 8005e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e82:	43db      	mvns	r3, r3
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	4013      	ands	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	689a      	ldr	r2, [r3, #8]
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	005b      	lsls	r3, r3, #1
 8005e92:	fa02 f303 	lsl.w	r3, r2, r3
 8005e96:	69ba      	ldr	r2, [r7, #24]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	69ba      	ldr	r2, [r7, #24]
 8005ea0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	f003 0303 	and.w	r3, r3, #3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d123      	bne.n	8005ef6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	08da      	lsrs	r2, r3, #3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	3208      	adds	r2, #8
 8005eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	f003 0307 	and.w	r3, r3, #7
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	220f      	movs	r2, #15
 8005ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eca:	43db      	mvns	r3, r3
 8005ecc:	69ba      	ldr	r2, [r7, #24]
 8005ece:	4013      	ands	r3, r2
 8005ed0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	691a      	ldr	r2, [r3, #16]
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee2:	69ba      	ldr	r2, [r7, #24]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	08da      	lsrs	r2, r3, #3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	3208      	adds	r2, #8
 8005ef0:	69b9      	ldr	r1, [r7, #24]
 8005ef2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	005b      	lsls	r3, r3, #1
 8005f00:	2203      	movs	r2, #3
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	43db      	mvns	r3, r3
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	f003 0203 	and.w	r2, r3, #3
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	005b      	lsls	r3, r3, #1
 8005f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1e:	69ba      	ldr	r2, [r7, #24]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 80e0 	beq.w	80060f8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f38:	4b2f      	ldr	r3, [pc, #188]	@ (8005ff8 <HAL_GPIO_Init+0x238>)
 8005f3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f3e:	4a2e      	ldr	r2, [pc, #184]	@ (8005ff8 <HAL_GPIO_Init+0x238>)
 8005f40:	f043 0302 	orr.w	r3, r3, #2
 8005f44:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005f48:	4b2b      	ldr	r3, [pc, #172]	@ (8005ff8 <HAL_GPIO_Init+0x238>)
 8005f4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f56:	4a29      	ldr	r2, [pc, #164]	@ (8005ffc <HAL_GPIO_Init+0x23c>)
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	089b      	lsrs	r3, r3, #2
 8005f5c:	3302      	adds	r3, #2
 8005f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	f003 0303 	and.w	r3, r3, #3
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	220f      	movs	r2, #15
 8005f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f72:	43db      	mvns	r3, r3
 8005f74:	69ba      	ldr	r2, [r7, #24]
 8005f76:	4013      	ands	r3, r2
 8005f78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a20      	ldr	r2, [pc, #128]	@ (8006000 <HAL_GPIO_Init+0x240>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d052      	beq.n	8006028 <HAL_GPIO_Init+0x268>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a1f      	ldr	r2, [pc, #124]	@ (8006004 <HAL_GPIO_Init+0x244>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d031      	beq.n	8005fee <HAL_GPIO_Init+0x22e>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a1e      	ldr	r2, [pc, #120]	@ (8006008 <HAL_GPIO_Init+0x248>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d02b      	beq.n	8005fea <HAL_GPIO_Init+0x22a>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a1d      	ldr	r2, [pc, #116]	@ (800600c <HAL_GPIO_Init+0x24c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d025      	beq.n	8005fe6 <HAL_GPIO_Init+0x226>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8006010 <HAL_GPIO_Init+0x250>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d01f      	beq.n	8005fe2 <HAL_GPIO_Init+0x222>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8006014 <HAL_GPIO_Init+0x254>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d019      	beq.n	8005fde <HAL_GPIO_Init+0x21e>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a1a      	ldr	r2, [pc, #104]	@ (8006018 <HAL_GPIO_Init+0x258>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d013      	beq.n	8005fda <HAL_GPIO_Init+0x21a>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a19      	ldr	r2, [pc, #100]	@ (800601c <HAL_GPIO_Init+0x25c>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d00d      	beq.n	8005fd6 <HAL_GPIO_Init+0x216>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a18      	ldr	r2, [pc, #96]	@ (8006020 <HAL_GPIO_Init+0x260>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d007      	beq.n	8005fd2 <HAL_GPIO_Init+0x212>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a17      	ldr	r2, [pc, #92]	@ (8006024 <HAL_GPIO_Init+0x264>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d101      	bne.n	8005fce <HAL_GPIO_Init+0x20e>
 8005fca:	2309      	movs	r3, #9
 8005fcc:	e02d      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fce:	230a      	movs	r3, #10
 8005fd0:	e02b      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fd2:	2308      	movs	r3, #8
 8005fd4:	e029      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fd6:	2307      	movs	r3, #7
 8005fd8:	e027      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fda:	2306      	movs	r3, #6
 8005fdc:	e025      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fde:	2305      	movs	r3, #5
 8005fe0:	e023      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fe2:	2304      	movs	r3, #4
 8005fe4:	e021      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e01f      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e01d      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e01b      	b.n	800602a <HAL_GPIO_Init+0x26a>
 8005ff2:	bf00      	nop
 8005ff4:	58000080 	.word	0x58000080
 8005ff8:	58024400 	.word	0x58024400
 8005ffc:	58000400 	.word	0x58000400
 8006000:	58020000 	.word	0x58020000
 8006004:	58020400 	.word	0x58020400
 8006008:	58020800 	.word	0x58020800
 800600c:	58020c00 	.word	0x58020c00
 8006010:	58021000 	.word	0x58021000
 8006014:	58021400 	.word	0x58021400
 8006018:	58021800 	.word	0x58021800
 800601c:	58021c00 	.word	0x58021c00
 8006020:	58022000 	.word	0x58022000
 8006024:	58022400 	.word	0x58022400
 8006028:	2300      	movs	r3, #0
 800602a:	69fa      	ldr	r2, [r7, #28]
 800602c:	f002 0203 	and.w	r2, r2, #3
 8006030:	0092      	lsls	r2, r2, #2
 8006032:	4093      	lsls	r3, r2
 8006034:	69ba      	ldr	r2, [r7, #24]
 8006036:	4313      	orrs	r3, r2
 8006038:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800603a:	4938      	ldr	r1, [pc, #224]	@ (800611c <HAL_GPIO_Init+0x35c>)
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	089b      	lsrs	r3, r3, #2
 8006040:	3302      	adds	r3, #2
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	43db      	mvns	r3, r3
 8006054:	69ba      	ldr	r2, [r7, #24]
 8006056:	4013      	ands	r3, r2
 8006058:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006066:	69ba      	ldr	r2, [r7, #24]
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	4313      	orrs	r3, r2
 800606c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800606e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	43db      	mvns	r3, r3
 8006082:	69ba      	ldr	r2, [r7, #24]
 8006084:	4013      	ands	r3, r2
 8006086:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d003      	beq.n	800609c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006094:	69ba      	ldr	r2, [r7, #24]
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	4313      	orrs	r3, r2
 800609a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800609c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	43db      	mvns	r3, r3
 80060ae:	69ba      	ldr	r2, [r7, #24]
 80060b0:	4013      	ands	r3, r2
 80060b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d003      	beq.n	80060c8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80060c0:	69ba      	ldr	r2, [r7, #24]
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	43db      	mvns	r3, r3
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	4013      	ands	r3, r2
 80060dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	69ba      	ldr	r2, [r7, #24]
 80060f6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	3301      	adds	r3, #1
 80060fc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	fa22 f303 	lsr.w	r3, r2, r3
 8006108:	2b00      	cmp	r3, #0
 800610a:	f47f ae63 	bne.w	8005dd4 <HAL_GPIO_Init+0x14>
  }
}
 800610e:	bf00      	nop
 8006110:	bf00      	nop
 8006112:	3724      	adds	r7, #36	@ 0x24
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr
 800611c:	58000400 	.word	0x58000400

08006120 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	460b      	mov	r3, r1
 800612a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	691a      	ldr	r2, [r3, #16]
 8006130:	887b      	ldrh	r3, [r7, #2]
 8006132:	4013      	ands	r3, r2
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006138:	2301      	movs	r3, #1
 800613a:	73fb      	strb	r3, [r7, #15]
 800613c:	e001      	b.n	8006142 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800613e:	2300      	movs	r3, #0
 8006140:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006142:	7bfb      	ldrb	r3, [r7, #15]
}
 8006144:	4618      	mov	r0, r3
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	460b      	mov	r3, r1
 800615a:	807b      	strh	r3, [r7, #2]
 800615c:	4613      	mov	r3, r2
 800615e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006160:	787b      	ldrb	r3, [r7, #1]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006166:	887a      	ldrh	r2, [r7, #2]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800616c:	e003      	b.n	8006176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800616e:	887b      	ldrh	r3, [r7, #2]
 8006170:	041a      	lsls	r2, r3, #16
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	619a      	str	r2, [r3, #24]
}
 8006176:	bf00      	nop
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr

08006182 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b082      	sub	sp, #8
 8006186:	af00      	add	r7, sp, #0
 8006188:	4603      	mov	r3, r0
 800618a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800618c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006190:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006194:	88fb      	ldrh	r3, [r7, #6]
 8006196:	4013      	ands	r3, r2
 8006198:	2b00      	cmp	r3, #0
 800619a:	d008      	beq.n	80061ae <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800619c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061a0:	88fb      	ldrh	r3, [r7, #6]
 80061a2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80061a6:	88fb      	ldrh	r3, [r7, #6]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7fb fa01 	bl	80015b0 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80061ae:	bf00      	nop
 80061b0:	3708      	adds	r7, #8
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
	...

080061b8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80061c0:	4b19      	ldr	r3, [pc, #100]	@ (8006228 <HAL_PWREx_ConfigSupply+0x70>)
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	f003 0304 	and.w	r3, r3, #4
 80061c8:	2b04      	cmp	r3, #4
 80061ca:	d00a      	beq.n	80061e2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80061cc:	4b16      	ldr	r3, [pc, #88]	@ (8006228 <HAL_PWREx_ConfigSupply+0x70>)
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	f003 0307 	and.w	r3, r3, #7
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d001      	beq.n	80061de <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e01f      	b.n	800621e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80061de:	2300      	movs	r3, #0
 80061e0:	e01d      	b.n	800621e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80061e2:	4b11      	ldr	r3, [pc, #68]	@ (8006228 <HAL_PWREx_ConfigSupply+0x70>)
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	f023 0207 	bic.w	r2, r3, #7
 80061ea:	490f      	ldr	r1, [pc, #60]	@ (8006228 <HAL_PWREx_ConfigSupply+0x70>)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80061f2:	f7fc fdd9 	bl	8002da8 <HAL_GetTick>
 80061f6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80061f8:	e009      	b.n	800620e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80061fa:	f7fc fdd5 	bl	8002da8 <HAL_GetTick>
 80061fe:	4602      	mov	r2, r0
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	1ad3      	subs	r3, r2, r3
 8006204:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006208:	d901      	bls.n	800620e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e007      	b.n	800621e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800620e:	4b06      	ldr	r3, [pc, #24]	@ (8006228 <HAL_PWREx_ConfigSupply+0x70>)
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006216:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800621a:	d1ee      	bne.n	80061fa <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	58024800 	.word	0x58024800

0800622c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b08c      	sub	sp, #48	@ 0x30
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d102      	bne.n	8006240 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	f000 bc48 	b.w	8006ad0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0301 	and.w	r3, r3, #1
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 8088 	beq.w	800635e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800624e:	4b99      	ldr	r3, [pc, #612]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006256:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006258:	4b96      	ldr	r3, [pc, #600]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800625a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800625c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800625e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006260:	2b10      	cmp	r3, #16
 8006262:	d007      	beq.n	8006274 <HAL_RCC_OscConfig+0x48>
 8006264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006266:	2b18      	cmp	r3, #24
 8006268:	d111      	bne.n	800628e <HAL_RCC_OscConfig+0x62>
 800626a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800626c:	f003 0303 	and.w	r3, r3, #3
 8006270:	2b02      	cmp	r3, #2
 8006272:	d10c      	bne.n	800628e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006274:	4b8f      	ldr	r3, [pc, #572]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800627c:	2b00      	cmp	r3, #0
 800627e:	d06d      	beq.n	800635c <HAL_RCC_OscConfig+0x130>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d169      	bne.n	800635c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	f000 bc21 	b.w	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006296:	d106      	bne.n	80062a6 <HAL_RCC_OscConfig+0x7a>
 8006298:	4b86      	ldr	r3, [pc, #536]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a85      	ldr	r2, [pc, #532]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800629e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062a2:	6013      	str	r3, [r2, #0]
 80062a4:	e02e      	b.n	8006304 <HAL_RCC_OscConfig+0xd8>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10c      	bne.n	80062c8 <HAL_RCC_OscConfig+0x9c>
 80062ae:	4b81      	ldr	r3, [pc, #516]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a80      	ldr	r2, [pc, #512]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062b8:	6013      	str	r3, [r2, #0]
 80062ba:	4b7e      	ldr	r3, [pc, #504]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a7d      	ldr	r2, [pc, #500]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	e01d      	b.n	8006304 <HAL_RCC_OscConfig+0xd8>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062d0:	d10c      	bne.n	80062ec <HAL_RCC_OscConfig+0xc0>
 80062d2:	4b78      	ldr	r3, [pc, #480]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a77      	ldr	r2, [pc, #476]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	4b75      	ldr	r3, [pc, #468]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a74      	ldr	r2, [pc, #464]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062e8:	6013      	str	r3, [r2, #0]
 80062ea:	e00b      	b.n	8006304 <HAL_RCC_OscConfig+0xd8>
 80062ec:	4b71      	ldr	r3, [pc, #452]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a70      	ldr	r2, [pc, #448]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062f6:	6013      	str	r3, [r2, #0]
 80062f8:	4b6e      	ldr	r3, [pc, #440]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a6d      	ldr	r2, [pc, #436]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80062fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d013      	beq.n	8006334 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800630c:	f7fc fd4c 	bl	8002da8 <HAL_GetTick>
 8006310:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006312:	e008      	b.n	8006326 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006314:	f7fc fd48 	bl	8002da8 <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	2b64      	cmp	r3, #100	@ 0x64
 8006320:	d901      	bls.n	8006326 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e3d4      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006326:	4b63      	ldr	r3, [pc, #396]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d0f0      	beq.n	8006314 <HAL_RCC_OscConfig+0xe8>
 8006332:	e014      	b.n	800635e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006334:	f7fc fd38 	bl	8002da8 <HAL_GetTick>
 8006338:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800633a:	e008      	b.n	800634e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800633c:	f7fc fd34 	bl	8002da8 <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	2b64      	cmp	r3, #100	@ 0x64
 8006348:	d901      	bls.n	800634e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e3c0      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800634e:	4b59      	ldr	r3, [pc, #356]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1f0      	bne.n	800633c <HAL_RCC_OscConfig+0x110>
 800635a:	e000      	b.n	800635e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800635c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0302 	and.w	r3, r3, #2
 8006366:	2b00      	cmp	r3, #0
 8006368:	f000 80ca 	beq.w	8006500 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800636c:	4b51      	ldr	r3, [pc, #324]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006374:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006376:	4b4f      	ldr	r3, [pc, #316]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800637c:	6a3b      	ldr	r3, [r7, #32]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d007      	beq.n	8006392 <HAL_RCC_OscConfig+0x166>
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	2b18      	cmp	r3, #24
 8006386:	d156      	bne.n	8006436 <HAL_RCC_OscConfig+0x20a>
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	f003 0303 	and.w	r3, r3, #3
 800638e:	2b00      	cmp	r3, #0
 8006390:	d151      	bne.n	8006436 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006392:	4b48      	ldr	r3, [pc, #288]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0304 	and.w	r3, r3, #4
 800639a:	2b00      	cmp	r3, #0
 800639c:	d005      	beq.n	80063aa <HAL_RCC_OscConfig+0x17e>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e392      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80063aa:	4b42      	ldr	r3, [pc, #264]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f023 0219 	bic.w	r2, r3, #25
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	493f      	ldr	r1, [pc, #252]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063bc:	f7fc fcf4 	bl	8002da8 <HAL_GetTick>
 80063c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063c2:	e008      	b.n	80063d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063c4:	f7fc fcf0 	bl	8002da8 <HAL_GetTick>
 80063c8:	4602      	mov	r2, r0
 80063ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d901      	bls.n	80063d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e37c      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063d6:	4b37      	ldr	r3, [pc, #220]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0304 	and.w	r3, r3, #4
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d0f0      	beq.n	80063c4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063e2:	f7fc fd11 	bl	8002e08 <HAL_GetREVID>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d817      	bhi.n	8006420 <HAL_RCC_OscConfig+0x1f4>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	691b      	ldr	r3, [r3, #16]
 80063f4:	2b40      	cmp	r3, #64	@ 0x40
 80063f6:	d108      	bne.n	800640a <HAL_RCC_OscConfig+0x1de>
 80063f8:	4b2e      	ldr	r3, [pc, #184]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006400:	4a2c      	ldr	r2, [pc, #176]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006402:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006406:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006408:	e07a      	b.n	8006500 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800640a:	4b2a      	ldr	r3, [pc, #168]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	031b      	lsls	r3, r3, #12
 8006418:	4926      	ldr	r1, [pc, #152]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800641a:	4313      	orrs	r3, r2
 800641c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800641e:	e06f      	b.n	8006500 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006420:	4b24      	ldr	r3, [pc, #144]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	061b      	lsls	r3, r3, #24
 800642e:	4921      	ldr	r1, [pc, #132]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006430:	4313      	orrs	r3, r2
 8006432:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006434:	e064      	b.n	8006500 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d047      	beq.n	80064ce <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800643e:	4b1d      	ldr	r3, [pc, #116]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f023 0219 	bic.w	r2, r3, #25
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	491a      	ldr	r1, [pc, #104]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800644c:	4313      	orrs	r3, r2
 800644e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006450:	f7fc fcaa 	bl	8002da8 <HAL_GetTick>
 8006454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006456:	e008      	b.n	800646a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006458:	f7fc fca6 	bl	8002da8 <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	2b02      	cmp	r3, #2
 8006464:	d901      	bls.n	800646a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e332      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800646a:	4b12      	ldr	r3, [pc, #72]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0304 	and.w	r3, r3, #4
 8006472:	2b00      	cmp	r3, #0
 8006474:	d0f0      	beq.n	8006458 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006476:	f7fc fcc7 	bl	8002e08 <HAL_GetREVID>
 800647a:	4603      	mov	r3, r0
 800647c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006480:	4293      	cmp	r3, r2
 8006482:	d819      	bhi.n	80064b8 <HAL_RCC_OscConfig+0x28c>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	2b40      	cmp	r3, #64	@ 0x40
 800648a:	d108      	bne.n	800649e <HAL_RCC_OscConfig+0x272>
 800648c:	4b09      	ldr	r3, [pc, #36]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006494:	4a07      	ldr	r2, [pc, #28]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 8006496:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800649a:	6053      	str	r3, [r2, #4]
 800649c:	e030      	b.n	8006500 <HAL_RCC_OscConfig+0x2d4>
 800649e:	4b05      	ldr	r3, [pc, #20]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	031b      	lsls	r3, r3, #12
 80064ac:	4901      	ldr	r1, [pc, #4]	@ (80064b4 <HAL_RCC_OscConfig+0x288>)
 80064ae:	4313      	orrs	r3, r2
 80064b0:	604b      	str	r3, [r1, #4]
 80064b2:	e025      	b.n	8006500 <HAL_RCC_OscConfig+0x2d4>
 80064b4:	58024400 	.word	0x58024400
 80064b8:	4b9a      	ldr	r3, [pc, #616]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	061b      	lsls	r3, r3, #24
 80064c6:	4997      	ldr	r1, [pc, #604]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80064c8:	4313      	orrs	r3, r2
 80064ca:	604b      	str	r3, [r1, #4]
 80064cc:	e018      	b.n	8006500 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064ce:	4b95      	ldr	r3, [pc, #596]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a94      	ldr	r2, [pc, #592]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80064d4:	f023 0301 	bic.w	r3, r3, #1
 80064d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064da:	f7fc fc65 	bl	8002da8 <HAL_GetTick>
 80064de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064e0:	e008      	b.n	80064f4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064e2:	f7fc fc61 	bl	8002da8 <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d901      	bls.n	80064f4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e2ed      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064f4:	4b8b      	ldr	r3, [pc, #556]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 0304 	and.w	r3, r3, #4
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1f0      	bne.n	80064e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 0310 	and.w	r3, r3, #16
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 80a9 	beq.w	8006660 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800650e:	4b85      	ldr	r3, [pc, #532]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006516:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006518:	4b82      	ldr	r3, [pc, #520]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 800651a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	2b08      	cmp	r3, #8
 8006522:	d007      	beq.n	8006534 <HAL_RCC_OscConfig+0x308>
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	2b18      	cmp	r3, #24
 8006528:	d13a      	bne.n	80065a0 <HAL_RCC_OscConfig+0x374>
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	f003 0303 	and.w	r3, r3, #3
 8006530:	2b01      	cmp	r3, #1
 8006532:	d135      	bne.n	80065a0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006534:	4b7b      	ldr	r3, [pc, #492]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800653c:	2b00      	cmp	r3, #0
 800653e:	d005      	beq.n	800654c <HAL_RCC_OscConfig+0x320>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	69db      	ldr	r3, [r3, #28]
 8006544:	2b80      	cmp	r3, #128	@ 0x80
 8006546:	d001      	beq.n	800654c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e2c1      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800654c:	f7fc fc5c 	bl	8002e08 <HAL_GetREVID>
 8006550:	4603      	mov	r3, r0
 8006552:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006556:	4293      	cmp	r3, r2
 8006558:	d817      	bhi.n	800658a <HAL_RCC_OscConfig+0x35e>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	2b20      	cmp	r3, #32
 8006560:	d108      	bne.n	8006574 <HAL_RCC_OscConfig+0x348>
 8006562:	4b70      	ldr	r3, [pc, #448]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800656a:	4a6e      	ldr	r2, [pc, #440]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 800656c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006570:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006572:	e075      	b.n	8006660 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006574:	4b6b      	ldr	r3, [pc, #428]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a1b      	ldr	r3, [r3, #32]
 8006580:	069b      	lsls	r3, r3, #26
 8006582:	4968      	ldr	r1, [pc, #416]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006584:	4313      	orrs	r3, r2
 8006586:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006588:	e06a      	b.n	8006660 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800658a:	4b66      	ldr	r3, [pc, #408]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	061b      	lsls	r3, r3, #24
 8006598:	4962      	ldr	r1, [pc, #392]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 800659a:	4313      	orrs	r3, r2
 800659c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800659e:	e05f      	b.n	8006660 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	69db      	ldr	r3, [r3, #28]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d042      	beq.n	800662e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80065a8:	4b5e      	ldr	r3, [pc, #376]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a5d      	ldr	r2, [pc, #372]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80065ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b4:	f7fc fbf8 	bl	8002da8 <HAL_GetTick>
 80065b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065ba:	e008      	b.n	80065ce <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80065bc:	f7fc fbf4 	bl	8002da8 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d901      	bls.n	80065ce <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e280      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065ce:	4b55      	ldr	r3, [pc, #340]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d0f0      	beq.n	80065bc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065da:	f7fc fc15 	bl	8002e08 <HAL_GetREVID>
 80065de:	4603      	mov	r3, r0
 80065e0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d817      	bhi.n	8006618 <HAL_RCC_OscConfig+0x3ec>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	2b20      	cmp	r3, #32
 80065ee:	d108      	bne.n	8006602 <HAL_RCC_OscConfig+0x3d6>
 80065f0:	4b4c      	ldr	r3, [pc, #304]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80065f8:	4a4a      	ldr	r2, [pc, #296]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80065fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065fe:	6053      	str	r3, [r2, #4]
 8006600:	e02e      	b.n	8006660 <HAL_RCC_OscConfig+0x434>
 8006602:	4b48      	ldr	r3, [pc, #288]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	069b      	lsls	r3, r3, #26
 8006610:	4944      	ldr	r1, [pc, #272]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006612:	4313      	orrs	r3, r2
 8006614:	604b      	str	r3, [r1, #4]
 8006616:	e023      	b.n	8006660 <HAL_RCC_OscConfig+0x434>
 8006618:	4b42      	ldr	r3, [pc, #264]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a1b      	ldr	r3, [r3, #32]
 8006624:	061b      	lsls	r3, r3, #24
 8006626:	493f      	ldr	r1, [pc, #252]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006628:	4313      	orrs	r3, r2
 800662a:	60cb      	str	r3, [r1, #12]
 800662c:	e018      	b.n	8006660 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800662e:	4b3d      	ldr	r3, [pc, #244]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a3c      	ldr	r2, [pc, #240]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006634:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800663a:	f7fc fbb5 	bl	8002da8 <HAL_GetTick>
 800663e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006640:	e008      	b.n	8006654 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006642:	f7fc fbb1 	bl	8002da8 <HAL_GetTick>
 8006646:	4602      	mov	r2, r0
 8006648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664a:	1ad3      	subs	r3, r2, r3
 800664c:	2b02      	cmp	r3, #2
 800664e:	d901      	bls.n	8006654 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006650:	2303      	movs	r3, #3
 8006652:	e23d      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006654:	4b33      	ldr	r3, [pc, #204]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1f0      	bne.n	8006642 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0308 	and.w	r3, r3, #8
 8006668:	2b00      	cmp	r3, #0
 800666a:	d036      	beq.n	80066da <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	695b      	ldr	r3, [r3, #20]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d019      	beq.n	80066a8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006674:	4b2b      	ldr	r3, [pc, #172]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006676:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006678:	4a2a      	ldr	r2, [pc, #168]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 800667a:	f043 0301 	orr.w	r3, r3, #1
 800667e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006680:	f7fc fb92 	bl	8002da8 <HAL_GetTick>
 8006684:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006686:	e008      	b.n	800669a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006688:	f7fc fb8e 	bl	8002da8 <HAL_GetTick>
 800668c:	4602      	mov	r2, r0
 800668e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	2b02      	cmp	r3, #2
 8006694:	d901      	bls.n	800669a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	e21a      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800669a:	4b22      	ldr	r3, [pc, #136]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 800669c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d0f0      	beq.n	8006688 <HAL_RCC_OscConfig+0x45c>
 80066a6:	e018      	b.n	80066da <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066a8:	4b1e      	ldr	r3, [pc, #120]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80066aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80066ae:	f023 0301 	bic.w	r3, r3, #1
 80066b2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b4:	f7fc fb78 	bl	8002da8 <HAL_GetTick>
 80066b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80066ba:	e008      	b.n	80066ce <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066bc:	f7fc fb74 	bl	8002da8 <HAL_GetTick>
 80066c0:	4602      	mov	r2, r0
 80066c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d901      	bls.n	80066ce <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80066ca:	2303      	movs	r3, #3
 80066cc:	e200      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80066ce:	4b15      	ldr	r3, [pc, #84]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80066d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066d2:	f003 0302 	and.w	r3, r3, #2
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1f0      	bne.n	80066bc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f003 0320 	and.w	r3, r3, #32
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d039      	beq.n	800675a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d01c      	beq.n	8006728 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80066ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 80066f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80066f8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066fa:	f7fc fb55 	bl	8002da8 <HAL_GetTick>
 80066fe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006700:	e008      	b.n	8006714 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006702:	f7fc fb51 	bl	8002da8 <HAL_GetTick>
 8006706:	4602      	mov	r2, r0
 8006708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	2b02      	cmp	r3, #2
 800670e:	d901      	bls.n	8006714 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e1dd      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006714:	4b03      	ldr	r3, [pc, #12]	@ (8006724 <HAL_RCC_OscConfig+0x4f8>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800671c:	2b00      	cmp	r3, #0
 800671e:	d0f0      	beq.n	8006702 <HAL_RCC_OscConfig+0x4d6>
 8006720:	e01b      	b.n	800675a <HAL_RCC_OscConfig+0x52e>
 8006722:	bf00      	nop
 8006724:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006728:	4b9b      	ldr	r3, [pc, #620]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a9a      	ldr	r2, [pc, #616]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800672e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006732:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006734:	f7fc fb38 	bl	8002da8 <HAL_GetTick>
 8006738:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800673a:	e008      	b.n	800674e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800673c:	f7fc fb34 	bl	8002da8 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	2b02      	cmp	r3, #2
 8006748:	d901      	bls.n	800674e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e1c0      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800674e:	4b92      	ldr	r3, [pc, #584]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1f0      	bne.n	800673c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 0304 	and.w	r3, r3, #4
 8006762:	2b00      	cmp	r3, #0
 8006764:	f000 8081 	beq.w	800686a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006768:	4b8c      	ldr	r3, [pc, #560]	@ (800699c <HAL_RCC_OscConfig+0x770>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a8b      	ldr	r2, [pc, #556]	@ (800699c <HAL_RCC_OscConfig+0x770>)
 800676e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006772:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006774:	f7fc fb18 	bl	8002da8 <HAL_GetTick>
 8006778:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800677a:	e008      	b.n	800678e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800677c:	f7fc fb14 	bl	8002da8 <HAL_GetTick>
 8006780:	4602      	mov	r2, r0
 8006782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	2b64      	cmp	r3, #100	@ 0x64
 8006788:	d901      	bls.n	800678e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e1a0      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800678e:	4b83      	ldr	r3, [pc, #524]	@ (800699c <HAL_RCC_OscConfig+0x770>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006796:	2b00      	cmp	r3, #0
 8006798:	d0f0      	beq.n	800677c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d106      	bne.n	80067b0 <HAL_RCC_OscConfig+0x584>
 80067a2:	4b7d      	ldr	r3, [pc, #500]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067a6:	4a7c      	ldr	r2, [pc, #496]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067a8:	f043 0301 	orr.w	r3, r3, #1
 80067ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80067ae:	e02d      	b.n	800680c <HAL_RCC_OscConfig+0x5e0>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10c      	bne.n	80067d2 <HAL_RCC_OscConfig+0x5a6>
 80067b8:	4b77      	ldr	r3, [pc, #476]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067bc:	4a76      	ldr	r2, [pc, #472]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067be:	f023 0301 	bic.w	r3, r3, #1
 80067c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80067c4:	4b74      	ldr	r3, [pc, #464]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c8:	4a73      	ldr	r2, [pc, #460]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067ca:	f023 0304 	bic.w	r3, r3, #4
 80067ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80067d0:	e01c      	b.n	800680c <HAL_RCC_OscConfig+0x5e0>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	2b05      	cmp	r3, #5
 80067d8:	d10c      	bne.n	80067f4 <HAL_RCC_OscConfig+0x5c8>
 80067da:	4b6f      	ldr	r3, [pc, #444]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067de:	4a6e      	ldr	r2, [pc, #440]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067e0:	f043 0304 	orr.w	r3, r3, #4
 80067e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80067e6:	4b6c      	ldr	r3, [pc, #432]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ea:	4a6b      	ldr	r2, [pc, #428]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067ec:	f043 0301 	orr.w	r3, r3, #1
 80067f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80067f2:	e00b      	b.n	800680c <HAL_RCC_OscConfig+0x5e0>
 80067f4:	4b68      	ldr	r3, [pc, #416]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067f8:	4a67      	ldr	r2, [pc, #412]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80067fa:	f023 0301 	bic.w	r3, r3, #1
 80067fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006800:	4b65      	ldr	r3, [pc, #404]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006804:	4a64      	ldr	r2, [pc, #400]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006806:	f023 0304 	bic.w	r3, r3, #4
 800680a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d015      	beq.n	8006840 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006814:	f7fc fac8 	bl	8002da8 <HAL_GetTick>
 8006818:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800681a:	e00a      	b.n	8006832 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800681c:	f7fc fac4 	bl	8002da8 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800682a:	4293      	cmp	r3, r2
 800682c:	d901      	bls.n	8006832 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e14e      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006832:	4b59      	ldr	r3, [pc, #356]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006836:	f003 0302 	and.w	r3, r3, #2
 800683a:	2b00      	cmp	r3, #0
 800683c:	d0ee      	beq.n	800681c <HAL_RCC_OscConfig+0x5f0>
 800683e:	e014      	b.n	800686a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006840:	f7fc fab2 	bl	8002da8 <HAL_GetTick>
 8006844:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006846:	e00a      	b.n	800685e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006848:	f7fc faae 	bl	8002da8 <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006856:	4293      	cmp	r3, r2
 8006858:	d901      	bls.n	800685e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800685a:	2303      	movs	r3, #3
 800685c:	e138      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800685e:	4b4e      	ldr	r3, [pc, #312]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1ee      	bne.n	8006848 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686e:	2b00      	cmp	r3, #0
 8006870:	f000 812d 	beq.w	8006ace <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006874:	4b48      	ldr	r3, [pc, #288]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800687c:	2b18      	cmp	r3, #24
 800687e:	f000 80bd 	beq.w	80069fc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006886:	2b02      	cmp	r3, #2
 8006888:	f040 809e 	bne.w	80069c8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800688c:	4b42      	ldr	r3, [pc, #264]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a41      	ldr	r2, [pc, #260]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006892:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006898:	f7fc fa86 	bl	8002da8 <HAL_GetTick>
 800689c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800689e:	e008      	b.n	80068b2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068a0:	f7fc fa82 	bl	8002da8 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d901      	bls.n	80068b2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	e10e      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80068b2:	4b39      	ldr	r3, [pc, #228]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1f0      	bne.n	80068a0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068be:	4b36      	ldr	r3, [pc, #216]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80068c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80068c2:	4b37      	ldr	r3, [pc, #220]	@ (80069a0 <HAL_RCC_OscConfig+0x774>)
 80068c4:	4013      	ands	r3, r2
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80068ce:	0112      	lsls	r2, r2, #4
 80068d0:	430a      	orrs	r2, r1
 80068d2:	4931      	ldr	r1, [pc, #196]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 80068d4:	4313      	orrs	r3, r2
 80068d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068dc:	3b01      	subs	r3, #1
 80068de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068e6:	3b01      	subs	r3, #1
 80068e8:	025b      	lsls	r3, r3, #9
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	431a      	orrs	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f2:	3b01      	subs	r3, #1
 80068f4:	041b      	lsls	r3, r3, #16
 80068f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80068fa:	431a      	orrs	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006900:	3b01      	subs	r3, #1
 8006902:	061b      	lsls	r3, r3, #24
 8006904:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006908:	4923      	ldr	r1, [pc, #140]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800690a:	4313      	orrs	r3, r2
 800690c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800690e:	4b22      	ldr	r3, [pc, #136]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006912:	4a21      	ldr	r2, [pc, #132]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006914:	f023 0301 	bic.w	r3, r3, #1
 8006918:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800691a:	4b1f      	ldr	r3, [pc, #124]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800691c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800691e:	4b21      	ldr	r3, [pc, #132]	@ (80069a4 <HAL_RCC_OscConfig+0x778>)
 8006920:	4013      	ands	r3, r2
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006926:	00d2      	lsls	r2, r2, #3
 8006928:	491b      	ldr	r1, [pc, #108]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800692a:	4313      	orrs	r3, r2
 800692c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800692e:	4b1a      	ldr	r3, [pc, #104]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006932:	f023 020c 	bic.w	r2, r3, #12
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693a:	4917      	ldr	r1, [pc, #92]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800693c:	4313      	orrs	r3, r2
 800693e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006940:	4b15      	ldr	r3, [pc, #84]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006944:	f023 0202 	bic.w	r2, r3, #2
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800694c:	4912      	ldr	r1, [pc, #72]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800694e:	4313      	orrs	r3, r2
 8006950:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006952:	4b11      	ldr	r3, [pc, #68]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006956:	4a10      	ldr	r2, [pc, #64]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800695c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800695e:	4b0e      	ldr	r3, [pc, #56]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006962:	4a0d      	ldr	r2, [pc, #52]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006968:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800696a:	4b0b      	ldr	r3, [pc, #44]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800696c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696e:	4a0a      	ldr	r2, [pc, #40]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006970:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006974:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006976:	4b08      	ldr	r3, [pc, #32]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800697a:	4a07      	ldr	r2, [pc, #28]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 800697c:	f043 0301 	orr.w	r3, r3, #1
 8006980:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006982:	4b05      	ldr	r3, [pc, #20]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a04      	ldr	r2, [pc, #16]	@ (8006998 <HAL_RCC_OscConfig+0x76c>)
 8006988:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800698c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800698e:	f7fc fa0b 	bl	8002da8 <HAL_GetTick>
 8006992:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006994:	e011      	b.n	80069ba <HAL_RCC_OscConfig+0x78e>
 8006996:	bf00      	nop
 8006998:	58024400 	.word	0x58024400
 800699c:	58024800 	.word	0x58024800
 80069a0:	fffffc0c 	.word	0xfffffc0c
 80069a4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069a8:	f7fc f9fe 	bl	8002da8 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d901      	bls.n	80069ba <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e08a      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80069ba:	4b47      	ldr	r3, [pc, #284]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d0f0      	beq.n	80069a8 <HAL_RCC_OscConfig+0x77c>
 80069c6:	e082      	b.n	8006ace <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069c8:	4b43      	ldr	r3, [pc, #268]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a42      	ldr	r2, [pc, #264]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 80069ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069d4:	f7fc f9e8 	bl	8002da8 <HAL_GetTick>
 80069d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069da:	e008      	b.n	80069ee <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069dc:	f7fc f9e4 	bl	8002da8 <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	d901      	bls.n	80069ee <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e070      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069ee:	4b3a      	ldr	r3, [pc, #232]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1f0      	bne.n	80069dc <HAL_RCC_OscConfig+0x7b0>
 80069fa:	e068      	b.n	8006ace <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80069fc:	4b36      	ldr	r3, [pc, #216]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 80069fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a00:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006a02:	4b35      	ldr	r3, [pc, #212]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 8006a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a06:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d031      	beq.n	8006a74 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	f003 0203 	and.w	r2, r3, #3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d12a      	bne.n	8006a74 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	091b      	lsrs	r3, r3, #4
 8006a22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d122      	bne.n	8006a74 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a38:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d11a      	bne.n	8006a74 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	0a5b      	lsrs	r3, r3, #9
 8006a42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a4a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d111      	bne.n	8006a74 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	0c1b      	lsrs	r3, r3, #16
 8006a54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d108      	bne.n	8006a74 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	0e1b      	lsrs	r3, r3, #24
 8006a66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a6e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d001      	beq.n	8006a78 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	e02b      	b.n	8006ad0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006a78:	4b17      	ldr	r3, [pc, #92]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 8006a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a7c:	08db      	lsrs	r3, r3, #3
 8006a7e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a82:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d01f      	beq.n	8006ace <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006a8e:	4b12      	ldr	r3, [pc, #72]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 8006a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a92:	4a11      	ldr	r2, [pc, #68]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 8006a94:	f023 0301 	bic.w	r3, r3, #1
 8006a98:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a9a:	f7fc f985 	bl	8002da8 <HAL_GetTick>
 8006a9e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006aa0:	bf00      	nop
 8006aa2:	f7fc f981 	bl	8002da8 <HAL_GetTick>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d0f9      	beq.n	8006aa2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006aae:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 8006ab0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8006adc <HAL_RCC_OscConfig+0x8b0>)
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006aba:	00d2      	lsls	r2, r2, #3
 8006abc:	4906      	ldr	r1, [pc, #24]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006ac2:	4b05      	ldr	r3, [pc, #20]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 8006ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac6:	4a04      	ldr	r2, [pc, #16]	@ (8006ad8 <HAL_RCC_OscConfig+0x8ac>)
 8006ac8:	f043 0301 	orr.w	r3, r3, #1
 8006acc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006ace:	2300      	movs	r3, #0
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3730      	adds	r7, #48	@ 0x30
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	58024400 	.word	0x58024400
 8006adc:	ffff0007 	.word	0xffff0007

08006ae0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d101      	bne.n	8006af4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e19c      	b.n	8006e2e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006af4:	4b8a      	ldr	r3, [pc, #552]	@ (8006d20 <HAL_RCC_ClockConfig+0x240>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 030f 	and.w	r3, r3, #15
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d910      	bls.n	8006b24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b02:	4b87      	ldr	r3, [pc, #540]	@ (8006d20 <HAL_RCC_ClockConfig+0x240>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f023 020f 	bic.w	r2, r3, #15
 8006b0a:	4985      	ldr	r1, [pc, #532]	@ (8006d20 <HAL_RCC_ClockConfig+0x240>)
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b12:	4b83      	ldr	r3, [pc, #524]	@ (8006d20 <HAL_RCC_ClockConfig+0x240>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 030f 	and.w	r3, r3, #15
 8006b1a:	683a      	ldr	r2, [r7, #0]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d001      	beq.n	8006b24 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e184      	b.n	8006e2e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d010      	beq.n	8006b52 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	691a      	ldr	r2, [r3, #16]
 8006b34:	4b7b      	ldr	r3, [pc, #492]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d908      	bls.n	8006b52 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006b40:	4b78      	ldr	r3, [pc, #480]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	4975      	ldr	r1, [pc, #468]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0308 	and.w	r3, r3, #8
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d010      	beq.n	8006b80 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	695a      	ldr	r2, [r3, #20]
 8006b62:	4b70      	ldr	r3, [pc, #448]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006b64:	69db      	ldr	r3, [r3, #28]
 8006b66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d908      	bls.n	8006b80 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006b6e:	4b6d      	ldr	r3, [pc, #436]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	695b      	ldr	r3, [r3, #20]
 8006b7a:	496a      	ldr	r1, [pc, #424]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0310 	and.w	r3, r3, #16
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d010      	beq.n	8006bae <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	699a      	ldr	r2, [r3, #24]
 8006b90:	4b64      	ldr	r3, [pc, #400]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006b92:	69db      	ldr	r3, [r3, #28]
 8006b94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d908      	bls.n	8006bae <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b9c:	4b61      	ldr	r3, [pc, #388]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	495e      	ldr	r1, [pc, #376]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006baa:	4313      	orrs	r3, r2
 8006bac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 0320 	and.w	r3, r3, #32
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d010      	beq.n	8006bdc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	69da      	ldr	r2, [r3, #28]
 8006bbe:	4b59      	ldr	r3, [pc, #356]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d908      	bls.n	8006bdc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006bca:	4b56      	ldr	r3, [pc, #344]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	69db      	ldr	r3, [r3, #28]
 8006bd6:	4953      	ldr	r1, [pc, #332]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 0302 	and.w	r3, r3, #2
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d010      	beq.n	8006c0a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68da      	ldr	r2, [r3, #12]
 8006bec:	4b4d      	ldr	r3, [pc, #308]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006bee:	699b      	ldr	r3, [r3, #24]
 8006bf0:	f003 030f 	and.w	r3, r3, #15
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d908      	bls.n	8006c0a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bf8:	4b4a      	ldr	r3, [pc, #296]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006bfa:	699b      	ldr	r3, [r3, #24]
 8006bfc:	f023 020f 	bic.w	r2, r3, #15
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	4947      	ldr	r1, [pc, #284]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d055      	beq.n	8006cc2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006c16:	4b43      	ldr	r3, [pc, #268]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	4940      	ldr	r1, [pc, #256]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c24:	4313      	orrs	r3, r2
 8006c26:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d107      	bne.n	8006c40 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c30:	4b3c      	ldr	r3, [pc, #240]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d121      	bne.n	8006c80 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e0f6      	b.n	8006e2e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	2b03      	cmp	r3, #3
 8006c46:	d107      	bne.n	8006c58 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c48:	4b36      	ldr	r3, [pc, #216]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d115      	bne.n	8006c80 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e0ea      	b.n	8006e2e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d107      	bne.n	8006c70 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c60:	4b30      	ldr	r3, [pc, #192]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d109      	bne.n	8006c80 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	e0de      	b.n	8006e2e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c70:	4b2c      	ldr	r3, [pc, #176]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 0304 	and.w	r3, r3, #4
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d101      	bne.n	8006c80 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e0d6      	b.n	8006e2e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c80:	4b28      	ldr	r3, [pc, #160]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	f023 0207 	bic.w	r2, r3, #7
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	4925      	ldr	r1, [pc, #148]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c92:	f7fc f889 	bl	8002da8 <HAL_GetTick>
 8006c96:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c98:	e00a      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c9a:	f7fc f885 	bl	8002da8 <HAL_GetTick>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d901      	bls.n	8006cb0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e0be      	b.n	8006e2e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	00db      	lsls	r3, r3, #3
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d1eb      	bne.n	8006c9a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0302 	and.w	r3, r3, #2
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d010      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	4b14      	ldr	r3, [pc, #80]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006cd4:	699b      	ldr	r3, [r3, #24]
 8006cd6:	f003 030f 	and.w	r3, r3, #15
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d208      	bcs.n	8006cf0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cde:	4b11      	ldr	r3, [pc, #68]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006ce0:	699b      	ldr	r3, [r3, #24]
 8006ce2:	f023 020f 	bic.w	r2, r3, #15
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	490e      	ldr	r1, [pc, #56]	@ (8006d24 <HAL_RCC_ClockConfig+0x244>)
 8006cec:	4313      	orrs	r3, r2
 8006cee:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8006d20 <HAL_RCC_ClockConfig+0x240>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 030f 	and.w	r3, r3, #15
 8006cf8:	683a      	ldr	r2, [r7, #0]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d214      	bcs.n	8006d28 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cfe:	4b08      	ldr	r3, [pc, #32]	@ (8006d20 <HAL_RCC_ClockConfig+0x240>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f023 020f 	bic.w	r2, r3, #15
 8006d06:	4906      	ldr	r1, [pc, #24]	@ (8006d20 <HAL_RCC_ClockConfig+0x240>)
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d0e:	4b04      	ldr	r3, [pc, #16]	@ (8006d20 <HAL_RCC_ClockConfig+0x240>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 030f 	and.w	r3, r3, #15
 8006d16:	683a      	ldr	r2, [r7, #0]
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d005      	beq.n	8006d28 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e086      	b.n	8006e2e <HAL_RCC_ClockConfig+0x34e>
 8006d20:	52002000 	.word	0x52002000
 8006d24:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0304 	and.w	r3, r3, #4
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d010      	beq.n	8006d56 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	691a      	ldr	r2, [r3, #16]
 8006d38:	4b3f      	ldr	r3, [pc, #252]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006d3a:	699b      	ldr	r3, [r3, #24]
 8006d3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d208      	bcs.n	8006d56 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006d44:	4b3c      	ldr	r3, [pc, #240]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006d46:	699b      	ldr	r3, [r3, #24]
 8006d48:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	4939      	ldr	r1, [pc, #228]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0308 	and.w	r3, r3, #8
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d010      	beq.n	8006d84 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	695a      	ldr	r2, [r3, #20]
 8006d66:	4b34      	ldr	r3, [pc, #208]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006d68:	69db      	ldr	r3, [r3, #28]
 8006d6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d208      	bcs.n	8006d84 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d72:	4b31      	ldr	r3, [pc, #196]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006d74:	69db      	ldr	r3, [r3, #28]
 8006d76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	492e      	ldr	r1, [pc, #184]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0310 	and.w	r3, r3, #16
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d010      	beq.n	8006db2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	699a      	ldr	r2, [r3, #24]
 8006d94:	4b28      	ldr	r3, [pc, #160]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006d96:	69db      	ldr	r3, [r3, #28]
 8006d98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d208      	bcs.n	8006db2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006da0:	4b25      	ldr	r3, [pc, #148]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006da2:	69db      	ldr	r3, [r3, #28]
 8006da4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	4922      	ldr	r1, [pc, #136]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0320 	and.w	r3, r3, #32
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d010      	beq.n	8006de0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	69da      	ldr	r2, [r3, #28]
 8006dc2:	4b1d      	ldr	r3, [pc, #116]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d208      	bcs.n	8006de0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006dce:	4b1a      	ldr	r3, [pc, #104]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	69db      	ldr	r3, [r3, #28]
 8006dda:	4917      	ldr	r1, [pc, #92]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006de0:	f000 f834 	bl	8006e4c <HAL_RCC_GetSysClockFreq>
 8006de4:	4602      	mov	r2, r0
 8006de6:	4b14      	ldr	r3, [pc, #80]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006de8:	699b      	ldr	r3, [r3, #24]
 8006dea:	0a1b      	lsrs	r3, r3, #8
 8006dec:	f003 030f 	and.w	r3, r3, #15
 8006df0:	4912      	ldr	r1, [pc, #72]	@ (8006e3c <HAL_RCC_ClockConfig+0x35c>)
 8006df2:	5ccb      	ldrb	r3, [r1, r3]
 8006df4:	f003 031f 	and.w	r3, r3, #31
 8006df8:	fa22 f303 	lsr.w	r3, r2, r3
 8006dfc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8006e38 <HAL_RCC_ClockConfig+0x358>)
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	f003 030f 	and.w	r3, r3, #15
 8006e06:	4a0d      	ldr	r2, [pc, #52]	@ (8006e3c <HAL_RCC_ClockConfig+0x35c>)
 8006e08:	5cd3      	ldrb	r3, [r2, r3]
 8006e0a:	f003 031f 	and.w	r3, r3, #31
 8006e0e:	693a      	ldr	r2, [r7, #16]
 8006e10:	fa22 f303 	lsr.w	r3, r2, r3
 8006e14:	4a0a      	ldr	r2, [pc, #40]	@ (8006e40 <HAL_RCC_ClockConfig+0x360>)
 8006e16:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006e18:	4a0a      	ldr	r2, [pc, #40]	@ (8006e44 <HAL_RCC_ClockConfig+0x364>)
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8006e48 <HAL_RCC_ClockConfig+0x368>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7fb ff76 	bl	8002d14 <HAL_InitTick>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3718      	adds	r7, #24
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	58024400 	.word	0x58024400
 8006e3c:	0800e600 	.word	0x0800e600
 8006e40:	24000004 	.word	0x24000004
 8006e44:	24000000 	.word	0x24000000
 8006e48:	24000008 	.word	0x24000008

08006e4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b089      	sub	sp, #36	@ 0x24
 8006e50:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e52:	4bb3      	ldr	r3, [pc, #716]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e54:	691b      	ldr	r3, [r3, #16]
 8006e56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e5a:	2b18      	cmp	r3, #24
 8006e5c:	f200 8155 	bhi.w	800710a <HAL_RCC_GetSysClockFreq+0x2be>
 8006e60:	a201      	add	r2, pc, #4	@ (adr r2, 8006e68 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e66:	bf00      	nop
 8006e68:	08006ecd 	.word	0x08006ecd
 8006e6c:	0800710b 	.word	0x0800710b
 8006e70:	0800710b 	.word	0x0800710b
 8006e74:	0800710b 	.word	0x0800710b
 8006e78:	0800710b 	.word	0x0800710b
 8006e7c:	0800710b 	.word	0x0800710b
 8006e80:	0800710b 	.word	0x0800710b
 8006e84:	0800710b 	.word	0x0800710b
 8006e88:	08006ef3 	.word	0x08006ef3
 8006e8c:	0800710b 	.word	0x0800710b
 8006e90:	0800710b 	.word	0x0800710b
 8006e94:	0800710b 	.word	0x0800710b
 8006e98:	0800710b 	.word	0x0800710b
 8006e9c:	0800710b 	.word	0x0800710b
 8006ea0:	0800710b 	.word	0x0800710b
 8006ea4:	0800710b 	.word	0x0800710b
 8006ea8:	08006ef9 	.word	0x08006ef9
 8006eac:	0800710b 	.word	0x0800710b
 8006eb0:	0800710b 	.word	0x0800710b
 8006eb4:	0800710b 	.word	0x0800710b
 8006eb8:	0800710b 	.word	0x0800710b
 8006ebc:	0800710b 	.word	0x0800710b
 8006ec0:	0800710b 	.word	0x0800710b
 8006ec4:	0800710b 	.word	0x0800710b
 8006ec8:	08006eff 	.word	0x08006eff
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ecc:	4b94      	ldr	r3, [pc, #592]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0320 	and.w	r3, r3, #32
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d009      	beq.n	8006eec <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ed8:	4b91      	ldr	r3, [pc, #580]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	08db      	lsrs	r3, r3, #3
 8006ede:	f003 0303 	and.w	r3, r3, #3
 8006ee2:	4a90      	ldr	r2, [pc, #576]	@ (8007124 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ee8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006eea:	e111      	b.n	8007110 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006eec:	4b8d      	ldr	r3, [pc, #564]	@ (8007124 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006eee:	61bb      	str	r3, [r7, #24]
      break;
 8006ef0:	e10e      	b.n	8007110 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006ef2:	4b8d      	ldr	r3, [pc, #564]	@ (8007128 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006ef4:	61bb      	str	r3, [r7, #24]
      break;
 8006ef6:	e10b      	b.n	8007110 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006ef8:	4b8c      	ldr	r3, [pc, #560]	@ (800712c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006efa:	61bb      	str	r3, [r7, #24]
      break;
 8006efc:	e108      	b.n	8007110 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006efe:	4b88      	ldr	r3, [pc, #544]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f02:	f003 0303 	and.w	r3, r3, #3
 8006f06:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006f08:	4b85      	ldr	r3, [pc, #532]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f0c:	091b      	lsrs	r3, r3, #4
 8006f0e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f12:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006f14:	4b82      	ldr	r3, [pc, #520]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f18:	f003 0301 	and.w	r3, r3, #1
 8006f1c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006f1e:	4b80      	ldr	r3, [pc, #512]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f22:	08db      	lsrs	r3, r3, #3
 8006f24:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	fb02 f303 	mul.w	r3, r2, r3
 8006f2e:	ee07 3a90 	vmov	s15, r3
 8006f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f36:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f000 80e1 	beq.w	8007104 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	f000 8083 	beq.w	8007050 <HAL_RCC_GetSysClockFreq+0x204>
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	f200 80a1 	bhi.w	8007094 <HAL_RCC_GetSysClockFreq+0x248>
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d003      	beq.n	8006f60 <HAL_RCC_GetSysClockFreq+0x114>
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d056      	beq.n	800700c <HAL_RCC_GetSysClockFreq+0x1c0>
 8006f5e:	e099      	b.n	8007094 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f60:	4b6f      	ldr	r3, [pc, #444]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0320 	and.w	r3, r3, #32
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d02d      	beq.n	8006fc8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f6c:	4b6c      	ldr	r3, [pc, #432]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	08db      	lsrs	r3, r3, #3
 8006f72:	f003 0303 	and.w	r3, r3, #3
 8006f76:	4a6b      	ldr	r2, [pc, #428]	@ (8007124 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f78:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	ee07 3a90 	vmov	s15, r3
 8006f84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	ee07 3a90 	vmov	s15, r3
 8006f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f96:	4b62      	ldr	r3, [pc, #392]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f9e:	ee07 3a90 	vmov	s15, r3
 8006fa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fa6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006faa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007130 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fc2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006fc6:	e087      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	ee07 3a90 	vmov	s15, r3
 8006fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fd2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007134 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006fd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fda:	4b51      	ldr	r3, [pc, #324]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fe2:	ee07 3a90 	vmov	s15, r3
 8006fe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fea:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fee:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007130 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ff2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ffa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ffe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007006:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800700a:	e065      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	ee07 3a90 	vmov	s15, r3
 8007012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007016:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007138 <HAL_RCC_GetSysClockFreq+0x2ec>
 800701a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800701e:	4b40      	ldr	r3, [pc, #256]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007022:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007026:	ee07 3a90 	vmov	s15, r3
 800702a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800702e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007032:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007130 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007036:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800703a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800703e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007042:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800704a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800704e:	e043      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	ee07 3a90 	vmov	s15, r3
 8007056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800705a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800713c <HAL_RCC_GetSysClockFreq+0x2f0>
 800705e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007062:	4b2f      	ldr	r3, [pc, #188]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007066:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800706a:	ee07 3a90 	vmov	s15, r3
 800706e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007072:	ed97 6a02 	vldr	s12, [r7, #8]
 8007076:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007130 <HAL_RCC_GetSysClockFreq+0x2e4>
 800707a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800707e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007082:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007086:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800708a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800708e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007092:	e021      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	ee07 3a90 	vmov	s15, r3
 800709a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800709e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007138 <HAL_RCC_GetSysClockFreq+0x2ec>
 80070a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070a6:	4b1e      	ldr	r3, [pc, #120]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ae:	ee07 3a90 	vmov	s15, r3
 80070b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80070ba:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007130 <HAL_RCC_GetSysClockFreq+0x2e4>
 80070be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80070d6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80070d8:	4b11      	ldr	r3, [pc, #68]	@ (8007120 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070dc:	0a5b      	lsrs	r3, r3, #9
 80070de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070e2:	3301      	adds	r3, #1
 80070e4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	ee07 3a90 	vmov	s15, r3
 80070ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80070f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070fc:	ee17 3a90 	vmov	r3, s15
 8007100:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007102:	e005      	b.n	8007110 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007104:	2300      	movs	r3, #0
 8007106:	61bb      	str	r3, [r7, #24]
      break;
 8007108:	e002      	b.n	8007110 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800710a:	4b07      	ldr	r3, [pc, #28]	@ (8007128 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800710c:	61bb      	str	r3, [r7, #24]
      break;
 800710e:	bf00      	nop
  }

  return sysclockfreq;
 8007110:	69bb      	ldr	r3, [r7, #24]
}
 8007112:	4618      	mov	r0, r3
 8007114:	3724      	adds	r7, #36	@ 0x24
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	58024400 	.word	0x58024400
 8007124:	03d09000 	.word	0x03d09000
 8007128:	003d0900 	.word	0x003d0900
 800712c:	017d7840 	.word	0x017d7840
 8007130:	46000000 	.word	0x46000000
 8007134:	4c742400 	.word	0x4c742400
 8007138:	4a742400 	.word	0x4a742400
 800713c:	4bbebc20 	.word	0x4bbebc20

08007140 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007146:	f7ff fe81 	bl	8006e4c <HAL_RCC_GetSysClockFreq>
 800714a:	4602      	mov	r2, r0
 800714c:	4b10      	ldr	r3, [pc, #64]	@ (8007190 <HAL_RCC_GetHCLKFreq+0x50>)
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	0a1b      	lsrs	r3, r3, #8
 8007152:	f003 030f 	and.w	r3, r3, #15
 8007156:	490f      	ldr	r1, [pc, #60]	@ (8007194 <HAL_RCC_GetHCLKFreq+0x54>)
 8007158:	5ccb      	ldrb	r3, [r1, r3]
 800715a:	f003 031f 	and.w	r3, r3, #31
 800715e:	fa22 f303 	lsr.w	r3, r2, r3
 8007162:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007164:	4b0a      	ldr	r3, [pc, #40]	@ (8007190 <HAL_RCC_GetHCLKFreq+0x50>)
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	f003 030f 	and.w	r3, r3, #15
 800716c:	4a09      	ldr	r2, [pc, #36]	@ (8007194 <HAL_RCC_GetHCLKFreq+0x54>)
 800716e:	5cd3      	ldrb	r3, [r2, r3]
 8007170:	f003 031f 	and.w	r3, r3, #31
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	fa22 f303 	lsr.w	r3, r2, r3
 800717a:	4a07      	ldr	r2, [pc, #28]	@ (8007198 <HAL_RCC_GetHCLKFreq+0x58>)
 800717c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800717e:	4a07      	ldr	r2, [pc, #28]	@ (800719c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007184:	4b04      	ldr	r3, [pc, #16]	@ (8007198 <HAL_RCC_GetHCLKFreq+0x58>)
 8007186:	681b      	ldr	r3, [r3, #0]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3708      	adds	r7, #8
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	58024400 	.word	0x58024400
 8007194:	0800e600 	.word	0x0800e600
 8007198:	24000004 	.word	0x24000004
 800719c:	24000000 	.word	0x24000000

080071a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80071a4:	f7ff ffcc 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 80071a8:	4602      	mov	r2, r0
 80071aa:	4b06      	ldr	r3, [pc, #24]	@ (80071c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	091b      	lsrs	r3, r3, #4
 80071b0:	f003 0307 	and.w	r3, r3, #7
 80071b4:	4904      	ldr	r1, [pc, #16]	@ (80071c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80071b6:	5ccb      	ldrb	r3, [r1, r3]
 80071b8:	f003 031f 	and.w	r3, r3, #31
 80071bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	58024400 	.word	0x58024400
 80071c8:	0800e600 	.word	0x0800e600

080071cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80071d0:	f7ff ffb6 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 80071d4:	4602      	mov	r2, r0
 80071d6:	4b06      	ldr	r3, [pc, #24]	@ (80071f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071d8:	69db      	ldr	r3, [r3, #28]
 80071da:	0a1b      	lsrs	r3, r3, #8
 80071dc:	f003 0307 	and.w	r3, r3, #7
 80071e0:	4904      	ldr	r1, [pc, #16]	@ (80071f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80071e2:	5ccb      	ldrb	r3, [r1, r3]
 80071e4:	f003 031f 	and.w	r3, r3, #31
 80071e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	58024400 	.word	0x58024400
 80071f4:	0800e600 	.word	0x0800e600

080071f8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80071f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071fc:	b0ca      	sub	sp, #296	@ 0x128
 80071fe:	af00      	add	r7, sp, #0
 8007200:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007204:	2300      	movs	r3, #0
 8007206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800720a:	2300      	movs	r3, #0
 800720c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007218:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800721c:	2500      	movs	r5, #0
 800721e:	ea54 0305 	orrs.w	r3, r4, r5
 8007222:	d049      	beq.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007228:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800722a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800722e:	d02f      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007230:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007234:	d828      	bhi.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007236:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800723a:	d01a      	beq.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800723c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007240:	d822      	bhi.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007242:	2b00      	cmp	r3, #0
 8007244:	d003      	beq.n	800724e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007246:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800724a:	d007      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800724c:	e01c      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800724e:	4bb8      	ldr	r3, [pc, #736]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007252:	4ab7      	ldr	r2, [pc, #732]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007254:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007258:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800725a:	e01a      	b.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800725c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007260:	3308      	adds	r3, #8
 8007262:	2102      	movs	r1, #2
 8007264:	4618      	mov	r0, r3
 8007266:	f001 fc8f 	bl	8008b88 <RCCEx_PLL2_Config>
 800726a:	4603      	mov	r3, r0
 800726c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007270:	e00f      	b.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007276:	3328      	adds	r3, #40	@ 0x28
 8007278:	2102      	movs	r1, #2
 800727a:	4618      	mov	r0, r3
 800727c:	f001 fd36 	bl	8008cec <RCCEx_PLL3_Config>
 8007280:	4603      	mov	r3, r0
 8007282:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007286:	e004      	b.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800728e:	e000      	b.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007290:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10a      	bne.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800729a:	4ba5      	ldr	r3, [pc, #660]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800729c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800729e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80072a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072a8:	4aa1      	ldr	r2, [pc, #644]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072aa:	430b      	orrs	r3, r1
 80072ac:	6513      	str	r3, [r2, #80]	@ 0x50
 80072ae:	e003      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80072b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80072c4:	f04f 0900 	mov.w	r9, #0
 80072c8:	ea58 0309 	orrs.w	r3, r8, r9
 80072cc:	d047      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80072ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072d4:	2b04      	cmp	r3, #4
 80072d6:	d82a      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80072d8:	a201      	add	r2, pc, #4	@ (adr r2, 80072e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80072da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072de:	bf00      	nop
 80072e0:	080072f5 	.word	0x080072f5
 80072e4:	08007303 	.word	0x08007303
 80072e8:	08007319 	.word	0x08007319
 80072ec:	08007337 	.word	0x08007337
 80072f0:	08007337 	.word	0x08007337
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072f4:	4b8e      	ldr	r3, [pc, #568]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f8:	4a8d      	ldr	r2, [pc, #564]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007300:	e01a      	b.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007306:	3308      	adds	r3, #8
 8007308:	2100      	movs	r1, #0
 800730a:	4618      	mov	r0, r3
 800730c:	f001 fc3c 	bl	8008b88 <RCCEx_PLL2_Config>
 8007310:	4603      	mov	r3, r0
 8007312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007316:	e00f      	b.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800731c:	3328      	adds	r3, #40	@ 0x28
 800731e:	2100      	movs	r1, #0
 8007320:	4618      	mov	r0, r3
 8007322:	f001 fce3 	bl	8008cec <RCCEx_PLL3_Config>
 8007326:	4603      	mov	r3, r0
 8007328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800732c:	e004      	b.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007334:	e000      	b.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007336:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007338:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10a      	bne.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007340:	4b7b      	ldr	r3, [pc, #492]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007344:	f023 0107 	bic.w	r1, r3, #7
 8007348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800734c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800734e:	4a78      	ldr	r2, [pc, #480]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007350:	430b      	orrs	r3, r1
 8007352:	6513      	str	r3, [r2, #80]	@ 0x50
 8007354:	e003      	b.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800735a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800735e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007366:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800736a:	f04f 0b00 	mov.w	fp, #0
 800736e:	ea5a 030b 	orrs.w	r3, sl, fp
 8007372:	d04c      	beq.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800737a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800737e:	d030      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007380:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007384:	d829      	bhi.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007386:	2bc0      	cmp	r3, #192	@ 0xc0
 8007388:	d02d      	beq.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800738a:	2bc0      	cmp	r3, #192	@ 0xc0
 800738c:	d825      	bhi.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800738e:	2b80      	cmp	r3, #128	@ 0x80
 8007390:	d018      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007392:	2b80      	cmp	r3, #128	@ 0x80
 8007394:	d821      	bhi.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007396:	2b00      	cmp	r3, #0
 8007398:	d002      	beq.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800739a:	2b40      	cmp	r3, #64	@ 0x40
 800739c:	d007      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800739e:	e01c      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073a0:	4b63      	ldr	r3, [pc, #396]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a4:	4a62      	ldr	r2, [pc, #392]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80073ac:	e01c      	b.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b2:	3308      	adds	r3, #8
 80073b4:	2100      	movs	r1, #0
 80073b6:	4618      	mov	r0, r3
 80073b8:	f001 fbe6 	bl	8008b88 <RCCEx_PLL2_Config>
 80073bc:	4603      	mov	r3, r0
 80073be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80073c2:	e011      	b.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073c8:	3328      	adds	r3, #40	@ 0x28
 80073ca:	2100      	movs	r1, #0
 80073cc:	4618      	mov	r0, r3
 80073ce:	f001 fc8d 	bl	8008cec <RCCEx_PLL3_Config>
 80073d2:	4603      	mov	r3, r0
 80073d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80073d8:	e006      	b.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073e0:	e002      	b.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80073e2:	bf00      	nop
 80073e4:	e000      	b.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80073e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d10a      	bne.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80073f0:	4b4f      	ldr	r3, [pc, #316]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073f4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80073f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073fe:	4a4c      	ldr	r2, [pc, #304]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007400:	430b      	orrs	r3, r1
 8007402:	6513      	str	r3, [r2, #80]	@ 0x50
 8007404:	e003      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007406:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800740a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800740e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007416:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800741a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800741e:	2300      	movs	r3, #0
 8007420:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007424:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007428:	460b      	mov	r3, r1
 800742a:	4313      	orrs	r3, r2
 800742c:	d053      	beq.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800742e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007432:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007436:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800743a:	d035      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800743c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007440:	d82e      	bhi.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007442:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007446:	d031      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007448:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800744c:	d828      	bhi.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800744e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007452:	d01a      	beq.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007454:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007458:	d822      	bhi.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800745a:	2b00      	cmp	r3, #0
 800745c:	d003      	beq.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800745e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007462:	d007      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007464:	e01c      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007466:	4b32      	ldr	r3, [pc, #200]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800746a:	4a31      	ldr	r2, [pc, #196]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800746c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007470:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007472:	e01c      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007478:	3308      	adds	r3, #8
 800747a:	2100      	movs	r1, #0
 800747c:	4618      	mov	r0, r3
 800747e:	f001 fb83 	bl	8008b88 <RCCEx_PLL2_Config>
 8007482:	4603      	mov	r3, r0
 8007484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007488:	e011      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800748a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800748e:	3328      	adds	r3, #40	@ 0x28
 8007490:	2100      	movs	r1, #0
 8007492:	4618      	mov	r0, r3
 8007494:	f001 fc2a 	bl	8008cec <RCCEx_PLL3_Config>
 8007498:	4603      	mov	r3, r0
 800749a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800749e:	e006      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074a6:	e002      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80074a8:	bf00      	nop
 80074aa:	e000      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80074ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d10b      	bne.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80074b6:	4b1e      	ldr	r3, [pc, #120]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80074b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074ba:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80074be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80074c6:	4a1a      	ldr	r2, [pc, #104]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80074c8:	430b      	orrs	r3, r1
 80074ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80074cc:	e003      	b.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80074d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074de:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80074e2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80074e6:	2300      	movs	r3, #0
 80074e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80074ec:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80074f0:	460b      	mov	r3, r1
 80074f2:	4313      	orrs	r3, r2
 80074f4:	d056      	beq.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80074f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80074fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007502:	d038      	beq.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007504:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007508:	d831      	bhi.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800750a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800750e:	d034      	beq.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007510:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007514:	d82b      	bhi.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007516:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800751a:	d01d      	beq.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800751c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007520:	d825      	bhi.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007522:	2b00      	cmp	r3, #0
 8007524:	d006      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007526:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800752a:	d00a      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800752c:	e01f      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800752e:	bf00      	nop
 8007530:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007534:	4ba2      	ldr	r3, [pc, #648]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007538:	4aa1      	ldr	r2, [pc, #644]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800753a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800753e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007540:	e01c      	b.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007546:	3308      	adds	r3, #8
 8007548:	2100      	movs	r1, #0
 800754a:	4618      	mov	r0, r3
 800754c:	f001 fb1c 	bl	8008b88 <RCCEx_PLL2_Config>
 8007550:	4603      	mov	r3, r0
 8007552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007556:	e011      	b.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800755c:	3328      	adds	r3, #40	@ 0x28
 800755e:	2100      	movs	r1, #0
 8007560:	4618      	mov	r0, r3
 8007562:	f001 fbc3 	bl	8008cec <RCCEx_PLL3_Config>
 8007566:	4603      	mov	r3, r0
 8007568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800756c:	e006      	b.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007574:	e002      	b.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007576:	bf00      	nop
 8007578:	e000      	b.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800757a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800757c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007580:	2b00      	cmp	r3, #0
 8007582:	d10b      	bne.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007584:	4b8e      	ldr	r3, [pc, #568]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007588:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800758c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007590:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007594:	4a8a      	ldr	r2, [pc, #552]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007596:	430b      	orrs	r3, r1
 8007598:	6593      	str	r3, [r2, #88]	@ 0x58
 800759a:	e003      	b.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800759c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80075a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ac:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80075b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80075b4:	2300      	movs	r3, #0
 80075b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80075ba:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80075be:	460b      	mov	r3, r1
 80075c0:	4313      	orrs	r3, r2
 80075c2:	d03a      	beq.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80075c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075ca:	2b30      	cmp	r3, #48	@ 0x30
 80075cc:	d01f      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80075ce:	2b30      	cmp	r3, #48	@ 0x30
 80075d0:	d819      	bhi.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80075d2:	2b20      	cmp	r3, #32
 80075d4:	d00c      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80075d6:	2b20      	cmp	r3, #32
 80075d8:	d815      	bhi.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d019      	beq.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80075de:	2b10      	cmp	r3, #16
 80075e0:	d111      	bne.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075e2:	4b77      	ldr	r3, [pc, #476]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e6:	4a76      	ldr	r2, [pc, #472]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80075ee:	e011      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80075f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075f4:	3308      	adds	r3, #8
 80075f6:	2102      	movs	r1, #2
 80075f8:	4618      	mov	r0, r3
 80075fa:	f001 fac5 	bl	8008b88 <RCCEx_PLL2_Config>
 80075fe:	4603      	mov	r3, r0
 8007600:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007604:	e006      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800760c:	e002      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800760e:	bf00      	nop
 8007610:	e000      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007612:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007614:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10a      	bne.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800761c:	4b68      	ldr	r3, [pc, #416]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800761e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007620:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800762a:	4a65      	ldr	r2, [pc, #404]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800762c:	430b      	orrs	r3, r1
 800762e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007630:	e003      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007636:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800763a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800763e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007642:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007646:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800764a:	2300      	movs	r3, #0
 800764c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007650:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007654:	460b      	mov	r3, r1
 8007656:	4313      	orrs	r3, r2
 8007658:	d051      	beq.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800765a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007660:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007664:	d035      	beq.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007666:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800766a:	d82e      	bhi.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800766c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007670:	d031      	beq.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007672:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007676:	d828      	bhi.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007678:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800767c:	d01a      	beq.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800767e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007682:	d822      	bhi.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007684:	2b00      	cmp	r3, #0
 8007686:	d003      	beq.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800768c:	d007      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800768e:	e01c      	b.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007690:	4b4b      	ldr	r3, [pc, #300]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007694:	4a4a      	ldr	r2, [pc, #296]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007696:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800769a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800769c:	e01c      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800769e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076a2:	3308      	adds	r3, #8
 80076a4:	2100      	movs	r1, #0
 80076a6:	4618      	mov	r0, r3
 80076a8:	f001 fa6e 	bl	8008b88 <RCCEx_PLL2_Config>
 80076ac:	4603      	mov	r3, r0
 80076ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80076b2:	e011      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80076b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b8:	3328      	adds	r3, #40	@ 0x28
 80076ba:	2100      	movs	r1, #0
 80076bc:	4618      	mov	r0, r3
 80076be:	f001 fb15 	bl	8008cec <RCCEx_PLL3_Config>
 80076c2:	4603      	mov	r3, r0
 80076c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80076c8:	e006      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076d0:	e002      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80076d2:	bf00      	nop
 80076d4:	e000      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80076d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d10a      	bne.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80076e0:	4b37      	ldr	r3, [pc, #220]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076e4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80076e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076ee:	4a34      	ldr	r2, [pc, #208]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076f0:	430b      	orrs	r3, r1
 80076f2:	6513      	str	r3, [r2, #80]	@ 0x50
 80076f4:	e003      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80076fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007706:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800770a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800770e:	2300      	movs	r3, #0
 8007710:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007714:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007718:	460b      	mov	r3, r1
 800771a:	4313      	orrs	r3, r2
 800771c:	d056      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800771e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007722:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007724:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007728:	d033      	beq.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800772a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800772e:	d82c      	bhi.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007730:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007734:	d02f      	beq.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007736:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800773a:	d826      	bhi.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800773c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007740:	d02b      	beq.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007742:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007746:	d820      	bhi.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007748:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800774c:	d012      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800774e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007752:	d81a      	bhi.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007754:	2b00      	cmp	r3, #0
 8007756:	d022      	beq.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007758:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800775c:	d115      	bne.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007762:	3308      	adds	r3, #8
 8007764:	2101      	movs	r1, #1
 8007766:	4618      	mov	r0, r3
 8007768:	f001 fa0e 	bl	8008b88 <RCCEx_PLL2_Config>
 800776c:	4603      	mov	r3, r0
 800776e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007772:	e015      	b.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007778:	3328      	adds	r3, #40	@ 0x28
 800777a:	2101      	movs	r1, #1
 800777c:	4618      	mov	r0, r3
 800777e:	f001 fab5 	bl	8008cec <RCCEx_PLL3_Config>
 8007782:	4603      	mov	r3, r0
 8007784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007788:	e00a      	b.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800778a:	2301      	movs	r3, #1
 800778c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007790:	e006      	b.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007792:	bf00      	nop
 8007794:	e004      	b.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007796:	bf00      	nop
 8007798:	e002      	b.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800779a:	bf00      	nop
 800779c:	e000      	b.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800779e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d10d      	bne.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80077a8:	4b05      	ldr	r3, [pc, #20]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80077aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077ac:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80077b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077b6:	4a02      	ldr	r2, [pc, #8]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80077b8:	430b      	orrs	r3, r1
 80077ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80077bc:	e006      	b.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80077be:	bf00      	nop
 80077c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80077cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80077d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80077dc:	2300      	movs	r3, #0
 80077de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80077e2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80077e6:	460b      	mov	r3, r1
 80077e8:	4313      	orrs	r3, r2
 80077ea:	d055      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80077ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80077f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80077f8:	d033      	beq.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80077fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80077fe:	d82c      	bhi.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007800:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007804:	d02f      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800780a:	d826      	bhi.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800780c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007810:	d02b      	beq.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007812:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007816:	d820      	bhi.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007818:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800781c:	d012      	beq.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800781e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007822:	d81a      	bhi.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007824:	2b00      	cmp	r3, #0
 8007826:	d022      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007828:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800782c:	d115      	bne.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800782e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007832:	3308      	adds	r3, #8
 8007834:	2101      	movs	r1, #1
 8007836:	4618      	mov	r0, r3
 8007838:	f001 f9a6 	bl	8008b88 <RCCEx_PLL2_Config>
 800783c:	4603      	mov	r3, r0
 800783e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007842:	e015      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007848:	3328      	adds	r3, #40	@ 0x28
 800784a:	2101      	movs	r1, #1
 800784c:	4618      	mov	r0, r3
 800784e:	f001 fa4d 	bl	8008cec <RCCEx_PLL3_Config>
 8007852:	4603      	mov	r3, r0
 8007854:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007858:	e00a      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007860:	e006      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007862:	bf00      	nop
 8007864:	e004      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007866:	bf00      	nop
 8007868:	e002      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800786a:	bf00      	nop
 800786c:	e000      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800786e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007870:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007874:	2b00      	cmp	r3, #0
 8007876:	d10b      	bne.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007878:	4ba3      	ldr	r3, [pc, #652]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800787a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800787c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007884:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007888:	4a9f      	ldr	r2, [pc, #636]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800788a:	430b      	orrs	r3, r1
 800788c:	6593      	str	r3, [r2, #88]	@ 0x58
 800788e:	e003      	b.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007890:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007894:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800789c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80078a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80078a8:	2300      	movs	r3, #0
 80078aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80078ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80078b2:	460b      	mov	r3, r1
 80078b4:	4313      	orrs	r3, r2
 80078b6:	d037      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80078b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078c2:	d00e      	beq.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80078c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078c8:	d816      	bhi.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d018      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80078ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078d2:	d111      	bne.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078d4:	4b8c      	ldr	r3, [pc, #560]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d8:	4a8b      	ldr	r2, [pc, #556]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80078e0:	e00f      	b.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80078e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e6:	3308      	adds	r3, #8
 80078e8:	2101      	movs	r1, #1
 80078ea:	4618      	mov	r0, r3
 80078ec:	f001 f94c 	bl	8008b88 <RCCEx_PLL2_Config>
 80078f0:	4603      	mov	r3, r0
 80078f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80078f6:	e004      	b.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078fe:	e000      	b.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007900:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10a      	bne.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800790a:	4b7f      	ldr	r3, [pc, #508]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800790c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800790e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007918:	4a7b      	ldr	r2, [pc, #492]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800791a:	430b      	orrs	r3, r1
 800791c:	6513      	str	r3, [r2, #80]	@ 0x50
 800791e:	e003      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007920:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007924:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007930:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007934:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007938:	2300      	movs	r3, #0
 800793a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800793e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007942:	460b      	mov	r3, r1
 8007944:	4313      	orrs	r3, r2
 8007946:	d039      	beq.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800794e:	2b03      	cmp	r3, #3
 8007950:	d81c      	bhi.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007952:	a201      	add	r2, pc, #4	@ (adr r2, 8007958 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007958:	08007995 	.word	0x08007995
 800795c:	08007969 	.word	0x08007969
 8007960:	08007977 	.word	0x08007977
 8007964:	08007995 	.word	0x08007995
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007968:	4b67      	ldr	r3, [pc, #412]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800796a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796c:	4a66      	ldr	r2, [pc, #408]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800796e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007972:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007974:	e00f      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797a:	3308      	adds	r3, #8
 800797c:	2102      	movs	r1, #2
 800797e:	4618      	mov	r0, r3
 8007980:	f001 f902 	bl	8008b88 <RCCEx_PLL2_Config>
 8007984:	4603      	mov	r3, r0
 8007986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800798a:	e004      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007992:	e000      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007994:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007996:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10a      	bne.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800799e:	4b5a      	ldr	r3, [pc, #360]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079a2:	f023 0103 	bic.w	r1, r3, #3
 80079a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079ac:	4a56      	ldr	r2, [pc, #344]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079ae:	430b      	orrs	r3, r1
 80079b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80079b2:	e003      	b.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80079bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80079c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079cc:	2300      	movs	r3, #0
 80079ce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80079d2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80079d6:	460b      	mov	r3, r1
 80079d8:	4313      	orrs	r3, r2
 80079da:	f000 809f 	beq.w	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079de:	4b4b      	ldr	r3, [pc, #300]	@ (8007b0c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a4a      	ldr	r2, [pc, #296]	@ (8007b0c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80079e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80079ea:	f7fb f9dd 	bl	8002da8 <HAL_GetTick>
 80079ee:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80079f2:	e00b      	b.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079f4:	f7fb f9d8 	bl	8002da8 <HAL_GetTick>
 80079f8:	4602      	mov	r2, r0
 80079fa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80079fe:	1ad3      	subs	r3, r2, r3
 8007a00:	2b64      	cmp	r3, #100	@ 0x64
 8007a02:	d903      	bls.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007a04:	2303      	movs	r3, #3
 8007a06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a0a:	e005      	b.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a0c:	4b3f      	ldr	r3, [pc, #252]	@ (8007b0c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d0ed      	beq.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007a18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d179      	bne.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007a20:	4b39      	ldr	r3, [pc, #228]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a28:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a2c:	4053      	eors	r3, r2
 8007a2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d015      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a36:	4b34      	ldr	r3, [pc, #208]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a42:	4b31      	ldr	r3, [pc, #196]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a46:	4a30      	ldr	r2, [pc, #192]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a4c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007a4e:	4b2e      	ldr	r3, [pc, #184]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a52:	4a2d      	ldr	r2, [pc, #180]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a58:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007a5a:	4a2b      	ldr	r2, [pc, #172]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a5c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007a60:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a6e:	d118      	bne.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a70:	f7fb f99a 	bl	8002da8 <HAL_GetTick>
 8007a74:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a78:	e00d      	b.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a7a:	f7fb f995 	bl	8002da8 <HAL_GetTick>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007a84:	1ad2      	subs	r2, r2, r3
 8007a86:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d903      	bls.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007a94:	e005      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a96:	4b1c      	ldr	r3, [pc, #112]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a9a:	f003 0302 	and.w	r3, r3, #2
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d0eb      	beq.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d129      	bne.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007ab2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ab6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007aba:	d10e      	bne.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007abc:	4b12      	ldr	r3, [pc, #72]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ac8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007acc:	091a      	lsrs	r2, r3, #4
 8007ace:	4b10      	ldr	r3, [pc, #64]	@ (8007b10 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007ad0:	4013      	ands	r3, r2
 8007ad2:	4a0d      	ldr	r2, [pc, #52]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ad4:	430b      	orrs	r3, r1
 8007ad6:	6113      	str	r3, [r2, #16]
 8007ad8:	e005      	b.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007ada:	4b0b      	ldr	r3, [pc, #44]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	4a0a      	ldr	r2, [pc, #40]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ae0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007ae4:	6113      	str	r3, [r2, #16]
 8007ae6:	4b08      	ldr	r3, [pc, #32]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ae8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007af2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007af6:	4a04      	ldr	r2, [pc, #16]	@ (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007af8:	430b      	orrs	r3, r1
 8007afa:	6713      	str	r3, [r2, #112]	@ 0x70
 8007afc:	e00e      	b.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007b06:	e009      	b.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007b08:	58024400 	.word	0x58024400
 8007b0c:	58024800 	.word	0x58024800
 8007b10:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b24:	f002 0301 	and.w	r3, r2, #1
 8007b28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007b32:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007b36:	460b      	mov	r3, r1
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	f000 8089 	beq.w	8007c50 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b44:	2b28      	cmp	r3, #40	@ 0x28
 8007b46:	d86b      	bhi.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007b48:	a201      	add	r2, pc, #4	@ (adr r2, 8007b50 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b4e:	bf00      	nop
 8007b50:	08007c29 	.word	0x08007c29
 8007b54:	08007c21 	.word	0x08007c21
 8007b58:	08007c21 	.word	0x08007c21
 8007b5c:	08007c21 	.word	0x08007c21
 8007b60:	08007c21 	.word	0x08007c21
 8007b64:	08007c21 	.word	0x08007c21
 8007b68:	08007c21 	.word	0x08007c21
 8007b6c:	08007c21 	.word	0x08007c21
 8007b70:	08007bf5 	.word	0x08007bf5
 8007b74:	08007c21 	.word	0x08007c21
 8007b78:	08007c21 	.word	0x08007c21
 8007b7c:	08007c21 	.word	0x08007c21
 8007b80:	08007c21 	.word	0x08007c21
 8007b84:	08007c21 	.word	0x08007c21
 8007b88:	08007c21 	.word	0x08007c21
 8007b8c:	08007c21 	.word	0x08007c21
 8007b90:	08007c0b 	.word	0x08007c0b
 8007b94:	08007c21 	.word	0x08007c21
 8007b98:	08007c21 	.word	0x08007c21
 8007b9c:	08007c21 	.word	0x08007c21
 8007ba0:	08007c21 	.word	0x08007c21
 8007ba4:	08007c21 	.word	0x08007c21
 8007ba8:	08007c21 	.word	0x08007c21
 8007bac:	08007c21 	.word	0x08007c21
 8007bb0:	08007c29 	.word	0x08007c29
 8007bb4:	08007c21 	.word	0x08007c21
 8007bb8:	08007c21 	.word	0x08007c21
 8007bbc:	08007c21 	.word	0x08007c21
 8007bc0:	08007c21 	.word	0x08007c21
 8007bc4:	08007c21 	.word	0x08007c21
 8007bc8:	08007c21 	.word	0x08007c21
 8007bcc:	08007c21 	.word	0x08007c21
 8007bd0:	08007c29 	.word	0x08007c29
 8007bd4:	08007c21 	.word	0x08007c21
 8007bd8:	08007c21 	.word	0x08007c21
 8007bdc:	08007c21 	.word	0x08007c21
 8007be0:	08007c21 	.word	0x08007c21
 8007be4:	08007c21 	.word	0x08007c21
 8007be8:	08007c21 	.word	0x08007c21
 8007bec:	08007c21 	.word	0x08007c21
 8007bf0:	08007c29 	.word	0x08007c29
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bf8:	3308      	adds	r3, #8
 8007bfa:	2101      	movs	r1, #1
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f000 ffc3 	bl	8008b88 <RCCEx_PLL2_Config>
 8007c02:	4603      	mov	r3, r0
 8007c04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007c08:	e00f      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c0e:	3328      	adds	r3, #40	@ 0x28
 8007c10:	2101      	movs	r1, #1
 8007c12:	4618      	mov	r0, r3
 8007c14:	f001 f86a 	bl	8008cec <RCCEx_PLL3_Config>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007c1e:	e004      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c26:	e000      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10a      	bne.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007c32:	4bbf      	ldr	r3, [pc, #764]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c36:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007c40:	4abb      	ldr	r2, [pc, #748]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c42:	430b      	orrs	r3, r1
 8007c44:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c46:	e003      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c58:	f002 0302 	and.w	r3, r2, #2
 8007c5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c60:	2300      	movs	r3, #0
 8007c62:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007c66:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	d041      	beq.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c76:	2b05      	cmp	r3, #5
 8007c78:	d824      	bhi.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c80 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c80:	08007ccd 	.word	0x08007ccd
 8007c84:	08007c99 	.word	0x08007c99
 8007c88:	08007caf 	.word	0x08007caf
 8007c8c:	08007ccd 	.word	0x08007ccd
 8007c90:	08007ccd 	.word	0x08007ccd
 8007c94:	08007ccd 	.word	0x08007ccd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9c:	3308      	adds	r3, #8
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f000 ff71 	bl	8008b88 <RCCEx_PLL2_Config>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007cac:	e00f      	b.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb2:	3328      	adds	r3, #40	@ 0x28
 8007cb4:	2101      	movs	r1, #1
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f001 f818 	bl	8008cec <RCCEx_PLL3_Config>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007cc2:	e004      	b.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007cca:	e000      	b.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007ccc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d10a      	bne.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007cd6:	4b96      	ldr	r3, [pc, #600]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cda:	f023 0107 	bic.w	r1, r3, #7
 8007cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ce2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ce4:	4a92      	ldr	r2, [pc, #584]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ce6:	430b      	orrs	r3, r1
 8007ce8:	6553      	str	r3, [r2, #84]	@ 0x54
 8007cea:	e003      	b.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cf0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfc:	f002 0304 	and.w	r3, r2, #4
 8007d00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d04:	2300      	movs	r3, #0
 8007d06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d0a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007d0e:	460b      	mov	r3, r1
 8007d10:	4313      	orrs	r3, r2
 8007d12:	d044      	beq.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d1c:	2b05      	cmp	r3, #5
 8007d1e:	d825      	bhi.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007d20:	a201      	add	r2, pc, #4	@ (adr r2, 8007d28 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d26:	bf00      	nop
 8007d28:	08007d75 	.word	0x08007d75
 8007d2c:	08007d41 	.word	0x08007d41
 8007d30:	08007d57 	.word	0x08007d57
 8007d34:	08007d75 	.word	0x08007d75
 8007d38:	08007d75 	.word	0x08007d75
 8007d3c:	08007d75 	.word	0x08007d75
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d44:	3308      	adds	r3, #8
 8007d46:	2101      	movs	r1, #1
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f000 ff1d 	bl	8008b88 <RCCEx_PLL2_Config>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007d54:	e00f      	b.n	8007d76 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d5a:	3328      	adds	r3, #40	@ 0x28
 8007d5c:	2101      	movs	r1, #1
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f000 ffc4 	bl	8008cec <RCCEx_PLL3_Config>
 8007d64:	4603      	mov	r3, r0
 8007d66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007d6a:	e004      	b.n	8007d76 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d72:	e000      	b.n	8007d76 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007d74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d10b      	bne.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007d7e:	4b6c      	ldr	r3, [pc, #432]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d82:	f023 0107 	bic.w	r1, r3, #7
 8007d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d8e:	4a68      	ldr	r2, [pc, #416]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d90:	430b      	orrs	r3, r1
 8007d92:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d94:	e003      	b.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da6:	f002 0320 	and.w	r3, r2, #32
 8007daa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007dae:	2300      	movs	r3, #0
 8007db0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007db4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007db8:	460b      	mov	r3, r1
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	d055      	beq.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007dca:	d033      	beq.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007dcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007dd0:	d82c      	bhi.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dd6:	d02f      	beq.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ddc:	d826      	bhi.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007dde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007de2:	d02b      	beq.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007de4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007de8:	d820      	bhi.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007dea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007dee:	d012      	beq.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007df0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007df4:	d81a      	bhi.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d022      	beq.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007dfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007dfe:	d115      	bne.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e04:	3308      	adds	r3, #8
 8007e06:	2100      	movs	r1, #0
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f000 febd 	bl	8008b88 <RCCEx_PLL2_Config>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007e14:	e015      	b.n	8007e42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e1a:	3328      	adds	r3, #40	@ 0x28
 8007e1c:	2102      	movs	r1, #2
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f000 ff64 	bl	8008cec <RCCEx_PLL3_Config>
 8007e24:	4603      	mov	r3, r0
 8007e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007e2a:	e00a      	b.n	8007e42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e32:	e006      	b.n	8007e42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e34:	bf00      	nop
 8007e36:	e004      	b.n	8007e42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e38:	bf00      	nop
 8007e3a:	e002      	b.n	8007e42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e3c:	bf00      	nop
 8007e3e:	e000      	b.n	8007e42 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10b      	bne.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007e4a:	4b39      	ldr	r3, [pc, #228]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e4e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e5a:	4a35      	ldr	r2, [pc, #212]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e5c:	430b      	orrs	r3, r1
 8007e5e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007e60:	e003      	b.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e72:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007e76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007e80:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007e84:	460b      	mov	r3, r1
 8007e86:	4313      	orrs	r3, r2
 8007e88:	d058      	beq.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e92:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007e96:	d033      	beq.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007e98:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007e9c:	d82c      	bhi.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007e9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ea2:	d02f      	beq.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007ea4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ea8:	d826      	bhi.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007eaa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007eae:	d02b      	beq.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007eb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007eb4:	d820      	bhi.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007eb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007eba:	d012      	beq.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007ebc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ec0:	d81a      	bhi.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d022      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007ec6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eca:	d115      	bne.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ed0:	3308      	adds	r3, #8
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f000 fe57 	bl	8008b88 <RCCEx_PLL2_Config>
 8007eda:	4603      	mov	r3, r0
 8007edc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007ee0:	e015      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ee6:	3328      	adds	r3, #40	@ 0x28
 8007ee8:	2102      	movs	r1, #2
 8007eea:	4618      	mov	r0, r3
 8007eec:	f000 fefe 	bl	8008cec <RCCEx_PLL3_Config>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007ef6:	e00a      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007efe:	e006      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f00:	bf00      	nop
 8007f02:	e004      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f04:	bf00      	nop
 8007f06:	e002      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f08:	bf00      	nop
 8007f0a:	e000      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d10e      	bne.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007f16:	4b06      	ldr	r3, [pc, #24]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f1a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f26:	4a02      	ldr	r2, [pc, #8]	@ (8007f30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007f28:	430b      	orrs	r3, r1
 8007f2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f2c:	e006      	b.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007f2e:	bf00      	nop
 8007f30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f44:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007f48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007f52:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007f56:	460b      	mov	r3, r1
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	d055      	beq.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f60:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f64:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007f68:	d033      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007f6a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007f6e:	d82c      	bhi.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f74:	d02f      	beq.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007f76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f7a:	d826      	bhi.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007f7c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007f80:	d02b      	beq.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007f82:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007f86:	d820      	bhi.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007f88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f8c:	d012      	beq.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007f8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f92:	d81a      	bhi.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d022      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007f98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f9c:	d115      	bne.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa2:	3308      	adds	r3, #8
 8007fa4:	2100      	movs	r1, #0
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f000 fdee 	bl	8008b88 <RCCEx_PLL2_Config>
 8007fac:	4603      	mov	r3, r0
 8007fae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007fb2:	e015      	b.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fb8:	3328      	adds	r3, #40	@ 0x28
 8007fba:	2102      	movs	r1, #2
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f000 fe95 	bl	8008cec <RCCEx_PLL3_Config>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007fc8:	e00a      	b.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007fd0:	e006      	b.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007fd2:	bf00      	nop
 8007fd4:	e004      	b.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007fd6:	bf00      	nop
 8007fd8:	e002      	b.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007fda:	bf00      	nop
 8007fdc:	e000      	b.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007fde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fe0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10b      	bne.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007fe8:	4ba1      	ldr	r3, [pc, #644]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fec:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ff4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007ff8:	4a9d      	ldr	r2, [pc, #628]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ffa:	430b      	orrs	r3, r1
 8007ffc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ffe:	e003      	b.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008004:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008010:	f002 0308 	and.w	r3, r2, #8
 8008014:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008018:	2300      	movs	r3, #0
 800801a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800801e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008022:	460b      	mov	r3, r1
 8008024:	4313      	orrs	r3, r2
 8008026:	d01e      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800802c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008034:	d10c      	bne.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800803a:	3328      	adds	r3, #40	@ 0x28
 800803c:	2102      	movs	r1, #2
 800803e:	4618      	mov	r0, r3
 8008040:	f000 fe54 	bl	8008cec <RCCEx_PLL3_Config>
 8008044:	4603      	mov	r3, r0
 8008046:	2b00      	cmp	r3, #0
 8008048:	d002      	beq.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008050:	4b87      	ldr	r3, [pc, #540]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008054:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800805c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008060:	4a83      	ldr	r2, [pc, #524]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008062:	430b      	orrs	r3, r1
 8008064:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800806a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806e:	f002 0310 	and.w	r3, r2, #16
 8008072:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008076:	2300      	movs	r3, #0
 8008078:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800807c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008080:	460b      	mov	r3, r1
 8008082:	4313      	orrs	r3, r2
 8008084:	d01e      	beq.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800808a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800808e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008092:	d10c      	bne.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008098:	3328      	adds	r3, #40	@ 0x28
 800809a:	2102      	movs	r1, #2
 800809c:	4618      	mov	r0, r3
 800809e:	f000 fe25 	bl	8008cec <RCCEx_PLL3_Config>
 80080a2:	4603      	mov	r3, r0
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d002      	beq.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080ae:	4b70      	ldr	r3, [pc, #448]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80080b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80080be:	4a6c      	ldr	r2, [pc, #432]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080c0:	430b      	orrs	r3, r1
 80080c2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80080c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80080d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080d4:	2300      	movs	r3, #0
 80080d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080da:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80080de:	460b      	mov	r3, r1
 80080e0:	4313      	orrs	r3, r2
 80080e2:	d03e      	beq.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80080e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80080ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080f0:	d022      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80080f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080f6:	d81b      	bhi.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d003      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80080fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008100:	d00b      	beq.n	800811a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008102:	e015      	b.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008108:	3308      	adds	r3, #8
 800810a:	2100      	movs	r1, #0
 800810c:	4618      	mov	r0, r3
 800810e:	f000 fd3b 	bl	8008b88 <RCCEx_PLL2_Config>
 8008112:	4603      	mov	r3, r0
 8008114:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008118:	e00f      	b.n	800813a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800811a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800811e:	3328      	adds	r3, #40	@ 0x28
 8008120:	2102      	movs	r1, #2
 8008122:	4618      	mov	r0, r3
 8008124:	f000 fde2 	bl	8008cec <RCCEx_PLL3_Config>
 8008128:	4603      	mov	r3, r0
 800812a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800812e:	e004      	b.n	800813a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008136:	e000      	b.n	800813a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008138:	bf00      	nop
    }

    if (ret == HAL_OK)
 800813a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10b      	bne.n	800815a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008142:	4b4b      	ldr	r3, [pc, #300]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008146:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800814a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800814e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008152:	4a47      	ldr	r2, [pc, #284]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008154:	430b      	orrs	r3, r1
 8008156:	6593      	str	r3, [r2, #88]	@ 0x58
 8008158:	e003      	b.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800815a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800815e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800816e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008170:	2300      	movs	r3, #0
 8008172:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008174:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008178:	460b      	mov	r3, r1
 800817a:	4313      	orrs	r3, r2
 800817c:	d03b      	beq.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800817e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008186:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800818a:	d01f      	beq.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800818c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008190:	d818      	bhi.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008196:	d003      	beq.n	80081a0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008198:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800819c:	d007      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800819e:	e011      	b.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081a0:	4b33      	ldr	r3, [pc, #204]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a4:	4a32      	ldr	r2, [pc, #200]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80081ac:	e00f      	b.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80081ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081b2:	3328      	adds	r3, #40	@ 0x28
 80081b4:	2101      	movs	r1, #1
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 fd98 	bl	8008cec <RCCEx_PLL3_Config>
 80081bc:	4603      	mov	r3, r0
 80081be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80081c2:	e004      	b.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80081ca:	e000      	b.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80081cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d10b      	bne.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80081d6:	4b26      	ldr	r3, [pc, #152]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80081de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081e6:	4a22      	ldr	r2, [pc, #136]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081e8:	430b      	orrs	r3, r1
 80081ea:	6553      	str	r3, [r2, #84]	@ 0x54
 80081ec:	e003      	b.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80081f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fe:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008202:	673b      	str	r3, [r7, #112]	@ 0x70
 8008204:	2300      	movs	r3, #0
 8008206:	677b      	str	r3, [r7, #116]	@ 0x74
 8008208:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800820c:	460b      	mov	r3, r1
 800820e:	4313      	orrs	r3, r2
 8008210:	d034      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008218:	2b00      	cmp	r3, #0
 800821a:	d003      	beq.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800821c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008220:	d007      	beq.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008222:	e011      	b.n	8008248 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008224:	4b12      	ldr	r3, [pc, #72]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008228:	4a11      	ldr	r2, [pc, #68]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800822a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800822e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008230:	e00e      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008236:	3308      	adds	r3, #8
 8008238:	2102      	movs	r1, #2
 800823a:	4618      	mov	r0, r3
 800823c:	f000 fca4 	bl	8008b88 <RCCEx_PLL2_Config>
 8008240:	4603      	mov	r3, r0
 8008242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008246:	e003      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800824e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008254:	2b00      	cmp	r3, #0
 8008256:	d10d      	bne.n	8008274 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008258:	4b05      	ldr	r3, [pc, #20]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800825a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800825c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008264:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008266:	4a02      	ldr	r2, [pc, #8]	@ (8008270 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008268:	430b      	orrs	r3, r1
 800826a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800826c:	e006      	b.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800826e:	bf00      	nop
 8008270:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008274:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008278:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800827c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008284:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008288:	66bb      	str	r3, [r7, #104]	@ 0x68
 800828a:	2300      	movs	r3, #0
 800828c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800828e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008292:	460b      	mov	r3, r1
 8008294:	4313      	orrs	r3, r2
 8008296:	d00c      	beq.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800829c:	3328      	adds	r3, #40	@ 0x28
 800829e:	2102      	movs	r1, #2
 80082a0:	4618      	mov	r0, r3
 80082a2:	f000 fd23 	bl	8008cec <RCCEx_PLL3_Config>
 80082a6:	4603      	mov	r3, r0
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d002      	beq.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80082ac:	2301      	movs	r3, #1
 80082ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80082b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ba:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80082be:	663b      	str	r3, [r7, #96]	@ 0x60
 80082c0:	2300      	movs	r3, #0
 80082c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80082c4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80082c8:	460b      	mov	r3, r1
 80082ca:	4313      	orrs	r3, r2
 80082cc:	d038      	beq.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80082ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80082da:	d018      	beq.n	800830e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80082dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80082e0:	d811      	bhi.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80082e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082e6:	d014      	beq.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80082e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082ec:	d80b      	bhi.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d011      	beq.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80082f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082f6:	d106      	bne.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082f8:	4bc3      	ldr	r3, [pc, #780]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fc:	4ac2      	ldr	r2, [pc, #776]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008302:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008304:	e008      	b.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800830c:	e004      	b.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800830e:	bf00      	nop
 8008310:	e002      	b.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008312:	bf00      	nop
 8008314:	e000      	b.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008316:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008318:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10b      	bne.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008320:	4bb9      	ldr	r3, [pc, #740]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008324:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800832c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008330:	4ab5      	ldr	r2, [pc, #724]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008332:	430b      	orrs	r3, r1
 8008334:	6553      	str	r3, [r2, #84]	@ 0x54
 8008336:	e003      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008338:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800833c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008348:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800834c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800834e:	2300      	movs	r3, #0
 8008350:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008352:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008356:	460b      	mov	r3, r1
 8008358:	4313      	orrs	r3, r2
 800835a:	d009      	beq.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800835c:	4baa      	ldr	r3, [pc, #680]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800835e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008360:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800836a:	4aa7      	ldr	r2, [pc, #668]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800836c:	430b      	orrs	r3, r1
 800836e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008378:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800837c:	653b      	str	r3, [r7, #80]	@ 0x50
 800837e:	2300      	movs	r3, #0
 8008380:	657b      	str	r3, [r7, #84]	@ 0x54
 8008382:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008386:	460b      	mov	r3, r1
 8008388:	4313      	orrs	r3, r2
 800838a:	d00a      	beq.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800838c:	4b9e      	ldr	r3, [pc, #632]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800838e:	691b      	ldr	r3, [r3, #16]
 8008390:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008398:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800839c:	4a9a      	ldr	r2, [pc, #616]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800839e:	430b      	orrs	r3, r1
 80083a0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80083a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083aa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80083ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083b0:	2300      	movs	r3, #0
 80083b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083b4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80083b8:	460b      	mov	r3, r1
 80083ba:	4313      	orrs	r3, r2
 80083bc:	d009      	beq.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80083be:	4b92      	ldr	r3, [pc, #584]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083c2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80083c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083cc:	4a8e      	ldr	r2, [pc, #568]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083ce:	430b      	orrs	r3, r1
 80083d0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80083d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083da:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80083de:	643b      	str	r3, [r7, #64]	@ 0x40
 80083e0:	2300      	movs	r3, #0
 80083e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80083e4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80083e8:	460b      	mov	r3, r1
 80083ea:	4313      	orrs	r3, r2
 80083ec:	d00e      	beq.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80083ee:	4b86      	ldr	r3, [pc, #536]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083f0:	691b      	ldr	r3, [r3, #16]
 80083f2:	4a85      	ldr	r2, [pc, #532]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083f4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80083f8:	6113      	str	r3, [r2, #16]
 80083fa:	4b83      	ldr	r3, [pc, #524]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083fc:	6919      	ldr	r1, [r3, #16]
 80083fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008402:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008406:	4a80      	ldr	r2, [pc, #512]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008408:	430b      	orrs	r3, r1
 800840a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800840c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008414:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008418:	63bb      	str	r3, [r7, #56]	@ 0x38
 800841a:	2300      	movs	r3, #0
 800841c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800841e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008422:	460b      	mov	r3, r1
 8008424:	4313      	orrs	r3, r2
 8008426:	d009      	beq.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008428:	4b77      	ldr	r3, [pc, #476]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800842a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800842c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008436:	4a74      	ldr	r2, [pc, #464]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008438:	430b      	orrs	r3, r1
 800843a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800843c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008444:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008448:	633b      	str	r3, [r7, #48]	@ 0x30
 800844a:	2300      	movs	r3, #0
 800844c:	637b      	str	r3, [r7, #52]	@ 0x34
 800844e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008452:	460b      	mov	r3, r1
 8008454:	4313      	orrs	r3, r2
 8008456:	d00a      	beq.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008458:	4b6b      	ldr	r3, [pc, #428]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800845a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800845c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008464:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008468:	4a67      	ldr	r2, [pc, #412]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800846a:	430b      	orrs	r3, r1
 800846c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800846e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008476:	2100      	movs	r1, #0
 8008478:	62b9      	str	r1, [r7, #40]	@ 0x28
 800847a:	f003 0301 	and.w	r3, r3, #1
 800847e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008480:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008484:	460b      	mov	r3, r1
 8008486:	4313      	orrs	r3, r2
 8008488:	d011      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800848a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800848e:	3308      	adds	r3, #8
 8008490:	2100      	movs	r1, #0
 8008492:	4618      	mov	r0, r3
 8008494:	f000 fb78 	bl	8008b88 <RCCEx_PLL2_Config>
 8008498:	4603      	mov	r3, r0
 800849a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800849e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d003      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80084ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b6:	2100      	movs	r1, #0
 80084b8:	6239      	str	r1, [r7, #32]
 80084ba:	f003 0302 	and.w	r3, r3, #2
 80084be:	627b      	str	r3, [r7, #36]	@ 0x24
 80084c0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80084c4:	460b      	mov	r3, r1
 80084c6:	4313      	orrs	r3, r2
 80084c8:	d011      	beq.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80084ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ce:	3308      	adds	r3, #8
 80084d0:	2101      	movs	r1, #1
 80084d2:	4618      	mov	r0, r3
 80084d4:	f000 fb58 	bl	8008b88 <RCCEx_PLL2_Config>
 80084d8:	4603      	mov	r3, r0
 80084da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80084de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d003      	beq.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80084ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f6:	2100      	movs	r1, #0
 80084f8:	61b9      	str	r1, [r7, #24]
 80084fa:	f003 0304 	and.w	r3, r3, #4
 80084fe:	61fb      	str	r3, [r7, #28]
 8008500:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008504:	460b      	mov	r3, r1
 8008506:	4313      	orrs	r3, r2
 8008508:	d011      	beq.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800850a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800850e:	3308      	adds	r3, #8
 8008510:	2102      	movs	r1, #2
 8008512:	4618      	mov	r0, r3
 8008514:	f000 fb38 	bl	8008b88 <RCCEx_PLL2_Config>
 8008518:	4603      	mov	r3, r0
 800851a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800851e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008522:	2b00      	cmp	r3, #0
 8008524:	d003      	beq.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800852a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800852e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008536:	2100      	movs	r1, #0
 8008538:	6139      	str	r1, [r7, #16]
 800853a:	f003 0308 	and.w	r3, r3, #8
 800853e:	617b      	str	r3, [r7, #20]
 8008540:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008544:	460b      	mov	r3, r1
 8008546:	4313      	orrs	r3, r2
 8008548:	d011      	beq.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800854a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800854e:	3328      	adds	r3, #40	@ 0x28
 8008550:	2100      	movs	r1, #0
 8008552:	4618      	mov	r0, r3
 8008554:	f000 fbca 	bl	8008cec <RCCEx_PLL3_Config>
 8008558:	4603      	mov	r3, r0
 800855a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800855e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008562:	2b00      	cmp	r3, #0
 8008564:	d003      	beq.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800856a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800856e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008576:	2100      	movs	r1, #0
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	f003 0310 	and.w	r3, r3, #16
 800857e:	60fb      	str	r3, [r7, #12]
 8008580:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008584:	460b      	mov	r3, r1
 8008586:	4313      	orrs	r3, r2
 8008588:	d011      	beq.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800858a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800858e:	3328      	adds	r3, #40	@ 0x28
 8008590:	2101      	movs	r1, #1
 8008592:	4618      	mov	r0, r3
 8008594:	f000 fbaa 	bl	8008cec <RCCEx_PLL3_Config>
 8008598:	4603      	mov	r3, r0
 800859a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800859e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d003      	beq.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80085ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b6:	2100      	movs	r1, #0
 80085b8:	6039      	str	r1, [r7, #0]
 80085ba:	f003 0320 	and.w	r3, r3, #32
 80085be:	607b      	str	r3, [r7, #4]
 80085c0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80085c4:	460b      	mov	r3, r1
 80085c6:	4313      	orrs	r3, r2
 80085c8:	d011      	beq.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80085ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ce:	3328      	adds	r3, #40	@ 0x28
 80085d0:	2102      	movs	r1, #2
 80085d2:	4618      	mov	r0, r3
 80085d4:	f000 fb8a 	bl	8008cec <RCCEx_PLL3_Config>
 80085d8:	4603      	mov	r3, r0
 80085da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80085de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d003      	beq.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80085ee:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d101      	bne.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80085f6:	2300      	movs	r3, #0
 80085f8:	e000      	b.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008602:	46bd      	mov	sp, r7
 8008604:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008608:	58024400 	.word	0x58024400

0800860c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008610:	f7fe fd96 	bl	8007140 <HAL_RCC_GetHCLKFreq>
 8008614:	4602      	mov	r2, r0
 8008616:	4b06      	ldr	r3, [pc, #24]	@ (8008630 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008618:	6a1b      	ldr	r3, [r3, #32]
 800861a:	091b      	lsrs	r3, r3, #4
 800861c:	f003 0307 	and.w	r3, r3, #7
 8008620:	4904      	ldr	r1, [pc, #16]	@ (8008634 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008622:	5ccb      	ldrb	r3, [r1, r3]
 8008624:	f003 031f 	and.w	r3, r3, #31
 8008628:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800862c:	4618      	mov	r0, r3
 800862e:	bd80      	pop	{r7, pc}
 8008630:	58024400 	.word	0x58024400
 8008634:	0800e600 	.word	0x0800e600

08008638 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008638:	b480      	push	{r7}
 800863a:	b089      	sub	sp, #36	@ 0x24
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008640:	4ba1      	ldr	r3, [pc, #644]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008644:	f003 0303 	and.w	r3, r3, #3
 8008648:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800864a:	4b9f      	ldr	r3, [pc, #636]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800864c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800864e:	0b1b      	lsrs	r3, r3, #12
 8008650:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008654:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008656:	4b9c      	ldr	r3, [pc, #624]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800865a:	091b      	lsrs	r3, r3, #4
 800865c:	f003 0301 	and.w	r3, r3, #1
 8008660:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008662:	4b99      	ldr	r3, [pc, #612]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008666:	08db      	lsrs	r3, r3, #3
 8008668:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800866c:	693a      	ldr	r2, [r7, #16]
 800866e:	fb02 f303 	mul.w	r3, r2, r3
 8008672:	ee07 3a90 	vmov	s15, r3
 8008676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800867a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	2b00      	cmp	r3, #0
 8008682:	f000 8111 	beq.w	80088a8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	2b02      	cmp	r3, #2
 800868a:	f000 8083 	beq.w	8008794 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	2b02      	cmp	r3, #2
 8008692:	f200 80a1 	bhi.w	80087d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d003      	beq.n	80086a4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	2b01      	cmp	r3, #1
 80086a0:	d056      	beq.n	8008750 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80086a2:	e099      	b.n	80087d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086a4:	4b88      	ldr	r3, [pc, #544]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 0320 	and.w	r3, r3, #32
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d02d      	beq.n	800870c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086b0:	4b85      	ldr	r3, [pc, #532]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	08db      	lsrs	r3, r3, #3
 80086b6:	f003 0303 	and.w	r3, r3, #3
 80086ba:	4a84      	ldr	r2, [pc, #528]	@ (80088cc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80086bc:	fa22 f303 	lsr.w	r3, r2, r3
 80086c0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	ee07 3a90 	vmov	s15, r3
 80086c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	ee07 3a90 	vmov	s15, r3
 80086d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086da:	4b7b      	ldr	r3, [pc, #492]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086e2:	ee07 3a90 	vmov	s15, r3
 80086e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80086ee:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008706:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800870a:	e087      	b.n	800881c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	ee07 3a90 	vmov	s15, r3
 8008712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008716:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80088d4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800871a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800871e:	4b6a      	ldr	r3, [pc, #424]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008722:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008726:	ee07 3a90 	vmov	s15, r3
 800872a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800872e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008732:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008736:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800873a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800873e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008742:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800874a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800874e:	e065      	b.n	800881c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	ee07 3a90 	vmov	s15, r3
 8008756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800875a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80088d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800875e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008762:	4b59      	ldr	r3, [pc, #356]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800876a:	ee07 3a90 	vmov	s15, r3
 800876e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008772:	ed97 6a03 	vldr	s12, [r7, #12]
 8008776:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800877a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800877e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008782:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008786:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800878a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800878e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008792:	e043      	b.n	800881c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	ee07 3a90 	vmov	s15, r3
 800879a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800879e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80088dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80087a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087a6:	4b48      	ldr	r3, [pc, #288]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ae:	ee07 3a90 	vmov	s15, r3
 80087b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80087ba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087d6:	e021      	b.n	800881c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	ee07 3a90 	vmov	s15, r3
 80087de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087e2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80088d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80087e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087ea:	4b37      	ldr	r3, [pc, #220]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087f2:	ee07 3a90 	vmov	s15, r3
 80087f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80087fe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008802:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008806:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800880a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800880e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008816:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800881a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800881c:	4b2a      	ldr	r3, [pc, #168]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800881e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008820:	0a5b      	lsrs	r3, r3, #9
 8008822:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008826:	ee07 3a90 	vmov	s15, r3
 800882a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800882e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008832:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008836:	edd7 6a07 	vldr	s13, [r7, #28]
 800883a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800883e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008842:	ee17 2a90 	vmov	r2, s15
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800884a:	4b1f      	ldr	r3, [pc, #124]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800884c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800884e:	0c1b      	lsrs	r3, r3, #16
 8008850:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008854:	ee07 3a90 	vmov	s15, r3
 8008858:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800885c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008860:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008864:	edd7 6a07 	vldr	s13, [r7, #28]
 8008868:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800886c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008870:	ee17 2a90 	vmov	r2, s15
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008878:	4b13      	ldr	r3, [pc, #76]	@ (80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800887a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800887c:	0e1b      	lsrs	r3, r3, #24
 800887e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008882:	ee07 3a90 	vmov	s15, r3
 8008886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800888a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800888e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008892:	edd7 6a07 	vldr	s13, [r7, #28]
 8008896:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800889a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800889e:	ee17 2a90 	vmov	r2, s15
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80088a6:	e008      	b.n	80088ba <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	609a      	str	r2, [r3, #8]
}
 80088ba:	bf00      	nop
 80088bc:	3724      	adds	r7, #36	@ 0x24
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	58024400 	.word	0x58024400
 80088cc:	03d09000 	.word	0x03d09000
 80088d0:	46000000 	.word	0x46000000
 80088d4:	4c742400 	.word	0x4c742400
 80088d8:	4a742400 	.word	0x4a742400
 80088dc:	4bbebc20 	.word	0x4bbebc20

080088e0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b089      	sub	sp, #36	@ 0x24
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80088e8:	4ba1      	ldr	r3, [pc, #644]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ec:	f003 0303 	and.w	r3, r3, #3
 80088f0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80088f2:	4b9f      	ldr	r3, [pc, #636]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f6:	0d1b      	lsrs	r3, r3, #20
 80088f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088fc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80088fe:	4b9c      	ldr	r3, [pc, #624]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008902:	0a1b      	lsrs	r3, r3, #8
 8008904:	f003 0301 	and.w	r3, r3, #1
 8008908:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800890a:	4b99      	ldr	r3, [pc, #612]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800890c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800890e:	08db      	lsrs	r3, r3, #3
 8008910:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008914:	693a      	ldr	r2, [r7, #16]
 8008916:	fb02 f303 	mul.w	r3, r2, r3
 800891a:	ee07 3a90 	vmov	s15, r3
 800891e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008922:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	2b00      	cmp	r3, #0
 800892a:	f000 8111 	beq.w	8008b50 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	2b02      	cmp	r3, #2
 8008932:	f000 8083 	beq.w	8008a3c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2b02      	cmp	r3, #2
 800893a:	f200 80a1 	bhi.w	8008a80 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d003      	beq.n	800894c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	2b01      	cmp	r3, #1
 8008948:	d056      	beq.n	80089f8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800894a:	e099      	b.n	8008a80 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800894c:	4b88      	ldr	r3, [pc, #544]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f003 0320 	and.w	r3, r3, #32
 8008954:	2b00      	cmp	r3, #0
 8008956:	d02d      	beq.n	80089b4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008958:	4b85      	ldr	r3, [pc, #532]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	08db      	lsrs	r3, r3, #3
 800895e:	f003 0303 	and.w	r3, r3, #3
 8008962:	4a84      	ldr	r2, [pc, #528]	@ (8008b74 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008964:	fa22 f303 	lsr.w	r3, r2, r3
 8008968:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	ee07 3a90 	vmov	s15, r3
 8008970:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	ee07 3a90 	vmov	s15, r3
 800897a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800897e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008982:	4b7b      	ldr	r3, [pc, #492]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800898a:	ee07 3a90 	vmov	s15, r3
 800898e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008992:	ed97 6a03 	vldr	s12, [r7, #12]
 8008996:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800899a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800899e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80089b2:	e087      	b.n	8008ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	ee07 3a90 	vmov	s15, r3
 80089ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008b7c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80089c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089c6:	4b6a      	ldr	r3, [pc, #424]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ce:	ee07 3a90 	vmov	s15, r3
 80089d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80089da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089f6:	e065      	b.n	8008ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	ee07 3a90 	vmov	s15, r3
 80089fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a02:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008b80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008a06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a0a:	4b59      	ldr	r3, [pc, #356]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a12:	ee07 3a90 	vmov	s15, r3
 8008a16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a1e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a3a:	e043      	b.n	8008ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	ee07 3a90 	vmov	s15, r3
 8008a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a46:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008a4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a4e:	4b48      	ldr	r3, [pc, #288]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a56:	ee07 3a90 	vmov	s15, r3
 8008a5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a62:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a7e:	e021      	b.n	8008ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	ee07 3a90 	vmov	s15, r3
 8008a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a8a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008b80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008a8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a92:	4b37      	ldr	r3, [pc, #220]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a9a:	ee07 3a90 	vmov	s15, r3
 8008a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aa2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008aa6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008aaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008abe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ac2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ac8:	0a5b      	lsrs	r3, r3, #9
 8008aca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ace:	ee07 3a90 	vmov	s15, r3
 8008ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ad6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ada:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ade:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ae2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ae6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008aea:	ee17 2a90 	vmov	r2, s15
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008af2:	4b1f      	ldr	r3, [pc, #124]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af6:	0c1b      	lsrs	r3, r3, #16
 8008af8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008afc:	ee07 3a90 	vmov	s15, r3
 8008b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b08:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b18:	ee17 2a90 	vmov	r2, s15
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008b20:	4b13      	ldr	r3, [pc, #76]	@ (8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b24:	0e1b      	lsrs	r3, r3, #24
 8008b26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b2a:	ee07 3a90 	vmov	s15, r3
 8008b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b46:	ee17 2a90 	vmov	r2, s15
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008b4e:	e008      	b.n	8008b62 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	609a      	str	r2, [r3, #8]
}
 8008b62:	bf00      	nop
 8008b64:	3724      	adds	r7, #36	@ 0x24
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr
 8008b6e:	bf00      	nop
 8008b70:	58024400 	.word	0x58024400
 8008b74:	03d09000 	.word	0x03d09000
 8008b78:	46000000 	.word	0x46000000
 8008b7c:	4c742400 	.word	0x4c742400
 8008b80:	4a742400 	.word	0x4a742400
 8008b84:	4bbebc20 	.word	0x4bbebc20

08008b88 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008b92:	2300      	movs	r3, #0
 8008b94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008b96:	4b53      	ldr	r3, [pc, #332]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b9a:	f003 0303 	and.w	r3, r3, #3
 8008b9e:	2b03      	cmp	r3, #3
 8008ba0:	d101      	bne.n	8008ba6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e099      	b.n	8008cda <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008ba6:	4b4f      	ldr	r3, [pc, #316]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4a4e      	ldr	r2, [pc, #312]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008bac:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008bb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bb2:	f7fa f8f9 	bl	8002da8 <HAL_GetTick>
 8008bb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bb8:	e008      	b.n	8008bcc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008bba:	f7fa f8f5 	bl	8002da8 <HAL_GetTick>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	1ad3      	subs	r3, r2, r3
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	d901      	bls.n	8008bcc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008bc8:	2303      	movs	r3, #3
 8008bca:	e086      	b.n	8008cda <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bcc:	4b45      	ldr	r3, [pc, #276]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1f0      	bne.n	8008bba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008bd8:	4b42      	ldr	r3, [pc, #264]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bdc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	031b      	lsls	r3, r3, #12
 8008be6:	493f      	ldr	r1, [pc, #252]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008be8:	4313      	orrs	r3, r2
 8008bea:	628b      	str	r3, [r1, #40]	@ 0x28
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	025b      	lsls	r3, r3, #9
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	431a      	orrs	r2, r3
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	3b01      	subs	r3, #1
 8008c08:	041b      	lsls	r3, r3, #16
 8008c0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008c0e:	431a      	orrs	r2, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	691b      	ldr	r3, [r3, #16]
 8008c14:	3b01      	subs	r3, #1
 8008c16:	061b      	lsls	r3, r3, #24
 8008c18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008c1c:	4931      	ldr	r1, [pc, #196]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008c22:	4b30      	ldr	r3, [pc, #192]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c26:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	695b      	ldr	r3, [r3, #20]
 8008c2e:	492d      	ldr	r1, [pc, #180]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c30:	4313      	orrs	r3, r2
 8008c32:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008c34:	4b2b      	ldr	r3, [pc, #172]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c38:	f023 0220 	bic.w	r2, r3, #32
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	699b      	ldr	r3, [r3, #24]
 8008c40:	4928      	ldr	r1, [pc, #160]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c42:	4313      	orrs	r3, r2
 8008c44:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008c46:	4b27      	ldr	r3, [pc, #156]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c4a:	4a26      	ldr	r2, [pc, #152]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c4c:	f023 0310 	bic.w	r3, r3, #16
 8008c50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008c52:	4b24      	ldr	r3, [pc, #144]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c56:	4b24      	ldr	r3, [pc, #144]	@ (8008ce8 <RCCEx_PLL2_Config+0x160>)
 8008c58:	4013      	ands	r3, r2
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	69d2      	ldr	r2, [r2, #28]
 8008c5e:	00d2      	lsls	r2, r2, #3
 8008c60:	4920      	ldr	r1, [pc, #128]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c62:	4313      	orrs	r3, r2
 8008c64:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008c66:	4b1f      	ldr	r3, [pc, #124]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c6c:	f043 0310 	orr.w	r3, r3, #16
 8008c70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d106      	bne.n	8008c86 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008c78:	4b1a      	ldr	r3, [pc, #104]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c7c:	4a19      	ldr	r2, [pc, #100]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c7e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008c82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008c84:	e00f      	b.n	8008ca6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d106      	bne.n	8008c9a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008c8c:	4b15      	ldr	r3, [pc, #84]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c90:	4a14      	ldr	r2, [pc, #80]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008c98:	e005      	b.n	8008ca6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008c9a:	4b12      	ldr	r3, [pc, #72]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c9e:	4a11      	ldr	r2, [pc, #68]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008ca0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a0e      	ldr	r2, [pc, #56]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008cac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008cb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008cb2:	f7fa f879 	bl	8002da8 <HAL_GetTick>
 8008cb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008cb8:	e008      	b.n	8008ccc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008cba:	f7fa f875 	bl	8002da8 <HAL_GetTick>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	1ad3      	subs	r3, r2, r3
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d901      	bls.n	8008ccc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008cc8:	2303      	movs	r3, #3
 8008cca:	e006      	b.n	8008cda <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ccc:	4b05      	ldr	r3, [pc, #20]	@ (8008ce4 <RCCEx_PLL2_Config+0x15c>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d0f0      	beq.n	8008cba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3710      	adds	r7, #16
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	58024400 	.word	0x58024400
 8008ce8:	ffff0007 	.word	0xffff0007

08008cec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b084      	sub	sp, #16
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008cfa:	4b53      	ldr	r3, [pc, #332]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cfe:	f003 0303 	and.w	r3, r3, #3
 8008d02:	2b03      	cmp	r3, #3
 8008d04:	d101      	bne.n	8008d0a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008d06:	2301      	movs	r3, #1
 8008d08:	e099      	b.n	8008e3e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008d0a:	4b4f      	ldr	r3, [pc, #316]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a4e      	ldr	r2, [pc, #312]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d16:	f7fa f847 	bl	8002da8 <HAL_GetTick>
 8008d1a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008d1c:	e008      	b.n	8008d30 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008d1e:	f7fa f843 	bl	8002da8 <HAL_GetTick>
 8008d22:	4602      	mov	r2, r0
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d901      	bls.n	8008d30 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008d2c:	2303      	movs	r3, #3
 8008d2e:	e086      	b.n	8008e3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008d30:	4b45      	ldr	r3, [pc, #276]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d1f0      	bne.n	8008d1e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008d3c:	4b42      	ldr	r3, [pc, #264]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d40:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	051b      	lsls	r3, r3, #20
 8008d4a:	493f      	ldr	r1, [pc, #252]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	3b01      	subs	r3, #1
 8008d56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	3b01      	subs	r3, #1
 8008d60:	025b      	lsls	r3, r3, #9
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	431a      	orrs	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	041b      	lsls	r3, r3, #16
 8008d6e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008d72:	431a      	orrs	r2, r3
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	691b      	ldr	r3, [r3, #16]
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	061b      	lsls	r3, r3, #24
 8008d7c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008d80:	4931      	ldr	r1, [pc, #196]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d82:	4313      	orrs	r3, r2
 8008d84:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008d86:	4b30      	ldr	r3, [pc, #192]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	695b      	ldr	r3, [r3, #20]
 8008d92:	492d      	ldr	r1, [pc, #180]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d94:	4313      	orrs	r3, r2
 8008d96:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008d98:	4b2b      	ldr	r3, [pc, #172]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	699b      	ldr	r3, [r3, #24]
 8008da4:	4928      	ldr	r1, [pc, #160]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008da6:	4313      	orrs	r3, r2
 8008da8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008daa:	4b27      	ldr	r3, [pc, #156]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dae:	4a26      	ldr	r2, [pc, #152]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008db0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008db4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008db6:	4b24      	ldr	r3, [pc, #144]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008db8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008dba:	4b24      	ldr	r3, [pc, #144]	@ (8008e4c <RCCEx_PLL3_Config+0x160>)
 8008dbc:	4013      	ands	r3, r2
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	69d2      	ldr	r2, [r2, #28]
 8008dc2:	00d2      	lsls	r2, r2, #3
 8008dc4:	4920      	ldr	r1, [pc, #128]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008dca:	4b1f      	ldr	r3, [pc, #124]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dce:	4a1e      	ldr	r2, [pc, #120]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d106      	bne.n	8008dea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de0:	4a19      	ldr	r2, [pc, #100]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008de2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008de6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008de8:	e00f      	b.n	8008e0a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d106      	bne.n	8008dfe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008df0:	4b15      	ldr	r3, [pc, #84]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008df4:	4a14      	ldr	r2, [pc, #80]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008df6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008dfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008dfc:	e005      	b.n	8008e0a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008dfe:	4b12      	ldr	r3, [pc, #72]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e02:	4a11      	ldr	r2, [pc, #68]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008e04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008e08:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e16:	f7f9 ffc7 	bl	8002da8 <HAL_GetTick>
 8008e1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008e1c:	e008      	b.n	8008e30 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008e1e:	f7f9 ffc3 	bl	8002da8 <HAL_GetTick>
 8008e22:	4602      	mov	r2, r0
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	1ad3      	subs	r3, r2, r3
 8008e28:	2b02      	cmp	r3, #2
 8008e2a:	d901      	bls.n	8008e30 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008e2c:	2303      	movs	r3, #3
 8008e2e:	e006      	b.n	8008e3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008e30:	4b05      	ldr	r3, [pc, #20]	@ (8008e48 <RCCEx_PLL3_Config+0x15c>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d0f0      	beq.n	8008e1e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3710      	adds	r7, #16
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	bf00      	nop
 8008e48:	58024400 	.word	0x58024400
 8008e4c:	ffff0007 	.word	0xffff0007

08008e50 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d101      	bne.n	8008e62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e10f      	b.n	8009082 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a87      	ldr	r2, [pc, #540]	@ (800908c <HAL_SPI_Init+0x23c>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d00f      	beq.n	8008e92 <HAL_SPI_Init+0x42>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a86      	ldr	r2, [pc, #536]	@ (8009090 <HAL_SPI_Init+0x240>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d00a      	beq.n	8008e92 <HAL_SPI_Init+0x42>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a84      	ldr	r2, [pc, #528]	@ (8009094 <HAL_SPI_Init+0x244>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d005      	beq.n	8008e92 <HAL_SPI_Init+0x42>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	68db      	ldr	r3, [r3, #12]
 8008e8a:	2b0f      	cmp	r3, #15
 8008e8c:	d901      	bls.n	8008e92 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	e0f7      	b.n	8009082 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 ff70 	bl	8009d78 <SPI_GetPacketSize>
 8008e98:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a7b      	ldr	r2, [pc, #492]	@ (800908c <HAL_SPI_Init+0x23c>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d00c      	beq.n	8008ebe <HAL_SPI_Init+0x6e>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a79      	ldr	r2, [pc, #484]	@ (8009090 <HAL_SPI_Init+0x240>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d007      	beq.n	8008ebe <HAL_SPI_Init+0x6e>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a78      	ldr	r2, [pc, #480]	@ (8009094 <HAL_SPI_Init+0x244>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d002      	beq.n	8008ebe <HAL_SPI_Init+0x6e>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2b08      	cmp	r3, #8
 8008ebc:	d811      	bhi.n	8008ee2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008ec2:	4a72      	ldr	r2, [pc, #456]	@ (800908c <HAL_SPI_Init+0x23c>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d009      	beq.n	8008edc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a70      	ldr	r2, [pc, #448]	@ (8009090 <HAL_SPI_Init+0x240>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d004      	beq.n	8008edc <HAL_SPI_Init+0x8c>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a6f      	ldr	r2, [pc, #444]	@ (8009094 <HAL_SPI_Init+0x244>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d104      	bne.n	8008ee6 <HAL_SPI_Init+0x96>
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2b10      	cmp	r3, #16
 8008ee0:	d901      	bls.n	8008ee6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	e0cd      	b.n	8009082 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d106      	bne.n	8008f00 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f7f9 f9d0 	bl	80022a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2202      	movs	r2, #2
 8008f04:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f022 0201 	bic.w	r2, r2, #1
 8008f16:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	689b      	ldr	r3, [r3, #8]
 8008f1e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008f22:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	699b      	ldr	r3, [r3, #24]
 8008f28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f2c:	d119      	bne.n	8008f62 <HAL_SPI_Init+0x112>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f36:	d103      	bne.n	8008f40 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d008      	beq.n	8008f52 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d10c      	bne.n	8008f62 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008f4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f50:	d107      	bne.n	8008f62 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	681a      	ldr	r2, [r3, #0]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f60:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00f      	beq.n	8008f8e <HAL_SPI_Init+0x13e>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	2b06      	cmp	r3, #6
 8008f74:	d90b      	bls.n	8008f8e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	430a      	orrs	r2, r1
 8008f8a:	601a      	str	r2, [r3, #0]
 8008f8c:	e007      	b.n	8008f9e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f9c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	69da      	ldr	r2, [r3, #28]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fa6:	431a      	orrs	r2, r3
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	431a      	orrs	r2, r3
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb0:	ea42 0103 	orr.w	r1, r2, r3
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	68da      	ldr	r2, [r3, #12]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	430a      	orrs	r2, r1
 8008fbe:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc8:	431a      	orrs	r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fce:	431a      	orrs	r2, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	699b      	ldr	r3, [r3, #24]
 8008fd4:	431a      	orrs	r2, r3
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	431a      	orrs	r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	695b      	ldr	r3, [r3, #20]
 8008fe0:	431a      	orrs	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a1b      	ldr	r3, [r3, #32]
 8008fe6:	431a      	orrs	r2, r3
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	431a      	orrs	r2, r3
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ff2:	431a      	orrs	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	431a      	orrs	r2, r3
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ffe:	ea42 0103 	orr.w	r1, r2, r3
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	430a      	orrs	r2, r1
 800900c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d113      	bne.n	800903e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009028:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800903c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f022 0201 	bic.w	r2, r2, #1
 800904c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009056:	2b00      	cmp	r3, #0
 8009058:	d00a      	beq.n	8009070 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	430a      	orrs	r2, r1
 800906e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2201      	movs	r2, #1
 800907c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	3710      	adds	r7, #16
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	40013000 	.word	0x40013000
 8009090:	40003800 	.word	0x40003800
 8009094:	40003c00 	.word	0x40003c00

08009098 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	4613      	mov	r3, r2
 80090a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d001      	beq.n	80090b6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80090b2:	2302      	movs	r3, #2
 80090b4:	e126      	b.n	8009304 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d002      	beq.n	80090c2 <HAL_SPI_Transmit_DMA+0x2a>
 80090bc:	88fb      	ldrh	r3, [r7, #6]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d101      	bne.n	80090c6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80090c2:	2301      	movs	r3, #1
 80090c4:	e11e      	b.n	8009304 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d101      	bne.n	80090d4 <HAL_SPI_Transmit_DMA+0x3c>
 80090d0:	2302      	movs	r3, #2
 80090d2:	e117      	b.n	8009304 <HAL_SPI_Transmit_DMA+0x26c>
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2201      	movs	r2, #1
 80090d8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2203      	movs	r2, #3
 80090e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	2200      	movs	r2, #0
 80090e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	68ba      	ldr	r2, [r7, #8]
 80090f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	88fa      	ldrh	r2, [r7, #6]
 80090f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	88fa      	ldrh	r2, [r7, #6]
 80090fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2200      	movs	r2, #0
 800910c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	2200      	movs	r2, #0
 8009112:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2200      	movs	r2, #0
 8009118:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2200      	movs	r2, #0
 8009120:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800912c:	d108      	bne.n	8009140 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800913c:	601a      	str	r2, [r3, #0]
 800913e:	e009      	b.n	8009154 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009152:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	68db      	ldr	r3, [r3, #12]
 8009158:	2b0f      	cmp	r3, #15
 800915a:	d905      	bls.n	8009168 <HAL_SPI_Transmit_DMA+0xd0>
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009166:	d10f      	bne.n	8009188 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800916c:	2b07      	cmp	r3, #7
 800916e:	d911      	bls.n	8009194 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009174:	699b      	ldr	r3, [r3, #24]
 8009176:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800917a:	d00b      	beq.n	8009194 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009180:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009182:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009186:	d005      	beq.n	8009194 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2200      	movs	r2, #0
 800918c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8009190:	2301      	movs	r3, #1
 8009192:	e0b7      	b.n	8009304 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	2b07      	cmp	r3, #7
 800919a:	d820      	bhi.n	80091de <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091a0:	699b      	ldr	r3, [r3, #24]
 80091a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091a6:	d109      	bne.n	80091bc <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	3301      	adds	r3, #1
 80091b2:	105b      	asrs	r3, r3, #1
 80091b4:	b29a      	uxth	r2, r3
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091c0:	699b      	ldr	r3, [r3, #24]
 80091c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091c6:	d11e      	bne.n	8009206 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	3303      	adds	r3, #3
 80091d2:	109b      	asrs	r3, r3, #2
 80091d4:	b29a      	uxth	r2, r3
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80091dc:	e013      	b.n	8009206 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	68db      	ldr	r3, [r3, #12]
 80091e2:	2b0f      	cmp	r3, #15
 80091e4:	d80f      	bhi.n	8009206 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091ea:	699b      	ldr	r3, [r3, #24]
 80091ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091f0:	d109      	bne.n	8009206 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	3301      	adds	r3, #1
 80091fc:	105b      	asrs	r3, r3, #1
 80091fe:	b29a      	uxth	r2, r3
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800920a:	4a40      	ldr	r2, [pc, #256]	@ (800930c <HAL_SPI_Transmit_DMA+0x274>)
 800920c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009212:	4a3f      	ldr	r2, [pc, #252]	@ (8009310 <HAL_SPI_Transmit_DMA+0x278>)
 8009214:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800921a:	4a3e      	ldr	r2, [pc, #248]	@ (8009314 <HAL_SPI_Transmit_DMA+0x27c>)
 800921c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009222:	2200      	movs	r2, #0
 8009224:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	689a      	ldr	r2, [r3, #8]
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009234:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800923e:	4619      	mov	r1, r3
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	3320      	adds	r3, #32
 8009246:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800924e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8009250:	f7fa faca 	bl	80037e8 <HAL_DMA_Start_IT>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d011      	beq.n	800927e <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009260:	f043 0210 	orr.w	r2, r3, #16
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2201      	movs	r2, #1
 800926e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2200      	movs	r2, #0
 8009276:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	e042      	b.n	8009304 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009282:	69db      	ldr	r3, [r3, #28]
 8009284:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009288:	d108      	bne.n	800929c <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	6859      	ldr	r1, [r3, #4]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	4b20      	ldr	r3, [pc, #128]	@ (8009318 <HAL_SPI_Transmit_DMA+0x280>)
 8009296:	400b      	ands	r3, r1
 8009298:	6053      	str	r3, [r2, #4]
 800929a:	e009      	b.n	80092b0 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	685a      	ldr	r2, [r3, #4]
 80092a2:	4b1d      	ldr	r3, [pc, #116]	@ (8009318 <HAL_SPI_Transmit_DMA+0x280>)
 80092a4:	4013      	ands	r3, r2
 80092a6:	88f9      	ldrh	r1, [r7, #6]
 80092a8:	68fa      	ldr	r2, [r7, #12]
 80092aa:	6812      	ldr	r2, [r2, #0]
 80092ac:	430b      	orrs	r3, r1
 80092ae:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	689a      	ldr	r2, [r3, #8]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80092be:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	691a      	ldr	r2, [r3, #16]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 80092ce:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f042 0201 	orr.w	r2, r2, #1
 80092de:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80092e8:	d107      	bne.n	80092fa <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80092f8:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009302:	2300      	movs	r3, #0
}
 8009304:	4618      	mov	r0, r3
 8009306:	3710      	adds	r7, #16
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}
 800930c:	08009b85 	.word	0x08009b85
 8009310:	08009af9 	.word	0x08009af9
 8009314:	08009bbd 	.word	0x08009bbd
 8009318:	ffff0000 	.word	0xffff0000

0800931c <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	607a      	str	r2, [r7, #4]
 8009328:	807b      	strh	r3, [r7, #2]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009330:	b2db      	uxtb	r3, r3
 8009332:	2b01      	cmp	r3, #1
 8009334:	d001      	beq.n	800933a <HAL_SPI_TransmitReceive_DMA+0x1e>
  {
    return HAL_BUSY;
 8009336:	2302      	movs	r3, #2
 8009338:	e19c      	b.n	8009674 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d005      	beq.n	800934c <HAL_SPI_TransmitReceive_DMA+0x30>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d002      	beq.n	800934c <HAL_SPI_TransmitReceive_DMA+0x30>
 8009346:	887b      	ldrh	r3, [r7, #2]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d101      	bne.n	8009350 <HAL_SPI_TransmitReceive_DMA+0x34>
  {
    return HAL_ERROR;
 800934c:	2301      	movs	r3, #1
 800934e:	e191      	b.n	8009674 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009356:	2b01      	cmp	r3, #1
 8009358:	d101      	bne.n	800935e <HAL_SPI_TransmitReceive_DMA+0x42>
 800935a:	2302      	movs	r3, #2
 800935c:	e18a      	b.n	8009674 <HAL_SPI_TransmitReceive_DMA+0x358>
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	2201      	movs	r2, #1
 8009362:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2205      	movs	r2, #5
 800936a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2200      	movs	r2, #0
 8009372:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	68ba      	ldr	r2, [r7, #8]
 800937a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	887a      	ldrh	r2, [r7, #2]
 8009380:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	887a      	ldrh	r2, [r7, #2]
 8009388:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	887a      	ldrh	r2, [r7, #2]
 8009396:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	887a      	ldrh	r2, [r7, #2]
 800939e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2200      	movs	r2, #0
 80093a6:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2200      	movs	r2, #0
 80093ac:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	68da      	ldr	r2, [r3, #12]
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80093bc:	60da      	str	r2, [r3, #12]

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689a      	ldr	r2, [r3, #8]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80093cc:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	2b0f      	cmp	r3, #15
 80093d4:	d90b      	bls.n	80093ee <HAL_SPI_TransmitReceive_DMA+0xd2>
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80093da:	699b      	ldr	r3, [r3, #24]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 80093dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093e0:	d121      	bne.n	8009426 <HAL_SPI_TransmitReceive_DMA+0x10a>
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80093e6:	699b      	ldr	r3, [r3, #24]
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 80093e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093ec:	d11b      	bne.n	8009426 <HAL_SPI_TransmitReceive_DMA+0x10a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	68db      	ldr	r3, [r3, #12]
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 80093f2:	2b07      	cmp	r3, #7
 80093f4:	d91d      	bls.n	8009432 <HAL_SPI_TransmitReceive_DMA+0x116>
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80093fa:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 80093fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009400:	d005      	beq.n	800940e <HAL_SPI_TransmitReceive_DMA+0xf2>
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009406:	699b      	ldr	r3, [r3, #24]
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009408:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800940c:	d10b      	bne.n	8009426 <HAL_SPI_TransmitReceive_DMA+0x10a>
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009412:	699b      	ldr	r3, [r3, #24]
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 8009414:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009418:	d00b      	beq.n	8009432 <HAL_SPI_TransmitReceive_DMA+0x116>
         (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)))))
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800941e:	699b      	ldr	r3, [r3, #24]
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009420:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009424:	d005      	beq.n	8009432 <HAL_SPI_TransmitReceive_DMA+0x116>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2200      	movs	r2, #0
 800942a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800942e:	2301      	movs	r3, #1
 8009430:	e120      	b.n	8009674 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	68db      	ldr	r3, [r3, #12]
 8009436:	2b07      	cmp	r3, #7
 8009438:	d840      	bhi.n	80094bc <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800943e:	699b      	ldr	r3, [r3, #24]
 8009440:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009444:	d109      	bne.n	800945a <HAL_SPI_TransmitReceive_DMA+0x13e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800944c:	b29b      	uxth	r3, r3
 800944e:	3301      	adds	r3, #1
 8009450:	105b      	asrs	r3, r3, #1
 8009452:	b29a      	uxth	r2, r3
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800945e:	699b      	ldr	r3, [r3, #24]
 8009460:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009464:	d109      	bne.n	800947a <HAL_SPI_TransmitReceive_DMA+0x15e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800946c:	b29b      	uxth	r3, r3
 800946e:	3303      	adds	r3, #3
 8009470:	109b      	asrs	r3, r3, #2
 8009472:	b29a      	uxth	r2, r3
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800947e:	699b      	ldr	r3, [r3, #24]
 8009480:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009484:	d109      	bne.n	800949a <HAL_SPI_TransmitReceive_DMA+0x17e>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800948c:	b29b      	uxth	r3, r3
 800948e:	3301      	adds	r3, #1
 8009490:	105b      	asrs	r3, r3, #1
 8009492:	b29a      	uxth	r2, r3
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800949e:	699b      	ldr	r3, [r3, #24]
 80094a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094a4:	d12e      	bne.n	8009504 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	3303      	adds	r3, #3
 80094b0:	109b      	asrs	r3, r3, #2
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80094ba:	e023      	b.n	8009504 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	68db      	ldr	r3, [r3, #12]
 80094c0:	2b0f      	cmp	r3, #15
 80094c2:	d81f      	bhi.n	8009504 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094ce:	d109      	bne.n	80094e4 <HAL_SPI_TransmitReceive_DMA+0x1c8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	3301      	adds	r3, #1
 80094da:	105b      	asrs	r3, r3, #1
 80094dc:	b29a      	uxth	r2, r3
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80094e8:	699b      	ldr	r3, [r3, #24]
 80094ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094ee:	d109      	bne.n	8009504 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094f6:	b29b      	uxth	r3, r3
 80094f8:	3301      	adds	r3, #1
 80094fa:	105b      	asrs	r3, r3, #1
 80094fc:	b29a      	uxth	r2, r3
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI Tx/Rx DMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009508:	4a5c      	ldr	r2, [pc, #368]	@ (800967c <HAL_SPI_TransmitReceive_DMA+0x360>)
 800950a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009510:	4a5b      	ldr	r2, [pc, #364]	@ (8009680 <HAL_SPI_TransmitReceive_DMA+0x364>)
 8009512:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009518:	4a5a      	ldr	r2, [pc, #360]	@ (8009684 <HAL_SPI_TransmitReceive_DMA+0x368>)
 800951a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009520:	2200      	movs	r2, #0
 8009522:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	3330      	adds	r3, #48	@ 0x30
 800952e:	4619      	mov	r1, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009534:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800953c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800953e:	f7fa f953 	bl	80037e8 <HAL_DMA_Start_IT>
 8009542:	4603      	mov	r3, r0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d011      	beq.n	800956c <HAL_SPI_TransmitReceive_DMA+0x250>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800954e:	f043 0210 	orr.w	r2, r3, #16
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2201      	movs	r2, #1
 800955c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2200      	movs	r2, #0
 8009564:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8009568:	2301      	movs	r3, #1
 800956a:	e083      	b.n	8009674 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	689a      	ldr	r2, [r3, #8]
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800957a:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009580:	2200      	movs	r2, #0
 8009582:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009588:	2200      	movs	r2, #0
 800958a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009590:	2200      	movs	r2, #0
 8009592:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback    = SPI_DMAError;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009598:	4a3a      	ldr	r2, [pc, #232]	@ (8009684 <HAL_SPI_TransmitReceive_DMA+0x368>)
 800959a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095a4:	4619      	mov	r1, r3
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	3320      	adds	r3, #32
 80095ac:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80095b4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80095b6:	f7fa f917 	bl	80037e8 <HAL_DMA_Start_IT>
 80095ba:	4603      	mov	r3, r0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d016      	beq.n	80095ee <HAL_SPI_TransmitReceive_DMA+0x2d2>
  {
    /* Abort Rx DMA Channel already started */
    (void)HAL_DMA_Abort(hspi->hdmarx);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095c4:	4618      	mov	r0, r3
 80095c6:	f7fa fb79 	bl	8003cbc <HAL_DMA_Abort>

    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80095d0:	f043 0210 	orr.w	r2, r3, #16
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2201      	movs	r2, #1
 80095de:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	e042      	b.n	8009674 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095f2:	69db      	ldr	r3, [r3, #28]
 80095f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095f8:	d108      	bne.n	800960c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	6859      	ldr	r1, [r3, #4]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	4b20      	ldr	r3, [pc, #128]	@ (8009688 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 8009606:	400b      	ands	r3, r1
 8009608:	6053      	str	r3, [r2, #4]
 800960a:	e009      	b.n	8009620 <HAL_SPI_TransmitReceive_DMA+0x304>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	685a      	ldr	r2, [r3, #4]
 8009612:	4b1d      	ldr	r3, [pc, #116]	@ (8009688 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 8009614:	4013      	ands	r3, r2
 8009616:	8879      	ldrh	r1, [r7, #2]
 8009618:	68fa      	ldr	r2, [r7, #12]
 800961a:	6812      	ldr	r2, [r2, #0]
 800961c:	430b      	orrs	r3, r1
 800961e:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	689a      	ldr	r2, [r3, #8]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800962e:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	691a      	ldr	r2, [r3, #16]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f442 7258 	orr.w	r2, r2, #864	@ 0x360
 800963e:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f042 0201 	orr.w	r2, r2, #1
 800964e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009658:	d107      	bne.n	800966a <HAL_SPI_TransmitReceive_DMA+0x34e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009668:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2200      	movs	r2, #0
 800966e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}
 800967c:	08009ba1 	.word	0x08009ba1
 8009680:	08009b3f 	.word	0x08009b3f
 8009684:	08009bbd 	.word	0x08009bbd
 8009688:	ffff0000 	.word	0xffff0000

0800968c <HAL_SPI_DMAStop>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL_ERROR
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  /* Set error code to not supported */
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_NOT_SUPPORTED);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800969a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_ERROR;
 80096a4:	2301      	movs	r3, #1
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	370c      	adds	r7, #12
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr
	...

080096b4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b08a      	sub	sp, #40	@ 0x28
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	691b      	ldr	r3, [r3, #16]
 80096c2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	695b      	ldr	r3, [r3, #20]
 80096ca:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80096cc:	6a3a      	ldr	r2, [r7, #32]
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	4013      	ands	r3, r2
 80096d2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80096dc:	2300      	movs	r3, #0
 80096de:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80096e6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	3330      	adds	r3, #48	@ 0x30
 80096ee:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80096f0:	69fb      	ldr	r3, [r7, #28]
 80096f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d010      	beq.n	800971c <HAL_SPI_IRQHandler+0x68>
 80096fa:	6a3b      	ldr	r3, [r7, #32]
 80096fc:	f003 0308 	and.w	r3, r3, #8
 8009700:	2b00      	cmp	r3, #0
 8009702:	d00b      	beq.n	800971c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	699a      	ldr	r2, [r3, #24]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009712:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f000 f9d7 	bl	8009ac8 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800971a:	e192      	b.n	8009a42 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009722:	2b00      	cmp	r3, #0
 8009724:	d113      	bne.n	800974e <HAL_SPI_IRQHandler+0x9a>
 8009726:	69bb      	ldr	r3, [r7, #24]
 8009728:	f003 0320 	and.w	r3, r3, #32
 800972c:	2b00      	cmp	r3, #0
 800972e:	d10e      	bne.n	800974e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8009730:	69bb      	ldr	r3, [r7, #24]
 8009732:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8009736:	2b00      	cmp	r3, #0
 8009738:	d009      	beq.n	800974e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	4798      	blx	r3
    hspi->RxISR(hspi);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	4798      	blx	r3
    handled = 1UL;
 800974a:	2301      	movs	r3, #1
 800974c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009754:	2b00      	cmp	r3, #0
 8009756:	d10f      	bne.n	8009778 <HAL_SPI_IRQHandler+0xc4>
 8009758:	69bb      	ldr	r3, [r7, #24]
 800975a:	f003 0301 	and.w	r3, r3, #1
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00a      	beq.n	8009778 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009768:	2b00      	cmp	r3, #0
 800976a:	d105      	bne.n	8009778 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	4798      	blx	r3
    handled = 1UL;
 8009774:	2301      	movs	r3, #1
 8009776:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009778:	69bb      	ldr	r3, [r7, #24]
 800977a:	f003 0320 	and.w	r3, r3, #32
 800977e:	2b00      	cmp	r3, #0
 8009780:	d10f      	bne.n	80097a2 <HAL_SPI_IRQHandler+0xee>
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	f003 0302 	and.w	r3, r3, #2
 8009788:	2b00      	cmp	r3, #0
 800978a:	d00a      	beq.n	80097a2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009792:	2b00      	cmp	r3, #0
 8009794:	d105      	bne.n	80097a2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	4798      	blx	r3
    handled = 1UL;
 800979e:	2301      	movs	r3, #1
 80097a0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80097a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	f040 8147 	bne.w	8009a38 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80097aa:	69bb      	ldr	r3, [r7, #24]
 80097ac:	f003 0308 	and.w	r3, r3, #8
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	f000 808b 	beq.w	80098cc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	699a      	ldr	r2, [r3, #24]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f042 0208 	orr.w	r2, r2, #8
 80097c4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	699a      	ldr	r2, [r3, #24]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f042 0210 	orr.w	r2, r2, #16
 80097d4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	699a      	ldr	r2, [r3, #24]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80097e4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	691a      	ldr	r2, [r3, #16]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f022 0208 	bic.w	r2, r2, #8
 80097f4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009800:	2b00      	cmp	r3, #0
 8009802:	d13d      	bne.n	8009880 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8009804:	e036      	b.n	8009874 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	2b0f      	cmp	r3, #15
 800980c:	d90b      	bls.n	8009826 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009816:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009818:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800981e:	1d1a      	adds	r2, r3, #4
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	665a      	str	r2, [r3, #100]	@ 0x64
 8009824:	e01d      	b.n	8009862 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	68db      	ldr	r3, [r3, #12]
 800982a:	2b07      	cmp	r3, #7
 800982c:	d90b      	bls.n	8009846 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009832:	68fa      	ldr	r2, [r7, #12]
 8009834:	8812      	ldrh	r2, [r2, #0]
 8009836:	b292      	uxth	r2, r2
 8009838:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800983e:	1c9a      	adds	r2, r3, #2
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	665a      	str	r2, [r3, #100]	@ 0x64
 8009844:	e00d      	b.n	8009862 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009852:	7812      	ldrb	r2, [r2, #0]
 8009854:	b2d2      	uxtb	r2, r2
 8009856:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800985c:	1c5a      	adds	r2, r3, #1
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009868:	b29b      	uxth	r3, r3
 800986a:	3b01      	subs	r3, #1
 800986c:	b29a      	uxth	r2, r3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800987a:	b29b      	uxth	r3, r3
 800987c:	2b00      	cmp	r3, #0
 800987e:	d1c2      	bne.n	8009806 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f000 f9d9 	bl	8009c38 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009894:	2b00      	cmp	r3, #0
 8009896:	d003      	beq.n	80098a0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f000 f90b 	bl	8009ab4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800989e:	e0d0      	b.n	8009a42 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80098a0:	7cfb      	ldrb	r3, [r7, #19]
 80098a2:	2b05      	cmp	r3, #5
 80098a4:	d103      	bne.n	80098ae <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f8e6 	bl	8009a78 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80098ac:	e0c6      	b.n	8009a3c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80098ae:	7cfb      	ldrb	r3, [r7, #19]
 80098b0:	2b04      	cmp	r3, #4
 80098b2:	d103      	bne.n	80098bc <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 f8d5 	bl	8009a64 <HAL_SPI_RxCpltCallback>
    return;
 80098ba:	e0bf      	b.n	8009a3c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80098bc:	7cfb      	ldrb	r3, [r7, #19]
 80098be:	2b03      	cmp	r3, #3
 80098c0:	f040 80bc 	bne.w	8009a3c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f000 f8c3 	bl	8009a50 <HAL_SPI_TxCpltCallback>
    return;
 80098ca:	e0b7      	b.n	8009a3c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80098cc:	69bb      	ldr	r3, [r7, #24]
 80098ce:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f000 80b5 	beq.w	8009a42 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80098d8:	69bb      	ldr	r3, [r7, #24]
 80098da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d00f      	beq.n	8009902 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098e8:	f043 0204 	orr.w	r2, r3, #4
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	699a      	ldr	r2, [r3, #24]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009900:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8009902:	69bb      	ldr	r3, [r7, #24]
 8009904:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009908:	2b00      	cmp	r3, #0
 800990a:	d00f      	beq.n	800992c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009912:	f043 0201 	orr.w	r2, r3, #1
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	699a      	ldr	r2, [r3, #24]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800992a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800992c:	69bb      	ldr	r3, [r7, #24]
 800992e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009932:	2b00      	cmp	r3, #0
 8009934:	d00f      	beq.n	8009956 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800993c:	f043 0208 	orr.w	r2, r3, #8
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	699a      	ldr	r2, [r3, #24]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009954:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8009956:	69bb      	ldr	r3, [r7, #24]
 8009958:	f003 0320 	and.w	r3, r3, #32
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00f      	beq.n	8009980 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009966:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	699a      	ldr	r2, [r3, #24]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f042 0220 	orr.w	r2, r2, #32
 800997e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009986:	2b00      	cmp	r3, #0
 8009988:	d05a      	beq.n	8009a40 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f022 0201 	bic.w	r2, r2, #1
 8009998:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	6919      	ldr	r1, [r3, #16]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	4b28      	ldr	r3, [pc, #160]	@ (8009a48 <HAL_SPI_IRQHandler+0x394>)
 80099a6:	400b      	ands	r3, r1
 80099a8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80099b0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80099b4:	d138      	bne.n	8009a28 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	689a      	ldr	r2, [r3, #8]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80099c4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d013      	beq.n	80099f6 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099d2:	4a1e      	ldr	r2, [pc, #120]	@ (8009a4c <HAL_SPI_IRQHandler+0x398>)
 80099d4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099da:	4618      	mov	r0, r3
 80099dc:	f7fa fc8c 	bl	80042f8 <HAL_DMA_Abort_IT>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d007      	beq.n	80099f6 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80099ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d020      	beq.n	8009a40 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a02:	4a12      	ldr	r2, [pc, #72]	@ (8009a4c <HAL_SPI_IRQHandler+0x398>)
 8009a04:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7fa fc74 	bl	80042f8 <HAL_DMA_Abort_IT>
 8009a10:	4603      	mov	r3, r0
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d014      	beq.n	8009a40 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a1c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009a26:	e00b      	b.n	8009a40 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 f83f 	bl	8009ab4 <HAL_SPI_ErrorCallback>
    return;
 8009a36:	e003      	b.n	8009a40 <HAL_SPI_IRQHandler+0x38c>
    return;
 8009a38:	bf00      	nop
 8009a3a:	e002      	b.n	8009a42 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009a3c:	bf00      	nop
 8009a3e:	e000      	b.n	8009a42 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009a40:	bf00      	nop
  }
}
 8009a42:	3728      	adds	r7, #40	@ 0x28
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}
 8009a48:	fffffc94 	.word	0xfffffc94
 8009a4c:	08009c03 	.word	0x08009c03

08009a50 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009a50:	b480      	push	{r7}
 8009a52:	b083      	sub	sp, #12
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009a58:	bf00      	nop
 8009a5a:	370c      	adds	r7, #12
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr

08009a64 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009a64:	b480      	push	{r7}
 8009a66:	b083      	sub	sp, #12
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009a6c:	bf00      	nop
 8009a6e:	370c      	adds	r7, #12
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr

08009a78 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009a80:	bf00      	nop
 8009a82:	370c      	adds	r7, #12
 8009a84:	46bd      	mov	sp, r7
 8009a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8a:	4770      	bx	lr

08009a8c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8009a94:	bf00      	nop
 8009a96:	370c      	adds	r7, #12
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8009aa8:	bf00      	nop
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009abc:	bf00      	nop
 8009abe:	370c      	adds	r7, #12
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr

08009ac8 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b083      	sub	sp, #12
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8009ad0:	bf00      	nop
 8009ad2:	370c      	adds	r7, #12
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009aea:	b2db      	uxtb	r3, r3
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	370c      	adds	r7, #12
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b084      	sub	sp, #16
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b04:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009b0c:	b2db      	uxtb	r3, r3
 8009b0e:	2b07      	cmp	r3, #7
 8009b10:	d011      	beq.n	8009b36 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009b16:	69db      	ldr	r3, [r3, #28]
 8009b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b1c:	d103      	bne.n	8009b26 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 8009b1e:	68f8      	ldr	r0, [r7, #12]
 8009b20:	f7ff ff96 	bl	8009a50 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 8009b24:	e007      	b.n	8009b36 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	691a      	ldr	r2, [r3, #16]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f042 0208 	orr.w	r2, r2, #8
 8009b34:	611a      	str	r2, [r3, #16]
}
 8009b36:	bf00      	nop
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}

08009b3e <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b3e:	b580      	push	{r7, lr}
 8009b40:	b084      	sub	sp, #16
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b4a:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	2b07      	cmp	r3, #7
 8009b56:	d011      	beq.n	8009b7c <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009b5c:	69db      	ldr	r3, [r3, #28]
 8009b5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b62:	d103      	bne.n	8009b6c <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f7ff ff87 	bl	8009a78 <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 8009b6a:	e007      	b.n	8009b7c <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	691a      	ldr	r2, [r3, #16]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f042 0208 	orr.w	r2, r2, #8
 8009b7a:	611a      	str	r2, [r3, #16]
}
 8009b7c:	bf00      	nop
 8009b7e:	3710      	adds	r7, #16
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}

08009b84 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b084      	sub	sp, #16
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b90:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8009b92:	68f8      	ldr	r0, [r7, #12]
 8009b94:	f7ff ff7a 	bl	8009a8c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b98:	bf00      	nop
 8009b9a:	3710      	adds	r7, #16
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bac:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8009bae:	68f8      	ldr	r0, [r7, #12]
 8009bb0:	f7ff ff76 	bl	8009aa0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009bb4:	bf00      	nop
 8009bb6:	3710      	adds	r7, #16
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}

08009bbc <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bc8:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f7fb fd04 	bl	80055d8 <HAL_DMA_GetError>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d011      	beq.n	8009bfa <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f000 f82e 	bl	8009c38 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009be2:	f043 0210 	orr.w	r2, r3, #16
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	2201      	movs	r2, #1
 8009bf0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8009bf4:	68f8      	ldr	r0, [r7, #12]
 8009bf6:	f7ff ff5d 	bl	8009ab4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8009bfa:	bf00      	nop
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b084      	sub	sp, #16
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c0e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2200      	movs	r2, #0
 8009c14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	2201      	movs	r2, #1
 8009c24:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009c28:	68f8      	ldr	r0, [r7, #12]
 8009c2a:	f7ff ff43 	bl	8009ab4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009c2e:	bf00      	nop
 8009c30:	3710      	adds	r7, #16
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}
	...

08009c38 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	695b      	ldr	r3, [r3, #20]
 8009c46:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	699a      	ldr	r2, [r3, #24]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f042 0208 	orr.w	r2, r2, #8
 8009c56:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	699a      	ldr	r2, [r3, #24]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f042 0210 	orr.w	r2, r2, #16
 8009c66:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f022 0201 	bic.w	r2, r2, #1
 8009c76:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	6919      	ldr	r1, [r3, #16]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	4b3c      	ldr	r3, [pc, #240]	@ (8009d74 <SPI_CloseTransfer+0x13c>)
 8009c84:	400b      	ands	r3, r1
 8009c86:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	689a      	ldr	r2, [r3, #8]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009c96:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	2b04      	cmp	r3, #4
 8009ca2:	d014      	beq.n	8009cce <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f003 0320 	and.w	r3, r3, #32
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d00f      	beq.n	8009cce <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009cb4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	699a      	ldr	r2, [r3, #24]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f042 0220 	orr.w	r2, r2, #32
 8009ccc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	2b03      	cmp	r3, #3
 8009cd8:	d014      	beq.n	8009d04 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d00f      	beq.n	8009d04 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009cea:	f043 0204 	orr.w	r2, r3, #4
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	699a      	ldr	r2, [r3, #24]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d02:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d00f      	beq.n	8009d2e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d14:	f043 0201 	orr.w	r2, r3, #1
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	699a      	ldr	r2, [r3, #24]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d2c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d00f      	beq.n	8009d58 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d3e:	f043 0208 	orr.w	r2, r3, #8
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	699a      	ldr	r2, [r3, #24]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d56:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8009d68:	bf00      	nop
 8009d6a:	3714      	adds	r7, #20
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr
 8009d74:	fffffc90 	.word	0xfffffc90

08009d78 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b085      	sub	sp, #20
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d84:	095b      	lsrs	r3, r3, #5
 8009d86:	3301      	adds	r3, #1
 8009d88:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	3301      	adds	r3, #1
 8009d90:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	3307      	adds	r3, #7
 8009d96:	08db      	lsrs	r3, r3, #3
 8009d98:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	68fa      	ldr	r2, [r7, #12]
 8009d9e:	fb02 f303 	mul.w	r3, r2, r3
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3714      	adds	r7, #20
 8009da6:	46bd      	mov	sp, r7
 8009da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dac:	4770      	bx	lr

08009dae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009dae:	b580      	push	{r7, lr}
 8009db0:	b082      	sub	sp, #8
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d101      	bne.n	8009dc0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e049      	b.n	8009e54 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d106      	bne.n	8009dda <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f7f8 fb6d 	bl	80024b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2202      	movs	r2, #2
 8009dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	3304      	adds	r3, #4
 8009dea:	4619      	mov	r1, r3
 8009dec:	4610      	mov	r0, r2
 8009dee:	f000 fd59 	bl	800a8a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2201      	movs	r2, #1
 8009df6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2201      	movs	r2, #1
 8009e06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2201      	movs	r2, #1
 8009e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2201      	movs	r2, #1
 8009e26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2201      	movs	r2, #1
 8009e36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2201      	movs	r2, #1
 8009e46:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2201      	movs	r2, #1
 8009e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e52:	2300      	movs	r3, #0
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3708      	adds	r7, #8
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}

08009e5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b085      	sub	sp, #20
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e6a:	b2db      	uxtb	r3, r3
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d001      	beq.n	8009e74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009e70:	2301      	movs	r3, #1
 8009e72:	e054      	b.n	8009f1e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2202      	movs	r2, #2
 8009e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	68da      	ldr	r2, [r3, #12]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f042 0201 	orr.w	r2, r2, #1
 8009e8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a26      	ldr	r2, [pc, #152]	@ (8009f2c <HAL_TIM_Base_Start_IT+0xd0>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d022      	beq.n	8009edc <HAL_TIM_Base_Start_IT+0x80>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e9e:	d01d      	beq.n	8009edc <HAL_TIM_Base_Start_IT+0x80>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4a22      	ldr	r2, [pc, #136]	@ (8009f30 <HAL_TIM_Base_Start_IT+0xd4>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d018      	beq.n	8009edc <HAL_TIM_Base_Start_IT+0x80>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	4a21      	ldr	r2, [pc, #132]	@ (8009f34 <HAL_TIM_Base_Start_IT+0xd8>)
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d013      	beq.n	8009edc <HAL_TIM_Base_Start_IT+0x80>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8009f38 <HAL_TIM_Base_Start_IT+0xdc>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d00e      	beq.n	8009edc <HAL_TIM_Base_Start_IT+0x80>
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a1e      	ldr	r2, [pc, #120]	@ (8009f3c <HAL_TIM_Base_Start_IT+0xe0>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d009      	beq.n	8009edc <HAL_TIM_Base_Start_IT+0x80>
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8009f40 <HAL_TIM_Base_Start_IT+0xe4>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d004      	beq.n	8009edc <HAL_TIM_Base_Start_IT+0x80>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	4a1b      	ldr	r2, [pc, #108]	@ (8009f44 <HAL_TIM_Base_Start_IT+0xe8>)
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d115      	bne.n	8009f08 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	689a      	ldr	r2, [r3, #8]
 8009ee2:	4b19      	ldr	r3, [pc, #100]	@ (8009f48 <HAL_TIM_Base_Start_IT+0xec>)
 8009ee4:	4013      	ands	r3, r2
 8009ee6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2b06      	cmp	r3, #6
 8009eec:	d015      	beq.n	8009f1a <HAL_TIM_Base_Start_IT+0xbe>
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ef4:	d011      	beq.n	8009f1a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	681a      	ldr	r2, [r3, #0]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f042 0201 	orr.w	r2, r2, #1
 8009f04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f06:	e008      	b.n	8009f1a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	681a      	ldr	r2, [r3, #0]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f042 0201 	orr.w	r2, r2, #1
 8009f16:	601a      	str	r2, [r3, #0]
 8009f18:	e000      	b.n	8009f1c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009f1c:	2300      	movs	r3, #0
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3714      	adds	r7, #20
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	40010000 	.word	0x40010000
 8009f30:	40000400 	.word	0x40000400
 8009f34:	40000800 	.word	0x40000800
 8009f38:	40000c00 	.word	0x40000c00
 8009f3c:	40010400 	.word	0x40010400
 8009f40:	40001800 	.word	0x40001800
 8009f44:	40014000 	.word	0x40014000
 8009f48:	00010007 	.word	0x00010007

08009f4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b082      	sub	sp, #8
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d101      	bne.n	8009f5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e049      	b.n	8009ff2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d106      	bne.n	8009f78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 f841 	bl	8009ffa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2202      	movs	r2, #2
 8009f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681a      	ldr	r2, [r3, #0]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	3304      	adds	r3, #4
 8009f88:	4619      	mov	r1, r3
 8009f8a:	4610      	mov	r0, r2
 8009f8c:	f000 fc8a 	bl	800a8a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2201      	movs	r2, #1
 8009f94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2201      	movs	r2, #1
 8009fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2201      	movs	r2, #1
 8009fdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ff0:	2300      	movs	r3, #0
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3708      	adds	r7, #8
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009ffa:	b480      	push	{r7}
 8009ffc:	b083      	sub	sp, #12
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a002:	bf00      	nop
 800a004:	370c      	adds	r7, #12
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr
	...

0800a010 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d109      	bne.n	800a034 <HAL_TIM_PWM_Start+0x24>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a026:	b2db      	uxtb	r3, r3
 800a028:	2b01      	cmp	r3, #1
 800a02a:	bf14      	ite	ne
 800a02c:	2301      	movne	r3, #1
 800a02e:	2300      	moveq	r3, #0
 800a030:	b2db      	uxtb	r3, r3
 800a032:	e03c      	b.n	800a0ae <HAL_TIM_PWM_Start+0x9e>
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	2b04      	cmp	r3, #4
 800a038:	d109      	bne.n	800a04e <HAL_TIM_PWM_Start+0x3e>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a040:	b2db      	uxtb	r3, r3
 800a042:	2b01      	cmp	r3, #1
 800a044:	bf14      	ite	ne
 800a046:	2301      	movne	r3, #1
 800a048:	2300      	moveq	r3, #0
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	e02f      	b.n	800a0ae <HAL_TIM_PWM_Start+0x9e>
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	2b08      	cmp	r3, #8
 800a052:	d109      	bne.n	800a068 <HAL_TIM_PWM_Start+0x58>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a05a:	b2db      	uxtb	r3, r3
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	bf14      	ite	ne
 800a060:	2301      	movne	r3, #1
 800a062:	2300      	moveq	r3, #0
 800a064:	b2db      	uxtb	r3, r3
 800a066:	e022      	b.n	800a0ae <HAL_TIM_PWM_Start+0x9e>
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	2b0c      	cmp	r3, #12
 800a06c:	d109      	bne.n	800a082 <HAL_TIM_PWM_Start+0x72>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a074:	b2db      	uxtb	r3, r3
 800a076:	2b01      	cmp	r3, #1
 800a078:	bf14      	ite	ne
 800a07a:	2301      	movne	r3, #1
 800a07c:	2300      	moveq	r3, #0
 800a07e:	b2db      	uxtb	r3, r3
 800a080:	e015      	b.n	800a0ae <HAL_TIM_PWM_Start+0x9e>
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	2b10      	cmp	r3, #16
 800a086:	d109      	bne.n	800a09c <HAL_TIM_PWM_Start+0x8c>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a08e:	b2db      	uxtb	r3, r3
 800a090:	2b01      	cmp	r3, #1
 800a092:	bf14      	ite	ne
 800a094:	2301      	movne	r3, #1
 800a096:	2300      	moveq	r3, #0
 800a098:	b2db      	uxtb	r3, r3
 800a09a:	e008      	b.n	800a0ae <HAL_TIM_PWM_Start+0x9e>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	bf14      	ite	ne
 800a0a8:	2301      	movne	r3, #1
 800a0aa:	2300      	moveq	r3, #0
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d001      	beq.n	800a0b6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	e0a1      	b.n	800a1fa <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d104      	bne.n	800a0c6 <HAL_TIM_PWM_Start+0xb6>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2202      	movs	r2, #2
 800a0c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a0c4:	e023      	b.n	800a10e <HAL_TIM_PWM_Start+0xfe>
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	2b04      	cmp	r3, #4
 800a0ca:	d104      	bne.n	800a0d6 <HAL_TIM_PWM_Start+0xc6>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2202      	movs	r2, #2
 800a0d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a0d4:	e01b      	b.n	800a10e <HAL_TIM_PWM_Start+0xfe>
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	2b08      	cmp	r3, #8
 800a0da:	d104      	bne.n	800a0e6 <HAL_TIM_PWM_Start+0xd6>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2202      	movs	r2, #2
 800a0e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a0e4:	e013      	b.n	800a10e <HAL_TIM_PWM_Start+0xfe>
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	2b0c      	cmp	r3, #12
 800a0ea:	d104      	bne.n	800a0f6 <HAL_TIM_PWM_Start+0xe6>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2202      	movs	r2, #2
 800a0f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a0f4:	e00b      	b.n	800a10e <HAL_TIM_PWM_Start+0xfe>
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	2b10      	cmp	r3, #16
 800a0fa:	d104      	bne.n	800a106 <HAL_TIM_PWM_Start+0xf6>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2202      	movs	r2, #2
 800a100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a104:	e003      	b.n	800a10e <HAL_TIM_PWM_Start+0xfe>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2202      	movs	r2, #2
 800a10a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	2201      	movs	r2, #1
 800a114:	6839      	ldr	r1, [r7, #0]
 800a116:	4618      	mov	r0, r3
 800a118:	f000 ffd8 	bl	800b0cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a38      	ldr	r2, [pc, #224]	@ (800a204 <HAL_TIM_PWM_Start+0x1f4>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d013      	beq.n	800a14e <HAL_TIM_PWM_Start+0x13e>
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a37      	ldr	r2, [pc, #220]	@ (800a208 <HAL_TIM_PWM_Start+0x1f8>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d00e      	beq.n	800a14e <HAL_TIM_PWM_Start+0x13e>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	4a35      	ldr	r2, [pc, #212]	@ (800a20c <HAL_TIM_PWM_Start+0x1fc>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d009      	beq.n	800a14e <HAL_TIM_PWM_Start+0x13e>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a34      	ldr	r2, [pc, #208]	@ (800a210 <HAL_TIM_PWM_Start+0x200>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d004      	beq.n	800a14e <HAL_TIM_PWM_Start+0x13e>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4a32      	ldr	r2, [pc, #200]	@ (800a214 <HAL_TIM_PWM_Start+0x204>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d101      	bne.n	800a152 <HAL_TIM_PWM_Start+0x142>
 800a14e:	2301      	movs	r3, #1
 800a150:	e000      	b.n	800a154 <HAL_TIM_PWM_Start+0x144>
 800a152:	2300      	movs	r3, #0
 800a154:	2b00      	cmp	r3, #0
 800a156:	d007      	beq.n	800a168 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a166:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	4a25      	ldr	r2, [pc, #148]	@ (800a204 <HAL_TIM_PWM_Start+0x1f4>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d022      	beq.n	800a1b8 <HAL_TIM_PWM_Start+0x1a8>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a17a:	d01d      	beq.n	800a1b8 <HAL_TIM_PWM_Start+0x1a8>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a25      	ldr	r2, [pc, #148]	@ (800a218 <HAL_TIM_PWM_Start+0x208>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d018      	beq.n	800a1b8 <HAL_TIM_PWM_Start+0x1a8>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a24      	ldr	r2, [pc, #144]	@ (800a21c <HAL_TIM_PWM_Start+0x20c>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d013      	beq.n	800a1b8 <HAL_TIM_PWM_Start+0x1a8>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a22      	ldr	r2, [pc, #136]	@ (800a220 <HAL_TIM_PWM_Start+0x210>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d00e      	beq.n	800a1b8 <HAL_TIM_PWM_Start+0x1a8>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a1a      	ldr	r2, [pc, #104]	@ (800a208 <HAL_TIM_PWM_Start+0x1f8>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d009      	beq.n	800a1b8 <HAL_TIM_PWM_Start+0x1a8>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a1e      	ldr	r2, [pc, #120]	@ (800a224 <HAL_TIM_PWM_Start+0x214>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d004      	beq.n	800a1b8 <HAL_TIM_PWM_Start+0x1a8>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a16      	ldr	r2, [pc, #88]	@ (800a20c <HAL_TIM_PWM_Start+0x1fc>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d115      	bne.n	800a1e4 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	689a      	ldr	r2, [r3, #8]
 800a1be:	4b1a      	ldr	r3, [pc, #104]	@ (800a228 <HAL_TIM_PWM_Start+0x218>)
 800a1c0:	4013      	ands	r3, r2
 800a1c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	2b06      	cmp	r3, #6
 800a1c8:	d015      	beq.n	800a1f6 <HAL_TIM_PWM_Start+0x1e6>
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1d0:	d011      	beq.n	800a1f6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f042 0201 	orr.w	r2, r2, #1
 800a1e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1e2:	e008      	b.n	800a1f6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	681a      	ldr	r2, [r3, #0]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f042 0201 	orr.w	r2, r2, #1
 800a1f2:	601a      	str	r2, [r3, #0]
 800a1f4:	e000      	b.n	800a1f8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a1f8:	2300      	movs	r3, #0
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3710      	adds	r7, #16
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	40010000 	.word	0x40010000
 800a208:	40010400 	.word	0x40010400
 800a20c:	40014000 	.word	0x40014000
 800a210:	40014400 	.word	0x40014400
 800a214:	40014800 	.word	0x40014800
 800a218:	40000400 	.word	0x40000400
 800a21c:	40000800 	.word	0x40000800
 800a220:	40000c00 	.word	0x40000c00
 800a224:	40001800 	.word	0x40001800
 800a228:	00010007 	.word	0x00010007

0800a22c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	f003 0302 	and.w	r3, r3, #2
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d020      	beq.n	800a290 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f003 0302 	and.w	r3, r3, #2
 800a254:	2b00      	cmp	r3, #0
 800a256:	d01b      	beq.n	800a290 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f06f 0202 	mvn.w	r2, #2
 800a260:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2201      	movs	r2, #1
 800a266:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	699b      	ldr	r3, [r3, #24]
 800a26e:	f003 0303 	and.w	r3, r3, #3
 800a272:	2b00      	cmp	r3, #0
 800a274:	d003      	beq.n	800a27e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 faf6 	bl	800a868 <HAL_TIM_IC_CaptureCallback>
 800a27c:	e005      	b.n	800a28a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 fae8 	bl	800a854 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	f000 faf9 	bl	800a87c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2200      	movs	r2, #0
 800a28e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	f003 0304 	and.w	r3, r3, #4
 800a296:	2b00      	cmp	r3, #0
 800a298:	d020      	beq.n	800a2dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	f003 0304 	and.w	r3, r3, #4
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d01b      	beq.n	800a2dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f06f 0204 	mvn.w	r2, #4
 800a2ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2202      	movs	r2, #2
 800a2b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	699b      	ldr	r3, [r3, #24]
 800a2ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d003      	beq.n	800a2ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 fad0 	bl	800a868 <HAL_TIM_IC_CaptureCallback>
 800a2c8:	e005      	b.n	800a2d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 fac2 	bl	800a854 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f000 fad3 	bl	800a87c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	f003 0308 	and.w	r3, r3, #8
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d020      	beq.n	800a328 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	f003 0308 	and.w	r3, r3, #8
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d01b      	beq.n	800a328 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f06f 0208 	mvn.w	r2, #8
 800a2f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2204      	movs	r2, #4
 800a2fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	69db      	ldr	r3, [r3, #28]
 800a306:	f003 0303 	and.w	r3, r3, #3
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d003      	beq.n	800a316 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 faaa 	bl	800a868 <HAL_TIM_IC_CaptureCallback>
 800a314:	e005      	b.n	800a322 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 fa9c 	bl	800a854 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 faad 	bl	800a87c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	f003 0310 	and.w	r3, r3, #16
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d020      	beq.n	800a374 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	f003 0310 	and.w	r3, r3, #16
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d01b      	beq.n	800a374 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f06f 0210 	mvn.w	r2, #16
 800a344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2208      	movs	r2, #8
 800a34a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	69db      	ldr	r3, [r3, #28]
 800a352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a356:	2b00      	cmp	r3, #0
 800a358:	d003      	beq.n	800a362 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f000 fa84 	bl	800a868 <HAL_TIM_IC_CaptureCallback>
 800a360:	e005      	b.n	800a36e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 fa76 	bl	800a854 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f000 fa87 	bl	800a87c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	f003 0301 	and.w	r3, r3, #1
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d00c      	beq.n	800a398 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f003 0301 	and.w	r3, r3, #1
 800a384:	2b00      	cmp	r3, #0
 800a386:	d007      	beq.n	800a398 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	f06f 0201 	mvn.w	r2, #1
 800a390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f7f6 ff94 	bl	80012c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d104      	bne.n	800a3ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d00c      	beq.n	800a3c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d007      	beq.n	800a3c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a3be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 ff41 	bl	800b248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a3c6:	68bb      	ldr	r3, [r7, #8]
 800a3c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d00c      	beq.n	800a3ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d007      	beq.n	800a3ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a3e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 ff39 	bl	800b25c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d00c      	beq.n	800a40e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d007      	beq.n	800a40e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 fa41 	bl	800a890 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	f003 0320 	and.w	r3, r3, #32
 800a414:	2b00      	cmp	r3, #0
 800a416:	d00c      	beq.n	800a432 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f003 0320 	and.w	r3, r3, #32
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d007      	beq.n	800a432 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f06f 0220 	mvn.w	r2, #32
 800a42a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f000 ff01 	bl	800b234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a432:	bf00      	nop
 800a434:	3710      	adds	r7, #16
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
	...

0800a43c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b086      	sub	sp, #24
 800a440:	af00      	add	r7, sp, #0
 800a442:	60f8      	str	r0, [r7, #12]
 800a444:	60b9      	str	r1, [r7, #8]
 800a446:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a448:	2300      	movs	r3, #0
 800a44a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a452:	2b01      	cmp	r3, #1
 800a454:	d101      	bne.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a456:	2302      	movs	r3, #2
 800a458:	e0ff      	b.n	800a65a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	2201      	movs	r2, #1
 800a45e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2b14      	cmp	r3, #20
 800a466:	f200 80f0 	bhi.w	800a64a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a46a:	a201      	add	r2, pc, #4	@ (adr r2, 800a470 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a46c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a470:	0800a4c5 	.word	0x0800a4c5
 800a474:	0800a64b 	.word	0x0800a64b
 800a478:	0800a64b 	.word	0x0800a64b
 800a47c:	0800a64b 	.word	0x0800a64b
 800a480:	0800a505 	.word	0x0800a505
 800a484:	0800a64b 	.word	0x0800a64b
 800a488:	0800a64b 	.word	0x0800a64b
 800a48c:	0800a64b 	.word	0x0800a64b
 800a490:	0800a547 	.word	0x0800a547
 800a494:	0800a64b 	.word	0x0800a64b
 800a498:	0800a64b 	.word	0x0800a64b
 800a49c:	0800a64b 	.word	0x0800a64b
 800a4a0:	0800a587 	.word	0x0800a587
 800a4a4:	0800a64b 	.word	0x0800a64b
 800a4a8:	0800a64b 	.word	0x0800a64b
 800a4ac:	0800a64b 	.word	0x0800a64b
 800a4b0:	0800a5c9 	.word	0x0800a5c9
 800a4b4:	0800a64b 	.word	0x0800a64b
 800a4b8:	0800a64b 	.word	0x0800a64b
 800a4bc:	0800a64b 	.word	0x0800a64b
 800a4c0:	0800a609 	.word	0x0800a609
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	68b9      	ldr	r1, [r7, #8]
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f000 fa8a 	bl	800a9e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	699a      	ldr	r2, [r3, #24]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f042 0208 	orr.w	r2, r2, #8
 800a4de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	699a      	ldr	r2, [r3, #24]
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f022 0204 	bic.w	r2, r2, #4
 800a4ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	6999      	ldr	r1, [r3, #24]
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	691a      	ldr	r2, [r3, #16]
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	430a      	orrs	r2, r1
 800a500:	619a      	str	r2, [r3, #24]
      break;
 800a502:	e0a5      	b.n	800a650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	68b9      	ldr	r1, [r7, #8]
 800a50a:	4618      	mov	r0, r3
 800a50c:	f000 fafa 	bl	800ab04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	699a      	ldr	r2, [r3, #24]
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a51e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	699a      	ldr	r2, [r3, #24]
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a52e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	6999      	ldr	r1, [r3, #24]
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	691b      	ldr	r3, [r3, #16]
 800a53a:	021a      	lsls	r2, r3, #8
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	430a      	orrs	r2, r1
 800a542:	619a      	str	r2, [r3, #24]
      break;
 800a544:	e084      	b.n	800a650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68b9      	ldr	r1, [r7, #8]
 800a54c:	4618      	mov	r0, r3
 800a54e:	f000 fb63 	bl	800ac18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	69da      	ldr	r2, [r3, #28]
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f042 0208 	orr.w	r2, r2, #8
 800a560:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	69da      	ldr	r2, [r3, #28]
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f022 0204 	bic.w	r2, r2, #4
 800a570:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	69d9      	ldr	r1, [r3, #28]
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	691a      	ldr	r2, [r3, #16]
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	430a      	orrs	r2, r1
 800a582:	61da      	str	r2, [r3, #28]
      break;
 800a584:	e064      	b.n	800a650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	68b9      	ldr	r1, [r7, #8]
 800a58c:	4618      	mov	r0, r3
 800a58e:	f000 fbcb 	bl	800ad28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	69da      	ldr	r2, [r3, #28]
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a5a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	69da      	ldr	r2, [r3, #28]
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a5b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	69d9      	ldr	r1, [r3, #28]
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	691b      	ldr	r3, [r3, #16]
 800a5bc:	021a      	lsls	r2, r3, #8
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	430a      	orrs	r2, r1
 800a5c4:	61da      	str	r2, [r3, #28]
      break;
 800a5c6:	e043      	b.n	800a650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	68b9      	ldr	r1, [r7, #8]
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f000 fc14 	bl	800adfc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f042 0208 	orr.w	r2, r2, #8
 800a5e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f022 0204 	bic.w	r2, r2, #4
 800a5f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	691a      	ldr	r2, [r3, #16]
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	430a      	orrs	r2, r1
 800a604:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a606:	e023      	b.n	800a650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	68b9      	ldr	r1, [r7, #8]
 800a60e:	4618      	mov	r0, r3
 800a610:	f000 fc58 	bl	800aec4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a622:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a632:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	691b      	ldr	r3, [r3, #16]
 800a63e:	021a      	lsls	r2, r3, #8
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	430a      	orrs	r2, r1
 800a646:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a648:	e002      	b.n	800a650 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a64a:	2301      	movs	r3, #1
 800a64c:	75fb      	strb	r3, [r7, #23]
      break;
 800a64e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2200      	movs	r2, #0
 800a654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a658:	7dfb      	ldrb	r3, [r7, #23]
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3718      	adds	r7, #24
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop

0800a664 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b084      	sub	sp, #16
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
 800a66c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a66e:	2300      	movs	r3, #0
 800a670:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d101      	bne.n	800a680 <HAL_TIM_ConfigClockSource+0x1c>
 800a67c:	2302      	movs	r3, #2
 800a67e:	e0dc      	b.n	800a83a <HAL_TIM_ConfigClockSource+0x1d6>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2201      	movs	r2, #1
 800a684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2202      	movs	r2, #2
 800a68c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	689b      	ldr	r3, [r3, #8]
 800a696:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a698:	68ba      	ldr	r2, [r7, #8]
 800a69a:	4b6a      	ldr	r3, [pc, #424]	@ (800a844 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a69c:	4013      	ands	r3, r2
 800a69e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a6a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	68ba      	ldr	r2, [r7, #8]
 800a6ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a64      	ldr	r2, [pc, #400]	@ (800a848 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	f000 80a9 	beq.w	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a6bc:	4a62      	ldr	r2, [pc, #392]	@ (800a848 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	f200 80ae 	bhi.w	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a6c4:	4a61      	ldr	r2, [pc, #388]	@ (800a84c <HAL_TIM_ConfigClockSource+0x1e8>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	f000 80a1 	beq.w	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a6cc:	4a5f      	ldr	r2, [pc, #380]	@ (800a84c <HAL_TIM_ConfigClockSource+0x1e8>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	f200 80a6 	bhi.w	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a6d4:	4a5e      	ldr	r2, [pc, #376]	@ (800a850 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	f000 8099 	beq.w	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a6dc:	4a5c      	ldr	r2, [pc, #368]	@ (800a850 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	f200 809e 	bhi.w	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a6e4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a6e8:	f000 8091 	beq.w	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a6ec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a6f0:	f200 8096 	bhi.w	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a6f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a6f8:	f000 8089 	beq.w	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a6fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a700:	f200 808e 	bhi.w	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a704:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a708:	d03e      	beq.n	800a788 <HAL_TIM_ConfigClockSource+0x124>
 800a70a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a70e:	f200 8087 	bhi.w	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a716:	f000 8086 	beq.w	800a826 <HAL_TIM_ConfigClockSource+0x1c2>
 800a71a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a71e:	d87f      	bhi.n	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a720:	2b70      	cmp	r3, #112	@ 0x70
 800a722:	d01a      	beq.n	800a75a <HAL_TIM_ConfigClockSource+0xf6>
 800a724:	2b70      	cmp	r3, #112	@ 0x70
 800a726:	d87b      	bhi.n	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a728:	2b60      	cmp	r3, #96	@ 0x60
 800a72a:	d050      	beq.n	800a7ce <HAL_TIM_ConfigClockSource+0x16a>
 800a72c:	2b60      	cmp	r3, #96	@ 0x60
 800a72e:	d877      	bhi.n	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a730:	2b50      	cmp	r3, #80	@ 0x50
 800a732:	d03c      	beq.n	800a7ae <HAL_TIM_ConfigClockSource+0x14a>
 800a734:	2b50      	cmp	r3, #80	@ 0x50
 800a736:	d873      	bhi.n	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a738:	2b40      	cmp	r3, #64	@ 0x40
 800a73a:	d058      	beq.n	800a7ee <HAL_TIM_ConfigClockSource+0x18a>
 800a73c:	2b40      	cmp	r3, #64	@ 0x40
 800a73e:	d86f      	bhi.n	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a740:	2b30      	cmp	r3, #48	@ 0x30
 800a742:	d064      	beq.n	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a744:	2b30      	cmp	r3, #48	@ 0x30
 800a746:	d86b      	bhi.n	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a748:	2b20      	cmp	r3, #32
 800a74a:	d060      	beq.n	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a74c:	2b20      	cmp	r3, #32
 800a74e:	d867      	bhi.n	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
 800a750:	2b00      	cmp	r3, #0
 800a752:	d05c      	beq.n	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a754:	2b10      	cmp	r3, #16
 800a756:	d05a      	beq.n	800a80e <HAL_TIM_ConfigClockSource+0x1aa>
 800a758:	e062      	b.n	800a820 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a76a:	f000 fc8f 	bl	800b08c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a77c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	68ba      	ldr	r2, [r7, #8]
 800a784:	609a      	str	r2, [r3, #8]
      break;
 800a786:	e04f      	b.n	800a828 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a798:	f000 fc78 	bl	800b08c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	689a      	ldr	r2, [r3, #8]
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a7aa:	609a      	str	r2, [r3, #8]
      break;
 800a7ac:	e03c      	b.n	800a828 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	f000 fbe8 	bl	800af90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2150      	movs	r1, #80	@ 0x50
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f000 fc42 	bl	800b050 <TIM_ITRx_SetConfig>
      break;
 800a7cc:	e02c      	b.n	800a828 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a7da:	461a      	mov	r2, r3
 800a7dc:	f000 fc07 	bl	800afee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	2160      	movs	r1, #96	@ 0x60
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f000 fc32 	bl	800b050 <TIM_ITRx_SetConfig>
      break;
 800a7ec:	e01c      	b.n	800a828 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7fa:	461a      	mov	r2, r3
 800a7fc:	f000 fbc8 	bl	800af90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	2140      	movs	r1, #64	@ 0x40
 800a806:	4618      	mov	r0, r3
 800a808:	f000 fc22 	bl	800b050 <TIM_ITRx_SetConfig>
      break;
 800a80c:	e00c      	b.n	800a828 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681a      	ldr	r2, [r3, #0]
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	4619      	mov	r1, r3
 800a818:	4610      	mov	r0, r2
 800a81a:	f000 fc19 	bl	800b050 <TIM_ITRx_SetConfig>
      break;
 800a81e:	e003      	b.n	800a828 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800a820:	2301      	movs	r3, #1
 800a822:	73fb      	strb	r3, [r7, #15]
      break;
 800a824:	e000      	b.n	800a828 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800a826:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2201      	movs	r2, #1
 800a82c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2200      	movs	r2, #0
 800a834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a838:	7bfb      	ldrb	r3, [r7, #15]
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3710      	adds	r7, #16
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}
 800a842:	bf00      	nop
 800a844:	ffceff88 	.word	0xffceff88
 800a848:	00100040 	.word	0x00100040
 800a84c:	00100030 	.word	0x00100030
 800a850:	00100020 	.word	0x00100020

0800a854 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a85c:	bf00      	nop
 800a85e:	370c      	adds	r7, #12
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr

0800a868 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a870:	bf00      	nop
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a884:	bf00      	nop
 800a886:	370c      	adds	r7, #12
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr

0800a890 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a890:	b480      	push	{r7}
 800a892:	b083      	sub	sp, #12
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a898:	bf00      	nop
 800a89a:	370c      	adds	r7, #12
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr

0800a8a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a43      	ldr	r2, [pc, #268]	@ (800a9c4 <TIM_Base_SetConfig+0x120>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d013      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8c2:	d00f      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a40      	ldr	r2, [pc, #256]	@ (800a9c8 <TIM_Base_SetConfig+0x124>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d00b      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	4a3f      	ldr	r2, [pc, #252]	@ (800a9cc <TIM_Base_SetConfig+0x128>)
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d007      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	4a3e      	ldr	r2, [pc, #248]	@ (800a9d0 <TIM_Base_SetConfig+0x12c>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d003      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	4a3d      	ldr	r2, [pc, #244]	@ (800a9d4 <TIM_Base_SetConfig+0x130>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d108      	bne.n	800a8f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	68fa      	ldr	r2, [r7, #12]
 800a8f2:	4313      	orrs	r3, r2
 800a8f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	4a32      	ldr	r2, [pc, #200]	@ (800a9c4 <TIM_Base_SetConfig+0x120>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d01f      	beq.n	800a93e <TIM_Base_SetConfig+0x9a>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a904:	d01b      	beq.n	800a93e <TIM_Base_SetConfig+0x9a>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	4a2f      	ldr	r2, [pc, #188]	@ (800a9c8 <TIM_Base_SetConfig+0x124>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	d017      	beq.n	800a93e <TIM_Base_SetConfig+0x9a>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	4a2e      	ldr	r2, [pc, #184]	@ (800a9cc <TIM_Base_SetConfig+0x128>)
 800a912:	4293      	cmp	r3, r2
 800a914:	d013      	beq.n	800a93e <TIM_Base_SetConfig+0x9a>
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	4a2d      	ldr	r2, [pc, #180]	@ (800a9d0 <TIM_Base_SetConfig+0x12c>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d00f      	beq.n	800a93e <TIM_Base_SetConfig+0x9a>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	4a2c      	ldr	r2, [pc, #176]	@ (800a9d4 <TIM_Base_SetConfig+0x130>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d00b      	beq.n	800a93e <TIM_Base_SetConfig+0x9a>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	4a2b      	ldr	r2, [pc, #172]	@ (800a9d8 <TIM_Base_SetConfig+0x134>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d007      	beq.n	800a93e <TIM_Base_SetConfig+0x9a>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	4a2a      	ldr	r2, [pc, #168]	@ (800a9dc <TIM_Base_SetConfig+0x138>)
 800a932:	4293      	cmp	r3, r2
 800a934:	d003      	beq.n	800a93e <TIM_Base_SetConfig+0x9a>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	4a29      	ldr	r2, [pc, #164]	@ (800a9e0 <TIM_Base_SetConfig+0x13c>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d108      	bne.n	800a950 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	68db      	ldr	r3, [r3, #12]
 800a94a:	68fa      	ldr	r2, [r7, #12]
 800a94c:	4313      	orrs	r3, r2
 800a94e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	695b      	ldr	r3, [r3, #20]
 800a95a:	4313      	orrs	r3, r2
 800a95c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	689a      	ldr	r2, [r3, #8]
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	681a      	ldr	r2, [r3, #0]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	4a14      	ldr	r2, [pc, #80]	@ (800a9c4 <TIM_Base_SetConfig+0x120>)
 800a972:	4293      	cmp	r3, r2
 800a974:	d00f      	beq.n	800a996 <TIM_Base_SetConfig+0xf2>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	4a16      	ldr	r2, [pc, #88]	@ (800a9d4 <TIM_Base_SetConfig+0x130>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d00b      	beq.n	800a996 <TIM_Base_SetConfig+0xf2>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	4a15      	ldr	r2, [pc, #84]	@ (800a9d8 <TIM_Base_SetConfig+0x134>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d007      	beq.n	800a996 <TIM_Base_SetConfig+0xf2>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	4a14      	ldr	r2, [pc, #80]	@ (800a9dc <TIM_Base_SetConfig+0x138>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d003      	beq.n	800a996 <TIM_Base_SetConfig+0xf2>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	4a13      	ldr	r2, [pc, #76]	@ (800a9e0 <TIM_Base_SetConfig+0x13c>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d103      	bne.n	800a99e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	691a      	ldr	r2, [r3, #16]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f043 0204 	orr.w	r2, r3, #4
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	601a      	str	r2, [r3, #0]
}
 800a9b6:	bf00      	nop
 800a9b8:	3714      	adds	r7, #20
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c0:	4770      	bx	lr
 800a9c2:	bf00      	nop
 800a9c4:	40010000 	.word	0x40010000
 800a9c8:	40000400 	.word	0x40000400
 800a9cc:	40000800 	.word	0x40000800
 800a9d0:	40000c00 	.word	0x40000c00
 800a9d4:	40010400 	.word	0x40010400
 800a9d8:	40014000 	.word	0x40014000
 800a9dc:	40014400 	.word	0x40014400
 800a9e0:	40014800 	.word	0x40014800

0800a9e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b087      	sub	sp, #28
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6a1b      	ldr	r3, [r3, #32]
 800a9f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6a1b      	ldr	r3, [r3, #32]
 800a9f8:	f023 0201 	bic.w	r2, r3, #1
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	685b      	ldr	r3, [r3, #4]
 800aa04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	699b      	ldr	r3, [r3, #24]
 800aa0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aa0c:	68fa      	ldr	r2, [r7, #12]
 800aa0e:	4b37      	ldr	r3, [pc, #220]	@ (800aaec <TIM_OC1_SetConfig+0x108>)
 800aa10:	4013      	ands	r3, r2
 800aa12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f023 0303 	bic.w	r3, r3, #3
 800aa1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68fa      	ldr	r2, [r7, #12]
 800aa22:	4313      	orrs	r3, r2
 800aa24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	f023 0302 	bic.w	r3, r3, #2
 800aa2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	689b      	ldr	r3, [r3, #8]
 800aa32:	697a      	ldr	r2, [r7, #20]
 800aa34:	4313      	orrs	r3, r2
 800aa36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	4a2d      	ldr	r2, [pc, #180]	@ (800aaf0 <TIM_OC1_SetConfig+0x10c>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d00f      	beq.n	800aa60 <TIM_OC1_SetConfig+0x7c>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	4a2c      	ldr	r2, [pc, #176]	@ (800aaf4 <TIM_OC1_SetConfig+0x110>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d00b      	beq.n	800aa60 <TIM_OC1_SetConfig+0x7c>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	4a2b      	ldr	r2, [pc, #172]	@ (800aaf8 <TIM_OC1_SetConfig+0x114>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d007      	beq.n	800aa60 <TIM_OC1_SetConfig+0x7c>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	4a2a      	ldr	r2, [pc, #168]	@ (800aafc <TIM_OC1_SetConfig+0x118>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d003      	beq.n	800aa60 <TIM_OC1_SetConfig+0x7c>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	4a29      	ldr	r2, [pc, #164]	@ (800ab00 <TIM_OC1_SetConfig+0x11c>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d10c      	bne.n	800aa7a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	f023 0308 	bic.w	r3, r3, #8
 800aa66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	68db      	ldr	r3, [r3, #12]
 800aa6c:	697a      	ldr	r2, [r7, #20]
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	f023 0304 	bic.w	r3, r3, #4
 800aa78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	4a1c      	ldr	r2, [pc, #112]	@ (800aaf0 <TIM_OC1_SetConfig+0x10c>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d00f      	beq.n	800aaa2 <TIM_OC1_SetConfig+0xbe>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	4a1b      	ldr	r2, [pc, #108]	@ (800aaf4 <TIM_OC1_SetConfig+0x110>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d00b      	beq.n	800aaa2 <TIM_OC1_SetConfig+0xbe>
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	4a1a      	ldr	r2, [pc, #104]	@ (800aaf8 <TIM_OC1_SetConfig+0x114>)
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	d007      	beq.n	800aaa2 <TIM_OC1_SetConfig+0xbe>
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	4a19      	ldr	r2, [pc, #100]	@ (800aafc <TIM_OC1_SetConfig+0x118>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d003      	beq.n	800aaa2 <TIM_OC1_SetConfig+0xbe>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	4a18      	ldr	r2, [pc, #96]	@ (800ab00 <TIM_OC1_SetConfig+0x11c>)
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	d111      	bne.n	800aac6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aaa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	695b      	ldr	r3, [r3, #20]
 800aab6:	693a      	ldr	r2, [r7, #16]
 800aab8:	4313      	orrs	r3, r2
 800aaba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	699b      	ldr	r3, [r3, #24]
 800aac0:	693a      	ldr	r2, [r7, #16]
 800aac2:	4313      	orrs	r3, r2
 800aac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	693a      	ldr	r2, [r7, #16]
 800aaca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	68fa      	ldr	r2, [r7, #12]
 800aad0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	685a      	ldr	r2, [r3, #4]
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	697a      	ldr	r2, [r7, #20]
 800aade:	621a      	str	r2, [r3, #32]
}
 800aae0:	bf00      	nop
 800aae2:	371c      	adds	r7, #28
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr
 800aaec:	fffeff8f 	.word	0xfffeff8f
 800aaf0:	40010000 	.word	0x40010000
 800aaf4:	40010400 	.word	0x40010400
 800aaf8:	40014000 	.word	0x40014000
 800aafc:	40014400 	.word	0x40014400
 800ab00:	40014800 	.word	0x40014800

0800ab04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab04:	b480      	push	{r7}
 800ab06:	b087      	sub	sp, #28
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6a1b      	ldr	r3, [r3, #32]
 800ab12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6a1b      	ldr	r3, [r3, #32]
 800ab18:	f023 0210 	bic.w	r2, r3, #16
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	685b      	ldr	r3, [r3, #4]
 800ab24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	699b      	ldr	r3, [r3, #24]
 800ab2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ab2c:	68fa      	ldr	r2, [r7, #12]
 800ab2e:	4b34      	ldr	r3, [pc, #208]	@ (800ac00 <TIM_OC2_SetConfig+0xfc>)
 800ab30:	4013      	ands	r3, r2
 800ab32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	021b      	lsls	r3, r3, #8
 800ab42:	68fa      	ldr	r2, [r7, #12]
 800ab44:	4313      	orrs	r3, r2
 800ab46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	f023 0320 	bic.w	r3, r3, #32
 800ab4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	689b      	ldr	r3, [r3, #8]
 800ab54:	011b      	lsls	r3, r3, #4
 800ab56:	697a      	ldr	r2, [r7, #20]
 800ab58:	4313      	orrs	r3, r2
 800ab5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	4a29      	ldr	r2, [pc, #164]	@ (800ac04 <TIM_OC2_SetConfig+0x100>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d003      	beq.n	800ab6c <TIM_OC2_SetConfig+0x68>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a28      	ldr	r2, [pc, #160]	@ (800ac08 <TIM_OC2_SetConfig+0x104>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d10d      	bne.n	800ab88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ab72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	68db      	ldr	r3, [r3, #12]
 800ab78:	011b      	lsls	r3, r3, #4
 800ab7a:	697a      	ldr	r2, [r7, #20]
 800ab7c:	4313      	orrs	r3, r2
 800ab7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ab80:	697b      	ldr	r3, [r7, #20]
 800ab82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	4a1e      	ldr	r2, [pc, #120]	@ (800ac04 <TIM_OC2_SetConfig+0x100>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d00f      	beq.n	800abb0 <TIM_OC2_SetConfig+0xac>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	4a1d      	ldr	r2, [pc, #116]	@ (800ac08 <TIM_OC2_SetConfig+0x104>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d00b      	beq.n	800abb0 <TIM_OC2_SetConfig+0xac>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	4a1c      	ldr	r2, [pc, #112]	@ (800ac0c <TIM_OC2_SetConfig+0x108>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d007      	beq.n	800abb0 <TIM_OC2_SetConfig+0xac>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	4a1b      	ldr	r2, [pc, #108]	@ (800ac10 <TIM_OC2_SetConfig+0x10c>)
 800aba4:	4293      	cmp	r3, r2
 800aba6:	d003      	beq.n	800abb0 <TIM_OC2_SetConfig+0xac>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	4a1a      	ldr	r2, [pc, #104]	@ (800ac14 <TIM_OC2_SetConfig+0x110>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d113      	bne.n	800abd8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800abb0:	693b      	ldr	r3, [r7, #16]
 800abb2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800abb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800abb8:	693b      	ldr	r3, [r7, #16]
 800abba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800abbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	695b      	ldr	r3, [r3, #20]
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	693a      	ldr	r2, [r7, #16]
 800abc8:	4313      	orrs	r3, r2
 800abca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	699b      	ldr	r3, [r3, #24]
 800abd0:	009b      	lsls	r3, r3, #2
 800abd2:	693a      	ldr	r2, [r7, #16]
 800abd4:	4313      	orrs	r3, r2
 800abd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	693a      	ldr	r2, [r7, #16]
 800abdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	68fa      	ldr	r2, [r7, #12]
 800abe2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	685a      	ldr	r2, [r3, #4]
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	697a      	ldr	r2, [r7, #20]
 800abf0:	621a      	str	r2, [r3, #32]
}
 800abf2:	bf00      	nop
 800abf4:	371c      	adds	r7, #28
 800abf6:	46bd      	mov	sp, r7
 800abf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfc:	4770      	bx	lr
 800abfe:	bf00      	nop
 800ac00:	feff8fff 	.word	0xfeff8fff
 800ac04:	40010000 	.word	0x40010000
 800ac08:	40010400 	.word	0x40010400
 800ac0c:	40014000 	.word	0x40014000
 800ac10:	40014400 	.word	0x40014400
 800ac14:	40014800 	.word	0x40014800

0800ac18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac18:	b480      	push	{r7}
 800ac1a:	b087      	sub	sp, #28
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
 800ac20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6a1b      	ldr	r3, [r3, #32]
 800ac26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6a1b      	ldr	r3, [r3, #32]
 800ac2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	69db      	ldr	r3, [r3, #28]
 800ac3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ac40:	68fa      	ldr	r2, [r7, #12]
 800ac42:	4b33      	ldr	r3, [pc, #204]	@ (800ad10 <TIM_OC3_SetConfig+0xf8>)
 800ac44:	4013      	ands	r3, r2
 800ac46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	f023 0303 	bic.w	r3, r3, #3
 800ac4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	4313      	orrs	r3, r2
 800ac58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ac5a:	697b      	ldr	r3, [r7, #20]
 800ac5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ac60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	689b      	ldr	r3, [r3, #8]
 800ac66:	021b      	lsls	r3, r3, #8
 800ac68:	697a      	ldr	r2, [r7, #20]
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	4a28      	ldr	r2, [pc, #160]	@ (800ad14 <TIM_OC3_SetConfig+0xfc>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d003      	beq.n	800ac7e <TIM_OC3_SetConfig+0x66>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	4a27      	ldr	r2, [pc, #156]	@ (800ad18 <TIM_OC3_SetConfig+0x100>)
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d10d      	bne.n	800ac9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ac84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	68db      	ldr	r3, [r3, #12]
 800ac8a:	021b      	lsls	r3, r3, #8
 800ac8c:	697a      	ldr	r2, [r7, #20]
 800ac8e:	4313      	orrs	r3, r2
 800ac90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ac92:	697b      	ldr	r3, [r7, #20]
 800ac94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ac98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	4a1d      	ldr	r2, [pc, #116]	@ (800ad14 <TIM_OC3_SetConfig+0xfc>)
 800ac9e:	4293      	cmp	r3, r2
 800aca0:	d00f      	beq.n	800acc2 <TIM_OC3_SetConfig+0xaa>
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	4a1c      	ldr	r2, [pc, #112]	@ (800ad18 <TIM_OC3_SetConfig+0x100>)
 800aca6:	4293      	cmp	r3, r2
 800aca8:	d00b      	beq.n	800acc2 <TIM_OC3_SetConfig+0xaa>
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	4a1b      	ldr	r2, [pc, #108]	@ (800ad1c <TIM_OC3_SetConfig+0x104>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d007      	beq.n	800acc2 <TIM_OC3_SetConfig+0xaa>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	4a1a      	ldr	r2, [pc, #104]	@ (800ad20 <TIM_OC3_SetConfig+0x108>)
 800acb6:	4293      	cmp	r3, r2
 800acb8:	d003      	beq.n	800acc2 <TIM_OC3_SetConfig+0xaa>
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	4a19      	ldr	r2, [pc, #100]	@ (800ad24 <TIM_OC3_SetConfig+0x10c>)
 800acbe:	4293      	cmp	r3, r2
 800acc0:	d113      	bne.n	800acea <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800acc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800acd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	695b      	ldr	r3, [r3, #20]
 800acd6:	011b      	lsls	r3, r3, #4
 800acd8:	693a      	ldr	r2, [r7, #16]
 800acda:	4313      	orrs	r3, r2
 800acdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	699b      	ldr	r3, [r3, #24]
 800ace2:	011b      	lsls	r3, r3, #4
 800ace4:	693a      	ldr	r2, [r7, #16]
 800ace6:	4313      	orrs	r3, r2
 800ace8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	693a      	ldr	r2, [r7, #16]
 800acee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	68fa      	ldr	r2, [r7, #12]
 800acf4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	685a      	ldr	r2, [r3, #4]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	697a      	ldr	r2, [r7, #20]
 800ad02:	621a      	str	r2, [r3, #32]
}
 800ad04:	bf00      	nop
 800ad06:	371c      	adds	r7, #28
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0e:	4770      	bx	lr
 800ad10:	fffeff8f 	.word	0xfffeff8f
 800ad14:	40010000 	.word	0x40010000
 800ad18:	40010400 	.word	0x40010400
 800ad1c:	40014000 	.word	0x40014000
 800ad20:	40014400 	.word	0x40014400
 800ad24:	40014800 	.word	0x40014800

0800ad28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b087      	sub	sp, #28
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6a1b      	ldr	r3, [r3, #32]
 800ad36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6a1b      	ldr	r3, [r3, #32]
 800ad3c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	69db      	ldr	r3, [r3, #28]
 800ad4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ad50:	68fa      	ldr	r2, [r7, #12]
 800ad52:	4b24      	ldr	r3, [pc, #144]	@ (800ade4 <TIM_OC4_SetConfig+0xbc>)
 800ad54:	4013      	ands	r3, r2
 800ad56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	021b      	lsls	r3, r3, #8
 800ad66:	68fa      	ldr	r2, [r7, #12]
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ad6c:	693b      	ldr	r3, [r7, #16]
 800ad6e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ad72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	031b      	lsls	r3, r3, #12
 800ad7a:	693a      	ldr	r2, [r7, #16]
 800ad7c:	4313      	orrs	r3, r2
 800ad7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	4a19      	ldr	r2, [pc, #100]	@ (800ade8 <TIM_OC4_SetConfig+0xc0>)
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d00f      	beq.n	800ada8 <TIM_OC4_SetConfig+0x80>
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	4a18      	ldr	r2, [pc, #96]	@ (800adec <TIM_OC4_SetConfig+0xc4>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d00b      	beq.n	800ada8 <TIM_OC4_SetConfig+0x80>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	4a17      	ldr	r2, [pc, #92]	@ (800adf0 <TIM_OC4_SetConfig+0xc8>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d007      	beq.n	800ada8 <TIM_OC4_SetConfig+0x80>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	4a16      	ldr	r2, [pc, #88]	@ (800adf4 <TIM_OC4_SetConfig+0xcc>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d003      	beq.n	800ada8 <TIM_OC4_SetConfig+0x80>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	4a15      	ldr	r2, [pc, #84]	@ (800adf8 <TIM_OC4_SetConfig+0xd0>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d109      	bne.n	800adbc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800adae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	695b      	ldr	r3, [r3, #20]
 800adb4:	019b      	lsls	r3, r3, #6
 800adb6:	697a      	ldr	r2, [r7, #20]
 800adb8:	4313      	orrs	r3, r2
 800adba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	697a      	ldr	r2, [r7, #20]
 800adc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	68fa      	ldr	r2, [r7, #12]
 800adc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	685a      	ldr	r2, [r3, #4]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	693a      	ldr	r2, [r7, #16]
 800add4:	621a      	str	r2, [r3, #32]
}
 800add6:	bf00      	nop
 800add8:	371c      	adds	r7, #28
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	feff8fff 	.word	0xfeff8fff
 800ade8:	40010000 	.word	0x40010000
 800adec:	40010400 	.word	0x40010400
 800adf0:	40014000 	.word	0x40014000
 800adf4:	40014400 	.word	0x40014400
 800adf8:	40014800 	.word	0x40014800

0800adfc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b087      	sub	sp, #28
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6a1b      	ldr	r3, [r3, #32]
 800ae0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	6a1b      	ldr	r3, [r3, #32]
 800ae10:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ae24:	68fa      	ldr	r2, [r7, #12]
 800ae26:	4b21      	ldr	r3, [pc, #132]	@ (800aeac <TIM_OC5_SetConfig+0xb0>)
 800ae28:	4013      	ands	r3, r2
 800ae2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	68fa      	ldr	r2, [r7, #12]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ae3c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	689b      	ldr	r3, [r3, #8]
 800ae42:	041b      	lsls	r3, r3, #16
 800ae44:	693a      	ldr	r2, [r7, #16]
 800ae46:	4313      	orrs	r3, r2
 800ae48:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	4a18      	ldr	r2, [pc, #96]	@ (800aeb0 <TIM_OC5_SetConfig+0xb4>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d00f      	beq.n	800ae72 <TIM_OC5_SetConfig+0x76>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4a17      	ldr	r2, [pc, #92]	@ (800aeb4 <TIM_OC5_SetConfig+0xb8>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d00b      	beq.n	800ae72 <TIM_OC5_SetConfig+0x76>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a16      	ldr	r2, [pc, #88]	@ (800aeb8 <TIM_OC5_SetConfig+0xbc>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d007      	beq.n	800ae72 <TIM_OC5_SetConfig+0x76>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a15      	ldr	r2, [pc, #84]	@ (800aebc <TIM_OC5_SetConfig+0xc0>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d003      	beq.n	800ae72 <TIM_OC5_SetConfig+0x76>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a14      	ldr	r2, [pc, #80]	@ (800aec0 <TIM_OC5_SetConfig+0xc4>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d109      	bne.n	800ae86 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	695b      	ldr	r3, [r3, #20]
 800ae7e:	021b      	lsls	r3, r3, #8
 800ae80:	697a      	ldr	r2, [r7, #20]
 800ae82:	4313      	orrs	r3, r2
 800ae84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	697a      	ldr	r2, [r7, #20]
 800ae8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	685a      	ldr	r2, [r3, #4]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	693a      	ldr	r2, [r7, #16]
 800ae9e:	621a      	str	r2, [r3, #32]
}
 800aea0:	bf00      	nop
 800aea2:	371c      	adds	r7, #28
 800aea4:	46bd      	mov	sp, r7
 800aea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeaa:	4770      	bx	lr
 800aeac:	fffeff8f 	.word	0xfffeff8f
 800aeb0:	40010000 	.word	0x40010000
 800aeb4:	40010400 	.word	0x40010400
 800aeb8:	40014000 	.word	0x40014000
 800aebc:	40014400 	.word	0x40014400
 800aec0:	40014800 	.word	0x40014800

0800aec4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b087      	sub	sp, #28
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6a1b      	ldr	r3, [r3, #32]
 800aed2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6a1b      	ldr	r3, [r3, #32]
 800aed8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	685b      	ldr	r3, [r3, #4]
 800aee4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aeec:	68fa      	ldr	r2, [r7, #12]
 800aeee:	4b22      	ldr	r3, [pc, #136]	@ (800af78 <TIM_OC6_SetConfig+0xb4>)
 800aef0:	4013      	ands	r3, r2
 800aef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	021b      	lsls	r3, r3, #8
 800aefa:	68fa      	ldr	r2, [r7, #12]
 800aefc:	4313      	orrs	r3, r2
 800aefe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800af06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	689b      	ldr	r3, [r3, #8]
 800af0c:	051b      	lsls	r3, r3, #20
 800af0e:	693a      	ldr	r2, [r7, #16]
 800af10:	4313      	orrs	r3, r2
 800af12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	4a19      	ldr	r2, [pc, #100]	@ (800af7c <TIM_OC6_SetConfig+0xb8>)
 800af18:	4293      	cmp	r3, r2
 800af1a:	d00f      	beq.n	800af3c <TIM_OC6_SetConfig+0x78>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	4a18      	ldr	r2, [pc, #96]	@ (800af80 <TIM_OC6_SetConfig+0xbc>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d00b      	beq.n	800af3c <TIM_OC6_SetConfig+0x78>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	4a17      	ldr	r2, [pc, #92]	@ (800af84 <TIM_OC6_SetConfig+0xc0>)
 800af28:	4293      	cmp	r3, r2
 800af2a:	d007      	beq.n	800af3c <TIM_OC6_SetConfig+0x78>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4a16      	ldr	r2, [pc, #88]	@ (800af88 <TIM_OC6_SetConfig+0xc4>)
 800af30:	4293      	cmp	r3, r2
 800af32:	d003      	beq.n	800af3c <TIM_OC6_SetConfig+0x78>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	4a15      	ldr	r2, [pc, #84]	@ (800af8c <TIM_OC6_SetConfig+0xc8>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d109      	bne.n	800af50 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800af42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	695b      	ldr	r3, [r3, #20]
 800af48:	029b      	lsls	r3, r3, #10
 800af4a:	697a      	ldr	r2, [r7, #20]
 800af4c:	4313      	orrs	r3, r2
 800af4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	697a      	ldr	r2, [r7, #20]
 800af54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	68fa      	ldr	r2, [r7, #12]
 800af5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	685a      	ldr	r2, [r3, #4]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	693a      	ldr	r2, [r7, #16]
 800af68:	621a      	str	r2, [r3, #32]
}
 800af6a:	bf00      	nop
 800af6c:	371c      	adds	r7, #28
 800af6e:	46bd      	mov	sp, r7
 800af70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af74:	4770      	bx	lr
 800af76:	bf00      	nop
 800af78:	feff8fff 	.word	0xfeff8fff
 800af7c:	40010000 	.word	0x40010000
 800af80:	40010400 	.word	0x40010400
 800af84:	40014000 	.word	0x40014000
 800af88:	40014400 	.word	0x40014400
 800af8c:	40014800 	.word	0x40014800

0800af90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af90:	b480      	push	{r7}
 800af92:	b087      	sub	sp, #28
 800af94:	af00      	add	r7, sp, #0
 800af96:	60f8      	str	r0, [r7, #12]
 800af98:	60b9      	str	r1, [r7, #8]
 800af9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	6a1b      	ldr	r3, [r3, #32]
 800afa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	6a1b      	ldr	r3, [r3, #32]
 800afa6:	f023 0201 	bic.w	r2, r3, #1
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	699b      	ldr	r3, [r3, #24]
 800afb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800afba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	011b      	lsls	r3, r3, #4
 800afc0:	693a      	ldr	r2, [r7, #16]
 800afc2:	4313      	orrs	r3, r2
 800afc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800afc6:	697b      	ldr	r3, [r7, #20]
 800afc8:	f023 030a 	bic.w	r3, r3, #10
 800afcc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800afce:	697a      	ldr	r2, [r7, #20]
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	4313      	orrs	r3, r2
 800afd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	697a      	ldr	r2, [r7, #20]
 800afe0:	621a      	str	r2, [r3, #32]
}
 800afe2:	bf00      	nop
 800afe4:	371c      	adds	r7, #28
 800afe6:	46bd      	mov	sp, r7
 800afe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afec:	4770      	bx	lr

0800afee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800afee:	b480      	push	{r7}
 800aff0:	b087      	sub	sp, #28
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	60f8      	str	r0, [r7, #12]
 800aff6:	60b9      	str	r1, [r7, #8]
 800aff8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	6a1b      	ldr	r3, [r3, #32]
 800affe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	6a1b      	ldr	r3, [r3, #32]
 800b004:	f023 0210 	bic.w	r2, r3, #16
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	699b      	ldr	r3, [r3, #24]
 800b010:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b018:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	031b      	lsls	r3, r3, #12
 800b01e:	693a      	ldr	r2, [r7, #16]
 800b020:	4313      	orrs	r3, r2
 800b022:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b02a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	011b      	lsls	r3, r3, #4
 800b030:	697a      	ldr	r2, [r7, #20]
 800b032:	4313      	orrs	r3, r2
 800b034:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	693a      	ldr	r2, [r7, #16]
 800b03a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	697a      	ldr	r2, [r7, #20]
 800b040:	621a      	str	r2, [r3, #32]
}
 800b042:	bf00      	nop
 800b044:	371c      	adds	r7, #28
 800b046:	46bd      	mov	sp, r7
 800b048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04c:	4770      	bx	lr
	...

0800b050 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b050:	b480      	push	{r7}
 800b052:	b085      	sub	sp, #20
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	689b      	ldr	r3, [r3, #8]
 800b05e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b060:	68fa      	ldr	r2, [r7, #12]
 800b062:	4b09      	ldr	r3, [pc, #36]	@ (800b088 <TIM_ITRx_SetConfig+0x38>)
 800b064:	4013      	ands	r3, r2
 800b066:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b068:	683a      	ldr	r2, [r7, #0]
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	4313      	orrs	r3, r2
 800b06e:	f043 0307 	orr.w	r3, r3, #7
 800b072:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	68fa      	ldr	r2, [r7, #12]
 800b078:	609a      	str	r2, [r3, #8]
}
 800b07a:	bf00      	nop
 800b07c:	3714      	adds	r7, #20
 800b07e:	46bd      	mov	sp, r7
 800b080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b084:	4770      	bx	lr
 800b086:	bf00      	nop
 800b088:	ffcfff8f 	.word	0xffcfff8f

0800b08c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b08c:	b480      	push	{r7}
 800b08e:	b087      	sub	sp, #28
 800b090:	af00      	add	r7, sp, #0
 800b092:	60f8      	str	r0, [r7, #12]
 800b094:	60b9      	str	r1, [r7, #8]
 800b096:	607a      	str	r2, [r7, #4]
 800b098:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	689b      	ldr	r3, [r3, #8]
 800b09e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b0a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	021a      	lsls	r2, r3, #8
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	431a      	orrs	r2, r3
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	697a      	ldr	r2, [r7, #20]
 800b0b6:	4313      	orrs	r3, r2
 800b0b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	697a      	ldr	r2, [r7, #20]
 800b0be:	609a      	str	r2, [r3, #8]
}
 800b0c0:	bf00      	nop
 800b0c2:	371c      	adds	r7, #28
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr

0800b0cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b087      	sub	sp, #28
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	60f8      	str	r0, [r7, #12]
 800b0d4:	60b9      	str	r1, [r7, #8]
 800b0d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	f003 031f 	and.w	r3, r3, #31
 800b0de:	2201      	movs	r2, #1
 800b0e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	6a1a      	ldr	r2, [r3, #32]
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	43db      	mvns	r3, r3
 800b0ee:	401a      	ands	r2, r3
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	6a1a      	ldr	r2, [r3, #32]
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	f003 031f 	and.w	r3, r3, #31
 800b0fe:	6879      	ldr	r1, [r7, #4]
 800b100:	fa01 f303 	lsl.w	r3, r1, r3
 800b104:	431a      	orrs	r2, r3
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	621a      	str	r2, [r3, #32]
}
 800b10a:	bf00      	nop
 800b10c:	371c      	adds	r7, #28
 800b10e:	46bd      	mov	sp, r7
 800b110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b114:	4770      	bx	lr
	...

0800b118 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b118:	b480      	push	{r7}
 800b11a:	b085      	sub	sp, #20
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b128:	2b01      	cmp	r3, #1
 800b12a:	d101      	bne.n	800b130 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b12c:	2302      	movs	r3, #2
 800b12e:	e06d      	b.n	800b20c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2201      	movs	r2, #1
 800b134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2202      	movs	r2, #2
 800b13c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	689b      	ldr	r3, [r3, #8]
 800b14e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	4a30      	ldr	r2, [pc, #192]	@ (800b218 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b156:	4293      	cmp	r3, r2
 800b158:	d004      	beq.n	800b164 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	4a2f      	ldr	r2, [pc, #188]	@ (800b21c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b160:	4293      	cmp	r3, r2
 800b162:	d108      	bne.n	800b176 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b16a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	68fa      	ldr	r2, [r7, #12]
 800b172:	4313      	orrs	r3, r2
 800b174:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b17c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	68fa      	ldr	r2, [r7, #12]
 800b184:	4313      	orrs	r3, r2
 800b186:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	68fa      	ldr	r2, [r7, #12]
 800b18e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4a20      	ldr	r2, [pc, #128]	@ (800b218 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d022      	beq.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1a2:	d01d      	beq.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b220 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b1aa:	4293      	cmp	r3, r2
 800b1ac:	d018      	beq.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4a1c      	ldr	r2, [pc, #112]	@ (800b224 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d013      	beq.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	4a1a      	ldr	r2, [pc, #104]	@ (800b228 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d00e      	beq.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	4a15      	ldr	r2, [pc, #84]	@ (800b21c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b1c8:	4293      	cmp	r3, r2
 800b1ca:	d009      	beq.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4a16      	ldr	r2, [pc, #88]	@ (800b22c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d004      	beq.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	4a15      	ldr	r2, [pc, #84]	@ (800b230 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d10c      	bne.n	800b1fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b1e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	689b      	ldr	r3, [r3, #8]
 800b1ec:	68ba      	ldr	r2, [r7, #8]
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	68ba      	ldr	r2, [r7, #8]
 800b1f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2201      	movs	r2, #1
 800b1fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2200      	movs	r2, #0
 800b206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b20a:	2300      	movs	r3, #0
}
 800b20c:	4618      	mov	r0, r3
 800b20e:	3714      	adds	r7, #20
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr
 800b218:	40010000 	.word	0x40010000
 800b21c:	40010400 	.word	0x40010400
 800b220:	40000400 	.word	0x40000400
 800b224:	40000800 	.word	0x40000800
 800b228:	40000c00 	.word	0x40000c00
 800b22c:	40001800 	.word	0x40001800
 800b230:	40014000 	.word	0x40014000

0800b234 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b234:	b480      	push	{r7}
 800b236:	b083      	sub	sp, #12
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b23c:	bf00      	nop
 800b23e:	370c      	adds	r7, #12
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr

0800b248 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b250:	bf00      	nop
 800b252:	370c      	adds	r7, #12
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr

0800b25c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b264:	bf00      	nop
 800b266:	370c      	adds	r7, #12
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr

0800b270 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d101      	bne.n	800b282 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b27e:	2301      	movs	r3, #1
 800b280:	e042      	b.n	800b308 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d106      	bne.n	800b29a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2200      	movs	r2, #0
 800b290:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f7f7 f999 	bl	80025cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2224      	movs	r2, #36	@ 0x24
 800b29e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	681a      	ldr	r2, [r3, #0]
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f022 0201 	bic.w	r2, r2, #1
 800b2b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d002      	beq.n	800b2c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f001 fa66 	bl	800c78c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f000 fcfb 	bl	800bcbc <UART_SetConfig>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d101      	bne.n	800b2d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	e01b      	b.n	800b308 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	685a      	ldr	r2, [r3, #4]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b2de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	689a      	ldr	r2, [r3, #8]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b2ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	681a      	ldr	r2, [r3, #0]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f042 0201 	orr.w	r2, r2, #1
 800b2fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f001 fae5 	bl	800c8d0 <UART_CheckIdleState>
 800b306:	4603      	mov	r3, r0
}
 800b308:	4618      	mov	r0, r3
 800b30a:	3708      	adds	r7, #8
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b08a      	sub	sp, #40	@ 0x28
 800b314:	af00      	add	r7, sp, #0
 800b316:	60f8      	str	r0, [r7, #12]
 800b318:	60b9      	str	r1, [r7, #8]
 800b31a:	4613      	mov	r3, r2
 800b31c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b324:	2b20      	cmp	r3, #32
 800b326:	d167      	bne.n	800b3f8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d002      	beq.n	800b334 <HAL_UART_Transmit_DMA+0x24>
 800b32e:	88fb      	ldrh	r3, [r7, #6]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d101      	bne.n	800b338 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800b334:	2301      	movs	r3, #1
 800b336:	e060      	b.n	800b3fa <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	88fa      	ldrh	r2, [r7, #6]
 800b342:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	88fa      	ldrh	r2, [r7, #6]
 800b34a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2200      	movs	r2, #0
 800b352:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2221      	movs	r2, #33	@ 0x21
 800b35a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b362:	2b00      	cmp	r3, #0
 800b364:	d028      	beq.n	800b3b8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b36a:	4a26      	ldr	r2, [pc, #152]	@ (800b404 <HAL_UART_Transmit_DMA+0xf4>)
 800b36c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b372:	4a25      	ldr	r2, [pc, #148]	@ (800b408 <HAL_UART_Transmit_DMA+0xf8>)
 800b374:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b37a:	4a24      	ldr	r2, [pc, #144]	@ (800b40c <HAL_UART_Transmit_DMA+0xfc>)
 800b37c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b382:	2200      	movs	r2, #0
 800b384:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b38e:	4619      	mov	r1, r3
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3328      	adds	r3, #40	@ 0x28
 800b396:	461a      	mov	r2, r3
 800b398:	88fb      	ldrh	r3, [r7, #6]
 800b39a:	f7f8 fa25 	bl	80037e8 <HAL_DMA_Start_IT>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d009      	beq.n	800b3b8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2210      	movs	r2, #16
 800b3a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	2220      	movs	r2, #32
 800b3b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e020      	b.n	800b3fa <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	2240      	movs	r2, #64	@ 0x40
 800b3be:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	3308      	adds	r3, #8
 800b3c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3c8:	697b      	ldr	r3, [r7, #20]
 800b3ca:	e853 3f00 	ldrex	r3, [r3]
 800b3ce:	613b      	str	r3, [r7, #16]
   return(result);
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	3308      	adds	r3, #8
 800b3de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3e0:	623a      	str	r2, [r7, #32]
 800b3e2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3e4:	69f9      	ldr	r1, [r7, #28]
 800b3e6:	6a3a      	ldr	r2, [r7, #32]
 800b3e8:	e841 2300 	strex	r3, r2, [r1]
 800b3ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800b3ee:	69bb      	ldr	r3, [r7, #24]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d1e5      	bne.n	800b3c0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	e000      	b.n	800b3fa <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b3f8:	2302      	movs	r3, #2
  }
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3728      	adds	r7, #40	@ 0x28
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}
 800b402:	bf00      	nop
 800b404:	0800cd9d 	.word	0x0800cd9d
 800b408:	0800ce33 	.word	0x0800ce33
 800b40c:	0800cfb5 	.word	0x0800cfb5

0800b410 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b08a      	sub	sp, #40	@ 0x28
 800b414:	af00      	add	r7, sp, #0
 800b416:	60f8      	str	r0, [r7, #12]
 800b418:	60b9      	str	r1, [r7, #8]
 800b41a:	4613      	mov	r3, r2
 800b41c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b424:	2b20      	cmp	r3, #32
 800b426:	d137      	bne.n	800b498 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d002      	beq.n	800b434 <HAL_UART_Receive_DMA+0x24>
 800b42e:	88fb      	ldrh	r3, [r7, #6]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d101      	bne.n	800b438 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800b434:	2301      	movs	r3, #1
 800b436:	e030      	b.n	800b49a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2200      	movs	r2, #0
 800b43c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	4a18      	ldr	r2, [pc, #96]	@ (800b4a4 <HAL_UART_Receive_DMA+0x94>)
 800b444:	4293      	cmp	r3, r2
 800b446:	d01f      	beq.n	800b488 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	685b      	ldr	r3, [r3, #4]
 800b44e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b452:	2b00      	cmp	r3, #0
 800b454:	d018      	beq.n	800b488 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45c:	697b      	ldr	r3, [r7, #20]
 800b45e:	e853 3f00 	ldrex	r3, [r3]
 800b462:	613b      	str	r3, [r7, #16]
   return(result);
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b46a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	461a      	mov	r2, r3
 800b472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b474:	623b      	str	r3, [r7, #32]
 800b476:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b478:	69f9      	ldr	r1, [r7, #28]
 800b47a:	6a3a      	ldr	r2, [r7, #32]
 800b47c:	e841 2300 	strex	r3, r2, [r1]
 800b480:	61bb      	str	r3, [r7, #24]
   return(result);
 800b482:	69bb      	ldr	r3, [r7, #24]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d1e6      	bne.n	800b456 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b488:	88fb      	ldrh	r3, [r7, #6]
 800b48a:	461a      	mov	r2, r3
 800b48c:	68b9      	ldr	r1, [r7, #8]
 800b48e:	68f8      	ldr	r0, [r7, #12]
 800b490:	f001 fb36 	bl	800cb00 <UART_Start_Receive_DMA>
 800b494:	4603      	mov	r3, r0
 800b496:	e000      	b.n	800b49a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b498:	2302      	movs	r3, #2
  }
}
 800b49a:	4618      	mov	r0, r3
 800b49c:	3728      	adds	r7, #40	@ 0x28
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}
 800b4a2:	bf00      	nop
 800b4a4:	58000c00 	.word	0x58000c00

0800b4a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b0ba      	sub	sp, #232	@ 0xe8
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	69db      	ldr	r3, [r3, #28]
 800b4b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	689b      	ldr	r3, [r3, #8]
 800b4ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b4ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b4d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b4d6:	4013      	ands	r3, r2
 800b4d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b4dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d11b      	bne.n	800b51c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b4e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4e8:	f003 0320 	and.w	r3, r3, #32
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d015      	beq.n	800b51c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b4f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b4f4:	f003 0320 	and.w	r3, r3, #32
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d105      	bne.n	800b508 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b4fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b500:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b504:	2b00      	cmp	r3, #0
 800b506:	d009      	beq.n	800b51c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	f000 8393 	beq.w	800bc38 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	4798      	blx	r3
      }
      return;
 800b51a:	e38d      	b.n	800bc38 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b51c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b520:	2b00      	cmp	r3, #0
 800b522:	f000 8123 	beq.w	800b76c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b526:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b52a:	4b8d      	ldr	r3, [pc, #564]	@ (800b760 <HAL_UART_IRQHandler+0x2b8>)
 800b52c:	4013      	ands	r3, r2
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d106      	bne.n	800b540 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b532:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b536:	4b8b      	ldr	r3, [pc, #556]	@ (800b764 <HAL_UART_IRQHandler+0x2bc>)
 800b538:	4013      	ands	r3, r2
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	f000 8116 	beq.w	800b76c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b544:	f003 0301 	and.w	r3, r3, #1
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d011      	beq.n	800b570 <HAL_UART_IRQHandler+0xc8>
 800b54c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b554:	2b00      	cmp	r3, #0
 800b556:	d00b      	beq.n	800b570 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	2201      	movs	r2, #1
 800b55e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b566:	f043 0201 	orr.w	r2, r3, #1
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b574:	f003 0302 	and.w	r3, r3, #2
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d011      	beq.n	800b5a0 <HAL_UART_IRQHandler+0xf8>
 800b57c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b580:	f003 0301 	and.w	r3, r3, #1
 800b584:	2b00      	cmp	r3, #0
 800b586:	d00b      	beq.n	800b5a0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	2202      	movs	r2, #2
 800b58e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b596:	f043 0204 	orr.w	r2, r3, #4
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b5a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5a4:	f003 0304 	and.w	r3, r3, #4
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d011      	beq.n	800b5d0 <HAL_UART_IRQHandler+0x128>
 800b5ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b5b0:	f003 0301 	and.w	r3, r3, #1
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d00b      	beq.n	800b5d0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	2204      	movs	r2, #4
 800b5be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5c6:	f043 0202 	orr.w	r2, r3, #2
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b5d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5d4:	f003 0308 	and.w	r3, r3, #8
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d017      	beq.n	800b60c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b5dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5e0:	f003 0320 	and.w	r3, r3, #32
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d105      	bne.n	800b5f4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b5e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b5ec:	4b5c      	ldr	r3, [pc, #368]	@ (800b760 <HAL_UART_IRQHandler+0x2b8>)
 800b5ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d00b      	beq.n	800b60c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	2208      	movs	r2, #8
 800b5fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b602:	f043 0208 	orr.w	r2, r3, #8
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b60c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b610:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b614:	2b00      	cmp	r3, #0
 800b616:	d012      	beq.n	800b63e <HAL_UART_IRQHandler+0x196>
 800b618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b61c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b620:	2b00      	cmp	r3, #0
 800b622:	d00c      	beq.n	800b63e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b62c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b634:	f043 0220 	orr.w	r2, r3, #32
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b644:	2b00      	cmp	r3, #0
 800b646:	f000 82f9 	beq.w	800bc3c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b64a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b64e:	f003 0320 	and.w	r3, r3, #32
 800b652:	2b00      	cmp	r3, #0
 800b654:	d013      	beq.n	800b67e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b65a:	f003 0320 	and.w	r3, r3, #32
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d105      	bne.n	800b66e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d007      	beq.n	800b67e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b672:	2b00      	cmp	r3, #0
 800b674:	d003      	beq.n	800b67e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b684:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	689b      	ldr	r3, [r3, #8]
 800b68e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b692:	2b40      	cmp	r3, #64	@ 0x40
 800b694:	d005      	beq.n	800b6a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b696:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b69a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d054      	beq.n	800b74c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f001 fb14 	bl	800ccd0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	689b      	ldr	r3, [r3, #8]
 800b6ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6b2:	2b40      	cmp	r3, #64	@ 0x40
 800b6b4:	d146      	bne.n	800b744 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	3308      	adds	r3, #8
 800b6bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b6c4:	e853 3f00 	ldrex	r3, [r3]
 800b6c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b6cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b6d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b6d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	3308      	adds	r3, #8
 800b6de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b6e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b6e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b6ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b6f2:	e841 2300 	strex	r3, r2, [r1]
 800b6f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b6fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d1d9      	bne.n	800b6b6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d017      	beq.n	800b73c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b712:	4a15      	ldr	r2, [pc, #84]	@ (800b768 <HAL_UART_IRQHandler+0x2c0>)
 800b714:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b71c:	4618      	mov	r0, r3
 800b71e:	f7f8 fdeb 	bl	80042f8 <HAL_DMA_Abort_IT>
 800b722:	4603      	mov	r3, r0
 800b724:	2b00      	cmp	r3, #0
 800b726:	d019      	beq.n	800b75c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b72e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b736:	4610      	mov	r0, r2
 800b738:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b73a:	e00f      	b.n	800b75c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 faa7 	bl	800bc90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b742:	e00b      	b.n	800b75c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b744:	6878      	ldr	r0, [r7, #4]
 800b746:	f000 faa3 	bl	800bc90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b74a:	e007      	b.n	800b75c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f000 fa9f 	bl	800bc90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2200      	movs	r2, #0
 800b756:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b75a:	e26f      	b.n	800bc3c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b75c:	bf00      	nop
    return;
 800b75e:	e26d      	b.n	800bc3c <HAL_UART_IRQHandler+0x794>
 800b760:	10000001 	.word	0x10000001
 800b764:	04000120 	.word	0x04000120
 800b768:	0800d035 	.word	0x0800d035

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b770:	2b01      	cmp	r3, #1
 800b772:	f040 8203 	bne.w	800bb7c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b77a:	f003 0310 	and.w	r3, r3, #16
 800b77e:	2b00      	cmp	r3, #0
 800b780:	f000 81fc 	beq.w	800bb7c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b788:	f003 0310 	and.w	r3, r3, #16
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	f000 81f5 	beq.w	800bb7c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	2210      	movs	r2, #16
 800b798:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	689b      	ldr	r3, [r3, #8]
 800b7a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7a4:	2b40      	cmp	r3, #64	@ 0x40
 800b7a6:	f040 816d 	bne.w	800ba84 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	4aa4      	ldr	r2, [pc, #656]	@ (800ba44 <HAL_UART_IRQHandler+0x59c>)
 800b7b4:	4293      	cmp	r3, r2
 800b7b6:	d068      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4aa1      	ldr	r2, [pc, #644]	@ (800ba48 <HAL_UART_IRQHandler+0x5a0>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d061      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	4a9f      	ldr	r2, [pc, #636]	@ (800ba4c <HAL_UART_IRQHandler+0x5a4>)
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d05a      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4a9c      	ldr	r2, [pc, #624]	@ (800ba50 <HAL_UART_IRQHandler+0x5a8>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d053      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	4a9a      	ldr	r2, [pc, #616]	@ (800ba54 <HAL_UART_IRQHandler+0x5ac>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d04c      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	4a97      	ldr	r2, [pc, #604]	@ (800ba58 <HAL_UART_IRQHandler+0x5b0>)
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	d045      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	4a95      	ldr	r2, [pc, #596]	@ (800ba5c <HAL_UART_IRQHandler+0x5b4>)
 800b808:	4293      	cmp	r3, r2
 800b80a:	d03e      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4a92      	ldr	r2, [pc, #584]	@ (800ba60 <HAL_UART_IRQHandler+0x5b8>)
 800b816:	4293      	cmp	r3, r2
 800b818:	d037      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a90      	ldr	r2, [pc, #576]	@ (800ba64 <HAL_UART_IRQHandler+0x5bc>)
 800b824:	4293      	cmp	r3, r2
 800b826:	d030      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a8d      	ldr	r2, [pc, #564]	@ (800ba68 <HAL_UART_IRQHandler+0x5c0>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d029      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	4a8b      	ldr	r2, [pc, #556]	@ (800ba6c <HAL_UART_IRQHandler+0x5c4>)
 800b840:	4293      	cmp	r3, r2
 800b842:	d022      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	4a88      	ldr	r2, [pc, #544]	@ (800ba70 <HAL_UART_IRQHandler+0x5c8>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d01b      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	4a86      	ldr	r2, [pc, #536]	@ (800ba74 <HAL_UART_IRQHandler+0x5cc>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d014      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a83      	ldr	r2, [pc, #524]	@ (800ba78 <HAL_UART_IRQHandler+0x5d0>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d00d      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4a81      	ldr	r2, [pc, #516]	@ (800ba7c <HAL_UART_IRQHandler+0x5d4>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d006      	beq.n	800b88a <HAL_UART_IRQHandler+0x3e2>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	4a7e      	ldr	r2, [pc, #504]	@ (800ba80 <HAL_UART_IRQHandler+0x5d8>)
 800b886:	4293      	cmp	r3, r2
 800b888:	d106      	bne.n	800b898 <HAL_UART_IRQHandler+0x3f0>
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	685b      	ldr	r3, [r3, #4]
 800b894:	b29b      	uxth	r3, r3
 800b896:	e005      	b.n	800b8a4 <HAL_UART_IRQHandler+0x3fc>
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	b29b      	uxth	r3, r3
 800b8a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b8a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	f000 80ad 	beq.w	800ba0c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b8b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	f080 80a5 	bcs.w	800ba0c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b8c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8d2:	69db      	ldr	r3, [r3, #28]
 800b8d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8d8:	f000 8087 	beq.w	800b9ea <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b8e8:	e853 3f00 	ldrex	r3, [r3]
 800b8ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b8f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b8f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b8f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	461a      	mov	r2, r3
 800b902:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b906:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b90a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b90e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b912:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b916:	e841 2300 	strex	r3, r2, [r1]
 800b91a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b91e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b922:	2b00      	cmp	r3, #0
 800b924:	d1da      	bne.n	800b8dc <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	3308      	adds	r3, #8
 800b92c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b92e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b930:	e853 3f00 	ldrex	r3, [r3]
 800b934:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b936:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b938:	f023 0301 	bic.w	r3, r3, #1
 800b93c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	3308      	adds	r3, #8
 800b946:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b94a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b94e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b950:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b952:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b956:	e841 2300 	strex	r3, r2, [r1]
 800b95a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b95c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d1e1      	bne.n	800b926 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	3308      	adds	r3, #8
 800b968:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b96a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b96c:	e853 3f00 	ldrex	r3, [r3]
 800b970:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b972:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b974:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b978:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	3308      	adds	r3, #8
 800b982:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b986:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b988:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b98a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b98c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b98e:	e841 2300 	strex	r3, r2, [r1]
 800b992:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b994:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b996:	2b00      	cmp	r3, #0
 800b998:	d1e3      	bne.n	800b962 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2220      	movs	r2, #32
 800b99e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9b0:	e853 3f00 	ldrex	r3, [r3]
 800b9b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b9b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9b8:	f023 0310 	bic.w	r3, r3, #16
 800b9bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	461a      	mov	r2, r3
 800b9c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b9cc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b9d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b9d2:	e841 2300 	strex	r3, r2, [r1]
 800b9d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b9d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d1e4      	bne.n	800b9a8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f7f8 f969 	bl	8003cbc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2202      	movs	r2, #2
 800b9ee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b9fc:	b29b      	uxth	r3, r3
 800b9fe:	1ad3      	subs	r3, r2, r3
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	4619      	mov	r1, r3
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	f000 f94d 	bl	800bca4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ba0a:	e119      	b.n	800bc40 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ba16:	429a      	cmp	r2, r3
 800ba18:	f040 8112 	bne.w	800bc40 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba22:	69db      	ldr	r3, [r3, #28]
 800ba24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba28:	f040 810a 	bne.w	800bc40 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2202      	movs	r2, #2
 800ba30:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba38:	4619      	mov	r1, r3
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f000 f932 	bl	800bca4 <HAL_UARTEx_RxEventCallback>
      return;
 800ba40:	e0fe      	b.n	800bc40 <HAL_UART_IRQHandler+0x798>
 800ba42:	bf00      	nop
 800ba44:	40020010 	.word	0x40020010
 800ba48:	40020028 	.word	0x40020028
 800ba4c:	40020040 	.word	0x40020040
 800ba50:	40020058 	.word	0x40020058
 800ba54:	40020070 	.word	0x40020070
 800ba58:	40020088 	.word	0x40020088
 800ba5c:	400200a0 	.word	0x400200a0
 800ba60:	400200b8 	.word	0x400200b8
 800ba64:	40020410 	.word	0x40020410
 800ba68:	40020428 	.word	0x40020428
 800ba6c:	40020440 	.word	0x40020440
 800ba70:	40020458 	.word	0x40020458
 800ba74:	40020470 	.word	0x40020470
 800ba78:	40020488 	.word	0x40020488
 800ba7c:	400204a0 	.word	0x400204a0
 800ba80:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	1ad3      	subs	r3, r2, r3
 800ba94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ba9e:	b29b      	uxth	r3, r3
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	f000 80cf 	beq.w	800bc44 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800baa6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f000 80ca 	beq.w	800bc44 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab8:	e853 3f00 	ldrex	r3, [r3]
 800babc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800babe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bac0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bac4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	461a      	mov	r2, r3
 800bace:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800bad2:	647b      	str	r3, [r7, #68]	@ 0x44
 800bad4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bad8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bada:	e841 2300 	strex	r3, r2, [r1]
 800bade:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bae0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d1e4      	bne.n	800bab0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	3308      	adds	r3, #8
 800baec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf0:	e853 3f00 	ldrex	r3, [r3]
 800baf4:	623b      	str	r3, [r7, #32]
   return(result);
 800baf6:	6a3a      	ldr	r2, [r7, #32]
 800baf8:	4b55      	ldr	r3, [pc, #340]	@ (800bc50 <HAL_UART_IRQHandler+0x7a8>)
 800bafa:	4013      	ands	r3, r2
 800bafc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	3308      	adds	r3, #8
 800bb06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bb0a:	633a      	str	r2, [r7, #48]	@ 0x30
 800bb0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb12:	e841 2300 	strex	r3, r2, [r1]
 800bb16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bb18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d1e3      	bne.n	800bae6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2220      	movs	r2, #32
 800bb22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2200      	movs	r2, #0
 800bb2a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2200      	movs	r2, #0
 800bb30:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	e853 3f00 	ldrex	r3, [r3]
 800bb3e:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	f023 0310 	bic.w	r3, r3, #16
 800bb46:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800bb54:	61fb      	str	r3, [r7, #28]
 800bb56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb58:	69b9      	ldr	r1, [r7, #24]
 800bb5a:	69fa      	ldr	r2, [r7, #28]
 800bb5c:	e841 2300 	strex	r3, r2, [r1]
 800bb60:	617b      	str	r3, [r7, #20]
   return(result);
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d1e4      	bne.n	800bb32 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2202      	movs	r2, #2
 800bb6c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bb6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bb72:	4619      	mov	r1, r3
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f000 f895 	bl	800bca4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bb7a:	e063      	b.n	800bc44 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bb7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d00e      	beq.n	800bba6 <HAL_UART_IRQHandler+0x6fe>
 800bb88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bb8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d008      	beq.n	800bba6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800bb9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f001 fa85 	bl	800d0ae <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bba4:	e051      	b.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800bba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d014      	beq.n	800bbdc <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800bbb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bbb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d105      	bne.n	800bbca <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800bbbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bbc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d008      	beq.n	800bbdc <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d03a      	beq.n	800bc48 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bbd6:	6878      	ldr	r0, [r7, #4]
 800bbd8:	4798      	blx	r3
    }
    return;
 800bbda:	e035      	b.n	800bc48 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bbdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d009      	beq.n	800bbfc <HAL_UART_IRQHandler+0x754>
 800bbe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bbec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d003      	beq.n	800bbfc <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f001 fa2f 	bl	800d058 <UART_EndTransmit_IT>
    return;
 800bbfa:	e026      	b.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800bbfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bc00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d009      	beq.n	800bc1c <HAL_UART_IRQHandler+0x774>
 800bc08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d003      	beq.n	800bc1c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f001 fa5e 	bl	800d0d6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bc1a:	e016      	b.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800bc1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bc20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d010      	beq.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
 800bc28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	da0c      	bge.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f001 fa46 	bl	800d0c2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bc36:	e008      	b.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
      return;
 800bc38:	bf00      	nop
 800bc3a:	e006      	b.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
    return;
 800bc3c:	bf00      	nop
 800bc3e:	e004      	b.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
      return;
 800bc40:	bf00      	nop
 800bc42:	e002      	b.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
      return;
 800bc44:	bf00      	nop
 800bc46:	e000      	b.n	800bc4a <HAL_UART_IRQHandler+0x7a2>
    return;
 800bc48:	bf00      	nop
  }
}
 800bc4a:	37e8      	adds	r7, #232	@ 0xe8
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	effffffe 	.word	0xeffffffe

0800bc54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bc54:	b480      	push	{r7}
 800bc56:	b083      	sub	sp, #12
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bc5c:	bf00      	nop
 800bc5e:	370c      	adds	r7, #12
 800bc60:	46bd      	mov	sp, r7
 800bc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc66:	4770      	bx	lr

0800bc68 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bc68:	b480      	push	{r7}
 800bc6a:	b083      	sub	sp, #12
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800bc70:	bf00      	nop
 800bc72:	370c      	adds	r7, #12
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr

0800bc7c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b083      	sub	sp, #12
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800bc84:	bf00      	nop
 800bc86:	370c      	adds	r7, #12
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr

0800bc90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b083      	sub	sp, #12
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bc98:	bf00      	nop
 800bc9a:	370c      	adds	r7, #12
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca2:	4770      	bx	lr

0800bca4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b083      	sub	sp, #12
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
 800bcac:	460b      	mov	r3, r1
 800bcae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bcb0:	bf00      	nop
 800bcb2:	370c      	adds	r7, #12
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcba:	4770      	bx	lr

0800bcbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bcbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bcc0:	b092      	sub	sp, #72	@ 0x48
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bccc:	697b      	ldr	r3, [r7, #20]
 800bcce:	689a      	ldr	r2, [r3, #8]
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	691b      	ldr	r3, [r3, #16]
 800bcd4:	431a      	orrs	r2, r3
 800bcd6:	697b      	ldr	r3, [r7, #20]
 800bcd8:	695b      	ldr	r3, [r3, #20]
 800bcda:	431a      	orrs	r2, r3
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	69db      	ldr	r3, [r3, #28]
 800bce0:	4313      	orrs	r3, r2
 800bce2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	4bbe      	ldr	r3, [pc, #760]	@ (800bfe4 <UART_SetConfig+0x328>)
 800bcec:	4013      	ands	r3, r2
 800bcee:	697a      	ldr	r2, [r7, #20]
 800bcf0:	6812      	ldr	r2, [r2, #0]
 800bcf2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bcf4:	430b      	orrs	r3, r1
 800bcf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bcf8:	697b      	ldr	r3, [r7, #20]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	685b      	ldr	r3, [r3, #4]
 800bcfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	68da      	ldr	r2, [r3, #12]
 800bd06:	697b      	ldr	r3, [r7, #20]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	430a      	orrs	r2, r1
 800bd0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	699b      	ldr	r3, [r3, #24]
 800bd12:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4ab3      	ldr	r2, [pc, #716]	@ (800bfe8 <UART_SetConfig+0x32c>)
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	d004      	beq.n	800bd28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	6a1b      	ldr	r3, [r3, #32]
 800bd22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bd24:	4313      	orrs	r3, r2
 800bd26:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	689a      	ldr	r2, [r3, #8]
 800bd2e:	4baf      	ldr	r3, [pc, #700]	@ (800bfec <UART_SetConfig+0x330>)
 800bd30:	4013      	ands	r3, r2
 800bd32:	697a      	ldr	r2, [r7, #20]
 800bd34:	6812      	ldr	r2, [r2, #0]
 800bd36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bd38:	430b      	orrs	r3, r1
 800bd3a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bd3c:	697b      	ldr	r3, [r7, #20]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd42:	f023 010f 	bic.w	r1, r3, #15
 800bd46:	697b      	ldr	r3, [r7, #20]
 800bd48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	430a      	orrs	r2, r1
 800bd50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	4aa6      	ldr	r2, [pc, #664]	@ (800bff0 <UART_SetConfig+0x334>)
 800bd58:	4293      	cmp	r3, r2
 800bd5a:	d177      	bne.n	800be4c <UART_SetConfig+0x190>
 800bd5c:	4ba5      	ldr	r3, [pc, #660]	@ (800bff4 <UART_SetConfig+0x338>)
 800bd5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bd64:	2b28      	cmp	r3, #40	@ 0x28
 800bd66:	d86d      	bhi.n	800be44 <UART_SetConfig+0x188>
 800bd68:	a201      	add	r2, pc, #4	@ (adr r2, 800bd70 <UART_SetConfig+0xb4>)
 800bd6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd6e:	bf00      	nop
 800bd70:	0800be15 	.word	0x0800be15
 800bd74:	0800be45 	.word	0x0800be45
 800bd78:	0800be45 	.word	0x0800be45
 800bd7c:	0800be45 	.word	0x0800be45
 800bd80:	0800be45 	.word	0x0800be45
 800bd84:	0800be45 	.word	0x0800be45
 800bd88:	0800be45 	.word	0x0800be45
 800bd8c:	0800be45 	.word	0x0800be45
 800bd90:	0800be1d 	.word	0x0800be1d
 800bd94:	0800be45 	.word	0x0800be45
 800bd98:	0800be45 	.word	0x0800be45
 800bd9c:	0800be45 	.word	0x0800be45
 800bda0:	0800be45 	.word	0x0800be45
 800bda4:	0800be45 	.word	0x0800be45
 800bda8:	0800be45 	.word	0x0800be45
 800bdac:	0800be45 	.word	0x0800be45
 800bdb0:	0800be25 	.word	0x0800be25
 800bdb4:	0800be45 	.word	0x0800be45
 800bdb8:	0800be45 	.word	0x0800be45
 800bdbc:	0800be45 	.word	0x0800be45
 800bdc0:	0800be45 	.word	0x0800be45
 800bdc4:	0800be45 	.word	0x0800be45
 800bdc8:	0800be45 	.word	0x0800be45
 800bdcc:	0800be45 	.word	0x0800be45
 800bdd0:	0800be2d 	.word	0x0800be2d
 800bdd4:	0800be45 	.word	0x0800be45
 800bdd8:	0800be45 	.word	0x0800be45
 800bddc:	0800be45 	.word	0x0800be45
 800bde0:	0800be45 	.word	0x0800be45
 800bde4:	0800be45 	.word	0x0800be45
 800bde8:	0800be45 	.word	0x0800be45
 800bdec:	0800be45 	.word	0x0800be45
 800bdf0:	0800be35 	.word	0x0800be35
 800bdf4:	0800be45 	.word	0x0800be45
 800bdf8:	0800be45 	.word	0x0800be45
 800bdfc:	0800be45 	.word	0x0800be45
 800be00:	0800be45 	.word	0x0800be45
 800be04:	0800be45 	.word	0x0800be45
 800be08:	0800be45 	.word	0x0800be45
 800be0c:	0800be45 	.word	0x0800be45
 800be10:	0800be3d 	.word	0x0800be3d
 800be14:	2301      	movs	r3, #1
 800be16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be1a:	e222      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be1c:	2304      	movs	r3, #4
 800be1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be22:	e21e      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be24:	2308      	movs	r3, #8
 800be26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be2a:	e21a      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be2c:	2310      	movs	r3, #16
 800be2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be32:	e216      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be34:	2320      	movs	r3, #32
 800be36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be3a:	e212      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be3c:	2340      	movs	r3, #64	@ 0x40
 800be3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be42:	e20e      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be44:	2380      	movs	r3, #128	@ 0x80
 800be46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be4a:	e20a      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be4c:	697b      	ldr	r3, [r7, #20]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4a69      	ldr	r2, [pc, #420]	@ (800bff8 <UART_SetConfig+0x33c>)
 800be52:	4293      	cmp	r3, r2
 800be54:	d130      	bne.n	800beb8 <UART_SetConfig+0x1fc>
 800be56:	4b67      	ldr	r3, [pc, #412]	@ (800bff4 <UART_SetConfig+0x338>)
 800be58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be5a:	f003 0307 	and.w	r3, r3, #7
 800be5e:	2b05      	cmp	r3, #5
 800be60:	d826      	bhi.n	800beb0 <UART_SetConfig+0x1f4>
 800be62:	a201      	add	r2, pc, #4	@ (adr r2, 800be68 <UART_SetConfig+0x1ac>)
 800be64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be68:	0800be81 	.word	0x0800be81
 800be6c:	0800be89 	.word	0x0800be89
 800be70:	0800be91 	.word	0x0800be91
 800be74:	0800be99 	.word	0x0800be99
 800be78:	0800bea1 	.word	0x0800bea1
 800be7c:	0800bea9 	.word	0x0800bea9
 800be80:	2300      	movs	r3, #0
 800be82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be86:	e1ec      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be88:	2304      	movs	r3, #4
 800be8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be8e:	e1e8      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be90:	2308      	movs	r3, #8
 800be92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be96:	e1e4      	b.n	800c262 <UART_SetConfig+0x5a6>
 800be98:	2310      	movs	r3, #16
 800be9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be9e:	e1e0      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bea0:	2320      	movs	r3, #32
 800bea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bea6:	e1dc      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bea8:	2340      	movs	r3, #64	@ 0x40
 800beaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800beae:	e1d8      	b.n	800c262 <UART_SetConfig+0x5a6>
 800beb0:	2380      	movs	r3, #128	@ 0x80
 800beb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800beb6:	e1d4      	b.n	800c262 <UART_SetConfig+0x5a6>
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	4a4f      	ldr	r2, [pc, #316]	@ (800bffc <UART_SetConfig+0x340>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d130      	bne.n	800bf24 <UART_SetConfig+0x268>
 800bec2:	4b4c      	ldr	r3, [pc, #304]	@ (800bff4 <UART_SetConfig+0x338>)
 800bec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bec6:	f003 0307 	and.w	r3, r3, #7
 800beca:	2b05      	cmp	r3, #5
 800becc:	d826      	bhi.n	800bf1c <UART_SetConfig+0x260>
 800bece:	a201      	add	r2, pc, #4	@ (adr r2, 800bed4 <UART_SetConfig+0x218>)
 800bed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bed4:	0800beed 	.word	0x0800beed
 800bed8:	0800bef5 	.word	0x0800bef5
 800bedc:	0800befd 	.word	0x0800befd
 800bee0:	0800bf05 	.word	0x0800bf05
 800bee4:	0800bf0d 	.word	0x0800bf0d
 800bee8:	0800bf15 	.word	0x0800bf15
 800beec:	2300      	movs	r3, #0
 800beee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bef2:	e1b6      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bef4:	2304      	movs	r3, #4
 800bef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800befa:	e1b2      	b.n	800c262 <UART_SetConfig+0x5a6>
 800befc:	2308      	movs	r3, #8
 800befe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf02:	e1ae      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf04:	2310      	movs	r3, #16
 800bf06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf0a:	e1aa      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf0c:	2320      	movs	r3, #32
 800bf0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf12:	e1a6      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf14:	2340      	movs	r3, #64	@ 0x40
 800bf16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf1a:	e1a2      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf1c:	2380      	movs	r3, #128	@ 0x80
 800bf1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf22:	e19e      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf24:	697b      	ldr	r3, [r7, #20]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a35      	ldr	r2, [pc, #212]	@ (800c000 <UART_SetConfig+0x344>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d130      	bne.n	800bf90 <UART_SetConfig+0x2d4>
 800bf2e:	4b31      	ldr	r3, [pc, #196]	@ (800bff4 <UART_SetConfig+0x338>)
 800bf30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf32:	f003 0307 	and.w	r3, r3, #7
 800bf36:	2b05      	cmp	r3, #5
 800bf38:	d826      	bhi.n	800bf88 <UART_SetConfig+0x2cc>
 800bf3a:	a201      	add	r2, pc, #4	@ (adr r2, 800bf40 <UART_SetConfig+0x284>)
 800bf3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf40:	0800bf59 	.word	0x0800bf59
 800bf44:	0800bf61 	.word	0x0800bf61
 800bf48:	0800bf69 	.word	0x0800bf69
 800bf4c:	0800bf71 	.word	0x0800bf71
 800bf50:	0800bf79 	.word	0x0800bf79
 800bf54:	0800bf81 	.word	0x0800bf81
 800bf58:	2300      	movs	r3, #0
 800bf5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf5e:	e180      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf60:	2304      	movs	r3, #4
 800bf62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf66:	e17c      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf68:	2308      	movs	r3, #8
 800bf6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf6e:	e178      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf70:	2310      	movs	r3, #16
 800bf72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf76:	e174      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf78:	2320      	movs	r3, #32
 800bf7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf7e:	e170      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf80:	2340      	movs	r3, #64	@ 0x40
 800bf82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf86:	e16c      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf88:	2380      	movs	r3, #128	@ 0x80
 800bf8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf8e:	e168      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bf90:	697b      	ldr	r3, [r7, #20]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	4a1b      	ldr	r2, [pc, #108]	@ (800c004 <UART_SetConfig+0x348>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d142      	bne.n	800c020 <UART_SetConfig+0x364>
 800bf9a:	4b16      	ldr	r3, [pc, #88]	@ (800bff4 <UART_SetConfig+0x338>)
 800bf9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf9e:	f003 0307 	and.w	r3, r3, #7
 800bfa2:	2b05      	cmp	r3, #5
 800bfa4:	d838      	bhi.n	800c018 <UART_SetConfig+0x35c>
 800bfa6:	a201      	add	r2, pc, #4	@ (adr r2, 800bfac <UART_SetConfig+0x2f0>)
 800bfa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfac:	0800bfc5 	.word	0x0800bfc5
 800bfb0:	0800bfcd 	.word	0x0800bfcd
 800bfb4:	0800bfd5 	.word	0x0800bfd5
 800bfb8:	0800bfdd 	.word	0x0800bfdd
 800bfbc:	0800c009 	.word	0x0800c009
 800bfc0:	0800c011 	.word	0x0800c011
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfca:	e14a      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bfcc:	2304      	movs	r3, #4
 800bfce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfd2:	e146      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bfd4:	2308      	movs	r3, #8
 800bfd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfda:	e142      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bfdc:	2310      	movs	r3, #16
 800bfde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfe2:	e13e      	b.n	800c262 <UART_SetConfig+0x5a6>
 800bfe4:	cfff69f3 	.word	0xcfff69f3
 800bfe8:	58000c00 	.word	0x58000c00
 800bfec:	11fff4ff 	.word	0x11fff4ff
 800bff0:	40011000 	.word	0x40011000
 800bff4:	58024400 	.word	0x58024400
 800bff8:	40004400 	.word	0x40004400
 800bffc:	40004800 	.word	0x40004800
 800c000:	40004c00 	.word	0x40004c00
 800c004:	40005000 	.word	0x40005000
 800c008:	2320      	movs	r3, #32
 800c00a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c00e:	e128      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c010:	2340      	movs	r3, #64	@ 0x40
 800c012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c016:	e124      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c018:	2380      	movs	r3, #128	@ 0x80
 800c01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c01e:	e120      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4acb      	ldr	r2, [pc, #812]	@ (800c354 <UART_SetConfig+0x698>)
 800c026:	4293      	cmp	r3, r2
 800c028:	d176      	bne.n	800c118 <UART_SetConfig+0x45c>
 800c02a:	4bcb      	ldr	r3, [pc, #812]	@ (800c358 <UART_SetConfig+0x69c>)
 800c02c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c02e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c032:	2b28      	cmp	r3, #40	@ 0x28
 800c034:	d86c      	bhi.n	800c110 <UART_SetConfig+0x454>
 800c036:	a201      	add	r2, pc, #4	@ (adr r2, 800c03c <UART_SetConfig+0x380>)
 800c038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c03c:	0800c0e1 	.word	0x0800c0e1
 800c040:	0800c111 	.word	0x0800c111
 800c044:	0800c111 	.word	0x0800c111
 800c048:	0800c111 	.word	0x0800c111
 800c04c:	0800c111 	.word	0x0800c111
 800c050:	0800c111 	.word	0x0800c111
 800c054:	0800c111 	.word	0x0800c111
 800c058:	0800c111 	.word	0x0800c111
 800c05c:	0800c0e9 	.word	0x0800c0e9
 800c060:	0800c111 	.word	0x0800c111
 800c064:	0800c111 	.word	0x0800c111
 800c068:	0800c111 	.word	0x0800c111
 800c06c:	0800c111 	.word	0x0800c111
 800c070:	0800c111 	.word	0x0800c111
 800c074:	0800c111 	.word	0x0800c111
 800c078:	0800c111 	.word	0x0800c111
 800c07c:	0800c0f1 	.word	0x0800c0f1
 800c080:	0800c111 	.word	0x0800c111
 800c084:	0800c111 	.word	0x0800c111
 800c088:	0800c111 	.word	0x0800c111
 800c08c:	0800c111 	.word	0x0800c111
 800c090:	0800c111 	.word	0x0800c111
 800c094:	0800c111 	.word	0x0800c111
 800c098:	0800c111 	.word	0x0800c111
 800c09c:	0800c0f9 	.word	0x0800c0f9
 800c0a0:	0800c111 	.word	0x0800c111
 800c0a4:	0800c111 	.word	0x0800c111
 800c0a8:	0800c111 	.word	0x0800c111
 800c0ac:	0800c111 	.word	0x0800c111
 800c0b0:	0800c111 	.word	0x0800c111
 800c0b4:	0800c111 	.word	0x0800c111
 800c0b8:	0800c111 	.word	0x0800c111
 800c0bc:	0800c101 	.word	0x0800c101
 800c0c0:	0800c111 	.word	0x0800c111
 800c0c4:	0800c111 	.word	0x0800c111
 800c0c8:	0800c111 	.word	0x0800c111
 800c0cc:	0800c111 	.word	0x0800c111
 800c0d0:	0800c111 	.word	0x0800c111
 800c0d4:	0800c111 	.word	0x0800c111
 800c0d8:	0800c111 	.word	0x0800c111
 800c0dc:	0800c109 	.word	0x0800c109
 800c0e0:	2301      	movs	r3, #1
 800c0e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0e6:	e0bc      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c0e8:	2304      	movs	r3, #4
 800c0ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0ee:	e0b8      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c0f0:	2308      	movs	r3, #8
 800c0f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0f6:	e0b4      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c0f8:	2310      	movs	r3, #16
 800c0fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0fe:	e0b0      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c100:	2320      	movs	r3, #32
 800c102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c106:	e0ac      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c108:	2340      	movs	r3, #64	@ 0x40
 800c10a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c10e:	e0a8      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c110:	2380      	movs	r3, #128	@ 0x80
 800c112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c116:	e0a4      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	4a8f      	ldr	r2, [pc, #572]	@ (800c35c <UART_SetConfig+0x6a0>)
 800c11e:	4293      	cmp	r3, r2
 800c120:	d130      	bne.n	800c184 <UART_SetConfig+0x4c8>
 800c122:	4b8d      	ldr	r3, [pc, #564]	@ (800c358 <UART_SetConfig+0x69c>)
 800c124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c126:	f003 0307 	and.w	r3, r3, #7
 800c12a:	2b05      	cmp	r3, #5
 800c12c:	d826      	bhi.n	800c17c <UART_SetConfig+0x4c0>
 800c12e:	a201      	add	r2, pc, #4	@ (adr r2, 800c134 <UART_SetConfig+0x478>)
 800c130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c134:	0800c14d 	.word	0x0800c14d
 800c138:	0800c155 	.word	0x0800c155
 800c13c:	0800c15d 	.word	0x0800c15d
 800c140:	0800c165 	.word	0x0800c165
 800c144:	0800c16d 	.word	0x0800c16d
 800c148:	0800c175 	.word	0x0800c175
 800c14c:	2300      	movs	r3, #0
 800c14e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c152:	e086      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c154:	2304      	movs	r3, #4
 800c156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c15a:	e082      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c15c:	2308      	movs	r3, #8
 800c15e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c162:	e07e      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c164:	2310      	movs	r3, #16
 800c166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c16a:	e07a      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c16c:	2320      	movs	r3, #32
 800c16e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c172:	e076      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c174:	2340      	movs	r3, #64	@ 0x40
 800c176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c17a:	e072      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c17c:	2380      	movs	r3, #128	@ 0x80
 800c17e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c182:	e06e      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	4a75      	ldr	r2, [pc, #468]	@ (800c360 <UART_SetConfig+0x6a4>)
 800c18a:	4293      	cmp	r3, r2
 800c18c:	d130      	bne.n	800c1f0 <UART_SetConfig+0x534>
 800c18e:	4b72      	ldr	r3, [pc, #456]	@ (800c358 <UART_SetConfig+0x69c>)
 800c190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c192:	f003 0307 	and.w	r3, r3, #7
 800c196:	2b05      	cmp	r3, #5
 800c198:	d826      	bhi.n	800c1e8 <UART_SetConfig+0x52c>
 800c19a:	a201      	add	r2, pc, #4	@ (adr r2, 800c1a0 <UART_SetConfig+0x4e4>)
 800c19c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1a0:	0800c1b9 	.word	0x0800c1b9
 800c1a4:	0800c1c1 	.word	0x0800c1c1
 800c1a8:	0800c1c9 	.word	0x0800c1c9
 800c1ac:	0800c1d1 	.word	0x0800c1d1
 800c1b0:	0800c1d9 	.word	0x0800c1d9
 800c1b4:	0800c1e1 	.word	0x0800c1e1
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1be:	e050      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c1c0:	2304      	movs	r3, #4
 800c1c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1c6:	e04c      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c1c8:	2308      	movs	r3, #8
 800c1ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1ce:	e048      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c1d0:	2310      	movs	r3, #16
 800c1d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1d6:	e044      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c1d8:	2320      	movs	r3, #32
 800c1da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1de:	e040      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c1e0:	2340      	movs	r3, #64	@ 0x40
 800c1e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1e6:	e03c      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c1e8:	2380      	movs	r3, #128	@ 0x80
 800c1ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1ee:	e038      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	4a5b      	ldr	r2, [pc, #364]	@ (800c364 <UART_SetConfig+0x6a8>)
 800c1f6:	4293      	cmp	r3, r2
 800c1f8:	d130      	bne.n	800c25c <UART_SetConfig+0x5a0>
 800c1fa:	4b57      	ldr	r3, [pc, #348]	@ (800c358 <UART_SetConfig+0x69c>)
 800c1fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1fe:	f003 0307 	and.w	r3, r3, #7
 800c202:	2b05      	cmp	r3, #5
 800c204:	d826      	bhi.n	800c254 <UART_SetConfig+0x598>
 800c206:	a201      	add	r2, pc, #4	@ (adr r2, 800c20c <UART_SetConfig+0x550>)
 800c208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c20c:	0800c225 	.word	0x0800c225
 800c210:	0800c22d 	.word	0x0800c22d
 800c214:	0800c235 	.word	0x0800c235
 800c218:	0800c23d 	.word	0x0800c23d
 800c21c:	0800c245 	.word	0x0800c245
 800c220:	0800c24d 	.word	0x0800c24d
 800c224:	2302      	movs	r3, #2
 800c226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c22a:	e01a      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c22c:	2304      	movs	r3, #4
 800c22e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c232:	e016      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c234:	2308      	movs	r3, #8
 800c236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c23a:	e012      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c23c:	2310      	movs	r3, #16
 800c23e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c242:	e00e      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c244:	2320      	movs	r3, #32
 800c246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c24a:	e00a      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c24c:	2340      	movs	r3, #64	@ 0x40
 800c24e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c252:	e006      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c254:	2380      	movs	r3, #128	@ 0x80
 800c256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c25a:	e002      	b.n	800c262 <UART_SetConfig+0x5a6>
 800c25c:	2380      	movs	r3, #128	@ 0x80
 800c25e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c262:	697b      	ldr	r3, [r7, #20]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	4a3f      	ldr	r2, [pc, #252]	@ (800c364 <UART_SetConfig+0x6a8>)
 800c268:	4293      	cmp	r3, r2
 800c26a:	f040 80f8 	bne.w	800c45e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c26e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c272:	2b20      	cmp	r3, #32
 800c274:	dc46      	bgt.n	800c304 <UART_SetConfig+0x648>
 800c276:	2b02      	cmp	r3, #2
 800c278:	f2c0 8082 	blt.w	800c380 <UART_SetConfig+0x6c4>
 800c27c:	3b02      	subs	r3, #2
 800c27e:	2b1e      	cmp	r3, #30
 800c280:	d87e      	bhi.n	800c380 <UART_SetConfig+0x6c4>
 800c282:	a201      	add	r2, pc, #4	@ (adr r2, 800c288 <UART_SetConfig+0x5cc>)
 800c284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c288:	0800c30b 	.word	0x0800c30b
 800c28c:	0800c381 	.word	0x0800c381
 800c290:	0800c313 	.word	0x0800c313
 800c294:	0800c381 	.word	0x0800c381
 800c298:	0800c381 	.word	0x0800c381
 800c29c:	0800c381 	.word	0x0800c381
 800c2a0:	0800c323 	.word	0x0800c323
 800c2a4:	0800c381 	.word	0x0800c381
 800c2a8:	0800c381 	.word	0x0800c381
 800c2ac:	0800c381 	.word	0x0800c381
 800c2b0:	0800c381 	.word	0x0800c381
 800c2b4:	0800c381 	.word	0x0800c381
 800c2b8:	0800c381 	.word	0x0800c381
 800c2bc:	0800c381 	.word	0x0800c381
 800c2c0:	0800c333 	.word	0x0800c333
 800c2c4:	0800c381 	.word	0x0800c381
 800c2c8:	0800c381 	.word	0x0800c381
 800c2cc:	0800c381 	.word	0x0800c381
 800c2d0:	0800c381 	.word	0x0800c381
 800c2d4:	0800c381 	.word	0x0800c381
 800c2d8:	0800c381 	.word	0x0800c381
 800c2dc:	0800c381 	.word	0x0800c381
 800c2e0:	0800c381 	.word	0x0800c381
 800c2e4:	0800c381 	.word	0x0800c381
 800c2e8:	0800c381 	.word	0x0800c381
 800c2ec:	0800c381 	.word	0x0800c381
 800c2f0:	0800c381 	.word	0x0800c381
 800c2f4:	0800c381 	.word	0x0800c381
 800c2f8:	0800c381 	.word	0x0800c381
 800c2fc:	0800c381 	.word	0x0800c381
 800c300:	0800c373 	.word	0x0800c373
 800c304:	2b40      	cmp	r3, #64	@ 0x40
 800c306:	d037      	beq.n	800c378 <UART_SetConfig+0x6bc>
 800c308:	e03a      	b.n	800c380 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c30a:	f7fc f97f 	bl	800860c <HAL_RCCEx_GetD3PCLK1Freq>
 800c30e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c310:	e03c      	b.n	800c38c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c312:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c316:	4618      	mov	r0, r3
 800c318:	f7fc f98e 	bl	8008638 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c320:	e034      	b.n	800c38c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c322:	f107 0318 	add.w	r3, r7, #24
 800c326:	4618      	mov	r0, r3
 800c328:	f7fc fada 	bl	80088e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c32c:	69fb      	ldr	r3, [r7, #28]
 800c32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c330:	e02c      	b.n	800c38c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c332:	4b09      	ldr	r3, [pc, #36]	@ (800c358 <UART_SetConfig+0x69c>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f003 0320 	and.w	r3, r3, #32
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d016      	beq.n	800c36c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c33e:	4b06      	ldr	r3, [pc, #24]	@ (800c358 <UART_SetConfig+0x69c>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	08db      	lsrs	r3, r3, #3
 800c344:	f003 0303 	and.w	r3, r3, #3
 800c348:	4a07      	ldr	r2, [pc, #28]	@ (800c368 <UART_SetConfig+0x6ac>)
 800c34a:	fa22 f303 	lsr.w	r3, r2, r3
 800c34e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c350:	e01c      	b.n	800c38c <UART_SetConfig+0x6d0>
 800c352:	bf00      	nop
 800c354:	40011400 	.word	0x40011400
 800c358:	58024400 	.word	0x58024400
 800c35c:	40007800 	.word	0x40007800
 800c360:	40007c00 	.word	0x40007c00
 800c364:	58000c00 	.word	0x58000c00
 800c368:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800c36c:	4b9d      	ldr	r3, [pc, #628]	@ (800c5e4 <UART_SetConfig+0x928>)
 800c36e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c370:	e00c      	b.n	800c38c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c372:	4b9d      	ldr	r3, [pc, #628]	@ (800c5e8 <UART_SetConfig+0x92c>)
 800c374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c376:	e009      	b.n	800c38c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c378:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c37c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c37e:	e005      	b.n	800c38c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800c380:	2300      	movs	r3, #0
 800c382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c384:	2301      	movs	r3, #1
 800c386:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c38a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c38c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c38e:	2b00      	cmp	r3, #0
 800c390:	f000 81de 	beq.w	800c750 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c394:	697b      	ldr	r3, [r7, #20]
 800c396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c398:	4a94      	ldr	r2, [pc, #592]	@ (800c5ec <UART_SetConfig+0x930>)
 800c39a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c39e:	461a      	mov	r2, r3
 800c3a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3a2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3a6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	685a      	ldr	r2, [r3, #4]
 800c3ac:	4613      	mov	r3, r2
 800c3ae:	005b      	lsls	r3, r3, #1
 800c3b0:	4413      	add	r3, r2
 800c3b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	d305      	bcc.n	800c3c4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c3b8:	697b      	ldr	r3, [r7, #20]
 800c3ba:	685b      	ldr	r3, [r3, #4]
 800c3bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c3be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d903      	bls.n	800c3cc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c3ca:	e1c1      	b.n	800c750 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c3cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	60bb      	str	r3, [r7, #8]
 800c3d2:	60fa      	str	r2, [r7, #12]
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3d8:	4a84      	ldr	r2, [pc, #528]	@ (800c5ec <UART_SetConfig+0x930>)
 800c3da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3de:	b29b      	uxth	r3, r3
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	603b      	str	r3, [r7, #0]
 800c3e4:	607a      	str	r2, [r7, #4]
 800c3e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c3ee:	f7f4 f92f 	bl	8000650 <__aeabi_uldivmod>
 800c3f2:	4602      	mov	r2, r0
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	4610      	mov	r0, r2
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	f04f 0200 	mov.w	r2, #0
 800c3fe:	f04f 0300 	mov.w	r3, #0
 800c402:	020b      	lsls	r3, r1, #8
 800c404:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c408:	0202      	lsls	r2, r0, #8
 800c40a:	6979      	ldr	r1, [r7, #20]
 800c40c:	6849      	ldr	r1, [r1, #4]
 800c40e:	0849      	lsrs	r1, r1, #1
 800c410:	2000      	movs	r0, #0
 800c412:	460c      	mov	r4, r1
 800c414:	4605      	mov	r5, r0
 800c416:	eb12 0804 	adds.w	r8, r2, r4
 800c41a:	eb43 0905 	adc.w	r9, r3, r5
 800c41e:	697b      	ldr	r3, [r7, #20]
 800c420:	685b      	ldr	r3, [r3, #4]
 800c422:	2200      	movs	r2, #0
 800c424:	469a      	mov	sl, r3
 800c426:	4693      	mov	fp, r2
 800c428:	4652      	mov	r2, sl
 800c42a:	465b      	mov	r3, fp
 800c42c:	4640      	mov	r0, r8
 800c42e:	4649      	mov	r1, r9
 800c430:	f7f4 f90e 	bl	8000650 <__aeabi_uldivmod>
 800c434:	4602      	mov	r2, r0
 800c436:	460b      	mov	r3, r1
 800c438:	4613      	mov	r3, r2
 800c43a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c43e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c442:	d308      	bcc.n	800c456 <UART_SetConfig+0x79a>
 800c444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c446:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c44a:	d204      	bcs.n	800c456 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c452:	60da      	str	r2, [r3, #12]
 800c454:	e17c      	b.n	800c750 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800c456:	2301      	movs	r3, #1
 800c458:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c45c:	e178      	b.n	800c750 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c45e:	697b      	ldr	r3, [r7, #20]
 800c460:	69db      	ldr	r3, [r3, #28]
 800c462:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c466:	f040 80c5 	bne.w	800c5f4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800c46a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c46e:	2b20      	cmp	r3, #32
 800c470:	dc48      	bgt.n	800c504 <UART_SetConfig+0x848>
 800c472:	2b00      	cmp	r3, #0
 800c474:	db7b      	blt.n	800c56e <UART_SetConfig+0x8b2>
 800c476:	2b20      	cmp	r3, #32
 800c478:	d879      	bhi.n	800c56e <UART_SetConfig+0x8b2>
 800c47a:	a201      	add	r2, pc, #4	@ (adr r2, 800c480 <UART_SetConfig+0x7c4>)
 800c47c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c480:	0800c50b 	.word	0x0800c50b
 800c484:	0800c513 	.word	0x0800c513
 800c488:	0800c56f 	.word	0x0800c56f
 800c48c:	0800c56f 	.word	0x0800c56f
 800c490:	0800c51b 	.word	0x0800c51b
 800c494:	0800c56f 	.word	0x0800c56f
 800c498:	0800c56f 	.word	0x0800c56f
 800c49c:	0800c56f 	.word	0x0800c56f
 800c4a0:	0800c52b 	.word	0x0800c52b
 800c4a4:	0800c56f 	.word	0x0800c56f
 800c4a8:	0800c56f 	.word	0x0800c56f
 800c4ac:	0800c56f 	.word	0x0800c56f
 800c4b0:	0800c56f 	.word	0x0800c56f
 800c4b4:	0800c56f 	.word	0x0800c56f
 800c4b8:	0800c56f 	.word	0x0800c56f
 800c4bc:	0800c56f 	.word	0x0800c56f
 800c4c0:	0800c53b 	.word	0x0800c53b
 800c4c4:	0800c56f 	.word	0x0800c56f
 800c4c8:	0800c56f 	.word	0x0800c56f
 800c4cc:	0800c56f 	.word	0x0800c56f
 800c4d0:	0800c56f 	.word	0x0800c56f
 800c4d4:	0800c56f 	.word	0x0800c56f
 800c4d8:	0800c56f 	.word	0x0800c56f
 800c4dc:	0800c56f 	.word	0x0800c56f
 800c4e0:	0800c56f 	.word	0x0800c56f
 800c4e4:	0800c56f 	.word	0x0800c56f
 800c4e8:	0800c56f 	.word	0x0800c56f
 800c4ec:	0800c56f 	.word	0x0800c56f
 800c4f0:	0800c56f 	.word	0x0800c56f
 800c4f4:	0800c56f 	.word	0x0800c56f
 800c4f8:	0800c56f 	.word	0x0800c56f
 800c4fc:	0800c56f 	.word	0x0800c56f
 800c500:	0800c561 	.word	0x0800c561
 800c504:	2b40      	cmp	r3, #64	@ 0x40
 800c506:	d02e      	beq.n	800c566 <UART_SetConfig+0x8aa>
 800c508:	e031      	b.n	800c56e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c50a:	f7fa fe49 	bl	80071a0 <HAL_RCC_GetPCLK1Freq>
 800c50e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c510:	e033      	b.n	800c57a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c512:	f7fa fe5b 	bl	80071cc <HAL_RCC_GetPCLK2Freq>
 800c516:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c518:	e02f      	b.n	800c57a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c51a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c51e:	4618      	mov	r0, r3
 800c520:	f7fc f88a 	bl	8008638 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c528:	e027      	b.n	800c57a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c52a:	f107 0318 	add.w	r3, r7, #24
 800c52e:	4618      	mov	r0, r3
 800c530:	f7fc f9d6 	bl	80088e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c534:	69fb      	ldr	r3, [r7, #28]
 800c536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c538:	e01f      	b.n	800c57a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c53a:	4b2d      	ldr	r3, [pc, #180]	@ (800c5f0 <UART_SetConfig+0x934>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	f003 0320 	and.w	r3, r3, #32
 800c542:	2b00      	cmp	r3, #0
 800c544:	d009      	beq.n	800c55a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c546:	4b2a      	ldr	r3, [pc, #168]	@ (800c5f0 <UART_SetConfig+0x934>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	08db      	lsrs	r3, r3, #3
 800c54c:	f003 0303 	and.w	r3, r3, #3
 800c550:	4a24      	ldr	r2, [pc, #144]	@ (800c5e4 <UART_SetConfig+0x928>)
 800c552:	fa22 f303 	lsr.w	r3, r2, r3
 800c556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c558:	e00f      	b.n	800c57a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c55a:	4b22      	ldr	r3, [pc, #136]	@ (800c5e4 <UART_SetConfig+0x928>)
 800c55c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c55e:	e00c      	b.n	800c57a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c560:	4b21      	ldr	r3, [pc, #132]	@ (800c5e8 <UART_SetConfig+0x92c>)
 800c562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c564:	e009      	b.n	800c57a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c56a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c56c:	e005      	b.n	800c57a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c56e:	2300      	movs	r3, #0
 800c570:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c572:	2301      	movs	r3, #1
 800c574:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c578:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c57a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	f000 80e7 	beq.w	800c750 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c582:	697b      	ldr	r3, [r7, #20]
 800c584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c586:	4a19      	ldr	r2, [pc, #100]	@ (800c5ec <UART_SetConfig+0x930>)
 800c588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c58c:	461a      	mov	r2, r3
 800c58e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c590:	fbb3 f3f2 	udiv	r3, r3, r2
 800c594:	005a      	lsls	r2, r3, #1
 800c596:	697b      	ldr	r3, [r7, #20]
 800c598:	685b      	ldr	r3, [r3, #4]
 800c59a:	085b      	lsrs	r3, r3, #1
 800c59c:	441a      	add	r2, r3
 800c59e:	697b      	ldr	r3, [r7, #20]
 800c5a0:	685b      	ldr	r3, [r3, #4]
 800c5a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c5a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5aa:	2b0f      	cmp	r3, #15
 800c5ac:	d916      	bls.n	800c5dc <UART_SetConfig+0x920>
 800c5ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c5b4:	d212      	bcs.n	800c5dc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c5b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5b8:	b29b      	uxth	r3, r3
 800c5ba:	f023 030f 	bic.w	r3, r3, #15
 800c5be:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c5c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c2:	085b      	lsrs	r3, r3, #1
 800c5c4:	b29b      	uxth	r3, r3
 800c5c6:	f003 0307 	and.w	r3, r3, #7
 800c5ca:	b29a      	uxth	r2, r3
 800c5cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c5ce:	4313      	orrs	r3, r2
 800c5d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800c5d2:	697b      	ldr	r3, [r7, #20]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c5d8:	60da      	str	r2, [r3, #12]
 800c5da:	e0b9      	b.n	800c750 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c5e2:	e0b5      	b.n	800c750 <UART_SetConfig+0xa94>
 800c5e4:	03d09000 	.word	0x03d09000
 800c5e8:	003d0900 	.word	0x003d0900
 800c5ec:	0800e618 	.word	0x0800e618
 800c5f0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800c5f4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c5f8:	2b20      	cmp	r3, #32
 800c5fa:	dc49      	bgt.n	800c690 <UART_SetConfig+0x9d4>
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	db7c      	blt.n	800c6fa <UART_SetConfig+0xa3e>
 800c600:	2b20      	cmp	r3, #32
 800c602:	d87a      	bhi.n	800c6fa <UART_SetConfig+0xa3e>
 800c604:	a201      	add	r2, pc, #4	@ (adr r2, 800c60c <UART_SetConfig+0x950>)
 800c606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c60a:	bf00      	nop
 800c60c:	0800c697 	.word	0x0800c697
 800c610:	0800c69f 	.word	0x0800c69f
 800c614:	0800c6fb 	.word	0x0800c6fb
 800c618:	0800c6fb 	.word	0x0800c6fb
 800c61c:	0800c6a7 	.word	0x0800c6a7
 800c620:	0800c6fb 	.word	0x0800c6fb
 800c624:	0800c6fb 	.word	0x0800c6fb
 800c628:	0800c6fb 	.word	0x0800c6fb
 800c62c:	0800c6b7 	.word	0x0800c6b7
 800c630:	0800c6fb 	.word	0x0800c6fb
 800c634:	0800c6fb 	.word	0x0800c6fb
 800c638:	0800c6fb 	.word	0x0800c6fb
 800c63c:	0800c6fb 	.word	0x0800c6fb
 800c640:	0800c6fb 	.word	0x0800c6fb
 800c644:	0800c6fb 	.word	0x0800c6fb
 800c648:	0800c6fb 	.word	0x0800c6fb
 800c64c:	0800c6c7 	.word	0x0800c6c7
 800c650:	0800c6fb 	.word	0x0800c6fb
 800c654:	0800c6fb 	.word	0x0800c6fb
 800c658:	0800c6fb 	.word	0x0800c6fb
 800c65c:	0800c6fb 	.word	0x0800c6fb
 800c660:	0800c6fb 	.word	0x0800c6fb
 800c664:	0800c6fb 	.word	0x0800c6fb
 800c668:	0800c6fb 	.word	0x0800c6fb
 800c66c:	0800c6fb 	.word	0x0800c6fb
 800c670:	0800c6fb 	.word	0x0800c6fb
 800c674:	0800c6fb 	.word	0x0800c6fb
 800c678:	0800c6fb 	.word	0x0800c6fb
 800c67c:	0800c6fb 	.word	0x0800c6fb
 800c680:	0800c6fb 	.word	0x0800c6fb
 800c684:	0800c6fb 	.word	0x0800c6fb
 800c688:	0800c6fb 	.word	0x0800c6fb
 800c68c:	0800c6ed 	.word	0x0800c6ed
 800c690:	2b40      	cmp	r3, #64	@ 0x40
 800c692:	d02e      	beq.n	800c6f2 <UART_SetConfig+0xa36>
 800c694:	e031      	b.n	800c6fa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c696:	f7fa fd83 	bl	80071a0 <HAL_RCC_GetPCLK1Freq>
 800c69a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c69c:	e033      	b.n	800c706 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c69e:	f7fa fd95 	bl	80071cc <HAL_RCC_GetPCLK2Freq>
 800c6a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c6a4:	e02f      	b.n	800c706 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c6a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	f7fb ffc4 	bl	8008638 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6b4:	e027      	b.n	800c706 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c6b6:	f107 0318 	add.w	r3, r7, #24
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f7fc f910 	bl	80088e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c6c0:	69fb      	ldr	r3, [r7, #28]
 800c6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6c4:	e01f      	b.n	800c706 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c6c6:	4b2d      	ldr	r3, [pc, #180]	@ (800c77c <UART_SetConfig+0xac0>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f003 0320 	and.w	r3, r3, #32
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d009      	beq.n	800c6e6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c6d2:	4b2a      	ldr	r3, [pc, #168]	@ (800c77c <UART_SetConfig+0xac0>)
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	08db      	lsrs	r3, r3, #3
 800c6d8:	f003 0303 	and.w	r3, r3, #3
 800c6dc:	4a28      	ldr	r2, [pc, #160]	@ (800c780 <UART_SetConfig+0xac4>)
 800c6de:	fa22 f303 	lsr.w	r3, r2, r3
 800c6e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c6e4:	e00f      	b.n	800c706 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c6e6:	4b26      	ldr	r3, [pc, #152]	@ (800c780 <UART_SetConfig+0xac4>)
 800c6e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6ea:	e00c      	b.n	800c706 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c6ec:	4b25      	ldr	r3, [pc, #148]	@ (800c784 <UART_SetConfig+0xac8>)
 800c6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6f0:	e009      	b.n	800c706 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c6f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c6f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6f8:	e005      	b.n	800c706 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c6fe:	2301      	movs	r3, #1
 800c700:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c704:	bf00      	nop
    }

    if (pclk != 0U)
 800c706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d021      	beq.n	800c750 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c70c:	697b      	ldr	r3, [r7, #20]
 800c70e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c710:	4a1d      	ldr	r2, [pc, #116]	@ (800c788 <UART_SetConfig+0xacc>)
 800c712:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c716:	461a      	mov	r2, r3
 800c718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c71a:	fbb3 f2f2 	udiv	r2, r3, r2
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	685b      	ldr	r3, [r3, #4]
 800c722:	085b      	lsrs	r3, r3, #1
 800c724:	441a      	add	r2, r3
 800c726:	697b      	ldr	r3, [r7, #20]
 800c728:	685b      	ldr	r3, [r3, #4]
 800c72a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c72e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c732:	2b0f      	cmp	r3, #15
 800c734:	d909      	bls.n	800c74a <UART_SetConfig+0xa8e>
 800c736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c73c:	d205      	bcs.n	800c74a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c740:	b29a      	uxth	r2, r3
 800c742:	697b      	ldr	r3, [r7, #20]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	60da      	str	r2, [r3, #12]
 800c748:	e002      	b.n	800c750 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c74a:	2301      	movs	r3, #1
 800c74c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	2201      	movs	r2, #1
 800c754:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	2201      	movs	r2, #1
 800c75c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c760:	697b      	ldr	r3, [r7, #20]
 800c762:	2200      	movs	r2, #0
 800c764:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	2200      	movs	r2, #0
 800c76a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c76c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c770:	4618      	mov	r0, r3
 800c772:	3748      	adds	r7, #72	@ 0x48
 800c774:	46bd      	mov	sp, r7
 800c776:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c77a:	bf00      	nop
 800c77c:	58024400 	.word	0x58024400
 800c780:	03d09000 	.word	0x03d09000
 800c784:	003d0900 	.word	0x003d0900
 800c788:	0800e618 	.word	0x0800e618

0800c78c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c78c:	b480      	push	{r7}
 800c78e:	b083      	sub	sp, #12
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c798:	f003 0308 	and.w	r3, r3, #8
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d00a      	beq.n	800c7b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	685b      	ldr	r3, [r3, #4]
 800c7a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	430a      	orrs	r2, r1
 800c7b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7ba:	f003 0301 	and.w	r3, r3, #1
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d00a      	beq.n	800c7d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	685b      	ldr	r3, [r3, #4]
 800c7c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	430a      	orrs	r2, r1
 800c7d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7dc:	f003 0302 	and.w	r3, r3, #2
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d00a      	beq.n	800c7fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	685b      	ldr	r3, [r3, #4]
 800c7ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	430a      	orrs	r2, r1
 800c7f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7fe:	f003 0304 	and.w	r3, r3, #4
 800c802:	2b00      	cmp	r3, #0
 800c804:	d00a      	beq.n	800c81c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	685b      	ldr	r3, [r3, #4]
 800c80c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	430a      	orrs	r2, r1
 800c81a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c820:	f003 0310 	and.w	r3, r3, #16
 800c824:	2b00      	cmp	r3, #0
 800c826:	d00a      	beq.n	800c83e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	689b      	ldr	r3, [r3, #8]
 800c82e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	430a      	orrs	r2, r1
 800c83c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c842:	f003 0320 	and.w	r3, r3, #32
 800c846:	2b00      	cmp	r3, #0
 800c848:	d00a      	beq.n	800c860 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	689b      	ldr	r3, [r3, #8]
 800c850:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	430a      	orrs	r2, r1
 800c85e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d01a      	beq.n	800c8a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	685b      	ldr	r3, [r3, #4]
 800c872:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	430a      	orrs	r2, r1
 800c880:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c88a:	d10a      	bne.n	800c8a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	685b      	ldr	r3, [r3, #4]
 800c892:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	430a      	orrs	r2, r1
 800c8a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d00a      	beq.n	800c8c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	685b      	ldr	r3, [r3, #4]
 800c8b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	430a      	orrs	r2, r1
 800c8c2:	605a      	str	r2, [r3, #4]
  }
}
 800c8c4:	bf00      	nop
 800c8c6:	370c      	adds	r7, #12
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr

0800c8d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b098      	sub	sp, #96	@ 0x60
 800c8d4:	af02      	add	r7, sp, #8
 800c8d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c8e0:	f7f6 fa62 	bl	8002da8 <HAL_GetTick>
 800c8e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	f003 0308 	and.w	r3, r3, #8
 800c8f0:	2b08      	cmp	r3, #8
 800c8f2:	d12f      	bne.n	800c954 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c8f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c8f8:	9300      	str	r3, [sp, #0]
 800c8fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f000 f88e 	bl	800ca24 <UART_WaitOnFlagUntilTimeout>
 800c908:	4603      	mov	r3, r0
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d022      	beq.n	800c954 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c916:	e853 3f00 	ldrex	r3, [r3]
 800c91a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c91c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c91e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c922:	653b      	str	r3, [r7, #80]	@ 0x50
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	461a      	mov	r2, r3
 800c92a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c92c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c92e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c934:	e841 2300 	strex	r3, r2, [r1]
 800c938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c93a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d1e6      	bne.n	800c90e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2220      	movs	r2, #32
 800c944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	2200      	movs	r2, #0
 800c94c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c950:	2303      	movs	r3, #3
 800c952:	e063      	b.n	800ca1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	f003 0304 	and.w	r3, r3, #4
 800c95e:	2b04      	cmp	r3, #4
 800c960:	d149      	bne.n	800c9f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c962:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c966:	9300      	str	r3, [sp, #0]
 800c968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c96a:	2200      	movs	r2, #0
 800c96c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c970:	6878      	ldr	r0, [r7, #4]
 800c972:	f000 f857 	bl	800ca24 <UART_WaitOnFlagUntilTimeout>
 800c976:	4603      	mov	r3, r0
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d03c      	beq.n	800c9f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c984:	e853 3f00 	ldrex	r3, [r3]
 800c988:	623b      	str	r3, [r7, #32]
   return(result);
 800c98a:	6a3b      	ldr	r3, [r7, #32]
 800c98c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c990:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	461a      	mov	r2, r3
 800c998:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c99a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c99c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c99e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c9a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9a2:	e841 2300 	strex	r3, r2, [r1]
 800c9a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c9a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d1e6      	bne.n	800c97c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	3308      	adds	r3, #8
 800c9b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9b6:	693b      	ldr	r3, [r7, #16]
 800c9b8:	e853 3f00 	ldrex	r3, [r3]
 800c9bc:	60fb      	str	r3, [r7, #12]
   return(result);
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	f023 0301 	bic.w	r3, r3, #1
 800c9c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	3308      	adds	r3, #8
 800c9cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c9ce:	61fa      	str	r2, [r7, #28]
 800c9d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9d2:	69b9      	ldr	r1, [r7, #24]
 800c9d4:	69fa      	ldr	r2, [r7, #28]
 800c9d6:	e841 2300 	strex	r3, r2, [r1]
 800c9da:	617b      	str	r3, [r7, #20]
   return(result);
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d1e5      	bne.n	800c9ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2220      	movs	r2, #32
 800c9e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c9f2:	2303      	movs	r3, #3
 800c9f4:	e012      	b.n	800ca1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2220      	movs	r2, #32
 800c9fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2220      	movs	r2, #32
 800ca02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2200      	movs	r2, #0
 800ca0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2200      	movs	r2, #0
 800ca10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2200      	movs	r2, #0
 800ca16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca1a:	2300      	movs	r3, #0
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3758      	adds	r7, #88	@ 0x58
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}

0800ca24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b084      	sub	sp, #16
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	60f8      	str	r0, [r7, #12]
 800ca2c:	60b9      	str	r1, [r7, #8]
 800ca2e:	603b      	str	r3, [r7, #0]
 800ca30:	4613      	mov	r3, r2
 800ca32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ca34:	e04f      	b.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ca36:	69bb      	ldr	r3, [r7, #24]
 800ca38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca3c:	d04b      	beq.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ca3e:	f7f6 f9b3 	bl	8002da8 <HAL_GetTick>
 800ca42:	4602      	mov	r2, r0
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	1ad3      	subs	r3, r2, r3
 800ca48:	69ba      	ldr	r2, [r7, #24]
 800ca4a:	429a      	cmp	r2, r3
 800ca4c:	d302      	bcc.n	800ca54 <UART_WaitOnFlagUntilTimeout+0x30>
 800ca4e:	69bb      	ldr	r3, [r7, #24]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d101      	bne.n	800ca58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ca54:	2303      	movs	r3, #3
 800ca56:	e04e      	b.n	800caf6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	f003 0304 	and.w	r3, r3, #4
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d037      	beq.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	2b80      	cmp	r3, #128	@ 0x80
 800ca6a:	d034      	beq.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	2b40      	cmp	r3, #64	@ 0x40
 800ca70:	d031      	beq.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	69db      	ldr	r3, [r3, #28]
 800ca78:	f003 0308 	and.w	r3, r3, #8
 800ca7c:	2b08      	cmp	r3, #8
 800ca7e:	d110      	bne.n	800caa2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	2208      	movs	r2, #8
 800ca86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ca88:	68f8      	ldr	r0, [r7, #12]
 800ca8a:	f000 f921 	bl	800ccd0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	2208      	movs	r2, #8
 800ca92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ca9e:	2301      	movs	r3, #1
 800caa0:	e029      	b.n	800caf6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	69db      	ldr	r3, [r3, #28]
 800caa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800caac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cab0:	d111      	bne.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800caba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cabc:	68f8      	ldr	r0, [r7, #12]
 800cabe:	f000 f907 	bl	800ccd0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	2220      	movs	r2, #32
 800cac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	2200      	movs	r2, #0
 800cace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800cad2:	2303      	movs	r3, #3
 800cad4:	e00f      	b.n	800caf6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	69da      	ldr	r2, [r3, #28]
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	4013      	ands	r3, r2
 800cae0:	68ba      	ldr	r2, [r7, #8]
 800cae2:	429a      	cmp	r2, r3
 800cae4:	bf0c      	ite	eq
 800cae6:	2301      	moveq	r3, #1
 800cae8:	2300      	movne	r3, #0
 800caea:	b2db      	uxtb	r3, r3
 800caec:	461a      	mov	r2, r3
 800caee:	79fb      	ldrb	r3, [r7, #7]
 800caf0:	429a      	cmp	r2, r3
 800caf2:	d0a0      	beq.n	800ca36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800caf4:	2300      	movs	r3, #0
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	3710      	adds	r7, #16
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
	...

0800cb00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b096      	sub	sp, #88	@ 0x58
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	60f8      	str	r0, [r7, #12]
 800cb08:	60b9      	str	r1, [r7, #8]
 800cb0a:	4613      	mov	r3, r2
 800cb0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	68ba      	ldr	r2, [r7, #8]
 800cb12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	88fa      	ldrh	r2, [r7, #6]
 800cb18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	2222      	movs	r2, #34	@ 0x22
 800cb28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d02d      	beq.n	800cb92 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb3c:	4a40      	ldr	r2, [pc, #256]	@ (800cc40 <UART_Start_Receive_DMA+0x140>)
 800cb3e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb46:	4a3f      	ldr	r2, [pc, #252]	@ (800cc44 <UART_Start_Receive_DMA+0x144>)
 800cb48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb50:	4a3d      	ldr	r2, [pc, #244]	@ (800cc48 <UART_Start_Receive_DMA+0x148>)
 800cb52:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	3324      	adds	r3, #36	@ 0x24
 800cb6a:	4619      	mov	r1, r3
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb70:	461a      	mov	r2, r3
 800cb72:	88fb      	ldrh	r3, [r7, #6]
 800cb74:	f7f6 fe38 	bl	80037e8 <HAL_DMA_Start_IT>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d009      	beq.n	800cb92 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	2210      	movs	r2, #16
 800cb82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	2220      	movs	r2, #32
 800cb8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800cb8e:	2301      	movs	r3, #1
 800cb90:	e051      	b.n	800cc36 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	691b      	ldr	r3, [r3, #16]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d018      	beq.n	800cbcc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cba2:	e853 3f00 	ldrex	r3, [r3]
 800cba6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cbae:	657b      	str	r3, [r7, #84]	@ 0x54
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	461a      	mov	r2, r3
 800cbb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cbb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbba:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbbc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cbbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cbc0:	e841 2300 	strex	r3, r2, [r1]
 800cbc4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cbc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d1e6      	bne.n	800cb9a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	3308      	adds	r3, #8
 800cbd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd6:	e853 3f00 	ldrex	r3, [r3]
 800cbda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbde:	f043 0301 	orr.w	r3, r3, #1
 800cbe2:	653b      	str	r3, [r7, #80]	@ 0x50
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	3308      	adds	r3, #8
 800cbea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cbec:	637a      	str	r2, [r7, #52]	@ 0x34
 800cbee:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbf0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cbf2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cbf4:	e841 2300 	strex	r3, r2, [r1]
 800cbf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cbfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d1e5      	bne.n	800cbcc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	3308      	adds	r3, #8
 800cc06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	e853 3f00 	ldrex	r3, [r3]
 800cc0e:	613b      	str	r3, [r7, #16]
   return(result);
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	3308      	adds	r3, #8
 800cc1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cc20:	623a      	str	r2, [r7, #32]
 800cc22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc24:	69f9      	ldr	r1, [r7, #28]
 800cc26:	6a3a      	ldr	r2, [r7, #32]
 800cc28:	e841 2300 	strex	r3, r2, [r1]
 800cc2c:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc2e:	69bb      	ldr	r3, [r7, #24]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d1e5      	bne.n	800cc00 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800cc34:	2300      	movs	r3, #0
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3758      	adds	r7, #88	@ 0x58
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}
 800cc3e:	bf00      	nop
 800cc40:	0800ce4f 	.word	0x0800ce4f
 800cc44:	0800cf77 	.word	0x0800cf77
 800cc48:	0800cfb5 	.word	0x0800cfb5

0800cc4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b08f      	sub	sp, #60	@ 0x3c
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc5a:	6a3b      	ldr	r3, [r7, #32]
 800cc5c:	e853 3f00 	ldrex	r3, [r3]
 800cc60:	61fb      	str	r3, [r7, #28]
   return(result);
 800cc62:	69fb      	ldr	r3, [r7, #28]
 800cc64:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800cc68:	637b      	str	r3, [r7, #52]	@ 0x34
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	461a      	mov	r2, r3
 800cc70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cc74:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cc78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc7a:	e841 2300 	strex	r3, r2, [r1]
 800cc7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d1e6      	bne.n	800cc54 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	3308      	adds	r3, #8
 800cc8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	e853 3f00 	ldrex	r3, [r3]
 800cc94:	60bb      	str	r3, [r7, #8]
   return(result);
 800cc96:	68bb      	ldr	r3, [r7, #8]
 800cc98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800cc9c:	633b      	str	r3, [r7, #48]	@ 0x30
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	3308      	adds	r3, #8
 800cca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cca6:	61ba      	str	r2, [r7, #24]
 800cca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccaa:	6979      	ldr	r1, [r7, #20]
 800ccac:	69ba      	ldr	r2, [r7, #24]
 800ccae:	e841 2300 	strex	r3, r2, [r1]
 800ccb2:	613b      	str	r3, [r7, #16]
   return(result);
 800ccb4:	693b      	ldr	r3, [r7, #16]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d1e5      	bne.n	800cc86 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2220      	movs	r2, #32
 800ccbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ccc2:	bf00      	nop
 800ccc4:	373c      	adds	r7, #60	@ 0x3c
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr
	...

0800ccd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b095      	sub	sp, #84	@ 0x54
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cce0:	e853 3f00 	ldrex	r3, [r3]
 800cce4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ccec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccf6:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccf8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccfa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ccfc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ccfe:	e841 2300 	strex	r3, r2, [r1]
 800cd02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cd04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d1e6      	bne.n	800ccd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	3308      	adds	r3, #8
 800cd10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd12:	6a3b      	ldr	r3, [r7, #32]
 800cd14:	e853 3f00 	ldrex	r3, [r3]
 800cd18:	61fb      	str	r3, [r7, #28]
   return(result);
 800cd1a:	69fa      	ldr	r2, [r7, #28]
 800cd1c:	4b1e      	ldr	r3, [pc, #120]	@ (800cd98 <UART_EndRxTransfer+0xc8>)
 800cd1e:	4013      	ands	r3, r2
 800cd20:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	3308      	adds	r3, #8
 800cd28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cd2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cd30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd32:	e841 2300 	strex	r3, r2, [r1]
 800cd36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cd38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d1e5      	bne.n	800cd0a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd42:	2b01      	cmp	r3, #1
 800cd44:	d118      	bne.n	800cd78 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	e853 3f00 	ldrex	r3, [r3]
 800cd52:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd54:	68bb      	ldr	r3, [r7, #8]
 800cd56:	f023 0310 	bic.w	r3, r3, #16
 800cd5a:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	461a      	mov	r2, r3
 800cd62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd64:	61bb      	str	r3, [r7, #24]
 800cd66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd68:	6979      	ldr	r1, [r7, #20]
 800cd6a:	69ba      	ldr	r2, [r7, #24]
 800cd6c:	e841 2300 	strex	r3, r2, [r1]
 800cd70:	613b      	str	r3, [r7, #16]
   return(result);
 800cd72:	693b      	ldr	r3, [r7, #16]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d1e6      	bne.n	800cd46 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2220      	movs	r2, #32
 800cd7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2200      	movs	r2, #0
 800cd84:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	2200      	movs	r2, #0
 800cd8a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800cd8c:	bf00      	nop
 800cd8e:	3754      	adds	r7, #84	@ 0x54
 800cd90:	46bd      	mov	sp, r7
 800cd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd96:	4770      	bx	lr
 800cd98:	effffffe 	.word	0xeffffffe

0800cd9c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b090      	sub	sp, #64	@ 0x40
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cda8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	69db      	ldr	r3, [r3, #28]
 800cdae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cdb2:	d037      	beq.n	800ce24 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800cdb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cdbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	3308      	adds	r3, #8
 800cdc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdc6:	e853 3f00 	ldrex	r3, [r3]
 800cdca:	623b      	str	r3, [r7, #32]
   return(result);
 800cdcc:	6a3b      	ldr	r3, [r7, #32]
 800cdce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cdd2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cdd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	3308      	adds	r3, #8
 800cdda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cddc:	633a      	str	r2, [r7, #48]	@ 0x30
 800cdde:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cde0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cde2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cde4:	e841 2300 	strex	r3, r2, [r1]
 800cde8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cdea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d1e5      	bne.n	800cdbc <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cdf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdf6:	693b      	ldr	r3, [r7, #16]
 800cdf8:	e853 3f00 	ldrex	r3, [r3]
 800cdfc:	60fb      	str	r3, [r7, #12]
   return(result);
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce04:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	461a      	mov	r2, r3
 800ce0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce0e:	61fb      	str	r3, [r7, #28]
 800ce10:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce12:	69b9      	ldr	r1, [r7, #24]
 800ce14:	69fa      	ldr	r2, [r7, #28]
 800ce16:	e841 2300 	strex	r3, r2, [r1]
 800ce1a:	617b      	str	r3, [r7, #20]
   return(result);
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d1e6      	bne.n	800cdf0 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ce22:	e002      	b.n	800ce2a <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800ce24:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ce26:	f7fe ff15 	bl	800bc54 <HAL_UART_TxCpltCallback>
}
 800ce2a:	bf00      	nop
 800ce2c:	3740      	adds	r7, #64	@ 0x40
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	bd80      	pop	{r7, pc}

0800ce32 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ce32:	b580      	push	{r7, lr}
 800ce34:	b084      	sub	sp, #16
 800ce36:	af00      	add	r7, sp, #0
 800ce38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce3e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ce40:	68f8      	ldr	r0, [r7, #12]
 800ce42:	f7fe ff11 	bl	800bc68 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ce46:	bf00      	nop
 800ce48:	3710      	adds	r7, #16
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}

0800ce4e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ce4e:	b580      	push	{r7, lr}
 800ce50:	b09c      	sub	sp, #112	@ 0x70
 800ce52:	af00      	add	r7, sp, #0
 800ce54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce5a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	69db      	ldr	r3, [r3, #28]
 800ce60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce64:	d071      	beq.n	800cf4a <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800ce66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce68:	2200      	movs	r2, #0
 800ce6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ce6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce76:	e853 3f00 	ldrex	r3, [r3]
 800ce7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ce7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce82:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ce84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	461a      	mov	r2, r3
 800ce8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ce8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ce8e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ce92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce94:	e841 2300 	strex	r3, r2, [r1]
 800ce98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ce9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d1e6      	bne.n	800ce6e <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cea0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	3308      	adds	r3, #8
 800cea6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceaa:	e853 3f00 	ldrex	r3, [r3]
 800ceae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ceb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceb2:	f023 0301 	bic.w	r3, r3, #1
 800ceb6:	667b      	str	r3, [r7, #100]	@ 0x64
 800ceb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	3308      	adds	r3, #8
 800cebe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cec0:	647a      	str	r2, [r7, #68]	@ 0x44
 800cec2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cec6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cec8:	e841 2300 	strex	r3, r2, [r1]
 800cecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d1e5      	bne.n	800cea0 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ced4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	3308      	adds	r3, #8
 800ceda:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cedc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cede:	e853 3f00 	ldrex	r3, [r3]
 800cee2:	623b      	str	r3, [r7, #32]
   return(result);
 800cee4:	6a3b      	ldr	r3, [r7, #32]
 800cee6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ceea:	663b      	str	r3, [r7, #96]	@ 0x60
 800ceec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	3308      	adds	r3, #8
 800cef2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cef4:	633a      	str	r2, [r7, #48]	@ 0x30
 800cef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cef8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cefa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cefc:	e841 2300 	strex	r3, r2, [r1]
 800cf00:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cf02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d1e5      	bne.n	800ced4 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cf08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf0a:	2220      	movs	r2, #32
 800cf0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf14:	2b01      	cmp	r3, #1
 800cf16:	d118      	bne.n	800cf4a <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf1e:	693b      	ldr	r3, [r7, #16]
 800cf20:	e853 3f00 	ldrex	r3, [r3]
 800cf24:	60fb      	str	r3, [r7, #12]
   return(result);
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	f023 0310 	bic.w	r3, r3, #16
 800cf2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cf2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	461a      	mov	r2, r3
 800cf34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf36:	61fb      	str	r3, [r7, #28]
 800cf38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf3a:	69b9      	ldr	r1, [r7, #24]
 800cf3c:	69fa      	ldr	r2, [r7, #28]
 800cf3e:	e841 2300 	strex	r3, r2, [r1]
 800cf42:	617b      	str	r3, [r7, #20]
   return(result);
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d1e6      	bne.n	800cf18 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cf4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf54:	2b01      	cmp	r3, #1
 800cf56:	d107      	bne.n	800cf68 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cf58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cf5e:	4619      	mov	r1, r3
 800cf60:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cf62:	f7fe fe9f 	bl	800bca4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cf66:	e002      	b.n	800cf6e <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800cf68:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cf6a:	f7f4 fa59 	bl	8001420 <HAL_UART_RxCpltCallback>
}
 800cf6e:	bf00      	nop
 800cf70:	3770      	adds	r7, #112	@ 0x70
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}

0800cf76 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cf76:	b580      	push	{r7, lr}
 800cf78:	b084      	sub	sp, #16
 800cf7a:	af00      	add	r7, sp, #0
 800cf7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf82:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	2201      	movs	r2, #1
 800cf88:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf8e:	2b01      	cmp	r3, #1
 800cf90:	d109      	bne.n	800cfa6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cf98:	085b      	lsrs	r3, r3, #1
 800cf9a:	b29b      	uxth	r3, r3
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	68f8      	ldr	r0, [r7, #12]
 800cfa0:	f7fe fe80 	bl	800bca4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cfa4:	e002      	b.n	800cfac <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800cfa6:	68f8      	ldr	r0, [r7, #12]
 800cfa8:	f7fe fe68 	bl	800bc7c <HAL_UART_RxHalfCpltCallback>
}
 800cfac:	bf00      	nop
 800cfae:	3710      	adds	r7, #16
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	bd80      	pop	{r7, pc}

0800cfb4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b086      	sub	sp, #24
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfc0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800cfc2:	697b      	ldr	r3, [r7, #20]
 800cfc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfc8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800cfca:	697b      	ldr	r3, [r7, #20]
 800cfcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cfd0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	689b      	ldr	r3, [r3, #8]
 800cfd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cfdc:	2b80      	cmp	r3, #128	@ 0x80
 800cfde:	d109      	bne.n	800cff4 <UART_DMAError+0x40>
 800cfe0:	693b      	ldr	r3, [r7, #16]
 800cfe2:	2b21      	cmp	r3, #33	@ 0x21
 800cfe4:	d106      	bne.n	800cff4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800cfe6:	697b      	ldr	r3, [r7, #20]
 800cfe8:	2200      	movs	r2, #0
 800cfea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800cfee:	6978      	ldr	r0, [r7, #20]
 800cff0:	f7ff fe2c 	bl	800cc4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cff4:	697b      	ldr	r3, [r7, #20]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	689b      	ldr	r3, [r3, #8]
 800cffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cffe:	2b40      	cmp	r3, #64	@ 0x40
 800d000:	d109      	bne.n	800d016 <UART_DMAError+0x62>
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	2b22      	cmp	r3, #34	@ 0x22
 800d006:	d106      	bne.n	800d016 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	2200      	movs	r2, #0
 800d00c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800d010:	6978      	ldr	r0, [r7, #20]
 800d012:	f7ff fe5d 	bl	800ccd0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d016:	697b      	ldr	r3, [r7, #20]
 800d018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d01c:	f043 0210 	orr.w	r2, r3, #16
 800d020:	697b      	ldr	r3, [r7, #20]
 800d022:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d026:	6978      	ldr	r0, [r7, #20]
 800d028:	f7fe fe32 	bl	800bc90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d02c:	bf00      	nop
 800d02e:	3718      	adds	r7, #24
 800d030:	46bd      	mov	sp, r7
 800d032:	bd80      	pop	{r7, pc}

0800d034 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b084      	sub	sp, #16
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d040:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	2200      	movs	r2, #0
 800d046:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d04a:	68f8      	ldr	r0, [r7, #12]
 800d04c:	f7fe fe20 	bl	800bc90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d050:	bf00      	nop
 800d052:	3710      	adds	r7, #16
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}

0800d058 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b088      	sub	sp, #32
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	e853 3f00 	ldrex	r3, [r3]
 800d06c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d074:	61fb      	str	r3, [r7, #28]
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	461a      	mov	r2, r3
 800d07c:	69fb      	ldr	r3, [r7, #28]
 800d07e:	61bb      	str	r3, [r7, #24]
 800d080:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d082:	6979      	ldr	r1, [r7, #20]
 800d084:	69ba      	ldr	r2, [r7, #24]
 800d086:	e841 2300 	strex	r3, r2, [r1]
 800d08a:	613b      	str	r3, [r7, #16]
   return(result);
 800d08c:	693b      	ldr	r3, [r7, #16]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d1e6      	bne.n	800d060 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2220      	movs	r2, #32
 800d096:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2200      	movs	r2, #0
 800d09e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d0a0:	6878      	ldr	r0, [r7, #4]
 800d0a2:	f7fe fdd7 	bl	800bc54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d0a6:	bf00      	nop
 800d0a8:	3720      	adds	r7, #32
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}

0800d0ae <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d0ae:	b480      	push	{r7}
 800d0b0:	b083      	sub	sp, #12
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d0b6:	bf00      	nop
 800d0b8:	370c      	adds	r7, #12
 800d0ba:	46bd      	mov	sp, r7
 800d0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c0:	4770      	bx	lr

0800d0c2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d0c2:	b480      	push	{r7}
 800d0c4:	b083      	sub	sp, #12
 800d0c6:	af00      	add	r7, sp, #0
 800d0c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d0ca:	bf00      	nop
 800d0cc:	370c      	adds	r7, #12
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d4:	4770      	bx	lr

0800d0d6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d0d6:	b480      	push	{r7}
 800d0d8:	b083      	sub	sp, #12
 800d0da:	af00      	add	r7, sp, #0
 800d0dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d0de:	bf00      	nop
 800d0e0:	370c      	adds	r7, #12
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e8:	4770      	bx	lr

0800d0ea <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d0ea:	b480      	push	{r7}
 800d0ec:	b085      	sub	sp, #20
 800d0ee:	af00      	add	r7, sp, #0
 800d0f0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d0f8:	2b01      	cmp	r3, #1
 800d0fa:	d101      	bne.n	800d100 <HAL_UARTEx_DisableFifoMode+0x16>
 800d0fc:	2302      	movs	r3, #2
 800d0fe:	e027      	b.n	800d150 <HAL_UARTEx_DisableFifoMode+0x66>
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2201      	movs	r2, #1
 800d104:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2224      	movs	r2, #36	@ 0x24
 800d10c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	681a      	ldr	r2, [r3, #0]
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	f022 0201 	bic.w	r2, r2, #1
 800d126:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d12e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2200      	movs	r2, #0
 800d134:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	68fa      	ldr	r2, [r7, #12]
 800d13c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	2220      	movs	r2, #32
 800d142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	2200      	movs	r2, #0
 800d14a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d14e:	2300      	movs	r3, #0
}
 800d150:	4618      	mov	r0, r3
 800d152:	3714      	adds	r7, #20
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr

0800d15c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b084      	sub	sp, #16
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
 800d164:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	d101      	bne.n	800d174 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d170:	2302      	movs	r3, #2
 800d172:	e02d      	b.n	800d1d0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2201      	movs	r2, #1
 800d178:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2224      	movs	r2, #36	@ 0x24
 800d180:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	681a      	ldr	r2, [r3, #0]
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f022 0201 	bic.w	r2, r2, #1
 800d19a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	689b      	ldr	r3, [r3, #8]
 800d1a2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	683a      	ldr	r2, [r7, #0]
 800d1ac:	430a      	orrs	r2, r1
 800d1ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f000 f84f 	bl	800d254 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	68fa      	ldr	r2, [r7, #12]
 800d1bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2220      	movs	r2, #32
 800d1c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d1ce:	2300      	movs	r3, #0
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	3710      	adds	r7, #16
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}

0800d1d8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b084      	sub	sp, #16
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d1e8:	2b01      	cmp	r3, #1
 800d1ea:	d101      	bne.n	800d1f0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d1ec:	2302      	movs	r3, #2
 800d1ee:	e02d      	b.n	800d24c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2201      	movs	r2, #1
 800d1f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2224      	movs	r2, #36	@ 0x24
 800d1fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	681a      	ldr	r2, [r3, #0]
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f022 0201 	bic.w	r2, r2, #1
 800d216:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	689b      	ldr	r3, [r3, #8]
 800d21e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	683a      	ldr	r2, [r7, #0]
 800d228:	430a      	orrs	r2, r1
 800d22a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d22c:	6878      	ldr	r0, [r7, #4]
 800d22e:	f000 f811 	bl	800d254 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	68fa      	ldr	r2, [r7, #12]
 800d238:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2220      	movs	r2, #32
 800d23e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2200      	movs	r2, #0
 800d246:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d24a:	2300      	movs	r3, #0
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	3710      	adds	r7, #16
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}

0800d254 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d254:	b480      	push	{r7}
 800d256:	b085      	sub	sp, #20
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d260:	2b00      	cmp	r3, #0
 800d262:	d108      	bne.n	800d276 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2201      	movs	r2, #1
 800d268:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2201      	movs	r2, #1
 800d270:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d274:	e031      	b.n	800d2da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d276:	2310      	movs	r3, #16
 800d278:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d27a:	2310      	movs	r3, #16
 800d27c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	689b      	ldr	r3, [r3, #8]
 800d284:	0e5b      	lsrs	r3, r3, #25
 800d286:	b2db      	uxtb	r3, r3
 800d288:	f003 0307 	and.w	r3, r3, #7
 800d28c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	689b      	ldr	r3, [r3, #8]
 800d294:	0f5b      	lsrs	r3, r3, #29
 800d296:	b2db      	uxtb	r3, r3
 800d298:	f003 0307 	and.w	r3, r3, #7
 800d29c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d29e:	7bbb      	ldrb	r3, [r7, #14]
 800d2a0:	7b3a      	ldrb	r2, [r7, #12]
 800d2a2:	4911      	ldr	r1, [pc, #68]	@ (800d2e8 <UARTEx_SetNbDataToProcess+0x94>)
 800d2a4:	5c8a      	ldrb	r2, [r1, r2]
 800d2a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d2aa:	7b3a      	ldrb	r2, [r7, #12]
 800d2ac:	490f      	ldr	r1, [pc, #60]	@ (800d2ec <UARTEx_SetNbDataToProcess+0x98>)
 800d2ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2b0:	fb93 f3f2 	sdiv	r3, r3, r2
 800d2b4:	b29a      	uxth	r2, r3
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d2bc:	7bfb      	ldrb	r3, [r7, #15]
 800d2be:	7b7a      	ldrb	r2, [r7, #13]
 800d2c0:	4909      	ldr	r1, [pc, #36]	@ (800d2e8 <UARTEx_SetNbDataToProcess+0x94>)
 800d2c2:	5c8a      	ldrb	r2, [r1, r2]
 800d2c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d2c8:	7b7a      	ldrb	r2, [r7, #13]
 800d2ca:	4908      	ldr	r1, [pc, #32]	@ (800d2ec <UARTEx_SetNbDataToProcess+0x98>)
 800d2cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d2ce:	fb93 f3f2 	sdiv	r3, r3, r2
 800d2d2:	b29a      	uxth	r2, r3
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d2da:	bf00      	nop
 800d2dc:	3714      	adds	r7, #20
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e4:	4770      	bx	lr
 800d2e6:	bf00      	nop
 800d2e8:	0800e630 	.word	0x0800e630
 800d2ec:	0800e638 	.word	0x0800e638

0800d2f0 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b082      	sub	sp, #8
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f7f5 fd61 	bl	8002dc0 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 800d2fe:	bf00      	nop
 800d300:	3708      	adds	r7, #8
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}

0800d306 <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 800d306:	b580      	push	{r7, lr}
 800d308:	b082      	sub	sp, #8
 800d30a:	af00      	add	r7, sp, #0
 800d30c:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 800d30e:	e002      	b.n	800d316 <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 800d310:	2001      	movs	r0, #1
 800d312:	f7ff ffed 	bl	800d2f0 <SPIF_Delay>
  while (Handle->Lock)
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	7b1b      	ldrb	r3, [r3, #12]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d1f8      	bne.n	800d310 <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	2201      	movs	r2, #1
 800d322:	731a      	strb	r2, [r3, #12]
}
 800d324:	bf00      	nop
 800d326:	3708      	adds	r7, #8
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 800d32c:	b480      	push	{r7}
 800d32e:	b083      	sub	sp, #12
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2200      	movs	r2, #0
 800d338:	731a      	strb	r2, [r3, #12]
}
 800d33a:	bf00      	nop
 800d33c:	370c      	adds	r7, #12
 800d33e:	46bd      	mov	sp, r7
 800d340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d344:	4770      	bx	lr

0800d346 <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 800d346:	b580      	push	{r7, lr}
 800d348:	b084      	sub	sp, #16
 800d34a:	af00      	add	r7, sp, #0
 800d34c:	6078      	str	r0, [r7, #4]
 800d34e:	460b      	mov	r3, r1
 800d350:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	6858      	ldr	r0, [r3, #4]
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	691b      	ldr	r3, [r3, #16]
 800d35a:	b29b      	uxth	r3, r3
 800d35c:	78fa      	ldrb	r2, [r7, #3]
 800d35e:	4619      	mov	r1, r3
 800d360:	f7f8 fef6 	bl	8006150 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 800d364:	2300      	movs	r3, #0
 800d366:	60fb      	str	r3, [r7, #12]
 800d368:	e002      	b.n	800d370 <SPIF_CsPin+0x2a>
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	3301      	adds	r3, #1
 800d36e:	60fb      	str	r3, [r7, #12]
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	2b09      	cmp	r3, #9
 800d374:	ddf9      	ble.n	800d36a <SPIF_CsPin+0x24>
}
 800d376:	bf00      	nop
 800d378:	bf00      	nop
 800d37a:	3710      	adds	r7, #16
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}

0800d380 <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b086      	sub	sp, #24
 800d384:	af00      	add	r7, sp, #0
 800d386:	60f8      	str	r0, [r7, #12]
 800d388:	60b9      	str	r1, [r7, #8]
 800d38a:	607a      	str	r2, [r7, #4]
 800d38c:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 800d38e:	2300      	movs	r3, #0
 800d390:	75fb      	strb	r3, [r7, #23]
  else
  {
    dprintf("SPIF TIMEOUT\r\n");
  }
#elif (SPIF_PLATFORM == SPIF_PLATFORM_HAL_DMA)
  uint32_t startTime = HAL_GetTick();
 800d392:	f7f5 fd09 	bl	8002da8 <HAL_GetTick>
 800d396:	6138      	str	r0, [r7, #16]
  if (HAL_SPI_TransmitReceive_DMA(Handle->HSpi, Tx, Rx, Size) != HAL_OK)
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	6818      	ldr	r0, [r3, #0]
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	b29b      	uxth	r3, r3
 800d3a0:	687a      	ldr	r2, [r7, #4]
 800d3a2:	68b9      	ldr	r1, [r7, #8]
 800d3a4:	f7fb ffba 	bl	800931c <HAL_SPI_TransmitReceive_DMA>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d11a      	bne.n	800d3e4 <SPIF_TransmitReceive+0x64>
  }
  else
  {
    while (1)
    {
      SPIF_Delay(1);
 800d3ae:	2001      	movs	r0, #1
 800d3b0:	f7ff ff9e 	bl	800d2f0 <SPIF_Delay>
      if (HAL_GetTick() - startTime >= Timeout)
 800d3b4:	f7f5 fcf8 	bl	8002da8 <HAL_GetTick>
 800d3b8:	4602      	mov	r2, r0
 800d3ba:	693b      	ldr	r3, [r7, #16]
 800d3bc:	1ad3      	subs	r3, r2, r3
 800d3be:	6a3a      	ldr	r2, [r7, #32]
 800d3c0:	429a      	cmp	r2, r3
 800d3c2:	d805      	bhi.n	800d3d0 <SPIF_TransmitReceive+0x50>
      {
        dprintf("SPIF TIMEOUT\r\n");
        HAL_SPI_DMAStop(Handle->HSpi);
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f7fc f95f 	bl	800968c <HAL_SPI_DMAStop>
        break;
 800d3ce:	e009      	b.n	800d3e4 <SPIF_TransmitReceive+0x64>
      }
      if (HAL_SPI_GetState(Handle->HSpi) == HAL_SPI_STATE_READY)
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	f7fc fb81 	bl	8009adc <HAL_SPI_GetState>
 800d3da:	4603      	mov	r3, r0
 800d3dc:	2b01      	cmp	r3, #1
 800d3de:	d1e6      	bne.n	800d3ae <SPIF_TransmitReceive+0x2e>
      {
        retVal = true;
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 800d3e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	3718      	adds	r7, #24
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	bd80      	pop	{r7, pc}

0800d3ee <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 800d3ee:	b580      	push	{r7, lr}
 800d3f0:	b086      	sub	sp, #24
 800d3f2:	af00      	add	r7, sp, #0
 800d3f4:	60f8      	str	r0, [r7, #12]
 800d3f6:	60b9      	str	r1, [r7, #8]
 800d3f8:	607a      	str	r2, [r7, #4]
 800d3fa:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	75fb      	strb	r3, [r7, #23]
  else
  {
    dprintf("SPIF TIMEOUT\r\n");
  }
#elif (SPIF_PLATFORM == SPIF_PLATFORM_HAL_DMA)
  uint32_t startTime = HAL_GetTick();
 800d400:	f7f5 fcd2 	bl	8002da8 <HAL_GetTick>
 800d404:	6138      	str	r0, [r7, #16]
  if (HAL_SPI_Transmit_DMA(Handle->HSpi, Tx, Size) != HAL_OK)
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	687a      	ldr	r2, [r7, #4]
 800d40c:	b292      	uxth	r2, r2
 800d40e:	68b9      	ldr	r1, [r7, #8]
 800d410:	4618      	mov	r0, r3
 800d412:	f7fb fe41 	bl	8009098 <HAL_SPI_Transmit_DMA>
 800d416:	4603      	mov	r3, r0
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d11a      	bne.n	800d452 <SPIF_Transmit+0x64>
  }
  else
  {
    while (1)
    {
      SPIF_Delay(1);
 800d41c:	2001      	movs	r0, #1
 800d41e:	f7ff ff67 	bl	800d2f0 <SPIF_Delay>
      if (HAL_GetTick() - startTime >= Timeout)
 800d422:	f7f5 fcc1 	bl	8002da8 <HAL_GetTick>
 800d426:	4602      	mov	r2, r0
 800d428:	693b      	ldr	r3, [r7, #16]
 800d42a:	1ad3      	subs	r3, r2, r3
 800d42c:	683a      	ldr	r2, [r7, #0]
 800d42e:	429a      	cmp	r2, r3
 800d430:	d805      	bhi.n	800d43e <SPIF_Transmit+0x50>
      {
        dprintf("SPIF TIMEOUT\r\n");
        HAL_SPI_DMAStop(Handle->HSpi);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	4618      	mov	r0, r3
 800d438:	f7fc f928 	bl	800968c <HAL_SPI_DMAStop>
        break;
 800d43c:	e009      	b.n	800d452 <SPIF_Transmit+0x64>
      }
      if (HAL_SPI_GetState(Handle->HSpi) == HAL_SPI_STATE_READY)
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	4618      	mov	r0, r3
 800d444:	f7fc fb4a 	bl	8009adc <HAL_SPI_GetState>
 800d448:	4603      	mov	r3, r0
 800d44a:	2b01      	cmp	r3, #1
 800d44c:	d1e6      	bne.n	800d41c <SPIF_Transmit+0x2e>
      {
        retVal = true;
 800d44e:	2301      	movs	r3, #1
 800d450:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 800d452:	7dfb      	ldrb	r3, [r7, #23]
}
 800d454:	4618      	mov	r0, r3
 800d456:	3718      	adds	r7, #24
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}

0800d45c <SPIF_WriteEnable>:
}

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b084      	sub	sp, #16
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 800d464:	2301      	movs	r3, #1
 800d466:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 800d468:	2306      	movs	r3, #6
 800d46a:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 800d46c:	2100      	movs	r1, #0
 800d46e:	6878      	ldr	r0, [r7, #4]
 800d470:	f7ff ff69 	bl	800d346 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 800d474:	f107 010c 	add.w	r1, r7, #12
 800d478:	2364      	movs	r3, #100	@ 0x64
 800d47a:	2201      	movs	r2, #1
 800d47c:	6878      	ldr	r0, [r7, #4]
 800d47e:	f7ff ffb6 	bl	800d3ee <SPIF_Transmit>
 800d482:	4603      	mov	r3, r0
 800d484:	f083 0301 	eor.w	r3, r3, #1
 800d488:	b2db      	uxtb	r3, r3
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d001      	beq.n	800d492 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 800d48e:	2300      	movs	r3, #0
 800d490:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 800d492:	2101      	movs	r1, #1
 800d494:	6878      	ldr	r0, [r7, #4]
 800d496:	f7ff ff56 	bl	800d346 <SPIF_CsPin>
  return retVal;
 800d49a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d49c:	4618      	mov	r0, r3
 800d49e:	3710      	adds	r7, #16
 800d4a0:	46bd      	mov	sp, r7
 800d4a2:	bd80      	pop	{r7, pc}

0800d4a4 <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 800d4ac:	2301      	movs	r3, #1
 800d4ae:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 800d4b0:	2304      	movs	r3, #4
 800d4b2:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 800d4b4:	2100      	movs	r1, #0
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f7ff ff45 	bl	800d346 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 800d4bc:	f107 010c 	add.w	r1, r7, #12
 800d4c0:	2364      	movs	r3, #100	@ 0x64
 800d4c2:	2201      	movs	r2, #1
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f7ff ff92 	bl	800d3ee <SPIF_Transmit>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	f083 0301 	eor.w	r3, r3, #1
 800d4d0:	b2db      	uxtb	r3, r3
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d001      	beq.n	800d4da <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 800d4da:	2101      	movs	r1, #1
 800d4dc:	6878      	ldr	r0, [r7, #4]
 800d4de:	f7ff ff32 	bl	800d346 <SPIF_CsPin>
  return retVal;
 800d4e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	3710      	adds	r7, #16
 800d4e8:	46bd      	mov	sp, r7
 800d4ea:	bd80      	pop	{r7, pc}

0800d4ec <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b086      	sub	sp, #24
 800d4f0:	af02      	add	r7, sp, #8
 800d4f2:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 800d4f8:	f24a 5305 	movw	r3, #42245	@ 0xa505
 800d4fc:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 800d4fe:	2100      	movs	r1, #0
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f7ff ff20 	bl	800d346 <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 800d506:	f107 0208 	add.w	r2, r7, #8
 800d50a:	f107 010c 	add.w	r1, r7, #12
 800d50e:	2364      	movs	r3, #100	@ 0x64
 800d510:	9300      	str	r3, [sp, #0]
 800d512:	2302      	movs	r3, #2
 800d514:	6878      	ldr	r0, [r7, #4]
 800d516:	f7ff ff33 	bl	800d380 <SPIF_TransmitReceive>
 800d51a:	4603      	mov	r3, r0
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d001      	beq.n	800d524 <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 800d520:	7a7b      	ldrb	r3, [r7, #9]
 800d522:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 800d524:	2101      	movs	r1, #1
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f7ff ff0d 	bl	800d346 <SPIF_CsPin>
  return retVal;
 800d52c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3710      	adds	r7, #16
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}

0800d536 <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 800d536:	b580      	push	{r7, lr}
 800d538:	b084      	sub	sp, #16
 800d53a:	af00      	add	r7, sp, #0
 800d53c:	6078      	str	r0, [r7, #4]
 800d53e:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 800d540:	2300      	movs	r3, #0
 800d542:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 800d544:	f7f5 fc30 	bl	8002da8 <HAL_GetTick>
 800d548:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 800d54a:	2001      	movs	r0, #1
 800d54c:	f7ff fed0 	bl	800d2f0 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 800d550:	f7f5 fc2a 	bl	8002da8 <HAL_GetTick>
 800d554:	4602      	mov	r2, r0
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	1ad3      	subs	r3, r2, r3
 800d55a:	683a      	ldr	r2, [r7, #0]
 800d55c:	429a      	cmp	r2, r3
 800d55e:	d90a      	bls.n	800d576 <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 800d560:	6878      	ldr	r0, [r7, #4]
 800d562:	f7ff ffc3 	bl	800d4ec <SPIF_ReadReg1>
 800d566:	4603      	mov	r3, r0
 800d568:	f003 0301 	and.w	r3, r3, #1
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d1ec      	bne.n	800d54a <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 800d570:	2301      	movs	r3, #1
 800d572:	73fb      	strb	r3, [r7, #15]
      break;
 800d574:	e000      	b.n	800d578 <SPIF_WaitForWriting+0x42>
      break;
 800d576:	bf00      	nop
    }
  }
  return retVal;
 800d578:	7bfb      	ldrb	r3, [r7, #15]
}
 800d57a:	4618      	mov	r0, r3
 800d57c:	3710      	adds	r7, #16
 800d57e:	46bd      	mov	sp, r7
 800d580:	bd80      	pop	{r7, pc}
	...

0800d584 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b088      	sub	sp, #32
 800d588:	af02      	add	r7, sp, #8
 800d58a:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 800d58c:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 800d590:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 800d592:	2300      	movs	r3, #0
 800d594:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 800d596:	2100      	movs	r1, #0
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f7ff fed4 	bl	800d346 <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 800d59e:	f107 020c 	add.w	r2, r7, #12
 800d5a2:	f107 0110 	add.w	r1, r7, #16
 800d5a6:	2364      	movs	r3, #100	@ 0x64
 800d5a8:	9300      	str	r3, [sp, #0]
 800d5aa:	2304      	movs	r3, #4
 800d5ac:	6878      	ldr	r0, [r7, #4]
 800d5ae:	f7ff fee7 	bl	800d380 <SPIF_TransmitReceive>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	f083 0301 	eor.w	r3, r3, #1
 800d5b8:	b2db      	uxtb	r3, r3
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d004      	beq.n	800d5c8 <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 800d5be:	2101      	movs	r1, #1
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f7ff fec0 	bl	800d346 <SPIF_CsPin>
      break;
 800d5c6:	e16f      	b.n	800d8a8 <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 800d5c8:	2101      	movs	r1, #1
 800d5ca:	6878      	ldr	r0, [r7, #4]
 800d5cc:	f7ff febb 	bl	800d346 <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 800d5d0:	7b7a      	ldrb	r2, [r7, #13]
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 800d5d6:	7bba      	ldrb	r2, [r7, #14]
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 800d5dc:	7bfa      	ldrb	r2, [r7, #15]
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	7a1b      	ldrb	r3, [r3, #8]
 800d5e6:	2bef      	cmp	r3, #239	@ 0xef
 800d5e8:	f000 80f0 	beq.w	800d7cc <SPIF_FindChip+0x248>
 800d5ec:	2bef      	cmp	r3, #239	@ 0xef
 800d5ee:	f300 80e9 	bgt.w	800d7c4 <SPIF_FindChip+0x240>
 800d5f2:	2bc8      	cmp	r3, #200	@ 0xc8
 800d5f4:	f300 80e6 	bgt.w	800d7c4 <SPIF_FindChip+0x240>
 800d5f8:	2b85      	cmp	r3, #133	@ 0x85
 800d5fa:	da0c      	bge.n	800d616 <SPIF_FindChip+0x92>
 800d5fc:	2b62      	cmp	r3, #98	@ 0x62
 800d5fe:	f000 80e7 	beq.w	800d7d0 <SPIF_FindChip+0x24c>
 800d602:	2b62      	cmp	r3, #98	@ 0x62
 800d604:	f300 80de 	bgt.w	800d7c4 <SPIF_FindChip+0x240>
 800d608:	2b20      	cmp	r3, #32
 800d60a:	f300 80d9 	bgt.w	800d7c0 <SPIF_FindChip+0x23c>
 800d60e:	2b00      	cmp	r3, #0
 800d610:	f300 8090 	bgt.w	800d734 <SPIF_FindChip+0x1b0>
 800d614:	e0d6      	b.n	800d7c4 <SPIF_FindChip+0x240>
 800d616:	3b85      	subs	r3, #133	@ 0x85
 800d618:	2b43      	cmp	r3, #67	@ 0x43
 800d61a:	f200 80d3 	bhi.w	800d7c4 <SPIF_FindChip+0x240>
 800d61e:	a201      	add	r2, pc, #4	@ (adr r2, 800d624 <SPIF_FindChip+0xa0>)
 800d620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d624:	0800d7d5 	.word	0x0800d7d5
 800d628:	0800d7c5 	.word	0x0800d7c5
 800d62c:	0800d7c5 	.word	0x0800d7c5
 800d630:	0800d7c5 	.word	0x0800d7c5
 800d634:	0800d7d5 	.word	0x0800d7d5
 800d638:	0800d7c5 	.word	0x0800d7c5
 800d63c:	0800d7c5 	.word	0x0800d7c5
 800d640:	0800d7d5 	.word	0x0800d7d5
 800d644:	0800d7c5 	.word	0x0800d7c5
 800d648:	0800d7c5 	.word	0x0800d7c5
 800d64c:	0800d7c5 	.word	0x0800d7c5
 800d650:	0800d7c5 	.word	0x0800d7c5
 800d654:	0800d7c5 	.word	0x0800d7c5
 800d658:	0800d7c5 	.word	0x0800d7c5
 800d65c:	0800d7c5 	.word	0x0800d7c5
 800d660:	0800d7c5 	.word	0x0800d7c5
 800d664:	0800d7c5 	.word	0x0800d7c5
 800d668:	0800d7c5 	.word	0x0800d7c5
 800d66c:	0800d7c5 	.word	0x0800d7c5
 800d670:	0800d7c5 	.word	0x0800d7c5
 800d674:	0800d7c5 	.word	0x0800d7c5
 800d678:	0800d7c5 	.word	0x0800d7c5
 800d67c:	0800d7c5 	.word	0x0800d7c5
 800d680:	0800d7c5 	.word	0x0800d7c5
 800d684:	0800d7d5 	.word	0x0800d7d5
 800d688:	0800d7c5 	.word	0x0800d7c5
 800d68c:	0800d7c5 	.word	0x0800d7c5
 800d690:	0800d7c5 	.word	0x0800d7c5
 800d694:	0800d7d5 	.word	0x0800d7d5
 800d698:	0800d7c5 	.word	0x0800d7c5
 800d69c:	0800d7c5 	.word	0x0800d7c5
 800d6a0:	0800d7c5 	.word	0x0800d7c5
 800d6a4:	0800d7c5 	.word	0x0800d7c5
 800d6a8:	0800d7c5 	.word	0x0800d7c5
 800d6ac:	0800d7c5 	.word	0x0800d7c5
 800d6b0:	0800d7c5 	.word	0x0800d7c5
 800d6b4:	0800d7c5 	.word	0x0800d7c5
 800d6b8:	0800d7c5 	.word	0x0800d7c5
 800d6bc:	0800d7c5 	.word	0x0800d7c5
 800d6c0:	0800d7c5 	.word	0x0800d7c5
 800d6c4:	0800d7d5 	.word	0x0800d7d5
 800d6c8:	0800d7c5 	.word	0x0800d7c5
 800d6cc:	0800d7c5 	.word	0x0800d7c5
 800d6d0:	0800d7c5 	.word	0x0800d7c5
 800d6d4:	0800d7c5 	.word	0x0800d7c5
 800d6d8:	0800d7c5 	.word	0x0800d7c5
 800d6dc:	0800d7c5 	.word	0x0800d7c5
 800d6e0:	0800d7c5 	.word	0x0800d7c5
 800d6e4:	0800d7c5 	.word	0x0800d7c5
 800d6e8:	0800d7c5 	.word	0x0800d7c5
 800d6ec:	0800d7c5 	.word	0x0800d7c5
 800d6f0:	0800d7c5 	.word	0x0800d7c5
 800d6f4:	0800d7c5 	.word	0x0800d7c5
 800d6f8:	0800d7c5 	.word	0x0800d7c5
 800d6fc:	0800d7c5 	.word	0x0800d7c5
 800d700:	0800d7c5 	.word	0x0800d7c5
 800d704:	0800d7c5 	.word	0x0800d7c5
 800d708:	0800d7c5 	.word	0x0800d7c5
 800d70c:	0800d7d5 	.word	0x0800d7d5
 800d710:	0800d7c5 	.word	0x0800d7c5
 800d714:	0800d7c5 	.word	0x0800d7c5
 800d718:	0800d7d5 	.word	0x0800d7d5
 800d71c:	0800d7c5 	.word	0x0800d7c5
 800d720:	0800d7c5 	.word	0x0800d7c5
 800d724:	0800d7c5 	.word	0x0800d7c5
 800d728:	0800d7c5 	.word	0x0800d7c5
 800d72c:	0800d7c5 	.word	0x0800d7c5
 800d730:	0800d7d5 	.word	0x0800d7d5
 800d734:	3b01      	subs	r3, #1
 800d736:	2b1f      	cmp	r3, #31
 800d738:	d844      	bhi.n	800d7c4 <SPIF_FindChip+0x240>
 800d73a:	a201      	add	r2, pc, #4	@ (adr r2, 800d740 <SPIF_FindChip+0x1bc>)
 800d73c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d740:	0800d7d9 	.word	0x0800d7d9
 800d744:	0800d7c5 	.word	0x0800d7c5
 800d748:	0800d7c5 	.word	0x0800d7c5
 800d74c:	0800d7d9 	.word	0x0800d7d9
 800d750:	0800d7c5 	.word	0x0800d7c5
 800d754:	0800d7c5 	.word	0x0800d7c5
 800d758:	0800d7c5 	.word	0x0800d7c5
 800d75c:	0800d7c5 	.word	0x0800d7c5
 800d760:	0800d7c5 	.word	0x0800d7c5
 800d764:	0800d7c5 	.word	0x0800d7c5
 800d768:	0800d7c5 	.word	0x0800d7c5
 800d76c:	0800d7c5 	.word	0x0800d7c5
 800d770:	0800d7c5 	.word	0x0800d7c5
 800d774:	0800d7c5 	.word	0x0800d7c5
 800d778:	0800d7c5 	.word	0x0800d7c5
 800d77c:	0800d7c5 	.word	0x0800d7c5
 800d780:	0800d7c5 	.word	0x0800d7c5
 800d784:	0800d7c5 	.word	0x0800d7c5
 800d788:	0800d7c5 	.word	0x0800d7c5
 800d78c:	0800d7c5 	.word	0x0800d7c5
 800d790:	0800d7c5 	.word	0x0800d7c5
 800d794:	0800d7c5 	.word	0x0800d7c5
 800d798:	0800d7c5 	.word	0x0800d7c5
 800d79c:	0800d7c5 	.word	0x0800d7c5
 800d7a0:	0800d7c5 	.word	0x0800d7c5
 800d7a4:	0800d7c5 	.word	0x0800d7c5
 800d7a8:	0800d7c5 	.word	0x0800d7c5
 800d7ac:	0800d7d9 	.word	0x0800d7d9
 800d7b0:	0800d7c5 	.word	0x0800d7c5
 800d7b4:	0800d7c5 	.word	0x0800d7c5
 800d7b8:	0800d7c5 	.word	0x0800d7c5
 800d7bc:	0800d7d9 	.word	0x0800d7d9
 800d7c0:	2b37      	cmp	r3, #55	@ 0x37
 800d7c2:	d00b      	beq.n	800d7dc <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 800d7ca:	e008      	b.n	800d7de <SPIF_FindChip+0x25a>
      break;
 800d7cc:	bf00      	nop
 800d7ce:	e006      	b.n	800d7de <SPIF_FindChip+0x25a>
      break;
 800d7d0:	bf00      	nop
 800d7d2:	e004      	b.n	800d7de <SPIF_FindChip+0x25a>
      break;
 800d7d4:	bf00      	nop
 800d7d6:	e002      	b.n	800d7de <SPIF_FindChip+0x25a>
      break;
 800d7d8:	bf00      	nop
 800d7da:	e000      	b.n	800d7de <SPIF_FindChip+0x25a>
      break;
 800d7dc:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	7a5b      	ldrb	r3, [r3, #9]
 800d7e2:	3b11      	subs	r3, #17
 800d7e4:	2b0f      	cmp	r3, #15
 800d7e6:	d84e      	bhi.n	800d886 <SPIF_FindChip+0x302>
 800d7e8:	a201      	add	r2, pc, #4	@ (adr r2, 800d7f0 <SPIF_FindChip+0x26c>)
 800d7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ee:	bf00      	nop
 800d7f0:	0800d831 	.word	0x0800d831
 800d7f4:	0800d839 	.word	0x0800d839
 800d7f8:	0800d841 	.word	0x0800d841
 800d7fc:	0800d849 	.word	0x0800d849
 800d800:	0800d851 	.word	0x0800d851
 800d804:	0800d859 	.word	0x0800d859
 800d808:	0800d861 	.word	0x0800d861
 800d80c:	0800d869 	.word	0x0800d869
 800d810:	0800d873 	.word	0x0800d873
 800d814:	0800d887 	.word	0x0800d887
 800d818:	0800d887 	.word	0x0800d887
 800d81c:	0800d887 	.word	0x0800d887
 800d820:	0800d887 	.word	0x0800d887
 800d824:	0800d887 	.word	0x0800d887
 800d828:	0800d887 	.word	0x0800d887
 800d82c:	0800d87d 	.word	0x0800d87d
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2202      	movs	r2, #2
 800d834:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 800d836:	e02a      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2204      	movs	r2, #4
 800d83c:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 800d83e:	e026      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	2208      	movs	r2, #8
 800d844:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 800d846:	e022      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2210      	movs	r2, #16
 800d84c:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 800d84e:	e01e      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2220      	movs	r2, #32
 800d854:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 800d856:	e01a      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	2240      	movs	r2, #64	@ 0x40
 800d85c:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 800d85e:	e016      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2280      	movs	r2, #128	@ 0x80
 800d864:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 800d866:	e012      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d86e:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 800d870:	e00d      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d878:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 800d87a:	e008      	b.n	800d88e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d882:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 800d884:	e003      	b.n	800d88e <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	2200      	movs	r2, #0
 800d88a:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 800d88c:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	69db      	ldr	r3, [r3, #28]
 800d892:	011a      	lsls	r2, r3, #4
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	699b      	ldr	r3, [r3, #24]
 800d89c:	031b      	lsls	r3, r3, #12
 800d89e:	0a1a      	lsrs	r2, r3, #8
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 800d8a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	3718      	adds	r7, #24
 800d8ae:	46bd      	mov	sp, r7
 800d8b0:	bd80      	pop	{r7, pc}
 800d8b2:	bf00      	nop

0800d8b4 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b08a      	sub	sp, #40	@ 0x28
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	60f8      	str	r0, [r7, #12]
 800d8bc:	60b9      	str	r1, [r7, #8]
 800d8be:	607a      	str	r2, [r7, #4]
 800d8c0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	623b      	str	r3, [r7, #32]
 800d8cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ce:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800d8d2:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	695b      	ldr	r3, [r3, #20]
 800d8d8:	68ba      	ldr	r2, [r7, #8]
 800d8da:	429a      	cmp	r2, r3
 800d8dc:	f080 8084 	bcs.w	800d9e8 <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 800d8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8e2:	2bff      	cmp	r3, #255	@ 0xff
 800d8e4:	f200 8082 	bhi.w	800d9ec <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 800d8e8:	683a      	ldr	r2, [r7, #0]
 800d8ea:	69fb      	ldr	r3, [r7, #28]
 800d8ec:	429a      	cmp	r2, r3
 800d8ee:	d901      	bls.n	800d8f4 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 800d8f0:	69fb      	ldr	r3, [r7, #28]
 800d8f2:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	021b      	lsls	r3, r3, #8
 800d8f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8fa:	4413      	add	r3, r2
 800d8fc:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 800d8fe:	68f8      	ldr	r0, [r7, #12]
 800d900:	f7ff fdac 	bl	800d45c <SPIF_WriteEnable>
 800d904:	4603      	mov	r3, r0
 800d906:	f083 0301 	eor.w	r3, r3, #1
 800d90a:	b2db      	uxtb	r3, r3
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d16f      	bne.n	800d9f0 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 800d910:	2100      	movs	r1, #0
 800d912:	68f8      	ldr	r0, [r7, #12]
 800d914:	f7ff fd17 	bl	800d346 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	69db      	ldr	r3, [r3, #28]
 800d91c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d920:	d322      	bcc.n	800d968 <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 800d922:	2312      	movs	r3, #18
 800d924:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 800d926:	6a3b      	ldr	r3, [r7, #32]
 800d928:	0e1b      	lsrs	r3, r3, #24
 800d92a:	b2db      	uxtb	r3, r3
 800d92c:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 800d92e:	6a3b      	ldr	r3, [r7, #32]
 800d930:	0c1b      	lsrs	r3, r3, #16
 800d932:	b2db      	uxtb	r3, r3
 800d934:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 800d936:	6a3b      	ldr	r3, [r7, #32]
 800d938:	0a1b      	lsrs	r3, r3, #8
 800d93a:	b2db      	uxtb	r3, r3
 800d93c:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 800d93e:	6a3b      	ldr	r3, [r7, #32]
 800d940:	b2db      	uxtb	r3, r3
 800d942:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 800d944:	f107 0114 	add.w	r1, r7, #20
 800d948:	2364      	movs	r3, #100	@ 0x64
 800d94a:	2205      	movs	r2, #5
 800d94c:	68f8      	ldr	r0, [r7, #12]
 800d94e:	f7ff fd4e 	bl	800d3ee <SPIF_Transmit>
 800d952:	4603      	mov	r3, r0
 800d954:	f083 0301 	eor.w	r3, r3, #1
 800d958:	b2db      	uxtb	r3, r3
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d023      	beq.n	800d9a6 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 800d95e:	2101      	movs	r1, #1
 800d960:	68f8      	ldr	r0, [r7, #12]
 800d962:	f7ff fcf0 	bl	800d346 <SPIF_CsPin>
        break;
 800d966:	e044      	b.n	800d9f2 <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 800d968:	2302      	movs	r3, #2
 800d96a:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 800d96c:	6a3b      	ldr	r3, [r7, #32]
 800d96e:	0c1b      	lsrs	r3, r3, #16
 800d970:	b2db      	uxtb	r3, r3
 800d972:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 800d974:	6a3b      	ldr	r3, [r7, #32]
 800d976:	0a1b      	lsrs	r3, r3, #8
 800d978:	b2db      	uxtb	r3, r3
 800d97a:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 800d97c:	6a3b      	ldr	r3, [r7, #32]
 800d97e:	b2db      	uxtb	r3, r3
 800d980:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 800d982:	f107 0114 	add.w	r1, r7, #20
 800d986:	2364      	movs	r3, #100	@ 0x64
 800d988:	2204      	movs	r2, #4
 800d98a:	68f8      	ldr	r0, [r7, #12]
 800d98c:	f7ff fd2f 	bl	800d3ee <SPIF_Transmit>
 800d990:	4603      	mov	r3, r0
 800d992:	f083 0301 	eor.w	r3, r3, #1
 800d996:	b2db      	uxtb	r3, r3
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d004      	beq.n	800d9a6 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 800d99c:	2101      	movs	r1, #1
 800d99e:	68f8      	ldr	r0, [r7, #12]
 800d9a0:	f7ff fcd1 	bl	800d346 <SPIF_CsPin>
        break;
 800d9a4:	e025      	b.n	800d9f2 <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 800d9a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d9aa:	683a      	ldr	r2, [r7, #0]
 800d9ac:	6879      	ldr	r1, [r7, #4]
 800d9ae:	68f8      	ldr	r0, [r7, #12]
 800d9b0:	f7ff fd1d 	bl	800d3ee <SPIF_Transmit>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	f083 0301 	eor.w	r3, r3, #1
 800d9ba:	b2db      	uxtb	r3, r3
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d004      	beq.n	800d9ca <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 800d9c0:	2101      	movs	r1, #1
 800d9c2:	68f8      	ldr	r0, [r7, #12]
 800d9c4:	f7ff fcbf 	bl	800d346 <SPIF_CsPin>
      break;
 800d9c8:	e013      	b.n	800d9f2 <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 800d9ca:	2101      	movs	r1, #1
 800d9cc:	68f8      	ldr	r0, [r7, #12]
 800d9ce:	f7ff fcba 	bl	800d346 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 800d9d2:	2164      	movs	r1, #100	@ 0x64
 800d9d4:	68f8      	ldr	r0, [r7, #12]
 800d9d6:	f7ff fdae 	bl	800d536 <SPIF_WaitForWriting>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d008      	beq.n	800d9f2 <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 800d9e0:	2301      	movs	r3, #1
 800d9e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d9e6:	e004      	b.n	800d9f2 <SPIF_WriteFn+0x13e>
      break;
 800d9e8:	bf00      	nop
 800d9ea:	e002      	b.n	800d9f2 <SPIF_WriteFn+0x13e>
      break;
 800d9ec:	bf00      	nop
 800d9ee:	e000      	b.n	800d9f2 <SPIF_WriteFn+0x13e>
      break;
 800d9f0:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 800d9f2:	68f8      	ldr	r0, [r7, #12]
 800d9f4:	f7ff fd56 	bl	800d4a4 <SPIF_WriteDisable>
  return retVal;
 800d9f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	3728      	adds	r7, #40	@ 0x28
 800da00:	46bd      	mov	sp, r7
 800da02:	bd80      	pop	{r7, pc}

0800da04 <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b086      	sub	sp, #24
 800da08:	af00      	add	r7, sp, #0
 800da0a:	60f8      	str	r0, [r7, #12]
 800da0c:	60b9      	str	r1, [r7, #8]
 800da0e:	607a      	str	r2, [r7, #4]
 800da10:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 800da12:	2300      	movs	r3, #0
 800da14:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d03a      	beq.n	800da92 <SPIF_Init+0x8e>
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d037      	beq.n	800da92 <SPIF_Init+0x8e>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d034      	beq.n	800da92 <SPIF_Init+0x8e>
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	7a9b      	ldrb	r3, [r3, #10]
 800da2c:	2b01      	cmp	r3, #1
 800da2e:	d030      	beq.n	800da92 <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 800da30:	2220      	movs	r2, #32
 800da32:	2100      	movs	r1, #0
 800da34:	68f8      	ldr	r0, [r7, #12]
 800da36:	f000 f90b 	bl	800dc50 <memset>
    Handle->HSpi = HSpi;
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	68ba      	ldr	r2, [r7, #8]
 800da3e:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	687a      	ldr	r2, [r7, #4]
 800da44:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 800da46:	887a      	ldrh	r2, [r7, #2]
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 800da4c:	2101      	movs	r1, #1
 800da4e:	68f8      	ldr	r0, [r7, #12]
 800da50:	f7ff fc79 	bl	800d346 <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 800da54:	e002      	b.n	800da5c <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 800da56:	2001      	movs	r0, #1
 800da58:	f7ff fc4a 	bl	800d2f0 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 800da5c:	f7f5 f9a4 	bl	8002da8 <HAL_GetTick>
 800da60:	4603      	mov	r3, r0
 800da62:	2b13      	cmp	r3, #19
 800da64:	d9f7      	bls.n	800da56 <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 800da66:	68f8      	ldr	r0, [r7, #12]
 800da68:	f7ff fd1c 	bl	800d4a4 <SPIF_WriteDisable>
 800da6c:	4603      	mov	r3, r0
 800da6e:	f083 0301 	eor.w	r3, r3, #1
 800da72:	b2db      	uxtb	r3, r3
 800da74:	2b00      	cmp	r3, #0
 800da76:	d10b      	bne.n	800da90 <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 800da78:	68f8      	ldr	r0, [r7, #12]
 800da7a:	f7ff fd83 	bl	800d584 <SPIF_FindChip>
 800da7e:	4603      	mov	r3, r0
 800da80:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 800da82:	7dfb      	ldrb	r3, [r7, #23]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d004      	beq.n	800da92 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	2201      	movs	r2, #1
 800da8c:	729a      	strb	r2, [r3, #10]
 800da8e:	e000      	b.n	800da92 <SPIF_Init+0x8e>
      break;
 800da90:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 800da92:	7dfb      	ldrb	r3, [r7, #23]
}
 800da94:	4618      	mov	r0, r3
 800da96:	3718      	adds	r7, #24
 800da98:	46bd      	mov	sp, r7
 800da9a:	bd80      	pop	{r7, pc}

0800da9c <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b086      	sub	sp, #24
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
 800daa4:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 800daa6:	6878      	ldr	r0, [r7, #4]
 800daa8:	f7ff fc2d 	bl	800d306 <SPIF_Lock>
  bool retVal = false;
 800daac:	2300      	movs	r3, #0
 800daae:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	031b      	lsls	r3, r3, #12
 800dab4:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	699b      	ldr	r3, [r3, #24]
 800daba:	683a      	ldr	r2, [r7, #0]
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d262      	bcs.n	800db86 <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 800dac0:	6878      	ldr	r0, [r7, #4]
 800dac2:	f7ff fccb 	bl	800d45c <SPIF_WriteEnable>
 800dac6:	4603      	mov	r3, r0
 800dac8:	f083 0301 	eor.w	r3, r3, #1
 800dacc:	b2db      	uxtb	r3, r3
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d15b      	bne.n	800db8a <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 800dad2:	2100      	movs	r1, #0
 800dad4:	6878      	ldr	r0, [r7, #4]
 800dad6:	f7ff fc36 	bl	800d346 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	69db      	ldr	r3, [r3, #28]
 800dade:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dae2:	d322      	bcc.n	800db2a <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 800dae4:	2321      	movs	r3, #33	@ 0x21
 800dae6:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 800dae8:	693b      	ldr	r3, [r7, #16]
 800daea:	0e1b      	lsrs	r3, r3, #24
 800daec:	b2db      	uxtb	r3, r3
 800daee:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	0c1b      	lsrs	r3, r3, #16
 800daf4:	b2db      	uxtb	r3, r3
 800daf6:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 800daf8:	693b      	ldr	r3, [r7, #16]
 800dafa:	0a1b      	lsrs	r3, r3, #8
 800dafc:	b2db      	uxtb	r3, r3
 800dafe:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 800db00:	693b      	ldr	r3, [r7, #16]
 800db02:	b2db      	uxtb	r3, r3
 800db04:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 800db06:	f107 0108 	add.w	r1, r7, #8
 800db0a:	2364      	movs	r3, #100	@ 0x64
 800db0c:	2205      	movs	r2, #5
 800db0e:	6878      	ldr	r0, [r7, #4]
 800db10:	f7ff fc6d 	bl	800d3ee <SPIF_Transmit>
 800db14:	4603      	mov	r3, r0
 800db16:	f083 0301 	eor.w	r3, r3, #1
 800db1a:	b2db      	uxtb	r3, r3
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d023      	beq.n	800db68 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 800db20:	2101      	movs	r1, #1
 800db22:	6878      	ldr	r0, [r7, #4]
 800db24:	f7ff fc0f 	bl	800d346 <SPIF_CsPin>
        break;
 800db28:	e030      	b.n	800db8c <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 800db2a:	2320      	movs	r3, #32
 800db2c:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 800db2e:	693b      	ldr	r3, [r7, #16]
 800db30:	0c1b      	lsrs	r3, r3, #16
 800db32:	b2db      	uxtb	r3, r3
 800db34:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	0a1b      	lsrs	r3, r3, #8
 800db3a:	b2db      	uxtb	r3, r3
 800db3c:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	b2db      	uxtb	r3, r3
 800db42:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 800db44:	f107 0108 	add.w	r1, r7, #8
 800db48:	2364      	movs	r3, #100	@ 0x64
 800db4a:	2204      	movs	r2, #4
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f7ff fc4e 	bl	800d3ee <SPIF_Transmit>
 800db52:	4603      	mov	r3, r0
 800db54:	f083 0301 	eor.w	r3, r3, #1
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d004      	beq.n	800db68 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 800db5e:	2101      	movs	r1, #1
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f7ff fbf0 	bl	800d346 <SPIF_CsPin>
        break;
 800db66:	e011      	b.n	800db8c <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 800db68:	2101      	movs	r1, #1
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f7ff fbeb 	bl	800d346 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 800db70:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800db74:	6878      	ldr	r0, [r7, #4]
 800db76:	f7ff fcde 	bl	800d536 <SPIF_WaitForWriting>
 800db7a:	4603      	mov	r3, r0
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d005      	beq.n	800db8c <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 800db80:	2301      	movs	r3, #1
 800db82:	75fb      	strb	r3, [r7, #23]
 800db84:	e002      	b.n	800db8c <SPIF_EraseSector+0xf0>
      break;
 800db86:	bf00      	nop
 800db88:	e000      	b.n	800db8c <SPIF_EraseSector+0xf0>
      break;
 800db8a:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 800db8c:	6878      	ldr	r0, [r7, #4]
 800db8e:	f7ff fc89 	bl	800d4a4 <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 800db92:	6878      	ldr	r0, [r7, #4]
 800db94:	f7ff fbca 	bl	800d32c <SPIF_UnLock>
  return retVal;
 800db98:	7dfb      	ldrb	r3, [r7, #23]
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3718      	adds	r7, #24
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bd80      	pop	{r7, pc}

0800dba2 <SPIF_WriteAddress>:
  * @param  Size: The length of data should be written. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WriteAddress(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 800dba2:	b580      	push	{r7, lr}
 800dba4:	b08e      	sub	sp, #56	@ 0x38
 800dba6:	af02      	add	r7, sp, #8
 800dba8:	60f8      	str	r0, [r7, #12]
 800dbaa:	60b9      	str	r1, [r7, #8]
 800dbac:	607a      	str	r2, [r7, #4]
 800dbae:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 800dbb0:	68f8      	ldr	r0, [r7, #12]
 800dbb2:	f7ff fba8 	bl	800d306 <SPIF_Lock>
  bool retVal = false;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t page, add, offset, remaining, length, maximum, index = 0;
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	61fb      	str	r3, [r7, #28]
  add = Address;
 800dbc0:	68bb      	ldr	r3, [r7, #8]
 800dbc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  remaining = Size;
 800dbc4:	683b      	ldr	r3, [r7, #0]
 800dbc6:	627b      	str	r3, [r7, #36]	@ 0x24
  do
  {
    page = SPIF_AddressToPage(add);
 800dbc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbca:	0a1b      	lsrs	r3, r3, #8
 800dbcc:	61bb      	str	r3, [r7, #24]
    offset = add % SPIF_PAGE_SIZE;
 800dbce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbd0:	b2db      	uxtb	r3, r3
 800dbd2:	617b      	str	r3, [r7, #20]
    maximum = SPIF_PAGE_SIZE - offset;
 800dbd4:	697b      	ldr	r3, [r7, #20]
 800dbd6:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800dbda:	613b      	str	r3, [r7, #16]
    if (remaining <= maximum)
 800dbdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dbde:	693b      	ldr	r3, [r7, #16]
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	d802      	bhi.n	800dbea <SPIF_WriteAddress+0x48>
    {
      length = remaining;
 800dbe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbe6:	623b      	str	r3, [r7, #32]
 800dbe8:	e001      	b.n	800dbee <SPIF_WriteAddress+0x4c>
    }
    else
    {
      length = maximum;
 800dbea:	693b      	ldr	r3, [r7, #16]
 800dbec:	623b      	str	r3, [r7, #32]
    }
    if (SPIF_WriteFn(Handle, page, &Data[index], length, offset) == false)
 800dbee:	687a      	ldr	r2, [r7, #4]
 800dbf0:	69fb      	ldr	r3, [r7, #28]
 800dbf2:	441a      	add	r2, r3
 800dbf4:	697b      	ldr	r3, [r7, #20]
 800dbf6:	9300      	str	r3, [sp, #0]
 800dbf8:	6a3b      	ldr	r3, [r7, #32]
 800dbfa:	69b9      	ldr	r1, [r7, #24]
 800dbfc:	68f8      	ldr	r0, [r7, #12]
 800dbfe:	f7ff fe59 	bl	800d8b4 <SPIF_WriteFn>
 800dc02:	4603      	mov	r3, r0
 800dc04:	f083 0301 	eor.w	r3, r3, #1
 800dc08:	b2db      	uxtb	r3, r3
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d116      	bne.n	800dc3c <SPIF_WriteAddress+0x9a>
    {
      break;
    }
    add += length;
 800dc0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc10:	6a3b      	ldr	r3, [r7, #32]
 800dc12:	4413      	add	r3, r2
 800dc14:	62bb      	str	r3, [r7, #40]	@ 0x28
    index += length;
 800dc16:	69fa      	ldr	r2, [r7, #28]
 800dc18:	6a3b      	ldr	r3, [r7, #32]
 800dc1a:	4413      	add	r3, r2
 800dc1c:	61fb      	str	r3, [r7, #28]
    remaining -= length;
 800dc1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc20:	6a3b      	ldr	r3, [r7, #32]
 800dc22:	1ad3      	subs	r3, r2, r3
 800dc24:	627b      	str	r3, [r7, #36]	@ 0x24
    if (remaining == 0)
 800dc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d103      	bne.n	800dc34 <SPIF_WriteAddress+0x92>
    {
      retVal = true;
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 800dc32:	e004      	b.n	800dc3e <SPIF_WriteAddress+0x9c>
    }

  } while (remaining > 0);
 800dc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d1c6      	bne.n	800dbc8 <SPIF_WriteAddress+0x26>
 800dc3a:	e000      	b.n	800dc3e <SPIF_WriteAddress+0x9c>
      break;
 800dc3c:	bf00      	nop

  SPIF_UnLock(Handle);
 800dc3e:	68f8      	ldr	r0, [r7, #12]
 800dc40:	f7ff fb74 	bl	800d32c <SPIF_UnLock>
  return retVal;
 800dc44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800dc48:	4618      	mov	r0, r3
 800dc4a:	3730      	adds	r7, #48	@ 0x30
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}

0800dc50 <memset>:
 800dc50:	4402      	add	r2, r0
 800dc52:	4603      	mov	r3, r0
 800dc54:	4293      	cmp	r3, r2
 800dc56:	d100      	bne.n	800dc5a <memset+0xa>
 800dc58:	4770      	bx	lr
 800dc5a:	f803 1b01 	strb.w	r1, [r3], #1
 800dc5e:	e7f9      	b.n	800dc54 <memset+0x4>

0800dc60 <__errno>:
 800dc60:	4b01      	ldr	r3, [pc, #4]	@ (800dc68 <__errno+0x8>)
 800dc62:	6818      	ldr	r0, [r3, #0]
 800dc64:	4770      	bx	lr
 800dc66:	bf00      	nop
 800dc68:	24000010 	.word	0x24000010

0800dc6c <__libc_init_array>:
 800dc6c:	b570      	push	{r4, r5, r6, lr}
 800dc6e:	4d0d      	ldr	r5, [pc, #52]	@ (800dca4 <__libc_init_array+0x38>)
 800dc70:	4c0d      	ldr	r4, [pc, #52]	@ (800dca8 <__libc_init_array+0x3c>)
 800dc72:	1b64      	subs	r4, r4, r5
 800dc74:	10a4      	asrs	r4, r4, #2
 800dc76:	2600      	movs	r6, #0
 800dc78:	42a6      	cmp	r6, r4
 800dc7a:	d109      	bne.n	800dc90 <__libc_init_array+0x24>
 800dc7c:	4d0b      	ldr	r5, [pc, #44]	@ (800dcac <__libc_init_array+0x40>)
 800dc7e:	4c0c      	ldr	r4, [pc, #48]	@ (800dcb0 <__libc_init_array+0x44>)
 800dc80:	f000 fcb0 	bl	800e5e4 <_init>
 800dc84:	1b64      	subs	r4, r4, r5
 800dc86:	10a4      	asrs	r4, r4, #2
 800dc88:	2600      	movs	r6, #0
 800dc8a:	42a6      	cmp	r6, r4
 800dc8c:	d105      	bne.n	800dc9a <__libc_init_array+0x2e>
 800dc8e:	bd70      	pop	{r4, r5, r6, pc}
 800dc90:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc94:	4798      	blx	r3
 800dc96:	3601      	adds	r6, #1
 800dc98:	e7ee      	b.n	800dc78 <__libc_init_array+0xc>
 800dc9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc9e:	4798      	blx	r3
 800dca0:	3601      	adds	r6, #1
 800dca2:	e7f2      	b.n	800dc8a <__libc_init_array+0x1e>
 800dca4:	0800e7c8 	.word	0x0800e7c8
 800dca8:	0800e7c8 	.word	0x0800e7c8
 800dcac:	0800e7c8 	.word	0x0800e7c8
 800dcb0:	0800e7cc 	.word	0x0800e7cc

0800dcb4 <acosf>:
 800dcb4:	b508      	push	{r3, lr}
 800dcb6:	ed2d 8b02 	vpush	{d8}
 800dcba:	eeb0 8a40 	vmov.f32	s16, s0
 800dcbe:	f000 fa27 	bl	800e110 <__ieee754_acosf>
 800dcc2:	eeb4 8a48 	vcmp.f32	s16, s16
 800dcc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcca:	eef0 8a40 	vmov.f32	s17, s0
 800dcce:	d615      	bvs.n	800dcfc <acosf+0x48>
 800dcd0:	eeb0 0a48 	vmov.f32	s0, s16
 800dcd4:	f000 f83a 	bl	800dd4c <fabsf>
 800dcd8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800dcdc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800dce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce4:	dd0a      	ble.n	800dcfc <acosf+0x48>
 800dce6:	f7ff ffbb 	bl	800dc60 <__errno>
 800dcea:	ecbd 8b02 	vpop	{d8}
 800dcee:	2321      	movs	r3, #33	@ 0x21
 800dcf0:	6003      	str	r3, [r0, #0]
 800dcf2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800dcf6:	4804      	ldr	r0, [pc, #16]	@ (800dd08 <acosf+0x54>)
 800dcf8:	f000 b830 	b.w	800dd5c <nanf>
 800dcfc:	eeb0 0a68 	vmov.f32	s0, s17
 800dd00:	ecbd 8b02 	vpop	{d8}
 800dd04:	bd08      	pop	{r3, pc}
 800dd06:	bf00      	nop
 800dd08:	0800e640 	.word	0x0800e640

0800dd0c <atan2f>:
 800dd0c:	f000 baf8 	b.w	800e300 <__ieee754_atan2f>

0800dd10 <sqrtf>:
 800dd10:	b508      	push	{r3, lr}
 800dd12:	ed2d 8b02 	vpush	{d8}
 800dd16:	eeb0 8a40 	vmov.f32	s16, s0
 800dd1a:	f000 f9d2 	bl	800e0c2 <__ieee754_sqrtf>
 800dd1e:	eeb4 8a48 	vcmp.f32	s16, s16
 800dd22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd26:	d60c      	bvs.n	800dd42 <sqrtf+0x32>
 800dd28:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800dd48 <sqrtf+0x38>
 800dd2c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800dd30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd34:	d505      	bpl.n	800dd42 <sqrtf+0x32>
 800dd36:	f7ff ff93 	bl	800dc60 <__errno>
 800dd3a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800dd3e:	2321      	movs	r3, #33	@ 0x21
 800dd40:	6003      	str	r3, [r0, #0]
 800dd42:	ecbd 8b02 	vpop	{d8}
 800dd46:	bd08      	pop	{r3, pc}
 800dd48:	00000000 	.word	0x00000000

0800dd4c <fabsf>:
 800dd4c:	ee10 3a10 	vmov	r3, s0
 800dd50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dd54:	ee00 3a10 	vmov	s0, r3
 800dd58:	4770      	bx	lr
	...

0800dd5c <nanf>:
 800dd5c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800dd64 <nanf+0x8>
 800dd60:	4770      	bx	lr
 800dd62:	bf00      	nop
 800dd64:	7fc00000 	.word	0x7fc00000

0800dd68 <sinf_poly>:
 800dd68:	07cb      	lsls	r3, r1, #31
 800dd6a:	d412      	bmi.n	800dd92 <sinf_poly+0x2a>
 800dd6c:	ee21 5b00 	vmul.f64	d5, d1, d0
 800dd70:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 800dd74:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 800dd78:	eea6 7b01 	vfma.f64	d7, d6, d1
 800dd7c:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 800dd80:	ee21 1b05 	vmul.f64	d1, d1, d5
 800dd84:	eea6 0b05 	vfma.f64	d0, d6, d5
 800dd88:	eea7 0b01 	vfma.f64	d0, d7, d1
 800dd8c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800dd90:	4770      	bx	lr
 800dd92:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 800dd96:	ee21 5b01 	vmul.f64	d5, d1, d1
 800dd9a:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 800dd9e:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 800dda2:	eea1 7b06 	vfma.f64	d7, d1, d6
 800dda6:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 800ddaa:	eea1 0b06 	vfma.f64	d0, d1, d6
 800ddae:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 800ddb2:	ee21 1b05 	vmul.f64	d1, d1, d5
 800ddb6:	eea5 0b06 	vfma.f64	d0, d5, d6
 800ddba:	e7e5      	b.n	800dd88 <sinf_poly+0x20>
 800ddbc:	0000      	movs	r0, r0
	...

0800ddc0 <sinf>:
 800ddc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ddc2:	ee10 4a10 	vmov	r4, s0
 800ddc6:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800ddca:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 800ddce:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800ddd2:	eef0 7a40 	vmov.f32	s15, s0
 800ddd6:	ea4f 5214 	mov.w	r2, r4, lsr #20
 800ddda:	d218      	bcs.n	800de0e <sinf+0x4e>
 800dddc:	ee26 1b06 	vmul.f64	d1, d6, d6
 800dde0:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 800dde4:	d20a      	bcs.n	800ddfc <sinf+0x3c>
 800dde6:	f412 6fff 	tst.w	r2, #2040	@ 0x7f8
 800ddea:	d103      	bne.n	800ddf4 <sinf+0x34>
 800ddec:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 800ddf0:	ed8d 1a01 	vstr	s2, [sp, #4]
 800ddf4:	eeb0 0a67 	vmov.f32	s0, s15
 800ddf8:	b003      	add	sp, #12
 800ddfa:	bd30      	pop	{r4, r5, pc}
 800ddfc:	483a      	ldr	r0, [pc, #232]	@ (800dee8 <sinf+0x128>)
 800ddfe:	eeb0 0b46 	vmov.f64	d0, d6
 800de02:	2100      	movs	r1, #0
 800de04:	b003      	add	sp, #12
 800de06:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800de0a:	f7ff bfad 	b.w	800dd68 <sinf_poly>
 800de0e:	f240 422e 	movw	r2, #1070	@ 0x42e
 800de12:	4293      	cmp	r3, r2
 800de14:	d824      	bhi.n	800de60 <sinf+0xa0>
 800de16:	4b34      	ldr	r3, [pc, #208]	@ (800dee8 <sinf+0x128>)
 800de18:	ed93 7b08 	vldr	d7, [r3, #32]
 800de1c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800de20:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800de24:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 800de28:	ee17 1a90 	vmov	r1, s15
 800de2c:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 800de30:	1609      	asrs	r1, r1, #24
 800de32:	ee07 1a90 	vmov	s15, r1
 800de36:	f001 0203 	and.w	r2, r1, #3
 800de3a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800de3e:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800de42:	ed92 0b00 	vldr	d0, [r2]
 800de46:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 800de4a:	f011 0f02 	tst.w	r1, #2
 800de4e:	eea5 6b47 	vfms.f64	d6, d5, d7
 800de52:	bf08      	it	eq
 800de54:	4618      	moveq	r0, r3
 800de56:	ee26 1b06 	vmul.f64	d1, d6, d6
 800de5a:	ee20 0b06 	vmul.f64	d0, d0, d6
 800de5e:	e7d1      	b.n	800de04 <sinf+0x44>
 800de60:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 800de64:	d237      	bcs.n	800ded6 <sinf+0x116>
 800de66:	4921      	ldr	r1, [pc, #132]	@ (800deec <sinf+0x12c>)
 800de68:	f3c4 6083 	ubfx	r0, r4, #26, #4
 800de6c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 800de70:	f3c4 0316 	ubfx	r3, r4, #0, #23
 800de74:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 800de78:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800de7c:	6a10      	ldr	r0, [r2, #32]
 800de7e:	6912      	ldr	r2, [r2, #16]
 800de80:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800de84:	40ab      	lsls	r3, r5
 800de86:	fba0 5003 	umull	r5, r0, r0, r3
 800de8a:	4359      	muls	r1, r3
 800de8c:	fbe3 0102 	umlal	r0, r1, r3, r2
 800de90:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 800de94:	0f9d      	lsrs	r5, r3, #30
 800de96:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800de9a:	1ac9      	subs	r1, r1, r3
 800de9c:	f7f2 fbaa 	bl	80005f4 <__aeabi_l2d>
 800dea0:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 800dea4:	4b10      	ldr	r3, [pc, #64]	@ (800dee8 <sinf+0x128>)
 800dea6:	f004 0203 	and.w	r2, r4, #3
 800deaa:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800deae:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 800dee0 <sinf+0x120>
 800deb2:	ed92 0b00 	vldr	d0, [r2]
 800deb6:	ec41 0b17 	vmov	d7, r0, r1
 800deba:	f014 0f02 	tst.w	r4, #2
 800debe:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dec2:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 800dec6:	4629      	mov	r1, r5
 800dec8:	bf08      	it	eq
 800deca:	4618      	moveq	r0, r3
 800decc:	ee27 1b07 	vmul.f64	d1, d7, d7
 800ded0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ded4:	e796      	b.n	800de04 <sinf+0x44>
 800ded6:	b003      	add	sp, #12
 800ded8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dedc:	f000 b8e2 	b.w	800e0a4 <__math_invalidf>
 800dee0:	54442d18 	.word	0x54442d18
 800dee4:	3c1921fb 	.word	0x3c1921fb
 800dee8:	0800e6a8 	.word	0x0800e6a8
 800deec:	0800e644 	.word	0x0800e644

0800def0 <sinf_poly>:
 800def0:	07cb      	lsls	r3, r1, #31
 800def2:	d412      	bmi.n	800df1a <sinf_poly+0x2a>
 800def4:	ee21 5b00 	vmul.f64	d5, d1, d0
 800def8:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 800defc:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 800df00:	eea6 7b01 	vfma.f64	d7, d6, d1
 800df04:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 800df08:	ee21 1b05 	vmul.f64	d1, d1, d5
 800df0c:	eea6 0b05 	vfma.f64	d0, d6, d5
 800df10:	eea7 0b01 	vfma.f64	d0, d7, d1
 800df14:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800df18:	4770      	bx	lr
 800df1a:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 800df1e:	ee21 5b01 	vmul.f64	d5, d1, d1
 800df22:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 800df26:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 800df2a:	eea1 7b06 	vfma.f64	d7, d1, d6
 800df2e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 800df32:	eea1 0b06 	vfma.f64	d0, d1, d6
 800df36:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 800df3a:	ee21 1b05 	vmul.f64	d1, d1, d5
 800df3e:	eea5 0b06 	vfma.f64	d0, d5, d6
 800df42:	e7e5      	b.n	800df10 <sinf_poly+0x20>
 800df44:	0000      	movs	r0, r0
	...

0800df48 <cosf>:
 800df48:	b538      	push	{r3, r4, r5, lr}
 800df4a:	ee10 4a10 	vmov	r4, s0
 800df4e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800df52:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 800df56:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 800df5a:	d21f      	bcs.n	800df9c <cosf+0x54>
 800df5c:	ee27 7b07 	vmul.f64	d7, d7, d7
 800df60:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 800df64:	f0c0 8082 	bcc.w	800e06c <cosf+0x124>
 800df68:	ee27 4b07 	vmul.f64	d4, d7, d7
 800df6c:	4b44      	ldr	r3, [pc, #272]	@ (800e080 <cosf+0x138>)
 800df6e:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 800df72:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 800df76:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 800df7a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800df7e:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 800df82:	eea7 0b05 	vfma.f64	d0, d7, d5
 800df86:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 800df8a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800df8e:	eea4 0b05 	vfma.f64	d0, d4, d5
 800df92:	eea6 0b07 	vfma.f64	d0, d6, d7
 800df96:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800df9a:	bd38      	pop	{r3, r4, r5, pc}
 800df9c:	f240 422e 	movw	r2, #1070	@ 0x42e
 800dfa0:	4293      	cmp	r3, r2
 800dfa2:	d829      	bhi.n	800dff8 <cosf+0xb0>
 800dfa4:	4b36      	ldr	r3, [pc, #216]	@ (800e080 <cosf+0x138>)
 800dfa6:	ed93 6b08 	vldr	d6, [r3, #32]
 800dfaa:	ee27 6b06 	vmul.f64	d6, d7, d6
 800dfae:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 800dfb2:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 800dfb6:	ee16 1a90 	vmov	r1, s13
 800dfba:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 800dfbe:	1609      	asrs	r1, r1, #24
 800dfc0:	ee06 1a90 	vmov	s13, r1
 800dfc4:	f001 0203 	and.w	r2, r1, #3
 800dfc8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800dfcc:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800dfd0:	ed92 0b00 	vldr	d0, [r2]
 800dfd4:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 800dfd8:	f011 0f02 	tst.w	r1, #2
 800dfdc:	f081 0101 	eor.w	r1, r1, #1
 800dfe0:	eea5 7b46 	vfms.f64	d7, d5, d6
 800dfe4:	bf08      	it	eq
 800dfe6:	4618      	moveq	r0, r3
 800dfe8:	ee27 1b07 	vmul.f64	d1, d7, d7
 800dfec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dff0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800dff4:	f7ff bf7c 	b.w	800def0 <sinf_poly>
 800dff8:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 800dffc:	d232      	bcs.n	800e064 <cosf+0x11c>
 800dffe:	4921      	ldr	r1, [pc, #132]	@ (800e084 <cosf+0x13c>)
 800e000:	f3c4 6083 	ubfx	r0, r4, #26, #4
 800e004:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 800e008:	f3c4 0316 	ubfx	r3, r4, #0, #23
 800e00c:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 800e010:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e014:	6a10      	ldr	r0, [r2, #32]
 800e016:	6912      	ldr	r2, [r2, #16]
 800e018:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e01c:	40ab      	lsls	r3, r5
 800e01e:	fba0 5003 	umull	r5, r0, r0, r3
 800e022:	4359      	muls	r1, r3
 800e024:	fbe3 0102 	umlal	r0, r1, r3, r2
 800e028:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 800e02c:	0f9d      	lsrs	r5, r3, #30
 800e02e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e032:	1ac9      	subs	r1, r1, r3
 800e034:	f7f2 fade 	bl	80005f4 <__aeabi_l2d>
 800e038:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 800e03c:	4b10      	ldr	r3, [pc, #64]	@ (800e080 <cosf+0x138>)
 800e03e:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 800e078 <cosf+0x130>
 800e042:	ec41 0b17 	vmov	d7, r0, r1
 800e046:	f004 0203 	and.w	r2, r4, #3
 800e04a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800e04e:	ed92 0b00 	vldr	d0, [r2]
 800e052:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e056:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 800e05a:	f014 0f02 	tst.w	r4, #2
 800e05e:	f085 0101 	eor.w	r1, r5, #1
 800e062:	e7bf      	b.n	800dfe4 <cosf+0x9c>
 800e064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e068:	f000 b81c 	b.w	800e0a4 <__math_invalidf>
 800e06c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e070:	e793      	b.n	800df9a <cosf+0x52>
 800e072:	bf00      	nop
 800e074:	f3af 8000 	nop.w
 800e078:	54442d18 	.word	0x54442d18
 800e07c:	3c1921fb 	.word	0x3c1921fb
 800e080:	0800e6a8 	.word	0x0800e6a8
 800e084:	0800e644 	.word	0x0800e644

0800e088 <with_errnof>:
 800e088:	b510      	push	{r4, lr}
 800e08a:	ed2d 8b02 	vpush	{d8}
 800e08e:	eeb0 8a40 	vmov.f32	s16, s0
 800e092:	4604      	mov	r4, r0
 800e094:	f7ff fde4 	bl	800dc60 <__errno>
 800e098:	eeb0 0a48 	vmov.f32	s0, s16
 800e09c:	ecbd 8b02 	vpop	{d8}
 800e0a0:	6004      	str	r4, [r0, #0]
 800e0a2:	bd10      	pop	{r4, pc}

0800e0a4 <__math_invalidf>:
 800e0a4:	eef0 7a40 	vmov.f32	s15, s0
 800e0a8:	ee30 7a40 	vsub.f32	s14, s0, s0
 800e0ac:	eef4 7a67 	vcmp.f32	s15, s15
 800e0b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0b4:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800e0b8:	d602      	bvs.n	800e0c0 <__math_invalidf+0x1c>
 800e0ba:	2021      	movs	r0, #33	@ 0x21
 800e0bc:	f7ff bfe4 	b.w	800e088 <with_errnof>
 800e0c0:	4770      	bx	lr

0800e0c2 <__ieee754_sqrtf>:
 800e0c2:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e0c6:	4770      	bx	lr

0800e0c8 <roundf>:
 800e0c8:	ee10 0a10 	vmov	r0, s0
 800e0cc:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800e0d0:	3a7f      	subs	r2, #127	@ 0x7f
 800e0d2:	2a16      	cmp	r2, #22
 800e0d4:	dc15      	bgt.n	800e102 <roundf+0x3a>
 800e0d6:	2a00      	cmp	r2, #0
 800e0d8:	da08      	bge.n	800e0ec <roundf+0x24>
 800e0da:	3201      	adds	r2, #1
 800e0dc:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800e0e0:	d101      	bne.n	800e0e6 <roundf+0x1e>
 800e0e2:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800e0e6:	ee00 3a10 	vmov	s0, r3
 800e0ea:	4770      	bx	lr
 800e0ec:	4907      	ldr	r1, [pc, #28]	@ (800e10c <roundf+0x44>)
 800e0ee:	4111      	asrs	r1, r2
 800e0f0:	4201      	tst	r1, r0
 800e0f2:	d0fa      	beq.n	800e0ea <roundf+0x22>
 800e0f4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e0f8:	4113      	asrs	r3, r2
 800e0fa:	4403      	add	r3, r0
 800e0fc:	ea23 0301 	bic.w	r3, r3, r1
 800e100:	e7f1      	b.n	800e0e6 <roundf+0x1e>
 800e102:	2a80      	cmp	r2, #128	@ 0x80
 800e104:	d1f1      	bne.n	800e0ea <roundf+0x22>
 800e106:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e10a:	4770      	bx	lr
 800e10c:	007fffff 	.word	0x007fffff

0800e110 <__ieee754_acosf>:
 800e110:	b508      	push	{r3, lr}
 800e112:	ee10 3a10 	vmov	r3, s0
 800e116:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e11a:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800e11e:	ed2d 8b0c 	vpush	{d8-d13}
 800e122:	d109      	bne.n	800e138 <__ieee754_acosf+0x28>
 800e124:	ed9f 0a65 	vldr	s0, [pc, #404]	@ 800e2bc <__ieee754_acosf+0x1ac>
 800e128:	eddf 7a65 	vldr	s15, [pc, #404]	@ 800e2c0 <__ieee754_acosf+0x1b0>
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	fe37 0a80 	vselgt.f32	s0, s15, s0
 800e132:	ecbd 8b0c 	vpop	{d8-d13}
 800e136:	bd08      	pop	{r3, pc}
 800e138:	d904      	bls.n	800e144 <__ieee754_acosf+0x34>
 800e13a:	ee30 8a40 	vsub.f32	s16, s0, s0
 800e13e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800e142:	e7f6      	b.n	800e132 <__ieee754_acosf+0x22>
 800e144:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 800e148:	d23c      	bcs.n	800e1c4 <__ieee754_acosf+0xb4>
 800e14a:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 800e14e:	f240 80b1 	bls.w	800e2b4 <__ieee754_acosf+0x1a4>
 800e152:	ee60 7a00 	vmul.f32	s15, s0, s0
 800e156:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 800e2c4 <__ieee754_acosf+0x1b4>
 800e15a:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 800e2c8 <__ieee754_acosf+0x1b8>
 800e15e:	ed9f 6a5b 	vldr	s12, [pc, #364]	@ 800e2cc <__ieee754_acosf+0x1bc>
 800e162:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800e166:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 800e2d0 <__ieee754_acosf+0x1c0>
 800e16a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e16e:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800e2d4 <__ieee754_acosf+0x1c4>
 800e172:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800e176:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800e2d8 <__ieee754_acosf+0x1c8>
 800e17a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e17e:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800e2dc <__ieee754_acosf+0x1cc>
 800e182:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800e186:	eddf 6a56 	vldr	s13, [pc, #344]	@ 800e2e0 <__ieee754_acosf+0x1d0>
 800e18a:	eea7 6aa6 	vfma.f32	s12, s15, s13
 800e18e:	eddf 6a55 	vldr	s13, [pc, #340]	@ 800e2e4 <__ieee754_acosf+0x1d4>
 800e192:	eee6 6a27 	vfma.f32	s13, s12, s15
 800e196:	ed9f 6a54 	vldr	s12, [pc, #336]	@ 800e2e8 <__ieee754_acosf+0x1d8>
 800e19a:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800e19e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e1a2:	eee6 6a27 	vfma.f32	s13, s12, s15
 800e1a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1aa:	eddf 7a50 	vldr	s15, [pc, #320]	@ 800e2ec <__ieee754_acosf+0x1dc>
 800e1ae:	ee87 6a26 	vdiv.f32	s12, s14, s13
 800e1b2:	eee0 7a46 	vfms.f32	s15, s0, s12
 800e1b6:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e1ba:	ed9f 0a4d 	vldr	s0, [pc, #308]	@ 800e2f0 <__ieee754_acosf+0x1e0>
 800e1be:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e1c2:	e7b6      	b.n	800e132 <__ieee754_acosf+0x22>
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	eddf da3f 	vldr	s27, [pc, #252]	@ 800e2c4 <__ieee754_acosf+0x1b4>
 800e1ca:	eddf ca3f 	vldr	s25, [pc, #252]	@ 800e2c8 <__ieee754_acosf+0x1b8>
 800e1ce:	ed9f ca40 	vldr	s24, [pc, #256]	@ 800e2d0 <__ieee754_acosf+0x1c0>
 800e1d2:	eddf ba40 	vldr	s23, [pc, #256]	@ 800e2d4 <__ieee754_acosf+0x1c4>
 800e1d6:	ed9f ba40 	vldr	s22, [pc, #256]	@ 800e2d8 <__ieee754_acosf+0x1c8>
 800e1da:	eddf 8a40 	vldr	s17, [pc, #256]	@ 800e2dc <__ieee754_acosf+0x1cc>
 800e1de:	ed9f da40 	vldr	s26, [pc, #256]	@ 800e2e0 <__ieee754_acosf+0x1d0>
 800e1e2:	eddf aa3a 	vldr	s21, [pc, #232]	@ 800e2cc <__ieee754_acosf+0x1bc>
 800e1e6:	ed9f aa3f 	vldr	s20, [pc, #252]	@ 800e2e4 <__ieee754_acosf+0x1d4>
 800e1ea:	eddf 9a3f 	vldr	s19, [pc, #252]	@ 800e2e8 <__ieee754_acosf+0x1d8>
 800e1ee:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 800e1f2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e1f6:	da28      	bge.n	800e24a <__ieee754_acosf+0x13a>
 800e1f8:	ee30 8a09 	vadd.f32	s16, s0, s18
 800e1fc:	ee28 0a27 	vmul.f32	s0, s16, s15
 800e200:	eee0 ca2d 	vfma.f32	s25, s0, s27
 800e204:	eee0 aa0d 	vfma.f32	s21, s0, s26
 800e208:	eeac ca80 	vfma.f32	s24, s25, s0
 800e20c:	eeaa aa80 	vfma.f32	s20, s21, s0
 800e210:	eeec ba00 	vfma.f32	s23, s24, s0
 800e214:	eeea 9a00 	vfma.f32	s19, s20, s0
 800e218:	eeab ba80 	vfma.f32	s22, s23, s0
 800e21c:	eea9 9a80 	vfma.f32	s18, s19, s0
 800e220:	eeeb 8a00 	vfma.f32	s17, s22, s0
 800e224:	ee68 8a80 	vmul.f32	s17, s17, s0
 800e228:	f7ff ff4b 	bl	800e0c2 <__ieee754_sqrtf>
 800e22c:	ee88 7a89 	vdiv.f32	s14, s17, s18
 800e230:	eddf 7a30 	vldr	s15, [pc, #192]	@ 800e2f4 <__ieee754_acosf+0x1e4>
 800e234:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e238:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800e23c:	ee77 7a80 	vadd.f32	s15, s15, s0
 800e240:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 800e2f8 <__ieee754_acosf+0x1e8>
 800e244:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e248:	e773      	b.n	800e132 <__ieee754_acosf+0x22>
 800e24a:	ee39 8a40 	vsub.f32	s16, s18, s0
 800e24e:	ee28 8a27 	vmul.f32	s16, s16, s15
 800e252:	eeb0 0a48 	vmov.f32	s0, s16
 800e256:	f7ff ff34 	bl	800e0c2 <__ieee754_sqrtf>
 800e25a:	eee8 ca2d 	vfma.f32	s25, s16, s27
 800e25e:	eee8 aa0d 	vfma.f32	s21, s16, s26
 800e262:	eeac ca88 	vfma.f32	s24, s25, s16
 800e266:	eeaa aa88 	vfma.f32	s20, s21, s16
 800e26a:	eeec ba08 	vfma.f32	s23, s24, s16
 800e26e:	ee10 3a10 	vmov	r3, s0
 800e272:	eeab ba88 	vfma.f32	s22, s23, s16
 800e276:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e27a:	f023 030f 	bic.w	r3, r3, #15
 800e27e:	eeea 9a08 	vfma.f32	s19, s20, s16
 800e282:	ee07 3a90 	vmov	s15, r3
 800e286:	eeeb 8a08 	vfma.f32	s17, s22, s16
 800e28a:	eeb0 6a48 	vmov.f32	s12, s16
 800e28e:	eea7 6ae7 	vfms.f32	s12, s15, s15
 800e292:	eea9 9a88 	vfma.f32	s18, s19, s16
 800e296:	ee70 6a27 	vadd.f32	s13, s0, s15
 800e29a:	ee68 8a88 	vmul.f32	s17, s17, s16
 800e29e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800e2a2:	eec8 6a89 	vdiv.f32	s13, s17, s18
 800e2a6:	eea0 7a26 	vfma.f32	s14, s0, s13
 800e2aa:	ee37 0a87 	vadd.f32	s0, s15, s14
 800e2ae:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e2b2:	e73e      	b.n	800e132 <__ieee754_acosf+0x22>
 800e2b4:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 800e2fc <__ieee754_acosf+0x1ec>
 800e2b8:	e73b      	b.n	800e132 <__ieee754_acosf+0x22>
 800e2ba:	bf00      	nop
 800e2bc:	40490fdb 	.word	0x40490fdb
 800e2c0:	00000000 	.word	0x00000000
 800e2c4:	3811ef08 	.word	0x3811ef08
 800e2c8:	3a4f7f04 	.word	0x3a4f7f04
 800e2cc:	bf303361 	.word	0xbf303361
 800e2d0:	bd241146 	.word	0xbd241146
 800e2d4:	3e4e0aa8 	.word	0x3e4e0aa8
 800e2d8:	bea6b090 	.word	0xbea6b090
 800e2dc:	3e2aaaab 	.word	0x3e2aaaab
 800e2e0:	3d9dc62e 	.word	0x3d9dc62e
 800e2e4:	4001572d 	.word	0x4001572d
 800e2e8:	c019d139 	.word	0xc019d139
 800e2ec:	33a22168 	.word	0x33a22168
 800e2f0:	3fc90fda 	.word	0x3fc90fda
 800e2f4:	b3a22168 	.word	0xb3a22168
 800e2f8:	40490fda 	.word	0x40490fda
 800e2fc:	3fc90fdb 	.word	0x3fc90fdb

0800e300 <__ieee754_atan2f>:
 800e300:	ee10 2a90 	vmov	r2, s1
 800e304:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800e308:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e30c:	b510      	push	{r4, lr}
 800e30e:	eef0 7a40 	vmov.f32	s15, s0
 800e312:	d806      	bhi.n	800e322 <__ieee754_atan2f+0x22>
 800e314:	ee10 0a10 	vmov	r0, s0
 800e318:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800e31c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e320:	d904      	bls.n	800e32c <__ieee754_atan2f+0x2c>
 800e322:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800e326:	eeb0 0a67 	vmov.f32	s0, s15
 800e32a:	bd10      	pop	{r4, pc}
 800e32c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800e330:	d103      	bne.n	800e33a <__ieee754_atan2f+0x3a>
 800e332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e336:	f000 b881 	b.w	800e43c <atanf>
 800e33a:	1794      	asrs	r4, r2, #30
 800e33c:	f004 0402 	and.w	r4, r4, #2
 800e340:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800e344:	b93b      	cbnz	r3, 800e356 <__ieee754_atan2f+0x56>
 800e346:	2c02      	cmp	r4, #2
 800e348:	d05c      	beq.n	800e404 <__ieee754_atan2f+0x104>
 800e34a:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800e418 <__ieee754_atan2f+0x118>
 800e34e:	2c03      	cmp	r4, #3
 800e350:	fe47 7a00 	vseleq.f32	s15, s14, s0
 800e354:	e7e7      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e356:	b939      	cbnz	r1, 800e368 <__ieee754_atan2f+0x68>
 800e358:	eddf 7a30 	vldr	s15, [pc, #192]	@ 800e41c <__ieee754_atan2f+0x11c>
 800e35c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800e420 <__ieee754_atan2f+0x120>
 800e360:	2800      	cmp	r0, #0
 800e362:	fe67 7a87 	vselge.f32	s15, s15, s14
 800e366:	e7de      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e368:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e36c:	d110      	bne.n	800e390 <__ieee754_atan2f+0x90>
 800e36e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e372:	f104 34ff 	add.w	r4, r4, #4294967295
 800e376:	d107      	bne.n	800e388 <__ieee754_atan2f+0x88>
 800e378:	2c02      	cmp	r4, #2
 800e37a:	d846      	bhi.n	800e40a <__ieee754_atan2f+0x10a>
 800e37c:	4b29      	ldr	r3, [pc, #164]	@ (800e424 <__ieee754_atan2f+0x124>)
 800e37e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e382:	edd3 7a00 	vldr	s15, [r3]
 800e386:	e7ce      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e388:	2c02      	cmp	r4, #2
 800e38a:	d841      	bhi.n	800e410 <__ieee754_atan2f+0x110>
 800e38c:	4b26      	ldr	r3, [pc, #152]	@ (800e428 <__ieee754_atan2f+0x128>)
 800e38e:	e7f6      	b.n	800e37e <__ieee754_atan2f+0x7e>
 800e390:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e394:	d0e0      	beq.n	800e358 <__ieee754_atan2f+0x58>
 800e396:	1a5b      	subs	r3, r3, r1
 800e398:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800e39c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800e3a0:	da1a      	bge.n	800e3d8 <__ieee754_atan2f+0xd8>
 800e3a2:	2a00      	cmp	r2, #0
 800e3a4:	da01      	bge.n	800e3aa <__ieee754_atan2f+0xaa>
 800e3a6:	313c      	adds	r1, #60	@ 0x3c
 800e3a8:	db19      	blt.n	800e3de <__ieee754_atan2f+0xde>
 800e3aa:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800e3ae:	f7ff fccd 	bl	800dd4c <fabsf>
 800e3b2:	f000 f843 	bl	800e43c <atanf>
 800e3b6:	eef0 7a40 	vmov.f32	s15, s0
 800e3ba:	2c01      	cmp	r4, #1
 800e3bc:	d012      	beq.n	800e3e4 <__ieee754_atan2f+0xe4>
 800e3be:	2c02      	cmp	r4, #2
 800e3c0:	d017      	beq.n	800e3f2 <__ieee754_atan2f+0xf2>
 800e3c2:	2c00      	cmp	r4, #0
 800e3c4:	d0af      	beq.n	800e326 <__ieee754_atan2f+0x26>
 800e3c6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800e42c <__ieee754_atan2f+0x12c>
 800e3ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e3ce:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800e430 <__ieee754_atan2f+0x130>
 800e3d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e3d6:	e7a6      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e3d8:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800e41c <__ieee754_atan2f+0x11c>
 800e3dc:	e7ed      	b.n	800e3ba <__ieee754_atan2f+0xba>
 800e3de:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e434 <__ieee754_atan2f+0x134>
 800e3e2:	e7ea      	b.n	800e3ba <__ieee754_atan2f+0xba>
 800e3e4:	ee17 3a90 	vmov	r3, s15
 800e3e8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800e3ec:	ee07 3a90 	vmov	s15, r3
 800e3f0:	e799      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e3f2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800e42c <__ieee754_atan2f+0x12c>
 800e3f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e3fa:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800e430 <__ieee754_atan2f+0x130>
 800e3fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e402:	e790      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e404:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800e430 <__ieee754_atan2f+0x130>
 800e408:	e78d      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e40a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800e438 <__ieee754_atan2f+0x138>
 800e40e:	e78a      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e410:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e434 <__ieee754_atan2f+0x134>
 800e414:	e787      	b.n	800e326 <__ieee754_atan2f+0x26>
 800e416:	bf00      	nop
 800e418:	c0490fdb 	.word	0xc0490fdb
 800e41c:	3fc90fdb 	.word	0x3fc90fdb
 800e420:	bfc90fdb 	.word	0xbfc90fdb
 800e424:	0800e794 	.word	0x0800e794
 800e428:	0800e788 	.word	0x0800e788
 800e42c:	33bbbd2e 	.word	0x33bbbd2e
 800e430:	40490fdb 	.word	0x40490fdb
 800e434:	00000000 	.word	0x00000000
 800e438:	3f490fdb 	.word	0x3f490fdb

0800e43c <atanf>:
 800e43c:	b538      	push	{r3, r4, r5, lr}
 800e43e:	ee10 5a10 	vmov	r5, s0
 800e442:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800e446:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800e44a:	eef0 7a40 	vmov.f32	s15, s0
 800e44e:	d30f      	bcc.n	800e470 <atanf+0x34>
 800e450:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800e454:	d904      	bls.n	800e460 <atanf+0x24>
 800e456:	ee70 7a00 	vadd.f32	s15, s0, s0
 800e45a:	eeb0 0a67 	vmov.f32	s0, s15
 800e45e:	bd38      	pop	{r3, r4, r5, pc}
 800e460:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800e598 <atanf+0x15c>
 800e464:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800e59c <atanf+0x160>
 800e468:	2d00      	cmp	r5, #0
 800e46a:	fe77 7a27 	vselgt.f32	s15, s14, s15
 800e46e:	e7f4      	b.n	800e45a <atanf+0x1e>
 800e470:	4b4b      	ldr	r3, [pc, #300]	@ (800e5a0 <atanf+0x164>)
 800e472:	429c      	cmp	r4, r3
 800e474:	d810      	bhi.n	800e498 <atanf+0x5c>
 800e476:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800e47a:	d20a      	bcs.n	800e492 <atanf+0x56>
 800e47c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800e5a4 <atanf+0x168>
 800e480:	ee30 7a07 	vadd.f32	s14, s0, s14
 800e484:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e488:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800e48c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e490:	dce3      	bgt.n	800e45a <atanf+0x1e>
 800e492:	f04f 33ff 	mov.w	r3, #4294967295
 800e496:	e013      	b.n	800e4c0 <atanf+0x84>
 800e498:	f7ff fc58 	bl	800dd4c <fabsf>
 800e49c:	4b42      	ldr	r3, [pc, #264]	@ (800e5a8 <atanf+0x16c>)
 800e49e:	429c      	cmp	r4, r3
 800e4a0:	d84f      	bhi.n	800e542 <atanf+0x106>
 800e4a2:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800e4a6:	429c      	cmp	r4, r3
 800e4a8:	d841      	bhi.n	800e52e <atanf+0xf2>
 800e4aa:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800e4ae:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800e4b2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e4bc:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e4c0:	1c5a      	adds	r2, r3, #1
 800e4c2:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800e4c6:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800e5ac <atanf+0x170>
 800e4ca:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800e5b0 <atanf+0x174>
 800e4ce:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 800e5b4 <atanf+0x178>
 800e4d2:	ee66 6a06 	vmul.f32	s13, s12, s12
 800e4d6:	eee6 5a87 	vfma.f32	s11, s13, s14
 800e4da:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800e5b8 <atanf+0x17c>
 800e4de:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800e4e2:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800e5bc <atanf+0x180>
 800e4e6:	eee7 5a26 	vfma.f32	s11, s14, s13
 800e4ea:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800e5c0 <atanf+0x184>
 800e4ee:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800e4f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e5c4 <atanf+0x188>
 800e4f6:	eee7 5a26 	vfma.f32	s11, s14, s13
 800e4fa:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800e5c8 <atanf+0x18c>
 800e4fe:	eea6 5a87 	vfma.f32	s10, s13, s14
 800e502:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800e5cc <atanf+0x190>
 800e506:	eea5 7a26 	vfma.f32	s14, s10, s13
 800e50a:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 800e5d0 <atanf+0x194>
 800e50e:	eea7 5a26 	vfma.f32	s10, s14, s13
 800e512:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800e5d4 <atanf+0x198>
 800e516:	eea5 7a26 	vfma.f32	s14, s10, s13
 800e51a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800e51e:	eea5 7a86 	vfma.f32	s14, s11, s12
 800e522:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e526:	d121      	bne.n	800e56c <atanf+0x130>
 800e528:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e52c:	e795      	b.n	800e45a <atanf+0x1e>
 800e52e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e532:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e536:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e53a:	2301      	movs	r3, #1
 800e53c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e540:	e7be      	b.n	800e4c0 <atanf+0x84>
 800e542:	4b25      	ldr	r3, [pc, #148]	@ (800e5d8 <atanf+0x19c>)
 800e544:	429c      	cmp	r4, r3
 800e546:	d80b      	bhi.n	800e560 <atanf+0x124>
 800e548:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800e54c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e550:	eea0 7a27 	vfma.f32	s14, s0, s15
 800e554:	2302      	movs	r3, #2
 800e556:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e55a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e55e:	e7af      	b.n	800e4c0 <atanf+0x84>
 800e560:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800e564:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e568:	2303      	movs	r3, #3
 800e56a:	e7a9      	b.n	800e4c0 <atanf+0x84>
 800e56c:	4a1b      	ldr	r2, [pc, #108]	@ (800e5dc <atanf+0x1a0>)
 800e56e:	491c      	ldr	r1, [pc, #112]	@ (800e5e0 <atanf+0x1a4>)
 800e570:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e574:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800e578:	edd3 6a00 	vldr	s13, [r3]
 800e57c:	ee37 7a66 	vsub.f32	s14, s14, s13
 800e580:	2d00      	cmp	r5, #0
 800e582:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e586:	edd2 7a00 	vldr	s15, [r2]
 800e58a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e58e:	bfb8      	it	lt
 800e590:	eef1 7a67 	vneglt.f32	s15, s15
 800e594:	e761      	b.n	800e45a <atanf+0x1e>
 800e596:	bf00      	nop
 800e598:	bfc90fdb 	.word	0xbfc90fdb
 800e59c:	3fc90fdb 	.word	0x3fc90fdb
 800e5a0:	3edfffff 	.word	0x3edfffff
 800e5a4:	7149f2ca 	.word	0x7149f2ca
 800e5a8:	3f97ffff 	.word	0x3f97ffff
 800e5ac:	3c8569d7 	.word	0x3c8569d7
 800e5b0:	3d4bda59 	.word	0x3d4bda59
 800e5b4:	bd6ef16b 	.word	0xbd6ef16b
 800e5b8:	3d886b35 	.word	0x3d886b35
 800e5bc:	3dba2e6e 	.word	0x3dba2e6e
 800e5c0:	3e124925 	.word	0x3e124925
 800e5c4:	3eaaaaab 	.word	0x3eaaaaab
 800e5c8:	bd15a221 	.word	0xbd15a221
 800e5cc:	bd9d8795 	.word	0xbd9d8795
 800e5d0:	bde38e38 	.word	0xbde38e38
 800e5d4:	be4ccccd 	.word	0xbe4ccccd
 800e5d8:	401bffff 	.word	0x401bffff
 800e5dc:	0800e7b0 	.word	0x0800e7b0
 800e5e0:	0800e7a0 	.word	0x0800e7a0

0800e5e4 <_init>:
 800e5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5e6:	bf00      	nop
 800e5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5ea:	bc08      	pop	{r3}
 800e5ec:	469e      	mov	lr, r3
 800e5ee:	4770      	bx	lr

0800e5f0 <_fini>:
 800e5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5f2:	bf00      	nop
 800e5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5f6:	bc08      	pop	{r3}
 800e5f8:	469e      	mov	lr, r3
 800e5fa:	4770      	bx	lr
