#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Wed Dec 18 17:33:21 2019
# Process ID: 25580
# Current directory: /home/vm/projects/ipcores
# Command line: vivado
# Log file: /home/vm/projects/ipcores/vivado.log
# Journal file: /home/vm/projects/ipcores/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vm/projects/simpleneutron/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/vm/projects/simpleneutron/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:enable_splitter:1.0 enable_splitter_0
endgroup
set_property location {2 366 1252} [get_bd_cells enable_splitter_0]
connect_bd_net [get_bd_pins enable_splitter_0/out7] [get_bd_pins signal_detector_7/enabled]
connect_bd_net [get_bd_pins enable_splitter_0/out6] [get_bd_pins signal_detector_6/enabled]
connect_bd_net [get_bd_pins enable_splitter_0/out5] [get_bd_pins signal_detector_5/enabled]
delete_bd_objs [get_bd_nets xlslice_0_Dout]
connect_bd_net [get_bd_pins enable_splitter_0/out4] [get_bd_pins signal_detector_4/signal_input]
delete_bd_objs [get_bd_nets enable_splitter_0_out4]
connect_bd_net [get_bd_pins enable_splitter_0/out4] [get_bd_pins signal_detector_4/enabled]
connect_bd_net [get_bd_pins enable_splitter_0/out3] [get_bd_pins signal_detector_3/enabled]
connect_bd_net [get_bd_pins enable_splitter_0/out2] [get_bd_pins signal_detector_2/enabled]
connect_bd_net [get_bd_pins enable_splitter_0/out0] [get_bd_pins signal_detector_0/enabled]
connect_bd_net [get_bd_pins enable_splitter_0/out1] [get_bd_pins signal_detector_1/enabled]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "sws_8bits" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports sws_8bits]
startgroup
create_bd_port -dir I -from 7 -to 0 sws_8bits
connect_bd_net [get_bd_pins /enable_splitter_0/switch_input] [get_bd_ports sws_8bits]
endgroup
delete_bd_objs [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins enable_splitter_0/gpio_input]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
save_bd_design
