input N1,N2,N3,N6,N7;

input_internal N10_in,N11_in,N16_in,N19_in,N22_in,N23_in;

input_CB gate0_fanin0_CB_0,gate0_fanin0_CB_1,gate0_fanin0_CB_2,gate0_fanin0_CB_3,gate0_fanin0_CB_4,gate0_fanin0_CB_5,gate0_fanin0_CB_6,gate0_fanin0_CB_7,gate0_fanin0_CB_8,gate0_fanin0_CB_9,gate0_fanin1_CB_0,gate0_fanin1_CB_1,gate0_fanin1_CB_2,gate0_fanin1_CB_3,gate0_fanin1_CB_4,gate0_fanin1_CB_5,gate0_fanin1_CB_6,gate0_fanin1_CB_7,gate0_fanin1_CB_8,gate0_fanin1_CB_9,gate0_body_CB_0,gate0_body_CB_1,gate0_body_CB_2,gate0_body_CB_3;

input_CB gate1_fanin0_CB_0,gate1_fanin0_CB_1,gate1_fanin0_CB_2,gate1_fanin0_CB_3,gate1_fanin0_CB_4,gate1_fanin0_CB_5,gate1_fanin0_CB_6,gate1_fanin0_CB_7,gate1_fanin0_CB_8,gate1_fanin0_CB_9,gate1_fanin1_CB_0,gate1_fanin1_CB_1,gate1_fanin1_CB_2,gate1_fanin1_CB_3,gate1_fanin1_CB_4,gate1_fanin1_CB_5,gate1_fanin1_CB_6,gate1_fanin1_CB_7,gate1_fanin1_CB_8,gate1_fanin1_CB_9,gate1_body_CB_0,gate1_body_CB_1,gate1_body_CB_2,gate1_body_CB_3;

input_CB gate2_fanin0_CB_0,gate2_fanin0_CB_1,gate2_fanin0_CB_2,gate2_fanin0_CB_3,gate2_fanin0_CB_4,gate2_fanin0_CB_5,gate2_fanin0_CB_6,gate2_fanin0_CB_7,gate2_fanin0_CB_8,gate2_fanin0_CB_9,gate2_fanin1_CB_0,gate2_fanin1_CB_1,gate2_fanin1_CB_2,gate2_fanin1_CB_3,gate2_fanin1_CB_4,gate2_fanin1_CB_5,gate2_fanin1_CB_6,gate2_fanin1_CB_7,gate2_fanin1_CB_8,gate2_fanin1_CB_9,gate2_body_CB_0,gate2_body_CB_1,gate2_body_CB_2,gate2_body_CB_3;

input_CB gate3_fanin0_CB_0,gate3_fanin0_CB_1,gate3_fanin0_CB_2,gate3_fanin0_CB_3,gate3_fanin0_CB_4,gate3_fanin0_CB_5,gate3_fanin0_CB_6,gate3_fanin0_CB_7,gate3_fanin0_CB_8,gate3_fanin0_CB_9,gate3_fanin1_CB_0,gate3_fanin1_CB_1,gate3_fanin1_CB_2,gate3_fanin1_CB_3,gate3_fanin1_CB_4,gate3_fanin1_CB_5,gate3_fanin1_CB_6,gate3_fanin1_CB_7,gate3_fanin1_CB_8,gate3_fanin1_CB_9,gate3_body_CB_0,gate3_body_CB_1,gate3_body_CB_2,gate3_body_CB_3;

input_CB gate4_fanin0_CB_0,gate4_fanin0_CB_1,gate4_fanin0_CB_2,gate4_fanin0_CB_3,gate4_fanin0_CB_4,gate4_fanin0_CB_5,gate4_fanin0_CB_6,gate4_fanin0_CB_7,gate4_fanin0_CB_8,gate4_fanin0_CB_9,gate4_fanin1_CB_0,gate4_fanin1_CB_1,gate4_fanin1_CB_2,gate4_fanin1_CB_3,gate4_fanin1_CB_4,gate4_fanin1_CB_5,gate4_fanin1_CB_6,gate4_fanin1_CB_7,gate4_fanin1_CB_8,gate4_fanin1_CB_9,gate4_body_CB_0,gate4_body_CB_1,gate4_body_CB_2,gate4_body_CB_3;

input_CB gate5_fanin0_CB_0,gate5_fanin0_CB_1,gate5_fanin0_CB_2,gate5_fanin0_CB_3,gate5_fanin0_CB_4,gate5_fanin0_CB_5,gate5_fanin0_CB_6,gate5_fanin0_CB_7,gate5_fanin0_CB_8,gate5_fanin0_CB_9,gate5_fanin1_CB_0,gate5_fanin1_CB_1,gate5_fanin1_CB_2,gate5_fanin1_CB_3,gate5_fanin1_CB_4,gate5_fanin1_CB_5,gate5_fanin1_CB_6,gate5_fanin1_CB_7,gate5_fanin1_CB_8,gate5_fanin1_CB_9,gate5_body_CB_0,gate5_body_CB_1,gate5_body_CB_2,gate5_body_CB_3;

output_internal N10_out,N11_out,N16_out,N19_out,N22_out,N23_out;

wire gate0_fanin0_and0,gate0_fanin0_and1,gate0_fanin0_and2,gate0_fanin0_and3,gate0_fanin0_and4,gate0_fanin0_and5,gate0_fanin0_and6,gate0_fanin0_and7,gate0_fanin0_and8,gate0_fanin0_and9,gate0_fanin0,gate0_fanin1_and0,gate0_fanin1_and1,gate0_fanin1_and2,gate0_fanin1_and3,gate0_fanin1_and4,gate0_fanin1_and5,gate0_fanin1_and6,gate0_fanin1_and7,gate0_fanin1_and8,gate0_fanin1_and9,gate0_fanin1,gate0_body_0_0_inv,gate0_body_0_0_and0,gate0_body_0_0_and1,gate0_body_0_0_or,gate0_body_0_1_inv,gate0_body_0_1_and0,gate0_body_0_1_and1,gate0_body_0_1_or,gate0_body_1_0_inv,gate0_body_1_0_and0,gate0_body_1_0_and1,gate1_fanin0_and0,gate1_fanin0_and1,gate1_fanin0_and2,gate1_fanin0_and3,gate1_fanin0_and4,gate1_fanin0_and5,gate1_fanin0_and6,gate1_fanin0_and7,gate1_fanin0_and8,gate1_fanin0_and9,gate1_fanin0,gate1_fanin1_and0,gate1_fanin1_and1,gate1_fanin1_and2,gate1_fanin1_and3,gate1_fanin1_and4,gate1_fanin1_and5,gate1_fanin1_and6,gate1_fanin1_and7,gate1_fanin1_and8,gate1_fanin1_and9,gate1_fanin1,gate1_body_0_0_inv,gate1_body_0_0_and0,gate1_body_0_0_and1,gate1_body_0_0_or,gate1_body_0_1_inv,gate1_body_0_1_and0,gate1_body_0_1_and1,gate1_body_0_1_or,gate1_body_1_0_inv,gate1_body_1_0_and0,gate1_body_1_0_and1,gate2_fanin0_and0,gate2_fanin0_and1,gate2_fanin0_and2,gate2_fanin0_and3,gate2_fanin0_and4,gate2_fanin0_and5,gate2_fanin0_and6,gate2_fanin0_and7,gate2_fanin0_and8,gate2_fanin0_and9,gate2_fanin0,gate2_fanin1_and0,gate2_fanin1_and1,gate2_fanin1_and2,gate2_fanin1_and3,gate2_fanin1_and4,gate2_fanin1_and5,gate2_fanin1_and6,gate2_fanin1_and7,gate2_fanin1_and8,gate2_fanin1_and9,gate2_fanin1,gate2_body_0_0_inv,gate2_body_0_0_and0,gate2_body_0_0_and1,gate2_body_0_0_or,gate2_body_0_1_inv,gate2_body_0_1_and0,gate2_body_0_1_and1,gate2_body_0_1_or,gate2_body_1_0_inv,gate2_body_1_0_and0,gate2_body_1_0_and1,gate3_fanin0_and0,gate3_fanin0_and1,gate3_fanin0_and2,gate3_fanin0_and3,gate3_fanin0_and4,gate3_fanin0_and5,gate3_fanin0_and6,gate3_fanin0_and7,gate3_fanin0_and8,gate3_fanin0_and9,gate3_fanin0,gate3_fanin1_and0,gate3_fanin1_and1,gate3_fanin1_and2,gate3_fanin1_and3,gate3_fanin1_and4,gate3_fanin1_and5,gate3_fanin1_and6,gate3_fanin1_and7,gate3_fanin1_and8,gate3_fanin1_and9,gate3_fanin1,gate3_body_0_0_inv,gate3_body_0_0_and0,gate3_body_0_0_and1,gate3_body_0_0_or,gate3_body_0_1_inv,gate3_body_0_1_and0,gate3_body_0_1_and1,gate3_body_0_1_or,gate3_body_1_0_inv,gate3_body_1_0_and0,gate3_body_1_0_and1,gate4_fanin0_and0,gate4_fanin0_and1,gate4_fanin0_and2,gate4_fanin0_and3,gate4_fanin0_and4,gate4_fanin0_and5,gate4_fanin0_and6,gate4_fanin0_and7,gate4_fanin0_and8,gate4_fanin0_and9,gate4_fanin0,gate4_fanin1_and0,gate4_fanin1_and1,gate4_fanin1_and2,gate4_fanin1_and3,gate4_fanin1_and4,gate4_fanin1_and5,gate4_fanin1_and6,gate4_fanin1_and7,gate4_fanin1_and8,gate4_fanin1_and9,gate4_fanin1,gate4_body_0_0_inv,gate4_body_0_0_and0,gate4_body_0_0_and1,gate4_body_0_0_or,gate4_body_0_1_inv,gate4_body_0_1_and0,gate4_body_0_1_and1,gate4_body_0_1_or,gate4_body_1_0_inv,gate4_body_1_0_and0,gate4_body_1_0_and1,gate5_fanin0_and0,gate5_fanin0_and1,gate5_fanin0_and2,gate5_fanin0_and3,gate5_fanin0_and4,gate5_fanin0_and5,gate5_fanin0_and6,gate5_fanin0_and7,gate5_fanin0_and8,gate5_fanin0_and9,gate5_fanin0,gate5_fanin1_and0,gate5_fanin1_and1,gate5_fanin1_and2,gate5_fanin1_and3,gate5_fanin1_and4,gate5_fanin1_and5,gate5_fanin1_and6,gate5_fanin1_and7,gate5_fanin1_and8,gate5_fanin1_and9,gate5_fanin1,gate5_body_0_0_inv,gate5_body_0_0_and0,gate5_body_0_0_and1,gate5_body_0_0_or,gate5_body_0_1_inv,gate5_body_0_1_and0,gate5_body_0_1_and1,gate5_body_0_1_or,gate5_body_1_0_inv,gate5_body_1_0_and0,gate5_body_1_0_and1;

and2 gate( .a(N1), .b(gate0_fanin0_CB_0), .O(gate0_fanin0_and0) );
and2 gate( .a(N2), .b(gate0_fanin0_CB_1), .O(gate0_fanin0_and1) );
and2 gate( .a(N3), .b(gate0_fanin0_CB_2), .O(gate0_fanin0_and2) );
and2 gate( .a(N6), .b(gate0_fanin0_CB_3), .O(gate0_fanin0_and3) );
and2 gate( .a(N7), .b(gate0_fanin0_CB_4), .O(gate0_fanin0_and4) );
and2 gate( .a(N11_in), .b(gate0_fanin0_CB_5), .O(gate0_fanin0_and5) );
and2 gate( .a(N16_in), .b(gate0_fanin0_CB_6), .O(gate0_fanin0_and6) );
and2 gate( .a(N19_in), .b(gate0_fanin0_CB_7), .O(gate0_fanin0_and7) );
and2 gate( .a(N22_in), .b(gate0_fanin0_CB_8), .O(gate0_fanin0_and8) );
and2 gate( .a(N23_in), .b(gate0_fanin0_CB_9), .O(gate0_fanin0_and9) );
or10 gate( .a(gate0_fanin0_and0), .b(gate0_fanin0_and1), .c(gate0_fanin0_and2), .d(gate0_fanin0_and3), .e(gate0_fanin0_and4), .f(gate0_fanin0_and5), .g(gate0_fanin0_and6), .h(gate0_fanin0_and7), .i(gate0_fanin0_and8), .j(gate0_fanin0_and9), .O(gate0_fanin0) );
and2 gate( .a(N1), .b(gate0_fanin1_CB_0), .O(gate0_fanin1_and0) );
and2 gate( .a(N2), .b(gate0_fanin1_CB_1), .O(gate0_fanin1_and1) );
and2 gate( .a(N3), .b(gate0_fanin1_CB_2), .O(gate0_fanin1_and2) );
and2 gate( .a(N6), .b(gate0_fanin1_CB_3), .O(gate0_fanin1_and3) );
and2 gate( .a(N7), .b(gate0_fanin1_CB_4), .O(gate0_fanin1_and4) );
and2 gate( .a(N11_in), .b(gate0_fanin1_CB_5), .O(gate0_fanin1_and5) );
and2 gate( .a(N16_in), .b(gate0_fanin1_CB_6), .O(gate0_fanin1_and6) );
and2 gate( .a(N19_in), .b(gate0_fanin1_CB_7), .O(gate0_fanin1_and7) );
and2 gate( .a(N22_in), .b(gate0_fanin1_CB_8), .O(gate0_fanin1_and8) );
and2 gate( .a(N23_in), .b(gate0_fanin1_CB_9), .O(gate0_fanin1_and9) );
or10 gate( .a(gate0_fanin1_and0), .b(gate0_fanin1_and1), .c(gate0_fanin1_and2), .d(gate0_fanin1_and3), .e(gate0_fanin1_and4), .f(gate0_fanin1_and5), .g(gate0_fanin1_and6), .h(gate0_fanin1_and7), .i(gate0_fanin1_and8), .j(gate0_fanin1_and9), .O(gate0_fanin1) );
inv1 gate( .a(gate0_fanin0), .O(gate0_body_0_0_inv) );
and2 gate( .a(gate0_body_CB_0), .b(gate0_fanin0), .O(gate0_body_0_0_and0) );
and2 gate( .a(gate0_body_CB_1), .b(gate0_body_0_0_inv), .O(gate0_body_0_0_and1) );
or2 gate( .a(gate0_body_0_0_and0), .b(gate0_body_0_0_and1), .O(gate0_body_0_0_or) );
inv1 gate( .a(gate0_fanin0), .O(gate0_body_0_1_inv) );
and2 gate( .a(gate0_body_CB_2), .b(gate0_fanin0), .O(gate0_body_0_1_and0) );
and2 gate( .a(gate0_body_CB_3), .b(gate0_body_0_1_inv), .O(gate0_body_0_1_and1) );
or2 gate( .a(gate0_body_0_1_and0), .b(gate0_body_0_1_and1), .O(gate0_body_0_1_or) );
inv1 gate( .a(gate0_fanin1), .O(gate0_body_1_0_inv) );
and2 gate( .a(gate0_body_0_0_or), .b(gate0_fanin1), .O(gate0_body_1_0_and0) );
and2 gate( .a(gate0_body_0_1_or), .b(gate0_body_1_0_inv), .O(gate0_body_1_0_and1) );
or2 gate( .a(gate0_body_1_0_and0), .b(gate0_body_1_0_and1), .O(N10_out) );

and2 gate( .a(N1), .b(gate1_fanin0_CB_0), .O(gate1_fanin0_and0) );
and2 gate( .a(N2), .b(gate1_fanin0_CB_1), .O(gate1_fanin0_and1) );
and2 gate( .a(N3), .b(gate1_fanin0_CB_2), .O(gate1_fanin0_and2) );
and2 gate( .a(N6), .b(gate1_fanin0_CB_3), .O(gate1_fanin0_and3) );
and2 gate( .a(N7), .b(gate1_fanin0_CB_4), .O(gate1_fanin0_and4) );
and2 gate( .a(N10_in), .b(gate1_fanin0_CB_5), .O(gate1_fanin0_and5) );
and2 gate( .a(N16_in), .b(gate1_fanin0_CB_6), .O(gate1_fanin0_and6) );
and2 gate( .a(N19_in), .b(gate1_fanin0_CB_7), .O(gate1_fanin0_and7) );
and2 gate( .a(N22_in), .b(gate1_fanin0_CB_8), .O(gate1_fanin0_and8) );
and2 gate( .a(N23_in), .b(gate1_fanin0_CB_9), .O(gate1_fanin0_and9) );
or10 gate( .a(gate1_fanin0_and0), .b(gate1_fanin0_and1), .c(gate1_fanin0_and2), .d(gate1_fanin0_and3), .e(gate1_fanin0_and4), .f(gate1_fanin0_and5), .g(gate1_fanin0_and6), .h(gate1_fanin0_and7), .i(gate1_fanin0_and8), .j(gate1_fanin0_and9), .O(gate1_fanin0) );
and2 gate( .a(N1), .b(gate1_fanin1_CB_0), .O(gate1_fanin1_and0) );
and2 gate( .a(N2), .b(gate1_fanin1_CB_1), .O(gate1_fanin1_and1) );
and2 gate( .a(N3), .b(gate1_fanin1_CB_2), .O(gate1_fanin1_and2) );
and2 gate( .a(N6), .b(gate1_fanin1_CB_3), .O(gate1_fanin1_and3) );
and2 gate( .a(N7), .b(gate1_fanin1_CB_4), .O(gate1_fanin1_and4) );
and2 gate( .a(N10_in), .b(gate1_fanin1_CB_5), .O(gate1_fanin1_and5) );
and2 gate( .a(N16_in), .b(gate1_fanin1_CB_6), .O(gate1_fanin1_and6) );
and2 gate( .a(N19_in), .b(gate1_fanin1_CB_7), .O(gate1_fanin1_and7) );
and2 gate( .a(N22_in), .b(gate1_fanin1_CB_8), .O(gate1_fanin1_and8) );
and2 gate( .a(N23_in), .b(gate1_fanin1_CB_9), .O(gate1_fanin1_and9) );
or10 gate( .a(gate1_fanin1_and0), .b(gate1_fanin1_and1), .c(gate1_fanin1_and2), .d(gate1_fanin1_and3), .e(gate1_fanin1_and4), .f(gate1_fanin1_and5), .g(gate1_fanin1_and6), .h(gate1_fanin1_and7), .i(gate1_fanin1_and8), .j(gate1_fanin1_and9), .O(gate1_fanin1) );
inv1 gate( .a(gate1_fanin0), .O(gate1_body_0_0_inv) );
and2 gate( .a(gate1_body_CB_0), .b(gate1_fanin0), .O(gate1_body_0_0_and0) );
and2 gate( .a(gate1_body_CB_1), .b(gate1_body_0_0_inv), .O(gate1_body_0_0_and1) );
or2 gate( .a(gate1_body_0_0_and0), .b(gate1_body_0_0_and1), .O(gate1_body_0_0_or) );
inv1 gate( .a(gate1_fanin0), .O(gate1_body_0_1_inv) );
and2 gate( .a(gate1_body_CB_2), .b(gate1_fanin0), .O(gate1_body_0_1_and0) );
and2 gate( .a(gate1_body_CB_3), .b(gate1_body_0_1_inv), .O(gate1_body_0_1_and1) );
or2 gate( .a(gate1_body_0_1_and0), .b(gate1_body_0_1_and1), .O(gate1_body_0_1_or) );
inv1 gate( .a(gate1_fanin1), .O(gate1_body_1_0_inv) );
and2 gate( .a(gate1_body_0_0_or), .b(gate1_fanin1), .O(gate1_body_1_0_and0) );
and2 gate( .a(gate1_body_0_1_or), .b(gate1_body_1_0_inv), .O(gate1_body_1_0_and1) );
or2 gate( .a(gate1_body_1_0_and0), .b(gate1_body_1_0_and1), .O(N11_out) );

and2 gate( .a(N1), .b(gate2_fanin0_CB_0), .O(gate2_fanin0_and0) );
and2 gate( .a(N2), .b(gate2_fanin0_CB_1), .O(gate2_fanin0_and1) );
and2 gate( .a(N3), .b(gate2_fanin0_CB_2), .O(gate2_fanin0_and2) );
and2 gate( .a(N6), .b(gate2_fanin0_CB_3), .O(gate2_fanin0_and3) );
and2 gate( .a(N7), .b(gate2_fanin0_CB_4), .O(gate2_fanin0_and4) );
and2 gate( .a(N10_in), .b(gate2_fanin0_CB_5), .O(gate2_fanin0_and5) );
and2 gate( .a(N11_in), .b(gate2_fanin0_CB_6), .O(gate2_fanin0_and6) );
and2 gate( .a(N19_in), .b(gate2_fanin0_CB_7), .O(gate2_fanin0_and7) );
and2 gate( .a(N22_in), .b(gate2_fanin0_CB_8), .O(gate2_fanin0_and8) );
and2 gate( .a(N23_in), .b(gate2_fanin0_CB_9), .O(gate2_fanin0_and9) );
or10 gate( .a(gate2_fanin0_and0), .b(gate2_fanin0_and1), .c(gate2_fanin0_and2), .d(gate2_fanin0_and3), .e(gate2_fanin0_and4), .f(gate2_fanin0_and5), .g(gate2_fanin0_and6), .h(gate2_fanin0_and7), .i(gate2_fanin0_and8), .j(gate2_fanin0_and9), .O(gate2_fanin0) );
and2 gate( .a(N1), .b(gate2_fanin1_CB_0), .O(gate2_fanin1_and0) );
and2 gate( .a(N2), .b(gate2_fanin1_CB_1), .O(gate2_fanin1_and1) );
and2 gate( .a(N3), .b(gate2_fanin1_CB_2), .O(gate2_fanin1_and2) );
and2 gate( .a(N6), .b(gate2_fanin1_CB_3), .O(gate2_fanin1_and3) );
and2 gate( .a(N7), .b(gate2_fanin1_CB_4), .O(gate2_fanin1_and4) );
and2 gate( .a(N10_in), .b(gate2_fanin1_CB_5), .O(gate2_fanin1_and5) );
and2 gate( .a(N11_in), .b(gate2_fanin1_CB_6), .O(gate2_fanin1_and6) );
and2 gate( .a(N19_in), .b(gate2_fanin1_CB_7), .O(gate2_fanin1_and7) );
and2 gate( .a(N22_in), .b(gate2_fanin1_CB_8), .O(gate2_fanin1_and8) );
and2 gate( .a(N23_in), .b(gate2_fanin1_CB_9), .O(gate2_fanin1_and9) );
or10 gate( .a(gate2_fanin1_and0), .b(gate2_fanin1_and1), .c(gate2_fanin1_and2), .d(gate2_fanin1_and3), .e(gate2_fanin1_and4), .f(gate2_fanin1_and5), .g(gate2_fanin1_and6), .h(gate2_fanin1_and7), .i(gate2_fanin1_and8), .j(gate2_fanin1_and9), .O(gate2_fanin1) );
inv1 gate( .a(gate2_fanin0), .O(gate2_body_0_0_inv) );
and2 gate( .a(gate2_body_CB_0), .b(gate2_fanin0), .O(gate2_body_0_0_and0) );
and2 gate( .a(gate2_body_CB_1), .b(gate2_body_0_0_inv), .O(gate2_body_0_0_and1) );
or2 gate( .a(gate2_body_0_0_and0), .b(gate2_body_0_0_and1), .O(gate2_body_0_0_or) );
inv1 gate( .a(gate2_fanin0), .O(gate2_body_0_1_inv) );
and2 gate( .a(gate2_body_CB_2), .b(gate2_fanin0), .O(gate2_body_0_1_and0) );
and2 gate( .a(gate2_body_CB_3), .b(gate2_body_0_1_inv), .O(gate2_body_0_1_and1) );
or2 gate( .a(gate2_body_0_1_and0), .b(gate2_body_0_1_and1), .O(gate2_body_0_1_or) );
inv1 gate( .a(gate2_fanin1), .O(gate2_body_1_0_inv) );
and2 gate( .a(gate2_body_0_0_or), .b(gate2_fanin1), .O(gate2_body_1_0_and0) );
and2 gate( .a(gate2_body_0_1_or), .b(gate2_body_1_0_inv), .O(gate2_body_1_0_and1) );
or2 gate( .a(gate2_body_1_0_and0), .b(gate2_body_1_0_and1), .O(N16_out) );

and2 gate( .a(N1), .b(gate3_fanin0_CB_0), .O(gate3_fanin0_and0) );
and2 gate( .a(N2), .b(gate3_fanin0_CB_1), .O(gate3_fanin0_and1) );
and2 gate( .a(N3), .b(gate3_fanin0_CB_2), .O(gate3_fanin0_and2) );
and2 gate( .a(N6), .b(gate3_fanin0_CB_3), .O(gate3_fanin0_and3) );
and2 gate( .a(N7), .b(gate3_fanin0_CB_4), .O(gate3_fanin0_and4) );
and2 gate( .a(N10_in), .b(gate3_fanin0_CB_5), .O(gate3_fanin0_and5) );
and2 gate( .a(N11_in), .b(gate3_fanin0_CB_6), .O(gate3_fanin0_and6) );
and2 gate( .a(N16_in), .b(gate3_fanin0_CB_7), .O(gate3_fanin0_and7) );
and2 gate( .a(N22_in), .b(gate3_fanin0_CB_8), .O(gate3_fanin0_and8) );
and2 gate( .a(N23_in), .b(gate3_fanin0_CB_9), .O(gate3_fanin0_and9) );
or10 gate( .a(gate3_fanin0_and0), .b(gate3_fanin0_and1), .c(gate3_fanin0_and2), .d(gate3_fanin0_and3), .e(gate3_fanin0_and4), .f(gate3_fanin0_and5), .g(gate3_fanin0_and6), .h(gate3_fanin0_and7), .i(gate3_fanin0_and8), .j(gate3_fanin0_and9), .O(gate3_fanin0) );
and2 gate( .a(N1), .b(gate3_fanin1_CB_0), .O(gate3_fanin1_and0) );
and2 gate( .a(N2), .b(gate3_fanin1_CB_1), .O(gate3_fanin1_and1) );
and2 gate( .a(N3), .b(gate3_fanin1_CB_2), .O(gate3_fanin1_and2) );
and2 gate( .a(N6), .b(gate3_fanin1_CB_3), .O(gate3_fanin1_and3) );
and2 gate( .a(N7), .b(gate3_fanin1_CB_4), .O(gate3_fanin1_and4) );
and2 gate( .a(N10_in), .b(gate3_fanin1_CB_5), .O(gate3_fanin1_and5) );
and2 gate( .a(N11_in), .b(gate3_fanin1_CB_6), .O(gate3_fanin1_and6) );
and2 gate( .a(N16_in), .b(gate3_fanin1_CB_7), .O(gate3_fanin1_and7) );
and2 gate( .a(N22_in), .b(gate3_fanin1_CB_8), .O(gate3_fanin1_and8) );
and2 gate( .a(N23_in), .b(gate3_fanin1_CB_9), .O(gate3_fanin1_and9) );
or10 gate( .a(gate3_fanin1_and0), .b(gate3_fanin1_and1), .c(gate3_fanin1_and2), .d(gate3_fanin1_and3), .e(gate3_fanin1_and4), .f(gate3_fanin1_and5), .g(gate3_fanin1_and6), .h(gate3_fanin1_and7), .i(gate3_fanin1_and8), .j(gate3_fanin1_and9), .O(gate3_fanin1) );
inv1 gate( .a(gate3_fanin0), .O(gate3_body_0_0_inv) );
and2 gate( .a(gate3_body_CB_0), .b(gate3_fanin0), .O(gate3_body_0_0_and0) );
and2 gate( .a(gate3_body_CB_1), .b(gate3_body_0_0_inv), .O(gate3_body_0_0_and1) );
or2 gate( .a(gate3_body_0_0_and0), .b(gate3_body_0_0_and1), .O(gate3_body_0_0_or) );
inv1 gate( .a(gate3_fanin0), .O(gate3_body_0_1_inv) );
and2 gate( .a(gate3_body_CB_2), .b(gate3_fanin0), .O(gate3_body_0_1_and0) );
and2 gate( .a(gate3_body_CB_3), .b(gate3_body_0_1_inv), .O(gate3_body_0_1_and1) );
or2 gate( .a(gate3_body_0_1_and0), .b(gate3_body_0_1_and1), .O(gate3_body_0_1_or) );
inv1 gate( .a(gate3_fanin1), .O(gate3_body_1_0_inv) );
and2 gate( .a(gate3_body_0_0_or), .b(gate3_fanin1), .O(gate3_body_1_0_and0) );
and2 gate( .a(gate3_body_0_1_or), .b(gate3_body_1_0_inv), .O(gate3_body_1_0_and1) );
or2 gate( .a(gate3_body_1_0_and0), .b(gate3_body_1_0_and1), .O(N19_out) );

and2 gate( .a(N1), .b(gate4_fanin0_CB_0), .O(gate4_fanin0_and0) );
and2 gate( .a(N2), .b(gate4_fanin0_CB_1), .O(gate4_fanin0_and1) );
and2 gate( .a(N3), .b(gate4_fanin0_CB_2), .O(gate4_fanin0_and2) );
and2 gate( .a(N6), .b(gate4_fanin0_CB_3), .O(gate4_fanin0_and3) );
and2 gate( .a(N7), .b(gate4_fanin0_CB_4), .O(gate4_fanin0_and4) );
and2 gate( .a(N10_in), .b(gate4_fanin0_CB_5), .O(gate4_fanin0_and5) );
and2 gate( .a(N11_in), .b(gate4_fanin0_CB_6), .O(gate4_fanin0_and6) );
and2 gate( .a(N16_in), .b(gate4_fanin0_CB_7), .O(gate4_fanin0_and7) );
and2 gate( .a(N19_in), .b(gate4_fanin0_CB_8), .O(gate4_fanin0_and8) );
and2 gate( .a(N23_in), .b(gate4_fanin0_CB_9), .O(gate4_fanin0_and9) );
or10 gate( .a(gate4_fanin0_and0), .b(gate4_fanin0_and1), .c(gate4_fanin0_and2), .d(gate4_fanin0_and3), .e(gate4_fanin0_and4), .f(gate4_fanin0_and5), .g(gate4_fanin0_and6), .h(gate4_fanin0_and7), .i(gate4_fanin0_and8), .j(gate4_fanin0_and9), .O(gate4_fanin0) );
and2 gate( .a(N1), .b(gate4_fanin1_CB_0), .O(gate4_fanin1_and0) );
and2 gate( .a(N2), .b(gate4_fanin1_CB_1), .O(gate4_fanin1_and1) );
and2 gate( .a(N3), .b(gate4_fanin1_CB_2), .O(gate4_fanin1_and2) );
and2 gate( .a(N6), .b(gate4_fanin1_CB_3), .O(gate4_fanin1_and3) );
and2 gate( .a(N7), .b(gate4_fanin1_CB_4), .O(gate4_fanin1_and4) );
and2 gate( .a(N10_in), .b(gate4_fanin1_CB_5), .O(gate4_fanin1_and5) );
and2 gate( .a(N11_in), .b(gate4_fanin1_CB_6), .O(gate4_fanin1_and6) );
and2 gate( .a(N16_in), .b(gate4_fanin1_CB_7), .O(gate4_fanin1_and7) );
and2 gate( .a(N19_in), .b(gate4_fanin1_CB_8), .O(gate4_fanin1_and8) );
and2 gate( .a(N23_in), .b(gate4_fanin1_CB_9), .O(gate4_fanin1_and9) );
or10 gate( .a(gate4_fanin1_and0), .b(gate4_fanin1_and1), .c(gate4_fanin1_and2), .d(gate4_fanin1_and3), .e(gate4_fanin1_and4), .f(gate4_fanin1_and5), .g(gate4_fanin1_and6), .h(gate4_fanin1_and7), .i(gate4_fanin1_and8), .j(gate4_fanin1_and9), .O(gate4_fanin1) );
inv1 gate( .a(gate4_fanin0), .O(gate4_body_0_0_inv) );
and2 gate( .a(gate4_body_CB_0), .b(gate4_fanin0), .O(gate4_body_0_0_and0) );
and2 gate( .a(gate4_body_CB_1), .b(gate4_body_0_0_inv), .O(gate4_body_0_0_and1) );
or2 gate( .a(gate4_body_0_0_and0), .b(gate4_body_0_0_and1), .O(gate4_body_0_0_or) );
inv1 gate( .a(gate4_fanin0), .O(gate4_body_0_1_inv) );
and2 gate( .a(gate4_body_CB_2), .b(gate4_fanin0), .O(gate4_body_0_1_and0) );
and2 gate( .a(gate4_body_CB_3), .b(gate4_body_0_1_inv), .O(gate4_body_0_1_and1) );
or2 gate( .a(gate4_body_0_1_and0), .b(gate4_body_0_1_and1), .O(gate4_body_0_1_or) );
inv1 gate( .a(gate4_fanin1), .O(gate4_body_1_0_inv) );
and2 gate( .a(gate4_body_0_0_or), .b(gate4_fanin1), .O(gate4_body_1_0_and0) );
and2 gate( .a(gate4_body_0_1_or), .b(gate4_body_1_0_inv), .O(gate4_body_1_0_and1) );
or2 gate( .a(gate4_body_1_0_and0), .b(gate4_body_1_0_and1), .O(N22_out) );

and2 gate( .a(N1), .b(gate5_fanin0_CB_0), .O(gate5_fanin0_and0) );
and2 gate( .a(N2), .b(gate5_fanin0_CB_1), .O(gate5_fanin0_and1) );
and2 gate( .a(N3), .b(gate5_fanin0_CB_2), .O(gate5_fanin0_and2) );
and2 gate( .a(N6), .b(gate5_fanin0_CB_3), .O(gate5_fanin0_and3) );
and2 gate( .a(N7), .b(gate5_fanin0_CB_4), .O(gate5_fanin0_and4) );
and2 gate( .a(N10_in), .b(gate5_fanin0_CB_5), .O(gate5_fanin0_and5) );
and2 gate( .a(N11_in), .b(gate5_fanin0_CB_6), .O(gate5_fanin0_and6) );
and2 gate( .a(N16_in), .b(gate5_fanin0_CB_7), .O(gate5_fanin0_and7) );
and2 gate( .a(N19_in), .b(gate5_fanin0_CB_8), .O(gate5_fanin0_and8) );
and2 gate( .a(N22_in), .b(gate5_fanin0_CB_9), .O(gate5_fanin0_and9) );
or10 gate( .a(gate5_fanin0_and0), .b(gate5_fanin0_and1), .c(gate5_fanin0_and2), .d(gate5_fanin0_and3), .e(gate5_fanin0_and4), .f(gate5_fanin0_and5), .g(gate5_fanin0_and6), .h(gate5_fanin0_and7), .i(gate5_fanin0_and8), .j(gate5_fanin0_and9), .O(gate5_fanin0) );
and2 gate( .a(N1), .b(gate5_fanin1_CB_0), .O(gate5_fanin1_and0) );
and2 gate( .a(N2), .b(gate5_fanin1_CB_1), .O(gate5_fanin1_and1) );
and2 gate( .a(N3), .b(gate5_fanin1_CB_2), .O(gate5_fanin1_and2) );
and2 gate( .a(N6), .b(gate5_fanin1_CB_3), .O(gate5_fanin1_and3) );
and2 gate( .a(N7), .b(gate5_fanin1_CB_4), .O(gate5_fanin1_and4) );
and2 gate( .a(N10_in), .b(gate5_fanin1_CB_5), .O(gate5_fanin1_and5) );
and2 gate( .a(N11_in), .b(gate5_fanin1_CB_6), .O(gate5_fanin1_and6) );
and2 gate( .a(N16_in), .b(gate5_fanin1_CB_7), .O(gate5_fanin1_and7) );
and2 gate( .a(N19_in), .b(gate5_fanin1_CB_8), .O(gate5_fanin1_and8) );
and2 gate( .a(N22_in), .b(gate5_fanin1_CB_9), .O(gate5_fanin1_and9) );
or10 gate( .a(gate5_fanin1_and0), .b(gate5_fanin1_and1), .c(gate5_fanin1_and2), .d(gate5_fanin1_and3), .e(gate5_fanin1_and4), .f(gate5_fanin1_and5), .g(gate5_fanin1_and6), .h(gate5_fanin1_and7), .i(gate5_fanin1_and8), .j(gate5_fanin1_and9), .O(gate5_fanin1) );
inv1 gate( .a(gate5_fanin0), .O(gate5_body_0_0_inv) );
and2 gate( .a(gate5_body_CB_0), .b(gate5_fanin0), .O(gate5_body_0_0_and0) );
and2 gate( .a(gate5_body_CB_1), .b(gate5_body_0_0_inv), .O(gate5_body_0_0_and1) );
or2 gate( .a(gate5_body_0_0_and0), .b(gate5_body_0_0_and1), .O(gate5_body_0_0_or) );
inv1 gate( .a(gate5_fanin0), .O(gate5_body_0_1_inv) );
and2 gate( .a(gate5_body_CB_2), .b(gate5_fanin0), .O(gate5_body_0_1_and0) );
and2 gate( .a(gate5_body_CB_3), .b(gate5_body_0_1_inv), .O(gate5_body_0_1_and1) );
or2 gate( .a(gate5_body_0_1_and0), .b(gate5_body_0_1_and1), .O(gate5_body_0_1_or) );
inv1 gate( .a(gate5_fanin1), .O(gate5_body_1_0_inv) );
and2 gate( .a(gate5_body_0_0_or), .b(gate5_fanin1), .O(gate5_body_1_0_and0) );
and2 gate( .a(gate5_body_0_1_or), .b(gate5_body_1_0_inv), .O(gate5_body_1_0_and1) );
or2 gate( .a(gate5_body_1_0_and0), .b(gate5_body_1_0_and1), .O(N23_out) );

