module cache #(
    parameter  LINE_ADDR_LEN = 3, // lineå†…åœ°ï¿???é•¿åº¦ï¼Œå†³å®šäº†æ¯ä¸ªlineå…·æœ‰2^3ä¸ªword
    parameter  SET_ADDR_LEN  = 2, // ç»„åœ°ï¿???é•¿åº¦ï¼Œå†³å®šäº†ï¿???å…±æœ‰2^3=8ï¿???
    parameter  TAG_ADDR_LEN  = 12, // tagé•¿åº¦
    parameter  WAY_CNT       = 3  // ç»„ç›¸è¿åº¦ï¼Œå†³å®šäº†æ¯ç»„ä¸­æœ‰å¤šå°‘è·¯lineï¼Œè¿™é‡Œæ˜¯ç›´æ¥æ˜ å°„å‹cacheï¼Œå› æ­¤è¯¥å‚æ•°æ²¡ç”¨ï¿???
)(
    input  clk, rst,
    output miss,               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
    input  [31:0] addr,        // è¯»å†™è¯·æ±‚åœ°å€
    input  rd_req,             // è¯»è¯·æ±‚ä¿¡ï¿???
    output reg [31:0] rd_data, // è¯»å‡ºçš„æ•°æ®ï¼Œï¿???æ¬¡è¯»ï¿???ä¸ªword
    input  wr_req,             // å†™è¯·æ±‚ä¿¡ï¿???
    input  [31:0] wr_data      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ï¿???ä¸ªwords
);

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // è®¡ç®—ä¸»å­˜åœ°å€é•¿åº¦ MEM_ADDR_LENï¼Œä¸»å­˜å¤§ï¿???=2^MEM_ADDR_LENä¸ªline
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // è®¡ç®—æœªä½¿ç”¨çš„åœ°å€çš„é•¿ï¿???

localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // è®¡ç®— line ï¿??? word çš„æ•°é‡ï¼Œï¿??? 2^LINE_ADDR_LEN ä¸ªword ï¿??? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // è®¡ç®—ï¿???å…±æœ‰å¤šå°‘ç»„ï¼Œï¿??? 2^SET_ADDR_LEN ä¸ªç»„

reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEä¸ªsetï¼Œæ¯ä¸ªsetæœ‰WAY_CNTä¸ªlineï¼Œæ¯ä¸ªlineæœ‰LINE_SIZEä¸ªword
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZE * WAY_CNT ä¸ªTAG
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZE * WAY_CNT ä¸ªvalid(æœ‰æ•ˆï¿???)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZE * WAY_CNT ä¸ªdirty(è„ä½)

wire [              2-1 :0]   word_addr;                   // å°†è¾“å…¥åœ°ï¿???addræ‹†åˆ†æˆè¿™5ä¸ªéƒ¨ï¿???
wire [  LINE_ADDR_LEN-1 :0]   line_addr;
wire [   SET_ADDR_LEN-1 :0]    set_addr;
wire [   TAG_ADDR_LEN-1 :0]    tag_addr;
wire [UNUSED_ADDR_LEN-1 :0] unused_addr;

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK}cache_stat;    // cache çŠ¶ï¿½?ï¿½æœºçš„çŠ¶æ€å®šï¿???

reg [   SET_ADDR_LEN-1 :0] mem_rd_set_addr = 0;
reg [   TAG_ADDR_LEN-1 :0] mem_rd_tag_addr = 0;
wire[   MEM_ADDR_LEN-1 :0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg [   MEM_ADDR_LEN-1 :0] mem_wr_addr = 0;

reg  [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];

wire mem_gnt;      // ä¸»å­˜å“åº”è¯»å†™çš„æ¡æ‰‹ä¿¡ï¿???

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // æ‹†åˆ† 32bit ADDR

reg cache_hit = 1'b0;
integer way_index;          //æŒ‡ç¤ºæ•°æ®åœ¨å“ªï¿???è·¯ä¸­
//integer max_index;
//LRUï¼Œè¢«è®¿é—®çš„å—è®¡æ•°å™¨ç½®0ï¼Œå…¶ä»–å—çš„è®¡æ•°å™¨å¢åŠ 1ï¼Œæ›¿æ¢æ—¶é€‰æ‹©è®¡æ•°å€¼æœ€å¤§çš„ï¿???
integer count[SET_SIZE][WAY_CNT]; //æ¯ä¸ªç»„çš„æ¯ä¸ªå—éƒ½æœ‰ä¸€ä¸ªè®¡æ•°å™¨

always @ (*)                // åˆ¤æ–­è¾“å…¥çš„addressæ˜¯å¦åœ¨cacheä¸­å‘½ï¿???   è¿™é‡Œï¿???è¦å¹¶è¡Œåˆ¤æ–­ç»„å†…çš„æ¯ä¸€è·¯æ˜¯å¦å‘½ï¿???  å¦‚ä½•å¹¶è¡Œï¼Ÿï¼Ÿï¿???
begin              
    for(integer i = 0; i < WAY_CNT; i++)
    begin
        // å¦‚æœcache lineæœ‰æ•ˆï¼Œå¹¶ä¸”tagä¸è¾“å…¥åœ°ï¿???ä¸­çš„tagç›¸ç­‰ï¼Œåˆ™å‘½ä¸­
        if(valid[set_addr][i] && cache_tags[set_addr][i] == tag_addr)
        begin
            cache_hit = 1'b1;
            way_index = i;
            break;
        end else cache_hit = 1'b0;
    end
end

always @ (posedge clk or posedge rst)       // ?? cache ???
begin     
    if(rst) 
    begin
        cache_stat <= IDLE;
        for(integer i = 0; i < SET_SIZE; i++) 
        begin
            for(integer j = 0; j < WAY_CNT; j++)
            begin
                dirty[i][j] <= 1'b0;
                valid[i][j] <= 1'b0;
                count[i][j] <= 0;
            end
        end
        for(integer k = 0; k < LINE_SIZE; k++)
            mem_wr_line[k] <= 0;
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr} <= 0;
        rd_data <= 0;
    end else 
    begin
        case(cache_stat)
        IDLE:       begin
                        if(cache_hit) 
                        begin
                            if(rd_req) 
                            begin               // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯è¯»è¯·æ±‚ï¼Œ
                                rd_data <= cache_mem[set_addr][way_index][line_addr];   //åˆ™ç›´æ¥ä»cacheä¸­å–å‡ºè¦è¯»çš„æ•°æ®
                            end else if(wr_req)         // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯å†™è¯·ï¿???
                            begin 
                                cache_mem[set_addr][way_index][line_addr] <= wr_data;   // åˆ™ç›´æ¥å‘cacheä¸­å†™å…¥æ•°ï¿???
                                dirty[set_addr][way_index] <= 1'b1;                     // å†™æ•°æ®çš„åŒæ—¶ç½®è„ï¿???
                            end

                        end else begin
                            if(wr_req | rd_req)                 //å¦‚æœcacheæœªå‘½ä¸­ï¼Œå¹¶ä¸”æœ‰è¯»å†™è¯·æ±‚ï¼Œåˆ™éœ€è¦è¿›è¡Œæ¢ï¿??? 
                            begin      
                                //è¿™é‡Œï¿???è¦æ·»åŠ æ›¿æ¢ç­–ç•¥ï¼Œç¡®å®šæ¢å‡ºçš„å—
                                //è¿™ä¸€æ®µä¸èƒ½ç”¨=>èµ‹å??
                                way_index = 0;
                                for(integer i = 0; i < WAY_CNT; i++)        //æ‰¾å‡ºæœªè¢«ä½¿ç”¨çš„å—
                                begin
                                    if(!valid[set_addr][i])
                                    begin
                                        way_index = i;
                                        break;
                                    end
                                    if(count[set_addr][i] > count[set_addr][way_index])        //é¡ºä¾¿æ‰¾è®¡æ•°ï¿½?ï¿½æœ€å¤§çš„ï¿???
                                    begin
                                        way_index = i;
                                    end
                                end
                                
                                if(valid[set_addr][way_index] & dirty[set_addr][way_index]) // å¦‚æœè¦æ¢å…¥çš„cache lineæœ¬æ¥æœ‰æ•ˆï¼Œä¸”è„ï¼Œåˆ™éœ€è¦å…ˆå°†å®ƒæ¢å‡º
                                begin    
                                    cache_stat  <= SWAP_OUT;
                                    mem_wr_addr <= {cache_tags[set_addr][way_index],set_addr};
                                    mem_wr_line <= cache_mem[set_addr][way_index];
                                end else begin                                   // åä¹‹ï¼Œä¸ï¿???è¦æ¢å‡ºï¼Œç›´æ¥æ¢å…¥
                                    cache_stat  <= SWAP_IN;
                                end
                                {mem_rd_tag_addr,mem_rd_set_addr} <= {tag_addr,set_addr};
                            end
                        end
                        
                        //æ„Ÿè§‰è¿™é‡Œä¹Ÿå¯ä»¥å¯¹æœªè¢«ä½¿ç”¨çš„å—çš„è®¡æ•°ï¿½?ï¿½åŠ ï¿???ï¼Œå¹¶ä¸å½±å“æ›¿æ¢çš„é€‰æ‹©
                        for(integer i = 0; i < SET_SIZE; i++)
                            for(integer j = 0; j < WAY_CNT; j++)
                                count[i][j] <= count[i][j] + 1;       //æ›´æ–°è®¡æ•°ï¿???
                        count[set_addr][way_index] <= 0;
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å‡ºæˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN;
                        end
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å…¥æˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN_OK;
                        end
                    end
        SWAP_IN_OK:begin           // ä¸Šä¸€ä¸ªå‘¨æœŸæ¢å…¥æˆåŠŸï¼Œè¿™å‘¨æœŸå°†ä¸»å­˜è¯»å‡ºçš„lineå†™å…¥cacheï¼Œå¹¶æ›´æ–°tagï¼Œç½®é«˜validï¼Œç½®ä½dirty
                        for(integer i = 0; i < LINE_SIZE; i++)cache_mem[mem_rd_set_addr][way_index][i] <= mem_rd_line[i];
                        cache_tags[mem_rd_set_addr][way_index] <= mem_rd_tag_addr;
                        valid     [mem_rd_set_addr][way_index] <= 1'b1;
                        dirty     [mem_rd_set_addr][way_index] <= 1'b0;
                        cache_stat <= IDLE;        // å›åˆ°å°±ç»ªçŠ¶ï¿½??
                   end
        endcase
    end
end

wire mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req = (cache_stat == SWAP_OUT);
wire [   MEM_ADDR_LEN-1 :0] mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // å½“æœ‰è¯»å†™è¯·æ±‚æ—¶ï¼Œå¦‚æœcacheä¸å¤„äºå°±ï¿???(IDLE)çŠ¶ï¿½?ï¿½ï¼Œæˆ–ï¿½?ï¿½æœªå‘½ä¸­ï¼Œåˆ™miss=1

main_mem #(     // slow main memory
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);

endmodule





