0.7
2020.2
Nov 18 2020
09:47:47
D:/Code/Verilog/project_3_3_ALU/project_3_3_ALU.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/ALU32.v,1742130064,verilog,,E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/Adder32.v,,ALU32;muxOP,,,,,,,,
E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/ALU32_tb.v,1696168273,verilog,,,,ALU32_tb,,,,,,,,
E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/Adder32.v,1742112244,verilog,,E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v,,Adder32;CLA_16;CLA_group;CLU;FA_PG,,,,,,,,
E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v,1742115556,verilog,,E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/ALU32_tb.v,,barrelsft32;mux4to1,,,,,,,,
