// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Fri Feb 21 20:59:34 2025
// Host        : zen running 64-bit Ubuntu 24.04.1 LTS
// Command     : write_verilog -force -mode synth_stub
//               /home/mark/fpga/src/zcu106/pcie_led/pcie_led.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_stub.v
// Design      : pcie4_uscale_plus_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* CHECK_LICENSE_TYPE = "pcie4_uscale_plus_0,pcie4_uscale_plus_0_pcie4_uscale_core_top,{}" *) (* CORE_GENERATION_INFO = "pcie4_uscale_plus_0,pcie4_uscale_plus_0_pcie4_uscale_core_top,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie4_uscale_plus,x_ipVersion=1.3,x_ipCoreRevision=28,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=4,CRM_USER_CLK_FREQ=2,CRM_CORE_CLK_FREQ_500=FALSE,PLL_TYPE=2,PF0_LINK_CAP_ASPM_SUPPORT=0,AXI4_DATA_WIDTH=128,PHY_REFCLK_FREQ=0,AXI4_TKEEP_WIDTH=4,AXI4_RQ_TUSER_WIDTH=62,AXI4_CQ_TUSER_WIDTH=88,AXI4_RC_TUSER_WIDTH=75,AXI4_CC_TUSER_WIDTH=33,ARI_CAP_ENABLE=FALSE,PF0_ARI_CAP_NEXT_FUNC=0x04,PF1_ARI_CAP_NEXT_FUNC=0x04,PF2_ARI_CAP_NEXT_FUNC=0x04,PF3_ARI_CAP_NEXT_FUNC=0x04,AXISTEN_IF_CC_ALIGNMENT_MODE=0x0,AXISTEN_IF_CQ_ALIGNMENT_MODE=0x0,AXISTEN_IF_RC_ALIGNMENT_MODE=0x0,AXISTEN_IF_RQ_ALIGNMENT_MODE=0x0,AXISTEN_IF_EXT_512_CQ_STRADDLE=FALSE,AXISTEN_IF_EXT_512_CC_STRADDLE=FALSE,AXISTEN_IF_EXT_512_RQ_STRADDLE=FALSE,AXISTEN_IF_EXT_512_RC_STRADDLE=FALSE,AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE=FALSE,AXISTEN_IF_RC_STRADDLE=FALSE,PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE=FALSE,PF0_AER_CAP_NEXTPTR=0x1C0,PF0_PCIE_CAP_NEXTPTR=0x000,PF1_PCIE_CAP_NEXTPTR=0x000,PF2_PCIE_CAP_NEXTPTR=0x000,PF3_PCIE_CAP_NEXTPTR=0x000,VF0_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR=0x000,VF1_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR=0x000,VF2_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR=0x000,VF3_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR=0x000,PF0_ARI_CAP_NEXTPTR=0x1C0,PF0_BAR0_APERTURE_SIZE=0x00A,PF0_BAR0_CONTROL=0x4,PF0_BAR1_APERTURE_SIZE=0x000,PF0_BAR1_CONTROL=0x0,PF0_BAR2_APERTURE_SIZE=0x000,PF0_BAR2_CONTROL=0x0,PF0_BAR3_APERTURE_SIZE=0x000,PF0_BAR3_CONTROL=0x0,PF0_BAR4_APERTURE_SIZE=0x000,PF0_BAR4_CONTROL=0x0,PF0_BAR5_APERTURE_SIZE=0x000,PF0_BAR5_CONTROL=0x0,PF0_CAPABILITY_POINTER=0x40,PF0_CLASS_CODE=0x111000,PF0_VENDOR_ID=0x0374,PF0_DEVICE_ID=0x0001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP_EXT_TAG_SUPPORTED=TRUE,PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE=FALSE,PF0_DEV_CAP_MAX_PAYLOAD_SIZE=0x3,DSN_CAP_ENABLE=FALSE,PF0_VC_CAP_ENABLE=FALSE,PF0_DSN_CAP_NEXTPTR=0x1C0,PF0_EXPANSION_ROM_APERTURE_SIZE=0x000,PF0_EXPANSION_ROM_ENABLE=FALSE,PF0_INTERRUPT_PIN=0x0,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG=TRUE,PF0_MSIX_CAP_NEXTPTR=0x70,PF0_MSIX_CAP_PBA_BIR=0,PF0_MSIX_CAP_PBA_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_BIR=0,PF0_MSIX_CAP_TABLE_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_SIZE=0x000,PF0_MSI_CAP_MULTIMSGCAP=0,PF0_MSI_CAP_NEXTPTR=0x70,PF0_PM_CAP_NEXTPTR=0x48,PF0_PM_CAP_PMESUPPORT_D0=FALSE,PF0_PM_CAP_PMESUPPORT_D1=FALSE,PF0_PM_CAP_PMESUPPORT_D3HOT=FALSE,PF0_PM_CAP_SUPP_D1_STATE=FALSE,PF0_REVISION_ID=0x00,PF0_SRIOV_BAR0_APERTURE_SIZE=0x00,PF0_SRIOV_BAR0_CONTROL=0x0,PF0_SRIOV_BAR1_APERTURE_SIZE=0x00,PF0_SRIOV_BAR1_CONTROL=0x0,PF0_SRIOV_BAR2_APERTURE_SIZE=0x00,PF0_SRIOV_BAR2_CONTROL=0x0,PF0_SRIOV_BAR3_APERTURE_SIZE=0x00,PF0_SRIOV_BAR3_CONTROL=0x0,PF0_SRIOV_BAR4_APERTURE_SIZE=0x00,PF0_SRIOV_BAR4_CONTROL=0x0,PF0_SRIOV_BAR5_APERTURE_SIZE=0x00,PF0_SRIOV_BAR5_CONTROL=0x0,PF0_SRIOV_CAP_INITIAL_VF=0x0000,PF0_SRIOV_CAP_NEXTPTR=0x000,PF0_SRIOV_CAP_TOTAL_VF=0x0000,PF0_SRIOV_CAP_VER=0x1,PF0_SRIOV_FIRST_VF_OFFSET=0x0000,PF0_SRIOV_FUNC_DEP_LINK=0x0000,PF0_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF0_SRIOV_VF_DEVICE_ID=0x0000,PF0_SUBSYSTEM_VENDOR_ID=0x0374,PF0_SUBSYSTEM_ID=0x0001,PF0_TPHR_CAP_ENABLE=FALSE,PF0_TPHR_CAP_NEXTPTR=0x000,PF0_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_ST_TABLE_LOC=0x0,PF0_TPHR_CAP_ST_TABLE_SIZE=0x000,PF0_TPHR_CAP_VER=0x1,PF1_TPHR_CAP_ST_MODE_SEL=0x0,PF2_TPHR_CAP_ST_MODE_SEL=0x0,PF3_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF0_TPHR_CAP_INT_VEC_MODE=FALSE,PF0_SECONDARY_PCIE_CAP_NEXTPTR=0x000,MCAP_CAP_NEXTPTR=0x000,PF0_VC_CAP_NEXTPTR=0x000,SPARE_WORD1=0x00000000,PF1_AER_CAP_NEXTPTR=0x000,PF1_ARI_CAP_NEXTPTR=0x000,PF1_BAR0_APERTURE_SIZE=0x00A,PF1_BAR0_CONTROL=0x4,PF1_BAR1_APERTURE_SIZE=0x000,PF1_BAR1_CONTROL=0x0,PF1_BAR2_APERTURE_SIZE=0x000,PF1_BAR2_CONTROL=0x0,PF1_BAR3_APERTURE_SIZE=0x000,PF1_BAR3_CONTROL=0x0,PF1_BAR4_APERTURE_SIZE=0x000,PF1_BAR4_CONTROL=0x0,PF1_BAR5_APERTURE_SIZE=0x000,PF1_BAR5_CONTROL=0x0,PF1_CAPABILITY_POINTER=0x40,PF1_CLASS_CODE=0x058000,PF1_DEVICE_ID=0x9011,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=0x3,PF1_DSN_CAP_NEXTPTR=0x000,PF1_EXPANSION_ROM_APERTURE_SIZE=0x000,PF1_EXPANSION_ROM_ENABLE=FALSE,PF1_INTERRUPT_PIN=0x0,PF1_MSIX_CAP_NEXTPTR=0x70,PF1_MSIX_CAP_PBA_BIR=0,PF1_MSIX_CAP_PBA_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_BIR=0,PF1_MSIX_CAP_TABLE_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_SIZE=0x000,PF1_MSI_CAP_MULTIMSGCAP=0,PF1_MSI_CAP_NEXTPTR=0x70,PF1_PM_CAP_NEXTPTR=0x70,PF1_REVISION_ID=0x00,PF1_SRIOV_BAR0_APERTURE_SIZE=0x00,PF1_SRIOV_BAR0_CONTROL=0x0,PF1_SRIOV_BAR1_APERTURE_SIZE=0x00,PF1_SRIOV_BAR1_CONTROL=0x0,PF1_SRIOV_BAR2_APERTURE_SIZE=0x00,PF1_SRIOV_BAR2_CONTROL=0x0,PF1_SRIOV_BAR3_APERTURE_SIZE=0x00,PF1_SRIOV_BAR3_CONTROL=0x0,PF1_SRIOV_BAR4_APERTURE_SIZE=0x00,PF1_SRIOV_BAR4_CONTROL=0x0,PF1_SRIOV_BAR5_APERTURE_SIZE=0x00,PF1_SRIOV_BAR5_CONTROL=0x0,PF1_SRIOV_CAP_INITIAL_VF=0x0000,PF1_SRIOV_CAP_NEXTPTR=0x000,PF1_SRIOV_CAP_TOTAL_VF=0x0000,PF1_SRIOV_CAP_VER=0x1,PF1_SRIOV_FIRST_VF_OFFSET=0x0000,PF1_SRIOV_FUNC_DEP_LINK=0x0001,PF1_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF1_SRIOV_VF_DEVICE_ID=0x0000,PF1_SUBSYSTEM_ID=0x0007,PF1_TPHR_CAP_NEXTPTR=0x000,PF2_AER_CAP_NEXTPTR=0x000,PF2_ARI_CAP_NEXTPTR=0x000,PF2_BAR0_APERTURE_SIZE=0x00A,PF2_BAR0_CONTROL=0x4,PF2_BAR1_APERTURE_SIZE=0x000,PF2_BAR1_CONTROL=0x0,PF2_BAR2_APERTURE_SIZE=0x000,PF2_BAR2_CONTROL=0x0,PF2_BAR3_APERTURE_SIZE=0x000,PF2_BAR3_CONTROL=0x0,PF2_BAR4_APERTURE_SIZE=0x000,PF2_BAR4_CONTROL=0x0,PF2_BAR5_APERTURE_SIZE=0x000,PF2_BAR5_CONTROL=0x0,PF2_CAPABILITY_POINTER=0x40,PF2_CLASS_CODE=0x058000,PF2_DEVICE_ID=0x9434,PF2_DEV_CAP_MAX_PAYLOAD_SIZE=0x3,PF2_DSN_CAP_NEXTPTR=0x000,PF2_EXPANSION_ROM_APERTURE_SIZE=0x000,PF2_EXPANSION_ROM_ENABLE=FALSE,PF2_INTERRUPT_PIN=0x0,PF2_MSIX_CAP_NEXTPTR=0x70,PF2_MSIX_CAP_PBA_BIR=0,PF2_MSIX_CAP_PBA_OFFSET=0x00000000,PF2_MSIX_CAP_TABLE_BIR=0,PF2_MSIX_CAP_TABLE_OFFSET=0x00000000,PF2_MSIX_CAP_TABLE_SIZE=0x000,PF2_MSI_CAP_MULTIMSGCAP=0,PF2_MSI_CAP_NEXTPTR=0x70,PF2_PM_CAP_NEXTPTR=0x70,PF2_REVISION_ID=0x00,PF2_SRIOV_BAR0_APERTURE_SIZE=0x00,PF2_SRIOV_BAR0_CONTROL=0x0,PF2_SRIOV_BAR1_APERTURE_SIZE=0x00,PF2_SRIOV_BAR1_CONTROL=0x0,PF2_SRIOV_BAR2_APERTURE_SIZE=0x00,PF2_SRIOV_BAR2_CONTROL=0x0,PF2_SRIOV_BAR3_APERTURE_SIZE=0x00,PF2_SRIOV_BAR3_CONTROL=0x0,PF2_SRIOV_BAR4_APERTURE_SIZE=0x00,PF2_SRIOV_BAR4_CONTROL=0x0,PF2_SRIOV_BAR5_APERTURE_SIZE=0x00,PF2_SRIOV_BAR5_CONTROL=0x0,PF2_SRIOV_CAP_INITIAL_VF=0x0000,PF2_SRIOV_CAP_NEXTPTR=0x000,PF2_SRIOV_CAP_TOTAL_VF=0x0000,PF2_SRIOV_CAP_VER=0x1,PF2_SRIOV_FIRST_VF_OFFSET=0x0000,PF2_SRIOV_FUNC_DEP_LINK=0x0002,PF2_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF2_SRIOV_VF_DEVICE_ID=0x0000,PF2_SUBSYSTEM_ID=0x0007,PF2_TPHR_CAP_NEXTPTR=0x000,PF3_AER_CAP_NEXTPTR=0x000,PF3_ARI_CAP_NEXTPTR=0x000,PF3_BAR0_APERTURE_SIZE=0x00A,PF3_BAR0_CONTROL=0x4,PF3_BAR1_APERTURE_SIZE=0x000,PF3_BAR1_CONTROL=0x0,PF3_BAR2_APERTURE_SIZE=0x000,PF3_BAR2_CONTROL=0x0,PF3_BAR3_APERTURE_SIZE=0x000,PF3_BAR3_CONTROL=0x0,PF3_BAR4_APERTURE_SIZE=0x000,PF3_BAR4_CONTROL=0x0,PF3_BAR5_APERTURE_SIZE=0x000,PF3_BAR5_CONTROL=0x0,PF3_CAPABILITY_POINTER=0x40,PF3_CLASS_CODE=0x058000,PF3_DEVICE_ID=0x9634,PF3_DEV_CAP_MAX_PAYLOAD_SIZE=0x3,PF3_DSN_CAP_NEXTPTR=0x000,PF3_EXPANSION_ROM_APERTURE_SIZE=0x000,PF3_EXPANSION_ROM_ENABLE=FALSE,PF3_INTERRUPT_PIN=0x0,PF3_MSIX_CAP_NEXTPTR=0x70,PF3_MSIX_CAP_PBA_BIR=0,PF3_MSIX_CAP_PBA_OFFSET=0x00000000,PF3_MSIX_CAP_TABLE_BIR=0,PF3_MSIX_CAP_TABLE_OFFSET=0x00000000,PF3_MSIX_CAP_TABLE_SIZE=0x000,PF3_MSI_CAP_MULTIMSGCAP=0,PF3_MSI_CAP_NEXTPTR=0x70,PF3_PM_CAP_NEXTPTR=0x70,PF3_REVISION_ID=0x00,PF3_SRIOV_BAR0_APERTURE_SIZE=0x00,PF3_SRIOV_BAR0_CONTROL=0x0,PF3_SRIOV_BAR1_APERTURE_SIZE=0x00,PF3_SRIOV_BAR1_CONTROL=0x0,PF3_SRIOV_BAR2_APERTURE_SIZE=0x00,PF3_SRIOV_BAR2_CONTROL=0x0,PF3_SRIOV_BAR3_APERTURE_SIZE=0x00,PF3_SRIOV_BAR3_CONTROL=0x0,PF3_SRIOV_BAR4_APERTURE_SIZE=0x00,PF3_SRIOV_BAR4_CONTROL=0x0,PF3_SRIOV_BAR5_APERTURE_SIZE=0x00,PF3_SRIOV_BAR5_CONTROL=0x0,PF3_SRIOV_CAP_INITIAL_VF=0x0000,PF3_SRIOV_CAP_NEXTPTR=0x000,PF3_SRIOV_CAP_TOTAL_VF=0x0000,PF3_SRIOV_CAP_VER=0x1,PF3_SRIOV_FIRST_VF_OFFSET=0x0000,PF3_SRIOV_FUNC_DEP_LINK=0x0003,PF3_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF3_SRIOV_VF_DEVICE_ID=0x0000,PF3_SUBSYSTEM_ID=0x0007,PF3_TPHR_CAP_NEXTPTR=0x000,PL_UPSTREAM_FACING=TRUE,AXISTEN_IF_LEGACY_MODE_ENABLE=FALSE,PL_DISABLE_LANE_REVERSAL=TRUE,PF0_MSI_CAP_PERVECMASKCAP=FALSE,PF1_MSI_CAP_PERVECMASKCAP=FALSE,PF2_MSI_CAP_PERVECMASKCAP=FALSE,PF3_MSI_CAP_PERVECMASKCAP=FALSE,SRIOV_CAP_ENABLE=0000,TL_CREDITS_CD=0x000,TL_CREDITS_CH=0x00,TL_CREDITS_NPD=0x004,TL_CREDITS_NPH=0x20,TL_CREDITS_PD=0x3E0,TL_CREDITS_PH=0x20,EXTENDED_CFG_EXTEND_INTERFACE_ENABLE=FALSE,EXT_XVC_VSEC_ENABLE=FALSE,LEGACY_CFG_EXTEND_INTERFACE_ENABLE=FALSE,ACS_EXT_CAP_ENABLE=FALSE,ACS_CAP_NEXTPTR=0x000,TL_LEGACY_MODE_ENABLE=FALSE,TL_PF_ENABLE_REG=0,VF0_CAPABILITY_POINTER=0x70,TL_COMPLETION_RAM_SIZE=0x2,gen_x0y0_xdc=1,gen_x0y1_xdc=0,gen_x0y2_xdc=0,gen_x0y3_xdc=0,gen_x0y4_xdc=0,gen_x0y5_xdc=0,gen_x1y0_xdc=0,gen_x1y1_xdc=0,gen_x1y2_xdc=0,gen_x1y3_xdc=0,gen_x1y4_xdc=0,gen_x1y5_xdc=0,xlnx_ref_board=4,pcie_blk_locn=0,PIPE_SIM=FALSE,PHY_READY_RETRY=FALSE,AXISTEN_IF_ENABLE_CLIENT_TAG=FALSE,PCIE_FAST_CONFIG=NONE,EXT_STARTUP_PRIMITIVE=FALSE,PL_INTERFACE=FALSE,PCIE_CONFIGURATION=FALSE,CFG_STATUS_IF=TRUE,TX_FC_IF=TRUE,CFG_EXT_IF=TRUE,CFG_FC_IF=TRUE,PER_FUNC_STATUS_IF=TRUE,CFG_MGMT_IF=TRUE,RCV_MSG_IF=TRUE,CFG_TX_MSG_IF=TRUE,CFG_CTL_IF=TRUE,CFG_PM_IF=TRUE,PCIE_ID_IF=FALSE,MSI_EN=TRUE,MSIX_EN=FALSE,PCIE4_DRP=FALSE,DIS_GT_WIZARD=FALSE,BMD_PIO_MODE=FALSE,SRIOV_EXD_MODE=FALSE,DBG_CHECKER=FALSE,ENABLE_IBERT=FALSE,ENABLE_DRP_EYESCANRST_WOIBERT=FALSE,GEN4_EIEOS_0S7=TRUE,CTRL_SKIP_MASK=TRUE,ENABLE_JTAG_DBG=FALSE,ENABLE_LTSSM_DBG=FALSE,WARM_REBOOT_SBR_FIX=FALSE,TWO_PORT_SWITCH=FALSE,TWO_PORT_CONFIG=X8G3,TRANSCEIVER_CTRL_STATUS_PORTS=FALSE,SHARED_LOGIC=1,GTWIZ_IN_CORE=1,GTCOM_IN_CORE=2,AXISTEN_IF_RX_PARITY_EN=FALSE,AXISTEN_IF_TX_PARITY_EN=FALSE,AXISTEN_IF_MSIX_RX_PARITY_EN=FALSE,LL_TX_TLP_PARITY_CHK=FALSE,LL_RX_TLP_PARITY_GEN=FALSE,TL2CFG_IF_PARITY_CHK=FALSE,AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE=FALSE,DEDICATE_PERST=FALSE,SYS_RESET_POLARITY=0,MCAP_ENABLEMENT=NONE,MCAP_FPGA_BITSTREAM_VERSION=0x00000000,EXT_CH_GT_DRP=FALSE,EN_GT_SELECTION=FALSE,SELECT_QUAD=GTH_Quad_224,silicon_revision=Beta,DEV_PORT_TYPE=0,VFG0_MSIX_CAP_PBA_BIR=0,VFG0_MSIX_CAP_PBA_OFFSET=0x00000000,VFG0_MSIX_CAP_TABLE_BIR=0,VFG0_MSIX_CAP_TABLE_OFFSET=0x00000000,VFG0_MSIX_CAP_TABLE_SIZE=0x000,VFG1_MSIX_CAP_PBA_BIR=0,VFG1_MSIX_CAP_PBA_OFFSET=0x00000000,VFG1_MSIX_CAP_TABLE_BIR=0,VFG1_MSIX_CAP_TABLE_OFFSET=0x00000000,VFG1_MSIX_CAP_TABLE_SIZE=0x000,VFG2_MSIX_CAP_PBA_BIR=0,VFG2_MSIX_CAP_PBA_OFFSET=0x00000000,VFG2_MSIX_CAP_TABLE_BIR=0,VFG2_MSIX_CAP_TABLE_OFFSET=0x00000000,VFG2_MSIX_CAP_TABLE_SIZE=0x000,VFG3_MSIX_CAP_PBA_BIR=0,VFG3_MSIX_CAP_PBA_OFFSET=0x00000000,VFG3_MSIX_CAP_TABLE_BIR=0,VFG3_MSIX_CAP_TABLE_OFFSET=0x00000000,VFG3_MSIX_CAP_TABLE_SIZE=0x000,EN_PARITY=FALSE,INS_LOSS_PROFILE=ADD-IN_CARD,MSI_X_OPTIONS=None,COMPLETER_MODEL=FALSE,DBG_DESCRAMBLE_EN=FALSE,MSI_INT=32,VU9P_BOARD=FALSE,PHY_LP_TXPRESET=4,IS_BOARD_PROJECT=1,GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0,PM_ENABLE_L23_ENTRY=FALSE,AWS_MODE_VALUE=0,MULT_PF_DES=TRUE,EXT_SYS_CLK_BUFG=FALSE,AXISTEN_IF_ENABLE_MSG_ROUTE=0x00000,AXISTEN_IF_ENABLE_RX_MSG_INTFC=FALSE,ENABLE_MORE=FALSE,DISABLE_BRAM_PIPELINE=FALSE,ECC_PIPELINE=FALSE,DISABLE_EQ_SYNCHRONIZER=FALSE,ENABLE_AUTO_RXEQ=FALSE,THREE_PORT_SWITCH=FALSE,ENABLE_MULTIPF_AER=FALSE,ENABLE_MSIX_32VEC=FALSE,ENABLE_CLKMUX=FALSE,RBAR_ENABLE=FALSE,PF0_RBAR_CAP_BAR0_UPPER=0x0000,PF0_RBAR_CAP_BAR0_LOWER=0x0000FFF0,PF0_RBAR_CAP_BAR1_UPPER=0x0000,PF0_RBAR_CAP_BAR1_LOWER=0x00000000,PF0_RBAR_CAP_BAR2_UPPER=0x0000,PF0_RBAR_CAP_BAR2_LOWER=0x00000000,PF0_RBAR_CAP_BAR3_UPPER=0x0000,PF0_RBAR_CAP_BAR3_LOWER=0x00000000,PF0_RBAR_CAP_BAR4_UPPER=0x0000,PF0_RBAR_CAP_BAR4_LOWER=0x00000000,PF0_RBAR_CAP_BAR5_UPPER=0x0000,PF0_RBAR_CAP_BAR5_LOWER=0x00000000,PF1_RBAR_CAP_BAR0_UPPER=0x0000,PF1_RBAR_CAP_BAR0_LOWER=0x0000FFF0,PF1_RBAR_CAP_BAR1_UPPER=0x0000,PF1_RBAR_CAP_BAR1_LOWER=0x00000000,PF1_RBAR_CAP_BAR2_UPPER=0x0000,PF1_RBAR_CAP_BAR2_LOWER=0x00000000,PF1_RBAR_CAP_BAR3_UPPER=0x0000,PF1_RBAR_CAP_BAR3_LOWER=0x00000000,PF1_RBAR_CAP_BAR4_UPPER=0x0000,PF1_RBAR_CAP_BAR4_LOWER=0x00000000,PF1_RBAR_CAP_BAR5_UPPER=0x0000,PF1_RBAR_CAP_BAR5_LOWER=0x00000000,PF2_RBAR_CAP_BAR0_UPPER=0x0000,PF2_RBAR_CAP_BAR0_LOWER=0x0000FFF0,PF2_RBAR_CAP_BAR1_UPPER=0x0000,PF2_RBAR_CAP_BAR1_LOWER=0x00000000,PF2_RBAR_CAP_BAR2_UPPER=0x0000,PF2_RBAR_CAP_BAR2_LOWER=0x00000000,PF2_RBAR_CAP_BAR3_UPPER=0x0000,PF2_RBAR_CAP_BAR3_LOWER=0x00000000,PF2_RBAR_CAP_BAR4_UPPER=0x0000,PF2_RBAR_CAP_BAR4_LOWER=0x00000000,PF2_RBAR_CAP_BAR5_UPPER=0x0000,PF2_RBAR_CAP_BAR5_LOWER=0x00000000,PF3_RBAR_CAP_BAR0_UPPER=0x0000,PF3_RBAR_CAP_BAR0_LOWER=0x0000FFF0,PF3_RBAR_CAP_BAR1_UPPER=0x0000,PF3_RBAR_CAP_BAR1_LOWER=0x00000000,PF3_RBAR_CAP_BAR2_UPPER=0x0000,PF3_RBAR_CAP_BAR2_LOWER=0x00000000,PF3_RBAR_CAP_BAR3_UPPER=0x0000,PF3_RBAR_CAP_BAR3_LOWER=0x00000000,PF3_RBAR_CAP_BAR4_UPPER=0x0000,PF3_RBAR_CAP_BAR4_LOWER=0x00000000,PF3_RBAR_CAP_BAR5_UPPER=0x0000,PF3_RBAR_CAP_BAR5_LOWER=0x00000000,RBAR_CAP_NEXTPTR=0x000,PF0_RBAR_NUM_BAR=0x1,PF1_RBAR_NUM_BAR=0x1,PF2_RBAR_NUM_BAR=0x1,PF3_RBAR_NUM_BAR=0x1,PF0_RBAR_BAR_INDEX_0=0x0,PF0_RBAR_BAR_INDEX_1=0x7,PF0_RBAR_BAR_INDEX_2=0x7,PF0_RBAR_BAR_INDEX_3=0x7,PF0_RBAR_BAR_INDEX_4=0x7,PF0_RBAR_BAR_INDEX_5=0x7,PF1_RBAR_BAR_INDEX_0=0x0,PF1_RBAR_BAR_INDEX_1=0x7,PF1_RBAR_BAR_INDEX_2=0x7,PF1_RBAR_BAR_INDEX_3=0x7,PF1_RBAR_BAR_INDEX_4=0x7,PF1_RBAR_BAR_INDEX_5=0x7,PF2_RBAR_BAR_INDEX_0=0x0,PF2_RBAR_BAR_INDEX_1=0x7,PF2_RBAR_BAR_INDEX_2=0x7,PF2_RBAR_BAR_INDEX_3=0x7,PF2_RBAR_BAR_INDEX_4=0x7,PF2_RBAR_BAR_INDEX_5=0x7,PF3_RBAR_BAR_INDEX_0=0x0,PF3_RBAR_BAR_INDEX_1=0x7,PF3_RBAR_BAR_INDEX_2=0x7,PF3_RBAR_BAR_INDEX_3=0x7,PF3_RBAR_BAR_INDEX_4=0x7,PF3_RBAR_BAR_INDEX_5=0x7,USE_STANDARD_INTERFACES=FALSE,DMA_2RP=FALSE,SRIOV_ACTIVE_VFS=252,MASTER_GT_QUAD_INX=3,MASTER_GT_CONTAINER=1,QDMA_TPH_MSIX_BRAMS_DIS=FALSE,EN_SLOT_CAP_REG=FALSE,SLOT_CAP_REG=0x00000040,TANDEM_RFSOC=FALSE}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "pcie4_uscale_plus_0_pcie4_uscale_core_top,Vivado 2024.2" *) 
module pcie4_uscale_plus_0(pci_exp_txn, pci_exp_txp, pci_exp_rxn, 
  pci_exp_rxp, user_clk, user_reset, user_lnk_up, s_axis_rq_tdata, s_axis_rq_tkeep, 
  s_axis_rq_tlast, s_axis_rq_tready, s_axis_rq_tuser, s_axis_rq_tvalid, m_axis_rc_tdata, 
  m_axis_rc_tkeep, m_axis_rc_tlast, m_axis_rc_tready, m_axis_rc_tuser, m_axis_rc_tvalid, 
  m_axis_cq_tdata, m_axis_cq_tkeep, m_axis_cq_tlast, m_axis_cq_tready, m_axis_cq_tuser, 
  m_axis_cq_tvalid, s_axis_cc_tdata, s_axis_cc_tkeep, s_axis_cc_tlast, s_axis_cc_tready, 
  s_axis_cc_tuser, s_axis_cc_tvalid, pcie_rq_seq_num0, pcie_rq_seq_num_vld0, 
  pcie_rq_seq_num1, pcie_rq_seq_num_vld1, pcie_rq_tag0, pcie_rq_tag1, pcie_rq_tag_av, 
  pcie_rq_tag_vld0, pcie_rq_tag_vld1, pcie_tfc_nph_av, pcie_tfc_npd_av, pcie_cq_np_req, 
  pcie_cq_np_req_count, cfg_phy_link_down, cfg_phy_link_status, cfg_negotiated_width, 
  cfg_current_speed, cfg_max_payload, cfg_max_read_req, cfg_function_status, 
  cfg_function_power_state, cfg_vf_status, cfg_vf_power_state, cfg_link_power_state, 
  cfg_mgmt_addr, cfg_mgmt_function_number, cfg_mgmt_write, cfg_mgmt_write_data, 
  cfg_mgmt_byte_enable, cfg_mgmt_read, cfg_mgmt_read_data, cfg_mgmt_read_write_done, 
  cfg_mgmt_debug_access, cfg_err_cor_out, cfg_err_nonfatal_out, cfg_err_fatal_out, 
  cfg_local_error_valid, cfg_local_error_out, cfg_ltssm_state, cfg_rx_pm_state, 
  cfg_tx_pm_state, cfg_rcb_status, cfg_obff_enable, cfg_pl_status_change, 
  cfg_tph_requester_enable, cfg_tph_st_mode, cfg_vf_tph_requester_enable, 
  cfg_vf_tph_st_mode, cfg_msg_received, cfg_msg_received_data, cfg_msg_received_type, 
  cfg_msg_transmit, cfg_msg_transmit_type, cfg_msg_transmit_data, cfg_msg_transmit_done, 
  cfg_fc_ph, cfg_fc_pd, cfg_fc_nph, cfg_fc_npd, cfg_fc_cplh, cfg_fc_cpld, cfg_fc_sel, cfg_dsn, 
  cfg_bus_number, cfg_power_state_change_ack, cfg_power_state_change_interrupt, 
  cfg_err_cor_in, cfg_err_uncor_in, cfg_flr_in_process, cfg_flr_done, 
  cfg_vf_flr_in_process, cfg_vf_flr_func_num, cfg_vf_flr_done, cfg_link_training_enable, 
  cfg_interrupt_int, cfg_interrupt_pending, cfg_interrupt_sent, cfg_interrupt_msi_enable, 
  cfg_interrupt_msi_mmenable, cfg_interrupt_msi_mask_update, cfg_interrupt_msi_data, 
  cfg_interrupt_msi_select, cfg_interrupt_msi_int, cfg_interrupt_msi_pending_status, 
  cfg_interrupt_msi_pending_status_data_enable, 
  cfg_interrupt_msi_pending_status_function_num, cfg_interrupt_msi_sent, 
  cfg_interrupt_msi_fail, cfg_interrupt_msi_attr, cfg_interrupt_msi_tph_present, 
  cfg_interrupt_msi_tph_type, cfg_interrupt_msi_tph_st_tag, 
  cfg_interrupt_msi_function_number, cfg_pm_aspm_l1_entry_reject, 
  cfg_pm_aspm_tx_l0s_entry_disable, cfg_hot_reset_out, cfg_config_space_enable, 
  cfg_req_pm_transition_l23_ready, cfg_hot_reset_in, cfg_ds_port_number, 
  cfg_ds_bus_number, cfg_ds_device_number, sys_clk, sys_clk_gt, sys_reset, phy_rdy_out)
/* synthesis syn_black_box black_box_pad_pin="pci_exp_txn[3:0],pci_exp_txp[3:0],pci_exp_rxn[3:0],pci_exp_rxp[3:0],user_reset,user_lnk_up,s_axis_rq_tdata[127:0],s_axis_rq_tkeep[3:0],s_axis_rq_tlast,s_axis_rq_tready[3:0],s_axis_rq_tuser[61:0],s_axis_rq_tvalid,m_axis_rc_tdata[127:0],m_axis_rc_tkeep[3:0],m_axis_rc_tlast,m_axis_rc_tready,m_axis_rc_tuser[74:0],m_axis_rc_tvalid,m_axis_cq_tdata[127:0],m_axis_cq_tkeep[3:0],m_axis_cq_tlast,m_axis_cq_tready,m_axis_cq_tuser[87:0],m_axis_cq_tvalid,s_axis_cc_tdata[127:0],s_axis_cc_tkeep[3:0],s_axis_cc_tlast,s_axis_cc_tready[3:0],s_axis_cc_tuser[32:0],s_axis_cc_tvalid,pcie_rq_seq_num0[5:0],pcie_rq_seq_num_vld0,pcie_rq_seq_num1[5:0],pcie_rq_seq_num_vld1,pcie_rq_tag0[7:0],pcie_rq_tag1[7:0],pcie_rq_tag_av[3:0],pcie_rq_tag_vld0,pcie_rq_tag_vld1,pcie_tfc_nph_av[3:0],pcie_tfc_npd_av[3:0],pcie_cq_np_req[1:0],pcie_cq_np_req_count[5:0],cfg_phy_link_down,cfg_phy_link_status[1:0],cfg_negotiated_width[2:0],cfg_current_speed[1:0],cfg_max_payload[1:0],cfg_max_read_req[2:0],cfg_function_status[15:0],cfg_function_power_state[11:0],cfg_vf_status[503:0],cfg_vf_power_state[755:0],cfg_link_power_state[1:0],cfg_mgmt_addr[9:0],cfg_mgmt_function_number[7:0],cfg_mgmt_write,cfg_mgmt_write_data[31:0],cfg_mgmt_byte_enable[3:0],cfg_mgmt_read,cfg_mgmt_read_data[31:0],cfg_mgmt_read_write_done,cfg_mgmt_debug_access,cfg_err_cor_out,cfg_err_nonfatal_out,cfg_err_fatal_out,cfg_local_error_valid,cfg_local_error_out[4:0],cfg_ltssm_state[5:0],cfg_rx_pm_state[1:0],cfg_tx_pm_state[1:0],cfg_rcb_status[3:0],cfg_obff_enable[1:0],cfg_pl_status_change,cfg_tph_requester_enable[3:0],cfg_tph_st_mode[11:0],cfg_vf_tph_requester_enable[251:0],cfg_vf_tph_st_mode[755:0],cfg_msg_received,cfg_msg_received_data[7:0],cfg_msg_received_type[4:0],cfg_msg_transmit,cfg_msg_transmit_type[2:0],cfg_msg_transmit_data[31:0],cfg_msg_transmit_done,cfg_fc_ph[7:0],cfg_fc_pd[11:0],cfg_fc_nph[7:0],cfg_fc_npd[11:0],cfg_fc_cplh[7:0],cfg_fc_cpld[11:0],cfg_fc_sel[2:0],cfg_dsn[63:0],cfg_bus_number[7:0],cfg_power_state_change_ack,cfg_power_state_change_interrupt,cfg_err_cor_in,cfg_err_uncor_in,cfg_flr_in_process[3:0],cfg_flr_done[3:0],cfg_vf_flr_in_process[251:0],cfg_vf_flr_func_num[7:0],cfg_vf_flr_done[0:0],cfg_link_training_enable,cfg_interrupt_int[3:0],cfg_interrupt_pending[3:0],cfg_interrupt_sent,cfg_interrupt_msi_enable[3:0],cfg_interrupt_msi_mmenable[11:0],cfg_interrupt_msi_mask_update,cfg_interrupt_msi_data[31:0],cfg_interrupt_msi_select[1:0],cfg_interrupt_msi_int[31:0],cfg_interrupt_msi_pending_status[31:0],cfg_interrupt_msi_pending_status_data_enable,cfg_interrupt_msi_pending_status_function_num[1:0],cfg_interrupt_msi_sent,cfg_interrupt_msi_fail,cfg_interrupt_msi_attr[2:0],cfg_interrupt_msi_tph_present,cfg_interrupt_msi_tph_type[1:0],cfg_interrupt_msi_tph_st_tag[7:0],cfg_interrupt_msi_function_number[7:0],cfg_pm_aspm_l1_entry_reject,cfg_pm_aspm_tx_l0s_entry_disable,cfg_hot_reset_out,cfg_config_space_enable,cfg_req_pm_transition_l23_ready,cfg_hot_reset_in,cfg_ds_port_number[7:0],cfg_ds_bus_number[7:0],cfg_ds_device_number[4:0],sys_clk_gt,sys_reset,phy_rdy_out" */
/* synthesis syn_force_seq_prim="user_clk" */
/* synthesis syn_force_seq_prim="sys_clk" */;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie4_mgt txn" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pcie4_mgt, BOARD.ASSOCIATED_PARAM PCIE_BOARD_INTERFACE" *) output [3:0]pci_exp_txn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie4_mgt txp" *) output [3:0]pci_exp_txp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie4_mgt rxn" *) input [3:0]pci_exp_rxn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie4_mgt rxp" *) input [3:0]pci_exp_rxp;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.user_clk CLK" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.user_clk, ASSOCIATED_BUSIF m_axis_cq:s_axis_cc:s_axis_rq:m_axis_rc, FREQ_HZ 125000000, ASSOCIATED_RESET user_reset, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) output user_clk /* synthesis syn_isclock = 1 */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.user_reset RST" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.user_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output user_reset;
  output user_lnk_up;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_rq, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 62, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [127:0]s_axis_rq_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TKEEP" *) input [3:0]s_axis_rq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TLAST" *) input s_axis_rq_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TREADY" *) output [3:0]s_axis_rq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TUSER" *) input [61:0]s_axis_rq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TVALID" *) input s_axis_rq_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_rc, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 75, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [127:0]m_axis_rc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TKEEP" *) output [3:0]m_axis_rc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TLAST" *) output m_axis_rc_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TREADY" *) input m_axis_rc_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TUSER" *) output [74:0]m_axis_rc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TVALID" *) output m_axis_rc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_cq, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 88, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [127:0]m_axis_cq_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TKEEP" *) output [3:0]m_axis_cq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TLAST" *) output m_axis_cq_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TREADY" *) input m_axis_cq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TUSER" *) output [87:0]m_axis_cq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TVALID" *) output m_axis_cq_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_cc, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 33, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [127:0]s_axis_cc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TKEEP" *) input [3:0]s_axis_cc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TLAST" *) input s_axis_cc_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TREADY" *) output [3:0]s_axis_cc_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TUSER" *) input [32:0]s_axis_cc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TVALID" *) input s_axis_cc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_seq_num0" *) (* X_INTERFACE_MODE = "master" *) output [5:0]pcie_rq_seq_num0;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_seq_num_vld0" *) output pcie_rq_seq_num_vld0;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_seq_num1" *) output [5:0]pcie_rq_seq_num1;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_seq_num_vld1" *) output pcie_rq_seq_num_vld1;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_tag0" *) output [7:0]pcie_rq_tag0;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_tag1" *) output [7:0]pcie_rq_tag1;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_tag_av" *) output [3:0]pcie_rq_tag_av;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_tag_vld0" *) output pcie_rq_tag_vld0;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rq_tag_vld1" *) output pcie_rq_tag_vld1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_transmit_fc:1.0 pcie4_transmit_fc nph_av" *) (* X_INTERFACE_MODE = "master" *) output [3:0]pcie_tfc_nph_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_transmit_fc:1.0 pcie4_transmit_fc npd_av" *) output [3:0]pcie_tfc_npd_av;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status cq_np_req" *) input [1:0]pcie_cq_np_req;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status cq_np_req_count" *) output [5:0]pcie_cq_np_req_count;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status phy_link_down" *) output cfg_phy_link_down;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status phy_link_status" *) output [1:0]cfg_phy_link_status;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status negotiated_width" *) output [2:0]cfg_negotiated_width;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status current_speed" *) output [1:0]cfg_current_speed;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status max_payload" *) output [1:0]cfg_max_payload;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status max_read_req" *) output [2:0]cfg_max_read_req;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status function_status" *) output [15:0]cfg_function_status;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status function_power_state" *) output [11:0]cfg_function_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status vf_status" *) output [503:0]cfg_vf_status;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status vf_power_state" *) output [755:0]cfg_vf_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status link_power_state" *) output [1:0]cfg_link_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt ADDR" *) (* X_INTERFACE_MODE = "slave" *) input [9:0]cfg_mgmt_addr;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt FUNCTION_NUMBER" *) input [7:0]cfg_mgmt_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt WRITE_EN" *) input cfg_mgmt_write;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt WRITE_DATA" *) input [31:0]cfg_mgmt_write_data;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt BYTE_EN" *) input [3:0]cfg_mgmt_byte_enable;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt READ_EN" *) input cfg_mgmt_read;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt READ_DATA" *) output [31:0]cfg_mgmt_read_data;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt READ_WRITE_DONE" *) output cfg_mgmt_read_write_done;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0 pcie4_cfg_mgmt DEBUG_ACCESS" *) input cfg_mgmt_debug_access;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status err_cor_out" *) output cfg_err_cor_out;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status err_nonfatal_out" *) output cfg_err_nonfatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status err_fatal_out" *) output cfg_err_fatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status local_error_valid" *) output cfg_local_error_valid;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status local_error_out" *) output [4:0]cfg_local_error_out;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status ltssm_state" *) output [5:0]cfg_ltssm_state;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rx_pm_state" *) output [1:0]cfg_rx_pm_state;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status tx_pm_state" *) output [1:0]cfg_tx_pm_state;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status rcb_status" *) output [3:0]cfg_rcb_status;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status obff_enable" *) output [1:0]cfg_obff_enable;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status pl_status_change" *) output cfg_pl_status_change;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status tph_requester_enable" *) output [3:0]cfg_tph_requester_enable;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status tph_st_mode" *) output [11:0]cfg_tph_st_mode;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status vf_tph_requester_enable" *) output [251:0]cfg_vf_tph_requester_enable;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_status:1.0 pcie4_cfg_status vf_tph_st_mode" *) output [755:0]cfg_vf_tph_st_mode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie4_cfg_mesg_rcvd recd" *) (* X_INTERFACE_MODE = "master" *) output cfg_msg_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie4_cfg_mesg_rcvd recd_data" *) output [7:0]cfg_msg_received_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie4_cfg_mesg_rcvd recd_type" *) output [4:0]cfg_msg_received_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie4_cfg_mesg_tx TRANSMIT" *) (* X_INTERFACE_MODE = "master" *) input cfg_msg_transmit;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie4_cfg_mesg_tx TRANSMIT_TYPE" *) input [2:0]cfg_msg_transmit_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie4_cfg_mesg_tx TRANSMIT_DATA" *) input [31:0]cfg_msg_transmit_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie4_cfg_mesg_tx TRANSMIT_DONE" *) output cfg_msg_transmit_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie4_cfg_fc PH" *) (* X_INTERFACE_MODE = "master" *) output [7:0]cfg_fc_ph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie4_cfg_fc PD" *) output [11:0]cfg_fc_pd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie4_cfg_fc NPH" *) output [7:0]cfg_fc_nph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie4_cfg_fc NPD" *) output [11:0]cfg_fc_npd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie4_cfg_fc CPLH" *) output [7:0]cfg_fc_cplh;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie4_cfg_fc CPLD" *) output [11:0]cfg_fc_cpld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie4_cfg_fc SEL" *) input [2:0]cfg_fc_sel;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control dsn" *) (* X_INTERFACE_MODE = "slave" *) input [63:0]cfg_dsn;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control bus_number" *) output [7:0]cfg_bus_number;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control power_state_change_ack" *) input cfg_power_state_change_ack;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control power_state_change_interrupt" *) output cfg_power_state_change_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control err_cor_in" *) input cfg_err_cor_in;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control err_uncor_in" *) input cfg_err_uncor_in;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control flr_in_process" *) output [3:0]cfg_flr_in_process;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control flr_done" *) input [3:0]cfg_flr_done;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control vf_flr_in_process" *) output [251:0]cfg_vf_flr_in_process;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control vf_flr_func_num" *) input [7:0]cfg_vf_flr_func_num;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control vf_flr_done" *) input [0:0]cfg_vf_flr_done;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control link_training_enable" *) input cfg_link_training_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie4_cfg_interrupt INTx_VECTOR" *) (* X_INTERFACE_MODE = "slave" *) input [3:0]cfg_interrupt_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie4_cfg_interrupt PENDING" *) input [3:0]cfg_interrupt_pending;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie4_cfg_interrupt SENT" *) output cfg_interrupt_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi enable" *) (* X_INTERFACE_MODE = "slave" *) output [3:0]cfg_interrupt_msi_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi mmenable" *) output [11:0]cfg_interrupt_msi_mmenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi mask_update" *) output cfg_interrupt_msi_mask_update;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi data" *) output [31:0]cfg_interrupt_msi_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi select" *) input [1:0]cfg_interrupt_msi_select;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi int_vector" *) input [31:0]cfg_interrupt_msi_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi pending_status" *) input [31:0]cfg_interrupt_msi_pending_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi pending_status_data_enable" *) input cfg_interrupt_msi_pending_status_data_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi pending_status_function_num" *) input [1:0]cfg_interrupt_msi_pending_status_function_num;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi sent" *) output cfg_interrupt_msi_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi fail" *) output cfg_interrupt_msi_fail;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi attr" *) input [2:0]cfg_interrupt_msi_attr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi tph_present" *) input cfg_interrupt_msi_tph_present;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi tph_type" *) input [1:0]cfg_interrupt_msi_tph_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi tph_st_tag" *) input [7:0]cfg_interrupt_msi_tph_st_tag;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie4_cfg_msi function_number" *) input [7:0]cfg_interrupt_msi_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_pm:1.0 pcie4_cfg_pm pm_aspm_l1entry_reject" *) (* X_INTERFACE_MODE = "slave" *) input cfg_pm_aspm_l1_entry_reject;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_pm:1.0 pcie4_cfg_pm pm_aspm_tx_l0s_entry_disable" *) input cfg_pm_aspm_tx_l0s_entry_disable;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control hot_reset_out" *) output cfg_hot_reset_out;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control config_space_enable" *) input cfg_config_space_enable;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control req_pm_transition_l23_ready" *) input cfg_req_pm_transition_l23_ready;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control hot_reset_in" *) input cfg_hot_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control ds_port_number" *) input [7:0]cfg_ds_port_number;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control ds_bus_number" *) input [7:0]cfg_ds_bus_number;
  (* X_INTERFACE_INFO = "xilinx.com:display_pcie4:pcie4_cfg_control:1.0 pcie4_cfg_control ds_device_number" *) input [4:0]cfg_ds_device_number;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.sys_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input sys_clk /* synthesis syn_isclock = 1 */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk_gt CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.sys_clk_gt, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input sys_clk_gt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.sys_rst RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.sys_rst, BOARD.ASSOCIATED_PARAM SYS_RST_N_BOARD_INTERFACE, TYPE PCIE_PERST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input sys_reset;
  output phy_rdy_out;
endmodule
