INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/ip/Driver_PWM_0/sim/Driver_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/ip/Driver_PWM_0/sim/Driver_PWM_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_PWM_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/Driver_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_UART
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/UART_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Ctrl
INFO: [VRFC 10-311] analyzing module UART_Package
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/UART_Demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sim_1/new/textbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module textbench
