<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r2370 - in trunk/src: flash flash/ocl/at91sam7x	helper jtag jtag/zy1000 server target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-June/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2370%20-%20in%20trunk/src%3A%20flash%20flash/ocl/at91sam7x%0A%09helper%20jtag%20jtag/zy1000%20server%20target&In-Reply-To=%3C200906232241.n5NMfweN017116%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001153.html">
   <LINK REL="Next"  HREF="001155.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r2370 - in trunk/src: flash flash/ocl/at91sam7x	helper jtag jtag/zy1000 server target</H1>
    <B>zwelch at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2370%20-%20in%20trunk/src%3A%20flash%20flash/ocl/at91sam7x%0A%09helper%20jtag%20jtag/zy1000%20server%20target&In-Reply-To=%3C200906232241.n5NMfweN017116%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r2370 - in trunk/src: flash flash/ocl/at91sam7x	helper jtag jtag/zy1000 server target">zwelch at mail.berlios.de
       </A><BR>
    <I>Wed Jun 24 00:41:58 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001153.html">[Openocd-svn] r2369 - in trunk/src: flash flash/ocl/at91sam7x	helper jtag/zy1000 target
</A></li>
        <LI>Next message: <A HREF="001155.html">[Openocd-svn] r2371 - in trunk/src: flash flash/ocl/at91sam7x	helper jtag jtag/zy1000 server target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1154">[ date ]</a>
              <a href="thread.html#1154">[ thread ]</a>
              <a href="subject.html#1154">[ subject ]</a>
              <a href="author.html#1154">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: zwelch
Date: 2009-06-24 00:41:13 +0200 (Wed, 24 Jun 2009)
New Revision: 2370

Modified:
   trunk/src/flash/at91sam7.c
   trunk/src/flash/cfi.c
   trunk/src/flash/non_cfi.c
   trunk/src/flash/ocl.c
   trunk/src/flash/ocl/at91sam7x/main.c
   trunk/src/flash/ocl/at91sam7x/samflash.c
   trunk/src/flash/pic32mx.c
   trunk/src/flash/pic32mx.h
   trunk/src/flash/s3c24xx_regs_nand.h
   trunk/src/flash/stellaris.c
   trunk/src/flash/stellaris.h
   trunk/src/flash/stm32x.c
   trunk/src/flash/stm32x.h
   trunk/src/flash/str7x.c
   trunk/src/flash/str9x.c
   trunk/src/helper/binarybuffer.h
   trunk/src/helper/jim.c
   trunk/src/jtag/arm-jtag-ew.c
   trunk/src/jtag/bitbang.c
   trunk/src/jtag/dummy.c
   trunk/src/jtag/ft2232.c
   trunk/src/jtag/interface.c
   trunk/src/jtag/usbprog.c
   trunk/src/jtag/zy1000/jtag_minidriver.h
   trunk/src/jtag/zy1000/zy1000.c
   trunk/src/server/gdb_server.c
   trunk/src/target/arm_adi_v5.c
   trunk/src/target/arm_adi_v5.h
   trunk/src/target/arm_disassembler.c
   trunk/src/target/armv7m.h
   trunk/src/target/cortex_m3.c
   trunk/src/target/cortex_m3.h
   trunk/src/target/mips32.c
   trunk/src/target/mips32.h
   trunk/src/target/mips_ejtag.c
Log:
- Fixes '&lt;&lt;' whitespace
- Replace ')\(&lt;&lt;\)\(\w\)' with ') \1 \2'.
- Replace '\(\w\)\(&lt;&lt;\)(' with '\1 \2 ('.
- Replace '\(\w\)\(&lt;&lt;\)\(\w\)' with '\1 \2 \3'.


Modified: trunk/src/flash/at91sam7.c
===================================================================
--- trunk/src/flash/at91sam7.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/at91sam7.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -280,7 +280,7 @@
 	at91sam7_flash_bank_t *at91sam7_info = bank-&gt;driver_priv;
 	target_t *target = bank-&gt;target;
 
-	fcr = (0x5A&lt;&lt;24) | ((pagen&amp;0x3FF)&lt;&lt;8) | cmd; 
+	fcr = (0x5A &lt;&lt; 24) | ((pagen&amp;0x3FF) &lt;&lt; 8) | cmd; 
 	target_write_u32(target, MC_FCR[bank-&gt;bank_number], fcr);
 	LOG_DEBUG(&quot;Flash command: 0x%&quot; PRIx32 &quot;, flash bank: %i, page number: %u&quot;, fcr, bank-&gt;bank_number+1, pagen);
 

Modified: trunk/src/flash/cfi.c
===================================================================
--- trunk/src/flash/cfi.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/cfi.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -2266,7 +2266,7 @@
 			(1 &lt;&lt; cfi_info-&gt;block_erase_timeout_max) * (1 &lt;&lt; cfi_info-&gt;block_erase_timeout_typ),
 			(1 &lt;&lt; cfi_info-&gt;chip_erase_timeout_max) * (1 &lt;&lt; cfi_info-&gt;chip_erase_timeout_typ));
 
-		cfi_info-&gt;dev_size = 1&lt;&lt;cfi_query_u8(bank, 0, 0x27);
+		cfi_info-&gt;dev_size = 1 &lt;&lt; cfi_query_u8(bank, 0, 0x27);
 		cfi_info-&gt;interface_desc = cfi_query_u16(bank, 0, 0x28);
 		cfi_info-&gt;max_buf_write_size = cfi_query_u16(bank, 0, 0x2a);
 		cfi_info-&gt;num_erase_regions = cfi_query_u8(bank, 0, 0x2c);

Modified: trunk/src/flash/non_cfi.c
===================================================================
--- trunk/src/flash/non_cfi.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/non_cfi.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -29,7 +29,7 @@
 
 #define KB 1024
 #define MB (1024*1024)
-#define ERASE_REGION(num, size) (((size/256)&lt;&lt;16)|(num-1))
+#define ERASE_REGION(num, size) (((size/256) &lt;&lt; 16)|(num-1))
 
 /* non-CFI compatible flashes */
 non_cfi_t non_cfi_flashes[] = {

Modified: trunk/src/flash/ocl/at91sam7x/main.c
===================================================================
--- trunk/src/flash/ocl/at91sam7x/main.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/ocl/at91sam7x/main.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -88,7 +88,7 @@
 				dcc_wr(0x100000); /* base */
 				dcc_wr(flash_page_count*flash_page_size); /* size */
 				dcc_wr(1); /* num_sectors */
-				dcc_wr(4096 | ((unsigned long) flash_page_size&lt;&lt;16)); /* buflen and bufalign */
+				dcc_wr(4096 | ((unsigned long) flash_page_size &lt;&lt; 16)); /* buflen and bufalign */
 				break;
 			case OCL_ERASE_ALL:
 				dcc_wr(OCL_CMD_DONE|flash_erase_all());

Modified: trunk/src/flash/ocl/at91sam7x/samflash.c
===================================================================
--- trunk/src/flash/ocl/at91sam7x/samflash.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/ocl/at91sam7x/samflash.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -100,7 +100,7 @@
 	}
 
 	/* page number and page write command to FCR */
-	outr(MC_FCR+efc_ofs, ((page_num&amp;0x3ff)&lt;&lt;8) | MC_KEY | MC_FCMD_WP);
+	outr(MC_FCR+efc_ofs, ((page_num&amp;0x3ff) &lt;&lt; 8) | MC_KEY | MC_FCMD_WP);
 
 	/* wait until it's done */
 	while ((inr(MC_FSR+efc_ofs)&amp;MC_FRDY)==0);
@@ -136,7 +136,7 @@
 			/* wait until FLASH is ready, just for sure */
 			while ((inr(MC_FSR+efc_ofs)&amp;MC_FRDY)==0);
 
-			outr(MC_FCR+efc_ofs, ((page_num&amp;0x3ff)&lt;&lt;8) | 0x5a000004);
+			outr(MC_FCR+efc_ofs, ((page_num&amp;0x3ff) &lt;&lt; 8) | 0x5a000004);
 
 			/* wait until it's done */
 			while ((inr(MC_FSR+efc_ofs)&amp;MC_FRDY)==0);

Modified: trunk/src/flash/ocl.c
===================================================================
--- trunk/src/flash/ocl.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/ocl.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -208,13 +208,13 @@
 					*dcc_bufptr &amp;= *(buffer++) | 0xffffff00;
 					break;
 				case 1:
-					*dcc_bufptr &amp;= ((*(buffer++))&lt;&lt;8) | 0xffff00ff;
+					*dcc_bufptr &amp;= ((*(buffer++)) &lt;&lt; 8) | 0xffff00ff;
 					break;
 				case 2:
-					*dcc_bufptr &amp;= ((*(buffer++))&lt;&lt;16) | 0xff00ffff;
+					*dcc_bufptr &amp;= ((*(buffer++)) &lt;&lt; 16) | 0xff00ffff;
 					break;
 				case 3:
-					*dcc_bufptr &amp;= ((*(buffer++))&lt;&lt;24) | 0x00ffffff;
+					*dcc_bufptr &amp;= ((*(buffer++)) &lt;&lt; 24) | 0x00ffffff;
 					chksum ^= *(dcc_bufptr++);
 					*dcc_bufptr = 0xffffffff;
 					byteofs = 0;

Modified: trunk/src/flash/pic32mx.c
===================================================================
--- trunk/src/flash/pic32mx.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/pic32mx.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -194,11 +194,11 @@
 	}
 
 	target_read_u32(target, PIC32MX_DEVCFG0, &amp;devcfg0);
-	if ((devcfg0 &amp; (1&lt;&lt;28)) == 0) /* code protect bit */
+	if ((devcfg0 &amp; (1 &lt;&lt; 28)) == 0) /* code protect bit */
 		num_pages = 0xffff;  /* All pages protected */
 	else if (bank-&gt;base == PIC32MX_KSEG1_BOOT_FLASH)
 	{
-		if (devcfg0 &amp; (1&lt;&lt;24))
+		if (devcfg0 &amp; (1 &lt;&lt; 24))
 			num_pages = 0;       /* All pages unprotected */
 		else
 			num_pages = 0xffff;  /* All pages protected */

Modified: trunk/src/flash/pic32mx.h
===================================================================
--- trunk/src/flash/pic32mx.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/pic32mx.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -80,11 +80,11 @@
 #define PIC32MX_NVMCONCLR	0xBF80F404
 #define PIC32MX_NVMCONSET	0xBF80F408
 #define PIC32MX_NVMCONINV	0xBF80F40C
-#define NVMCON_NVMWR		(1&lt;&lt;15)
-#define NVMCON_NVMWREN		(1&lt;&lt;14)
-#define NVMCON_NVMERR		(1&lt;&lt;13)
-#define NVMCON_LVDERR		(1&lt;&lt;12)
-#define NVMCON_LVDSTAT		(1&lt;&lt;11)
+#define NVMCON_NVMWR		(1 &lt;&lt; 15)
+#define NVMCON_NVMWREN		(1 &lt;&lt; 14)
+#define NVMCON_NVMERR		(1 &lt;&lt; 13)
+#define NVMCON_LVDERR		(1 &lt;&lt; 12)
+#define NVMCON_LVDSTAT		(1 &lt;&lt; 11)
 #define NVMCON_OP_PFM_ERASE		0x5
 #define NVMCON_OP_PAGE_ERASE	0x4
 #define NVMCON_OP_ROW_PROG		0x3

Modified: trunk/src/flash/s3c24xx_regs_nand.h
===================================================================
--- trunk/src/flash/s3c24xx_regs_nand.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/s3c24xx_regs_nand.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -59,63 +59,63 @@
 #define S3C2412_NFMECC1		S3C2410_NFREG(0x38)
 #define S3C2412_NFSECC		S3C2410_NFREG(0x3C)
 
-#define S3C2410_NFCONF_EN          (1&lt;&lt;15)
-#define S3C2410_NFCONF_512BYTE     (1&lt;&lt;14)
-#define S3C2410_NFCONF_4STEP       (1&lt;&lt;13)
-#define S3C2410_NFCONF_INITECC     (1&lt;&lt;12)
-#define S3C2410_NFCONF_nFCE        (1&lt;&lt;11)
-#define S3C2410_NFCONF_TACLS(x)    ((x)&lt;&lt;8)
-#define S3C2410_NFCONF_TWRPH0(x)   ((x)&lt;&lt;4)
-#define S3C2410_NFCONF_TWRPH1(x)   ((x)&lt;&lt;0)
+#define S3C2410_NFCONF_EN          (1 &lt;&lt; 15)
+#define S3C2410_NFCONF_512BYTE     (1 &lt;&lt; 14)
+#define S3C2410_NFCONF_4STEP       (1 &lt;&lt; 13)
+#define S3C2410_NFCONF_INITECC     (1 &lt;&lt; 12)
+#define S3C2410_NFCONF_nFCE        (1 &lt;&lt; 11)
+#define S3C2410_NFCONF_TACLS(x)    ((x) &lt;&lt; 8)
+#define S3C2410_NFCONF_TWRPH0(x)   ((x) &lt;&lt; 4)
+#define S3C2410_NFCONF_TWRPH1(x)   ((x) &lt;&lt; 0)
 
-#define S3C2410_NFSTAT_BUSY        (1&lt;&lt;0)
+#define S3C2410_NFSTAT_BUSY        (1 &lt;&lt; 0)
 
-#define S3C2440_NFCONF_BUSWIDTH_8	(0&lt;&lt;0)
-#define S3C2440_NFCONF_BUSWIDTH_16	(1&lt;&lt;0)
-#define S3C2440_NFCONF_ADVFLASH		(1&lt;&lt;3)
-#define S3C2440_NFCONF_TACLS(x)		((x)&lt;&lt;12)
-#define S3C2440_NFCONF_TWRPH0(x)	((x)&lt;&lt;8)
-#define S3C2440_NFCONF_TWRPH1(x)	((x)&lt;&lt;4)
+#define S3C2440_NFCONF_BUSWIDTH_8	(0 &lt;&lt; 0)
+#define S3C2440_NFCONF_BUSWIDTH_16	(1 &lt;&lt; 0)
+#define S3C2440_NFCONF_ADVFLASH		(1 &lt;&lt; 3)
+#define S3C2440_NFCONF_TACLS(x)		((x) &lt;&lt; 12)
+#define S3C2440_NFCONF_TWRPH0(x)	((x) &lt;&lt; 8)
+#define S3C2440_NFCONF_TWRPH1(x)	((x) &lt;&lt; 4)
 
-#define S3C2440_NFCONT_LOCKTIGHT	(1&lt;&lt;13)
-#define S3C2440_NFCONT_SOFTLOCK		(1&lt;&lt;12)
-#define S3C2440_NFCONT_ILLEGALACC_EN	(1&lt;&lt;10)
-#define S3C2440_NFCONT_RNBINT_EN	(1&lt;&lt;9)
-#define S3C2440_NFCONT_RN_FALLING	(1&lt;&lt;8)
-#define S3C2440_NFCONT_SPARE_ECCLOCK	(1&lt;&lt;6)
-#define S3C2440_NFCONT_MAIN_ECCLOCK	(1&lt;&lt;5)
-#define S3C2440_NFCONT_INITECC		(1&lt;&lt;4)
-#define S3C2440_NFCONT_nFCE			(1&lt;&lt;1)
-#define S3C2440_NFCONT_ENABLE		(1&lt;&lt;0)
+#define S3C2440_NFCONT_LOCKTIGHT	(1 &lt;&lt; 13)
+#define S3C2440_NFCONT_SOFTLOCK		(1 &lt;&lt; 12)
+#define S3C2440_NFCONT_ILLEGALACC_EN	(1 &lt;&lt; 10)
+#define S3C2440_NFCONT_RNBINT_EN	(1 &lt;&lt; 9)
+#define S3C2440_NFCONT_RN_FALLING	(1 &lt;&lt; 8)
+#define S3C2440_NFCONT_SPARE_ECCLOCK	(1 &lt;&lt; 6)
+#define S3C2440_NFCONT_MAIN_ECCLOCK	(1 &lt;&lt; 5)
+#define S3C2440_NFCONT_INITECC		(1 &lt;&lt; 4)
+#define S3C2440_NFCONT_nFCE			(1 &lt;&lt; 1)
+#define S3C2440_NFCONT_ENABLE		(1 &lt;&lt; 0)
 
-#define S3C2440_NFSTAT_READY		(1&lt;&lt;0)
-#define S3C2440_NFSTAT_nCE			(1&lt;&lt;1)
-#define S3C2440_NFSTAT_RnB_CHANGE	(1&lt;&lt;2)
-#define S3C2440_NFSTAT_ILLEGAL_ACCESS	(1&lt;&lt;3)
+#define S3C2440_NFSTAT_READY		(1 &lt;&lt; 0)
+#define S3C2440_NFSTAT_nCE			(1 &lt;&lt; 1)
+#define S3C2440_NFSTAT_RnB_CHANGE	(1 &lt;&lt; 2)
+#define S3C2440_NFSTAT_ILLEGAL_ACCESS	(1 &lt;&lt; 3)
 
-#define S3C2412_NFCONF_NANDBOOT		(1&lt;&lt;31)
-#define S3C2412_NFCONF_ECCCLKCON	(1&lt;&lt;30)
-#define S3C2412_NFCONF_ECC_MLC		(1&lt;&lt;24)
-#define S3C2412_NFCONF_TACLS_MASK	(7&lt;&lt;12)	/* 1 extra bit of Tacls */
+#define S3C2412_NFCONF_NANDBOOT		(1 &lt;&lt; 31)
+#define S3C2412_NFCONF_ECCCLKCON	(1 &lt;&lt; 30)
+#define S3C2412_NFCONF_ECC_MLC		(1 &lt;&lt; 24)
+#define S3C2412_NFCONF_TACLS_MASK	(7 &lt;&lt; 12)	/* 1 extra bit of Tacls */
 
-#define S3C2412_NFCONT_ECC4_DIRWR	(1&lt;&lt;18)
-#define S3C2412_NFCONT_LOCKTIGHT	(1&lt;&lt;17)
-#define S3C2412_NFCONT_SOFTLOCK		(1&lt;&lt;16)
-#define S3C2412_NFCONT_ECC4_ENCINT	(1&lt;&lt;13)
-#define S3C2412_NFCONT_ECC4_DECINT	(1&lt;&lt;12)
-#define S3C2412_NFCONT_MAIN_ECC_LOCK	(1&lt;&lt;7)
-#define S3C2412_NFCONT_INIT_MAIN_ECC	(1&lt;&lt;5)
-#define S3C2412_NFCONT_nFCE1		(1&lt;&lt;2)
-#define S3C2412_NFCONT_nFCE0		(1&lt;&lt;1)
+#define S3C2412_NFCONT_ECC4_DIRWR	(1 &lt;&lt; 18)
+#define S3C2412_NFCONT_LOCKTIGHT	(1 &lt;&lt; 17)
+#define S3C2412_NFCONT_SOFTLOCK		(1 &lt;&lt; 16)
+#define S3C2412_NFCONT_ECC4_ENCINT	(1 &lt;&lt; 13)
+#define S3C2412_NFCONT_ECC4_DECINT	(1 &lt;&lt; 12)
+#define S3C2412_NFCONT_MAIN_ECC_LOCK	(1 &lt;&lt; 7)
+#define S3C2412_NFCONT_INIT_MAIN_ECC	(1 &lt;&lt; 5)
+#define S3C2412_NFCONT_nFCE1		(1 &lt;&lt; 2)
+#define S3C2412_NFCONT_nFCE0		(1 &lt;&lt; 1)
 
-#define S3C2412_NFSTAT_ECC_ENCDONE	(1&lt;&lt;7)
-#define S3C2412_NFSTAT_ECC_DECDONE	(1&lt;&lt;6)
-#define S3C2412_NFSTAT_ILLEGAL_ACCESS	(1&lt;&lt;5)
-#define S3C2412_NFSTAT_RnB_CHANGE	(1&lt;&lt;4)
-#define S3C2412_NFSTAT_nFCE1		(1&lt;&lt;3)
-#define S3C2412_NFSTAT_nFCE0		(1&lt;&lt;2)
-#define S3C2412_NFSTAT_Res1			(1&lt;&lt;1)
-#define S3C2412_NFSTAT_READY		(1&lt;&lt;0)
+#define S3C2412_NFSTAT_ECC_ENCDONE	(1 &lt;&lt; 7)
+#define S3C2412_NFSTAT_ECC_DECDONE	(1 &lt;&lt; 6)
+#define S3C2412_NFSTAT_ILLEGAL_ACCESS	(1 &lt;&lt; 5)
+#define S3C2412_NFSTAT_RnB_CHANGE	(1 &lt;&lt; 4)
+#define S3C2412_NFSTAT_nFCE1		(1 &lt;&lt; 3)
+#define S3C2412_NFSTAT_nFCE0		(1 &lt;&lt; 2)
+#define S3C2412_NFSTAT_Res1			(1 &lt;&lt; 1)
+#define S3C2412_NFSTAT_READY		(1 &lt;&lt; 0)
 
 #define S3C2412_NFECCERR_SERRDATA(x)	(((x) &gt;&gt; 21) &amp; 0xf)
 #define S3C2412_NFECCERR_SERRBIT(x)		(((x) &gt;&gt; 18) &amp; 0x7)

Modified: trunk/src/flash/stellaris.c
===================================================================
--- trunk/src/flash/stellaris.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/stellaris.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -665,9 +665,9 @@
 	for (lockregion = first; lockregion &lt;= last; lockregion++)
 	{
 		if (set)
-			fmppe &amp;= ~(1&lt;&lt;lockregion);
+			fmppe &amp;= ~(1 &lt;&lt; lockregion);
 		else
-			fmppe |= (1&lt;&lt;lockregion);
+			fmppe |= (1 &lt;&lt; lockregion);
 	}
 
 	/* Clear and disable flash programming interrupts */

Modified: trunk/src/flash/stellaris.h
===================================================================
--- trunk/src/flash/stellaris.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/stellaris.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -82,11 +82,11 @@
 #define PMASK	2
 
 /* Flash Controller Command bits */
-#define FMC_WRKEY	(0xA442&lt;&lt;16)
-#define FMC_COMT	(1&lt;&lt;3)
-#define FMC_MERASE	(1&lt;&lt;2)
-#define FMC_ERASE	(1&lt;&lt;1)
-#define FMC_WRITE	(1&lt;&lt;0)
+#define FMC_WRKEY	(0xA442 &lt;&lt; 16)
+#define FMC_COMT	(1 &lt;&lt; 3)
+#define FMC_MERASE	(1 &lt;&lt; 2)
+#define FMC_ERASE	(1 &lt;&lt; 1)
+#define FMC_WRITE	(1 &lt;&lt; 0)
 
 /* STELLARIS constants */
 

Modified: trunk/src/flash/stm32x.c
===================================================================
--- trunk/src/flash/stm32x.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/stm32x.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -1121,29 +1121,29 @@
 
 	if (strcmp(args[1], &quot;SWWDG&quot;) == 0)
 	{
-		optionbyte |= (1&lt;&lt;0);
+		optionbyte |= (1 &lt;&lt; 0);
 	}
 	else
 	{
-		optionbyte &amp;= ~(1&lt;&lt;0);
+		optionbyte &amp;= ~(1 &lt;&lt; 0);
 	}
 
 	if (strcmp(args[2], &quot;NORSTSTNDBY&quot;) == 0)
 	{
-		optionbyte |= (1&lt;&lt;1);
+		optionbyte |= (1 &lt;&lt; 1);
 	}
 	else
 	{
-		optionbyte &amp;= ~(1&lt;&lt;1);
+		optionbyte &amp;= ~(1 &lt;&lt; 1);
 	}
 
 	if (strcmp(args[3], &quot;NORSTSTOP&quot;) == 0)
 	{
-		optionbyte |= (1&lt;&lt;2);
+		optionbyte |= (1 &lt;&lt; 2);
 	}
 	else
 	{
-		optionbyte &amp;= ~(1&lt;&lt;2);
+		optionbyte &amp;= ~(1 &lt;&lt; 2);
 	}
 
 	if (stm32x_erase_options(bank) != ERROR_OK)

Modified: trunk/src/flash/stm32x.h
===================================================================
--- trunk/src/flash/stm32x.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/stm32x.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -64,21 +64,21 @@
 
 /* FLASH_CR register bits */
 
-#define FLASH_PG		(1&lt;&lt;0)
-#define FLASH_PER		(1&lt;&lt;1)
-#define FLASH_MER		(1&lt;&lt;2)
-#define FLASH_OPTPG		(1&lt;&lt;4)
-#define FLASH_OPTER		(1&lt;&lt;5)
-#define FLASH_STRT		(1&lt;&lt;6)
-#define FLASH_LOCK		(1&lt;&lt;7)
-#define FLASH_OPTWRE	(1&lt;&lt;9)
+#define FLASH_PG		(1 &lt;&lt; 0)
+#define FLASH_PER		(1 &lt;&lt; 1)
+#define FLASH_MER		(1 &lt;&lt; 2)
+#define FLASH_OPTPG		(1 &lt;&lt; 4)
+#define FLASH_OPTER		(1 &lt;&lt; 5)
+#define FLASH_STRT		(1 &lt;&lt; 6)
+#define FLASH_LOCK		(1 &lt;&lt; 7)
+#define FLASH_OPTWRE	(1 &lt;&lt; 9)
 
 /* FLASH_SR register bits */
 
-#define FLASH_BSY		(1&lt;&lt;0)
-#define FLASH_PGERR		(1&lt;&lt;2)
-#define FLASH_WRPRTERR	(1&lt;&lt;4)
-#define FLASH_EOP		(1&lt;&lt;5)
+#define FLASH_BSY		(1 &lt;&lt; 0)
+#define FLASH_PGERR		(1 &lt;&lt; 2)
+#define FLASH_WRPRTERR	(1 &lt;&lt; 4)
+#define FLASH_EOP		(1 &lt;&lt; 5)
 
 /* STM32_FLASH_OBR bit definitions (reading) */
 

Modified: trunk/src/flash/str7x.c
===================================================================
--- trunk/src/flash/str7x.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/str7x.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -161,7 +161,7 @@
 	
 	/* set default bits for str71x flash */
 	str7x_info-&gt;busy_bits = (FLASH_LOCK|FLASH_BSYA1|FLASH_BSYA0);
-	str7x_info-&gt;disable_bit = (1&lt;&lt;1);
+	str7x_info-&gt;disable_bit = (1 &lt;&lt; 1);
 	
 	if (strcmp(args[6], &quot;STR71x&quot;) == 0)
 	{
@@ -175,7 +175,7 @@
 	else if (strcmp(args[6], &quot;STR75x&quot;) == 0)
 	{
 		str7x_info-&gt;register_base = 0x20100000;
-		str7x_info-&gt;disable_bit = (1&lt;&lt;0);
+		str7x_info-&gt;disable_bit = (1 &lt;&lt; 0);
 	}
 	else
 	{
@@ -703,7 +703,7 @@
 		flash_cmd = FLASH_SPR;
 		target_write_u32(target, str7x_get_flash_adr(bank, FLASH_CR0), flash_cmd);
 		target_write_u32(target, str7x_get_flash_adr(bank, FLASH_AR), 0x4010DFBC);
-		target_write_u32(target, str7x_get_flash_adr(bank, FLASH_DR0), ~(1&lt;&lt;(15+ProtectionLevel)));
+		target_write_u32(target, str7x_get_flash_adr(bank, FLASH_DR0), ~(1 &lt;&lt; (15+ProtectionLevel)));
 		flash_cmd = FLASH_SPR | FLASH_WMS;
 		target_write_u32(target, str7x_get_flash_adr(bank, FLASH_CR0), flash_cmd);
 	}

Modified: trunk/src/flash/str9x.c
===================================================================
--- trunk/src/flash/str9x.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/flash/str9x.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -132,7 +132,7 @@
 		offset += bank-&gt;sectors[i].size;
 		bank-&gt;sectors[num_sectors].is_erased = -1;
 		bank-&gt;sectors[num_sectors].is_protected = 1;
-		str9x_info-&gt;sector_bits[num_sectors++] = (1&lt;&lt;i);
+		str9x_info-&gt;sector_bits[num_sectors++] = (1 &lt;&lt; i);
 	}
 
 	for (i = 0; i &lt; b1_sectors; i++)
@@ -143,9 +143,9 @@
 		bank-&gt;sectors[num_sectors].is_erased = -1;
 		bank-&gt;sectors[num_sectors].is_protected = 1;
 		if (str9x_info-&gt;variant)
-			str9x_info-&gt;sector_bits[num_sectors++] = (1&lt;&lt;i);
+			str9x_info-&gt;sector_bits[num_sectors++] = (1 &lt;&lt; i);
 		else
-			str9x_info-&gt;sector_bits[num_sectors++] = (1&lt;&lt;(i+8));
+			str9x_info-&gt;sector_bits[num_sectors++] = (1 &lt;&lt; (i+8));
 	}
 
 	return ERROR_OK;

Modified: trunk/src/helper/binarybuffer.h
===================================================================
--- trunk/src/helper/binarybuffer.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/helper/binarybuffer.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -55,7 +55,7 @@
 {
 	if ((num==32) &amp;&amp; (first==0))
 	{
-		return (((uint32_t)buffer[3])&lt;&lt;24)|(((uint32_t)buffer[2])&lt;&lt;16)|(((uint32_t)buffer[1])&lt;&lt;8)|(((uint32_t)buffer[0])&lt;&lt;0);
+		return (((uint32_t)buffer[3]) &lt;&lt; 24)|(((uint32_t)buffer[2]) &lt;&lt; 16)|(((uint32_t)buffer[1]) &lt;&lt; 8)|(((uint32_t)buffer[0]) &lt;&lt; 0);
 	} else
 	{
 		uint32_t result = 0;

Modified: trunk/src/helper/jim.c
===================================================================
--- trunk/src/helper/jim.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/helper/jim.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -662,7 +662,7 @@
 {
     unsigned int h = 0;
     while (len--)
-        h += (h&lt;&lt;3)+*buf++;
+        h += (h &lt;&lt; 3)+*buf++;
     return h;
 }
 
@@ -6957,7 +6957,7 @@
             case JIM_EXPROP_GT: wC = wA&gt;wB; break;
             case JIM_EXPROP_LTE: wC = wA &lt;= wB; break;
             case JIM_EXPROP_GTE: wC = wA &gt;= wB; break;
-            case JIM_EXPROP_LSHIFT: wC = wA&lt;&lt;wB; break;
+            case JIM_EXPROP_LSHIFT: wC = wA &lt;&lt; wB; break;
             case JIM_EXPROP_RSHIFT: wC = wA &gt;&gt; wB; break;
             case JIM_EXPROP_NUMEQ: wC = wA==wB; break;
             case JIM_EXPROP_NUMNE: wC = wA != wB; break;
@@ -6996,7 +6996,7 @@
                 wC = _rotl(uA,(unsigned long)wB);
 #else
                 const unsigned int S = sizeof(unsigned long) * 8;
-                wC = (unsigned long)((uA&lt;&lt;wB)|(uA &gt;&gt; (S-wB)));
+                wC = (unsigned long)((uA &lt;&lt; wB)|(uA &gt;&gt; (S-wB)));
 #endif
                 break;
             }
@@ -7006,7 +7006,7 @@
                 wC = _rotr(uA,(unsigned long)wB);
 #else
                 const unsigned int S = sizeof(unsigned long) * 8;
-                wC = (unsigned long)((uA &gt;&gt; wB)|(uA&lt;&lt;(S-wB)));
+                wC = (unsigned long)((uA &gt;&gt; wB)|(uA &lt;&lt; (S-wB)));
 #endif
                 break;
             }
@@ -8038,7 +8038,7 @@
     return JIM_ERR;
 }
 
-#define JIM_MATCHVER_EXACT (1&lt;&lt;JIM_PRIV_FLAG_SHIFT)
+#define JIM_MATCHVER_EXACT (1 &lt;&lt; JIM_PRIV_FLAG_SHIFT)
 static int JimPackageMatchVersion(int needed, int actual, int flags)
 {
     if (needed == JIM_PKG_ANY_VERSION) return 1;

Modified: trunk/src/jtag/arm-jtag-ew.c
===================================================================
--- trunk/src/jtag/arm-jtag-ew.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/jtag/arm-jtag-ew.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -413,8 +413,8 @@
 
 static void armjtagew_reset(int trst, int srst)
 {
-	const uint8_t trst_mask = (1u&lt;&lt;5);
-	const uint8_t srst_mask = (1u&lt;&lt;6);
+	const uint8_t trst_mask = (1u &lt;&lt; 5);
+	const uint8_t srst_mask = (1u &lt;&lt; 6);
 	uint8_t val = 0;
 	uint8_t outp_en = 0;
 	uint8_t change_mask = 0;

Modified: trunk/src/jtag/bitbang.c
===================================================================
--- trunk/src/jtag/bitbang.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/jtag/bitbang.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -192,7 +192,7 @@
 		int tms=(bit_cnt==scan_size-1) ? 1 : 0;
 		int tdi;
 		int bytec=bit_cnt/8;
-		int bcval=1&lt;&lt;(bit_cnt % 8);
+		int bcval=1 &lt;&lt; (bit_cnt % 8);
 
 		/* if we're just reading the scan, but don't care about the output
 		 * default to outputting 'low', this also makes valgrind traces more readable,

Modified: trunk/src/jtag/dummy.c
===================================================================
--- trunk/src/jtag/dummy.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/jtag/dummy.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -77,7 +77,7 @@
 static int dummy_read(void)
 {
 	int data = 1 &amp; dummy_data;
-	dummy_data = (dummy_data &gt;&gt; 1) | (1&lt;&lt;31);
+	dummy_data = (dummy_data &gt;&gt; 1) | (1 &lt;&lt; 31);
 	return data;
 }
 

Modified: trunk/src/jtag/ft2232.c
===================================================================
--- trunk/src/jtag/ft2232.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/jtag/ft2232.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -264,7 +264,7 @@
 		bool bit = tms_bits &amp; 1;
 
 		if (bit)
-			tms_byte |= (1&lt;&lt;tms_ndx);
+			tms_byte |= (1 &lt;&lt; tms_ndx);
 
 		/* always do state transitions in public view */
 		tap_set_state(tap_state_transition(tap_get_state(), bit));
@@ -760,7 +760,7 @@
 		if (tap_state_transition(walker, false) == desired_next_state)
 			;	/* bit within tms_bits at index state_ndx is already zero */
 		else if (tap_state_transition(walker, true) == desired_next_state)
-			tms_bits |= (1&lt;&lt;state_ndx);
+			tms_bits |= (1 &lt;&lt; state_ndx);
 		else
 		{
 			LOG_ERROR(&quot;BUG: %s -&gt; %s isn't a valid TAP transition&quot;,

Modified: trunk/src/jtag/interface.c
===================================================================
--- trunk/src/jtag/interface.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/jtag/interface.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -118,14 +118,14 @@
 #define HEX__(n) 0x##n##LU
 
 #define B8__(x) \
-	 (((x) &amp; 0x0000000FLU)?(1&lt;&lt;0):0) \
-	+(((x) &amp; 0x000000F0LU)?(1&lt;&lt;1):0) \
-	+(((x) &amp; 0x00000F00LU)?(1&lt;&lt;2):0) \
-	+(((x) &amp; 0x0000F000LU)?(1&lt;&lt;3):0) \
-	+(((x) &amp; 0x000F0000LU)?(1&lt;&lt;4):0) \
-	+(((x) &amp; 0x00F00000LU)?(1&lt;&lt;5):0) \
-	+(((x) &amp; 0x0F000000LU)?(1&lt;&lt;6):0) \
-	+(((x) &amp; 0xF0000000LU)?(1&lt;&lt;7):0)
+	 (((x) &amp; 0x0000000FLU)?(1 &lt;&lt; 0):0) \
+	+(((x) &amp; 0x000000F0LU)?(1 &lt;&lt; 1):0) \
+	+(((x) &amp; 0x00000F00LU)?(1 &lt;&lt; 2):0) \
+	+(((x) &amp; 0x0000F000LU)?(1 &lt;&lt; 3):0) \
+	+(((x) &amp; 0x000F0000LU)?(1 &lt;&lt; 4):0) \
+	+(((x) &amp; 0x00F00000LU)?(1 &lt;&lt; 5):0) \
+	+(((x) &amp; 0x0F000000LU)?(1 &lt;&lt; 6):0) \
+	+(((x) &amp; 0xF0000000LU)?(1 &lt;&lt; 7):0)
 
 #define B8(bits,count)		{ ((uint8_t)B8__(HEX__(bits))), (count) }
 

Modified: trunk/src/jtag/usbprog.c
===================================================================
--- trunk/src/jtag/usbprog.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/jtag/usbprog.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -373,11 +373,11 @@
 	unsigned char output_value=0x00;
 
 	if (tms)
-		output_value |= (1&lt;&lt;TMS_BIT);
+		output_value |= (1 &lt;&lt; TMS_BIT);
 	if (tdi)
-		output_value |= (1&lt;&lt;TDI_BIT);
+		output_value |= (1 &lt;&lt; TDI_BIT);
 	if (tck)
-		output_value |= (1&lt;&lt;TCK_BIT);
+		output_value |= (1 &lt;&lt; TCK_BIT);
 
 	usbprog_jtag_write_slice(usbprog_jtag_handle,output_value);
 }

Modified: trunk/src/jtag/zy1000/jtag_minidriver.h
===================================================================
--- trunk/src/jtag/zy1000/jtag_minidriver.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/jtag/zy1000/jtag_minidriver.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -74,7 +74,7 @@
 	}
 	waitQueue();
 	sampleShiftRegister();
-	ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (repeat&lt;&lt;8)|(a&lt;&lt;4)|a);
+	ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (repeat &lt;&lt; 8)|(a &lt;&lt; 4)|a);
 
 }
 
@@ -106,7 +106,7 @@
 			}
 			/* shift out value */
 			waitIdle();
-			ZY1000_POKE(ZY1000_JTAG_BASE+0x28, (((value &gt;&gt; i)&amp;1)&lt;&lt;1)|tms);
+			ZY1000_POKE(ZY1000_JTAG_BASE+0x28, (((value &gt;&gt; i)&amp;1) &lt;&lt; 1)|tms);
 		}
 		waitIdle();
 		ZY1000_POKE(ZY1000_JTAG_BASE+0x28, 0);
@@ -116,11 +116,11 @@
 		setCurrentState(endState);
 	} else
 	{
-		ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (repeat&lt;&lt;8)|(a&lt;&lt;4)|b);
+		ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (repeat &lt;&lt; 8)|(a &lt;&lt; 4)|b);
 	}
 #else
 	/* fast version */
-	ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (repeat&lt;&lt;8)|(a&lt;&lt;4)|b);
+	ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (repeat &lt;&lt; 8)|(a &lt;&lt; 4)|b);
 #endif
 #else
 	/* maximum debug version */
@@ -132,15 +132,15 @@
 		{
 			sampleShiftRegister();
 			ZY1000_POKE(ZY1000_JTAG_BASE+0xc, value &gt;&gt; i);
-			ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (1&lt;&lt;8)|(a&lt;&lt;4)|a);
+			ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (1 &lt;&lt; 8)|(a &lt;&lt; 4)|a);
 		}
 		sampleShiftRegister();
 		ZY1000_POKE(ZY1000_JTAG_BASE+0xc, value &gt;&gt; (repeat-1));
-		ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (1&lt;&lt;8)|(a&lt;&lt;4)|b);
+		ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (1 &lt;&lt; 8)|(a &lt;&lt; 4)|b);
 	} else
 	{
 		sampleShiftRegister();
-		ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (repeat&lt;&lt;8)|(a&lt;&lt;4)|b);
+		ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (repeat &lt;&lt; 8)|(a &lt;&lt; 4)|b);
 	}
 	sampleShiftRegister();
 #endif

Modified: trunk/src/jtag/zy1000/zy1000.c
===================================================================
--- trunk/src/jtag/zy1000/zy1000.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/jtag/zy1000/zy1000.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -405,7 +405,7 @@
 	a=state;
 	b=endState;
 	ZY1000_POKE(ZY1000_JTAG_BASE+0xc, value);
-	ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (1&lt;&lt;15)|(repeat&lt;&lt;8)|(a&lt;&lt;4)|b);
+	ZY1000_POKE(ZY1000_JTAG_BASE+0x8, (1 &lt;&lt; 15)|(repeat &lt;&lt; 8)|(a &lt;&lt; 4)|b);
 	VERBOSE(getShiftValueFlip());
 }
 #endif
@@ -461,7 +461,7 @@
 				}
 			}
 			/* mask away unused bits for easier debugging */
-			value&amp;=~(((uint32_t)0xffffffff)&lt;&lt;k);
+			value&amp;=~(((uint32_t)0xffffffff) &lt;&lt; k);
 
 			shiftValueInner(shiftState, pause_state, k, value);
 
@@ -741,7 +741,7 @@
 			for (i = 0; i &lt; count; i++)
 			{
 				shiftValueInner(TAP_DRSHIFT, TAP_DRSHIFT, 32, fast_target_buffer_get_u32(buffer, 1));
-				shiftValueInner(TAP_DRSHIFT, end_state, 6, reg_addr|(1&lt;&lt;5));
+				shiftValueInner(TAP_DRSHIFT, end_state, 6, reg_addr|(1 &lt;&lt; 5));
 				buffer += 4;
 			}
 		} else
@@ -750,7 +750,7 @@
 			for (i = 0; i &lt; count; i++)
 			{
 				shiftValueInner(TAP_DRSHIFT, TAP_DRSHIFT, 32, fast_target_buffer_get_u32(buffer, 0));
-				shiftValueInner(TAP_DRSHIFT, end_state, 6, reg_addr|(1&lt;&lt;5));
+				shiftValueInner(TAP_DRSHIFT, end_state, 6, reg_addr|(1 &lt;&lt; 5));
 				buffer += 4;
 			}
 		}

Modified: trunk/src/server/gdb_server.c
===================================================================
--- trunk/src/server/gdb_server.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/server/gdb_server.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -925,7 +925,7 @@
 	int i;
 	for (i = 0; i &lt; str_len; i += 2)
 	{
-		uint8_t t = hextoint(tstr[i])&lt;&lt;4;
+		uint8_t t = hextoint(tstr[i]) &lt;&lt; 4;
 		t |= hextoint(tstr[i+1]);
 
 		int j = gdb_reg_pos(target, i/2, str_len/2);

Modified: trunk/src/target/arm_adi_v5.c
===================================================================
--- trunk/src/target/arm_adi_v5.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/arm_adi_v5.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -300,7 +300,7 @@
 int dap_ap_select(swjdp_common_t *swjdp,uint8_t apsel)
 {
 	uint32_t select;
-	select = (apsel&lt;&lt;24) &amp; 0xFF000000;
+	select = (apsel &lt;&lt; 24) &amp; 0xFF000000;
 
 	if (select != swjdp-&gt;apsel)
 	{

Modified: trunk/src/target/arm_adi_v5.h
===================================================================
--- trunk/src/target/arm_adi_v5.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/arm_adi_v5.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -37,15 +37,15 @@
 #define DP_SELECT		0x8
 #define DP_RDBUFF		0xC
 
-#define CORUNDETECT		(1&lt;&lt;0)
-#define SSTICKYORUN		(1&lt;&lt;1)
-#define SSTICKYERR		(1&lt;&lt;5)
-#define CDBGRSTREQ		(1&lt;&lt;26)
-#define CDBGRSTACK		(1&lt;&lt;27)
-#define CDBGPWRUPREQ	(1&lt;&lt;28)
-#define CDBGPWRUPACK	(1&lt;&lt;29)
-#define CSYSPWRUPREQ	(1&lt;&lt;30)
-#define CSYSPWRUPACK	(1&lt;&lt;31)
+#define CORUNDETECT		(1 &lt;&lt; 0)
+#define SSTICKYORUN		(1 &lt;&lt; 1)
+#define SSTICKYERR		(1 &lt;&lt; 5)
+#define CDBGRSTREQ		(1 &lt;&lt; 26)
+#define CDBGRSTACK		(1 &lt;&lt; 27)
+#define CDBGPWRUPREQ	(1 &lt;&lt; 28)
+#define CDBGPWRUPACK	(1 &lt;&lt; 29)
+#define CSYSPWRUPREQ	(1 &lt;&lt; 30)
+#define CSYSPWRUPACK	(1 &lt;&lt; 31)
 
 #define	AP_REG_CSW		0x00
 #define AP_REG_TAR		0x04
@@ -61,13 +61,13 @@
 #define CSW_16BIT		1
 #define CSW_32BIT		2
 
-#define CSW_ADDRINC_MASK	(3&lt;&lt;4)
+#define CSW_ADDRINC_MASK	(3 &lt;&lt; 4)
 #define CSW_ADDRINC_OFF		0
-#define CSW_ADDRINC_SINGLE	(1&lt;&lt;4)
-#define CSW_ADDRINC_PACKED	(2&lt;&lt;4)
-#define CSW_HPROT			(1&lt;&lt;25)
-#define CSW_MASTER_DEBUG	(1&lt;&lt;29)
-#define CSW_DBGSWENABLE		(1&lt;&lt;31)
+#define CSW_ADDRINC_SINGLE	(1 &lt;&lt; 4)
+#define CSW_ADDRINC_PACKED	(2 &lt;&lt; 4)
+#define CSW_HPROT			(1 &lt;&lt; 25)
+#define CSW_MASTER_DEBUG	(1 &lt;&lt; 29)
+#define CSW_DBGSWENABLE		(1 &lt;&lt; 31)
 
 /* transaction mode */
 #define TRANS_MODE_NONE			0

Modified: trunk/src/target/arm_disassembler.c
===================================================================
--- trunk/src/target/arm_disassembler.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/arm_disassembler.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -1330,7 +1330,7 @@
 	if (((opc==0) || (opc==2)) &amp;&amp; (offset &amp; 0x00000400))
 		offset = 0xfffff800 | offset;
 	
-	target_address = address + 4 + (offset&lt;&lt;1);
+	target_address = address + 4 + (offset &lt;&lt; 1);
 
 	switch (opc)
 	{
@@ -1348,7 +1348,7 @@
 		case 2:
 			instruction-&gt;type = ARM_UNKNOWN_INSTUCTION;
 			mnemonic = &quot;prefix&quot;;
-			target_address = offset&lt;&lt;12;
+			target_address = offset &lt;&lt; 12;
 			break;
 		/* BL suffix */
 		case 3:
@@ -1371,8 +1371,8 @@
 	uint8_t Rd = (opcode &gt;&gt; 0) &amp; 0x7;
 	uint8_t Rn = (opcode &gt;&gt; 3) &amp; 0x7;
 	uint8_t Rm_imm = (opcode &gt;&gt; 6) &amp; 0x7;
-	uint32_t opc = opcode &amp; (1&lt;&lt;9);
-	uint32_t reg_imm  = opcode &amp; (1&lt;&lt;10);
+	uint32_t opc = opcode &amp; (1 &lt;&lt; 9);
+	uint32_t reg_imm  = opcode &amp; (1 &lt;&lt; 10);
 	char *mnemonic;
 	
 	if (opc)
@@ -1731,8 +1731,8 @@
 	uint32_t offset = (opcode &gt;&gt; 6) &amp; 0x1f;
 	uint8_t Rd = (opcode &gt;&gt; 0) &amp; 0x7; 
 	uint8_t Rn = (opcode &gt;&gt; 3) &amp; 0x7; 
-	uint32_t L = opcode &amp; (1&lt;&lt;11);
-	uint32_t B = opcode &amp; (1&lt;&lt;12);
+	uint32_t L = opcode &amp; (1 &lt;&lt; 11);
+	uint32_t B = opcode &amp; (1 &lt;&lt; 12);
 	char *mnemonic;
 	char suffix = ' ';
 	uint32_t shift = 2;
@@ -1759,13 +1759,13 @@
 		shift = 0;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s%c r%i, [r%i, #0x%&quot; PRIx32 &quot;]&quot;, address, opcode, mnemonic, suffix, Rd, Rn, offset&lt;&lt;shift);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s%c r%i, [r%i, #0x%&quot; PRIx32 &quot;]&quot;, address, opcode, mnemonic, suffix, Rd, Rn, offset &lt;&lt; shift);
 	
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = Rn;
 	instruction-&gt;info.load_store.index_mode = 0; /*offset*/
 	instruction-&gt;info.load_store.offset_mode = 0; /*immediate*/
-	instruction-&gt;info.load_store.offset.offset = offset&lt;&lt;shift;
+	instruction-&gt;info.load_store.offset.offset = offset &lt;&lt; shift;
 
 	return ERROR_OK;
 }
@@ -1774,7 +1774,7 @@
 {
 	uint32_t offset = opcode  &amp; 0xff;
 	uint8_t Rd = (opcode &gt;&gt; 8) &amp; 0x7; 
-	uint32_t L = opcode &amp; (1&lt;&lt;11);
+	uint32_t L = opcode &amp; (1 &lt;&lt; 11);
 	char *mnemonic;
 
 	if (L)
@@ -1804,7 +1804,7 @@
 	uint32_t imm = opcode  &amp; 0xff;
 	uint8_t Rd = (opcode &gt;&gt; 8) &amp; 0x7; 
 	uint8_t Rn;
-	uint32_t SP = opcode &amp; (1&lt;&lt;11);
+	uint32_t SP = opcode &amp; (1 &lt;&lt; 11);
 	char *reg_name;
 
 	instruction-&gt;type = ARM_ADD;
@@ -1833,7 +1833,7 @@
 int evaluate_adjust_stack_thumb(uint16_t opcode, uint32_t address, arm_instruction_t *instruction)
 {
 	uint32_t imm = opcode  &amp; 0x7f;
-	uint8_t opc = opcode &amp; (1&lt;&lt;7);
+	uint8_t opc = opcode &amp; (1 &lt;&lt; 7);
 	char *mnemonic;
 
 	
@@ -1872,8 +1872,8 @@
 int evaluate_load_store_multiple_thumb(uint16_t opcode, uint32_t address, arm_instruction_t *instruction)
 {
 	uint32_t reg_list = opcode  &amp; 0xff;
-	uint32_t L = opcode &amp; (1&lt;&lt;11);
-	uint32_t R = opcode &amp; (1&lt;&lt;8);
+	uint32_t L = opcode &amp; (1 &lt;&lt; 11);
+	uint32_t R = opcode &amp; (1 &lt;&lt; 8);
 	uint8_t Rn = (opcode &gt;&gt; 8) &amp; 7;
 	uint8_t addr_mode = 0 /* IA */;
 	char reg_names[40];
@@ -1904,7 +1904,7 @@
 			instruction-&gt;type = ARM_LDM;
 			mnemonic = &quot;POP&quot;;
 			if (R)
-				reg_list |= (1&lt;&lt;15) /*PC*/;
+				reg_list |= (1 &lt;&lt; 15) /*PC*/;
 		}
 		else
 		{
@@ -1912,14 +1912,14 @@
 			mnemonic = &quot;PUSH&quot;;
 			addr_mode = 3; /*DB*/
 			if (R)
-				reg_list |= (1&lt;&lt;14) /*LR*/;
+				reg_list |= (1 &lt;&lt; 14) /*LR*/;
 		}
 	}
 
 	reg_names_p = reg_names;
 	for (i = 0; i &lt;= 15; i++)
 	{
-		if (reg_list &amp; (1&lt;&lt;i))
+		if (reg_list &amp; (1 &lt;&lt; i))
 			reg_names_p += snprintf(reg_names_p, (reg_names + 40 - reg_names_p), &quot;r%i, &quot;, i);
 	}
 	if (reg_names_p&gt;reg_names)
@@ -1959,7 +1959,7 @@
 	if (offset &amp; 0x00000080)
 		offset = 0xffffff00 | offset;
 	
-	target_address = address + 4 + (offset&lt;&lt;1);
+	target_address = address + 4 + (offset &lt;&lt; 1);
 
 	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tB%s 0x%8.8&quot; PRIx32 , address, opcode,
 			 arm_condition_strings[cond], target_address);

Modified: trunk/src/target/armv7m.h
===================================================================
--- trunk/src/target/armv7m.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/armv7m.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -138,13 +138,13 @@
  * Rd: destination register
  * SYSm: source special register
  */
-#define ARMV7M_T_MRS(Rd, SYSm)	((0xF3EF) | ((0x8000 | (Rd&lt;&lt;8) | SYSm) &lt;&lt; 16)) 
+#define ARMV7M_T_MRS(Rd, SYSm)	((0xF3EF) | ((0x8000 | (Rd &lt;&lt; 8) | SYSm) &lt;&lt; 16)) 
 
 /* Move from Register from Special Register  (Thumb mode) 32 bit Thumb2 instruction
  * Rd: source register
  * SYSm: destination special register
  */
-#define ARMV7M_T_MSR(SYSm, Rn)	((0xF380 | ( Rn&lt;&lt;8 )) | ((0x8800 | SYSm) &lt;&lt; 16)) 
+#define ARMV7M_T_MSR(SYSm, Rn)	((0xF380 | ( Rn &lt;&lt; 8 )) | ((0x8800 | SYSm) &lt;&lt; 16)) 
 
 /* Change Processor State. The instruction modifies the PRIMASK and FAULTMASK 
  * special-purpose register values  (Thumb mode) 16 bit Thumb2 instruction
@@ -153,8 +153,8 @@
  */
 #define I_FLAG 2
 #define F_FLAG 1  
-#define ARMV7M_T_CPSID(IF)	((0xB660 | (1&lt;&lt;8) | (IF&amp;0x3)) | ((0xB660 | (1&lt;&lt;8) | (IF&amp;0x3)) &lt;&lt; 16)) 
-#define ARMV7M_T_CPSIE(IF)	((0xB660 | (0&lt;&lt;8) | (IF&amp;0x3)) | ((0xB660 | (0&lt;&lt;8) | (IF&amp;0x3)) &lt;&lt; 16)) 
+#define ARMV7M_T_CPSID(IF)	((0xB660 | (1 &lt;&lt; 8) | (IF&amp;0x3)) | ((0xB660 | (1 &lt;&lt; 8) | (IF&amp;0x3)) &lt;&lt; 16)) 
+#define ARMV7M_T_CPSIE(IF)	((0xB660 | (0 &lt;&lt; 8) | (IF&amp;0x3)) | ((0xB660 | (0 &lt;&lt; 8) | (IF&amp;0x3)) &lt;&lt; 16)) 
 
 /* Breakpoint (Thumb mode) v5 onwards
  * Im: immediate value used by debugger

Modified: trunk/src/target/cortex_m3.c
===================================================================
--- trunk/src/target/cortex_m3.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/cortex_m3.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -641,7 +641,7 @@
 
 		/* Make sure we are in Thumb mode */
 		buf_set_u32(armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].value, 0, 32,
-			buf_get_u32(armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].value, 0, 32) | (1&lt;&lt;24));
+			buf_get_u32(armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].value, 0, 32) | (1 &lt;&lt; 24));
 		armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].dirty = 1;
 		armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].valid = 1;
 	}
@@ -1580,7 +1580,7 @@
 	armv7m-&gt;swjdp_info.ap_tar_value = -1;
 	armv7m-&gt;swjdp_info.jtag_info = &amp;cortex_m3-&gt;jtag_info;
 	armv7m-&gt;swjdp_info.memaccess_tck = 8;
-	armv7m-&gt;swjdp_info.tar_autoincr_block = (1&lt;&lt;12);	/* Cortex-M3 has 4096 bytes autoincrement range */
+	armv7m-&gt;swjdp_info.tar_autoincr_block = (1 &lt;&lt; 12);	/* Cortex-M3 has 4096 bytes autoincrement range */
 
 	/* initialize arch-specific breakpoint handling */
 

Modified: trunk/src/target/cortex_m3.h
===================================================================
--- trunk/src/target/cortex_m3.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/cortex_m3.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -44,7 +44,7 @@
 #define DCB_DCRDR	0xE000EDF8
 #define DCB_DEMCR	0xE000EDFC
 
-#define DCRSR_WnR	(1&lt;&lt;16)	
+#define DCRSR_WnR	(1 &lt;&lt; 16)	
 
 #define DWT_CTRL	0xE0001000
 #define DWT_COMP0	0xE0001020
@@ -65,23 +65,23 @@
 #define DWT_CTRL	0xE0001000
 
 /* DCB_DHCSR bit and field definitions */
-#define DBGKEY		(0xA05F&lt;&lt;16)
-#define C_DEBUGEN	(1&lt;&lt;0)
-#define C_HALT		(1&lt;&lt;1)
-#define C_STEP		(1&lt;&lt;2)
-#define C_MASKINTS	(1&lt;&lt;3)
-#define S_REGRDY	(1&lt;&lt;16)
-#define S_HALT		(1&lt;&lt;17)
-#define S_SLEEP		(1&lt;&lt;18)
-#define S_LOCKUP	(1&lt;&lt;19)
-#define S_RETIRE_ST	(1&lt;&lt;24)
-#define S_RESET_ST	(1&lt;&lt;25)
+#define DBGKEY		(0xA05F &lt;&lt; 16)
+#define C_DEBUGEN	(1 &lt;&lt; 0)
+#define C_HALT		(1 &lt;&lt; 1)
+#define C_STEP		(1 &lt;&lt; 2)
+#define C_MASKINTS	(1 &lt;&lt; 3)
+#define S_REGRDY	(1 &lt;&lt; 16)
+#define S_HALT		(1 &lt;&lt; 17)
+#define S_SLEEP		(1 &lt;&lt; 18)
+#define S_LOCKUP	(1 &lt;&lt; 19)
+#define S_RETIRE_ST	(1 &lt;&lt; 24)
+#define S_RESET_ST	(1 &lt;&lt; 25)
 
 /* DCB_DEMCR bit and field definitions */
-#define	TRCENA			(1&lt;&lt;24)
-#define	VC_HARDERR		(1&lt;&lt;10)
-#define	VC_BUSERR		(1&lt;&lt;8)
-#define	VC_CORERESET	(1&lt;&lt;0)
+#define	TRCENA			(1 &lt;&lt; 24)
+#define	VC_HARDERR		(1 &lt;&lt; 10)
+#define	VC_BUSERR		(1 &lt;&lt; 8)
+#define	VC_CORERESET	(1 &lt;&lt; 0)
 
 #define NVIC_ICTR		0xE000E004
 #define NVIC_ISE0		0xE000E100
@@ -98,12 +98,12 @@
 #define NVIC_BFAR		0xE000ED38
 
 /* NVIC_AIRCR bits */
-#define AIRCR_VECTKEY		(0x5FA&lt;&lt;16)
-#define AIRCR_SYSRESETREQ	(1&lt;&lt;2)
-#define AIRCR_VECTCLRACTIVE	(1&lt;&lt;1)
-#define AIRCR_VECTRESET		(1&lt;&lt;0)
+#define AIRCR_VECTKEY		(0x5FA &lt;&lt; 16)
+#define AIRCR_SYSRESETREQ	(1 &lt;&lt; 2)
+#define AIRCR_VECTCLRACTIVE	(1 &lt;&lt; 1)
+#define AIRCR_VECTRESET		(1 &lt;&lt; 0)
 /* NVIC_SHCSR bits */
-#define SHCSR_BUSFAULTENA	(1&lt;&lt;17)
+#define SHCSR_BUSFAULTENA	(1 &lt;&lt; 17)
 /* NVIC_DFSR bits */
 #define DFSR_HALTED			1
 #define DFSR_BKPT			2
@@ -112,10 +112,10 @@
 
 #define FPCR_CODE 0
 #define FPCR_LITERAL 1
-#define FPCR_REPLACE_REMAP  (0&lt;&lt;30)
-#define FPCR_REPLACE_BKPT_LOW  (1&lt;&lt;30)
-#define FPCR_REPLACE_BKPT_HIGH  (2&lt;&lt;30)
-#define FPCR_REPLACE_BKPT_BOTH  (3&lt;&lt;30)
+#define FPCR_REPLACE_REMAP  (0 &lt;&lt; 30)
+#define FPCR_REPLACE_BKPT_LOW  (1 &lt;&lt; 30)
+#define FPCR_REPLACE_BKPT_HIGH  (2 &lt;&lt; 30)
+#define FPCR_REPLACE_BKPT_BOTH  (3 &lt;&lt; 30)
 
 typedef struct  cortex_m3_fp_comparator_s
 {

Modified: trunk/src/target/mips32.c
===================================================================
--- trunk/src/target/mips32.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/mips32.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -433,19 +433,19 @@
 	
 	if (enable)
 	{
-		if (!(dcr &amp; (1&lt;&lt;4)))
+		if (!(dcr &amp; (1 &lt;&lt; 4)))
 		{
 			/* enable interrupts */
-			dcr |= (1&lt;&lt;4);
+			dcr |= (1 &lt;&lt; 4);
 			update = 1;
 		}
 	}
 	else
 	{
-		if (dcr &amp; (1&lt;&lt;4))
+		if (dcr &amp; (1 &lt;&lt; 4))
 		{
 			/* disable interrupts */
-			dcr &amp;= ~(1&lt;&lt;4);
+			dcr &amp;= ~(1 &lt;&lt; 4);
 			update = 1;
 		}
 	}

Modified: trunk/src/target/mips32.h
===================================================================
--- trunk/src/target/mips32.h	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/mips32.h	2009-06-23 22:41:13 UTC (rev 2370)
@@ -94,9 +94,9 @@
 #define MIPS32_COP0_MF	0x00
 #define MIPS32_COP0_MT	0x04
 
-#define MIPS32_R_INST(opcode, rs, rt, rd, shamt, funct)	(((opcode)&lt;&lt;26) |((rs)&lt;&lt;21)|((rt)&lt;&lt;16)|((rd)&lt;&lt;11)| ((shamt)&lt;&lt;6) | (funct))
-#define MIPS32_I_INST(opcode, rs, rt, immd)	(((opcode)&lt;&lt;26) |((rs)&lt;&lt;21)|((rt)&lt;&lt;16)|(immd))
-#define MIPS32_J_INST(opcode, addr)	(((opcode)&lt;&lt;26) |(addr))
+#define MIPS32_R_INST(opcode, rs, rt, rd, shamt, funct)	(((opcode) &lt;&lt; 26) |((rs) &lt;&lt; 21)|((rt) &lt;&lt; 16)|((rd) &lt;&lt; 11)| ((shamt) &lt;&lt; 6) | (funct))
+#define MIPS32_I_INST(opcode, rs, rt, immd)	(((opcode) &lt;&lt; 26) |((rs) &lt;&lt; 21)|((rt) &lt;&lt; 16)|(immd))
+#define MIPS32_J_INST(opcode, addr)	(((opcode) &lt;&lt; 26) |(addr))
 
 #define MIPS32_NOP					0
 #define MIPS32_ADDI(tar, src, val)	MIPS32_I_INST(MIPS32_OP_ADDI, src, tar, val)

Modified: trunk/src/target/mips_ejtag.c
===================================================================
--- trunk/src/target/mips_ejtag.c	2009-06-23 22:40:42 UTC (rev 2369)
+++ trunk/src/target/mips_ejtag.c	2009-06-23 22:41:13 UTC (rev 2370)
@@ -285,16 +285,16 @@
 			break;
 	}
 	LOG_DEBUG(&quot;EJTAG: features:%s%s%s%s%s%s%s&quot;,
-		ejtag_info-&gt;impcode &amp; (1&lt;&lt;28) ? &quot; R3k&quot;:    &quot; R4k&quot;,
-		ejtag_info-&gt;impcode &amp; (1&lt;&lt;24) ? &quot; DINT&quot;:   &quot;&quot;,
-		ejtag_info-&gt;impcode &amp; (1&lt;&lt;22) ? &quot; ASID_8&quot;: &quot;&quot;,
-		ejtag_info-&gt;impcode &amp; (1&lt;&lt;21) ? &quot; ASID_6&quot;: &quot;&quot;,
-		ejtag_info-&gt;impcode &amp; (1&lt;&lt;16) ? &quot; MIPS16&quot;: &quot;&quot;,
-		ejtag_info-&gt;impcode &amp; (1&lt;&lt;14) ? &quot; noDMA&quot;:  &quot; DMA&quot;,
-		ejtag_info-&gt;impcode &amp; (1&lt;&lt;0)  ? &quot; MIPS64&quot;: &quot; MIPS32&quot;
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 28) ? &quot; R3k&quot;:    &quot; R4k&quot;,
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 24) ? &quot; DINT&quot;:   &quot;&quot;,
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 22) ? &quot; ASID_8&quot;: &quot;&quot;,
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 21) ? &quot; ASID_6&quot;: &quot;&quot;,
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 16) ? &quot; MIPS16&quot;: &quot;&quot;,
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 14) ? &quot; noDMA&quot;:  &quot; DMA&quot;,
+		ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 0)  ? &quot; MIPS64&quot;: &quot; MIPS32&quot;
 	);
 
-	if ((ejtag_info-&gt;impcode &amp; (1&lt;&lt;14)) == 0)
+	if ((ejtag_info-&gt;impcode &amp; (1 &lt;&lt; 14)) == 0)
 		LOG_DEBUG(&quot;EJTAG: DMA Access Mode Support Enabled&quot;);
 
 	/* set initial state for ejtag control reg */


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001153.html">[Openocd-svn] r2369 - in trunk/src: flash flash/ocl/at91sam7x	helper jtag/zy1000 target
</A></li>
	<LI>Next message: <A HREF="001155.html">[Openocd-svn] r2371 - in trunk/src: flash flash/ocl/at91sam7x	helper jtag jtag/zy1000 server target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1154">[ date ]</a>
              <a href="thread.html#1154">[ thread ]</a>
              <a href="subject.html#1154">[ subject ]</a>
              <a href="author.html#1154">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
