<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head> <span style="font-family: courier, monospace; font-weight: bold; font-size:24px">
<a name="TOP">Partition Log</a></span></head><body style="font-family: courier,monospace; line-height: 1.0; margin-top: 0em; margin-bottom: 0em; font-size:14px; white-space:pre;">
<span style="color:red; font-family: courier, monospace; font-size:16px">2 Warnings: <a href="#W0"> First Warning</a></span>
<table><tr><td>1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S1" name="SFrom1">Partitioning Environment Preparation</a></td></tr>
<tr><td>2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S2" name="SFrom2">Design & Constraint Load and Preparation</a></td></tr>
<tr><td>2.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S2.1" name="SFrom2.1">Loading Design</a></td></tr>
<tr><td>2.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S2.2" name="SFrom2.2">Reading PCF Constraints</a></td></tr>
<tr><td>2.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S2.3" name="SFrom2.3">Initial Dissolve Step</a></td></tr>
<tr><td>2.3.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S2.3.1" name="SFrom2.3.1">Dissolving Must-dissolve Cells</a></td></tr>
<tr><td>2.3.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S2.3.2" name="SFrom2.3.2">Dissolving Cells Larger Than an FPGA</a></td></tr>
<tr><td>2.3.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S2.3.3" name="SFrom2.3.3">Dissolving Cells for Port Feasibility</a></td></tr>
<tr><td>2.3.4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S2.3.4" name="SFrom2.3.4">Dissolving Cells for Partitioning by Size</a></td></tr>
<tr><td>2.3.5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S2.3.5" name="SFrom2.3.5">Dissolving Cells for Partitioning by Connections</a></td></tr>
<tr><td>2.3.6</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S2.3.6" name="SFrom2.3.6">Reporting the 5 Largest Cells</a></td></tr>
<tr><td>2.3.7</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S2.3.7" name="SFrom2.3.7">Post-Dissolve Design Summary</a></td></tr>
<tr><td>2.4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S2.4" name="SFrom2.4">Processing Implied Constraints</a></td></tr>
<tr><td>2.5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S2.5" name="SFrom2.5">Find Clocks and TDM Restrictions</a></td></tr>
<tr><td>2.6</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S2.6" name="SFrom2.6">Building Primary Partitioning Graph</a></td></tr>
<tr><td>2.7</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S2.7" name="SFrom2.7">Constraint Summary</a></td></tr>
<tr><td>3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S3" name="SFrom3">Optimizing Partitions</a></td></tr>
<tr><td>3.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S3.1" name="SFrom3.1">Partition Optimization Options</a></td></tr>
<tr><td>3.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S3.2" name="SFrom3.2">Hierarchy Pass 1</a></td></tr>
<tr><td>3.2.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S3.2.1" name="SFrom3.2.1">Clustering Design</a></td></tr>
<tr><td>3.2.1.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">         <a href="#S3.2.1.1" name="SFrom3.2.1.1">Heuristic Pre-clustering</a></td></tr>
<tr><td>3.2.1.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">         <a href="#S3.2.1.2" name="SFrom3.2.1.2">Connectivity-based Clustering</a></td></tr>
<tr><td>3.2.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S3.2.2" name="SFrom3.2.2">Generating Initial Solution</a></td></tr>
<tr><td>3.2.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S3.2.3" name="SFrom3.2.3">Recursive Cluster Decomposition and Partition Optimization</a></td></tr>
<tr><td>3.2.3.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">         <a href="#S3.2.3.1" name="SFrom3.2.3.1">Decompose and optimize</a></td></tr>
<tr><td>3.2.3.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">         <a href="#S3.2.3.2" name="SFrom3.2.3.2">Decompose and optimize</a></td></tr>
<tr><td>3.2.3.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">         <a href="#S3.2.3.3" name="SFrom3.2.3.3">Re-Clustering Design</a></td></tr>
<tr><td>3.2.3.4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">         <a href="#S3.2.3.4" name="SFrom3.2.3.4">Decompose and optimize</a></td></tr>
<tr><td>3.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S3.3" name="SFrom3.3">Hierarchy Pass 2</a></td></tr>
<tr><td>3.3.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S3.3.1" name="SFrom3.3.1">Dissolve Based on Current Partition State</a></td></tr>
<tr><td>4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S4" name="SFrom4">Partitioner Results</a></td></tr>
<tr><td>4.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.1" name="SFrom4.1">Bin Usage Summary</a></td></tr>
<tr><td>4.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.2" name="SFrom4.2">Final Partition Cost</a></td></tr>
<tr><td>4.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.3" name="SFrom4.3">TDM Ratio/Net Cost Function Reports</a></td></tr>
<tr><td>4.3.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.3.1" name="SFrom4.3.1">Final Partition Cost</a></td></tr>
<tr><td>4.3.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.3.2" name="SFrom4.3.2">Partitioner Net Crossing Report</a></td></tr>
<tr><td>4.3.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.3.3" name="SFrom4.3.3">Partitioner Ratio Estimate* Report</a></td></tr>
<tr><td>4.3.4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.3.4" name="SFrom4.3.4">Partitioner Feedthrough Report</a></td></tr>
<tr><td>4.3.5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.3.5" name="SFrom4.3.5">Partitioner DIRECT Inter-FPGA Nets</a></td></tr>
<tr><td>4.4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.4" name="SFrom4.4">Initializing Timing Graph</a></td></tr>
<tr><td>4.5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.5" name="SFrom4.5">Clock Usage Report</a></td></tr>
<tr><td>4.6</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.6" name="SFrom4.6">Multi-hop Cost Function Reports</a></td></tr>
<tr><td>4.6.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.6.1" name="SFrom4.6.1">Cost Summary</a></td></tr>
<tr><td>4.6.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.6.2" name="SFrom4.6.2">Partitioner Net Crossing Report</a></td></tr>
<tr><td>4.6.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.6.3" name="SFrom4.6.3">Partitioner Ratio and Multi-Hop Estimate* Report</a></td></tr>
<tr><td>4.6.4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.6.4" name="SFrom4.6.4">Multi-Hop Inter-FPGA Critical Net Connections</a></td></tr>
<tr><td>4.6.5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S4.6.5" name="SFrom4.6.5">Clock Domain FPGA Usage</a></td></tr>
<tr><td>5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S5" name="SFrom5">Global Routing</a></td></tr>
<tr><td>5.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S5.1" name="SFrom5.1">Generating SRP netlist</a></td></tr>
<tr><td>5.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S5.2" name="SFrom5.2">Post-Partition Global Route Report</a></td></tr>
<tr><td>5.2.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S5.2.1" name="SFrom5.2.1">Global Route Net Path Summary</a></td></tr>
<tr><td>5.2.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S5.2.2" name="SFrom5.2.2">Global Route Ratio Report</a></td></tr>
<tr><td>5.2.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S5.2.3" name="SFrom5.2.3">Global Route Trace Usage</a></td></tr>
<tr><td>5.2.4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S5.2.4" name="SFrom5.2.4">Multi-Hop Report</a></td></tr>
<tr><td>5.2.5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S5.2.5" name="SFrom5.2.5">Global Route Summary</a></td></tr>
<tr><td>5.2.6</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">      <a href="#S5.2.6" name="SFrom5.2.6">Global Route Direct Nets</a></td></tr>
<tr><td>6</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S6" name="SFrom6">Writing Results</a></td></tr>
<tr><td>7</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S7" name="SFrom7">Key parameters from this run</a></td></tr>
</table><span>Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/|pa0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327



THE FORMAT OF THIS LOG MAY CHANGE WITHOUT NOTICE

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N0"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing Partition Report to partition.rpt</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N1"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP376">AP376</a> Using Partition Flow</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP156">AP156</a><a name="S1">Section 1</a> Partitioning Environment Preparation <a href="#SFrom1">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N2"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP161">AP161</a> Loading Connection Models</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N3"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP285">AP285</a> Adding Connection Model 'ACPM' -- Simple asynchronous TDM using mux/demux logic with a counter, similar to legacy CPM</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N4"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP285">AP285</a> Adding Connection Model 'HSTDM' -- Asynchronous High Speed TDM using IOSERDES with source synchronous clocks and training</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N5"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP285">AP285</a> Adding Connection Model 'HSTDM_ERD' -- High Speed TDM with runtime error detection (ERD)</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N6"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP285">AP285</a> Adding Connection Model 'MGTDM' -- MGT TDM </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N7"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP285">AP285</a> Adding Connection Model 'MGTDM_Y' -- MGT TDM </span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N8"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP163">AP163</a> Loading Target System Specification</span>
<span>Building target system...
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N9"></a> Assigning syn_chip_id 0 to FPGA FB1.uA.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N10"></a> Assigning syn_chip_id 1 to FPGA FB1.uB.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N11"></a> Assigning syn_chip_id 2 to FPGA FB1.uC.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N12"></a> Assigning syn_chip_id 3 to FPGA FB1.uD.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N13"></a> Using syn_chip_id 0 on FPGA FB1.uA.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N14"></a> Using syn_chip_id 1 on FPGA FB1.uB.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N15"></a> Using syn_chip_id 2 on FPGA FB1.uC.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N16"></a> Using syn_chip_id 3 on FPGA FB1.uD.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N17"></a> Using syn_chip_id 0 on FPGA FB1.uA.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N18"></a> Using syn_chip_id 1 on FPGA FB1.uB.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N19"></a> Using syn_chip_id 2 on FPGA FB1.uC.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N20"></a> Using syn_chip_id 3 on FPGA FB1.uD.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N21"></a> Using syn_chip_id 0 on FPGA FB1.uA.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N22"></a> Using syn_chip_id 1 on FPGA FB1.uB.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N23"></a> Using syn_chip_id 2 on FPGA FB1.uC.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N24"></a> Using syn_chip_id 3 on FPGA FB1.uD.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N25"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP250">AP250</a> TargetSystem Summary</span>
<span>Name: 'DETAIL' Bins: 28

FPGA_Bin Pins LUT     LUTM    DFF     BRAM URAM DSP  ZDPIMOD IO    
------------------------------------------------------------------
FB1.uA    712 4085760 2042880 8171520 2160 320  3840 992     2072  
FB1.uB    610 4085760 2042880 8171520 2160 320  3840 992     2072  
FB1.uC    510 4085760 2042880 8171520 2160 320  3840 992     2072  
FB1.uD    612 4085760 2042880 8171520 2160 320  3840 992     2072  
==================================================================

Port_Bin           Pins Capacity 
--------------------------------
TOP_IO_HT3_FB1_A5  52   52       
TOP_IO_HT3_FB1_B5  52   52       
TOP_IO_HT3_FB1_C5  52   52       
TOP_IO_HT3_FB1_D5  52   52       
TOP_IO_HT3_FB1_A6  52   52       
TOP_IO_HT3_FB1_B6  52   52       
TOP_IO_HT3_FB1_C6  52   52       
TOP_IO_HT3_FB1_D6  52   52       
TOP_IO_HT3_FB1_A11 52   52       
TOP_IO_HT3_FB1_A12 52   52       
TOP_IO_HT3_FB1_B7  52   52       
TOP_IO_HT3_FB1_B8  52   52       
TOP_IO_HT3_FB1_C7  52   52       
TOP_IO_HT3_FB1_C8  52   52       
TOP_IO_HT3_FB1_D3  52   52       
TOP_IO_HT3_FB1_D4  52   52       
================================

External_Bin Pins        
------------------------
FB1.PLL1     1    LOCKED 
FB1.PLL2     0    LOCKED 
FB1.PLL3     0    LOCKED 
FB1.PLL4     0    LOCKED 
FB1.PLL5     0    LOCKED 
FB1.PLL6     0    LOCKED 
FB1.PLL7     0    LOCKED 
FB1.PLL8     0    LOCKED 
========================

Connectivity                Point-to-Point Mult-Terminal 
--------------------------------------------------------
FB1.uA&lt;->FB1.uB (FIXED)     81             0             
FB1.uA&lt;->FB1.uB             198            0             
FB1.uB&lt;->FB1.uC             98             0             
FB1.uA&lt;->FB1.uD             200            0             
FB1.uC&lt;->FB1.uD (FIXED)     81             0             
FB1.uC&lt;->FB1.uD             98             0             
FB1.uA&lt;->TOP_IO_HT3_FB1_A5  52             0             
FB1.uB&lt;->TOP_IO_HT3_FB1_B5  52             0             
FB1.uC&lt;->TOP_IO_HT3_FB1_C5  52             0             
FB1.uD&lt;->TOP_IO_HT3_FB1_D5  52             0             
FB1.uA&lt;->TOP_IO_HT3_FB1_A6  52             0             
FB1.uB&lt;->TOP_IO_HT3_FB1_B6  52             0             
FB1.uC&lt;->TOP_IO_HT3_FB1_C6  52             0             
FB1.uD&lt;->TOP_IO_HT3_FB1_D6  52             0             
FB1.uA&lt;->TOP_IO_HT3_FB1_A11 52             0             
FB1.uA&lt;->TOP_IO_HT3_FB1_A12 52             0             
FB1.uB&lt;->TOP_IO_HT3_FB1_B7  52             0             
FB1.uB&lt;->TOP_IO_HT3_FB1_B8  52             0             
FB1.uC&lt;->TOP_IO_HT3_FB1_C7  52             0             
FB1.uC&lt;->TOP_IO_HT3_FB1_C8  52             0             
FB1.uD&lt;->TOP_IO_HT3_FB1_D3  52             0             
FB1.uD&lt;->TOP_IO_HT3_FB1_D4  52             0             
========================================================

Function_Name Trace_Count 
-------------------------
GCLK          1           
MGT           16          
MGT_DEBUG     32          
=========================

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP157">AP157</a><a name="S2">Section 2</a> Design & Constraint Load and Preparation <a href="#SFrom2">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP123">AP123</a><a name="S2.1">Section 2.1</a> Loading Design <a href="#SFrom2.1">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N26"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP147">AP147</a> Reading netlist: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/partition/pa0/synwork/top_part.srs</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N27"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 659MB peak: 659MB)</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N28"></a> Using syn_chip_id 0 on FPGA FB1.uA.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N29"></a> Using syn_chip_id 1 on FPGA FB1.uB.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N30"></a> Using syn_chip_id 2 on FPGA FB1.uC.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N31"></a> Using syn_chip_id 3 on FPGA FB1.uD.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N32"></a> Using syn_chip_id 0 on FPGA FB1.uA.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N33"></a> Using syn_chip_id 1 on FPGA FB1.uB.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N34"></a> Using syn_chip_id 2 on FPGA FB1.uC.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N35"></a> Using syn_chip_id 3 on FPGA FB1.uD.</span>
<span>Start loading timing files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 659MB peak: 659MB)


Finished loading timing files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 666MB peak: 666MB)

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N36"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP119">AP119</a> Uniquifying Design</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N37"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP120">AP120</a> Building Partitioner Data Structures</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N38"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP165">AP165</a> Reading estimate file: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/partition/pa0/top.est</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP149">AP149</a><a name="S2.2">Section 2.2</a> Reading PCF Constraints <a href="#SFrom2.2">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N39"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP219">AP219</a> Reading file: /home/u108/u108061217/RISC-V-pipeline-CPU/partition.pcf</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N40"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP500">AP500</a> Using TDM type 'HSTDMSE'</span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W0"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP935">AP935</a>Warning:  reset_synchronize -toplevel_net is deprecated, please use -net. <a href="#W1">Next</a></span>
<span>	from source: /home/u108/u108061217/RISC-V-pipeline-CPU/partition.pcf at line: 20
</span><span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W1"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP309">AP309</a>Warning:  Assigned trace and net functions differ; function changed to 'GCLK' for net clk</span>
<span>	Check that the function defined with the net_attribute command is listed prior to the assignment

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N41"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP238">AP238</a> Target System Summary After Constraints: </span>
<span>Name: 'DETAIL' Bins: 28

FPGA_Bin Pins LUT     LUTM    DFF     BRAM URAM DSP  ZDPIMOD IO    
------------------------------------------------------------------
FB1.uA    712 4085760 2042880 8171520 2160 320  3840 992     2072  
FB1.uB    610 4085760 2042880 8171520 2160 320  3840 992     2072  
FB1.uC    510 4085760 2042880 8171520 2160 320  3840 992     2072  
FB1.uD    612 4085760 2042880 8171520 2160 320  3840 992     2072  
==================================================================

Port_Bin           Pins Capacity 
--------------------------------
TOP_IO_HT3_FB1_A5  52   52       
TOP_IO_HT3_FB1_B5  52   52       
TOP_IO_HT3_FB1_C5  52   52       
TOP_IO_HT3_FB1_D5  52   52       
TOP_IO_HT3_FB1_A6  52   52       
TOP_IO_HT3_FB1_B6  52   52       
TOP_IO_HT3_FB1_C6  52   52       
TOP_IO_HT3_FB1_D6  52   52       
TOP_IO_HT3_FB1_A11 52   52       
TOP_IO_HT3_FB1_A12 52   52       
TOP_IO_HT3_FB1_B7  52   52       
TOP_IO_HT3_FB1_B8  52   52       
TOP_IO_HT3_FB1_C7  52   52       
TOP_IO_HT3_FB1_C8  52   52       
TOP_IO_HT3_FB1_D3  52   52       
TOP_IO_HT3_FB1_D4  52   52       
================================

External_Bin Pins        
------------------------
FB1.PLL1     1    LOCKED 
FB1.PLL2     0    LOCKED 
FB1.PLL3     0    LOCKED 
FB1.PLL4     0    LOCKED 
FB1.PLL5     0    LOCKED 
FB1.PLL6     0    LOCKED 
FB1.PLL7     0    LOCKED 
FB1.PLL8     0    LOCKED 
========================

Connectivity                Point-to-Point Mult-Terminal 
--------------------------------------------------------
FB1.uA&lt;->FB1.uB (FIXED)     81             0             
FB1.uA&lt;->FB1.uB             198            0             
FB1.uB&lt;->FB1.uC             98             0             
FB1.uA&lt;->FB1.uD             200            0             
FB1.uC&lt;->FB1.uD (FIXED)     81             0             
FB1.uC&lt;->FB1.uD             98             0             
FB1.uA&lt;->TOP_IO_HT3_FB1_A5  52             0             
FB1.uB&lt;->TOP_IO_HT3_FB1_B5  52             0             
FB1.uC&lt;->TOP_IO_HT3_FB1_C5  52             0             
FB1.uD&lt;->TOP_IO_HT3_FB1_D5  52             0             
FB1.uA&lt;->TOP_IO_HT3_FB1_A6  52             0             
FB1.uB&lt;->TOP_IO_HT3_FB1_B6  52             0             
FB1.uC&lt;->TOP_IO_HT3_FB1_C6  52             0             
FB1.uD&lt;->TOP_IO_HT3_FB1_D6  52             0             
FB1.uA&lt;->TOP_IO_HT3_FB1_A11 52             0             
FB1.uA&lt;->TOP_IO_HT3_FB1_A12 52             0             
FB1.uB&lt;->TOP_IO_HT3_FB1_B7  52             0             
FB1.uB&lt;->TOP_IO_HT3_FB1_B8  52             0             
FB1.uC&lt;->TOP_IO_HT3_FB1_C7  52             0             
FB1.uC&lt;->TOP_IO_HT3_FB1_C8  52             0             
FB1.uD&lt;->TOP_IO_HT3_FB1_D3  52             0             
FB1.uD&lt;->TOP_IO_HT3_FB1_D4  52             0             
========================================================

Function_Name Trace_Count 
-------------------------
GCLK          1           
MGT           16          
MGT_DEBUG     32          
=========================

GCLK   Source    Assigned  Connected                    
Trace  Bin       Net       FPGAs                        
------------------------------------------------------
GCLK1  FB1.PLL1  clk       FB1.uA FB1.uB FB1.uC FB1.uD  
======================================================

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP126">AP126</a><a name="S2.3">Section 2.3</a> Initial Dissolve Step <a href="#SFrom2.3">Back</a>
</span>
<span>Top-level Netlist top
   Cells(84) IO(15) TOP_IO(15) Nets(1830/15)
   Local: LUT 1 PORT 551 
   Total: LUT 1467 DFF 675 PORT 551 

Target cell count after dissolve: 4000

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP667">AP667</a><a name="S2.3.1">Section 2.3.1</a> Dissolving Must-dissolve Cells <a href="#SFrom2.3.1">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP668">AP668</a><a name="S2.3.2">Section 2.3.2</a> Dissolving Cells Larger Than an FPGA <a href="#SFrom2.3.2">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP669">AP669</a><a name="S2.3.3">Section 2.3.3</a> Dissolving Cells for Port Feasibility <a href="#SFrom2.3.3">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP666">AP666</a><a name="S2.3.4">Section 2.3.4</a> Dissolving Cells for Partitioning by Size <a href="#SFrom2.3.4">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP666">AP666</a><a name="S2.3.5">Section 2.3.5</a> Dissolving Cells for Partitioning by Connections <a href="#SFrom2.3.5">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP671">AP671</a><a name="S2.3.6">Section 2.3.6</a> Reporting the 5 Largest Cells <a href="#SFrom2.3.6">Back</a>
</span>
<span>registers1
   Cells(8) IO(211) TOP_IO(130) Nets(344/211)
   Local: LUT 313 DFF 32 
   Total: LUT 313 DFF 32 
alu1
   Cells(18) IO(199) TOP_IO(64) Nets(533/199)
   Local: LUT 308 
   Total: LUT 308 
dm1
   Cells(6) IO(196) TOP_IO(65) Nets(265/196)
   Local: LUT 166 DFF 8 
   Total: LUT 166 DFF 8 
idex1
   Cells(16) IO(580) TOP_IO(140) Nets(466/580)
   Local: DFF 172 
   Total: DFF 172 
ifid1
   Cells(8) IO(196) TOP_IO(66) Nets(296/196)
   Local: LUT 64 DFF 96 
   Total: LUT 64 DFF 96 

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP129">AP129</a><a name="S2.3.7">Section 2.3.7</a> Post-Dissolve Design Summary <a href="#SFrom2.3.7">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N42"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP679">AP679</a> Design Summary After Dissolve</span>
<span>    Cells: 86 Nets: 1655 Pins: 5242 Ports: 550
    LUT 1467 DFF 675 PORT 551 

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP125">AP125</a><a name="S2.4">Section 2.4</a> Processing Implied Constraints <a href="#SFrom2.4">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP289">AP289</a><a name="S2.5">Section 2.5</a> Find Clocks and TDM Restrictions <a href="#SFrom2.5">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N43"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP240">AP240</a> Using TDM qualification mode: all</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N44"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 875MB peak: 875MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP130">AP130</a><a name="S2.6">Section 2.6</a> Building Primary Partitioning Graph <a href="#SFrom2.6">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP420">AP420</a><a name="S2.7">Section 2.7</a> Constraint Summary <a href="#SFrom2.7">Back</a>
</span>
<span>To see a list of all unconstrained ports and/or cells, use option '-report_unconstrained ports|cells|all'

Port Constraints:
=================
Ports Bin_Assignment 
--------------------
  1   FB1.PLL1*      
549   UNASSIGNED     
====================
Total ports assigned: 1
*Locked or external bin(s)

Replication Constraints:
========================
Replicants Bin_Assignment              
--------------------------------------
         1 FB1.uA FB1.uB FB1.uC FB1.uD 
======================================
=== Total replicated cells: 1


Cell Constraints (includes constraints implied by port assignments):
====================================================================
Bin_Assignment Cells LUT DFF 
----------------------------
FB1.uA             6 226 192 
FB1.uC             7 437 136 
FB1.uB             9 578 204 
FB1.uD             3 227 143 
UNASSIGNED        58         
============================
Total cells assigned: 25

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N45"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 876MB peak: 876MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP160">AP160</a><a name="S3">Section 3</a> Optimizing Partitions <a href="#SFrom3">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N46"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP158">AP158</a> Simplifying target system for partitioning</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP481">AP481</a><a name="S3.1">Section 3.1</a> Partition Optimization Options <a href="#SFrom3.1">Back</a>
</span>
<span>Parameter                        Value        
------------------------------------------
Priority                         tdm_ratio    
Movement engine                  fm           
Max trials                       300          
Solutions                        3            
Hier Dissolve Pass               2            
Feedthrough Reduction            low          
Illegal Feedthrough Reduction    low          
Feedthrough Routing              direct       
Clock Crossing Reduction         low          
Automatic Replication            medium       
Clock Gate Replication           disabled     
PMUX Decomposition               disabled     
Clock Domain Dissolves           disabled     
Net Channelization Method        hops         
TDM Qualification Mode           all          
==========================================


</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP131">AP131</a><a name="S3.2">Section 3.2</a> Hierarchy Pass 1 <a href="#SFrom3.2">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP133">AP133</a><a name="S3.2.1">Section 3.2.1</a> Clustering Design <a href="#SFrom3.2.1">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP134">AP134</a><a name="S3.2.1.1">Section 3.2.1.1</a> Heuristic Pre-clustering <a href="#SFrom3.2.1.1">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N47"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP373">AP373</a> Start: Cell Clusters: 86 Port Clusters: 550 Nets: 1654</span>
<span>    Created 5 bus clusters with 55 cells
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N48"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP373">AP373</a> End  : Cell Clusters: 36 Port Clusters: 550 Nets: 1654</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N49"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 878MB peak: 878MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP136">AP136</a><a name="S3.2.1.2">Section 3.2.1.2</a> Connectivity-based Clustering <a href="#SFrom3.2.1.2">Back</a>
</span>
<span>Clusters: 586 Modularity: -5.04381e-33
Clusters: 562 Modularity: 7.69784e-17
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N50"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP373">AP373</a> Final (Parallel): Cell Clusters: 12 Port Clusters: 550 Nets: 1100</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N51"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 890MB peak: 890MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP137">AP137</a><a name="S3.2.2">Section 3.2.2</a> Generating Initial Solution <a href="#SFrom3.2.2">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N52"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP372">AP372</a> Generating up to 300 solutions and keeping 3</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N53"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP154">AP154</a> Using Genetic Optimizer</span>
<span>Total:Routing Opt = 1.48195e+07;
  Routing Opt: Solution 0 Nets 896 Feedthru 143 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.00 Replications 1
Total:Routing Opt = 1.48107e+07;
  Routing Opt: Solution 10 Nets 894 Feedthru 141 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.00 Replications 1
Total:Routing Opt = 1.48018e+07;
  Routing Opt: Solution 11 Nets 892 Feedthru 139 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.00 Replications 1
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N54"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP155">AP155</a> Initial solution converged after 76 trials</span>
<span>Solution average correlation: 0.035088, 2 solutions in pool before pruning
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N55"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP150">AP150</a> Best 2 Solutions</span>
<span>Total:Routing Opt = 1.49764e+07;
  Routing Opt: Solution 1 Nets 888 Feedthru 136 MaxRatio 9.50 Channel 9.50 Overflow 0.00x0.00 Replications 1
Total:Routing Opt = 1.48018e+07;
  Routing Opt: Solution 11 Nets 892 Feedthru 139 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.00 Replications 1
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N56"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:18s; Memory used current: 892MB peak: 892MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP139">AP139</a><a name="S3.2.3">Section 3.2.3</a> Recursive Cluster Decomposition and Partition Optimization <a href="#SFrom3.2.3">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP141">AP141</a><a name="S3.2.3.1">Section 3.2.3.1</a> Decompose and optimize <a href="#SFrom3.2.3.1">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N57"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP373">AP373</a> After Decomposition: Cell Clusters: 52 Port Clusters: 550 Nets: 1654</span>
<span>Running 2 jobs in parallel
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N58"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP150">AP150</a> Best 2 Solutions</span>
<span>Total:Routing Opt:Clock Crossing = 1.49764e+07;
  Routing Opt: Solution 1 Nets 888 Feedthru 136 MaxRatio 9.50 Channel 9.50 Overflow 0.00x0.10 Replications 1
  Clock Crossing:  0 FF Cost 0 Cost 0
Total:Routing Opt:Clock Crossing = 1.48018e+07;
  Routing Opt: Solution 11 Nets 892 Feedthru 139 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.10 Replications 1
  Clock Crossing:  0 FF Cost 0 Cost 0
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N59"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:18s; Memory used current: 892MB peak: 892MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP141">AP141</a><a name="S3.2.3.2">Section 3.2.3.2</a> Decompose and optimize <a href="#SFrom3.2.3.2">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N60"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP373">AP373</a> After Decomposition: Cell Clusters: 86 Port Clusters: 550 Nets: 1654</span>
<span>Running 2 jobs in parallel
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N61"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP150">AP150</a> Best 2 Solutions</span>
<span>Total:Routing Opt:Clock Crossing = 1.49764e+07;
  Routing Opt: Solution 1 Nets 888 Feedthru 136 MaxRatio 9.50 Channel 9.50 Overflow 0.00x0.10 Replications 1
  Clock Crossing:  0 FF Cost 0 Cost 0
Total:Routing Opt:Clock Crossing = 1.4784e+07;
  Routing Opt: Solution 11 Nets 888 Feedthru 135 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.10 Replications 1
  Clock Crossing:  0 FF Cost 0 Cost 0
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N62"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:18s; Memory used current: 892MB peak: 892MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP142">AP142</a><a name="S3.2.3.3">Section 3.2.3.3</a> Re-Clustering Design <a href="#SFrom3.2.3.3">Back</a>
</span>
<span>Clusters: 636 Modularity: -5.0351e-33
Clusters: 569 Modularity: 7.67615e-17
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N63"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP373">AP373</a> Final (Parallel): Cell Clusters: 19 Port Clusters: 550 Nets: 1100</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N64"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP150">AP150</a> Best 1 Solutions</span>
<span>Total:Routing Opt:Clock Crossing = 1.4784e+07;
  Routing Opt: Solution 11 Nets 888 Feedthru 135 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.10 Replications 1
  Clock Crossing:  0 FF Cost 0 Cost 0
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N65"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:18s; Memory used current: 892MB peak: 892MB)</span>
<span>Clustering types used in hierarchy pass 1: MM

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP141">AP141</a><a name="S3.2.3.4">Section 3.2.3.4</a> Decompose and optimize <a href="#SFrom3.2.3.4">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N66"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP373">AP373</a> After Decomposition: Cell Clusters: 86 Port Clusters: 550 Nets: 1654</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N67"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP150">AP150</a> Best 1 Solutions</span>
<span>Total:Routing Opt:Clock Crossing = 1.4784e+07;
  Routing Opt: Solution 11 Nets 888 Feedthru 135 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.10 Replications 1
  Clock Crossing:  0 FF Cost 0 Cost 0
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N68"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:18s; Memory used current: 892MB peak: 892MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP131">AP131</a><a name="S3.3">Section 3.3</a> Hierarchy Pass 2 <a href="#SFrom3.3">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP132">AP132</a><a name="S3.3.1">Section 3.3.1</a> Dissolve Based on Current Partition State <a href="#SFrom3.3.1">Back</a>
</span>
<span>Nothing to dissolve

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP301">AP301</a><a name="S4">Section 4</a> Partitioner Results <a href="#SFrom4">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP140">AP140</a><a name="S4.1">Section 4.1</a> Bin Usage Summary <a href="#SFrom4.1">Back</a>
</span>
<span>FPGA_Bin Cells Lock LUT    %  DFF    %  
---------------------------------------
FB1.uA      59      226    0% 193    0% 
FB1.uB      12      578    0% 205    0% 
FB1.uC      11      437    0% 137    0% 
FB1.uD      10      226    0% 144    0% 
=======================================

Port_Bin     Lock Count    % 
----------------------------
FB1.uA|PORTS        208 100% 
FB1.uB|PORTS        205  99% 
FB1.uC|PORTS         66  32% 
FB1.uD|PORTS         70  34% 
============================

External_Bin Cells Lock 
-----------------------
FB1.PLL1         1 LOCK 
=======================
Solution contains 2 replicated cells


</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP751">AP751</a><a name="S4.2">Section 4.2</a> Final Partition Cost <a href="#SFrom4.2">Back</a>
</span>
<span>Total:Routing Opt:Clock Crossing = 1.47841e+07;
  Routing Opt: Solution 11 Nets 888 Feedthru 135 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.10 Replications 2
  Clock Crossing:  0 FF Cost 0 Cost 0

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP436">AP436</a><a name="S4.3">Section 4.3</a> TDM Ratio/Net Cost Function Reports <a href="#SFrom4.3">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP751">AP751</a><a name="S4.3.1">Section 4.3.1</a> Final Partition Cost <a href="#SFrom4.3.1">Back</a>
</span>
<span>Solution 11 Nets 888 Feedthru 135 MaxRatio 9.32 Channel 9.32 Overflow 0.00x0.10 Replications 2

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP864">AP864</a><a name="S4.3.2">Section 4.3.2</a> Partitioner Net Crossing Report <a href="#SFrom4.3.2">Back</a>
</span>
<span>Bins                    Net Crossings 
-------------------------------------
FB1.uA &lt;-> FB1.uB                 164 
FB1.uA &lt;||> FB1.uC                  1 
FB1.uA &lt;-> FB1.uD                   1 
FB1.uA &lt;-> FB1.uA|PORTS           208 
FB1.uB &lt;-> FB1.uC                 247 
FB1.uB &lt;||> FB1.uD                134 
FB1.uB &lt;-> FB1.uB|PORTS           205 
FB1.uC &lt;-> FB1.uD                 206 
FB1.uC &lt;-> FB1.uC|PORTS            66 
FB1.uD &lt;-> FB1.uD|PORTS            70 
=====================================
&lt;-> is used to show bins with a direct connection
&lt;||> shows that nets will need to be routed with a feedthrough


</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP407">AP407</a><a name="S4.3.3">Section 4.3.3</a> Partitioner Ratio Estimate* Report <a href="#SFrom4.3.3">Back</a>
</span>
<span>                  Available  Direct Feedthrough TDM   TDM** 
Connectivity      TDM Traces  Usage      Usage* Usage Ratio 
-----------------------------------------------------------
FB1.uA &lt;-> FB1.uB        192     66          67    99  0.78 
FB1.uA &lt;-> FB1.uD        176      0          67     1  0.01 
FB1.uB &lt;-> FB1.uC         44      0          67   247  9.32 
FB1.uC &lt;-> FB1.uD        104      1          67   205  2.07 
===========================================================
*  This report may not match the Global Route reports
** (TDM Ratio) = (TDM Usage) / ( (Available TDM Traces) - (Direct Usage) )


</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP406">AP406</a><a name="S4.3.4">Section 4.3.4</a> Partitioner Feedthrough Report <a href="#SFrom4.3.4">Back</a>
</span>
<span>Disallowed Feedthroughs
=======================
Name    Source Sink   Type       
--------------------------------
rst_n_0 FB1.uA FB1.uC AsyncReset 
================================

Feedthroughs
============
Path              Count  
------------------------
FB1.uA &lt;-> FB1.uC     2  
FB1.uB &lt;-> FB1.uD   134  
========================


</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP505">AP505</a><a name="S4.3.5">Section 4.3.5</a> Partitioner DIRECT Inter-FPGA Nets <a href="#SFrom4.3.5">Back</a>
</span>
<span>To see a list of all nets that must be routed without TDM, use option '-report_direct_nets 1'

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP507">AP507</a><a name="S4.4">Section 4.4</a> Initializing Timing Graph <a href="#SFrom4.4">Back</a>
</span>
<span>Cells: 86 Nets: 1656 Pins: 5242 Ports: 550
    LUT 1467 DFF 675 PORT 551 
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N69"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:19s; Memory used current: 972MB peak: 972MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP786">AP786</a><a name="S4.5">Section 4.5</a> Clock Usage Report <a href="#SFrom4.5">Back</a>
</span>
<span>Clock Area Estimation --
Percentage of design connected to each clock at the current dissolve state. Total may be greater than 100%

% of Design  Period  Clock   
---------------------------
    28.444%  1000.0  System  
    95.259%   500.0  clk     
===========================


</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP752">AP752</a><a name="S4.6">Section 4.6</a> Multi-hop Cost Function Reports <a href="#SFrom4.6">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP756">AP756</a><a name="S4.6.1">Section 4.6.1</a> Cost Summary <a href="#SFrom4.6.1">Back</a>
</span>
<span>Solution 11 Nets 888 Feedthru 135 MaxRatio 14.09 Channel 14.10 Overflow 0.00 Replications 2
     Hops 945 LongPath 3 LongPathCost 6.384 TotalHopLength 1251

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP864">AP864</a><a name="S4.6.2">Section 4.6.2</a> Partitioner Net Crossing Report <a href="#SFrom4.6.2">Back</a>
</span>
<span>Bins                    Net Crossings 
-------------------------------------
FB1.uA &lt;-> FB1.uB                 164 
FB1.uA &lt;||> FB1.uC                  1 
FB1.uA &lt;-> FB1.uD                   1 
FB1.uA &lt;-> FB1.uA|PORTS           208 
FB1.uB &lt;-> FB1.uC                 247 
FB1.uB &lt;||> FB1.uD                134 
FB1.uB &lt;-> FB1.uB|PORTS           205 
FB1.uC &lt;-> FB1.uD                 206 
FB1.uC &lt;-> FB1.uC|PORTS            66 
FB1.uD &lt;-> FB1.uD|PORTS            70 
=====================================
&lt;-> is used to show bins with a direct connection
&lt;||> shows that nets will need to be routed with a feedthrough


</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP407">AP407</a><a name="S4.6.3">Section 4.6.3</a> Partitioner Ratio and Multi-Hop Estimate* Report <a href="#SFrom4.6.3">Back</a>
</span>
<span>                   Direct  Feedthrough  Multi-Hop  Multi-Hop  TDM    Available   TDM**  
Connectivity        Usage       Usage*      Usage      Ratio  Usage  TDM Traces  Ratio  
--------------------------------------------------------------------------------------
FB1.uA &lt;-> FB1.uB   65.5^           67         95          1      4         192   1.71  
FB1.uA &lt;-> FB1.uD    0.5^           67          0          0      1         176   0.77  
FB1.uB &lt;-> FB1.uC    0.5^           67        239          7      8          44  14.09  
FB1.uC &lt;-> FB1.uD      1^           67         76          2    129         104   3.99  
======================================================================================
*  This report may not match the Global Route reports
** (Multi-Hop Trace Usage) = ((Multi-hop Usage) + (Feedthrough Usage)) / (Multi-hop Ratio)
   (TDM Ratio) = (TDM Usage) / ( (Available TDM Traces) - (Multi-Hop Trace Usage) - (Direct Usage) )
   Note that in some cases the algorithm that calculates TDM ratio may deviate from this formula
^  Some portion of direct usage can use non-TDM-able traces


</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP431">AP431</a><a name="S4.6.4">Section 4.6.4</a> Multi-Hop Inter-FPGA Critical Net Connections <a href="#SFrom4.6.4">Back</a>
</span>
<span>To see a list of all nets that are part of a multi-hop path, use '-report_multi_hop_nets 1'

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP790">AP790</a><a name="S4.6.5">Section 4.6.5</a> Clock Domain FPGA Usage <a href="#SFrom4.6.5">Back</a>
</span>
<span>Percentage of FPGA connected to each clock at the current dissolve state. Total may be greater than 100%

Clock     FB1.uA              FB1.uB              FB1.uC              FB1.uD            
           Usage  Capacity     Usage  Capacity     Usage  Capacity     Usage  Capacity  
--------------------------------------------------------------------------------------
clk        82.9%      0.0%     99.5%      0.0%     99.3%      0.0%     99.3%      0.0%  
System     99.5%      0.0%         0         0         0         0         0         0  
======================================================================================

Multi-hop Combinational Path Analysis
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N70"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing Multi-hop Path Report to timing_partition.rpt</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N71"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing Partition Report to partition.rpt</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP241">AP241</a><a name="S5">Section 5</a> Global Routing <a href="#SFrom5">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N72"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP634">AP634</a> Using HSTDM type: Single-Ended </span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP787">AP787</a><a name="S5.1">Section 5.1</a> Generating SRP netlist <a href="#SFrom5.1">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N73"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing SQL database containing cell assignments and net information to assignments.db</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N74"></a> Using syn_chip_id 0 on FPGA FB1.uA.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N75"></a> Using syn_chip_id 1 on FPGA FB1.uB.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N76"></a> Using syn_chip_id 2 on FPGA FB1.uC.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N77"></a> Using syn_chip_id 3 on FPGA FB1.uD.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N78"></a> Using syn_chip_id 0 on FPGA FB1.uA.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N79"></a> Using syn_chip_id 1 on FPGA FB1.uB.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N80"></a> Using syn_chip_id 2 on FPGA FB1.uC.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N81"></a> Using syn_chip_id 3 on FPGA FB1.uD.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N82"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing Report of all nets qualified for TDM to tdm_qualified.rpt</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N83"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing Report of all nets disqualified for TDM to tdm_nonqualified.rpt</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N84"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing SQL database containing cell assignments and net information to assignments.db</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N85"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:21s; Memory used current: 980MB peak: 980MB)</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N86"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:21s; Memory used current: 980MB peak: 980MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP267">AP267</a><a name="S5.2">Section 5.2</a> Post-Partition Global Route Report <a href="#SFrom5.2">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP271">AP271</a><a name="S5.2.1">Section 5.2.1</a> Global Route Net Path Summary <a href="#SFrom5.2.1">Back</a>
</span>
<span>TDM Qualification type: all

Nets  TDM                           Traces                                                           
All   Qualified      Non-Qualified  All     TDM_usable  Connected_Bins                               
---------------------------------------------------------------------------------------------------
 247            247              0      98          48  FB1.uB FB1.uC                                
 206            205              1     179         116  FB1.uC FB1.uD                                
 164             99             65     279         212  FB1.uA FB1.uB                                
 134            133              1      ^0           0  FB1.uB FB1.uD                                
  52              0             52      52           0  FB1.uA TOP_IO_HT3_FB1_A11                    
  52              0             52      52           0  FB1.uA TOP_IO_HT3_FB1_A12                    
  52              0             52      52           0  FB1.uA TOP_IO_HT3_FB1_A5                     
  52              0             52      52           0  FB1.uA TOP_IO_HT3_FB1_A6                     
  52              0             52      52           0  FB1.uB TOP_IO_HT3_FB1_B5                     
  52              0             52      52           0  FB1.uB TOP_IO_HT3_FB1_B6                     
  52              0             52      52           0  FB1.uB TOP_IO_HT3_FB1_B7                     
  49              0             49      52           0  FB1.uB TOP_IO_HT3_FB1_B8                     
  25              0             25      52           0  FB1.uD TOP_IO_HT3_FB1_D6                     
  21              0             21      52           0  FB1.uC TOP_IO_HT3_FB1_C7                     
  20              0             20      52           0  FB1.uC TOP_IO_HT3_FB1_C6                     
  18              0             18      52           0  FB1.uD TOP_IO_HT3_FB1_D3                     
  14              0             14      52           0  FB1.uC TOP_IO_HT3_FB1_C8                     
  14              0             14      52           0  FB1.uD TOP_IO_HT3_FB1_D5                     
  13              0             13      52           0  FB1.uD TOP_IO_HT3_FB1_D4                     
  11              0             11      52           0  FB1.uC TOP_IO_HT3_FB1_C5                     
   1              0              1       1           0  FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1 (GCLK)  
   1              1              0      ^0           0  FB1.uA FB1.uC                                
   1              1              0     200         192  FB1.uA FB1.uD                                
===================================================================================================
^Nets require routing through other FPGA's (feed-through)

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP366">AP366</a><a name="S5.2.2">Section 5.2.2</a> Global Route Ratio Report <a href="#SFrom5.2.2">Back</a>
</span>
<span>Connection      Trace_Usage Net_Usage              Ratios Bitrate Cablelength 
                                  TDM DIRECT CLOCK        in Mbps in cm       
-----------------------------------------------------------------------------
FB1.uA&lt;->FB1.uB     270/279        82    238     0 4      1200    50          
FB1.uB&lt;->FB1.uC       98/98       176     50     0 4      1200    50          
FB1.uC&lt;->FB1.uD      85/179       183     23     0 4      1200    50          
FB1.uA&lt;->FB1.uD     157/200         0    157     0                50          
=============================================================================

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP265">AP265</a><a name="S5.2.3">Section 5.2.3</a> Global Route Trace Usage <a href="#SFrom5.2.3">Back</a>
</span>
<span>Trace  Function  Trace_Usage  Clock_Usage  Net_Usage  Module   Trace_Name/Connection                                          Bitrate  Cablelength  
--------------------------------------------------------------------------------------------------------------------------------------------------
   1)  GCLK              1/1                       1           Trace Group: T_FB1.PLL1_FB1.uA_FB1.uB_FB1.uC_FB1.uD_1                                
                           1            0          1  DIRECT   FB1.PLL1.CLK1-> {FB1.uA.CLK FB1.uB.CLK FB1.uC.CLK FB1.uD.CLK}                        

   2)                  52/52                      52           Trace Group: TOP_IO_HT3_FB1_A5                                                       
                          25            0         25  DIRECT   FB1.uA.J5-> {TOP_IO_HT3_FB1_A5.A}                                                    
                          27            0         27  DIRECT   TOP_IO_HT3_FB1_A5.A-> {FB1.uA.J5}                                                    

   3)                  52/52                      52           Trace Group: TOP_IO_HT3_FB1_B5                                                       
                          52            0         52  DIRECT   FB1.uB.J5-> {TOP_IO_HT3_FB1_B5.A}                                                    

   4)                  11/52                      11           Trace Group: TOP_IO_HT3_FB1_C5                                                       
                          11            0         11  DIRECT   FB1.uC.J5-> {TOP_IO_HT3_FB1_C5.A}                                                    

   5)                  14/52                      14           Trace Group: TOP_IO_HT3_FB1_D5                                                       
                          14            0         14  DIRECT   FB1.uD.J5-> {TOP_IO_HT3_FB1_D5.A}                                                    

   6)                  52/52                      52           Trace Group: TOP_IO_HT3_FB1_A6                                                       
                          30            0         30  DIRECT   FB1.uA.J6-> {TOP_IO_HT3_FB1_A6.A}                                                    
                          22            0         22  DIRECT   TOP_IO_HT3_FB1_A6.A-> {FB1.uA.J6}                                                    

   7)                  52/52                      52           Trace Group: TOP_IO_HT3_FB1_B6                                                       
                          52            0         52  DIRECT   FB1.uB.J6-> {TOP_IO_HT3_FB1_B6.A}                                                    

   8)                  20/52                      20           Trace Group: TOP_IO_HT3_FB1_C6                                                       
                          19            0         19  DIRECT   FB1.uC.J6-> {TOP_IO_HT3_FB1_C6.A}                                                    
                           1            0          1  DIRECT   TOP_IO_HT3_FB1_C6.A-> {FB1.uC.J6}                                                    

   9)                  25/52                      25           Trace Group: TOP_IO_HT3_FB1_D6                                                       
                          25            0         25  DIRECT   FB1.uD.J6-> {TOP_IO_HT3_FB1_D6.A}                                                    

  10)                  52/52                      52           Trace Group: TOP_IO_HT3_FB1_A11                                                      
                          23            0         23  DIRECT   FB1.uA.J11-> {TOP_IO_HT3_FB1_A11.A}                                                  
                          29            0         29  DIRECT   TOP_IO_HT3_FB1_A11.A-> {FB1.uA.J11}                                                  

  11)                  52/52                      52           Trace Group: TOP_IO_HT3_FB1_A12                                                      
                          35            0         35  DIRECT   FB1.uA.J12-> {TOP_IO_HT3_FB1_A12.A}                                                  
                          17            0         17  DIRECT   TOP_IO_HT3_FB1_A12.A-> {FB1.uA.J12}                                                  

  12)                  52/52                      52           Trace Group: TOP_IO_HT3_FB1_B7                                                       
                          52            0         52  DIRECT   FB1.uB.J7-> {TOP_IO_HT3_FB1_B7.A}                                                    

  13)                  49/52                      49           Trace Group: TOP_IO_HT3_FB1_B8                                                       
                          49            0         49  DIRECT   FB1.uB.J8-> {TOP_IO_HT3_FB1_B8.A}                                                    

  14)                  21/52                      21           Trace Group: TOP_IO_HT3_FB1_C7                                                       
                          21            0         21  DIRECT   FB1.uC.J7-> {TOP_IO_HT3_FB1_C7.A}                                                    

  15)                  14/52                      14           Trace Group: TOP_IO_HT3_FB1_C8                                                       
                          13            0         13  DIRECT   FB1.uC.J8-> {TOP_IO_HT3_FB1_C8.A}                                                    
                           1            0          1  DIRECT   TOP_IO_HT3_FB1_C8.A-> {FB1.uC.J8}                                                    

  16)                  18/52                      18           Trace Group: TOP_IO_HT3_FB1_D3                                                       
                          18            0         18  DIRECT   FB1.uD.J3-> {TOP_IO_HT3_FB1_D3.A}                                                    

  17)                  13/52                      13           Trace Group: TOP_IO_HT3_FB1_D4                                                       
                          13            0         13  DIRECT   FB1.uD.J4-> {TOP_IO_HT3_FB1_D4.A}                                                    

  18)                    1/7                       1           Trace Group: T_FB1.uC_FB1.uD_2                                                       
                           1            0          1  DIRECT   FB1.uD.FIXED-> {FB1.uC.FIXED}                                                        

  19)                  18/31                      46           Trace Group: T_FB1.uC_FB1.uD_1                                 1200                  
                           0            0          0  DIRECT   FB1.uC.FIXED-> {FB1.uD.FIXED}                                                        
                          10                      29  HSTDM_4                                                                                       
                           0            0          0  DIRECT   FB1.uD.FIXED-> {FB1.uC.FIXED}                                                        
                           7                      17  HSTDM_4                                                                                       

  20)                  24/50                      74           Trace Group: FB1_C2_D20                                        1200     50           
                           0            0          0  DIRECT   FB1.uC.J2-> {FB1.uD.J20}                                                             
                          14                      46  HSTDM_4                                                                                       
                           0            0          0  DIRECT   FB1.uD.J20-> {FB1.uC.J2}                                                             
                           9                      28  HSTDM_4                                                                                       

  21)                  42/43                      85           Trace Group: T_FB1.uC_FB1.uD_3                                 1200                  
                          22            0         22  DIRECT   FB1.uC.FIXED-> {FB1.uD.FIXED}                                                        
                          12                      39  HSTDM_4                                                                                       
                           0            0          0  DIRECT   FB1.uD.FIXED-> {FB1.uC.FIXED}                                                        
                           8                      24  HSTDM_4                                                                                       

  22)                  24/24                      24           Trace Group: FB1_B1_C19                                                 50           
                           3            0          3  DIRECT   FB1.uB.J1-> {FB1.uC.J19}                                                             
                          21            0         21  DIRECT   FB1.uC.J19-> {FB1.uB.J1}                                                             

  23)                  24/24                      24           Trace Group: FB1_B1_C19_1                                               50           
                           3            0          3  DIRECT   FB1.uB.J1-> {FB1.uC.J19}                                                             
                          21            0         21  DIRECT   FB1.uC.J19-> {FB1.uB.J1}                                                             

  24)                  50/50                     178           Trace Group: FB1_B2_C20                                        1200     50           
                           0            0          0  DIRECT   FB1.uB.J2-> {FB1.uC.J20}                                                             
                          44                     168  HSTDM_4                                                                                       
                           2            0          2  DIRECT   FB1.uC.J20-> {FB1.uB.J2}                                                             
                           4                       8  HSTDM_4                                                                                       

  25)                    7/7                       7           Trace Group: T_FB1.uA_FB1.uB_2                                                       
                           1            0          1  DIRECT   FB1.uA.FIXED-> {FB1.uB.FIXED}                                                        
                           6            0          6  DIRECT   FB1.uB.FIXED-> {FB1.uA.FIXED}                                                        

  26)                  24/24                      24           Trace Group: FB1_A1_B19                                                 50           
                          24            0         24  DIRECT   FB1.uB.J19-> {FB1.uA.J1}                                                             

  27)                  24/24                      24           Trace Group: FB1_A1_B19_1                                               50           
                          24            0         24  DIRECT   FB1.uB.J19-> {FB1.uA.J1}                                                             

  28)                  28/31                      28           Trace Group: T_FB1.uA_FB1.uB_1                                                       
                          26            0         26  DIRECT   FB1.uA.FIXED-> {FB1.uB.FIXED}                                                        
                           2            0          2  DIRECT   FB1.uB.FIXED-> {FB1.uA.FIXED}                                                        

  29)                  40/43                      51           Trace Group: T_FB1.uA_FB1.uB_3                                 1200                  
                          28            0         28  DIRECT   FB1.uA.FIXED-> {FB1.uB.FIXED}                                                        
                           7                      19  HSTDM_4                                                                                       
                           4            0          4  DIRECT   FB1.uB.FIXED-> {FB1.uA.FIXED}                                                        

  30)                  47/50                      60           Trace Group: FB1_A2_B20                                        1200     50           
                          36            0         36  DIRECT   FB1.uA.J2-> {FB1.uB.J20}                                                             
                           8                      21  HSTDM_4                                                                                       
                           3            0          3  DIRECT   FB1.uB.J20-> {FB1.uA.J2}                                                             

  31)                  50/50                      63           Trace Group: FB1_A3_B21                                        1200     50           
                          40            0         40  DIRECT   FB1.uA.J3-> {FB1.uB.J21}                                                             
                           8                      21  HSTDM_4                                                                                       
                           2            0          2  DIRECT   FB1.uB.J21-> {FB1.uA.J3}                                                             

  32)                  50/50                      63           Trace Group: FB1_A4_B22                                        1200     50           
                          40            0         40  DIRECT   FB1.uA.J4-> {FB1.uB.J22}                                                             
                           8                      21  HSTDM_4                                                                                       
                           2            0          2  DIRECT   FB1.uB.J22-> {FB1.uA.J4}                                                             

  33)                  39/50                      39           Trace Group: FB1_A7_D7                                                  50           
                          39            0         39  DIRECT   FB1.uD.J7-> {FB1.uA.J7}                                                              

  34)                  39/50                      39           Trace Group: FB1_A8_D8                                                  50           
                          39            0         39  DIRECT   FB1.uD.J8-> {FB1.uA.J8}                                                              

  35)                  39/50                      39           Trace Group: FB1_A9_D9                                                  50           
                          39            0         39  DIRECT   FB1.uD.J9-> {FB1.uA.J9}                                                              

  36)                  40/50                      40           Trace Group: FB1_A10_D10                                                50           
                           1            0          1  DIRECT   FB1.uA.J10-> {FB1.uD.J10}                                                            
                          39            0         39  DIRECT   FB1.uD.J10-> {FB1.uA.J10}                                                            

==================================================================================================================================================

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP426">AP426</a><a name="S5.2.4">Section 5.2.4</a> Multi-Hop Report <a href="#SFrom5.2.4">Back</a>
</span>
<span>Hops Number          Number        
     Inter-FPGA Nets Toplevel Nets 
----------------------------------
1    307             415           
2    218             133           
3    20              1             
==================================

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP267">AP267</a><a name="S5.2.5">Section 5.2.5</a> Global Route Summary <a href="#SFrom5.2.5">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N87"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP367">AP367</a> Routed 1095 Nets</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N88"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP268">AP268</a> Maximum TDM Ratio: 4</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N89"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP684">AP684</a> Cut Clocks: 0</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N90"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP368">AP368</a> Feedthroughs: 157</span>
<span>   FB1.uA -> FB1.uC 1
   FB1.uC -> FB1.uB 22
   FB1.uD -> FB1.uB 134
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N91"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP270">AP270</a> Unrouted: 0</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP267">AP267</a><a name="S5.2.6">Section 5.2.6</a> Global Route Direct Nets <a href="#SFrom5.2.6">Back</a>
</span>
<span>To see a list of all nets that must be routed without TDM, use option '-report_direct_nets 1'

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N92"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP371">AP371</a> For global routing details, refer to partition.rpt</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N93"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP152">AP152</a> (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:21s; Memory used current: 980MB peak: 980MB)</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP246">AP246</a><a name="S6">Section 6</a> Writing Results <a href="#SFrom6">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N94"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing Partition Assignment Results to assignments.pcf</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N95"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing User Net Attributes to net_attributes.pcf</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N96"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing Partition dissolve statements to dissolve_control.pcf</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N97"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP405">AP405</a> Writing Assignment CSV File to cell_assignments.csv</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP581">AP581</a><a name="S7">Section 7</a> Key parameters from this run <a href="#SFrom7">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N98"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN341">BN341</a> CHANNEL: results of channel optimization</span>
<span>   feedthru - number of routing feedthroughs
   illegalft - number of illegal feedthroughs
   maxratio - estimated maximum tdm ratio
   multitermbd - number of multiterminal bidir connections
   nets - number of nets crossing FPGAs
   ovf - overflow cost; non-zero values may mean severe congestion

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N99"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN341">BN341</a> CLKCROSS: results of clock crossing optimization</span>
<span>   partition - partitioner's estimate of number of clocks that cross FPGAs

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N100"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN341">BN341</a> HOPS: results of multi-hop path optimization</span>
<span>   hopnets - number of nets that are part of multi-hop paths
   maxhops - number of hops in the longest path

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N101"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN341">BN341</a> OPTIONS: The optimization options used for this run</span>
<span>   bdc - illegal feedthrough cost
   clkdissolve - Clock domain dissolves enabled
   clkrepl - clock gate replication enabled
   cxc - clock crossing reduction cost
   engine - the movement engine used in partitioning
   ftc - feedthrough cost
   fttdm - feedthrough routing type
   hierpass - number of hierarchy dissolve pass
   pmux - PMUX decomposition enabled
   prio - optmization_priority
   repl - automatic replication enabled
   slns - number of solutions to optimize in parallel
   trials - maximum number of trials for initial solution

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N102"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=BN341">BN341</a> SETUP: Design and Target System Stats</span>
<span>   Cells - number of cells after final dissolve step
   Nets - number of nets after final dissolve step
   Ports - number of top-level ports
   usedFPGAs - number of FPGAs with assigned cells

KEY_PARAMETER,CHANNEL,nets,887.5,feedthru,135,illegalft,0,multitermbd,0,maxratio,9.32075,ovf,0
KEY_PARAMETER,CLKCROSS,partition,0
KEY_PARAMETER,CLUSTER,endCl,12,clNets,1100
KEY_PARAMETER,CONSTRAINTS,ports_assigned,1,ports_unassigned,549,cells_assigned,25,cells_unassigned,58
KEY_PARAMETER,COST,initSln,1.48018e+07,finalSln,1.47841e+07
KEY_PARAMETER,COST_STAT,reset,1,delta,0,accept,0
KEY_PARAMETER,HOPS,hopnets,945,maxhops,3
KEY_PARAMETER,OPTIONS,prio,tdm_ratio,engine,fm,trials,300,slns,3,hierpass,2,ftc,low,bdc,low,fttdm,direct,cxc,low,repl,medium,clkrepl,disabled,pmux,disabled,clkdissolve,disabled,tdmqual,all,netch,hops
KEY_PARAMETER,ROUTER,trace_usage,70.8613,num_1_hops,722,num_2_hops,351,num_3_hops,21,max_hops,3,routed_nets,1095,max_ratio,4,cut_clocks,0,feedthroughs,157,unrouted_nets,0
KEY_PARAMETER,RUNTIME,tassign,0.51815,fpt,0.0503472,fpc,10,ipt,0,ipc,0,total,19.0906,cpu,21.5301
KEY_PARAMETER,SETUP,usedFPGAs,4,Cells,86,Nets,1656,Ports,550
KEY_PARAMETER,SOFT,softConstraintsCount,0,softConstraintsRespected,0,softConstraintsFactor,1

THE FORMAT OF THIS LOG MAY CHANGE WITHOUT NOTICE

</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N103"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP225">AP225</a> Autopartitioner exiting with status 0</span>
<span>Process took 0h:00m:19s realtime, 0h:00m:21s cputime
# Sun Apr  9 22:40:02 2023

###########################################################]
</body>
</html>
