Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  1 14:54:18 2025
| Host         : aicaslab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rasterizer_ee712_wrapper_timing_summary_routed.rpt -pb rasterizer_ee712_wrapper_timing_summary_routed.pb -rpx rasterizer_ee712_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rasterizer_ee712_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.306   -17032.090                   5800                19496        0.055        0.000                      0                19389        0.538        0.000                       0                  9446  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk_fpga_0                                 {0.000 5.000}        10.000          100.000         
rasterizer_ee712_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_rasterizer_ee712_clk_wiz_0_0    {0.000 6.734}        13.468          74.250          
    CLKFBIN                                {0.000 6.734}        13.468          74.250          
    PixelClkIO                             {0.000 6.734}        13.468          74.250          
    SerialClkIO                            {0.000 1.347}        2.694           371.250         
  clkfbout_rasterizer_ee712_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     -14.306   -17032.090                   5800                13843        0.102        0.000                      0                13843        2.500        0.000                       0                  6576  
rasterizer_ee712_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_rasterizer_ee712_clk_wiz_0_0          4.328        0.000                      0                 5504        0.055        0.000                      0                 5504        3.734        0.000                       0                  2844  
    CLKFBIN                                                                                                                                                                                 12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                              11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                              0.538        0.000                       0                    10  
  clkfbout_rasterizer_ee712_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_rasterizer_ee712_clk_wiz_0_0  clk_fpga_0                                  11.538        0.000                      0                   44                                                                        
clk_fpga_0                             clk_out1_rasterizer_ee712_clk_wiz_0_0        8.407        0.000                      0                   63                                                                        
clk_out1_rasterizer_ee712_clk_wiz_0_0  PixelClkIO                                   7.415        0.000                      0                   38        0.206        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      clk_out1_rasterizer_ee712_clk_wiz_0_0  clk_out1_rasterizer_ee712_clk_wiz_0_0       11.296        0.000                      0                    4        0.454        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                             
----------                             ----------                             --------                             
(none)                                                                        clk_fpga_0                             
(none)                                 clk_fpga_0                             clk_fpga_0                             
(none)                                 clk_out1_rasterizer_ee712_clk_wiz_0_0  clk_fpga_0                             
(none)                                                                        clk_out1_rasterizer_ee712_clk_wiz_0_0  
(none)                                 clk_fpga_0                             clk_out1_rasterizer_ee712_clk_wiz_0_0  
(none)                                 clk_out1_rasterizer_ee712_clk_wiz_0_0  clk_out1_rasterizer_ee712_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                             
----------                             ----------                             --------                             
(none)                                 CLKFBIN                                                                       
(none)                                 SerialClkIO                                                                   
(none)                                 clk_out1_rasterizer_ee712_clk_wiz_0_0                                         
(none)                                 clkfbout_rasterizer_ee712_clk_wiz_0_0                                         
(none)                                                                        clk_fpga_0                             
(none)                                                                        clk_out1_rasterizer_ee712_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5800  Failing Endpoints,  Worst Slack      -14.306ns,  Total Violation   -17032.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.306ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[90][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.093ns  (logic 9.820ns (40.759%)  route 14.273ns (59.241%))
  Logic Levels:           29  (CARRY4=15 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.785     3.079    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X102Y56        FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[90][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y56        FDRE (Prop_fdre_C_Q)         0.518     3.597 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[90][5]/Q
                         net (fo=4, routed)           0.968     4.565    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[90]_118[5]
    SLICE_X103Y56        LUT2 (Prop_lut2_I0_O)        0.124     4.689 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_37826/O
                         net (fo=1, routed)           0.000     4.689    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_37826_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.239 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30997/CO[3]
                         net (fo=1, routed)           0.000     5.239    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30997_n_0
    SLICE_X103Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.353 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30995/CO[3]
                         net (fo=1, routed)           0.000     5.353    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30995_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.592 f  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30937/O[2]
                         net (fo=39, routed)          1.355     6.947    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30937_n_5
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.334     7.281 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_42413/O
                         net (fo=1, routed)           1.149     8.430    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_42413_n_0
    SLICE_X113Y60        LUT6 (Prop_lut6_I3_O)        0.355     8.785 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_37784/O
                         net (fo=1, routed)           0.000     8.785    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_37784_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.183 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30983/CO[3]
                         net (fo=1, routed)           0.000     9.183    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30983_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.517 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30942/O[1]
                         net (fo=2, routed)           0.870    10.387    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_30942_n_6
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.303    10.690 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23696/O
                         net (fo=2, routed)           0.810    11.500    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23696_n_0
    SLICE_X111Y59        LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23700/O
                         net (fo=1, routed)           0.000    11.624    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23700_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.872 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_17021/O[2]
                         net (fo=2, routed)           0.808    12.680    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_17021_n_5
    SLICE_X110Y53        LUT3 (Prop_lut3_I0_O)        0.302    12.982 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_16964/O
                         net (fo=2, routed)           0.967    13.949    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_16964_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.334 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11787/CO[3]
                         net (fo=1, routed)           0.000    14.334    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11787_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.556 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_8174/O[0]
                         net (fo=1, routed)           0.876    15.432    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_8174_n_7
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    16.275 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_5462/O[2]
                         net (fo=2, routed)           0.656    16.931    rasterizer_ee712_i/rasterizer20_1/inst/PCIN__8[26]
    SLICE_X108Y61        LUT2 (Prop_lut2_I0_O)        0.301    17.232 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5465/O
                         net (fo=1, routed)           0.000    17.232    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5465_n_0
    SLICE_X108Y61        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.810 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3330/O[2]
                         net (fo=2, routed)           0.704    18.514    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3330_n_5
    SLICE_X104Y59        LUT2 (Prop_lut2_I0_O)        0.301    18.815 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5416/O
                         net (fo=1, routed)           0.000    18.815    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5416_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.191 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3294/CO[3]
                         net (fo=1, routed)           0.000    19.191    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3294_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.410 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1726/O[0]
                         net (fo=2, routed)           0.885    20.295    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1726_n_7
    SLICE_X101Y60        LUT2 (Prop_lut2_I0_O)        0.295    20.590 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1730/O
                         net (fo=1, routed)           0.000    20.590    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1730_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.014 f  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_718/O[1]
                         net (fo=5, routed)           0.810    21.824    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_718_n_6
    SLICE_X101Y70        LUT1 (Prop_lut1_I0_O)        0.303    22.127 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5452/O
                         net (fo=1, routed)           0.000    22.127    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5452_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.707 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3327/O[2]
                         net (fo=2, routed)           0.745    23.452    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3327_n_5
    SLICE_X98Y69         LUT4 (Prop_lut4_I1_O)        0.302    23.754 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1722/O
                         net (fo=1, routed)           0.000    23.754    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1722_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.130 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           1.218    25.348    rasterizer_ee712_i/rasterizer20_1/inst/inside_any3153_in
    SLICE_X81Y68         LUT6 (Prop_lut6_I5_O)        0.124    25.472 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34_comp/O
                         net (fo=1, routed)           0.861    26.333    rasterizer_ee712_i/rasterizer20_1/inst/inside_any115_out
    SLICE_X66Y67         LUT6 (Prop_lut6_I2_O)        0.124    26.457 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_comp/O
                         net (fo=1, routed)           0.591    27.048    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0
    SLICE_X66Y68         LUT6 (Prop_lut6_I4_O)        0.124    27.172 r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    27.172    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_n_0
    SLICE_X66Y68         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.531    12.710    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X66Y68         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]/C
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X66Y68         FDRE (Setup_fdre_C_D)        0.081    12.866    rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -27.172    
  -------------------------------------------------------------------
                         slack                                -14.306    

Slack (VIOLATED) :        -7.410ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[40][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.821ns  (logic 0.518ns (3.079%)  route 16.303ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.843     3.137    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X42Y103        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/Q
                         net (fo=156, routed)        16.303    19.958    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_WDATA[17]
    SLICE_X44Y14         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[40][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.489    12.668    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X44Y14         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[40][17]/C
                         clock pessimism              0.115    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)       -0.081    12.548    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[40][17]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                         -19.958    
  -------------------------------------------------------------------
                         slack                                 -7.410    

Slack (VIOLATED) :        -7.402ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[29][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.925ns  (logic 0.518ns (3.061%)  route 16.407ns (96.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.843     3.137    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X42Y103        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/Q
                         net (fo=156, routed)        16.407    20.062    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_WDATA[17]
    SLICE_X54Y39         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[29][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.551    12.731    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X54Y39         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[29][17]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)       -0.031    12.660    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[29][17]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -20.062    
  -------------------------------------------------------------------
                         slack                                 -7.402    

Slack (VIOLATED) :        -7.349ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[36][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.780ns  (logic 0.518ns (3.087%)  route 16.262ns (96.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.843     3.137    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X42Y103        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/Q
                         net (fo=156, routed)        16.262    19.917    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_WDATA[17]
    SLICE_X46Y18         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[36][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.484    12.663    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X46Y18         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[36][17]/C
                         clock pessimism              0.115    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)       -0.056    12.568    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[36][17]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 -7.349    

Slack (VIOLATED) :        -7.295ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[27][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 0.518ns (3.093%)  route 16.229ns (96.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.843     3.137    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X42Y103        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/Q
                         net (fo=156, routed)        16.229    19.884    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_WDATA[17]
    SLICE_X57Y39         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[27][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.552    12.731    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X57Y39         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[27][17]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X57Y39         FDRE (Setup_fdre_C_D)       -0.103    12.589    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[27][17]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                 -7.295    

Slack (VIOLATED) :        -7.210ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[66][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.853ns  (logic 0.456ns (2.706%)  route 16.397ns (97.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.652     2.946    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X33Y96         FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[36]/Q
                         net (fo=157, routed)        16.397    19.799    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_WDATA[13]
    SLICE_X72Y13         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[66][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.554    12.733    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X72Y13         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[66][13]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X72Y13         FDRE (Setup_fdre_C_D)       -0.105    12.589    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[66][13]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -19.799    
  -------------------------------------------------------------------
                         slack                                 -7.210    

Slack (VIOLATED) :        -7.088ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 1.324ns (8.057%)  route 15.109ns (91.943%))
  Logic Levels:           7  (LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.876     3.170    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X27Y118        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456     3.626 f  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.803     4.429    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X29Y117        LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.436     4.989    rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X30Y118        LUT2 (Prop_lut2_I0_O)        0.124     5.113 r  rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.436     5.549    rasterizer_ee712_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X30Y118        LUT3 (Prop_lut3_I1_O)        0.124     5.673 r  rasterizer_ee712_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.802     6.475    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_AWVALID
    SLICE_X30Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.599 r  rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_BVALID_i_2/O
                         net (fo=12, routed)          1.444     8.043    rasterizer_ee712_i/rasterizer20_1/inst/status[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[14][31]_i_3/O
                         net (fo=24, routed)          6.006    14.173    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[14][31]_i_3_n_0
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.297 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[13][31]_i_2/O
                         net (fo=16, routed)          3.962    18.259    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[13][31]_i_2_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.124    18.383 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[11][31]_i_1/O
                         net (fo=32, routed)          1.221    19.603    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[11][31]_i_1_n_0
    SLICE_X86Y76         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.531    12.710    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X86Y76         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][17]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X86Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.516    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][17]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -19.603    
  -------------------------------------------------------------------
                         slack                                 -7.088    

Slack (VIOLATED) :        -7.088ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 1.324ns (8.057%)  route 15.109ns (91.943%))
  Logic Levels:           7  (LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.876     3.170    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X27Y118        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456     3.626 f  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.803     4.429    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X29Y117        LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.436     4.989    rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X30Y118        LUT2 (Prop_lut2_I0_O)        0.124     5.113 r  rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.436     5.549    rasterizer_ee712_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X30Y118        LUT3 (Prop_lut3_I1_O)        0.124     5.673 r  rasterizer_ee712_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.802     6.475    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_AWVALID
    SLICE_X30Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.599 r  rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_BVALID_i_2/O
                         net (fo=12, routed)          1.444     8.043    rasterizer_ee712_i/rasterizer20_1/inst/status[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[14][31]_i_3/O
                         net (fo=24, routed)          6.006    14.173    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[14][31]_i_3_n_0
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.297 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[13][31]_i_2/O
                         net (fo=16, routed)          3.962    18.259    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[13][31]_i_2_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.124    18.383 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[11][31]_i_1/O
                         net (fo=32, routed)          1.221    19.603    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[11][31]_i_1_n_0
    SLICE_X86Y76         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.531    12.710    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X86Y76         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][18]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X86Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.516    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][18]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -19.603    
  -------------------------------------------------------------------
                         slack                                 -7.088    

Slack (VIOLATED) :        -7.088ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 1.324ns (8.057%)  route 15.109ns (91.943%))
  Logic Levels:           7  (LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.876     3.170    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X27Y118        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456     3.626 f  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.803     4.429    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X29Y117        LUT2 (Prop_lut2_I1_O)        0.124     4.553 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.436     4.989    rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X30Y118        LUT2 (Prop_lut2_I0_O)        0.124     5.113 r  rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.436     5.549    rasterizer_ee712_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X30Y118        LUT3 (Prop_lut3_I1_O)        0.124     5.673 r  rasterizer_ee712_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.802     6.475    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_AWVALID
    SLICE_X30Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.599 r  rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_BVALID_i_2/O
                         net (fo=12, routed)          1.444     8.043    rasterizer_ee712_i/rasterizer20_1/inst/status[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[14][31]_i_3/O
                         net (fo=24, routed)          6.006    14.173    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[14][31]_i_3_n_0
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.297 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[13][31]_i_2/O
                         net (fo=16, routed)          3.962    18.259    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[13][31]_i_2_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I4_O)        0.124    18.383 r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[11][31]_i_1/O
                         net (fo=32, routed)          1.221    19.603    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem[11][31]_i_1_n_0
    SLICE_X86Y76         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.531    12.710    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X86Y76         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][19]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X86Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.516    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[11][19]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -19.603    
  -------------------------------------------------------------------
                         slack                                 -7.088    

Slack (VIOLATED) :        -7.069ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[41][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.489ns  (logic 0.518ns (3.142%)  route 15.971ns (96.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.843     3.137    rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X42Y103        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/Q
                         net (fo=156, routed)        15.971    19.626    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_WDATA[17]
    SLICE_X49Y18         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[41][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.483    12.663    rasterizer_ee712_i/rasterizer20_1/inst/S_AXI_ACLK
    SLICE_X49Y18         FDRE                                         r  rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[41][17]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.067    12.556    rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[41][17]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                 -7.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.227ns (39.672%)  route 0.345ns (60.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.557     0.893    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X35Y92         FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]/Q
                         net (fo=7, routed)           0.345     1.366    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/Q[15]
    SLICE_X32Y105        LUT6 (Prop_lut6_I5_O)        0.099     1.465 r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.465    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/p_0_in[3]
    SLICE_X32Y105        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.911     1.277    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X32Y105        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X32Y105        FDRE (Hold_fdre_C_D)         0.121     1.363    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.628     0.964    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X35Y126        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][14]/Q
                         net (fo=1, routed)           0.054     1.159    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[14]
    SLICE_X34Y126        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.896     1.262    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X34Y126        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.285     0.977    
    SLICE_X34Y126        FDRE (Hold_fdre_C_D)         0.076     1.053    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.655     0.991    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y134        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[14]/Q
                         net (fo=1, routed)           0.056     1.188    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[31][15]
    SLICE_X58Y134        LUT6 (Prop_lut6_I2_O)        0.045     1.233 r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.233    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[14]
    SLICE_X58Y134        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.927     1.293    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y134        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.289     1.004    
    SLICE_X58Y134        FDRE (Hold_fdre_C_D)         0.120     1.124    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_words_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.824%)  route 0.349ns (73.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.557     0.893    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X35Y92         FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]/Q
                         net (fo=7, routed)           0.349     1.370    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arlen[3]
    SLICE_X33Y105        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_words_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.911     1.277    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X33Y105        FDRE                                         r  rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_words_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X33Y105        FDRE (Hold_fdre_C_D)         0.017     1.259    rasterizer_ee712_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_words_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.171%)  route 0.297ns (67.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.630     0.966    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X52Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/Q
                         net (fo=1, routed)           0.297     1.404    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[19]
    SLICE_X48Y132        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.902     1.268    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X48Y132        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X48Y132        FDRE (Hold_fdre_C_D)         0.063     1.292    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.690     1.026    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y143       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y143       FDRE (Prop_fdre_C_Q)         0.141     1.167 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.223    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X103Y143       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.964     1.330    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y143       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.304     1.026    
    SLICE_X103Y143       FDRE (Hold_fdre_C_D)         0.076     1.102    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.645     0.981    rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y122        FDCE                                         r  rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDCE (Prop_fdce_C_Q)         0.141     1.122 r  rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.178    rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X27Y122        FDCE                                         r  rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.916     1.282    rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y122        FDCE                                         r  rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.301     0.981    
    SLICE_X27Y122        FDCE (Hold_fdce_C_D)         0.075     1.056    rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.645     0.981    rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y127        FDCE                                         r  rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDCE (Prop_fdce_C_Q)         0.141     1.122 r  rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.178    rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X27Y127        FDCE                                         r  rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.916     1.282    rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y127        FDCE                                         r  rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.301     0.981    
    SLICE_X27Y127        FDCE (Hold_fdce_C_D)         0.075     1.056    rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.656     0.992    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X59Y137        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.189    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync[0]_0[6]
    SLICE_X59Y137        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.929     1.295    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X59Y137        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[1][6]/C
                         clock pessimism             -0.303     0.992    
    SLICE_X59Y137        FDRE (Hold_fdre_C_D)         0.075     1.067    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.691     1.027    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X99Y149        FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_fdre_C_Q)         0.141     1.168 r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.224    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X99Y149        FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.965     1.331    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X99Y149        FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.304     1.027    
    SLICE_X99Y149        FDRE (Hold_fdre_C_D)         0.075     1.102    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y28     rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y123    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X36Y121    rasterizer_ee712_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y122    rasterizer_ee712_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y121    rasterizer_ee712_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y148    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y148    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y130    rasterizer_ee712_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y130    rasterizer_ee712_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.500      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y148    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y148    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y130    rasterizer_ee712_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y130    rasterizer_ee712_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y122    rasterizer_ee712_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  rasterizer_ee712_i/clk_wiz_0/inst/clk_in1
  To Clock:  rasterizer_ee712_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rasterizer_ee712_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rasterizer_ee712_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0
  To Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 0.931ns (10.968%)  route 7.558ns (89.032%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 15.171 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.934    10.334    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X56Y127        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.700    15.171    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y127        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/C
                         clock pessimism              0.032    15.203    
                         clock uncertainty           -0.128    15.075    
    SLICE_X56Y127        FDRE (Setup_fdre_C_CE)      -0.413    14.662    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.931ns (10.906%)  route 7.606ns (89.094%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 15.185 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.982    10.382    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.714    15.185    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/C
                         clock pessimism              0.032    15.217    
                         clock uncertainty           -0.128    15.089    
    SLICE_X58Y144        FDRE (Setup_fdre_C_CE)      -0.377    14.712    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.931ns (10.906%)  route 7.606ns (89.094%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 15.185 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.982    10.382    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.714    15.185    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17]/C
                         clock pessimism              0.032    15.217    
                         clock uncertainty           -0.128    15.089    
    SLICE_X58Y144        FDRE (Setup_fdre_C_CE)      -0.377    14.712    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.931ns (10.906%)  route 7.606ns (89.094%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 15.185 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.982    10.382    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.714    15.185    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][18]/C
                         clock pessimism              0.032    15.217    
                         clock uncertainty           -0.128    15.089    
    SLICE_X58Y144        FDRE (Setup_fdre_C_CE)      -0.377    14.712    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][18]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.931ns (10.906%)  route 7.606ns (89.094%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 15.185 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.982    10.382    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.714    15.185    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][20]/C
                         clock pessimism              0.032    15.217    
                         clock uncertainty           -0.128    15.089    
    SLICE_X58Y144        FDRE (Setup_fdre_C_CE)      -0.377    14.712    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][20]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.931ns (10.906%)  route 7.606ns (89.094%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 15.185 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.982    10.382    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.714    15.185    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][22]/C
                         clock pessimism              0.032    15.217    
                         clock uncertainty           -0.128    15.089    
    SLICE_X58Y144        FDRE (Setup_fdre_C_CE)      -0.377    14.712    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][22]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.931ns (10.906%)  route 7.606ns (89.094%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 15.185 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.982    10.382    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.714    15.185    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X58Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][25]/C
                         clock pessimism              0.032    15.217    
                         clock uncertainty           -0.128    15.089    
    SLICE_X58Y144        FDRE (Setup_fdre_C_CE)      -0.377    14.712    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][25]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 0.931ns (11.190%)  route 7.389ns (88.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 15.182 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.766    10.165    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X59Y138        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.711    15.182    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X59Y138        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][19]/C
                         clock pessimism              0.032    15.214    
                         clock uncertainty           -0.128    15.086    
    SLICE_X59Y138        FDRE (Setup_fdre_C_CE)      -0.413    14.673    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][19]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 0.931ns (11.394%)  route 7.240ns (88.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 15.186 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.617    10.016    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X61Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.715    15.186    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X61Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][21]/C
                         clock pessimism              0.032    15.218    
                         clock uncertainty           -0.128    15.090    
    SLICE_X61Y140        FDRE (Setup_fdre_C_CE)      -0.413    14.677    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][21]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 0.931ns (11.394%)  route 7.240ns (88.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 15.186 - 13.468 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.842     1.845    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y114        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.478     2.323 f  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         2.824     5.147    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X33Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.448 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2/O
                         net (fo=1, routed)           0.799     6.247    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0
    SLICE_X33Y133        LUT5 (Prop_lut5_I0_O)        0.152     6.399 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          3.617    10.016    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X61Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.715    15.186    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X61Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][9]/C
                         clock pessimism              0.032    15.218    
                         clock uncertainty           -0.128    15.090    
    SLICE_X61Y140        FDRE (Setup_fdre_C_CE)      -0.413    14.677    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][9]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.554%)  route 0.189ns (43.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.640     0.642    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y143        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y143        FDRE (Prop_fdre_C_Q)         0.148     0.790 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]/Q
                         net (fo=2, routed)           0.189     0.979    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[216]
    SLICE_X50Y143        LUT3 (Prop_lut3_I0_O)        0.098     1.077 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][21]_i_1/O
                         net (fo=1, routed)           0.000     1.077    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]_0
    SLICE_X50Y143        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.908     0.910    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y143        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X50Y143        FDRE (Hold_fdre_C_D)         0.121     1.022    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.546%)  route 0.180ns (58.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.639     0.641    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y145        FDSE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDSE (Prop_fdse_C_Q)         0.128     0.769 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22]/Q
                         net (fo=2, routed)           0.180     0.949    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[790]
    SLICE_X51Y144        FDSE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.908     0.910    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y144        FDSE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][22]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X51Y144        FDSE (Hold_fdse_C_D)        -0.007     0.894    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][22]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.780%)  route 0.228ns (52.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.640     0.642    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y143        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y143        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20]/Q
                         net (fo=2, routed)           0.228     1.035    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[215]
    SLICE_X50Y144        LUT3 (Prop_lut3_I0_O)        0.045     1.080 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][20]_i_1/O
                         net (fo=1, routed)           0.000     1.080    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]_0
    SLICE_X50Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.908     0.910    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.121     1.022    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.636     0.638    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y145        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17]/Q
                         net (fo=2, routed)           0.248     1.027    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1009]
    SLICE_X46Y145        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.912     0.914    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y145        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X46Y145        FDRE (Hold_fdre_C_D)         0.064     0.969    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.665%)  route 0.244ns (63.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.638     0.640    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y142        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]/Q
                         net (fo=3, routed)           0.244     1.025    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs[1][10]
    SLICE_X53Y141        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.907     0.909    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y141        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[10]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X53Y141        FDRE (Hold_fdre_C_D)         0.066     0.966    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.807%)  route 0.220ns (63.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.636     0.638    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.128     0.766 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/Q
                         net (fo=1, routed)           0.220     0.986    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[23][17]
    SLICE_X47Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.912     0.914    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[5]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X47Y144        FDRE (Hold_fdre_C_D)         0.021     0.926    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.301%)  route 0.247ns (63.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.634     0.636    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y138        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3]/Q
                         net (fo=2, routed)           0.247     1.025    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1059]
    SLICE_X46Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.907     0.909    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X46Y136        FDRE (Hold_fdre_C_D)         0.059     0.959    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.860%)  route 0.242ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.636     0.638    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y143        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][17]/Q
                         net (fo=2, routed)           0.242     1.021    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1041]
    SLICE_X49Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.911     0.913    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]/C
                         clock pessimism             -0.009     0.904    
    SLICE_X49Y140        FDRE (Hold_fdre_C_D)         0.047     0.951    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.204%)  route 0.271ns (65.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.633     0.635    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y137        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7]/Q
                         net (fo=1, routed)           0.271     1.047    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/D[7]
    SLICE_X45Y138        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.910     0.912    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X45Y138        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[7]/C
                         clock pessimism             -0.009     0.903    
    SLICE_X45Y138        FDRE (Hold_fdre_C_D)         0.071     0.974    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.983%)  route 0.218ns (63.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.635     0.637    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y142        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.128     0.765 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9]/Q
                         net (fo=1, routed)           0.218     0.983    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][9]
    SLICE_X46Y141        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.911     0.913    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y141        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[9]/C
                         clock pessimism             -0.009     0.904    
    SLICE_X46Y141        FDRE (Hold_fdre_C_D)         0.005     0.909    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_rasterizer_ee712_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X5Y28     rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y2    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0   rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X96Y140    rasterizer_ee712_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X103Y145   rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X108Y143   rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X108Y143   rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X108Y143   rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X106Y134   rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0   rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X108Y134   rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X108Y134   rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X50Y139    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X50Y139    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X50Y139    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X50Y139    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X30Y130    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X30Y130    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X108Y134   rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X108Y134   rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X50Y139    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X50Y139    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X50Y139    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X50Y139    rasterizer_ee712_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X30Y130    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X30Y130    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0   rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y128   rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y127   rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y126   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y125   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y130   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y129   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y122   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y121   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1   rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y128   rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y127   rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y126   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y125   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y130   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y129   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y122   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y121   rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X1Y0  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X1Y0  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_rasterizer_ee712_clk_wiz_0_0
  To Clock:  clkfbout_rasterizer_ee712_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_rasterizer_ee712_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.538ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.538ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.825ns  (logic 0.456ns (24.990%)  route 1.369ns (75.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y146                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X44Y146        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           1.369     1.825    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X40Y134        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X40Y134        FDRE (Setup_fdre_C_D)       -0.105    13.363    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 11.538    

Slack (MET) :             11.752ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.613ns  (logic 0.456ns (28.277%)  route 1.157ns (71.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           1.157     1.613    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X47Y134        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X47Y134        FDRE (Setup_fdre_C_D)       -0.103    13.365    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 11.752    

Slack (MET) :             11.878ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.487ns  (logic 0.456ns (30.659%)  route 1.031ns (69.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.031     1.487    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X47Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X47Y136        FDRE (Setup_fdre_C_D)       -0.103    13.365    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 11.878    

Slack (MET) :             11.878ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.487ns  (logic 0.456ns (30.664%)  route 1.031ns (69.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           1.031     1.487    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X49Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.103    13.365    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 11.878    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.465ns  (logic 0.518ns (35.352%)  route 0.947ns (64.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
    SLICE_X34Y128        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/Q
                         net (fo=1, routed)           0.947     1.465    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[29]
    SLICE_X35Y125        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X35Y125        FDRE (Setup_fdre_C_D)       -0.105    13.363    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.975ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.398ns  (logic 0.518ns (37.046%)  route 0.880ns (62.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X54Y147        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.880     1.398    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X47Y142        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X47Y142        FDRE (Setup_fdre_C_D)       -0.095    13.373    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 11.975    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.340ns  (logic 0.518ns (38.656%)  route 0.822ns (61.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y125                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/C
    SLICE_X50Y125        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/Q
                         net (fo=1, routed)           0.822     1.340    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[15]
    SLICE_X40Y126        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X40Y126        FDRE (Setup_fdre_C_D)       -0.093    13.375    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 12.035    

Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.340%)  route 0.872ns (65.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X57Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.872     1.328    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X44Y135        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X44Y135        FDRE (Setup_fdre_C_D)       -0.093    13.375    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                 12.047    

Slack (MET) :             12.072ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.329ns  (logic 0.456ns (34.311%)  route 0.873ns (65.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X57Y140        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.873     1.329    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X52Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X52Y136        FDRE (Setup_fdre_C_D)       -0.067    13.401    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                 12.072    

Slack (MET) :             12.081ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.167ns  (logic 0.419ns (35.918%)  route 0.748ns (64.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y145                                    0.000     0.000 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X105Y145       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.748     1.167    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X100Y145       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X100Y145       FDRE (Setup_fdre_C_D)       -0.220    13.248    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 12.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.407ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.498ns  (logic 0.518ns (34.569%)  route 0.980ns (65.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y140                                    0.000     0.000 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X108Y140       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.980     1.498    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y145       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y145       FDRE (Setup_fdre_C_D)       -0.095     9.905    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.302ns  (logic 0.478ns (36.722%)  route 0.824ns (63.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y140                                    0.000     0.000 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y140       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.824     1.302    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X106Y144       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y144       FDRE (Setup_fdre_C_D)       -0.267     9.733    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.282ns  (logic 0.478ns (37.291%)  route 0.804ns (62.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y140                                    0.000     0.000 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y140       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.804     1.282    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X110Y149       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y149       FDRE (Setup_fdre_C_D)       -0.266     9.734    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.224ns  (logic 0.478ns (39.047%)  route 0.746ns (60.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y140                                    0.000     0.000 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X108Y140       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.746     1.224    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X105Y144       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y144       FDRE (Setup_fdre_C_D)       -0.267     9.733    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.171ns  (logic 0.419ns (35.768%)  route 0.752ns (64.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y146                                    0.000     0.000 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X111Y146       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.752     1.171    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X113Y147       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y147       FDRE (Setup_fdre_C_D)       -0.268     9.732    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             8.628ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (35.991%)  route 0.811ns (64.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y142                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
    SLICE_X60Y142        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/Q
                         net (fo=1, routed)           0.811     1.267    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[25]
    SLICE_X60Y143        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y143        FDRE (Setup_fdre_C_D)       -0.105     9.895    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  8.628    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.916%)  route 0.814ns (64.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y146                                    0.000     0.000 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X111Y146       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.814     1.270    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X111Y147       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X111Y147       FDRE (Setup_fdre_C_D)       -0.095     9.905    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.335%)  route 0.799ns (63.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y142                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
    SLICE_X60Y142        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           0.799     1.255    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[18]
    SLICE_X61Y143        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y143        FDRE (Setup_fdre_C_D)       -0.105     9.895    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.417%)  route 0.796ns (63.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132                                     0.000     0.000 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
    SLICE_X31Y132        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/Q
                         net (fo=1, routed)           0.796     1.252    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[28]
    SLICE_X31Y133        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y133        FDRE (Setup_fdre_C_D)       -0.105     9.895    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                  8.643    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_rasterizer_ee712_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y146                                    0.000     0.000 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X111Y146       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.630     1.049    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X110Y148       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y148       FDRE (Setup_fdre_C_D)       -0.270     9.730    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.681    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 0.419ns (5.188%)  route 7.658ns (94.812%))
  Logic Levels:           0  
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 18.826 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.971     1.974    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDPE (Prop_fdpe_C_Q)         0.419     2.393 r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.658    10.051    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.826    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.826    
                         clock uncertainty           -0.336    18.490    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    17.466    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 0.419ns (5.280%)  route 7.517ns (94.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 18.826 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.971     1.974    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDPE (Prop_fdpe_C_Q)         0.419     2.393 r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.517     9.910    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.826    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.826    
                         clock uncertainty           -0.336    18.490    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    17.466    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  7.556    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.419ns (5.392%)  route 7.352ns (94.608%))
  Logic Levels:           0  
  Clock Path Skew:        3.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 18.827 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.971     1.974    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDPE (Prop_fdpe_C_Q)         0.419     2.393 r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.352     9.745    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    18.827    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.827    
                         clock uncertainty           -0.336    18.491    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    17.467    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.467    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 0.419ns (5.414%)  route 7.319ns (94.586%))
  Logic Levels:           0  
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 18.824 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.971     1.974    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDPE (Prop_fdpe_C_Q)         0.419     2.393 r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.319     9.712    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    18.824    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.824    
                         clock uncertainty           -0.336    18.488    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    17.464    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.419ns (5.492%)  route 7.211ns (94.508%))
  Logic Levels:           0  
  Clock Path Skew:        3.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 18.827 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.971     1.974    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDPE (Prop_fdpe_C_Q)         0.419     2.393 r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.211     9.604    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    18.827    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.827    
                         clock uncertainty           -0.336    18.491    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    17.467    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.467    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 0.419ns (5.515%)  route 7.178ns (94.485%))
  Logic Levels:           0  
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 18.824 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.971     1.974    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDPE (Prop_fdpe_C_Q)         0.419     2.393 r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.178     9.571    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    18.824    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.824    
                         clock uncertainty           -0.336    18.488    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    17.464    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 0.419ns (5.519%)  route 7.172ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 18.826 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.971     1.974    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDPE (Prop_fdpe_C_Q)         0.419     2.393 r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.172     9.565    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.826    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.826    
                         clock uncertainty           -0.336    18.490    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    17.466    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 0.419ns (5.629%)  route 7.025ns (94.371%))
  Logic Levels:           0  
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 18.826 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.971     1.974    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDPE (Prop_fdpe_C_Q)         0.419     2.393 r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.025     9.418    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.826    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.826    
                         clock uncertainty           -0.336    18.490    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    17.466    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             9.303ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.419ns (6.617%)  route 5.914ns (93.383%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 18.827 - 13.468 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        2.055     2.058    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y136       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDRE (Prop_fdre_C_Q)         0.419     2.477 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.914     8.391    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    18.827    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.827    
                         clock uncertainty           -0.336    18.491    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    17.694    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.694    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  9.303    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.419ns (6.941%)  route 5.618ns (93.059%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 18.826 - 13.468 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        2.057     2.060    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y138       FDSE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDSE (Prop_fdse_C_Q)         0.419     2.479 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.618     8.097    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.631    15.102    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.185 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    16.906    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.997 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.826    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.826    
                         clock uncertainty           -0.336    18.490    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800    17.690    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.690    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  9.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.367ns (7.998%)  route 4.222ns (92.002%))
  Logic Levels:           0  
  Clock Path Skew:        4.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.855     1.858    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y135       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y135       FDRE (Prop_fdre_C_Q)         0.367     2.225 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.222     6.447    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.336     6.304    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063     6.241    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.241    
                         arrival time                           6.447    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.141ns (5.810%)  route 2.286ns (94.190%))
  Logic Levels:           0  
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.718     0.720    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y139       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.286     3.147    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.523    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.336     2.859    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.878    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.141ns (5.807%)  route 2.287ns (94.193%))
  Logic Levels:           0  
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.718     0.720    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y139       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.287     3.148    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.523    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.336     2.859    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.878    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.148ns (6.218%)  route 2.232ns (93.782%))
  Logic Levels:           0  
  Clock Path Skew:        1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.716     0.718    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y135       FDSE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y135       FDSE (Prop_fdse_C_Q)         0.148     0.866 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.232     3.098    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.523    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.336     2.859    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.825    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.141ns (5.758%)  route 2.308ns (94.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.716     0.718    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y136       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDRE (Prop_fdre_C_Q)         0.141     0.859 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.308     3.167    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.525    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.336     2.861    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.880    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.148ns (6.142%)  route 2.262ns (93.858%))
  Logic Levels:           0  
  Clock Path Skew:        1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.718     0.720    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y139       FDSE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y139       FDSE (Prop_fdse_C_Q)         0.148     0.868 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.262     3.130    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.525    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.336     2.861    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.827    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.164ns (6.638%)  route 2.307ns (93.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.718     0.720    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y139       FDSE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y139       FDSE (Prop_fdse_C_Q)         0.164     0.884 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.307     3.191    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.525    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.336     2.861    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.880    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.141ns (5.701%)  route 2.332ns (94.299%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.716     0.718    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y136       FDSE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDSE (Prop_fdse_C_Q)         0.141     0.859 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.332     3.191    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.525    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.336     2.861    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.880    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.164ns (6.611%)  route 2.317ns (93.389%))
  Logic Levels:           0  
  Clock Path Skew:        1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.716     0.718    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y135       FDSE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y135       FDSE (Prop_fdse_C_Q)         0.164     0.882 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.317     3.199    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.523    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.336     2.859    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.878    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.148ns (6.014%)  route 2.313ns (93.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.718     0.720    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y139       FDSE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y139       FDSE (Prop_fdse_C_Q)         0.148     0.868 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.313     3.181    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.867     0.869    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.524    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.336     2.860    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     2.825    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0
  To Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.296ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.419ns (30.000%)  route 0.978ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 15.246 - 13.468 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.975     1.978    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDPE (Prop_fdpe_C_Q)         0.419     2.397 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.978     3.375    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X103Y129       FDCE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.775    15.246    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X103Y129       FDCE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.132    15.378    
                         clock uncertainty           -0.128    15.250    
    SLICE_X103Y129       FDCE (Recov_fdce_C_CLR)     -0.580    14.670    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                 11.296    

Slack (MET) :             11.296ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.419ns (30.000%)  route 0.978ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 15.246 - 13.468 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.975     1.978    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDPE (Prop_fdpe_C_Q)         0.419     2.397 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.978     3.375    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X103Y129       FDCE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.775    15.246    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X103Y129       FDCE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.132    15.378    
                         clock uncertainty           -0.128    15.250    
    SLICE_X103Y129       FDCE (Recov_fdce_C_CLR)     -0.580    14.670    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                 11.296    

Slack (MET) :             11.342ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.419ns (30.000%)  route 0.978ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 15.246 - 13.468 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.975     1.978    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDPE (Prop_fdpe_C_Q)         0.419     2.397 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.978     3.375    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X103Y129       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.775    15.246    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X103Y129       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.132    15.378    
                         clock uncertainty           -0.128    15.250    
    SLICE_X103Y129       FDPE (Recov_fdpe_C_PRE)     -0.534    14.716    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                 11.342    

Slack (MET) :             11.771ns  (required time - arrival time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@13.468ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.500%)  route 0.544ns (56.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 15.251 - 13.468 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.975     1.978    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDPE (Prop_fdpe_C_Q)         0.419     2.397 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.544     2.941    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y134       FDCE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612    15.080    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.780    15.251    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X105Y134       FDCE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.169    15.420    
                         clock uncertainty           -0.128    15.292    
    SLICE_X105Y134       FDCE (Recov_fdce_C_CLR)     -0.580    14.712    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                 11.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.725%)  route 0.194ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.688     0.690    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDPE (Prop_fdpe_C_Q)         0.128     0.818 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.194     1.012    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y134       FDCE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.961     0.963    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X105Y134       FDCE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.259     0.704    
    SLICE_X105Y134       FDCE (Remov_fdce_C_CLR)     -0.146     0.558    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.128ns (25.928%)  route 0.366ns (74.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.688     0.690    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDPE (Prop_fdpe_C_Q)         0.128     0.818 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.366     1.184    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X103Y129       FDCE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.955     0.957    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X103Y129       FDCE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.238     0.719    
    SLICE_X103Y129       FDCE (Remov_fdce_C_CLR)     -0.146     0.573    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.128ns (25.928%)  route 0.366ns (74.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.688     0.690    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDPE (Prop_fdpe_C_Q)         0.128     0.818 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.366     1.184    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X103Y129       FDCE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.955     0.957    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X103Y129       FDCE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.238     0.719    
    SLICE_X103Y129       FDCE (Remov_fdce_C_CLR)     -0.146     0.573    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns - clk_out1_rasterizer_ee712_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.128ns (25.928%)  route 0.366ns (74.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.688     0.690    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDPE (Prop_fdpe_C_Q)         0.128     0.818 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.366     1.184    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X103Y129       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.955     0.957    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X103Y129       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.238     0.719    
    SLICE_X103Y129       FDPE (Remov_fdpe_C_PRE)     -0.149     0.570    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.614    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.913ns  (logic 0.124ns (3.169%)  route 3.789ns (96.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           3.789     3.789    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.124     3.913 r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.913    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X97Y145        FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.782     2.961    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X97Y145        FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.045ns (2.554%)  route 1.717ns (97.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.717     1.717    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.762 r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.762    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X97Y145        FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.963     1.329    rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X97Y145        FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           302 Endpoints
Min Delay           302 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.952ns  (logic 2.108ns (19.248%)  route 8.844ns (80.752%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         3.919    11.293    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X97Y145        LUT6 (Prop_lut6_I2_O)        0.307    11.600 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_6/O
                         net (fo=3, routed)           0.991    12.591    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_6_n_0
    SLICE_X91Y147        LUT3 (Prop_lut3_I2_O)        0.150    12.741 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][13]_i_2/O
                         net (fo=1, routed)           1.090    13.831    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][13]_i_2_n_0
    SLICE_X93Y144        LUT5 (Prop_lut5_I0_O)        0.326    14.157 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][13]_i_1/O
                         net (fo=1, routed)           0.000    14.157    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[13]
    SLICE_X93Y144        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.780     2.959    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X93Y144        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.797ns  (logic 1.908ns (17.671%)  route 8.889ns (82.329%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         4.386    11.759    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X95Y146        LUT6 (Prop_lut6_I3_O)        0.307    12.066 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_8/O
                         net (fo=2, routed)           0.669    12.736    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_8_n_0
    SLICE_X94Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.860 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_3/O
                         net (fo=2, routed)           0.991    13.850    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_3_n_0
    SLICE_X96Y145        LUT3 (Prop_lut3_I2_O)        0.152    14.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_1/O
                         net (fo=1, routed)           0.000    14.002    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[7]
    SLICE_X96Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.782     2.961    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X96Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.769ns  (logic 1.880ns (17.457%)  route 8.889ns (82.543%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         4.386    11.759    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X95Y146        LUT6 (Prop_lut6_I3_O)        0.307    12.066 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_8/O
                         net (fo=2, routed)           0.669    12.736    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_8_n_0
    SLICE_X94Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.860 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_3/O
                         net (fo=2, routed)           0.991    13.850    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_3_n_0
    SLICE_X96Y145        LUT3 (Prop_lut3_I0_O)        0.124    13.974 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][9]_i_1/O
                         net (fo=1, routed)           0.000    13.974    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[9]
    SLICE_X96Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.782     2.961    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X96Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.530ns  (logic 1.880ns (17.854%)  route 8.650ns (82.146%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         4.386    11.759    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X95Y146        LUT6 (Prop_lut6_I3_O)        0.307    12.066 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_8/O
                         net (fo=2, routed)           0.741    12.807    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_8_n_0
    SLICE_X94Y146        LUT6 (Prop_lut6_I3_O)        0.124    12.931 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][13]_i_4/O
                         net (fo=2, routed)           0.680    13.611    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][13]_i_4_n_0
    SLICE_X96Y145        LUT3 (Prop_lut3_I0_O)        0.124    13.735 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][5]_i_1/O
                         net (fo=1, routed)           0.000    13.735    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[5]
    SLICE_X96Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.782     2.961    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X96Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.510ns  (logic 1.880ns (17.887%)  route 8.630ns (82.112%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         3.736    11.109    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X96Y149        LUT6 (Prop_lut6_I3_O)        0.307    11.416 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_12/O
                         net (fo=3, routed)           0.950    12.366    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_12_n_0
    SLICE_X94Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.490 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_4/O
                         net (fo=2, routed)           1.101    13.591    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_4_n_0
    SLICE_X94Y145        LUT5 (Prop_lut5_I4_O)        0.124    13.715 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_1/O
                         net (fo=1, routed)           0.000    13.715    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[13]
    SLICE_X94Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.782     2.961    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X94Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][13]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.448ns  (logic 1.880ns (17.994%)  route 8.568ns (82.006%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         3.949    11.322    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X98Y146        LUT6 (Prop_lut6_I2_O)        0.307    11.629 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_4/O
                         net (fo=2, routed)           0.824    12.454    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_4_n_0
    SLICE_X97Y146        LUT3 (Prop_lut3_I2_O)        0.124    12.578 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][4]_i_2/O
                         net (fo=1, routed)           0.951    13.529    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][4]_i_2_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I2_O)        0.124    13.653 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][4]_i_1/O
                         net (fo=1, routed)           0.000    13.653    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[4]
    SLICE_X96Y147        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.783     2.962    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X96Y147        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][4]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.880ns (18.034%)  route 8.545ns (81.966%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         3.717    11.090    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X96Y149        LUT6 (Prop_lut6_I5_O)        0.307    11.397 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_10/O
                         net (fo=3, routed)           0.981    12.378    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_10_n_0
    SLICE_X92Y149        LUT3 (Prop_lut3_I0_O)        0.124    12.502 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][6]_i_2/O
                         net (fo=1, routed)           1.004    13.506    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][6]_i_2_n_0
    SLICE_X93Y144        LUT5 (Prop_lut5_I2_O)        0.124    13.630 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][6]_i_1/O
                         net (fo=1, routed)           0.000    13.630    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[6]
    SLICE_X93Y144        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.780     2.959    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X93Y144        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][6]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.389ns  (logic 1.906ns (18.346%)  route 8.483ns (81.654%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         3.717    11.090    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X96Y149        LUT6 (Prop_lut6_I5_O)        0.307    11.397 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_10/O
                         net (fo=3, routed)           0.961    12.358    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_10_n_0
    SLICE_X94Y149        LUT6 (Prop_lut6_I3_O)        0.124    12.482 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_2/O
                         net (fo=2, routed)           0.962    13.444    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_2_n_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I0_O)        0.150    13.594 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_1/O
                         net (fo=1, routed)           0.000    13.594    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[4]
    SLICE_X94Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.782     2.961    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X94Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.363ns  (logic 1.880ns (18.141%)  route 8.483ns (81.859%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         3.717    11.090    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X96Y149        LUT6 (Prop_lut6_I5_O)        0.307    11.397 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_10/O
                         net (fo=3, routed)           0.961    12.358    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][13]_i_10_n_0
    SLICE_X94Y149        LUT6 (Prop_lut6_I3_O)        0.124    12.482 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_2/O
                         net (fo=2, routed)           0.962    13.444    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][4]_i_2_n_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I2_O)        0.124    13.568 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][2]_i_1/O
                         net (fo=1, routed)           0.000    13.568    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[2]
    SLICE_X94Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.782     2.961    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X94Y145        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.355ns  (logic 1.906ns (18.406%)  route 8.449ns (81.594%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.911     3.205    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.419     3.624 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/Q
                         net (fo=26, routed)          2.210     5.834    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[12]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.296     6.130 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21/O
                         net (fo=2, routed)           0.634     6.763    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_21_n_0
    SLICE_X86Y143        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15/O[3]
                         net (fo=105, routed)         4.152    11.525    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_15_n_4
    SLICE_X94Y147        LUT6 (Prop_lut6_I1_O)        0.307    11.832 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_6/O
                         net (fo=3, routed)           0.706    12.538    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_6_n_0
    SLICE_X92Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_3/O
                         net (fo=2, routed)           0.748    13.410    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_3_n_0
    SLICE_X91Y146        LUT3 (Prop_lut3_I2_O)        0.150    13.560 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][2]_i_1/O
                         net (fo=1, routed)           0.000    13.560    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[2]
    SLICE_X91Y146        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.779     2.958    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y146        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.818%)  route 0.154ns (52.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.664     1.000    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X88Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.141     1.141 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][5]/Q
                         net (fo=5, routed)           0.154     1.295    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][11]_0[5]
    SLICE_X89Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.938     1.304    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X89Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][10]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.688     1.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X95Y141        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y141        FDRE (Prop_fdre_C_Q)         0.141     1.165 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/Q
                         net (fo=6, routed)           0.132     1.297    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][0]_0[4]
    SLICE_X95Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.962     1.328    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X95Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][9]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.687     1.023    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X93Y140        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y140        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][5]/Q
                         net (fo=5, routed)           0.141     1.305    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][0]_0[5]
    SLICE_X91Y140        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.961     1.327    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y140        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][10]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.684     1.020    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X93Y135        FDSE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDSE (Prop_fdse_C_Q)         0.141     1.161 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][0]/Q
                         net (fo=7, routed)           0.160     1.321    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][0]_0[0]
    SLICE_X92Y136        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.957     1.323    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X92Y136        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][7]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.593%)  route 0.162ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.684     1.020    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X93Y135        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDRE (Prop_fdre_C_Q)         0.141     1.161 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/Q
                         net (fo=10, routed)          0.162     1.323    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][0]_0[2]
    SLICE_X91Y136        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.957     1.323    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y136        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.000%)  route 0.184ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.688     1.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X95Y141        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y141        FDRE (Prop_fdre_C_Q)         0.128     1.152 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][5]/Q
                         net (fo=5, routed)           0.184     1.336    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][0]_0[5]
    SLICE_X97Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.962     1.328    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X97Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][10]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.714%)  route 0.194ns (60.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.689     1.025    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X95Y143        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y143        FDRE (Prop_fdre_C_Q)         0.128     1.153 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/Q
                         net (fo=4, routed)           0.194     1.347    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][0]_0[6]
    SLICE_X95Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.962     1.328    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X95Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][11]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.252ns (74.007%)  route 0.089ns (25.993%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.684     1.020    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X93Y135        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDRE (Prop_fdre_C_Q)         0.141     1.161 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/Q
                         net (fo=10, routed)          0.089     1.250    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][0]_0[2]
    SLICE_X92Y135        LUT2 (Prop_lut2_I1_O)        0.045     1.295 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][3]_i_4/O
                         net (fo=1, routed)           0.000     1.295    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][3]_i_4_n_0
    SLICE_X92Y135        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.361 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.361    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][3]_i_1_n_6
    SLICE_X92Y135        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.957     1.323    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X92Y135        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][1]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.818%)  route 0.204ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.689     1.025    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X95Y143        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y143        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][3]/Q
                         net (fo=10, routed)          0.204     1.370    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][0]_0[3]
    SLICE_X92Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.961     1.327    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X92Y142        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][8]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.433%)  route 0.162ns (46.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.689     1.025    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X95Y143        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y143        FDRE (Prop_fdre_C_Q)         0.141     1.166 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/Q
                         net (fo=10, routed)          0.162     1.328    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][0]_0[2]
    SLICE_X98Y143        LUT6 (Prop_lut6_I3_O)        0.045     1.373 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][0]_i_1/O
                         net (fo=1, routed)           0.000     1.373    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_10_in[0]
    SLICE_X98Y143        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.964     1.330    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X98Y143        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.907ns  (logic 0.419ns (14.412%)  route 2.488ns (85.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.980     1.983    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X103Y145       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDRE (Prop_fdre_C_Q)         0.419     2.402 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=50, routed)          2.488     4.890    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X100Y143       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.782     2.961    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X100Y143       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.486%)  route 0.523ns (55.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.980     1.983    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y143        FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.419     2.402 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=3, routed)           0.523     2.925    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/src_in
    SLICE_X98Y141        FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.781     2.960    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y141        FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.627     0.629    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y125        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.141     0.770 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/Q
                         net (fo=1, routed)           0.102     0.872    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[30]
    SLICE_X42Y125        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.894     1.260    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X42Y125        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.635     0.637    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y131        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y131        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           0.110     0.888    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X34Y130        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.901     1.267    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X34Y130        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.635     0.637    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y141        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.114     0.892    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X52Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.905     1.271    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X52Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.632     0.634    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y128        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDRE (Prop_fdre_C_Q)         0.164     0.798 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/Q
                         net (fo=1, routed)           0.116     0.914    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[14]
    SLICE_X35Y126        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.896     1.262    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X35Y126        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.758%)  route 0.102ns (38.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.656     0.658    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y136        FDRE (Prop_fdre_C_Q)         0.164     0.822 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)           0.102     0.924    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X28Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.925     1.291    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X28Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.889%)  route 0.193ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.628     0.630    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y126        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_fdre_C_Q)         0.128     0.758 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/Q
                         net (fo=2, routed)           0.193     0.951    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[33]
    SLICE_X38Y124        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.894     1.260    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X38Y124        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.863%)  route 0.173ns (55.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.638     0.640    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.173     0.954    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X34Y134        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.905     1.271    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X34Y134        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.710%)  route 0.155ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.660     0.662    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X57Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.155     0.958    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X59Y137        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.929     1.295    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X59Y137        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.609%)  route 0.198ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.642     0.644    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           0.198     0.983    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X34Y137        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.907     1.273    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X34Y137        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.642     0.644    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           0.200     0.986    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X32Y138        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.909     1.275    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X32Y138        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 0.124ns (2.248%)  route 5.392ns (97.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           4.710     4.710    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X107Y136       LUT1 (Prop_lut1_I0_O)        0.124     4.834 r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.682     5.516    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X107Y136       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.855     1.858    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X107Y136       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 0.124ns (2.374%)  route 5.099ns (97.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.432     4.432    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X103Y132       LUT1 (Prop_lut1_I0_O)        0.124     4.556 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.667     5.223    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X103Y132       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.778     1.781    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 0.124ns (2.374%)  route 5.099ns (97.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.432     4.432    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X103Y132       LUT1 (Prop_lut1_I0_O)        0.124     4.556 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.667     5.223    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X103Y132       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.778     1.781    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.442ns  (logic 0.000ns (0.000%)  route 4.442ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.442     4.442    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X105Y135       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.781     1.784    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X105Y135       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.000ns (0.000%)  route 1.903ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.903     1.903    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X105Y135       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.962     0.964    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X105Y135       FDRE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.045ns (2.086%)  route 2.112ns (97.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.905     1.905    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X103Y132       LUT1 (Prop_lut1_I0_O)        0.045     1.950 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.207     2.157    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X103Y132       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.958     0.960    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.045ns (2.086%)  route 2.112ns (97.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.905     1.905    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X103Y132       LUT1 (Prop_lut1_I0_O)        0.045     1.950 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.207     2.157    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X103Y132       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.958     0.960    rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X103Y132       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.045ns (1.898%)  route 2.326ns (98.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.110     2.110    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X107Y136       LUT1 (Prop_lut1_I0_O)        0.045     2.155 r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.216     2.371    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X107Y136       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.988     0.990    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X107Y136       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.052%)  route 0.658ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.975     3.269    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X98Y140        FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y140        FDRE (Prop_fdre_C_Q)         0.518     3.787 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.658     4.445    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X103Y146       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.786     1.789    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X103Y146       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/sof_state_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.456ns (59.200%)  route 0.314ns (40.800%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.975     3.269    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/aclk
    SLICE_X97Y141        FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/sof_state_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.456     3.725 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/sof_state_out_reg/Q
                         net (fo=2, routed)           0.314     4.039    rasterizer_ee712_i/v_tc_0/U0/xpm_cdc_single_inst/src_in
    SLICE_X96Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.783     1.786    rasterizer_ee712_i/v_tc_0/U0/xpm_cdc_single_inst/dest_clk
    SLICE_X96Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.628     0.964    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X46Y128        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.164     1.128 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/Q
                         net (fo=1, routed)           0.049     1.177    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[44]
    SLICE_X47Y128        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.900     0.902    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y128        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.654     0.990    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X27Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.054     1.185    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[24]
    SLICE_X26Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.930     0.932    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X26Y140        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.625     0.961    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X45Y124        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/Q
                         net (fo=1, routed)           0.102     1.204    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[31]
    SLICE_X46Y124        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.896     0.898    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y124        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.629     0.965    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X39Y129        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y129        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/Q
                         net (fo=1, routed)           0.099     1.205    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[13]
    SLICE_X37Y129        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.901     0.903    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X37Y129        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.317%)  route 0.103ns (44.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.652     0.988    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X31Y132        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/Q
                         net (fo=1, routed)           0.103     1.219    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[14]
    SLICE_X29Y131        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.923     0.925    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X29Y131        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.923%)  route 0.119ns (48.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.660     0.996    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X60Y142        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y142        FDRE (Prop_fdre_C_Q)         0.128     1.124 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/Q
                         net (fo=1, routed)           0.119     1.243    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[7]
    SLICE_X58Y142        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.934     0.936    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X58Y142        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.633%)  route 0.112ns (44.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.654     0.990    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X28Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           0.112     1.243    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[0]
    SLICE_X27Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.926     0.928    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X27Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.149%)  route 0.158ns (52.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.637     0.973    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X49Y143        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y143        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/Q
                         net (fo=1, routed)           0.158     1.272    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[20]
    SLICE_X49Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.912     0.914    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X49Y144        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.631     0.967    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X36Y131        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/Q
                         net (fo=1, routed)           0.144     1.275    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[15]
    SLICE_X37Y130        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.902     0.904    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X37Y130        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.216%)  route 0.168ns (56.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.654     0.990    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X28Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_fdre_C_Q)         0.128     1.118 r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/Q
                         net (fo=1, routed)           0.168     1.286    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[10]
    SLICE_X27Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.926     0.928    rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X27Y136        FDRE                                         r  rasterizer_ee712_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0
  To Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.918%)  route 0.850ns (65.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.980     1.983    rasterizer_ee712_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X103Y145       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDRE (Prop_fdre_C_Q)         0.456     2.439 f  rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18, routed)          0.850     3.289    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X105Y136       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.781     1.784    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.918%)  route 0.850ns (65.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.980     1.983    rasterizer_ee712_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X103Y145       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDRE (Prop_fdre_C_Q)         0.456     2.439 f  rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18, routed)          0.850     3.289    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X105Y136       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.781     1.784    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.565%)  route 0.336ns (70.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.692     0.694    rasterizer_ee712_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X103Y145       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDRE (Prop_fdre_C_Q)         0.141     0.835 f  rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18, routed)          0.336     1.171    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X105Y136       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.962     0.964    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.565%)  route 0.336ns (70.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.692     0.694    rasterizer_ee712_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X103Y145       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDRE (Prop_fdre_C_Q)         0.141     0.835 f  rasterizer_ee712_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18, routed)          0.336     1.171    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X105Y136       FDPE                                         f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.962     0.964    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X105Y136       FDPE                                         r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    6.734     6.734 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 f  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     8.540    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     4.747 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.636    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.737 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     8.565    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     8.653 f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     8.667    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.657    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     8.390 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.390    TMDS_Clk_n_0
    L17                                                               r  TMDS_Clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     8.389 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.389    TMDS_Clk_p_0
    L16                                                               r  TMDS_Clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.971    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.443 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.444    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     8.338 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.338    TMDS_Data_n_0[1]
    J19                                                               r  TMDS_Data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.971    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.443 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.444    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     8.337 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.337    TMDS_Data_p_0[1]
    K19                                                               r  TMDS_Data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     8.302 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.302    TMDS_Data_n_0[2]
    H18                                                               r  TMDS_Data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     8.301 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.301    TMDS_Data_p_0[2]
    J18                                                               r  TMDS_Data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.439 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.440    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     8.299 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.299    TMDS_Data_n_0[0]
    K18                                                               r  TMDS_Data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.828     1.831    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.439 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.440    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     8.298 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.298    TMDS_Data_p_0[0]
    K17                                                               r  TMDS_Data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.910 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.910    TMDS_Data_p_0[0]
    K17                                                               r  TMDS_Data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.911 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.911    TMDS_Data_p_0[2]
    J18                                                               r  TMDS_Data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.911 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.911    TMDS_Data_n_0[0]
    K18                                                               r  TMDS_Data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.912 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.912    TMDS_Data_n_0[2]
    H18                                                               r  TMDS_Data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.927    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.104 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.105    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.946 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.946    TMDS_Data_p_0[1]
    K19                                                               r  TMDS_Data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.927    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.104 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.105    rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.947 r  rasterizer_ee712_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.947    TMDS_Data_n_0[1]
    J19                                                               r  TMDS_Data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.998 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.998    TMDS_Clk_p_0
    L16                                                               r  TMDS_Clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            TMDS_Clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.600     0.602    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.999 r  rasterizer_ee712_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.999    TMDS_Clk_n_0
    L17                                                               r  TMDS_Clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            locked_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 3.986ns (56.620%)  route 3.054ns (43.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806     1.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        2.051     2.054    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X110Y132       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDRE (Prop_fdre_C_Q)         0.456     2.510 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_lopt_replica/Q
                         net (fo=1, routed)           3.054     5.564    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.094 r  locked_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.094    locked_0
    R14                                                               r  locked_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            locked_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.372ns (59.887%)  route 0.919ns (40.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.714     0.716    rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X110Y132       FDRE                                         r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDRE (Prop_fdre_C_Q)         0.141     0.857 r  rasterizer_ee712_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_lopt_replica/Q
                         net (fo=1, routed)           0.919     1.776    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.007 r  locked_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.007    locked_0
    R14                                                               r  locked_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_rasterizer_ee712_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_rasterizer_ee712_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_rasterizer_ee712_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.806    21.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.013 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.902    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.003 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.806    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_rasterizer_ee712_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_rasterizer_ee712_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.597     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_rasterizer_ee712_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 0.152ns (2.382%)  route 6.228ns (97.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.846     5.846    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_reg
    SLICE_X59Y133        LUT5 (Prop_lut5_I3_O)        0.152     5.998 r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.382     6.380    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X59Y133        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.704     2.883    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y133        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 0.124ns (2.039%)  route 5.958ns (97.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.958     5.958    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.124     6.082 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     6.082    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X55Y132        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.702     2.881    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y132        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 0.124ns (2.590%)  route 4.663ns (97.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           4.663     4.663    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg_0
    SLICE_X92Y132        LUT5 (Prop_lut5_I2_O)        0.124     4.787 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.000     4.787    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X92Y132        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.772     2.951    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X92Y132        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.509ns  (logic 0.248ns (5.500%)  route 4.261ns (94.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.845     3.845    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg_0
    SLICE_X106Y133       LUT6 (Prop_lut6_I3_O)        0.124     3.969 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.416     4.385    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X106Y132       LUT6 (Prop_lut6_I5_O)        0.124     4.509 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.509    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X106Y132       FDSE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.849     3.028    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y132       FDSE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.090ns (5.172%)  route 1.650ns (94.828%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.500     1.500    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg_0
    SLICE_X106Y133       LUT6 (Prop_lut6_I3_O)        0.045     1.545 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.150     1.695    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X106Y132       LUT6 (Prop_lut6_I5_O)        0.045     1.740 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X106Y132       FDSE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.983     1.349    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y132       FDSE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.045ns (2.309%)  route 1.904ns (97.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.904     1.904    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg_0
    SLICE_X92Y132        LUT5 (Prop_lut5_I2_O)        0.045     1.949 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.000     1.949    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X92Y132        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.954     1.320    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X92Y132        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.499ns  (logic 0.045ns (1.801%)  route 2.454ns (98.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.454     2.454    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.045     2.499 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.499    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X55Y132        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.923     1.289    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y132        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.570ns  (logic 0.044ns (1.712%)  route 2.526ns (98.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.407     2.407    rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_reg
    SLICE_X59Y133        LUT5 (Prop_lut5_I3_O)        0.044     2.451 r  rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.119     2.570    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X59Y133        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.926     1.292    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y133        FDRE                                         r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_rasterizer_ee712_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.124ns (3.026%)  route 3.973ns (96.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.973     3.973    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X107Y134       LUT4 (Prop_lut4_I0_O)        0.124     4.097 r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.097    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X107Y134       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        1.612     1.612    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        1.854     1.857    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y134       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_rasterizer_ee712_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.045ns (2.807%)  route 1.558ns (97.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.558     1.558    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X107Y134       LUT4 (Prop_lut4_I0_O)        0.045     1.603 r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.603    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X107Y134       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rasterizer_ee712_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rasterizer_ee712_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6577, routed)        0.864     0.864    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2842, routed)        0.987     0.989    rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y134       FDRE                                         r  rasterizer_ee712_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C





