[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2692746 heartbeat IPC: 3.714 cumulative IPC: 3.714 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2692746 cumulative IPC: 3.714 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2692746 cumulative IPC: 3.714 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 10389786 heartbeat IPC: 1.299 cumulative IPC: 1.299 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21161357 heartbeat IPC: 0.9284 cumulative IPC: 1.083 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29857382 heartbeat IPC: 1.15 cumulative IPC: 1.104 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 39346095 heartbeat IPC: 1.054 cumulative IPC: 1.091 (Simulation time: 00 hr 02 min 31 sec)
Simulation finished CPU 0 instructions: 50000003 cycles: 46927100 cumulative IPC: 1.065 (Simulation time: 00 hr 03 min 09 sec)
Simulation complete CPU 0 instructions: 50000003 cycles: 46927100 cumulative IPC: 1.065 (Simulation time: 00 hr 03 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.065 instructions: 50000003 cycles: 46927100
CPU 0 Branch Prediction Accuracy: 90.31% MPKI: 9.36 Average ROB Occupancy at Mispredict: 34.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.353
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

cpu0->cpu0_STLB TOTAL        ACCESS:      15739 HIT:      14882 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      15739 HIT:      14882 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 234.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1298533 HIT:     411817 MISS:     886716 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     630674 HIT:     182978 MISS:     447696 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     279575 HIT:      40125 MISS:     239450 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     388147 HIT:     188712 MISS:     199435 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        137 HIT:          2 MISS:        135 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 74.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3484773 HIT:    3482195 MISS:       2578 MSHR_MERGE:       1370
cpu0->cpu0_L1I LOAD         ACCESS:    3484773 HIT:    3482195 MISS:       2578 MSHR_MERGE:       1370
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 257.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    9956047 HIT:    7348088 MISS:    2607959 MSHR_MERGE:    1698780
cpu0->cpu0_L1D LOAD         ACCESS:    6645801 HIT:    5251699 MISS:    1394102 MSHR_MERGE:     764635
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3309383 HIT:    2095664 MISS:    1213719 MSHR_MERGE:     934144
cpu0->cpu0_L1D TRANSLATION  ACCESS:        863 HIT:        725 MISS:        138 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3143029 HIT:    3143007 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB LOAD         ACCESS:    3143029 HIT:    3143007 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 492 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    9650045 HIT:    9624027 MISS:      26018 MSHR_MERGE:      10285
cpu0->cpu0_DTLB LOAD         ACCESS:    9650045 HIT:    9624027 MISS:      26018 MSHR_MERGE:      10285
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.63 cycles
cpu0->LLC TOTAL        ACCESS:     996667 HIT:     763192 MISS:     233475 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     447696 HIT:     351354 MISS:      96342 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     239448 HIT:     130530 MISS:     108918 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     309388 HIT:     281269 MISS:      28119 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        135 HIT:         39 MISS:         96 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 235.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10976
  ROW_BUFFER_MISS:     194162
  AVG DBUS CONGESTED CYCLE: 10.08
Channel 0 WQ ROW_BUFFER_HIT:      36233
  ROW_BUFFER_MISS:     136003
  FULL:        704
Channel 0 REFRESHES ISSUED:       3910
