{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714312101596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714312101597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 15:48:21 2024 " "Processing started: Sun Apr 28 15:48:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714312101597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312101597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off embedsystems -c embedsystems " "Command: quartus_map --read_settings_files=on --write_settings_files=off embedsystems -c embedsystems" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312101597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714312102492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714312102492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-description " "Found design unit 1: reg-description" {  } { { "hdl/reg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120698 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "hdl/reg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/regtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/regtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regtest-tb " "Found design unit 1: regtest-tb" {  } { { "testbenches/regtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/regtest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120705 ""} { "Info" "ISGN_ENTITY_NAME" "1 regtest " "Found entity 1: regtest" {  } { { "testbenches/regtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/regtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/multipleregtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/multipleregtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipleregtest-tb " "Found design unit 1: multipleregtest-tb" {  } { { "testbenches/multipleregtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/multipleregtest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120711 ""} { "Info" "ISGN_ENTITY_NAME" "1 multipleregtest " "Found entity 1: multipleregtest" {  } { { "testbenches/multipleregtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/multipleregtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "hdl/pc.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120718 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "hdl/pc.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/pctest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/pctest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pctest-tb " "Found design unit 1: pctest-tb" {  } { { "testbenches/pctest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/pctest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120726 ""} { "Info" "ISGN_ENTITY_NAME" "1 pctest " "Found entity 1: pctest" {  } { { "testbenches/pctest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/pctest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ramiptest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/ramiptest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramiptest-tb " "Found design unit 1: ramiptest-tb" {  } { { "testbenches/ramiptest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/ramiptest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120735 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramiptest " "Found entity 1: ramiptest" {  } { { "testbenches/ramiptest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/ramiptest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ramip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/ramip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramip-SYN " "Found design unit 1: ramip-SYN" {  } { { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120743 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramip " "Found entity 1: ramip" {  } { { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-description " "Found design unit 1: progmem-description" {  } { { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120753 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/progmemtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/progmemtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmemtest-tb " "Found design unit 1: progmemtest-tb" {  } { { "testbenches/progmemtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/progmemtest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120761 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmemtest " "Found entity 1: progmemtest" {  } { { "testbenches/progmemtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/progmemtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/microcountertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/microcountertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcountertest-tb " "Found design unit 1: microcountertest-tb" {  } { { "testbenches/microcountertest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/microcountertest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120770 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcountertest " "Found entity 1: microcountertest" {  } { { "testbenches/microcountertest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/microcountertest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/microcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcounter-description " "Found design unit 1: microcounter-description" {  } { { "hdl/microcounter.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120776 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcounter " "Found entity 1: microcounter" {  } { { "hdl/microcounter.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/modulestest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/modulestest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulestest-tb " "Found design unit 1: modulestest-tb" {  } { { "testbenches/modulestest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/modulestest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120781 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulestest " "Found entity 1: modulestest" {  } { { "testbenches/modulestest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/modulestest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "hdl/alu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120787 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/alu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/alutest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/alutest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alutest-tb " "Found design unit 1: alutest-tb" {  } { { "testbenches/alutest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/alutest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120792 ""} { "Info" "ISGN_ENTITY_NAME" "1 alutest " "Found entity 1: alutest" {  } { { "testbenches/alutest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/alutest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/flagsreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/flagsreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flagsreg-description " "Found design unit 1: flagsreg-description" {  } { { "hdl/flagsreg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/flagsreg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120797 ""} { "Info" "ISGN_ENTITY_NAME" "1 flagsreg " "Found entity 1: flagsreg" {  } { { "hdl/flagsreg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/flagsreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/flagsregtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/flagsregtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flagsregtest-tb " "Found design unit 1: flagsregtest-tb" {  } { { "testbenches/flagsregtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/flagsregtest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120806 ""} { "Info" "ISGN_ENTITY_NAME" "1 flagsregtest " "Found entity 1: flagsregtest" {  } { { "testbenches/flagsregtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/flagsregtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/eatercpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/eatercpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eatercpu-description " "Found design unit 1: eatercpu-description" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120813 ""} { "Info" "ISGN_ENTITY_NAME" "1 eatercpu " "Found entity 1: eatercpu" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ramip2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/ramip2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramip2-SYN " "Found design unit 1: ramip2-SYN" {  } { { "hdl/ramip2.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120820 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramip2 " "Found entity 1: ramip2" {  } { { "hdl/ramip2.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312120820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312120820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eatercpu " "Elaborating entity \"eatercpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714312121837 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fld eatercpu.vhd(94) " "VHDL Signal Declaration warning at eatercpu.vhd(94): used explicit default value for signal \"fld\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121840 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "orld eatercpu.vhd(95) " "VHDL Signal Declaration warning at eatercpu.vhd(95): used explicit default value for signal \"orld\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121840 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oea eatercpu.vhd(96) " "VHDL Signal Declaration warning at eatercpu.vhd(96): used explicit default value for signal \"oea\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121840 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "loada eatercpu.vhd(97) " "VHDL Signal Declaration warning at eatercpu.vhd(97): used explicit default value for signal \"loada\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121841 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oeb eatercpu.vhd(98) " "VHDL Signal Declaration warning at eatercpu.vhd(98): used explicit default value for signal \"oeb\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121841 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "loadb eatercpu.vhd(99) " "VHDL Signal Declaration warning at eatercpu.vhd(99): used explicit default value for signal \"loadb\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121841 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aluout eatercpu.vhd(100) " "VHDL Signal Declaration warning at eatercpu.vhd(100): used explicit default value for signal \"aluout\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121841 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alusub eatercpu.vhd(101) " "VHDL Signal Declaration warning at eatercpu.vhd(101): used explicit default value for signal \"alusub\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121841 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pcld eatercpu.vhd(102) " "VHDL Signal Declaration warning at eatercpu.vhd(102): used explicit default value for signal \"pcld\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121841 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pco eatercpu.vhd(103) " "VHDL Signal Declaration warning at eatercpu.vhd(103): used explicit default value for signal \"pco\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121841 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pcc eatercpu.vhd(104) " "VHDL Signal Declaration warning at eatercpu.vhd(104): used explicit default value for signal \"pcc\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121841 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mald eatercpu.vhd(105) " "VHDL Signal Declaration warning at eatercpu.vhd(105): used explicit default value for signal \"mald\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121842 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ramo eatercpu.vhd(106) " "VHDL Signal Declaration warning at eatercpu.vhd(106): used explicit default value for signal \"ramo\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121842 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ramw eatercpu.vhd(107) " "VHDL Signal Declaration warning at eatercpu.vhd(107): used explicit default value for signal \"ramw\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121842 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "iro eatercpu.vhd(108) " "VHDL Signal Declaration warning at eatercpu.vhd(108): used explicit default value for signal \"iro\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 108 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121842 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "irld eatercpu.vhd(109) " "VHDL Signal Declaration warning at eatercpu.vhd(109): used explicit default value for signal \"irld\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 109 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121842 "|eatercpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mcc eatercpu.vhd(110) " "VHDL Signal Declaration warning at eatercpu.vhd(110): used explicit default value for signal \"mcc\" because signal was never assigned a value" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 110 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714312121842 "|eatercpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zflag_out eatercpu.vhd(119) " "Verilog HDL or VHDL warning at eatercpu.vhd(119): object \"zflag_out\" assigned a value but never read" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714312121842 "|eatercpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cflag_out eatercpu.vhd(120) " "Verilog HDL or VHDL warning at eatercpu.vhd(120): object \"cflag_out\" assigned a value but never read" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714312121842 "|eatercpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcout eatercpu.vhd(121) " "Verilog HDL or VHDL warning at eatercpu.vhd(121): object \"mcout\" assigned a value but never read" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714312121843 "|eatercpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_logic_in eatercpu.vhd(123) " "Verilog HDL or VHDL warning at eatercpu.vhd(123): object \"ir_logic_in\" assigned a value but never read" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714312121843 "|eatercpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"pc:program_counter\"" {  } { { "hdl/eatercpu.vhd" "program_counter" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312121878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem progmem:memory " "Elaborating entity \"progmem\" for hierarchy \"progmem:memory\"" {  } { { "hdl/eatercpu.vhd" "memory" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312121882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramip progmem:memory\|ramip:memory " "Elaborating entity \"ramip\" for hierarchy \"progmem:memory\|ramip:memory\"" {  } { { "hdl/progmem.vhd" "memory" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312121893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram progmem:memory\|ramip:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\"" {  } { { "hdl/ramip.vhd" "altsyncram_component" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312122010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\"" {  } { { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312122052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../meminit.hex " "Parameter \"init_file\" = \"../meminit.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714312122052 ""}  } { { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714312122052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59s3 " "Found entity 1: altsyncram_59s3" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714312122176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312122176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59s3 progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated " "Elaborating entity \"altsyncram_59s3\" for hierarchy \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312122176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:instruction_register " "Elaborating entity \"reg\" for hierarchy \"reg:instruction_register\"" {  } { { "hdl/eatercpu.vhd" "instruction_register" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312122185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:logic_unit " "Elaborating entity \"alu\" for hierarchy \"alu:logic_unit\"" {  } { { "hdl/eatercpu.vhd" "logic_unit" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312122189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagsreg flagsreg:flags_register " "Elaborating entity \"flagsreg\" for hierarchy \"flagsreg:flags_register\"" {  } { { "hdl/eatercpu.vhd" "flags_register" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312122191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcounter microcounter:mc " "Elaborating entity \"microcounter\" for hierarchy \"microcounter:mc\"" {  } { { "hdl/eatercpu.vhd" "mc" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312122194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear microcounter.vhd(17) " "Verilog HDL or VHDL warning at microcounter.vhd(17): object \"clear\" assigned a value but never read" {  } { { "hdl/microcounter.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714312122195 "|eatercpu|microcounter:mc"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[0\] " "Synthesized away node \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } } { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } } { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312122329 "|eatercpu|progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[1\] " "Synthesized away node \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } } { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } } { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312122329 "|eatercpu|progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[2\] " "Synthesized away node \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } } { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } } { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312122329 "|eatercpu|progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[3\] " "Synthesized away node \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } } { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } } { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312122329 "|eatercpu|progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[4\] " "Synthesized away node \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } } { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } } { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312122329 "|eatercpu|progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[5\] " "Synthesized away node \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } } { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } } { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312122329 "|eatercpu|progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[6\] " "Synthesized away node \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } } { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } } { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312122329 "|eatercpu|progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[7\] " "Synthesized away node \"progmem:memory\|ramip:memory\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 62 0 0 } } { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 36 0 0 } } { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312122329 "|eatercpu|progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1714312122329 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1714312122329 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cpu_out\[0\] GND " "Pin \"cpu_out\[0\]\" is stuck at GND" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714312122968 "|eatercpu|cpu_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu_out\[1\] GND " "Pin \"cpu_out\[1\]\" is stuck at GND" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714312122968 "|eatercpu|cpu_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu_out\[2\] GND " "Pin \"cpu_out\[2\]\" is stuck at GND" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714312122968 "|eatercpu|cpu_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu_out\[3\] GND " "Pin \"cpu_out\[3\]\" is stuck at GND" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714312122968 "|eatercpu|cpu_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu_out\[4\] GND " "Pin \"cpu_out\[4\]\" is stuck at GND" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714312122968 "|eatercpu|cpu_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu_out\[5\] GND " "Pin \"cpu_out\[5\]\" is stuck at GND" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714312122968 "|eatercpu|cpu_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu_out\[6\] GND " "Pin \"cpu_out\[6\]\" is stuck at GND" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714312122968 "|eatercpu|cpu_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu_out\[7\] GND " "Pin \"cpu_out\[7\]\" is stuck at GND" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714312122968 "|eatercpu|cpu_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714312122968 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714312122981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714312123200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714312123200 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_in " "No output dependent on input pin \"clock_in\"" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312123272 "|eatercpu|clock_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear_in " "No output dependent on input pin \"clear_in\"" {  } { { "hdl/eatercpu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714312123272 "|eatercpu|clear_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714312123272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714312123272 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714312123272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714312123272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714312123309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 15:48:43 2024 " "Processing ended: Sun Apr 28 15:48:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714312123309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714312123309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714312123309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714312123309 ""}
