<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_dacc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_dacc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__dacc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_DACC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_DACC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_dacc.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_dacc.html#a43bb7afae8695c3211607fdb8fbb0152">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_dacc.html#a43bb7afae8695c3211607fdb8fbb0152">DACC_CR</a>;       </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_dacc.html#a6c3973c83875551884a1baad47790173">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_dacc.html#a6c3973c83875551884a1baad47790173">DACC_MR</a>;       </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_dacc.html#a8063ac8df0f4b53239bc015495acffe2">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2];</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_dacc.html#a50fde8f6813fc886e725f2ca9cb5fa1d">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_dacc.html#a50fde8f6813fc886e725f2ca9cb5fa1d">DACC_CHER</a>;     </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_dacc.html#aea05891f7de0b28da80779652cff798f">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_dacc.html#aea05891f7de0b28da80779652cff798f">DACC_CHDR</a>;     </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_dacc.html#a827d70adfc1d9344a6ed0b1eda062381">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_dacc.html#a827d70adfc1d9344a6ed0b1eda062381">DACC_CHSR</a>;     </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_dacc.html#a50663b9bd8cd286acdcf7c422caa0f8d">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1];</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_dacc.html#ac33bcde2054e94957e4e3f4539272209">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_dacc.html#ac33bcde2054e94957e4e3f4539272209">DACC_CDR</a>;      </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_dacc.html#a9cc9bede27736e4a6cf31251b5e345d2">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_dacc.html#a9cc9bede27736e4a6cf31251b5e345d2">DACC_IER</a>;      </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_dacc.html#af4fdb14cfd5c90c05d78ef4ce881c6a9">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_dacc.html#af4fdb14cfd5c90c05d78ef4ce881c6a9">DACC_IDR</a>;      </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_dacc.html#ac2987c3976a405cee46d2b40761f18be">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_dacc.html#ac2987c3976a405cee46d2b40761f18be">DACC_IMR</a>;      </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_dacc.html#a0ca4ed35734f1e3691ded7d420fb7eea">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_dacc.html#a0ca4ed35734f1e3691ded7d420fb7eea">DACC_ISR</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_dacc.html#a33f3b249179b8f8b2de09c0bb4724795">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[24];</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_dacc.html#a88c488eee9de0a91c5c6718d638e7223">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_dacc.html#a88c488eee9de0a91c5c6718d638e7223">DACC_ACR</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_dacc.html#ad9552ad961ac8ef780bb55be44d235e3">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[19];</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_dacc.html#ad1e4b3494b1ba24813cdc7d24e171532">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_dacc.html#ad1e4b3494b1ba24813cdc7d24e171532">DACC_WPMR</a>;     </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_dacc.html#ab2562a88797ff12ea6e5f1fef2cc248a">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_dacc.html#ab2562a88797ff12ea6e5f1fef2cc248a">DACC_WPSR</a>;     </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_dacc.html#a5158eb381146eadd389f59716772c771">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[7];</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_dacc.html#a86c3cb289d74a673741d26f8e6f6697e">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_dacc.html#a86c3cb289d74a673741d26f8e6f6697e">DACC_TPR</a>;      </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_dacc.html#a17947492823bb620fe2f5b89051c413d">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_dacc.html#a17947492823bb620fe2f5b89051c413d">DACC_TCR</a>;      </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_dacc.html#a0ac152fc2dfc5994c48af92b0ea92212">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[2];</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_dacc.html#a8c856a05d42e77a7d854bc8376e8acc3">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_dacc.html#a8c856a05d42e77a7d854bc8376e8acc3">DACC_TNPR</a>;     </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_dacc.html#a8fe265e7bb0b7df1dd143cf582260ec3">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_dacc.html#a8fe265e7bb0b7df1dd143cf582260ec3">DACC_TNCR</a>;     </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_dacc.html#ae0769b883ae2e744938f98e788024364">   70</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_dacc.html#ae0769b883ae2e744938f98e788024364">DACC_PTCR</a>;     </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_dacc.html#aa57f2656e58615e181c32f9766e82d2d">   71</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_dacc.html#aa57f2656e58615e181c32f9766e82d2d">DACC_PTSR</a>;     </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;} <a class="code" href="struct_dacc.html">Dacc</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* -------- DACC_CR : (DACC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaa8176bc1ae37b9ba55f9033d46d79fa5">   75</a></span>&#160;<span class="preprocessor">#define DACC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_MR : (DACC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga2e75c0d702b0a67a02fa4daa0df1df67">   77</a></span>&#160;<span class="preprocessor">#define DACC_MR_TRGEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga53446fbe20913ef66e4b9b3e68c6cb94">   78</a></span>&#160;<span class="preprocessor">#define   DACC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gab56fd868f24029c1156b1240a9b366db">   79</a></span>&#160;<span class="preprocessor">#define   DACC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga7bbe8f3cb132052a3fd1025d887b5be2">   80</a></span>&#160;<span class="preprocessor">#define DACC_MR_TRGSEL_Pos 1</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga4b5351b0d1740156b685e2ad9c5f0764">   81</a></span>&#160;<span class="preprocessor">#define DACC_MR_TRGSEL_Msk (0x7u &lt;&lt; DACC_MR_TRGSEL_Pos) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga208aced8a2ddef65f57b0a36b43cd501">   82</a></span>&#160;<span class="preprocessor">#define DACC_MR_TRGSEL(value) ((DACC_MR_TRGSEL_Msk &amp; ((value) &lt;&lt; DACC_MR_TRGSEL_Pos)))</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gae6ede753603ae1989dc7a498acb3edb7">   83</a></span>&#160;<span class="preprocessor">#define DACC_MR_WORD (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga82a36a3e9b27636296e2581f6729e071">   84</a></span>&#160;<span class="preprocessor">#define   DACC_MR_WORD_HALF (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga06595edc9d87dafd8feb60b711040cf2">   85</a></span>&#160;<span class="preprocessor">#define   DACC_MR_WORD_WORD (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gab3a0359e11b9aa4053e4049975eac387">   86</a></span>&#160;<span class="preprocessor">#define DACC_MR_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga35b9c985ab9fd7f23afeeef04bc933b5">   87</a></span>&#160;<span class="preprocessor">#define DACC_MR_FASTWKUP (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga5f1b4f41b21936df31f783674ee31402">   88</a></span>&#160;<span class="preprocessor">#define DACC_MR_REFRESH_Pos 8</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaef6512477c6a187f7f2a620721014a38">   89</a></span>&#160;<span class="preprocessor">#define DACC_MR_REFRESH_Msk (0xffu &lt;&lt; DACC_MR_REFRESH_Pos) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaf7bbf7bb5b55c4d4c6d59fe5f5f5378f">   90</a></span>&#160;<span class="preprocessor">#define DACC_MR_REFRESH(value) ((DACC_MR_REFRESH_Msk &amp; ((value) &lt;&lt; DACC_MR_REFRESH_Pos)))</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga4ca0227af8c46fd74c1cc2dfb8225f04">   91</a></span>&#160;<span class="preprocessor">#define DACC_MR_USER_SEL_Pos 16</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga6b0bfd15931cd38f49d3f75bad72fbcc">   92</a></span>&#160;<span class="preprocessor">#define DACC_MR_USER_SEL_Msk (0x3u &lt;&lt; DACC_MR_USER_SEL_Pos) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga22dd51931fadd2daabdeb3b7119e6fd1">   93</a></span>&#160;<span class="preprocessor">#define   DACC_MR_USER_SEL_CHANNEL0 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga066dbe7da2adaaec389d76c47061ffe5">   94</a></span>&#160;<span class="preprocessor">#define   DACC_MR_USER_SEL_CHANNEL1 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaac01a74ba859e7bbe7f3e5c505f6b9e3">   95</a></span>&#160;<span class="preprocessor">#define DACC_MR_TAG (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga116601001a57a75926a0c1022e2987ca">   96</a></span>&#160;<span class="preprocessor">#define   DACC_MR_TAG_DIS (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga483fd7d599dfe2b303076c554303f306">   97</a></span>&#160;<span class="preprocessor">#define   DACC_MR_TAG_EN (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gad710d756ae28f1c7a64de25dd89e8940">   98</a></span>&#160;<span class="preprocessor">#define DACC_MR_MAXS (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga592e664881ba86d6f299630f8d312806">   99</a></span>&#160;<span class="preprocessor">#define   DACC_MR_MAXS_NORMAL (0x0u &lt;&lt; 21) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga2c2ebd4bcd3fdf52f6ffd4241179ba68">  100</a></span>&#160;<span class="preprocessor">#define   DACC_MR_MAXS_MAXIMUM (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga6b042975ee8922946024db2eebad4506">  101</a></span>&#160;<span class="preprocessor">#define DACC_MR_STARTUP_Pos 24</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga0890d8983c176b692d75907fe689abd0">  102</a></span>&#160;<span class="preprocessor">#define DACC_MR_STARTUP_Msk (0x3fu &lt;&lt; DACC_MR_STARTUP_Pos) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gafea1330655b4a7985166220d8d96d3fc">  103</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_0 (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gacc158332ae2539a2432627984f871b18">  104</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_8 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaadd24743770bf4aeb825f2ea3a2a88ec">  105</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_16 (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaaf0cacbb02608b6b0b78557dbc2eb396">  106</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_24 (0x3u &lt;&lt; 24) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga3772aae2408bf620fc93f3507712fa23">  107</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_64 (0x4u &lt;&lt; 24) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga9920c4a8629b1a0bc79db848e394cfba">  108</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_80 (0x5u &lt;&lt; 24) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga3a6ead701eebf7fd8f1267da8bfa5bf5">  109</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_96 (0x6u &lt;&lt; 24) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaabe67f0968041eedbc531561f0216669">  110</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_112 (0x7u &lt;&lt; 24) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gae995c4178ff84f482a8aa588e985e35d">  111</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_512 (0x8u &lt;&lt; 24) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gabeabcfcacda1a093170cbe6cf66a31bb">  112</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_576 (0x9u &lt;&lt; 24) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga05c58b7af4aa6ffa1ffe9115a14b9b85">  113</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_640 (0xAu &lt;&lt; 24) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaa2e8c7ac4e04052711739ec9e6046560">  114</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_704 (0xBu &lt;&lt; 24) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga1e08467ecba4382d08b8df4579fbc178">  115</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_768 (0xCu &lt;&lt; 24) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga7851fd7402dab5f652770a56a54ed705">  116</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_832 (0xDu &lt;&lt; 24) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga49d4cd5781898125a6b45d27179c334a">  117</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_896 (0xEu &lt;&lt; 24) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaaffdb28bfa3b7dad7aeb51a4cdf3a6cc">  118</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_960 (0xFu &lt;&lt; 24) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gae4d0a9f9e66b05e026929109371a7f6e">  119</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1024 (0x10u &lt;&lt; 24) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gae24d495903c3c0daa5f5bbe80d9445af">  120</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1088 (0x11u &lt;&lt; 24) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga97ee743d97e077b447f479f3a1025319">  121</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1152 (0x12u &lt;&lt; 24) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga498f31a9df113ac7f4cbdc90dcdf49c8">  122</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1216 (0x13u &lt;&lt; 24) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga632929ac6dcc0a3a2d68c081b3a4c81b">  123</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1280 (0x14u &lt;&lt; 24) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga1fc0aa11b8d58f445811fcaef5e89488">  124</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1344 (0x15u &lt;&lt; 24) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaa3f5514de4c2b3dc77b2127dcb232990">  125</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1408 (0x16u &lt;&lt; 24) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga546074207e2da0ee0a49baf4a805c10c">  126</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1472 (0x17u &lt;&lt; 24) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac885386601d415ea9c084c475f9529ae">  127</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1536 (0x18u &lt;&lt; 24) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga53ddefe95dd7cf9f27b75b83e7e18192">  128</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1600 (0x19u &lt;&lt; 24) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga635acc49bd70bca35de891f4659af53b">  129</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1664 (0x1Au &lt;&lt; 24) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac8f4d42745cbbb72156b53cd2fccb398">  130</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1728 (0x1Bu &lt;&lt; 24) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga03d095011ef1f594ce7b82e7ce6c4d57">  131</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1792 (0x1Cu &lt;&lt; 24) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac11d3d3b1d4ddcda49ecc3b8e329f66a">  132</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1856 (0x1Du &lt;&lt; 24) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga1990e14e2e9192688d6e12b3c98dc331">  133</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1920 (0x1Eu &lt;&lt; 24) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga859c3c784de5c275aa58723259445e27">  134</a></span>&#160;<span class="preprocessor">#define   DACC_MR_STARTUP_1984 (0x1Fu &lt;&lt; 24) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_CHER : (DACC Offset: 0x10) Channel Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac8b3985c81918d521e2583f52b68e3ef">  136</a></span>&#160;<span class="preprocessor">#define DACC_CHER_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac9f00c5d99a192fecaaadc2f446f72cf">  137</a></span>&#160;<span class="preprocessor">#define DACC_CHER_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_CHDR : (DACC Offset: 0x14) Channel Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga77429d91a0aeb4be5583e5fa77397390">  139</a></span>&#160;<span class="preprocessor">#define DACC_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gad4462a62f59410e234273f245528978c">  140</a></span>&#160;<span class="preprocessor">#define DACC_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_CHSR : (DACC Offset: 0x18) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaf295ca5d00d52f32a4d5f1eb2cde392a">  142</a></span>&#160;<span class="preprocessor">#define DACC_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga8c8c9e1b6d902f81b2d5e671bd35dd1a">  143</a></span>&#160;<span class="preprocessor">#define DACC_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_CDR : (DACC Offset: 0x20) Conversion Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga45f7e8a3dd2eab2a7567c8fa6fbce8b4">  145</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga62f992664dc6603bf0758ea6a8e617e4">  146</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA_Msk (0xffffffffu &lt;&lt; DACC_CDR_DATA_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac671a1199e01c67de614d6344ac23215">  147</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA(value) ((DACC_CDR_DATA_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA_Pos)))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* -------- DACC_IER : (DACC Offset: 0x24) Interrupt Enable Register -------- */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac6fd5cc661f5fcbbd0a777517aeca76b">  149</a></span>&#160;<span class="preprocessor">#define DACC_IER_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga06f213409216bce2f5d3de2d750bff1c">  150</a></span>&#160;<span class="preprocessor">#define DACC_IER_EOC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga8b87d1019a2a275c9ce3d6d651b6d368">  151</a></span>&#160;<span class="preprocessor">#define DACC_IER_ENDTX (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gab8741053d46bbde83dd359ea63da92e5">  152</a></span>&#160;<span class="preprocessor">#define DACC_IER_TXBUFE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_IDR : (DACC Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga56a7ae6aed98adb164459e35201afe15">  154</a></span>&#160;<span class="preprocessor">#define DACC_IDR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaba852017bbd40e89159d695fbf84f96e">  155</a></span>&#160;<span class="preprocessor">#define DACC_IDR_EOC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gae649c9ab64a9e105b688008b3b7c7c5a">  156</a></span>&#160;<span class="preprocessor">#define DACC_IDR_ENDTX (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac591b7045d30c5778af6b83820877c6d">  157</a></span>&#160;<span class="preprocessor">#define DACC_IDR_TXBUFE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_IMR : (DACC Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga95daf14be63e2c6c3a732c00bda95942">  159</a></span>&#160;<span class="preprocessor">#define DACC_IMR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gae2eb12b4abacff4b0535719523d93b41">  160</a></span>&#160;<span class="preprocessor">#define DACC_IMR_EOC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga628db22b29fc433a4b2ac4519bc26b32">  161</a></span>&#160;<span class="preprocessor">#define DACC_IMR_ENDTX (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaea6209916c7529689a9ef16a0d93d11c">  162</a></span>&#160;<span class="preprocessor">#define DACC_IMR_TXBUFE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_ISR : (DACC Offset: 0x30) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga426c0a1cd867a8be891f59267d6b00af">  164</a></span>&#160;<span class="preprocessor">#define DACC_ISR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gafdb3940213a3db143d56bcab2d5df19d">  165</a></span>&#160;<span class="preprocessor">#define DACC_ISR_EOC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga1138aac292f20d7d5633e79e458e4499">  166</a></span>&#160;<span class="preprocessor">#define DACC_ISR_ENDTX (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga6bee4820c88c9b849a821f0a3d1c7be8">  167</a></span>&#160;<span class="preprocessor">#define DACC_ISR_TXBUFE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_ACR : (DACC Offset: 0x94) Analog Current Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga15244e96a409f2e3236db301829c846c">  169</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH0_Pos 0</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac0141f6aecaf89513c65406a80d7508e">  170</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH0_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH0_Pos) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gacd5aafd573d2340fc0526306ae41a85b">  171</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH0(value) ((DACC_ACR_IBCTLCH0_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH0_Pos)))</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga9b0cbe8f1d207666b3b5cd6237862fff">  172</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH1_Pos 2</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga00133890f47c9a405b760dcbf5890770">  173</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH1_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH1_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga5974c767ffaaddbc8bfcaf88778b150a">  174</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH1(value) ((DACC_ACR_IBCTLCH1_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH1_Pos)))</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga3cff0a4b9d7543fd13b83b801e91ac60">  175</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLDACCORE_Pos 8</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga256fbe5e9639b1d34807773fbb8ebd12">  176</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLDACCORE_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLDACCORE_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaa2efcc1a548ab9530771faaf8bfedee6">  177</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLDACCORE(value) ((DACC_ACR_IBCTLDACCORE_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLDACCORE_Pos)))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* -------- DACC_WPMR : (DACC Offset: 0xE4) Write Protect Mode register -------- */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gad0c6e53d0e18a3eb85089900bcdb5858">  179</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gab2a6bcb14b54d6e9bf4cda35534df062">  180</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga2fc886a375d5f556ca61dc734837691d">  181</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DACC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga8974c1eff32dc170d9f428fce8b4141b">  182</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY(value) ((DACC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DACC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* -------- DACC_WPSR : (DACC Offset: 0xE8) Write Protect Status register -------- */</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gacbe9db4c608648ae98a694ebc2e396df">  184</a></span>&#160;<span class="preprocessor">#define DACC_WPSR_WPROTERR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga5a1bf454aae9ffe8c482fbe5795b6e92">  185</a></span>&#160;<span class="preprocessor">#define DACC_WPSR_WPROTADDR_Pos 8</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga45d48bdb98db3a2a712e0156ea7067cc">  186</a></span>&#160;<span class="preprocessor">#define DACC_WPSR_WPROTADDR_Msk (0xffu &lt;&lt; DACC_WPSR_WPROTADDR_Pos) </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_TPR : (DACC Offset: 0x108) Transmit Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaa092b82f9cce5afee9cfe4f2990c275f">  188</a></span>&#160;<span class="preprocessor">#define DACC_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga55a8d42238e4432368ed62638ddccee0">  189</a></span>&#160;<span class="preprocessor">#define DACC_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; DACC_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gabdccf34f863f445daf308deaca34ae8d">  190</a></span>&#160;<span class="preprocessor">#define DACC_TPR_TXPTR(value) ((DACC_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; DACC_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* -------- DACC_TCR : (DACC Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga2b2580939d3241fb9871b2d379a753ea">  192</a></span>&#160;<span class="preprocessor">#define DACC_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaead23d78ecf853248be0bec8be3dd9e3">  193</a></span>&#160;<span class="preprocessor">#define DACC_TCR_TXCTR_Msk (0xffffu &lt;&lt; DACC_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga8117737b3603f2147636a99ef810238b">  194</a></span>&#160;<span class="preprocessor">#define DACC_TCR_TXCTR(value) ((DACC_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; DACC_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* -------- DACC_TNPR : (DACC Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gacb84d3bd5433e8631d31acfd5b949ca1">  196</a></span>&#160;<span class="preprocessor">#define DACC_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gaffa4f2d4219457d07ddb287cf222901f">  197</a></span>&#160;<span class="preprocessor">#define DACC_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; DACC_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gad6f00da4a5f74a38719d7464c83927c8">  198</a></span>&#160;<span class="preprocessor">#define DACC_TNPR_TXNPTR(value) ((DACC_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; DACC_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* -------- DACC_TNCR : (DACC Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gae0e9c0bad7563af7233f4bda466092a1">  200</a></span>&#160;<span class="preprocessor">#define DACC_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga37a4cb2194d678530d2a3233d3f696e7">  201</a></span>&#160;<span class="preprocessor">#define DACC_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; DACC_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga331bb9a966b1fd5b4b2f59ff14e523ed">  202</a></span>&#160;<span class="preprocessor">#define DACC_TNCR_TXNCTR(value) ((DACC_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; DACC_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* -------- DACC_PTCR : (DACC Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga72b8c3bf6e69f6ed97f462c75217ff6a">  204</a></span>&#160;<span class="preprocessor">#define DACC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga28bf18e9cd9573e23e947634c9247422">  205</a></span>&#160;<span class="preprocessor">#define DACC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga7b9ba2cd18907ea66bb9da1e6c8e0ea8">  206</a></span>&#160;<span class="preprocessor">#define DACC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga407ddb833295bde0e27e336e9f77c979">  207</a></span>&#160;<span class="preprocessor">#define DACC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_PTSR : (DACC Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#ga488378983bb9ef1f9484e83716386748">  209</a></span>&#160;<span class="preprocessor">#define DACC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_a_c_c.html#gac4e0f29155b639f9cbe017d205e65170">  210</a></span>&#160;<span class="preprocessor">#define DACC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_DACC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_dacc_html_aa57f2656e58615e181c32f9766e82d2d"><div class="ttname"><a href="struct_dacc.html#aa57f2656e58615e181c32f9766e82d2d">Dacc::DACC_PTSR</a></div><div class="ttdeci">RoReg DACC_PTSR</div><div class="ttdoc">(Dacc Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00071">component_dacc.h:71</a></div></div>
<div class="ttc" id="struct_dacc_html_a8fe265e7bb0b7df1dd143cf582260ec3"><div class="ttname"><a href="struct_dacc.html#a8fe265e7bb0b7df1dd143cf582260ec3">Dacc::DACC_TNCR</a></div><div class="ttdeci">RwReg DACC_TNCR</div><div class="ttdoc">(Dacc Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00069">component_dacc.h:69</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_dacc_html_aea05891f7de0b28da80779652cff798f"><div class="ttname"><a href="struct_dacc.html#aea05891f7de0b28da80779652cff798f">Dacc::DACC_CHDR</a></div><div class="ttdeci">WoReg DACC_CHDR</div><div class="ttdoc">(Dacc Offset: 0x14) Channel Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00051">component_dacc.h:51</a></div></div>
<div class="ttc" id="struct_dacc_html_a0ca4ed35734f1e3691ded7d420fb7eea"><div class="ttname"><a href="struct_dacc.html#a0ca4ed35734f1e3691ded7d420fb7eea">Dacc::DACC_ISR</a></div><div class="ttdeci">RoReg DACC_ISR</div><div class="ttdoc">(Dacc Offset: 0x30) Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00058">component_dacc.h:58</a></div></div>
<div class="ttc" id="struct_dacc_html"><div class="ttname"><a href="struct_dacc.html">Dacc</a></div><div class="ttdoc">Dacc hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00046">component_dacc.h:46</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_dacc_html_a88c488eee9de0a91c5c6718d638e7223"><div class="ttname"><a href="struct_dacc.html#a88c488eee9de0a91c5c6718d638e7223">Dacc::DACC_ACR</a></div><div class="ttdeci">RwReg DACC_ACR</div><div class="ttdoc">(Dacc Offset: 0x94) Analog Current Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00060">component_dacc.h:60</a></div></div>
<div class="ttc" id="struct_dacc_html_ad1e4b3494b1ba24813cdc7d24e171532"><div class="ttname"><a href="struct_dacc.html#ad1e4b3494b1ba24813cdc7d24e171532">Dacc::DACC_WPMR</a></div><div class="ttdeci">RwReg DACC_WPMR</div><div class="ttdoc">(Dacc Offset: 0xE4) Write Protect Mode register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00062">component_dacc.h:62</a></div></div>
<div class="ttc" id="struct_dacc_html_ac33bcde2054e94957e4e3f4539272209"><div class="ttname"><a href="struct_dacc.html#ac33bcde2054e94957e4e3f4539272209">Dacc::DACC_CDR</a></div><div class="ttdeci">WoReg DACC_CDR</div><div class="ttdoc">(Dacc Offset: 0x20) Conversion Data Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00054">component_dacc.h:54</a></div></div>
<div class="ttc" id="struct_dacc_html_a9cc9bede27736e4a6cf31251b5e345d2"><div class="ttname"><a href="struct_dacc.html#a9cc9bede27736e4a6cf31251b5e345d2">Dacc::DACC_IER</a></div><div class="ttdeci">WoReg DACC_IER</div><div class="ttdoc">(Dacc Offset: 0x24) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00055">component_dacc.h:55</a></div></div>
<div class="ttc" id="struct_dacc_html_a50fde8f6813fc886e725f2ca9cb5fa1d"><div class="ttname"><a href="struct_dacc.html#a50fde8f6813fc886e725f2ca9cb5fa1d">Dacc::DACC_CHER</a></div><div class="ttdeci">WoReg DACC_CHER</div><div class="ttdoc">(Dacc Offset: 0x10) Channel Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00050">component_dacc.h:50</a></div></div>
<div class="ttc" id="struct_dacc_html_af4fdb14cfd5c90c05d78ef4ce881c6a9"><div class="ttname"><a href="struct_dacc.html#af4fdb14cfd5c90c05d78ef4ce881c6a9">Dacc::DACC_IDR</a></div><div class="ttdeci">WoReg DACC_IDR</div><div class="ttdoc">(Dacc Offset: 0x28) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00056">component_dacc.h:56</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_dacc_html_a43bb7afae8695c3211607fdb8fbb0152"><div class="ttname"><a href="struct_dacc.html#a43bb7afae8695c3211607fdb8fbb0152">Dacc::DACC_CR</a></div><div class="ttdeci">WoReg DACC_CR</div><div class="ttdoc">(Dacc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00047">component_dacc.h:47</a></div></div>
<div class="ttc" id="struct_dacc_html_a8c856a05d42e77a7d854bc8376e8acc3"><div class="ttname"><a href="struct_dacc.html#a8c856a05d42e77a7d854bc8376e8acc3">Dacc::DACC_TNPR</a></div><div class="ttdeci">RwReg DACC_TNPR</div><div class="ttdoc">(Dacc Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00068">component_dacc.h:68</a></div></div>
<div class="ttc" id="struct_dacc_html_a17947492823bb620fe2f5b89051c413d"><div class="ttname"><a href="struct_dacc.html#a17947492823bb620fe2f5b89051c413d">Dacc::DACC_TCR</a></div><div class="ttdeci">RwReg DACC_TCR</div><div class="ttdoc">(Dacc Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00066">component_dacc.h:66</a></div></div>
<div class="ttc" id="struct_dacc_html_ab2562a88797ff12ea6e5f1fef2cc248a"><div class="ttname"><a href="struct_dacc.html#ab2562a88797ff12ea6e5f1fef2cc248a">Dacc::DACC_WPSR</a></div><div class="ttdeci">RoReg DACC_WPSR</div><div class="ttdoc">(Dacc Offset: 0xE8) Write Protect Status register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00063">component_dacc.h:63</a></div></div>
<div class="ttc" id="struct_dacc_html_a827d70adfc1d9344a6ed0b1eda062381"><div class="ttname"><a href="struct_dacc.html#a827d70adfc1d9344a6ed0b1eda062381">Dacc::DACC_CHSR</a></div><div class="ttdeci">RoReg DACC_CHSR</div><div class="ttdoc">(Dacc Offset: 0x18) Channel Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00052">component_dacc.h:52</a></div></div>
<div class="ttc" id="struct_dacc_html_ae0769b883ae2e744938f98e788024364"><div class="ttname"><a href="struct_dacc.html#ae0769b883ae2e744938f98e788024364">Dacc::DACC_PTCR</a></div><div class="ttdeci">WoReg DACC_PTCR</div><div class="ttdoc">(Dacc Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00070">component_dacc.h:70</a></div></div>
<div class="ttc" id="struct_dacc_html_a86c3cb289d74a673741d26f8e6f6697e"><div class="ttname"><a href="struct_dacc.html#a86c3cb289d74a673741d26f8e6f6697e">Dacc::DACC_TPR</a></div><div class="ttdeci">RwReg DACC_TPR</div><div class="ttdoc">(Dacc Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00065">component_dacc.h:65</a></div></div>
<div class="ttc" id="struct_dacc_html_a6c3973c83875551884a1baad47790173"><div class="ttname"><a href="struct_dacc.html#a6c3973c83875551884a1baad47790173">Dacc::DACC_MR</a></div><div class="ttdeci">RwReg DACC_MR</div><div class="ttdoc">(Dacc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00048">component_dacc.h:48</a></div></div>
<div class="ttc" id="struct_dacc_html_ac2987c3976a405cee46d2b40761f18be"><div class="ttname"><a href="struct_dacc.html#ac2987c3976a405cee46d2b40761f18be">Dacc::DACC_IMR</a></div><div class="ttdeci">RoReg DACC_IMR</div><div class="ttdoc">(Dacc Offset: 0x2C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dacc_8h_source.html#l00057">component_dacc.h:57</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
