---
layout: page
permalink: /publications/index.html
title: Publications
---



## Conference Paper

- [DIF-LUT: A Simple Yet Scalable Approximation for Non-linear Activation Function on FPGA](https://ieeexplore.ieee.org/document/10296290)<br>**Yang Liu**, Xiaoming He, Jun Yu, Kun Wang<br>33rd International Conference on Field Programmable Logic and Applications ([FPL2023](https://2023.fpl.org/))<br>*Chalmers University of Technology, Gothenburg, Sweden, Sep. 2024.*

  <br>

## Journal Paper

- Coming soon!

  <br>

---

## Project Manuscript

#### DIF-LUT | *Python, Verilog HDL, Shell; Vivado*

- Proposes a simple yet scalable and effective approximation method for Non-linear activation in Neural Networks<br>

- Designed an automation toolchain for table generation and evaluation<br>

- Integrated as an computing unit in FPGA-based accelerator for various scenarios like DNN and Nerf

  <br>

#### SEResnet Accelerator | *Verilog HDL, C++, Python, Shell; Vivado, VStudio*

- Organized the acceleration flow of hardware and software co-design with the compiler<br>

- Deployed specific operations on programmable logic resource of SOC<br>

- Programmed and registered C++ operations on host CPU for simulation<br>

  <br>

---

## Undergraduate Thesis

- A Hardware Acceleration Strategy of Squeeze-and-excite Network Based on the FPAI Chip and Compiler<br>**Yang Liu** (Advisor: Jun Yu). Final Year Project (FYP). 

  <br>Expect to be developed into a journal article for submission to IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ([TCAD](https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43)).
  
  <br>
