#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  2 09:59:23 2020
# Process ID: 4732
# Current directory: F:/FPGA/Design/FIFO_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18636 F:\FPGA\Design\FIFO_IP\FIFO_IP.xpr
# Log file: F:/FPGA/Design/FIFO_IP/vivado.log
# Journal file: F:/FPGA/Design/FIFO_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/Design/FIFO_IP/FIFO_IP.xpr
file mkdir F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new
close [ open F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_IP.v w ]
add_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_IP.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir f:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/ip
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {32} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {32} CONFIG.Use_Embedded_Registers {true} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Almost_Full_Flag {true} CONFIG.Almost_Empty_Flag {true} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count {false} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {5} CONFIG.Full_Threshold_Assert_Value {29} CONFIG.Full_Threshold_Negate_Value {28} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files f:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  f:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files f:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 16 fifo_generator_0_synth_1
export_simulation -of_objects [get_files f:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory F:/FPGA/Design/FIFO_IP/FIFO_IP.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/Design/FIFO_IP/FIFO_IP.ip_user_files -ipstatic_source_dir F:/FPGA/Design/FIFO_IP/FIFO_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/Design/FIFO_IP/FIFO_IP.cache/compile_simlib/modelsim} {questa=F:/FPGA/Design/FIFO_IP/FIFO_IP.cache/compile_simlib/questa} {riviera=F:/FPGA/Design/FIFO_IP/FIFO_IP.cache/compile_simlib/riviera} {activehdl=F:/FPGA/Design/FIFO_IP/FIFO_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_RD.v w ]
add_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_RD.v
close [ open F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_WR.v w ]
add_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_WR.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_RD.v] -no_script -reset -force -quiet
remove_files  F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_RD.v
file delete -force F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_RD.v
close [ open F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_WR.v w ]
add_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_WR.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_WR.v] -no_script -reset -force -quiet
remove_files  F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_WR.v
file delete -force F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_WR.v
export_ip_user_files -of_objects  [get_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_WR.v] -no_script -reset -force -quiet
remove_files  F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_WR.v
file delete -force F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFI_WR.v
close [ open F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_RW.v w ]
add_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_RW.v
update_compile_order -fileset sources_1
close [ open F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_WR.v w ]
add_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_WR.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_RW.v] -no_script -reset -force -quiet
remove_files  F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_RW.v
file delete -force F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_RW.v
close [ open F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_RD.v w ]
add_files F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_RD.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse F:/FPGA/Design/FIFO_IP/FIFO_IP.srcs/sources_1/new/FIFO_WR.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
open_run synth_1 -name synth_1
current_design rtl_1
refresh_design
current_design synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
