

================================================================
== Vivado HLS Report for 'foo_b'
================================================================
* Date:           Sun Nov  7 14:13:01 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab4_z4b_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 9.216 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49164|    49164| 0.492 ms | 0.492 ms |  49164|  49164|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |    16386|    16386|         4|          1|          1|  16384|    yes   |
        |- Loop2   |    16386|    16386|         4|          1|          1|  16384|    yes   |
        |- Loop3   |    16384|    16384|         2|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      9|      0|   219|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |       96|      -|      0|     0|    0|
|Multiplexer      |        -|      -|      -|   185|    -|
|Register         |        0|      -|    592|   128|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |       96|      9|    592|   532|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |      240|     22|      3|     6|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |    Module   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |temp1_U  |foo_b_temp1  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |temp2_U  |foo_b_temp1  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |temp3_U  |foo_b_temp1  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +---------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |             |       96|  0|   0|    0|  49152|   96|     3|      1572864|
    +---------+-------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln12_fu_261_p2       |     *    |      3|  0|  21|          32|          32|
    |mul_ln8_fu_235_p2        |     *    |      3|  0|  21|          32|          32|
    |mul_ln9_fu_240_p2        |     *    |      3|  0|  21|          32|          32|
    |data_out_d0              |     +    |      0|  0|  39|          32|          32|
    |i_fu_224_p2              |     +    |      0|  0|  22|          15|           1|
    |j_fu_250_p2              |     +    |      0|  0|  22|          15|           1|
    |k_fu_272_p2              |     +    |      0|  0|  22|          15|           1|
    |icmp_ln11_fu_244_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln14_fu_266_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln7_fu_218_p2       |   icmp   |      0|  0|  13|          15|          16|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      9|  0| 219|         227|         188|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |  15|          3|    1|          3|
    |i_0_reg_181              |   9|          2|   15|         30|
    |j_0_reg_192              |   9|          2|   15|         30|
    |k_0_reg_203              |   9|          2|   15|         30|
    |scale_address0           |  15|          3|    2|          6|
    |temp1_address0           |  15|          3|   14|         42|
    |temp2_address0           |  15|          3|   14|         42|
    |temp3_address0           |  15|          3|   14|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 185|         39|   95|        243|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |data_in_load_reg_326     |  32|   0|   32|          0|
    |i_0_reg_181              |  15|   0|   15|          0|
    |icmp_ln11_reg_347        |   1|   0|    1|          0|
    |icmp_ln14_reg_376        |   1|   0|    1|          0|
    |icmp_ln7_reg_306         |   1|   0|    1|          0|
    |j_0_reg_192              |  15|   0|   15|          0|
    |k_0_reg_203              |  15|   0|   15|          0|
    |mul_ln12_reg_371         |  32|   0|   32|          0|
    |mul_ln8_reg_332          |  32|   0|   32|          0|
    |mul_ln9_reg_337          |  32|   0|   32|          0|
    |reg_214                  |  32|   0|   32|          0|
    |scale_load_1_reg_301     |  32|   0|   32|          0|
    |temp1_load_reg_366       |  32|   0|   32|          0|
    |zext_ln12_reg_356        |  15|   0|   64|         49|
    |zext_ln15_reg_385        |  15|   0|   64|         49|
    |zext_ln8_reg_315         |  15|   0|   64|         49|
    |icmp_ln11_reg_347        |  64|  32|    1|          0|
    |icmp_ln7_reg_306         |  64|  32|    1|          0|
    |zext_ln12_reg_356        |  64|  32|   64|         49|
    |zext_ln8_reg_315         |  64|  32|   64|         49|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 592| 128|  613|        245|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     foo_b    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     foo_b    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     foo_b    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     foo_b    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     foo_b    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     foo_b    | return value |
|data_in_address0   | out |   14|  ap_memory |    data_in   |     array    |
|data_in_ce0        | out |    1|  ap_memory |    data_in   |     array    |
|data_in_q0         |  in |   32|  ap_memory |    data_in   |     array    |
|scale_address0     | out |    2|  ap_memory |     scale    |     array    |
|scale_ce0          | out |    1|  ap_memory |     scale    |     array    |
|scale_q0           |  in |   32|  ap_memory |     scale    |     array    |
|scale_address1     | out |    2|  ap_memory |     scale    |     array    |
|scale_ce1          | out |    1|  ap_memory |     scale    |     array    |
|scale_q1           |  in |   32|  ap_memory |     scale    |     array    |
|data_out_address0  | out |   14|  ap_memory |   data_out   |     array    |
|data_out_ce0       | out |    1|  ap_memory |   data_out   |     array    |
|data_out_we0       | out |    1|  ap_memory |   data_out   |     array    |
|data_out_d0        | out |   32|  ap_memory |   data_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

