verilog xil_defaultlib --include "/usr/local/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/ec67/hdl" --include "../../../../audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/ee60/hdl" \
"../../../bd/main_bd/ip/main_bd_processing_system7_0_0/sim/main_bd_processing_system7_0_0.v" \

verilog fifo_generator_v13_2_7 --include "/usr/local/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/ec67/hdl" --include "../../../../audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/ee60/hdl" \
"../../../../audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
"../../../../audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "/usr/local/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/ec67/hdl" --include "../../../../audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/ee60/hdl" \
"../../../bd/main_bd/ip/main_bd_xbar_1/sim/main_bd_xbar_1.v" \
"../../../bd/main_bd/ip/main_bd_d_axi_i2s_audio_0_0/src/fifo_32/sim/fifo_32.v" \
"../../../bd/main_bd/ip/main_bd_d_axi_i2s_audio_0_0/src/fifo_4/sim/fifo_4.v" \
"../../../bd/main_bd/ip/main_bd_xbar_0/sim/main_bd_xbar_0.v" \
"../../../bd/main_bd/ip/main_bd_xlconcat_0_0/sim/main_bd_xlconcat_0_0.v" \
"../../../bd/main_bd/ip/main_bd_xlconstant_0_0/sim/main_bd_xlconstant_0_0.v" \
"../../../bd/main_bd/ip/main_bd_blk_mem_gen_0_0/sim/main_bd_blk_mem_gen_0_0.v" \
"../../../bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0_S00_AXI.v" \
"../../../bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v" \
"../../../bd/main_bd/ip/main_bd_adaptiveFilter_0_0/sim/main_bd_adaptiveFilter_0_0.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_6/sim/main_bd_auto_pc_6.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_0/sim/main_bd_auto_pc_0.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_1/sim/main_bd_auto_pc_1.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_2/sim/main_bd_auto_pc_2.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_3/sim/main_bd_auto_pc_3.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_4/sim/main_bd_auto_pc_4.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_5/sim/main_bd_auto_pc_5.v" \
"../../../bd/main_bd/ip/main_bd_auto_us_0/sim/main_bd_auto_us_0.v" \
"../../../bd/main_bd/ip/main_bd_auto_us_1/sim/main_bd_auto_us_1.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_7/sim/main_bd_auto_pc_7.v" \
"../../../bd/main_bd/sim/main_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
