library ieee;
use ieee.std_logic_1164.all;

entity vga is
port(
		hcount	: out integer;
		hsync		: out std_logic;
		vcount	: out integer;
		vsync		: out std_logic
	 );
end entity vga;


architecture behavior of motor is
	--Cableados y bufferes internos
	signal clk		: std_logic;
	
begin

-- port(	f50	: in 		std_logic;
--			clk	: out 	std_logic
-- );
u1: entity work.freqdivider (behavior) port map (f50,clk);

-- port (
--		clk		:	in std_logic;
--		dir		: 	in std_logic;
--		fases		:	out std_logic_vector(3 downto 0);
--		);
u2: entity work.comparador(behavior) port map (clk,dir,fases);


end architecture behavior;
