<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Logic block - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="logic-block"><a class="header" href="#logic-block">Logic block</a></h1>
<div class="warning">This document describes Spartan 3 and Virtex 4 CLBs, since they are very similar.</div>
<p>The main logic resource in Spartan 3 and Virtex 4 devices is the CLB (Configurable Logic Block). It is based on the <a href="../virtex2/clb.html">Virtex 2 CLB</a>, but has significant changes, particularly to the LUT RAM structures.</p>
<p>A CLB corresponds one-to-one with the <code>INT.CLB</code> interconnect tile (on Spartan 3), or to an <code>INT</code> interconnect tile (on Virtex 4). Every CLB has four <code>SLICE</code>s. The <code>SLICE</code>s come in two kinds:</p>
<ul>
<li><code>SLICEM</code>: the full-featured version of <code>SLICE</code>, with LUT RAM capability</li>
<li><code>SLICEL</code>: logic-only <code>SLICE</code>, without LUT RAM capability; it is a strict subset of <code>SLICEM</code></li>
</ul>
<p>The <code>SLICE</code>s within a CLB are organized as follows (this is <strong>different</strong> from Virtex 2):</p>
<ul>
<li><code>SLICE0</code>: <code>SLICEM</code>, on the bottom left of the CLB</li>
<li><code>SLICE1</code>: <code>SLICEL</code>, to the right of <code>SLICE0</code></li>
<li><code>SLICE2</code>: <code>SLICEM</code>, above <code>SLICE0</code></li>
<li><code>SLICE3</code>: <code>SLICEL</code>, to the right of <code>SLICE2</code> and above <code>SLICE1</code></li>
</ul>
<p>Every slice has:</p>
<ul>
<li>two 4-input LUTs, named <code>F</code> and <code>G</code>
<ul>
<li>each of them has four inputs, named <code>F[1-4]</code> and <code>G[1-4]</code></li>
<li>in <code>SLICEM</code>s, each LUT can be used as LUT RAM or shift register</li>
</ul>
</li>
<li>two "bypass inputs" used for various purposes
<ul>
<li><code>BX</code>, associated with the <code>F</code> LUT</li>
<li><code>BY</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two wide multiplexers
<ul>
<li><code>F5</code>, associated with the <code>F</code> LUT, multiplexing <code>F</code> and <code>G</code></li>
<li><code>FX</code>, associated with the <code>G</code> LUT, multiplexing <code>F5</code> and <code>FX</code> outputs of this and other <code>SLICE</code>s</li>
</ul>
</li>
<li>carry logic with a carry chain, going vertically upwards through the CLB column</li>
<li>two main combinational outputs
<ul>
<li><code>X</code>, associated with the <code>F</code> LUT</li>
<li><code>Y</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>(Virtex 4 only) two secondary combinational outputs
<ul>
<li><code>XMUX</code>, associated with the <code>F</code> LUT</li>
<li><code>YMUX</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two "bypass" combinational outputs, used for long shift registers and carry chains
<ul>
<li><code>XB</code>, associated with the <code>F</code> LUT</li>
<li><code>YB</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two registers and their outputs
<ul>
<li><code>FFX</code> and <code>XQ</code>, associated with the <code>F</code> LUT</li>
<li><code>FFY</code> and <code>YQ</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>shared control inputs:
<ul>
<li><code>CLK</code>, the clock input</li>
<li><code>SR</code>, the set/reset input (also used as LUT RAM write enable in <code>SLICEM</code>)</li>
<li><code>CE</code>, the clock enable input</li>
</ul>
</li>
</ul>
<p>In summary, a single <code>SLICE</code> has the following pins:</p>
<ul>
<li><code>F[1-4]</code> and <code>G[1-4]</code>: general interconnect inputs, used as LUT inputs and LUT RAM write address</li>
<li><code>BX</code> and <code>BY</code>: general interconnect freely-invertible inputs, used for various purposes</li>
<li><code>CLK</code>, <code>SR</code>, <code>CE</code>: general interconnect freely-invertible inputs</li>
<li><code>X</code>, <code>Y</code>, <code>XQ</code>, <code>YQ</code>, <code>XB</code>, <code>YB</code>: general interconnect outputs</li>
<li>(Virtex 4 only) <code>XMUX</code>, <code>YMUX</code>: general interconnect outputs</li>
<li><code>COUT</code>: dedicated output (carry output)</li>
<li><code>CIN</code>: dedicated input (carry input), routed from <code>COUT</code> of the slice below</li>
<li><code>SHIFTOUT</code>: dedicated output (shift register output)</li>
<li><code>SHIFTIN</code>: dedicated input (shift register input), routed from <code>SHIFTOUT</code> of the previous slice in sequence</li>
<li><code>F5</code> and <code>FX</code>: dedicated outputs (wide multiplexer outputs)</li>
<li><code>FXINA</code> and <code>FXINB</code>: dedicated inputs (wide multiplexer inputs), routed from <code>F5</code> and <code>FX</code> of neighbouring slices</li>
<li><code>DIG</code>: dedicated output (<code>SLICEM</code> only)</li>
<li><code>ALTDIG</code>: dedicated input (<code>SLICEM</code> only)</li>
</ul>
<p>Additionally, some pins and circuitry are shared between <code>SLICEM</code>s within the same CLB.</p>
<p>Note that on Virtex 4, the CLB tile is interconnect-limitted: only up to 16 out of the <code>[XY]Q</code>, <code>[XY]MUX</code>, and <code>[XY]B</code> outputs within a single CLB can be used at a time due to the <code>OMUX</code> bottleneck. The main <code>[XY]</code> outputs don't count towards that limit, since they can use other interconnect resources.</p>
<p>The <code>CLK</code>, <code>SR</code>, and <code>CE</code> inputs are invertible on the interconnect level.</p>
<p>The <code>BX</code> and <code>BY</code> inputs are invertible within the CLB. The <code>BXINV</code> attribute, if set, inverts the <code>BX</code> signal from the interconnect. Likewise, <code>BYINV</code> inverts the <code>BY</code> signal.</p>
<h2 id="luts"><a class="header" href="#luts">LUTs</a></h2>
<p>There are two 4-input LUTs in each slice, <code>F</code> and <code>G</code>. The <code>F</code> LUT has inputs <code>F[1-4]</code>, with <code>F1</code> being the LSB and <code>F4</code> being the MSB. The <code>G</code> LUT likewise has inputs <code>G[1-4]</code>.</p>
<p>The initial LUT contents are determined by the <code>F</code> and <code>G</code> attributes in the bitstream.</p>
<p>The LUT outputs go to:</p>
<ul>
<li>(Spartan 3) the <code>FXMUX</code> and <code>GYMUX</code> multiplexers</li>
<li>(Virtex 4) the <code>F</code> output goes directly to the <code>X</code> output; the <code>G</code> output goes directly to the <code>Y</code> output</li>
<li>(Virtex 4) the <code>FFX</code> and <code>FFY</code> registers, via <code>DXMUX</code> and <code>DYMUX</code> multiplexers</li>
<li>the carry logic</li>
<li>the <code>F5</code> wide multiplexer</li>
</ul>
<h3 id="lut-ram"><a class="header" href="#lut-ram">LUT RAM</a></h3>
<p>This section is only applicable to <code>SLICEM</code>. <code>SLICEL</code>s don't have LUT RAM capability.</p>
<p>The <code>F_RAM</code> and <code>G_RAM</code> attributes, when set, turn <code>F</code> and <code>G</code> (respectively) into LUT RAM mode.</p>
<p>The signals used in RAM mode are:</p>
<ul>
<li><code>CLK</code> is the write clock</li>
<li><code>SR</code> is the write enable</li>
<li><code>G[1-4]</code> are write address for both the <code>F</code> and <code>G</code> LUTs</li>
<li><code>DIF</code> and <code>DIG</code> are the data input for the <code>F</code> and <code>G</code> LUTs, respectively</li>
<li><code>BX</code>: bit 4 of the write address, when enabled</li>
<li><code>SLICEWE1</code>: bit 5 of the write address, when enabled</li>
</ul>
<p>The <code>DIF_MUX</code> determines the value of <code>DIF</code>:</p>
<ul>
<li><code>BX</code>: use the <code>BX</code> pin (used for 16×X single-port RAMs)</li>
<li><code>ALT</code>: use the <code>DIG</code> value (used for dual-port RAMs, 32×X RAMs, or 64×1 RAMs)</li>
</ul>
<p>The <code>DIG_MUX</code> determines the value of <code>DIG</code>:</p>
<ul>
<li><code>BY</code>: use the <code>BY</code> pin (used for 16×X and 32×X RAMs and <code>SLICE2</code> in 64×X RAMs)</li>
<li><code>ALT</code>: use the <code>ALTDIG</code> value (used for <code>SLICE0</code> in 64×1 RAMs)</li>
</ul>
<p><code>ALTDIG</code> is determined as follows:</p>
<ul>
<li><code>SLICE0.ALTDIG</code> is connected to <code>SLICE2.DIG</code></li>
<li><code>SLICE2.ALTDIG</code> is indeterminate (and should not be used)</li>
</ul>
<p>Note that <code>DI[FG]_MUX</code> attributes are also used in the shift register mode, but with different meaning.</p>
<p>On Spartan 3, when <code>SLICEWE0USED</code> is set, the <code>BX</code> signal is used as bit 4 of write address. The <code>F</code> LUT is written when it is 1, the <code>G</code> LUT is written when it is 0. Otherwise, the signal is ignored, and both LUTs are written at the same time.</p>
<p>On Virtex 4, the attribute is replaced with <code>F_SLICEWE0USED</code> and <code>G_SLICEWE0USED</code>, which are per-LUT.</p>
<p>The <code>SLICEWE1</code> signal is routed as follows:</p>
<ul>
<li><code>SLICE0.SLICEWE1 = SLICE0.BY</code></li>
<li><code>SLICE2.SLICEWE1 = !SLICE0.BY</code></li>
</ul>
<p>On Spartan 3, if <code>SLICE0.SLICEWE1USED</code> is set, both <code>SLICEM</code>s within the CLB will use their <code>SLICEWE1</code> signal as a write enable — the LUTs are only written when <code>SLICEWE1</code> is 1. Otherwise, all <code>SLICEWE1</code> signals are ignored.</p>
<p>Note that <code>SLICE2</code> doesn't have a <code>SLICEWE1USED</code> bit — it is controlled by the same configuration bit as <code>SLICE0</code>.</p>
<p>On Virtex 4, the attribute is replaced with <code>F_SLICEWE1USED</code> and <code>G_SLICEWE1USED</code>, which are per-LUT, and appear in both slices.</p>
<h4 id="single-port-16x-ram"><a class="header" href="#single-port-16x-ram">Single-port 16×X RAM</a></h4>
<p>Single-port 16×X RAM can be implemented as follows:</p>
<ul>
<li>pick a <code>SLICEM</code></li>
<li>pick a LUT within the slice for each 16×1 subblock
<ul>
<li><code>G</code> can always be used</li>
<li><code>F</code> can be used if <code>G</code> is also used with the same address</li>
</ul>
</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li>for the 16×1 slice in <code>F</code> LUT:
<ul>
<li>connect <code>F[1-4]</code> to the read/write address</li>
<li>connect <code>BX</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>BX</code></li>
<li>use <code>F</code> output as read data</li>
</ul>
</li>
<li>for the 16×1 slice in <code>G</code> LUT:
<ul>
<li>connect <code>G[1-4]</code> to the read/write address</li>
<li>connect <code>BY</code> to write data</li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>G</code> output as read data</li>
</ul>
</li>
</ul>
<h4 id="dual-port-16x-ram"><a class="header" href="#dual-port-16x-ram">Dual-port 16×X RAM</a></h4>
<p>Dual-port 16×X RAM can be implemented as follows:</p>
<ul>
<li>pick a <code>SLICEM</code></li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li>connect <code>G[1-4]</code> to the write address</li>
<li>connect <code>F[1-4]</code> to the read address</li>
<li>connect <code>BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>F</code> and <code>G</code> outputs as read data</li>
</ul>
<h4 id="single-port-32x-ram"><a class="header" href="#single-port-32x-ram">Single-port 32×X RAM</a></h4>
<p>Single-port 32×X RAM can be implemented as follows:</p>
<ul>
<li>pick a <code>SLICEM</code></li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>F</code> LUT corresponds to addresses <code>0x0X</code></li>
<li><code>G</code> LUT corresponds to addresses <code>0x1X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> to low 4 bits of the read/write address</li>
<li>connect <code>BX</code> to bit 4 of read/write address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>F5</code> output as read data</li>
</ul>
<h4 id="single-port-641-ram"><a class="header" href="#single-port-641-ram">Single-port 64×1 RAM</a></h4>
<p>Single-port 64×1 RAM can be implemented as follows:</p>
<ul>
<li>use both <code>SLICE0</code> and <code>SLICE2</code></li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>SLICE0.G</code> LUT corresponds to addresses <code>0x0X</code></li>
<li><code>SLICE0.F</code> LUT corresponds to addresses <code>0x1X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> to low 4 bits of the read/write address</li>
<li>connect both <code>BX</code> to bit 4 of read/write address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>SLICE0.BY</code> to bit 5 of read/write address</li>
<li>set <code>SLICE0.SLICEWE1USED</code></li>
<li>connect <code>SLICE2.BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE2.DIG_MUX</code> to <code>BY</code></li>
<li>set <code>SLICE0.DIG_MUX</code> to <code>ALT</code></li>
<li>use <code>SLICE0.FX</code> output as read data</li>
</ul>
<h3 id="shift-registers"><a class="header" href="#shift-registers">Shift registers</a></h3>
<p>This section is only applicable to <code>SLICEM</code>. <code>SLICEL</code>s don't have LUT RAM capability.</p>
<p>The <code>F_SHIFT</code> and <code>G_SHIFT</code> attributes, when set, turn <code>F</code> and <code>G</code> (respectively) into shift register mode.</p>
<p>The signals used in shift register mode are:</p>
<ul>
<li><code>CLK</code> is the write clock</li>
<li><code>SR</code> is the write enable</li>
<li><code>DIF</code> and <code>DIG</code> are the data input for the <code>F</code> and <code>G</code> LUTs, respectively</li>
</ul>
<p>The LUTs in shift register mode have shift-out outputs, <code>FMC15</code> and <code>GMC15</code>, which are the next bit to be shifted out. They can be connected to another LUT's data input to assemble larger shift registers.</p>
<p>The <code>DIF_MUX</code> determines the value of <code>DIF</code>:</p>
<ul>
<li><code>BX</code>: use the <code>BX</code> pin</li>
<li><code>ALT</code>: use the <code>GMC15</code> value</li>
</ul>
<p>The <code>DIG_MUX</code> determines the value of <code>DIG</code>:</p>
<ul>
<li><code>BY</code>: use the <code>BY</code> pin</li>
<li><code>ALT</code>: use the <code>SHIFTIN</code> pin</li>
</ul>
<p><code>SHIFTIN</code> is routed as follows:</p>
<ul>
<li><code>SLICE0.SHIFTIN = SLICE2.SHIFTOUT = SLICE2.FMC15</code></li>
<li><code>SLICE2.SHIFTIN</code> is indeterminate.</li>
</ul>
<p>Note that <code>DI[FG]_MUX</code> attributes are also used in the LUT RAM mode, but with different meaning.</p>
<p>The external write data is written to bit 0 of the LUT. Bit 15 is shifted out.</p>
<p>TODO: do LUT RAM and shift register modes interfere within a <code>SLICE</code>?</p>
<h2 id="wide-multiplexers"><a class="header" href="#wide-multiplexers">Wide multiplexers</a></h2>
<p>Every <code>SLICE</code> has two wide multiplexers: <code>F5</code> and <code>FX</code>, used to combine smaller LUTs into larger LUTs. Their function is hardwired:</p>
<ul>
<li><code>F5 = BX ? F : G</code></li>
<li><code>FX = BY ? FXINA : FXINB</code></li>
</ul>
<p>The <code>F5</code> output goes to the <code>FXMUX</code> multiplexer, and further wide multiplexers. The <code>FX</code> output goes to the <code>GYMUX</code> multiplexer, and further wide multiplexers.</p>
<p>The <code>FXINA</code> and <code>FXINB</code> inputs are routed as follows:</p>
<div class="table-wrapper"><table><thead><tr><th><code>SLICE</code></th><th><code>FXINA</code></th><th><code>FXINB</code></th><th>effective primitive</th></tr></thead><tbody>
<tr><td><code>SLICE0</code></td><td><code>SLICE0.F5</code></td><td><code>SLICE2.F5</code></td><td><code>MUXF6</code></td></tr>
<tr><td><code>SLICE1</code></td><td><code>SLICE1.F5</code></td><td><code>SLICE3.F5</code></td><td><code>MUXF6</code></td></tr>
<tr><td><code>SLICE2</code></td><td><code>SLICE0.FX</code></td><td><code>SLICE1.FX</code></td><td><code>MUXF7</code></td></tr>
<tr><td><code>SLICE3</code></td><td><code>SLICE2.FX</code></td><td><code>SLICE2.FX</code>, from CLB above</td><td><code>MUXF8</code></td></tr>
</tbody></table>
</div><div class="warning">The routing is different from Virtex 2.</div>
<p>The <code>FX</code> output isn't connected across any interconnect holes — a <code>MUXF8</code> cannot be made of two CLBs separated by a hole.</p>
<h2 id="carry-logic"><a class="header" href="#carry-logic">Carry logic</a></h2>
<p>The carry logic implements the <code>MUXCY</code> and <code>XORCY</code> primitives described in Xilinx documentation. There are several bitstream attributes controlling carry logic operation.</p>
<p>The <code>CYINIT</code> mux determines the start of the carry chain in the slice:</p>
<ul>
<li><code>CIN</code>: connected from <code>COUT</code> of the <code>SLICE</code> below</li>
<li><code>BX</code></li>
</ul>
<p>On Spartan 3, the <code>CYSELF</code> mux determines the "propagate" (or select) input of the lower <code>MUXCY</code>:</p>
<ul>
<li><code>F</code>: propagate is connected to <code>F</code> LUT output</li>
<li><code>1</code>: propagate is connected to const-1 (ie. the <code>MUXCY</code> is effectively skipped from the chain)</li>
</ul>
<p>On Virtex 4, the <code>CYSELF</code> mux doesn't exist, and the propagate signal is hardwired to <code>F</code> output.</p>
<p>The <code>CY0F</code> mux determines the "generate" input of the lower <code>MUXCY</code>:</p>
<ul>
<li><code>0</code> (constant)</li>
<li><code>1</code> (constant)</li>
<li>(Spartan 3) <code>F1</code></li>
<li><code>F2</code></li>
<li>(Virtex 4) <code>F3</code></li>
<li><code>BX</code></li>
<li>(Spartan 3) <code>PROD</code>: equal to <code>F1 &amp; F2</code>, implementing the <code>MULT_AND</code> primitive</li>
<li>(Virtex 4) <code>PROD</code>: equal to <code>F2 &amp; F3</code>, implementing the <code>MULT_AND</code> primitive</li>
</ul>
<p>On Spartan 3, the <code>CYSELG</code> mux determines the "propagate" (or select) input of the upper <code>MUXCY</code>:</p>
<ul>
<li><code>G</code>: propagate is connected to <code>G</code> LUT output</li>
<li><code>1</code>: propagate is connected to const-1 (ie. the <code>MUXCY</code> is effectively skipped from the chain)</li>
</ul>
<p>On Virtex 4, the <code>CYSELG</code> mux doesn't exist, and the propagate signal is hardwired to <code>F</code> output.</p>
<p>The <code>CY0G</code> mux determines the "generate" input of the upper <code>MUXCY</code>:</p>
<ul>
<li><code>0</code> (constant)</li>
<li><code>1</code> (constant)</li>
<li>(Spartan 3) <code>G1</code></li>
<li><code>G2</code></li>
<li>(Virtex 4) <code>G3</code></li>
<li><code>BY</code></li>
<li>(Spartan 3) <code>PROD</code>: equal to <code>G1 &amp; G2</code>, implementing the <code>MULT_AND</code> primitive</li>
<li>(Virtex 4) <code>PROD</code>: equal to <code>G2 &amp; G3</code>, implementing the <code>MULT_AND</code> primitive</li>
</ul>
<p>The hardwired logic implemented is:</p>
<ul>
<li>(Spartan 3) <code>FCY = CYSELF ? CY0F : CIN</code> (lower <code>MUXCY</code>)</li>
<li>(Spartan 3) <code>COUT = GCY = CYSELG ? CY0G : FCY</code> (upper <code>MUXCY</code>)</li>
<li>(Virtex 4) <code>FCY = F ? CY0F : CIN</code> (lower <code>MUXCY</code>)</li>
<li>(Virtex 4) <code>COUT = GCY = G ? CY0G : FCY</code> (upper <code>MUXCY</code>)</li>
<li><code>FXOR = F ^ CIN</code> (lower <code>XORCY</code>)</li>
<li><code>GXOR = G ^ FCY</code> (upper <code>XORCY</code>)</li>
</ul>
<p>The dedicated <code>CIN</code> input is routed from:</p>
<ul>
<li><code>SLICE0.CIN</code>: from <code>SLICE2.COUT</code> of CLB below</li>
<li><code>SLICE1.CIN</code>: from <code>SLICE3.COUT</code> of CLB below</li>
<li><code>SLICE2.CIN</code>: from <code>SLICE0.COUT</code></li>
<li><code>SLICE3.CIN</code>: from <code>SLICE1.COUT</code></li>
</ul>
<p>The carry chains are not connected over interconnect holes. The <code>SLICE[01].CIN</code> inputs in the row above bottom IOI or any kind of interconnect hole are indeterminate.</p>
<p>The sum-of-products feature of Virtex 2 no longer exists on Spartan 3 and Virtex 4.</p>
<h2 id="output-multiplexers--spartan-3"><a class="header" href="#output-multiplexers--spartan-3">Output multiplexers — Spartan 3</a></h2>
<p>The Spartan 3 output multiplexers are unchanged from Virtex 2, except for <code>SOPOUT</code> removal.</p>
<p>The <code>FXMUX</code> multiplexer controls the <code>X</code> output. It has three inputs:</p>
<ul>
<li><code>F</code> (the LUT output)</li>
<li><code>F5</code></li>
<li><code>FXOR</code></li>
</ul>
<p>The <code>GYMUX</code> multiplexer controls the <code>Y</code> output. It has three inputs:</p>
<ul>
<li><code>G</code> (the LUT output)</li>
<li><code>FX</code></li>
<li><code>GXOR</code></li>
</ul>
<p>The <code>XBMUX</code> multiplexer controls the <code>XB</code> output. It has two inputs:</p>
<ul>
<li><code>FCY</code></li>
<li><code>FMC15</code>: shift register output of <code>F</code></li>
</ul>
<p>The <code>YBMUX</code> multiplexer controls the <code>YB</code> output. It has two inputs:</p>
<ul>
<li><code>GCY</code> (equal to <code>COUT</code>)</li>
<li><code>GMC15</code>: shift register output of <code>G</code></li>
</ul>
<p>The <code>DXMUX</code> mulitplexer controls the <code>FFX</code> data input. It has two inputs:</p>
<ul>
<li><code>X</code> (the <code>FXMUX</code> output)</li>
<li><code>BX</code></li>
</ul>
<p>The <code>DYMUX</code> mulitplexer controls the <code>FFY</code> data input. It has two inputs:</p>
<ul>
<li><code>Y</code> (the <code>GYMUX</code> output)</li>
<li><code>BY</code></li>
</ul>
<h2 id="output-multiplexers--virtex-4"><a class="header" href="#output-multiplexers--virtex-4">Output multiplexers — Virtex 4</a></h2>
<p>The <code>FXMUX</code> multiplexer controls the <code>XMUX</code> output. It has two inputs:</p>
<ul>
<li><code>F5</code></li>
<li><code>FXOR</code></li>
</ul>
<p>The <code>GYMUX</code> multiplexer controls the <code>YMUX</code> output. It has two inputs:</p>
<ul>
<li><code>FX</code></li>
<li><code>GXOR</code></li>
</ul>
<p>The <code>X</code> output is directly connected to <code>F</code> output and doesn't have a mux. Likewise, <code>Y</code> output is directly connected to <code>G</code> output.</p>
<p>The <code>XBMUX</code> multiplexer controls the <code>XB</code> output. It has two inputs:</p>
<ul>
<li><code>FCY</code></li>
<li><code>FMC15</code>: shift register output of <code>F</code></li>
</ul>
<p>The <code>YBMUX</code> multiplexer controls the <code>YB</code> output. It has two inputs:</p>
<ul>
<li><code>GCY</code> (equal to <code>COUT</code>)</li>
<li><code>GMC15</code>: shift register output of <code>G</code></li>
</ul>
<p>The <code>DXMUX</code> mulitplexer controls the <code>FFX</code> data input. It has five inputs:</p>
<ul>
<li><code>X</code> (the <code>F</code> output)</li>
<li><code>F5</code></li>
<li><code>FXOR</code></li>
<li><code>XB</code></li>
<li><code>BX</code></li>
</ul>
<p>The <code>DYMUX</code> mulitplexer controls the <code>FFY</code> data input. It has five inputs:</p>
<ul>
<li><code>Y</code> (the <code>G</code> output)</li>
<li><code>FX</code></li>
<li><code>GXOR</code></li>
<li><code>YB</code></li>
<li><code>BY</code></li>
</ul>
<h2 id="registers"><a class="header" href="#registers">Registers</a></h2>
<p>The registers are unchanged from Virtex 2.</p>
<p>A <code>SLICE</code> contains two registers:</p>
<ul>
<li><code>FFX</code>, with input determined by <code>DXMUX</code> and output connected to <code>XQ</code></li>
<li><code>FFY</code>, with input determined by <code>DYMUX</code> and output connected to <code>YQ</code></li>
</ul>
<p>Both registers share the same control signals:</p>
<ul>
<li><code>CLK</code>: posedge-triggered clock in FF mode or <strong>active-low</strong> gate in latch mode</li>
<li><code>CE</code>: active-high clock or gate enable</li>
<li><code>SR</code>: if <code>FF_SR_EN</code>, the set/reset signal</li>
<li><code>BY</code>: if <code>FF_REV_EN</code>, the alternate set/reset signal</li>
</ul>
<p>The following attributes determine register function:</p>
<ul>
<li><code>FF_LATCH</code>: if set, the registers are latches and <code>CLK</code> behaves as <strong>active-low</strong> gate; otherwise, the registers are flip-flops and <code>CLK</code> is a posedge-triggered clock</li>
<li><code>FF_SYNC</code>: if set, the <code>SR</code> and <code>BY</code> (if enabled) implement synchronous set/reset (with priority over <code>CE</code>); otherwise, they implement asynchronous set/reset; should not be set together with <code>FF_LATCH</code></li>
<li><code>FF[XY]_INIT</code>: determines the initial or captured value of given register
<ul>
<li>when the global <code>GSR</code> signal is pulsed (for example, as part of the configuration process), the register is set to the value of this bit</li>
<li>when the global <code>GCAP</code> signal is pulsed (for example, by the <code>CAPTURE</code> primitive), this bit captures the current state of the register</li>
</ul>
</li>
<li><code>FF[XY]_SRVAL</code>: determines the set/reset value of given register</li>
<li><code>FF_SR_EN</code>: if set, <code>SR</code> is used as the set/reset signal for both registers, setting them to their <code>FF[XY]_SRVAL</code></li>
<li><code>FF_REV_EN</code>: if set, <code>BY</code> behaves as secondary set/reset signal for both registers, setting them to the <strong>opposite</strong> of their <code>FF[XY]_SRVAL</code></li>
</ul>
<h2 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h2>
<p>The data for a CLB is located in the same bitstream tile as the associated <code>INT.CLB</code> tile.</p>
<h2 id="tile-clb"><a class="header" href="#tile-clb">Tile CLB</a></h2>
<p>Cells: 1</p>
<h3 id="bel-slice0"><a class="header" href="#bel-slice0">Bel SLICE0</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 CLB bel SLICE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BX</td><td>input</td><td>IMUX.FAN.BX0</td></tr>
<tr><td>BY</td><td>input</td><td>IMUX.FAN.BY0</td></tr>
<tr><td>CE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>IMUX.CLK0</td></tr>
<tr><td>F1</td><td>input</td><td>IMUX.DATA0</td></tr>
<tr><td>F2</td><td>input</td><td>IMUX.DATA4</td></tr>
<tr><td>F3</td><td>input</td><td>IMUX.DATA8</td></tr>
<tr><td>F4</td><td>input</td><td>IMUX.DATA12</td></tr>
<tr><td>G1</td><td>input</td><td>IMUX.DATA16</td></tr>
<tr><td>G2</td><td>input</td><td>IMUX.DATA20</td></tr>
<tr><td>G3</td><td>input</td><td>IMUX.DATA24</td></tr>
<tr><td>G4</td><td>input</td><td>IMUX.DATA28</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>X</td><td>output</td><td>OUT.FAN0</td></tr>
<tr><td>XB</td><td>output</td><td>OUT.SEC0</td></tr>
<tr><td>XQ</td><td>output</td><td>OUT.SEC8</td></tr>
<tr><td>Y</td><td>output</td><td>OUT.FAN4</td></tr>
<tr><td>YB</td><td>output</td><td>OUT.SEC4</td></tr>
<tr><td>YQ</td><td>output</td><td>OUT.SEC12</td></tr>
</tbody>
</table></div>
<h3 id="bel-slice1"><a class="header" href="#bel-slice1">Bel SLICE1</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 CLB bel SLICE1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BX</td><td>input</td><td>IMUX.FAN.BX1</td></tr>
<tr><td>BY</td><td>input</td><td>IMUX.FAN.BY1</td></tr>
<tr><td>CE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>IMUX.CLK1</td></tr>
<tr><td>F1</td><td>input</td><td>IMUX.DATA1</td></tr>
<tr><td>F2</td><td>input</td><td>IMUX.DATA5</td></tr>
<tr><td>F3</td><td>input</td><td>IMUX.DATA9</td></tr>
<tr><td>F4</td><td>input</td><td>IMUX.DATA13</td></tr>
<tr><td>G1</td><td>input</td><td>IMUX.DATA17</td></tr>
<tr><td>G2</td><td>input</td><td>IMUX.DATA21</td></tr>
<tr><td>G3</td><td>input</td><td>IMUX.DATA25</td></tr>
<tr><td>G4</td><td>input</td><td>IMUX.DATA29</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>X</td><td>output</td><td>OUT.FAN1</td></tr>
<tr><td>XB</td><td>output</td><td>OUT.SEC1</td></tr>
<tr><td>XQ</td><td>output</td><td>OUT.SEC9</td></tr>
<tr><td>Y</td><td>output</td><td>OUT.FAN5</td></tr>
<tr><td>YB</td><td>output</td><td>OUT.SEC5</td></tr>
<tr><td>YQ</td><td>output</td><td>OUT.SEC13</td></tr>
</tbody>
</table></div>
<h3 id="bel-slice2"><a class="header" href="#bel-slice2">Bel SLICE2</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 CLB bel SLICE2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BX</td><td>input</td><td>IMUX.FAN.BX2</td></tr>
<tr><td>BY</td><td>input</td><td>IMUX.FAN.BY2</td></tr>
<tr><td>CE</td><td>input</td><td>IMUX.CE2</td></tr>
<tr><td>CLK</td><td>input</td><td>IMUX.CLK2</td></tr>
<tr><td>F1</td><td>input</td><td>IMUX.DATA2</td></tr>
<tr><td>F2</td><td>input</td><td>IMUX.DATA6</td></tr>
<tr><td>F3</td><td>input</td><td>IMUX.DATA10</td></tr>
<tr><td>F4</td><td>input</td><td>IMUX.DATA14</td></tr>
<tr><td>G1</td><td>input</td><td>IMUX.DATA18</td></tr>
<tr><td>G2</td><td>input</td><td>IMUX.DATA22</td></tr>
<tr><td>G3</td><td>input</td><td>IMUX.DATA26</td></tr>
<tr><td>G4</td><td>input</td><td>IMUX.DATA30</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>X</td><td>output</td><td>OUT.FAN2</td></tr>
<tr><td>XB</td><td>output</td><td>OUT.SEC2</td></tr>
<tr><td>XQ</td><td>output</td><td>OUT.SEC10</td></tr>
<tr><td>Y</td><td>output</td><td>OUT.FAN6</td></tr>
<tr><td>YB</td><td>output</td><td>OUT.SEC6</td></tr>
<tr><td>YQ</td><td>output</td><td>OUT.SEC14</td></tr>
</tbody>
</table></div>
<h3 id="bel-slice3"><a class="header" href="#bel-slice3">Bel SLICE3</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 CLB bel SLICE3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BX</td><td>input</td><td>IMUX.FAN.BX3</td></tr>
<tr><td>BY</td><td>input</td><td>IMUX.FAN.BY3</td></tr>
<tr><td>CE</td><td>input</td><td>IMUX.CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>IMUX.CLK3</td></tr>
<tr><td>F1</td><td>input</td><td>IMUX.DATA3</td></tr>
<tr><td>F2</td><td>input</td><td>IMUX.DATA7</td></tr>
<tr><td>F3</td><td>input</td><td>IMUX.DATA11</td></tr>
<tr><td>F4</td><td>input</td><td>IMUX.DATA15</td></tr>
<tr><td>G1</td><td>input</td><td>IMUX.DATA19</td></tr>
<tr><td>G2</td><td>input</td><td>IMUX.DATA23</td></tr>
<tr><td>G3</td><td>input</td><td>IMUX.DATA27</td></tr>
<tr><td>G4</td><td>input</td><td>IMUX.DATA31</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR3</td></tr>
<tr><td>X</td><td>output</td><td>OUT.FAN3</td></tr>
<tr><td>XB</td><td>output</td><td>OUT.SEC3</td></tr>
<tr><td>XQ</td><td>output</td><td>OUT.SEC11</td></tr>
<tr><td>Y</td><td>output</td><td>OUT.FAN7</td></tr>
<tr><td>YB</td><td>output</td><td>OUT.SEC7</td></tr>
<tr><td>YQ</td><td>output</td><td>OUT.SEC15</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 CLB bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.SR0</td><td>SLICE0.SR</td></tr>
<tr><td>IMUX.SR1</td><td>SLICE1.SR</td></tr>
<tr><td>IMUX.SR2</td><td>SLICE2.SR</td></tr>
<tr><td>IMUX.SR3</td><td>SLICE3.SR</td></tr>
<tr><td>IMUX.CLK0</td><td>SLICE0.CLK</td></tr>
<tr><td>IMUX.CLK1</td><td>SLICE1.CLK</td></tr>
<tr><td>IMUX.CLK2</td><td>SLICE2.CLK</td></tr>
<tr><td>IMUX.CLK3</td><td>SLICE3.CLK</td></tr>
<tr><td>IMUX.CE0</td><td>SLICE0.CE</td></tr>
<tr><td>IMUX.CE1</td><td>SLICE1.CE</td></tr>
<tr><td>IMUX.CE2</td><td>SLICE2.CE</td></tr>
<tr><td>IMUX.CE3</td><td>SLICE3.CE</td></tr>
<tr><td>IMUX.FAN.BX0</td><td>SLICE0.BX</td></tr>
<tr><td>IMUX.FAN.BX1</td><td>SLICE1.BX</td></tr>
<tr><td>IMUX.FAN.BX2</td><td>SLICE2.BX</td></tr>
<tr><td>IMUX.FAN.BX3</td><td>SLICE3.BX</td></tr>
<tr><td>IMUX.FAN.BY0</td><td>SLICE0.BY</td></tr>
<tr><td>IMUX.FAN.BY1</td><td>SLICE1.BY</td></tr>
<tr><td>IMUX.FAN.BY2</td><td>SLICE2.BY</td></tr>
<tr><td>IMUX.FAN.BY3</td><td>SLICE3.BY</td></tr>
<tr><td>IMUX.DATA0</td><td>SLICE0.F1</td></tr>
<tr><td>IMUX.DATA1</td><td>SLICE1.F1</td></tr>
<tr><td>IMUX.DATA2</td><td>SLICE2.F1</td></tr>
<tr><td>IMUX.DATA3</td><td>SLICE3.F1</td></tr>
<tr><td>IMUX.DATA4</td><td>SLICE0.F2</td></tr>
<tr><td>IMUX.DATA5</td><td>SLICE1.F2</td></tr>
<tr><td>IMUX.DATA6</td><td>SLICE2.F2</td></tr>
<tr><td>IMUX.DATA7</td><td>SLICE3.F2</td></tr>
<tr><td>IMUX.DATA8</td><td>SLICE0.F3</td></tr>
<tr><td>IMUX.DATA9</td><td>SLICE1.F3</td></tr>
<tr><td>IMUX.DATA10</td><td>SLICE2.F3</td></tr>
<tr><td>IMUX.DATA11</td><td>SLICE3.F3</td></tr>
<tr><td>IMUX.DATA12</td><td>SLICE0.F4</td></tr>
<tr><td>IMUX.DATA13</td><td>SLICE1.F4</td></tr>
<tr><td>IMUX.DATA14</td><td>SLICE2.F4</td></tr>
<tr><td>IMUX.DATA15</td><td>SLICE3.F4</td></tr>
<tr><td>IMUX.DATA16</td><td>SLICE0.G1</td></tr>
<tr><td>IMUX.DATA17</td><td>SLICE1.G1</td></tr>
<tr><td>IMUX.DATA18</td><td>SLICE2.G1</td></tr>
<tr><td>IMUX.DATA19</td><td>SLICE3.G1</td></tr>
<tr><td>IMUX.DATA20</td><td>SLICE0.G2</td></tr>
<tr><td>IMUX.DATA21</td><td>SLICE1.G2</td></tr>
<tr><td>IMUX.DATA22</td><td>SLICE2.G2</td></tr>
<tr><td>IMUX.DATA23</td><td>SLICE3.G2</td></tr>
<tr><td>IMUX.DATA24</td><td>SLICE0.G3</td></tr>
<tr><td>IMUX.DATA25</td><td>SLICE1.G3</td></tr>
<tr><td>IMUX.DATA26</td><td>SLICE2.G3</td></tr>
<tr><td>IMUX.DATA27</td><td>SLICE3.G3</td></tr>
<tr><td>IMUX.DATA28</td><td>SLICE0.G4</td></tr>
<tr><td>IMUX.DATA29</td><td>SLICE1.G4</td></tr>
<tr><td>IMUX.DATA30</td><td>SLICE2.G4</td></tr>
<tr><td>IMUX.DATA31</td><td>SLICE3.G4</td></tr>
<tr><td>OUT.FAN0</td><td>SLICE0.X</td></tr>
<tr><td>OUT.FAN1</td><td>SLICE1.X</td></tr>
<tr><td>OUT.FAN2</td><td>SLICE2.X</td></tr>
<tr><td>OUT.FAN3</td><td>SLICE3.X</td></tr>
<tr><td>OUT.FAN4</td><td>SLICE0.Y</td></tr>
<tr><td>OUT.FAN5</td><td>SLICE1.Y</td></tr>
<tr><td>OUT.FAN6</td><td>SLICE2.Y</td></tr>
<tr><td>OUT.FAN7</td><td>SLICE3.Y</td></tr>
<tr><td>OUT.SEC0</td><td>SLICE0.XB</td></tr>
<tr><td>OUT.SEC1</td><td>SLICE1.XB</td></tr>
<tr><td>OUT.SEC2</td><td>SLICE2.XB</td></tr>
<tr><td>OUT.SEC3</td><td>SLICE3.XB</td></tr>
<tr><td>OUT.SEC4</td><td>SLICE0.YB</td></tr>
<tr><td>OUT.SEC5</td><td>SLICE1.YB</td></tr>
<tr><td>OUT.SEC6</td><td>SLICE2.YB</td></tr>
<tr><td>OUT.SEC7</td><td>SLICE3.YB</td></tr>
<tr><td>OUT.SEC8</td><td>SLICE0.XQ</td></tr>
<tr><td>OUT.SEC9</td><td>SLICE1.XQ</td></tr>
<tr><td>OUT.SEC10</td><td>SLICE2.XQ</td></tr>
<tr><td>OUT.SEC11</td><td>SLICE3.XQ</td></tr>
<tr><td>OUT.SEC12</td><td>SLICE0.YQ</td></tr>
<tr><td>OUT.SEC13</td><td>SLICE1.YQ</td></tr>
<tr><td>OUT.SEC14</td><td>SLICE2.YQ</td></tr>
<tr><td>OUT.SEC15</td><td>SLICE3.YQ</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 CLB bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="6">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[0]</a>
</td>
<td title="0.1.63">
<a href="#tile-spartan3-CLB-SLICE2:CY0G">SLICE2:CY0G[1]</a>
</td>
<td title="0.2.63">
<a href="#tile-spartan3-CLB-SLICE3:CY0G">SLICE3:CY0G[1]</a>
</td>
<td title="0.3.63">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[1]</a>
</td>
<td title="0.1.62">
<a href="#tile-spartan3-CLB-SLICE2:CY0G">SLICE2:CY0G[2]</a>
</td>
<td title="0.2.62">
<a href="#tile-spartan3-CLB-SLICE3:CY0G">SLICE3:CY0G[2]</a>
</td>
<td title="0.3.62">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[1]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[2]</a>
</td>
<td title="0.1.61">
<a href="#tile-spartan3-CLB-SLICE2:CY0G">SLICE2:CY0G[0]</a>
</td>
<td title="0.2.61">
<a href="#tile-spartan3-CLB-SLICE3:CY0G">SLICE3:CY0G[0]</a>
</td>
<td title="0.3.61">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[3]</a>
</td>
<td title="0.1.60">
<a href="#tile-spartan3-CLB-SLICE2:GYMUX">SLICE2:GYMUX[1]</a>
</td>
<td title="0.2.60">
<a href="#tile-spartan3-CLB-SLICE3:GYMUX">SLICE3:GYMUX[1]</a>
</td>
<td title="0.3.60">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[4]</a>
</td>
<td title="0.1.59">
<a href="#tile-spartan3-CLB-SLICE2:DYMUX">SLICE2:DYMUX[0]</a>
</td>
<td title="0.2.59">
<a href="#tile-spartan3-CLB-SLICE3:DYMUX">SLICE3:DYMUX[0]</a>
</td>
<td title="0.3.59">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[4]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td title="0.0.58">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[5]</a>
</td>
<td title="0.1.58">
<a href="#tile-spartan3-CLB-SLICE2:DIG_MUX">SLICE2:DIG_MUX[0]</a>
</td>
<td>-</td>
<td title="0.3.58">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[5]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td title="0.0.57">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[6]</a>
</td>
<td title="0.1.57">
<a href="#tile-spartan3-CLB-SLICE2:GYMUX">SLICE2:GYMUX[0]</a>
</td>
<td title="0.2.57">
<a href="#tile-spartan3-CLB-SLICE3:GYMUX">SLICE3:GYMUX[0]</a>
</td>
<td title="0.3.57">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[6]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td title="0.0.56">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[7]</a>
</td>
<td title="0.1.56">
<a href="#tile-spartan3-CLB-SLICE2:FFY_SRVAL">~SLICE2:FFY_SRVAL</a>
</td>
<td title="0.2.56">
<a href="#tile-spartan3-CLB-SLICE3:FFY_SRVAL">~SLICE3:FFY_SRVAL</a>
</td>
<td title="0.3.56">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[7]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td title="0.0.55">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[8]</a>
</td>
<td title="0.1.55">
<a href="#tile-spartan3-CLB-SLICE2:FF_REV_ENABLE">SLICE2:FF_REV_ENABLE</a>
</td>
<td title="0.2.55">
<a href="#tile-spartan3-CLB-SLICE3:FF_REV_ENABLE">SLICE3:FF_REV_ENABLE</a>
</td>
<td title="0.3.55">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[8]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[9]</a>
</td>
<td title="0.1.54">
<a href="#tile-spartan3-CLB-SLICE2:FF_LATCH">SLICE2:FF_LATCH</a>
</td>
<td title="0.2.54">
<a href="#tile-spartan3-CLB-SLICE3:FF_LATCH">SLICE3:FF_LATCH</a>
</td>
<td title="0.3.54">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[9]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[10]</a>
</td>
<td title="0.1.53">
<a href="#tile-spartan3-CLB-SLICE2:FFY_INIT">~SLICE2:FFY_INIT</a>
</td>
<td title="0.2.53">
<a href="#tile-spartan3-CLB-SLICE3:FFY_INIT">~SLICE3:FFY_INIT</a>
</td>
<td title="0.3.53">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[10]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[11]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.52">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[11]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[12]</a>
</td>
<td title="0.1.51">
<a href="#tile-spartan3-CLB-SLICE2:FF_SR_SYNC">SLICE2:FF_SR_SYNC</a>
</td>
<td title="0.2.51">
<a href="#tile-spartan3-CLB-SLICE3:FF_SR_SYNC">SLICE3:FF_SR_SYNC</a>
</td>
<td title="0.3.51">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[12]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[13]</a>
</td>
<td title="0.1.50">
<a href="#tile-spartan3-CLB-SLICE2:FFX_INIT">~SLICE2:FFX_INIT</a>
</td>
<td title="0.2.50">
<a href="#tile-spartan3-CLB-SLICE3:FFX_INIT">~SLICE3:FFX_INIT</a>
</td>
<td title="0.3.50">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[13]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[14]</a>
</td>
<td title="0.1.49">
<a href="#tile-spartan3-CLB-SLICE2:FF_SR_ENABLE">~SLICE2:FF_SR_ENABLE</a>
</td>
<td title="0.2.49">
<a href="#tile-spartan3-CLB-SLICE2:SLICEWE0USED">SLICE2:SLICEWE0USED</a>
</td>
<td title="0.3.49">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[14]</a>
</td>
<td>-</td>
<td title="0.5.49">
<a href="#tile-spartan3-CLB-SLICE3:INV.BY">SLICE3:INV.BY</a>
</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-spartan3-CLB-SLICE2:G">~SLICE2:G[15]</a>
</td>
<td title="0.1.48">
<a href="#tile-spartan3-CLB-SLICE2:FXMUX">SLICE2:FXMUX[1]</a>
</td>
<td title="0.2.48">
<a href="#tile-spartan3-CLB-SLICE3:FXMUX">SLICE3:FXMUX[1]</a>
</td>
<td title="0.3.48">
<a href="#tile-spartan3-CLB-SLICE3:G">~SLICE3:G[15]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[0]</a>
</td>
<td title="0.1.47">
<a href="#tile-spartan3-CLB-SLICE2:DIF_MUX">SLICE2:DIF_MUX[0]</a>
</td>
<td>-</td>
<td title="0.3.47">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>46</td>
<td title="0.0.46">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[1]</a>
</td>
<td title="0.1.46">
<a href="#tile-spartan3-CLB-SLICE2:FFX_SRVAL">~SLICE2:FFX_SRVAL</a>
</td>
<td title="0.2.46">
<a href="#tile-spartan3-CLB-SLICE3:FFX_SRVAL">~SLICE3:FFX_SRVAL</a>
</td>
<td title="0.3.46">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[1]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td title="0.0.45">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[2]</a>
</td>
<td title="0.1.45">
<a href="#tile-spartan3-CLB-SLICE2:F_RAM">~SLICE2:F_RAM</a>
</td>
<td>-</td>
<td title="0.3.45">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td title="0.0.44">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[3]</a>
</td>
<td title="0.1.44">
<a href="#tile-spartan3-CLB-SLICE2:G_RAM">~SLICE2:G_RAM</a>
</td>
<td>-</td>
<td title="0.3.44">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[4]</a>
</td>
<td title="0.1.43">
<a href="#tile-spartan3-CLB-SLICE2:DXMUX">SLICE2:DXMUX[0]</a>
</td>
<td title="0.2.43">
<a href="#tile-spartan3-CLB-SLICE3:DXMUX">SLICE3:DXMUX[0]</a>
</td>
<td title="0.3.43">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[4]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>42</td>
<td title="0.0.42">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[5]</a>
</td>
<td title="0.1.42">
<a href="#tile-spartan3-CLB-SLICE2:CY0F">SLICE2:CY0F[2]</a>
</td>
<td title="0.2.42">
<a href="#tile-spartan3-CLB-SLICE3:CY0F">SLICE3:CY0F[2]</a>
</td>
<td title="0.3.42">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[5]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[6]</a>
</td>
<td title="0.1.41">
<a href="#tile-spartan3-CLB-SLICE2:CY0F">SLICE2:CY0F[0]</a>
</td>
<td title="0.2.41">
<a href="#tile-spartan3-CLB-SLICE3:CY0F">SLICE3:CY0F[0]</a>
</td>
<td title="0.3.41">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[6]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[7]</a>
</td>
<td title="0.1.40">
<a href="#tile-spartan3-CLB-SLICE2:F_SHIFT">~SLICE2:F_SHIFT</a>
</td>
<td>-</td>
<td title="0.3.40">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[7]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[8]</a>
</td>
<td title="0.1.39">
<a href="#tile-spartan3-CLB-SLICE2:CY0F">SLICE2:CY0F[1]</a>
</td>
<td title="0.2.39">
<a href="#tile-spartan3-CLB-SLICE3:CY0F">SLICE3:CY0F[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[8]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[9]</a>
</td>
<td title="0.1.38">
<a href="#tile-spartan3-CLB-SLICE2:G_SHIFT">~SLICE2:G_SHIFT</a>
</td>
<td>-</td>
<td title="0.3.38">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[9]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[10]</a>
</td>
<td title="0.1.37">
<a href="#tile-spartan3-CLB-SLICE2:YBMUX">SLICE2:YBMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.37">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[10]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[11]</a>
</td>
<td title="0.1.36">
<a href="#tile-spartan3-CLB-SLICE2:CYINIT">SLICE2:CYINIT[0]</a>
</td>
<td title="0.2.36">
<a href="#tile-spartan3-CLB-SLICE3:CYINIT">SLICE3:CYINIT[0]</a>
</td>
<td title="0.3.36">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[11]</a>
</td>
<td>-</td>
<td title="0.5.36">
<a href="#tile-spartan3-CLB-SLICE3:INV.BX">SLICE3:INV.BX</a>
</td>
</tr>
<tr><td>35</td>
<td title="0.0.35">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[12]</a>
</td>
<td title="0.1.35">
<a href="#tile-spartan3-CLB-SLICE2:CYSELG">SLICE2:CYSELG[0]</a>
</td>
<td title="0.2.35">
<a href="#tile-spartan3-CLB-SLICE3:CYSELG">SLICE3:CYSELG[0]</a>
</td>
<td title="0.3.35">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[12]</a>
</td>
<td>-</td>
<td title="0.5.35">
<a href="#tile-spartan3-CLB-SLICE2:INV.BY">SLICE2:INV.BY</a>
</td>
</tr>
<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[13]</a>
</td>
<td title="0.1.34">
<a href="#tile-spartan3-CLB-SLICE2:FXMUX">SLICE2:FXMUX[0]</a>
</td>
<td title="0.2.34">
<a href="#tile-spartan3-CLB-SLICE3:FXMUX">SLICE3:FXMUX[0]</a>
</td>
<td title="0.3.34">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[13]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td title="0.0.33">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[14]</a>
</td>
<td title="0.1.33">
<a href="#tile-spartan3-CLB-SLICE2:XBMUX">SLICE2:XBMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.33">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[14]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td title="0.0.32">
<a href="#tile-spartan3-CLB-SLICE2:F">~SLICE2:F[15]</a>
</td>
<td title="0.1.32">
<a href="#tile-spartan3-CLB-SLICE2:CYSELF">SLICE2:CYSELF[0]</a>
</td>
<td title="0.2.32">
<a href="#tile-spartan3-CLB-SLICE3:CYSELF">SLICE3:CYSELF[0]</a>
</td>
<td title="0.3.32">
<a href="#tile-spartan3-CLB-SLICE3:F">~SLICE3:F[15]</a>
</td>
<td>-</td>
<td title="0.5.32">
<a href="#tile-spartan3-CLB-SLICE2:INV.BX">SLICE2:INV.BX</a>
</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[0]</a>
</td>
<td title="0.1.31">
<a href="#tile-spartan3-CLB-SLICE0:CY0G">SLICE0:CY0G[1]</a>
</td>
<td title="0.2.31">
<a href="#tile-spartan3-CLB-SLICE1:CY0G">SLICE1:CY0G[1]</a>
</td>
<td title="0.3.31">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[0]</a>
</td>
<td>-</td>
<td title="0.5.31">
<a href="#tile-spartan3-CLB-SLICE1:INV.BY">SLICE1:INV.BY</a>
</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[1]</a>
</td>
<td title="0.1.30">
<a href="#tile-spartan3-CLB-SLICE0:CY0G">SLICE0:CY0G[2]</a>
</td>
<td title="0.2.30">
<a href="#tile-spartan3-CLB-SLICE1:CY0G">SLICE1:CY0G[2]</a>
</td>
<td title="0.3.30">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[1]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[2]</a>
</td>
<td title="0.1.29">
<a href="#tile-spartan3-CLB-SLICE0:CY0G">SLICE0:CY0G[0]</a>
</td>
<td title="0.2.29">
<a href="#tile-spartan3-CLB-SLICE1:CY0G">SLICE1:CY0G[0]</a>
</td>
<td title="0.3.29">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[3]</a>
</td>
<td title="0.1.28">
<a href="#tile-spartan3-CLB-SLICE0:GYMUX">SLICE0:GYMUX[1]</a>
</td>
<td title="0.2.28">
<a href="#tile-spartan3-CLB-SLICE1:GYMUX">SLICE1:GYMUX[1]</a>
</td>
<td title="0.3.28">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[3]</a>
</td>
<td>-</td>
<td title="0.5.28">
<a href="#tile-spartan3-CLB-SLICE1:INV.BX">SLICE1:INV.BX</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[4]</a>
</td>
<td title="0.1.27">
<a href="#tile-spartan3-CLB-SLICE0:DYMUX">SLICE0:DYMUX[0]</a>
</td>
<td title="0.2.27">
<a href="#tile-spartan3-CLB-SLICE1:DYMUX">SLICE1:DYMUX[0]</a>
</td>
<td title="0.3.27">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[4]</a>
</td>
<td>-</td>
<td title="0.5.27">
<a href="#tile-spartan3-CLB-SLICE0:INV.BY">SLICE0:INV.BY</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[5]</a>
</td>
<td title="0.1.26">
<a href="#tile-spartan3-CLB-SLICE0:DIG_MUX">SLICE0:DIG_MUX[0]</a>
</td>
<td>-</td>
<td title="0.3.26">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[5]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[6]</a>
</td>
<td title="0.1.25">
<a href="#tile-spartan3-CLB-SLICE0:GYMUX">SLICE0:GYMUX[0]</a>
</td>
<td title="0.2.25">
<a href="#tile-spartan3-CLB-SLICE1:GYMUX">SLICE1:GYMUX[0]</a>
</td>
<td title="0.3.25">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[6]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[7]</a>
</td>
<td title="0.1.24">
<a href="#tile-spartan3-CLB-SLICE0:FFY_SRVAL">~SLICE0:FFY_SRVAL</a>
</td>
<td title="0.2.24">
<a href="#tile-spartan3-CLB-SLICE1:FFY_SRVAL">~SLICE1:FFY_SRVAL</a>
</td>
<td title="0.3.24">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[7]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>23</td>
<td title="0.0.23">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[8]</a>
</td>
<td title="0.1.23">
<a href="#tile-spartan3-CLB-SLICE0:FF_REV_ENABLE">SLICE0:FF_REV_ENABLE</a>
</td>
<td title="0.2.23">
<a href="#tile-spartan3-CLB-SLICE1:FF_REV_ENABLE">SLICE1:FF_REV_ENABLE</a>
</td>
<td title="0.3.23">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[8]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[9]</a>
</td>
<td title="0.1.22">
<a href="#tile-spartan3-CLB-SLICE0:FF_LATCH">SLICE0:FF_LATCH</a>
</td>
<td title="0.2.22">
<a href="#tile-spartan3-CLB-SLICE1:FF_LATCH">SLICE1:FF_LATCH</a>
</td>
<td title="0.3.22">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[9]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[10]</a>
</td>
<td title="0.1.21">
<a href="#tile-spartan3-CLB-SLICE0:FFY_INIT">~SLICE0:FFY_INIT</a>
</td>
<td title="0.2.21">
<a href="#tile-spartan3-CLB-SLICE1:FFY_INIT">~SLICE1:FFY_INIT</a>
</td>
<td title="0.3.21">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[10]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[11]</a>
</td>
<td title="0.1.20">
<a href="#tile-spartan3-CLB-SLICE0:SLICEWE1USED">SLICE0:SLICEWE1USED</a>
</td>
<td>-</td>
<td title="0.3.20">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[11]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[12]</a>
</td>
<td title="0.1.19">
<a href="#tile-spartan3-CLB-SLICE0:FF_SR_SYNC">SLICE0:FF_SR_SYNC</a>
</td>
<td title="0.2.19">
<a href="#tile-spartan3-CLB-SLICE1:FF_SR_SYNC">SLICE1:FF_SR_SYNC</a>
</td>
<td title="0.3.19">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[12]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[13]</a>
</td>
<td title="0.1.18">
<a href="#tile-spartan3-CLB-SLICE0:FFX_INIT">~SLICE0:FFX_INIT</a>
</td>
<td title="0.2.18">
<a href="#tile-spartan3-CLB-SLICE1:FFX_INIT">~SLICE1:FFX_INIT</a>
</td>
<td title="0.3.18">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[13]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[14]</a>
</td>
<td title="0.1.17">
<a href="#tile-spartan3-CLB-SLICE0:FF_SR_ENABLE">~SLICE0:FF_SR_ENABLE</a>
</td>
<td title="0.2.17">
<a href="#tile-spartan3-CLB-SLICE0:SLICEWE0USED">SLICE0:SLICEWE0USED</a>
</td>
<td title="0.3.17">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[14]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-spartan3-CLB-SLICE0:G">~SLICE0:G[15]</a>
</td>
<td title="0.1.16">
<a href="#tile-spartan3-CLB-SLICE0:FXMUX">SLICE0:FXMUX[1]</a>
</td>
<td title="0.2.16">
<a href="#tile-spartan3-CLB-SLICE1:FXMUX">SLICE1:FXMUX[1]</a>
</td>
<td title="0.3.16">
<a href="#tile-spartan3-CLB-SLICE1:G">~SLICE1:G[15]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[0]</a>
</td>
<td title="0.1.15">
<a href="#tile-spartan3-CLB-SLICE0:DIF_MUX">SLICE0:DIF_MUX[0]</a>
</td>
<td>-</td>
<td title="0.3.15">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[1]</a>
</td>
<td title="0.1.14">
<a href="#tile-spartan3-CLB-SLICE0:FFX_SRVAL">~SLICE0:FFX_SRVAL</a>
</td>
<td title="0.2.14">
<a href="#tile-spartan3-CLB-SLICE1:FFX_SRVAL">~SLICE1:FFX_SRVAL</a>
</td>
<td title="0.3.14">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[1]</a>
</td>
<td>-</td>
<td title="0.5.14">
<a href="#tile-spartan3-CLB-SLICE0:INV.BX">SLICE0:INV.BX</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[2]</a>
</td>
<td title="0.1.13">
<a href="#tile-spartan3-CLB-SLICE0:F_RAM">~SLICE0:F_RAM</a>
</td>
<td>-</td>
<td title="0.3.13">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[3]</a>
</td>
<td title="0.1.12">
<a href="#tile-spartan3-CLB-SLICE0:G_RAM">~SLICE0:G_RAM</a>
</td>
<td>-</td>
<td title="0.3.12">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[4]</a>
</td>
<td title="0.1.11">
<a href="#tile-spartan3-CLB-SLICE0:DXMUX">SLICE0:DXMUX[0]</a>
</td>
<td title="0.2.11">
<a href="#tile-spartan3-CLB-SLICE1:DXMUX">SLICE1:DXMUX[0]</a>
</td>
<td title="0.3.11">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[4]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[5]</a>
</td>
<td title="0.1.10">
<a href="#tile-spartan3-CLB-SLICE0:CY0F">SLICE0:CY0F[2]</a>
</td>
<td title="0.2.10">
<a href="#tile-spartan3-CLB-SLICE1:CY0F">SLICE1:CY0F[2]</a>
</td>
<td title="0.3.10">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[5]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[6]</a>
</td>
<td title="0.1.9">
<a href="#tile-spartan3-CLB-SLICE0:CY0F">SLICE0:CY0F[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-spartan3-CLB-SLICE1:CY0F">SLICE1:CY0F[0]</a>
</td>
<td title="0.3.9">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[6]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[7]</a>
</td>
<td title="0.1.8">
<a href="#tile-spartan3-CLB-SLICE0:F_SHIFT">~SLICE0:F_SHIFT</a>
</td>
<td>-</td>
<td title="0.3.8">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[7]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[8]</a>
</td>
<td title="0.1.7">
<a href="#tile-spartan3-CLB-SLICE0:CY0F">SLICE0:CY0F[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-spartan3-CLB-SLICE1:CY0F">SLICE1:CY0F[1]</a>
</td>
<td title="0.3.7">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[8]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[9]</a>
</td>
<td title="0.1.6">
<a href="#tile-spartan3-CLB-SLICE0:G_SHIFT">~SLICE0:G_SHIFT</a>
</td>
<td>-</td>
<td title="0.3.6">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[9]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[10]</a>
</td>
<td title="0.1.5">
<a href="#tile-spartan3-CLB-SLICE0:YBMUX">SLICE0:YBMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.5">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[10]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[11]</a>
</td>
<td title="0.1.4">
<a href="#tile-spartan3-CLB-SLICE0:CYINIT">SLICE0:CYINIT[0]</a>
</td>
<td title="0.2.4">
<a href="#tile-spartan3-CLB-SLICE1:CYINIT">SLICE1:CYINIT[0]</a>
</td>
<td title="0.3.4">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[11]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[12]</a>
</td>
<td title="0.1.3">
<a href="#tile-spartan3-CLB-SLICE0:CYSELG">SLICE0:CYSELG[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-spartan3-CLB-SLICE1:CYSELG">SLICE1:CYSELG[0]</a>
</td>
<td title="0.3.3">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[12]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[13]</a>
</td>
<td title="0.1.2">
<a href="#tile-spartan3-CLB-SLICE0:FXMUX">SLICE0:FXMUX[0]</a>
</td>
<td title="0.2.2">
<a href="#tile-spartan3-CLB-SLICE1:FXMUX">SLICE1:FXMUX[0]</a>
</td>
<td title="0.3.2">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[13]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[14]</a>
</td>
<td title="0.1.1">
<a href="#tile-spartan3-CLB-SLICE0:XBMUX">SLICE0:XBMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[14]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-spartan3-CLB-SLICE0:F">~SLICE0:F[15]</a>
</td>
<td title="0.1.0">
<a href="#tile-spartan3-CLB-SLICE0:CYSELF">SLICE0:CYSELF[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-spartan3-CLB-SLICE1:CYSELF">SLICE1:CYSELF[0]</a>
</td>
<td title="0.3.0">
<a href="#tile-spartan3-CLB-SLICE1:F">~SLICE1:F[15]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:CY0F">SLICE0:CY0F</th>
<th>0.1.10</th>
<th>0.1.7</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:CY0F">SLICE1:CY0F</th>
<th>0.2.10</th>
<th>0.2.7</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:CY0F">SLICE2:CY0F</th>
<th>0.1.42</th>
<th>0.1.39</th>
<th>0.1.41</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:CY0F">SLICE3:CY0F</th>
<th>0.2.42</th>
<th>0.2.39</th>
<th>0.2.41</th>
</tr>
</thead>
<tbody>
<tr><td>BX</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>F2</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PROD</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:CY0G">SLICE0:CY0G</th>
<th>0.1.30</th>
<th>0.1.31</th>
<th>0.1.29</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:CY0G">SLICE1:CY0G</th>
<th>0.2.30</th>
<th>0.2.31</th>
<th>0.2.29</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:CY0G">SLICE2:CY0G</th>
<th>0.1.62</th>
<th>0.1.63</th>
<th>0.1.61</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:CY0G">SLICE3:CY0G</th>
<th>0.2.62</th>
<th>0.2.63</th>
<th>0.2.61</th>
</tr>
</thead>
<tbody>
<tr><td>BY</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>G2</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PROD</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:CYINIT">SLICE0:CYINIT</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:CYINIT">SLICE1:CYINIT</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:CYINIT">SLICE2:CYINIT</th>
<th>0.1.36</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:CYINIT">SLICE3:CYINIT</th>
<th>0.2.36</th>
</tr>
</thead>
<tbody>
<tr><td>BX</td>
<td>0</td>
</tr>
<tr><td>CIN</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:CYSELF">SLICE0:CYSELF</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:CYSELF">SLICE1:CYSELF</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:CYSELF">SLICE2:CYSELF</th>
<th>0.1.32</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:CYSELF">SLICE3:CYSELF</th>
<th>0.2.32</th>
</tr>
</thead>
<tbody>
<tr><td>1</td>
<td>0</td>
</tr>
<tr><td>F</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:CYSELG">SLICE0:CYSELG</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:CYSELG">SLICE1:CYSELG</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:CYSELG">SLICE2:CYSELG</th>
<th>0.1.35</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:CYSELG">SLICE3:CYSELG</th>
<th>0.2.35</th>
</tr>
</thead>
<tbody>
<tr><td>1</td>
<td>0</td>
</tr>
<tr><td>G</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:DIF_MUX">SLICE0:DIF_MUX</th>
<th>0.1.15</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:DIF_MUX">SLICE2:DIF_MUX</th>
<th>0.1.47</th>
</tr>
</thead>
<tbody>
<tr><td>ALT</td>
<td>0</td>
</tr>
<tr><td>BX</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:DIG_MUX">SLICE0:DIG_MUX</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:DIG_MUX">SLICE2:DIG_MUX</th>
<th>0.1.58</th>
</tr>
</thead>
<tbody>
<tr><td>ALT</td>
<td>0</td>
</tr>
<tr><td>BY</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:DXMUX">SLICE0:DXMUX</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:DXMUX">SLICE1:DXMUX</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:DXMUX">SLICE2:DXMUX</th>
<th>0.1.43</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:DXMUX">SLICE3:DXMUX</th>
<th>0.2.43</th>
</tr>
</thead>
<tbody>
<tr><td>BX</td>
<td>0</td>
</tr>
<tr><td>X</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:DYMUX">SLICE0:DYMUX</th>
<th>0.1.27</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:DYMUX">SLICE1:DYMUX</th>
<th>0.2.27</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:DYMUX">SLICE2:DYMUX</th>
<th>0.1.59</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:DYMUX">SLICE3:DYMUX</th>
<th>0.2.59</th>
</tr>
</thead>
<tbody>
<tr><td>BY</td>
<td>0</td>
</tr>
<tr><td>Y</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:F">SLICE0:F</th>
<th>0.0.0</th>
<th>0.0.1</th>
<th>0.0.2</th>
<th>0.0.3</th>
<th>0.0.4</th>
<th>0.0.5</th>
<th>0.0.6</th>
<th>0.0.7</th>
<th>0.0.8</th>
<th>0.0.9</th>
<th>0.0.10</th>
<th>0.0.11</th>
<th>0.0.12</th>
<th>0.0.13</th>
<th>0.0.14</th>
<th>0.0.15</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:G">SLICE0:G</th>
<th>0.0.16</th>
<th>0.0.17</th>
<th>0.0.18</th>
<th>0.0.19</th>
<th>0.0.20</th>
<th>0.0.21</th>
<th>0.0.22</th>
<th>0.0.23</th>
<th>0.0.24</th>
<th>0.0.25</th>
<th>0.0.26</th>
<th>0.0.27</th>
<th>0.0.28</th>
<th>0.0.29</th>
<th>0.0.30</th>
<th>0.0.31</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:F">SLICE1:F</th>
<th>0.3.0</th>
<th>0.3.1</th>
<th>0.3.2</th>
<th>0.3.3</th>
<th>0.3.4</th>
<th>0.3.5</th>
<th>0.3.6</th>
<th>0.3.7</th>
<th>0.3.8</th>
<th>0.3.9</th>
<th>0.3.10</th>
<th>0.3.11</th>
<th>0.3.12</th>
<th>0.3.13</th>
<th>0.3.14</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:G">SLICE1:G</th>
<th>0.3.16</th>
<th>0.3.17</th>
<th>0.3.18</th>
<th>0.3.19</th>
<th>0.3.20</th>
<th>0.3.21</th>
<th>0.3.22</th>
<th>0.3.23</th>
<th>0.3.24</th>
<th>0.3.25</th>
<th>0.3.26</th>
<th>0.3.27</th>
<th>0.3.28</th>
<th>0.3.29</th>
<th>0.3.30</th>
<th>0.3.31</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:F">SLICE2:F</th>
<th>0.0.32</th>
<th>0.0.33</th>
<th>0.0.34</th>
<th>0.0.35</th>
<th>0.0.36</th>
<th>0.0.37</th>
<th>0.0.38</th>
<th>0.0.39</th>
<th>0.0.40</th>
<th>0.0.41</th>
<th>0.0.42</th>
<th>0.0.43</th>
<th>0.0.44</th>
<th>0.0.45</th>
<th>0.0.46</th>
<th>0.0.47</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:G">SLICE2:G</th>
<th>0.0.48</th>
<th>0.0.49</th>
<th>0.0.50</th>
<th>0.0.51</th>
<th>0.0.52</th>
<th>0.0.53</th>
<th>0.0.54</th>
<th>0.0.55</th>
<th>0.0.56</th>
<th>0.0.57</th>
<th>0.0.58</th>
<th>0.0.59</th>
<th>0.0.60</th>
<th>0.0.61</th>
<th>0.0.62</th>
<th>0.0.63</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:F">SLICE3:F</th>
<th>0.3.32</th>
<th>0.3.33</th>
<th>0.3.34</th>
<th>0.3.35</th>
<th>0.3.36</th>
<th>0.3.37</th>
<th>0.3.38</th>
<th>0.3.39</th>
<th>0.3.40</th>
<th>0.3.41</th>
<th>0.3.42</th>
<th>0.3.43</th>
<th>0.3.44</th>
<th>0.3.45</th>
<th>0.3.46</th>
<th>0.3.47</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:G">SLICE3:G</th>
<th>0.3.48</th>
<th>0.3.49</th>
<th>0.3.50</th>
<th>0.3.51</th>
<th>0.3.52</th>
<th>0.3.53</th>
<th>0.3.54</th>
<th>0.3.55</th>
<th>0.3.56</th>
<th>0.3.57</th>
<th>0.3.58</th>
<th>0.3.59</th>
<th>0.3.60</th>
<th>0.3.61</th>
<th>0.3.62</th>
<th>0.3.63</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:FFX_INIT">SLICE0:FFX_INIT</th>
<th>0.1.18</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:FFX_SRVAL">SLICE0:FFX_SRVAL</th>
<th>0.1.14</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:FFY_INIT">SLICE0:FFY_INIT</th>
<th>0.1.21</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:FFY_SRVAL">SLICE0:FFY_SRVAL</th>
<th>0.1.24</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:FF_SR_ENABLE">SLICE0:FF_SR_ENABLE</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:F_RAM">SLICE0:F_RAM</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:F_SHIFT">SLICE0:F_SHIFT</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:G_RAM">SLICE0:G_RAM</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:G_SHIFT">SLICE0:G_SHIFT</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:FFX_INIT">SLICE1:FFX_INIT</th>
<th>0.2.18</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:FFX_SRVAL">SLICE1:FFX_SRVAL</th>
<th>0.2.14</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:FFY_INIT">SLICE1:FFY_INIT</th>
<th>0.2.21</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:FFY_SRVAL">SLICE1:FFY_SRVAL</th>
<th>0.2.24</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FFX_INIT">SLICE2:FFX_INIT</th>
<th>0.1.50</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FFX_SRVAL">SLICE2:FFX_SRVAL</th>
<th>0.1.46</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FFY_INIT">SLICE2:FFY_INIT</th>
<th>0.1.53</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FFY_SRVAL">SLICE2:FFY_SRVAL</th>
<th>0.1.56</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FF_SR_ENABLE">SLICE2:FF_SR_ENABLE</th>
<th>0.1.49</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:F_RAM">SLICE2:F_RAM</th>
<th>0.1.45</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:F_SHIFT">SLICE2:F_SHIFT</th>
<th>0.1.40</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:G_RAM">SLICE2:G_RAM</th>
<th>0.1.44</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:G_SHIFT">SLICE2:G_SHIFT</th>
<th>0.1.38</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:FFX_INIT">SLICE3:FFX_INIT</th>
<th>0.2.50</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:FFX_SRVAL">SLICE3:FFX_SRVAL</th>
<th>0.2.46</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:FFY_INIT">SLICE3:FFY_INIT</th>
<th>0.2.53</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:FFY_SRVAL">SLICE3:FFY_SRVAL</th>
<th>0.2.56</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:FF_LATCH">SLICE0:FF_LATCH</th>
<th>0.1.22</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:FF_REV_ENABLE">SLICE0:FF_REV_ENABLE</th>
<th>0.1.23</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:FF_SR_SYNC">SLICE0:FF_SR_SYNC</th>
<th>0.1.19</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:INV.BX">SLICE0:INV.BX</th>
<th>0.5.14</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:INV.BY">SLICE0:INV.BY</th>
<th>0.5.27</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:SLICEWE0USED">SLICE0:SLICEWE0USED</th>
<th>0.2.17</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE0:SLICEWE1USED">SLICE0:SLICEWE1USED</th>
<th>0.1.20</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:FF_LATCH">SLICE1:FF_LATCH</th>
<th>0.2.22</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:FF_REV_ENABLE">SLICE1:FF_REV_ENABLE</th>
<th>0.2.23</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:FF_SR_SYNC">SLICE1:FF_SR_SYNC</th>
<th>0.2.19</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:INV.BX">SLICE1:INV.BX</th>
<th>0.5.28</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:INV.BY">SLICE1:INV.BY</th>
<th>0.5.31</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FF_LATCH">SLICE2:FF_LATCH</th>
<th>0.1.54</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FF_REV_ENABLE">SLICE2:FF_REV_ENABLE</th>
<th>0.1.55</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FF_SR_SYNC">SLICE2:FF_SR_SYNC</th>
<th>0.1.51</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:INV.BX">SLICE2:INV.BX</th>
<th>0.5.32</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:INV.BY">SLICE2:INV.BY</th>
<th>0.5.35</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:SLICEWE0USED">SLICE2:SLICEWE0USED</th>
<th>0.2.49</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:FF_LATCH">SLICE3:FF_LATCH</th>
<th>0.2.54</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:FF_REV_ENABLE">SLICE3:FF_REV_ENABLE</th>
<th>0.2.55</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:FF_SR_SYNC">SLICE3:FF_SR_SYNC</th>
<th>0.2.51</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:INV.BX">SLICE3:INV.BX</th>
<th>0.5.36</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:INV.BY">SLICE3:INV.BY</th>
<th>0.5.49</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:FXMUX">SLICE0:FXMUX</th>
<th>0.1.16</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:FXMUX">SLICE1:FXMUX</th>
<th>0.2.16</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:FXMUX">SLICE2:FXMUX</th>
<th>0.1.48</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:FXMUX">SLICE3:FXMUX</th>
<th>0.2.48</th>
<th>0.2.34</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>F5</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>FXOR</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:GYMUX">SLICE0:GYMUX</th>
<th>0.1.28</th>
<th>0.1.25</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE1:GYMUX">SLICE1:GYMUX</th>
<th>0.2.28</th>
<th>0.2.25</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:GYMUX">SLICE2:GYMUX</th>
<th>0.1.60</th>
<th>0.1.57</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE3:GYMUX">SLICE3:GYMUX</th>
<th>0.2.60</th>
<th>0.2.57</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>FX</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GXOR</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:XBMUX">SLICE0:XBMUX</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:XBMUX">SLICE2:XBMUX</th>
<th>0.1.33</th>
</tr>
</thead>
<tbody>
<tr><td>FCY</td>
<td>0</td>
</tr>
<tr><td>FMC15</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-CLB-SLICE0:YBMUX">SLICE0:YBMUX</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-spartan3-CLB-SLICE2:YBMUX">SLICE2:YBMUX</th>
<th>0.1.37</th>
</tr>
</thead>
<tbody>
<tr><td>GCY</td>
<td>0</td>
</tr>
<tr><td>GMC15</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="reserved_andor"><a class="header" href="#reserved_andor"><code>RESERVED_ANDOR</code></a></h2>
<p>TODO: wtf is this even</p>
<h2 id="randor"><a class="header" href="#randor"><code>RANDOR</code></a></h2>
<p>This tile overlaps <code>IOI.*</code>.</p>
<h2 id="tile-randor"><a class="header" href="#tile-randor">Tile RANDOR</a></h2>
<p>Cells: 0</p>
<h3 id="bel-randor"><a class="header" href="#bel-randor">Bel RANDOR</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 RANDOR bel RANDOR</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 RANDOR bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.19">
<a href="#tile-spartan3-RANDOR-RANDOR:MODE">RANDOR:MODE[0]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-RANDOR-RANDOR:MODE">RANDOR:MODE</th>
<th>0.3.19</th>
</tr>
</thead>
<tbody>
<tr><td>OR</td>
<td>0</td>
</tr>
<tr><td>AND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="randor_init"><a class="header" href="#randor_init"><code>RANDOR_INIT</code></a></h2>
<p>This tile overlaps top-left interconnect tile.</p>
<h2 id="tile-randor_init"><a class="header" href="#tile-randor_init">Tile RANDOR_INIT</a></h2>
<p>Cells: 0</p>
<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 RANDOR_INIT bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>
<tr>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-spartan3-RANDOR_INIT-RANDOR_INIT:MODE">RANDOR_INIT:MODE[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-RANDOR_INIT-RANDOR_INIT:MODE">RANDOR_INIT:MODE</th>
<th>0.0.0</th>
</tr>
</thead>
<tbody>
<tr><td>OR</td>
<td>0</td>
</tr>
<tr><td>AND</td>
<td>1</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../spartan3/interconnect/tiles-intf.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../spartan3/bram.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../spartan3/interconnect/tiles-intf.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../spartan3/bram.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
