
ArudinoMega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000056  00800200  00001076  0000110a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001076  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  00800256  00800256  00001160  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001160  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000260  00000000  00000000  000011bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000018e8  00000000  00000000  0000141c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cf6  00000000  00000000  00002d04  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000123d  00000000  00000000  000039fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004f0  00000000  00000000  00004c38  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000665  00000000  00000000  00005128  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a48  00000000  00000000  0000578d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001c8  00000000  00000000  000061d5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3d c3       	rjmp	.+1658   	; 0x6cc <__vector_20>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	19 c2       	rjmp	.+1074   	; 0x4d0 <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	83 02       	muls	r24, r19
      e6:	d5 02       	muls	r29, r21
      e8:	d5 02       	muls	r29, r21
      ea:	d5 02       	muls	r29, r21
      ec:	d5 02       	muls	r29, r21
      ee:	d5 02       	muls	r29, r21
      f0:	d5 02       	muls	r29, r21
      f2:	d5 02       	muls	r29, r21
      f4:	83 02       	muls	r24, r19
      f6:	d5 02       	muls	r29, r21
      f8:	d5 02       	muls	r29, r21
      fa:	d5 02       	muls	r29, r21
      fc:	d5 02       	muls	r29, r21
      fe:	d5 02       	muls	r29, r21
     100:	d5 02       	muls	r29, r21
     102:	d5 02       	muls	r29, r21
     104:	85 02       	muls	r24, r21
     106:	d5 02       	muls	r29, r21
     108:	d5 02       	muls	r29, r21
     10a:	d5 02       	muls	r29, r21
     10c:	d5 02       	muls	r29, r21
     10e:	d5 02       	muls	r29, r21
     110:	d5 02       	muls	r29, r21
     112:	d5 02       	muls	r29, r21
     114:	d5 02       	muls	r29, r21
     116:	d5 02       	muls	r29, r21
     118:	d5 02       	muls	r29, r21
     11a:	d5 02       	muls	r29, r21
     11c:	d5 02       	muls	r29, r21
     11e:	d5 02       	muls	r29, r21
     120:	d5 02       	muls	r29, r21
     122:	d5 02       	muls	r29, r21
     124:	85 02       	muls	r24, r21
     126:	d5 02       	muls	r29, r21
     128:	d5 02       	muls	r29, r21
     12a:	d5 02       	muls	r29, r21
     12c:	d5 02       	muls	r29, r21
     12e:	d5 02       	muls	r29, r21
     130:	d5 02       	muls	r29, r21
     132:	d5 02       	muls	r29, r21
     134:	d5 02       	muls	r29, r21
     136:	d5 02       	muls	r29, r21
     138:	d5 02       	muls	r29, r21
     13a:	d5 02       	muls	r29, r21
     13c:	d5 02       	muls	r29, r21
     13e:	d5 02       	muls	r29, r21
     140:	d5 02       	muls	r29, r21
     142:	d5 02       	muls	r29, r21
     144:	d1 02       	muls	r29, r17
     146:	d5 02       	muls	r29, r21
     148:	d5 02       	muls	r29, r21
     14a:	d5 02       	muls	r29, r21
     14c:	d5 02       	muls	r29, r21
     14e:	d5 02       	muls	r29, r21
     150:	d5 02       	muls	r29, r21
     152:	d5 02       	muls	r29, r21
     154:	ae 02       	muls	r26, r30
     156:	d5 02       	muls	r29, r21
     158:	d5 02       	muls	r29, r21
     15a:	d5 02       	muls	r29, r21
     15c:	d5 02       	muls	r29, r21
     15e:	d5 02       	muls	r29, r21
     160:	d5 02       	muls	r29, r21
     162:	d5 02       	muls	r29, r21
     164:	d5 02       	muls	r29, r21
     166:	d5 02       	muls	r29, r21
     168:	d5 02       	muls	r29, r21
     16a:	d5 02       	muls	r29, r21
     16c:	d5 02       	muls	r29, r21
     16e:	d5 02       	muls	r29, r21
     170:	d5 02       	muls	r29, r21
     172:	d5 02       	muls	r29, r21
     174:	a2 02       	muls	r26, r18
     176:	d5 02       	muls	r29, r21
     178:	d5 02       	muls	r29, r21
     17a:	d5 02       	muls	r29, r21
     17c:	d5 02       	muls	r29, r21
     17e:	d5 02       	muls	r29, r21
     180:	d5 02       	muls	r29, r21
     182:	d5 02       	muls	r29, r21
     184:	c0 02       	muls	r28, r16

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 e7       	ldi	r30, 0x76	; 118
     19e:	f0 e1       	ldi	r31, 0x10	; 16
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 35       	cpi	r26, 0x56	; 86
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e5       	ldi	r26, 0x56	; 86
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 36       	cpi	r26, 0x69	; 105
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	10 d0       	rcall	.+32     	; 0x1e2 <main>
     1c2:	57 c7       	rjmp	.+3758   	; 0x1072 <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <adc_init>:
 */ 
#include <avr/io.h>
#include "adc.h"

void adc_init(void){
	ADCSRA |= (1 << ADEN) | (1<<ADPS0) | (1<<ADPS1) | (1 << ADPS2); 
     1c6:	ea e7       	ldi	r30, 0x7A	; 122
     1c8:	f0 e0       	ldi	r31, 0x00	; 0
     1ca:	80 81       	ld	r24, Z
     1cc:	87 68       	ori	r24, 0x87	; 135
     1ce:	80 83       	st	Z, r24
	ADMUX |= (1 << REFS0);
     1d0:	ec e7       	ldi	r30, 0x7C	; 124
     1d2:	f0 e0       	ldi	r31, 0x00	; 0
     1d4:	80 81       	ld	r24, Z
     1d6:	80 64       	ori	r24, 0x40	; 64
     1d8:	80 83       	st	Z, r24
	ADMUX &= ~(1 <<REFS1);
     1da:	80 81       	ld	r24, Z
     1dc:	8f 77       	andi	r24, 0x7F	; 127
     1de:	80 83       	st	Z, r24
     1e0:	08 95       	ret

000001e2 <main>:
#include "analog/ir.h"
#include "motor.h"
#include <stdlib.h>
#include <stdint.h>

int main(void){
     1e2:	cf 93       	push	r28
     1e4:	df 93       	push	r29
     1e6:	cd b7       	in	r28, 0x3d	; 61
     1e8:	de b7       	in	r29, 0x3e	; 62
     1ea:	2b 97       	sbiw	r28, 0x0b	; 11
     1ec:	0f b6       	in	r0, 0x3f	; 63
     1ee:	f8 94       	cli
     1f0:	de bf       	out	0x3e, r29	; 62
     1f2:	0f be       	out	0x3f, r0	; 63
     1f4:	cd bf       	out	0x3d, r28	; 61
	uart_init();
     1f6:	ff d1       	rcall	.+1022   	; 0x5f6 <uart_init>
	adc_init();
     1f8:	e6 df       	rcall	.-52     	; 0x1c6 <adc_init>
	pwm_init();
     1fa:	10 d2       	rcall	.+1056   	; 0x61c <pwm_init>
	//Set start values for pins and center the servo
	DDRE |= (1<<PE3);
     1fc:	6b 9a       	sbi	0x0d, 3	; 13
	DDRH |= (1 << PH3);
     1fe:	e1 e0       	ldi	r30, 0x01	; 1
     200:	f1 e0       	ldi	r31, 0x01	; 1
     202:	80 81       	ld	r24, Z
     204:	88 60       	ori	r24, 0x08	; 8
     206:	80 83       	st	Z, r24
	DDRB |= (1 << PB7);
     208:	27 9a       	sbi	0x04, 7	; 4
	
	//DDRD |= (1 << PD0) | (1<<PD1);
	pwm_setValue(33);
     20a:	81 e2       	ldi	r24, 0x21	; 33
     20c:	2a d2       	rcall	.+1108   	; 0x662 <pwm_setValue>
	motor_init();
     20e:	8c d2       	rcall	.+1304   	; 0x728 <motor_init>
	//initialize canbus.
	can_init(MODE_NORMAL);
     210:	80 e0       	ldi	r24, 0x00	; 0
     212:	56 d0       	rcall	.+172    	; 0x2c0 <can_init>
			}
			else{
				motor_direction(right);
				motor_speed(abs(posy)*2);
			}
			printf("X:%4i Y:%4i\r",posx,posy);
     214:	0f 2e       	mov	r0, r31
     216:	f7 e0       	ldi	r31, 0x07	; 7
     218:	af 2e       	mov	r10, r31
     21a:	f2 e0       	ldi	r31, 0x02	; 2
     21c:	bf 2e       	mov	r11, r31
     21e:	f0 2d       	mov	r31, r0
		

		//printf("received: ");
		//uint16_t value = adc_read(0);
		//printf("adc value: %4i \n", value);
		PORTH ^=(1 << PH3);
     220:	02 e0       	ldi	r16, 0x02	; 2
     222:	11 e0       	ldi	r17, 0x01	; 1
     224:	68 94       	set
     226:	99 24       	eor	r9, r9
     228:	93 f8       	bld	r9, 3
	motor_init();
	//initialize canbus.
	can_init(MODE_NORMAL);
	//game_timerStart();
	while(1){
		can_message_t receive = can_dataReceive();
     22a:	ce 01       	movw	r24, r28
     22c:	01 96       	adiw	r24, 0x01	; 1
     22e:	5e d0       	rcall	.+188    	; 0x2ec <can_dataReceive>
		
		switch(receive.id){
     230:	89 81       	ldd	r24, Y+1	; 0x01
     232:	9a 81       	ldd	r25, Y+2	; 0x02
     234:	05 97       	sbiw	r24, 0x05	; 5
     236:	b1 f5       	brne	.+108    	; 0x2a4 <main+0xc2>
		case 5: ; // reciving message with adc and buttons
			int16_t posx = receive.data[0]<<8 | receive.data[1];
     238:	cc 80       	ldd	r12, Y+4	; 0x04
     23a:	d1 2c       	mov	r13, r1
     23c:	dc 2c       	mov	r13, r12
     23e:	cc 24       	eor	r12, r12
     240:	8d 81       	ldd	r24, Y+5	; 0x05
     242:	c8 2a       	or	r12, r24
			int16_t posy = receive.data[2]<<8 | receive.data[3];
     244:	ee 80       	ldd	r14, Y+6	; 0x06
     246:	f1 2c       	mov	r15, r1
     248:	fe 2c       	mov	r15, r14
     24a:	ee 24       	eor	r14, r14
     24c:	8f 81       	ldd	r24, Y+7	; 0x07
     24e:	e8 2a       	or	r14, r24
			pwm_setServo(posx);
     250:	c6 01       	movw	r24, r12
     252:	0a d2       	rcall	.+1044   	; 0x668 <pwm_setServo>
			if (posy<0){
     254:	ff 20       	and	r15, r15
     256:	6c f4       	brge	.+26     	; 0x272 <main+0x90>
				motor_direction(left);
     258:	81 e0       	ldi	r24, 0x01	; 1
     25a:	90 e0       	ldi	r25, 0x00	; 0
     25c:	71 d2       	rcall	.+1250   	; 0x740 <motor_direction>
				motor_speed(abs(posy)*2);
     25e:	c7 01       	movw	r24, r14
     260:	ff 20       	and	r15, r15
     262:	24 f4       	brge	.+8      	; 0x26c <main+0x8a>
     264:	88 27       	eor	r24, r24
     266:	99 27       	eor	r25, r25
     268:	8e 19       	sub	r24, r14
     26a:	9f 09       	sbc	r25, r15
     26c:	88 0f       	add	r24, r24
     26e:	6e d2       	rcall	.+1244   	; 0x74c <motor_speed>
     270:	0c c0       	rjmp	.+24     	; 0x28a <main+0xa8>
			}
			else{
				motor_direction(right);
     272:	80 e0       	ldi	r24, 0x00	; 0
     274:	90 e0       	ldi	r25, 0x00	; 0
     276:	64 d2       	rcall	.+1224   	; 0x740 <motor_direction>
				motor_speed(abs(posy)*2);
     278:	c7 01       	movw	r24, r14
     27a:	ff 20       	and	r15, r15
     27c:	24 f4       	brge	.+8      	; 0x286 <main+0xa4>
     27e:	88 27       	eor	r24, r24
     280:	99 27       	eor	r25, r25
     282:	8e 19       	sub	r24, r14
     284:	9f 09       	sbc	r25, r15
     286:	88 0f       	add	r24, r24
     288:	61 d2       	rcall	.+1218   	; 0x74c <motor_speed>
			}
			printf("X:%4i Y:%4i\r",posx,posy);
     28a:	ff 92       	push	r15
     28c:	ef 92       	push	r14
     28e:	df 92       	push	r13
     290:	cf 92       	push	r12
     292:	bf 92       	push	r11
     294:	af 92       	push	r10
     296:	d3 d2       	rcall	.+1446   	; 0x83e <printf>
			break;
     298:	0f 90       	pop	r0
     29a:	0f 90       	pop	r0
     29c:	0f 90       	pop	r0
     29e:	0f 90       	pop	r0
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
		

		//printf("received: ");
		//uint16_t value = adc_read(0);
		//printf("adc value: %4i \n", value);
		PORTH ^=(1 << PH3);
     2a4:	f8 01       	movw	r30, r16
     2a6:	80 81       	ld	r24, Z
     2a8:	89 25       	eor	r24, r9
     2aa:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2ac:	ff ef       	ldi	r31, 0xFF	; 255
     2ae:	2d e3       	ldi	r18, 0x3D	; 61
     2b0:	89 e4       	ldi	r24, 0x49	; 73
     2b2:	f1 50       	subi	r31, 0x01	; 1
     2b4:	20 40       	sbci	r18, 0x00	; 0
     2b6:	80 40       	sbci	r24, 0x00	; 0
     2b8:	e1 f7       	brne	.-8      	; 0x2b2 <main+0xd0>
     2ba:	00 c0       	rjmp	.+0      	; 0x2bc <main+0xda>
     2bc:	00 00       	nop
		_delay_ms(1500);
	}
     2be:	b5 cf       	rjmp	.-150    	; 0x22a <main+0x48>

000002c0 <can_init>:
	//TXBnDm - Data registers
	for (uint8_t i = 0; i < msg->length; i++){
		mcp2515_write(bufferSelect+6+i, msg->data[i]);
	}
	mcp2515_requestToSend(bufferControl);
}
     2c0:	cf 93       	push	r28
     2c2:	c8 2f       	mov	r28, r24
     2c4:	bd d0       	rcall	.+378    	; 0x440 <mcp2515_init>
     2c6:	4f ef       	ldi	r20, 0xFF	; 255
     2c8:	60 e6       	ldi	r22, 0x60	; 96
     2ca:	80 e6       	ldi	r24, 0x60	; 96
     2cc:	a0 d0       	rcall	.+320    	; 0x40e <mcp2515_bitModify>
     2ce:	4f ef       	ldi	r20, 0xFF	; 255
     2d0:	60 e6       	ldi	r22, 0x60	; 96
     2d2:	80 e7       	ldi	r24, 0x70	; 112
     2d4:	9c d0       	rcall	.+312    	; 0x40e <mcp2515_bitModify>
     2d6:	40 e0       	ldi	r20, 0x00	; 0
     2d8:	64 e0       	ldi	r22, 0x04	; 4
     2da:	80 e6       	ldi	r24, 0x60	; 96
     2dc:	98 d0       	rcall	.+304    	; 0x40e <mcp2515_bitModify>
     2de:	4c 2f       	mov	r20, r28
     2e0:	60 ee       	ldi	r22, 0xE0	; 224
     2e2:	8f e0       	ldi	r24, 0x0F	; 15
     2e4:	94 d0       	rcall	.+296    	; 0x40e <mcp2515_bitModify>
     2e6:	24 98       	cbi	0x04, 4	; 4
     2e8:	cf 91       	pop	r28
     2ea:	08 95       	ret

000002ec <can_dataReceive>:
	}
	return m;
}
*/

can_message_t can_dataReceive(void){
     2ec:	9f 92       	push	r9
     2ee:	af 92       	push	r10
     2f0:	bf 92       	push	r11
     2f2:	cf 92       	push	r12
     2f4:	df 92       	push	r13
     2f6:	ef 92       	push	r14
     2f8:	ff 92       	push	r15
     2fa:	0f 93       	push	r16
     2fc:	1f 93       	push	r17
     2fe:	cf 93       	push	r28
     300:	df 93       	push	r29
     302:	cd b7       	in	r28, 0x3d	; 61
     304:	de b7       	in	r29, 0x3e	; 62
     306:	2b 97       	sbiw	r28, 0x0b	; 11
     308:	0f b6       	in	r0, 0x3f	; 63
     30a:	f8 94       	cli
     30c:	de bf       	out	0x3e, r29	; 62
     30e:	0f be       	out	0x3f, r0	; 63
     310:	cd bf       	out	0x3d, r28	; 61
     312:	7c 01       	movw	r14, r24
	//creating msg stuct. Also sets all elem to zero
	can_message_t m = {0};
     314:	fe 01       	movw	r30, r28
     316:	31 96       	adiw	r30, 0x01	; 1
     318:	8b e0       	ldi	r24, 0x0B	; 11
     31a:	df 01       	movw	r26, r30
     31c:	1d 92       	st	X+, r1
     31e:	8a 95       	dec	r24
     320:	e9 f7       	brne	.-6      	; 0x31c <can_dataReceive+0x30>

	if(mcp2515_read(MCP_CANINTF) & MCP_RX0IF){//get id and length
     322:	8c e2       	ldi	r24, 0x2C	; 44
     324:	68 d0       	rcall	.+208    	; 0x3f6 <mcp2515_read>
     326:	80 ff       	sbrs	r24, 0
     328:	2c c0       	rjmp	.+88     	; 0x382 <can_dataReceive+0x96>
		//id is 16bit, and needs some shifting of two registers which are then or'ed together
		m.id=(uint16_t)((mcp2515_read(MCP_RXB0CTRL+2) >> 5) | (mcp2515_read(MCP_RXB0CTRL+1) << 3));
     32a:	82 e6       	ldi	r24, 0x62	; 98
     32c:	64 d0       	rcall	.+200    	; 0x3f6 <mcp2515_read>
     32e:	18 2f       	mov	r17, r24
     330:	81 e6       	ldi	r24, 0x61	; 97
     332:	61 d0       	rcall	.+194    	; 0x3f6 <mcp2515_read>
     334:	b8 e0       	ldi	r27, 0x08	; 8
     336:	8b 9f       	mul	r24, r27
     338:	c0 01       	movw	r24, r0
     33a:	11 24       	eor	r1, r1
     33c:	12 95       	swap	r17
     33e:	16 95       	lsr	r17
     340:	17 70       	andi	r17, 0x07	; 7
     342:	6c 01       	movw	r12, r24
     344:	c1 2a       	or	r12, r17
		//length is 8bit, bit actual data only on 4 lsb. Therefore the bitmask
		m.length = mcp2515_read(MCP_RXB0CTRL+5) & 0x0f;
     346:	85 e6       	ldi	r24, 0x65	; 101
     348:	56 d0       	rcall	.+172    	; 0x3f6 <mcp2515_read>
     34a:	8f 70       	andi	r24, 0x0F	; 15
     34c:	98 2e       	mov	r9, r24

		//iterate all the data bytes
		for (uint8_t i = 0; i < m.length; i++){
     34e:	a1 f0       	breq	.+40     	; 0x378 <can_dataReceive+0x8c>
     350:	8e 01       	movw	r16, r28
     352:	0c 5f       	subi	r16, 0xFC	; 252
     354:	1f 4f       	sbci	r17, 0xFF	; 255
     356:	0f 2e       	mov	r0, r31
     358:	f6 e6       	ldi	r31, 0x66	; 102
     35a:	af 2e       	mov	r10, r31
     35c:	f0 2d       	mov	r31, r0
     35e:	a8 0e       	add	r10, r24
     360:	0f 2e       	mov	r0, r31
     362:	f6 e6       	ldi	r31, 0x66	; 102
     364:	bf 2e       	mov	r11, r31
     366:	f0 2d       	mov	r31, r0
			m.data[i] = mcp2515_read(MCP_RXB0CTRL + 6 + i);
     368:	8b 2d       	mov	r24, r11
     36a:	45 d0       	rcall	.+138    	; 0x3f6 <mcp2515_read>
     36c:	f8 01       	movw	r30, r16
     36e:	81 93       	st	Z+, r24
     370:	8f 01       	movw	r16, r30
     372:	b3 94       	inc	r11
		m.id=(uint16_t)((mcp2515_read(MCP_RXB0CTRL+2) >> 5) | (mcp2515_read(MCP_RXB0CTRL+1) << 3));
		//length is 8bit, bit actual data only on 4 lsb. Therefore the bitmask
		m.length = mcp2515_read(MCP_RXB0CTRL+5) & 0x0f;

		//iterate all the data bytes
		for (uint8_t i = 0; i < m.length; i++){
     374:	ba 10       	cpse	r11, r10
     376:	f8 cf       	rjmp	.-16     	; 0x368 <can_dataReceive+0x7c>
			m.data[i] = mcp2515_read(MCP_RXB0CTRL + 6 + i);
		}
		
		mcp2515_bitModify(MCP_CANINTF, MCP_RX0IF, 0x00); //unset flag
     378:	40 e0       	ldi	r20, 0x00	; 0
     37a:	61 e0       	ldi	r22, 0x01	; 1
     37c:	8c e2       	ldi	r24, 0x2C	; 44
     37e:	47 d0       	rcall	.+142    	; 0x40e <mcp2515_bitModify>
     380:	06 c0       	rjmp	.+12     	; 0x38e <can_dataReceive+0xa2>
}
*/

can_message_t can_dataReceive(void){
	//creating msg stuct. Also sets all elem to zero
	can_message_t m = {0};
     382:	91 2c       	mov	r9, r1
		}
		
		mcp2515_bitModify(MCP_CANINTF, MCP_RX0IF, 0x00); //unset flag
		
	} else {
		m.id = 2050;
     384:	68 94       	set
     386:	cc 24       	eor	r12, r12
     388:	c1 f8       	bld	r12, 1
     38a:	dd 24       	eor	r13, r13
     38c:	d3 f8       	bld	r13, 3
	}

	return m;
     38e:	da 82       	std	Y+2, r13	; 0x02
     390:	c9 82       	std	Y+1, r12	; 0x01
     392:	9b 82       	std	Y+3, r9	; 0x03
     394:	8b e0       	ldi	r24, 0x0B	; 11
     396:	fe 01       	movw	r30, r28
     398:	31 96       	adiw	r30, 0x01	; 1
     39a:	d7 01       	movw	r26, r14
     39c:	01 90       	ld	r0, Z+
     39e:	0d 92       	st	X+, r0
     3a0:	8a 95       	dec	r24
     3a2:	e1 f7       	brne	.-8      	; 0x39c <can_dataReceive+0xb0>
}
     3a4:	c7 01       	movw	r24, r14
     3a6:	2b 96       	adiw	r28, 0x0b	; 11
     3a8:	0f b6       	in	r0, 0x3f	; 63
     3aa:	f8 94       	cli
     3ac:	de bf       	out	0x3e, r29	; 62
     3ae:	0f be       	out	0x3f, r0	; 63
     3b0:	cd bf       	out	0x3d, r28	; 61
     3b2:	df 91       	pop	r29
     3b4:	cf 91       	pop	r28
     3b6:	1f 91       	pop	r17
     3b8:	0f 91       	pop	r16
     3ba:	ff 90       	pop	r15
     3bc:	ef 90       	pop	r14
     3be:	df 90       	pop	r13
     3c0:	cf 90       	pop	r12
     3c2:	bf 90       	pop	r11
     3c4:	af 90       	pop	r10
     3c6:	9f 90       	pop	r9
     3c8:	08 95       	ret

000003ca <max520_init>:
#include <avr/interrupt.h>
#include <stdint.h>


void max520_init(void){
	TWI_Master_Initialise();
     3ca:	56 d0       	rcall	.+172    	; 0x478 <TWI_Master_Initialise>
	sei();
     3cc:	78 94       	sei
     3ce:	08 95       	ret

000003d0 <max520_send>:
}
void max520_send(uint8_t val){
     3d0:	cf 93       	push	r28
     3d2:	df 93       	push	r29
     3d4:	00 d0       	rcall	.+0      	; 0x3d6 <max520_send+0x6>
     3d6:	cd b7       	in	r28, 0x3d	; 61
     3d8:	de b7       	in	r29, 0x3e	; 62
	unsigned char msg[3] = {0b01011100,0,val};
     3da:	9c e5       	ldi	r25, 0x5C	; 92
     3dc:	99 83       	std	Y+1, r25	; 0x01
     3de:	1a 82       	std	Y+2, r1	; 0x02
     3e0:	8b 83       	std	Y+3, r24	; 0x03
		TWI_Start_Transceiver_With_Data(msg,3);
     3e2:	63 e0       	ldi	r22, 0x03	; 3
     3e4:	ce 01       	movw	r24, r28
     3e6:	01 96       	adiw	r24, 0x01	; 1
     3e8:	51 d0       	rcall	.+162    	; 0x48c <TWI_Start_Transceiver_With_Data>
     3ea:	0f 90       	pop	r0
     3ec:	0f 90       	pop	r0
     3ee:	0f 90       	pop	r0
     3f0:	df 91       	pop	r29
     3f2:	cf 91       	pop	r28
     3f4:	08 95       	ret

000003f6 <mcp2515_read>:
}

void mcp2515_requestToSend(uint8_t bufferSelect){
	PORTB &= ~(1 << MCP2515_CS); //select
	spi_transmit(bufferSelect);
	PORTB |= (1 << MCP2515_CS); //deselect
     3f6:	cf 93       	push	r28
     3f8:	c8 2f       	mov	r28, r24
     3fa:	28 98       	cbi	0x05, 0	; 5
     3fc:	83 e0       	ldi	r24, 0x03	; 3
     3fe:	36 d0       	rcall	.+108    	; 0x46c <spi_transmit>
     400:	8c 2f       	mov	r24, r28
     402:	34 d0       	rcall	.+104    	; 0x46c <spi_transmit>
     404:	80 e0       	ldi	r24, 0x00	; 0
     406:	32 d0       	rcall	.+100    	; 0x46c <spi_transmit>
     408:	28 9a       	sbi	0x05, 0	; 5
     40a:	cf 91       	pop	r28
     40c:	08 95       	ret

0000040e <mcp2515_bitModify>:
}

void mcp2515_bitModify(uint8_t address, uint8_t mask, uint8_t data){
     40e:	1f 93       	push	r17
     410:	cf 93       	push	r28
     412:	df 93       	push	r29
     414:	18 2f       	mov	r17, r24
     416:	d6 2f       	mov	r29, r22
     418:	c4 2f       	mov	r28, r20
	PORTB &= ~(1 << MCP2515_CS); //select
     41a:	28 98       	cbi	0x05, 0	; 5
	spi_transmit(MCP_BITMOD);
     41c:	85 e0       	ldi	r24, 0x05	; 5
     41e:	26 d0       	rcall	.+76     	; 0x46c <spi_transmit>
	spi_transmit(address);
     420:	81 2f       	mov	r24, r17
     422:	24 d0       	rcall	.+72     	; 0x46c <spi_transmit>
	spi_transmit(mask);
     424:	8d 2f       	mov	r24, r29
     426:	22 d0       	rcall	.+68     	; 0x46c <spi_transmit>
	spi_transmit(data);
     428:	8c 2f       	mov	r24, r28
     42a:	20 d0       	rcall	.+64     	; 0x46c <spi_transmit>
	PORTB |= (1 << MCP2515_CS); //deselect
     42c:	28 9a       	sbi	0x05, 0	; 5
}
     42e:	df 91       	pop	r29
     430:	cf 91       	pop	r28
     432:	1f 91       	pop	r17
     434:	08 95       	ret

00000436 <mcp2515_reset>:
void mcp2515_reset(void){
	PORTB &= ~(1 << MCP2515_CS); //select
     436:	28 98       	cbi	0x05, 0	; 5
	spi_transmit(MCP_RESET);
     438:	80 ec       	ldi	r24, 0xC0	; 192
     43a:	18 d0       	rcall	.+48     	; 0x46c <spi_transmit>
	PORTB |= (1 << MCP2515_CS); //deselect
     43c:	28 9a       	sbi	0x05, 0	; 5
     43e:	08 95       	ret

00000440 <mcp2515_init>:
#include <stdlib.h>
#include <stdio.h>

void mcp2515_init(void){
	uint8_t value=0;
	spi_init();
     440:	0e d0       	rcall	.+28     	; 0x45e <spi_init>
	mcp2515_reset();
     442:	f9 df       	rcall	.-14     	; 0x436 <mcp2515_reset>
	
	//selftest, will reset chip until it is in configuration mode
	while(!value){
		value=mcp2515_read(MCP_CANSTAT);
     444:	8e e0       	ldi	r24, 0x0E	; 14
     446:	d7 df       	rcall	.-82     	; 0x3f6 <mcp2515_read>
		if ((value & MODE_MASK) != MODE_CONFIG) {
     448:	98 2f       	mov	r25, r24
     44a:	90 7e       	andi	r25, 0xE0	; 224
     44c:	90 38       	cpi	r25, 0x80	; 128
     44e:	21 f0       	breq	.+8      	; 0x458 <mcp2515_init+0x18>
			puts("ERROR! ERROR! MCP2515 is NOT in configuration mode after reset!\r");
     450:	84 e1       	ldi	r24, 0x14	; 20
     452:	92 e0       	ldi	r25, 0x02	; 2
     454:	05 d2       	rcall	.+1034   	; 0x860 <puts>
     456:	f6 cf       	rjmp	.-20     	; 0x444 <mcp2515_init+0x4>
	uint8_t value=0;
	spi_init();
	mcp2515_reset();
	
	//selftest, will reset chip until it is in configuration mode
	while(!value){
     458:	88 23       	and	r24, r24
     45a:	a1 f3       	breq	.-24     	; 0x444 <mcp2515_init+0x4>
		if ((value & MODE_MASK) != MODE_CONFIG) {
			puts("ERROR! ERROR! MCP2515 is NOT in configuration mode after reset!\r");
			value=0;
		}
	}
}
     45c:	08 95       	ret

0000045e <spi_init>:
#include <avr/io.h>


void spi_init(void){
	//SCK UT, MISO IN, MOSI UT
	DDRB |= (1 << PB2) | (1<<PB1) | (1 << PB0);
     45e:	84 b1       	in	r24, 0x04	; 4
     460:	87 60       	ori	r24, 0x07	; 7
     462:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << PB3);
     464:	23 98       	cbi	0x04, 3	; 4
	// NOT intterupt driven
	// mcp2515, max frequency is 10mhz
	// with external clock, F_CPU is defined to 4,9mhz. we divide by 4, so our sck is 1,2mhz
	SPCR= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     466:	81 e5       	ldi	r24, 0x51	; 81
     468:	8c bd       	out	0x2c, r24	; 44
     46a:	08 95       	ret

0000046c <spi_transmit>:
}



uint8_t spi_transmit(char data){
	SPDR = data;
     46c:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     46e:	0d b4       	in	r0, 0x2d	; 45
     470:	07 fe       	sbrs	r0, 7
     472:	fd cf       	rjmp	.-6      	; 0x46e <spi_transmit+0x2>
	return SPDR;
     474:	8e b5       	in	r24, 0x2e	; 46
}
     476:	08 95       	ret

00000478 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     478:	8c e0       	ldi	r24, 0x0C	; 12
     47a:	80 93 b8 00 	sts	0x00B8, r24
     47e:	8f ef       	ldi	r24, 0xFF	; 255
     480:	80 93 bb 00 	sts	0x00BB, r24
     484:	84 e0       	ldi	r24, 0x04	; 4
     486:	80 93 bc 00 	sts	0x00BC, r24
     48a:	08 95       	ret

0000048c <TWI_Start_Transceiver_With_Data>:
     48c:	ec eb       	ldi	r30, 0xBC	; 188
     48e:	f0 e0       	ldi	r31, 0x00	; 0
     490:	20 81       	ld	r18, Z
     492:	20 fd       	sbrc	r18, 0
     494:	fd cf       	rjmp	.-6      	; 0x490 <TWI_Start_Transceiver_With_Data+0x4>
     496:	60 93 58 02 	sts	0x0258, r22
     49a:	fc 01       	movw	r30, r24
     49c:	20 81       	ld	r18, Z
     49e:	20 93 59 02 	sts	0x0259, r18
     4a2:	20 fd       	sbrc	r18, 0
     4a4:	0c c0       	rjmp	.+24     	; 0x4be <TWI_Start_Transceiver_With_Data+0x32>
     4a6:	62 30       	cpi	r22, 0x02	; 2
     4a8:	50 f0       	brcs	.+20     	; 0x4be <TWI_Start_Transceiver_With_Data+0x32>
     4aa:	dc 01       	movw	r26, r24
     4ac:	11 96       	adiw	r26, 0x01	; 1
     4ae:	ea e5       	ldi	r30, 0x5A	; 90
     4b0:	f2 e0       	ldi	r31, 0x02	; 2
     4b2:	81 e0       	ldi	r24, 0x01	; 1
     4b4:	9d 91       	ld	r25, X+
     4b6:	91 93       	st	Z+, r25
     4b8:	8f 5f       	subi	r24, 0xFF	; 255
     4ba:	86 13       	cpse	r24, r22
     4bc:	fb cf       	rjmp	.-10     	; 0x4b4 <TWI_Start_Transceiver_With_Data+0x28>
     4be:	10 92 57 02 	sts	0x0257, r1
     4c2:	88 ef       	ldi	r24, 0xF8	; 248
     4c4:	80 93 06 02 	sts	0x0206, r24
     4c8:	85 ea       	ldi	r24, 0xA5	; 165
     4ca:	80 93 bc 00 	sts	0x00BC, r24
     4ce:	08 95       	ret

000004d0 <__vector_39>:
application.
****************************************************************************/
//#pragma vector=TWI_vect
//__interrupt void TWI_ISR(void)
ISR(TWI_vect)
{
     4d0:	1f 92       	push	r1
     4d2:	0f 92       	push	r0
     4d4:	0f b6       	in	r0, 0x3f	; 63
     4d6:	0f 92       	push	r0
     4d8:	11 24       	eor	r1, r1
     4da:	0b b6       	in	r0, 0x3b	; 59
     4dc:	0f 92       	push	r0
     4de:	2f 93       	push	r18
     4e0:	3f 93       	push	r19
     4e2:	8f 93       	push	r24
     4e4:	9f 93       	push	r25
     4e6:	af 93       	push	r26
     4e8:	bf 93       	push	r27
     4ea:	ef 93       	push	r30
     4ec:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     4ee:	80 91 b9 00 	lds	r24, 0x00B9
     4f2:	90 e0       	ldi	r25, 0x00	; 0
     4f4:	fc 01       	movw	r30, r24
     4f6:	38 97       	sbiw	r30, 0x08	; 8
     4f8:	e1 35       	cpi	r30, 0x51	; 81
     4fa:	f1 05       	cpc	r31, r1
     4fc:	08 f0       	brcs	.+2      	; 0x500 <__vector_39+0x30>
     4fe:	55 c0       	rjmp	.+170    	; 0x5aa <__vector_39+0xda>
     500:	ee 58       	subi	r30, 0x8E	; 142
     502:	ff 4f       	sbci	r31, 0xFF	; 255
     504:	38 c1       	rjmp	.+624    	; 0x776 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     506:	10 92 56 02 	sts	0x0256, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     50a:	e0 91 56 02 	lds	r30, 0x0256
     50e:	80 91 58 02 	lds	r24, 0x0258
     512:	e8 17       	cp	r30, r24
     514:	70 f4       	brcc	.+28     	; 0x532 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     516:	81 e0       	ldi	r24, 0x01	; 1
     518:	8e 0f       	add	r24, r30
     51a:	80 93 56 02 	sts	0x0256, r24
     51e:	f0 e0       	ldi	r31, 0x00	; 0
     520:	e7 5a       	subi	r30, 0xA7	; 167
     522:	fd 4f       	sbci	r31, 0xFD	; 253
     524:	80 81       	ld	r24, Z
     526:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     52a:	85 e8       	ldi	r24, 0x85	; 133
     52c:	80 93 bc 00 	sts	0x00BC, r24
     530:	43 c0       	rjmp	.+134    	; 0x5b8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     532:	80 91 57 02 	lds	r24, 0x0257
     536:	81 60       	ori	r24, 0x01	; 1
     538:	80 93 57 02 	sts	0x0257, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     53c:	84 e9       	ldi	r24, 0x94	; 148
     53e:	80 93 bc 00 	sts	0x00BC, r24
     542:	3a c0       	rjmp	.+116    	; 0x5b8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     544:	e0 91 56 02 	lds	r30, 0x0256
     548:	81 e0       	ldi	r24, 0x01	; 1
     54a:	8e 0f       	add	r24, r30
     54c:	80 93 56 02 	sts	0x0256, r24
     550:	80 91 bb 00 	lds	r24, 0x00BB
     554:	f0 e0       	ldi	r31, 0x00	; 0
     556:	e7 5a       	subi	r30, 0xA7	; 167
     558:	fd 4f       	sbci	r31, 0xFD	; 253
     55a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     55c:	20 91 56 02 	lds	r18, 0x0256
     560:	30 e0       	ldi	r19, 0x00	; 0
     562:	80 91 58 02 	lds	r24, 0x0258
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	01 97       	sbiw	r24, 0x01	; 1
     56a:	28 17       	cp	r18, r24
     56c:	39 07       	cpc	r19, r25
     56e:	24 f4       	brge	.+8      	; 0x578 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     570:	85 ec       	ldi	r24, 0xC5	; 197
     572:	80 93 bc 00 	sts	0x00BC, r24
     576:	20 c0       	rjmp	.+64     	; 0x5b8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     578:	85 e8       	ldi	r24, 0x85	; 133
     57a:	80 93 bc 00 	sts	0x00BC, r24
     57e:	1c c0       	rjmp	.+56     	; 0x5b8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     580:	80 91 bb 00 	lds	r24, 0x00BB
     584:	e0 91 56 02 	lds	r30, 0x0256
     588:	f0 e0       	ldi	r31, 0x00	; 0
     58a:	e7 5a       	subi	r30, 0xA7	; 167
     58c:	fd 4f       	sbci	r31, 0xFD	; 253
     58e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     590:	80 91 57 02 	lds	r24, 0x0257
     594:	81 60       	ori	r24, 0x01	; 1
     596:	80 93 57 02 	sts	0x0257, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     59a:	84 e9       	ldi	r24, 0x94	; 148
     59c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     5a0:	0b c0       	rjmp	.+22     	; 0x5b8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     5a2:	85 ea       	ldi	r24, 0xA5	; 165
     5a4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     5a8:	07 c0       	rjmp	.+14     	; 0x5b8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     5aa:	80 91 b9 00 	lds	r24, 0x00B9
     5ae:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     5b2:	84 e0       	ldi	r24, 0x04	; 4
     5b4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     5b8:	ff 91       	pop	r31
     5ba:	ef 91       	pop	r30
     5bc:	bf 91       	pop	r27
     5be:	af 91       	pop	r26
     5c0:	9f 91       	pop	r25
     5c2:	8f 91       	pop	r24
     5c4:	3f 91       	pop	r19
     5c6:	2f 91       	pop	r18
     5c8:	0f 90       	pop	r0
     5ca:	0b be       	out	0x3b, r0	; 59
     5cc:	0f 90       	pop	r0
     5ce:	0f be       	out	0x3f, r0	; 63
     5d0:	0f 90       	pop	r0
     5d2:	1f 90       	pop	r1
     5d4:	18 95       	reti

000005d6 <uart_putChar>:
	fdevopen(uart_putChar, uart_getChar);
}


void uart_putChar(unsigned char c){
	while (!(UCSR0A & (1<<UDRE0))); //Wait for empty transmit buffer
     5d6:	e0 ec       	ldi	r30, 0xC0	; 192
     5d8:	f0 e0       	ldi	r31, 0x00	; 0
     5da:	90 81       	ld	r25, Z
     5dc:	95 ff       	sbrs	r25, 5
     5de:	fd cf       	rjmp	.-6      	; 0x5da <uart_putChar+0x4>
	UDR0 = c; // Put data in to buffer
     5e0:	80 93 c6 00 	sts	0x00C6, r24
     5e4:	08 95       	ret

000005e6 <uart_getChar>:
}


unsigned char uart_getChar(){
	
	while((UCSR0A) & (1<<RXC0)); //Wait for "full" transmit buffer
     5e6:	e0 ec       	ldi	r30, 0xC0	; 192
     5e8:	f0 e0       	ldi	r31, 0x00	; 0
     5ea:	80 81       	ld	r24, Z
     5ec:	88 23       	and	r24, r24
     5ee:	ec f3       	brlt	.-6      	; 0x5ea <uart_getChar+0x4>
	return UDR0;
     5f0:	80 91 c6 00 	lds	r24, 0x00C6
}
     5f4:	08 95       	ret

000005f6 <uart_init>:

#define F_CPU 16000000
#define ubrr (F_CPU/16/9600 - 1)

void uart_init(void){
	UBRR0L = (unsigned char) ubrr;
     5f6:	87 e6       	ldi	r24, 0x67	; 103
     5f8:	80 93 c4 00 	sts	0x00C4, r24
	
	UCSR0B |= (1 << RXEN0) | (1 << TXEN0);
     5fc:	e1 ec       	ldi	r30, 0xC1	; 193
     5fe:	f0 e0       	ldi	r31, 0x00	; 0
     600:	80 81       	ld	r24, Z
     602:	88 61       	ori	r24, 0x18	; 24
     604:	80 83       	st	Z, r24
	
	UCSR0C |= (1<<UCSZ00);
     606:	e2 ec       	ldi	r30, 0xC2	; 194
     608:	f0 e0       	ldi	r31, 0x00	; 0
     60a:	80 81       	ld	r24, Z
     60c:	82 60       	ori	r24, 0x02	; 2
     60e:	80 83       	st	Z, r24
	
	//for puts and printf
	fdevopen(uart_putChar, uart_getChar);
     610:	63 ef       	ldi	r22, 0xF3	; 243
     612:	72 e0       	ldi	r23, 0x02	; 2
     614:	8b ee       	ldi	r24, 0xEB	; 235
     616:	92 e0       	ldi	r25, 0x02	; 2
     618:	c8 c0       	rjmp	.+400    	; 0x7aa <fdevopen>
     61a:	08 95       	ret

0000061c <pwm_init>:
#include <avr/io.h>
#include "../communication/uart.h"

void pwm_init(void){
	//fast pwm
	TCCR3A &= ~(1<< WGM30);
     61c:	a0 e9       	ldi	r26, 0x90	; 144
     61e:	b0 e0       	ldi	r27, 0x00	; 0
     620:	8c 91       	ld	r24, X
     622:	8e 7f       	andi	r24, 0xFE	; 254
     624:	8c 93       	st	X, r24
	TCCR3A |= (1<<WGM31);
     626:	8c 91       	ld	r24, X
     628:	82 60       	ori	r24, 0x02	; 2
     62a:	8c 93       	st	X, r24
	TCCR3B |= (1<<WGM32);
     62c:	e1 e9       	ldi	r30, 0x91	; 145
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	80 81       	ld	r24, Z
     632:	88 60       	ori	r24, 0x08	; 8
     634:	80 83       	st	Z, r24
	TCCR3B |= (1<<WGM33);
     636:	80 81       	ld	r24, Z
     638:	80 61       	ori	r24, 0x10	; 16
     63a:	80 83       	st	Z, r24
	
	//inverting
	TCCR3A|= (1<<COM3A0);
     63c:	8c 91       	ld	r24, X
     63e:	80 64       	ori	r24, 0x40	; 64
     640:	8c 93       	st	X, r24
	TCCR3A|= (1<<COM3A1);
     642:	8c 91       	ld	r24, X
     644:	80 68       	ori	r24, 0x80	; 128
     646:	8c 93       	st	X, r24
	
	//prescaler
	TCCR3B |= (1<<CS30) | (1<<CS32);
     648:	80 81       	ld	r24, Z
     64a:	85 60       	ori	r24, 0x05	; 5
     64c:	80 83       	st	Z, r24
	TCCR3B&= ~(1<<CS31);
     64e:	80 81       	ld	r24, Z
     650:	8d 7f       	andi	r24, 0xFD	; 253
     652:	80 83       	st	Z, r24
	
	ICR3 = 312;
     654:	88 e3       	ldi	r24, 0x38	; 56
     656:	91 e0       	ldi	r25, 0x01	; 1
     658:	90 93 97 00 	sts	0x0097, r25
     65c:	80 93 96 00 	sts	0x0096, r24
     660:	08 95       	ret

00000662 <pwm_setValue>:
}

void pwm_setValue(uint8_t val){
	OCR3AL=val;
     662:	80 93 98 00 	sts	0x0098, r24
     666:	08 95       	ret

00000668 <pwm_setServo>:
	static uint8_t max=39;
	static uint8_t min=21;
	uint8_t mid=(max+min)/2;
	
	//transelate -100->+100 to values between 24 and 42
	val+=100;
     668:	8c 59       	subi	r24, 0x9C	; 156
     66a:	9f 4f       	sbci	r25, 0xFF	; 255
	//now, we have 0-200; we want 0-18 and then + 24
	val=((val*18)/200)+min;
     66c:	88 0f       	add	r24, r24
     66e:	99 1f       	adc	r25, r25
     670:	9c 01       	movw	r18, r24
     672:	22 0f       	add	r18, r18
     674:	33 1f       	adc	r19, r19
     676:	22 0f       	add	r18, r18
     678:	33 1f       	adc	r19, r19
     67a:	22 0f       	add	r18, r18
     67c:	33 1f       	adc	r19, r19
     67e:	82 0f       	add	r24, r18
     680:	93 1f       	adc	r25, r19
     682:	68 ec       	ldi	r22, 0xC8	; 200
     684:	70 e0       	ldi	r23, 0x00	; 0
     686:	64 d0       	rcall	.+200    	; 0x750 <__divmodhi4>
     688:	cb 01       	movw	r24, r22
     68a:	45 96       	adiw	r24, 0x15	; 21
		
	//printf("val: %4i \n",val);
	
	
	if ((val<=(mid+1)) && (val>=(mid-1))){
     68c:	68 50       	subi	r22, 0x08	; 8
     68e:	71 09       	sbc	r23, r1
     690:	63 30       	cpi	r22, 0x03	; 3
     692:	71 05       	cpc	r23, r1
     694:	20 f4       	brcc	.+8      	; 0x69e <pwm_setServo+0x36>
	
	ICR3 = 312;
}

void pwm_setValue(uint8_t val){
	OCR3AL=val;
     696:	8e e1       	ldi	r24, 0x1E	; 30
     698:	80 93 98 00 	sts	0x0098, r24
     69c:	08 95       	ret
	
	if ((val<=(mid+1)) && (val>=(mid-1))){
		pwm_setValue(mid);
	}
	
	else if ((val>=min) && (val<=max)){
     69e:	9c 01       	movw	r18, r24
     6a0:	25 51       	subi	r18, 0x15	; 21
     6a2:	31 09       	sbc	r19, r1
     6a4:	23 31       	cpi	r18, 0x13	; 19
     6a6:	31 05       	cpc	r19, r1
     6a8:	18 f4       	brcc	.+6      	; 0x6b0 <pwm_setServo+0x48>
	
	ICR3 = 312;
}

void pwm_setValue(uint8_t val){
	OCR3AL=val;
     6aa:	80 93 98 00 	sts	0x0098, r24
     6ae:	08 95       	ret
     6b0:	8e e1       	ldi	r24, 0x1E	; 30
     6b2:	80 93 98 00 	sts	0x0098, r24
     6b6:	08 95       	ret

000006b8 <game_addPoints>:
	TIMSK1 |= (1 << TOIE1);
}

void game_timerStop(void){
	TCCR1B &= ~(1 << CS10);
	TIMSK1 &= ~(1 << TOIE1);
     6b8:	80 91 5d 02 	lds	r24, 0x025D
     6bc:	90 91 5e 02 	lds	r25, 0x025E
     6c0:	05 96       	adiw	r24, 0x05	; 5
     6c2:	90 93 5e 02 	sts	0x025E, r25
     6c6:	80 93 5d 02 	sts	0x025D, r24
     6ca:	08 95       	ret

000006cc <__vector_20>:
}

ISR(TIMER1_OVF_vect){
     6cc:	1f 92       	push	r1
     6ce:	0f 92       	push	r0
     6d0:	0f b6       	in	r0, 0x3f	; 63
     6d2:	0f 92       	push	r0
     6d4:	11 24       	eor	r1, r1
     6d6:	0b b6       	in	r0, 0x3b	; 59
     6d8:	0f 92       	push	r0
     6da:	2f 93       	push	r18
     6dc:	3f 93       	push	r19
     6de:	4f 93       	push	r20
     6e0:	5f 93       	push	r21
     6e2:	6f 93       	push	r22
     6e4:	7f 93       	push	r23
     6e6:	8f 93       	push	r24
     6e8:	9f 93       	push	r25
     6ea:	af 93       	push	r26
     6ec:	bf 93       	push	r27
     6ee:	ef 93       	push	r30
     6f0:	ff 93       	push	r31
	game_addPoints();
     6f2:	e2 df       	rcall	.-60     	; 0x6b8 <game_addPoints>
}
     6f4:	ff 91       	pop	r31
     6f6:	ef 91       	pop	r30
     6f8:	bf 91       	pop	r27
     6fa:	af 91       	pop	r26
     6fc:	9f 91       	pop	r25
     6fe:	8f 91       	pop	r24
     700:	7f 91       	pop	r23
     702:	6f 91       	pop	r22
     704:	5f 91       	pop	r21
     706:	4f 91       	pop	r20
     708:	3f 91       	pop	r19
     70a:	2f 91       	pop	r18
     70c:	0f 90       	pop	r0
     70e:	0b be       	out	0x3b, r0	; 59
     710:	0f 90       	pop	r0
     712:	0f be       	out	0x3f, r0	; 63
     714:	0f 90       	pop	r0
     716:	1f 90       	pop	r1
     718:	18 95       	reti

0000071a <motor_encoderCounterReset>:
		PORTF |= (1 << PF7);
	}
}

void motor_encoderCounterReset(void){
	PORTF &= ~(1<<PF6);
     71a:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     71c:	86 e0       	ldi	r24, 0x06	; 6
     71e:	8a 95       	dec	r24
     720:	f1 f7       	brne	.-4      	; 0x71e <motor_encoderCounterReset+0x4>
     722:	00 c0       	rjmp	.+0      	; 0x724 <motor_encoderCounterReset+0xa>
	_delay_us(20);
	PORTF |= (1 <<PF6);
     724:	8e 9a       	sbi	0x11, 6	; 17
     726:	08 95       	ret

00000728 <motor_init>:
	byte = ((byte & 0b00001111) << 4) | ((byte & 0b11110000) >> 4);
	return byte;
}

void motor_init(void){
	max520_init();
     728:	50 de       	rcall	.-864    	; 0x3ca <max520_init>
	DDRF |= (1<<PF6) | (1<<PF7) | (1<<PF5) | (1<<PF4) | (1<<PF3);
     72a:	80 b3       	in	r24, 0x10	; 16
     72c:	88 6f       	ori	r24, 0xF8	; 248
     72e:	80 bb       	out	0x10, r24	; 16
	DDRK=0;
     730:	10 92 07 01 	sts	0x0107, r1
	}
}

static void motor_encoderOuptutEnable (uint8_t enable){
	if (enable){
		PORTF &= ~(1 << PF7);
     734:	8f 98       	cbi	0x11, 7	; 17
void motor_init(void){
	max520_init();
	DDRF |= (1<<PF6) | (1<<PF7) | (1<<PF5) | (1<<PF4) | (1<<PF3);
	DDRK=0;
	motor_encoderOuptutEnable(1);
	motor_encoderCounterReset();
     736:	f1 df       	rcall	.-30     	; 0x71a <motor_encoderCounterReset>
typedef enum encoderByte encoderByte;
enum encoderByte {EB_HIGH,EB_LOW};
	
static void motor_encoderSelectByte(encoderByte e){
	if (e==EB_HIGH){
		PORTF |= (1 << PF5);
     738:	8d 9a       	sbi	0x11, 5	; 17

static void motor_encoderOuptutEnable (uint8_t enable){
	if (enable){
		PORTF &= ~(1 << PF7);
		} else {
		PORTF |= (1 << PF7);
     73a:	8f 9a       	sbi	0x11, 7	; 17
#include <stdint.h>
#include "communication/max520.h"

static void motor_enable (uint8_t enable){
	if (enable){
		PORTF |= (1 << PF4);
     73c:	8c 9a       	sbi	0x11, 4	; 17
     73e:	08 95       	ret

00000740 <motor_direction>:
	motor_encoderOuptutEnable(0);
	motor_enable(1);
}

void motor_direction(motorDirection dir){
	if (dir==right){
     740:	89 2b       	or	r24, r25
     742:	11 f4       	brne	.+4      	; 0x748 <motor_direction+0x8>
		PORTF |= (1 << PF3);
     744:	8b 9a       	sbi	0x11, 3	; 17
     746:	08 95       	ret
	}
	else{ //left
		PORTF &= ~(1 << PF3);
     748:	8b 98       	cbi	0x11, 3	; 17
     74a:	08 95       	ret

0000074c <motor_speed>:
	}
}

void motor_speed(uint8_t speed){
	max520_send(speed);
     74c:	41 ce       	rjmp	.-894    	; 0x3d0 <max520_send>
     74e:	08 95       	ret

00000750 <__divmodhi4>:
     750:	97 fb       	bst	r25, 7
     752:	07 2e       	mov	r0, r23
     754:	16 f4       	brtc	.+4      	; 0x75a <__divmodhi4+0xa>
     756:	00 94       	com	r0
     758:	06 d0       	rcall	.+12     	; 0x766 <__divmodhi4_neg1>
     75a:	77 fd       	sbrc	r23, 7
     75c:	08 d0       	rcall	.+16     	; 0x76e <__divmodhi4_neg2>
     75e:	11 d0       	rcall	.+34     	; 0x782 <__udivmodhi4>
     760:	07 fc       	sbrc	r0, 7
     762:	05 d0       	rcall	.+10     	; 0x76e <__divmodhi4_neg2>
     764:	3e f4       	brtc	.+14     	; 0x774 <__divmodhi4_exit>

00000766 <__divmodhi4_neg1>:
     766:	90 95       	com	r25
     768:	81 95       	neg	r24
     76a:	9f 4f       	sbci	r25, 0xFF	; 255
     76c:	08 95       	ret

0000076e <__divmodhi4_neg2>:
     76e:	70 95       	com	r23
     770:	61 95       	neg	r22
     772:	7f 4f       	sbci	r23, 0xFF	; 255

00000774 <__divmodhi4_exit>:
     774:	08 95       	ret

00000776 <__tablejump2__>:
     776:	ee 0f       	add	r30, r30
     778:	ff 1f       	adc	r31, r31

0000077a <__tablejump__>:
     77a:	05 90       	lpm	r0, Z+
     77c:	f4 91       	lpm	r31, Z
     77e:	e0 2d       	mov	r30, r0
     780:	19 94       	eijmp

00000782 <__udivmodhi4>:
     782:	aa 1b       	sub	r26, r26
     784:	bb 1b       	sub	r27, r27
     786:	51 e1       	ldi	r21, 0x11	; 17
     788:	07 c0       	rjmp	.+14     	; 0x798 <__udivmodhi4_ep>

0000078a <__udivmodhi4_loop>:
     78a:	aa 1f       	adc	r26, r26
     78c:	bb 1f       	adc	r27, r27
     78e:	a6 17       	cp	r26, r22
     790:	b7 07       	cpc	r27, r23
     792:	10 f0       	brcs	.+4      	; 0x798 <__udivmodhi4_ep>
     794:	a6 1b       	sub	r26, r22
     796:	b7 0b       	sbc	r27, r23

00000798 <__udivmodhi4_ep>:
     798:	88 1f       	adc	r24, r24
     79a:	99 1f       	adc	r25, r25
     79c:	5a 95       	dec	r21
     79e:	a9 f7       	brne	.-22     	; 0x78a <__udivmodhi4_loop>
     7a0:	80 95       	com	r24
     7a2:	90 95       	com	r25
     7a4:	bc 01       	movw	r22, r24
     7a6:	cd 01       	movw	r24, r26
     7a8:	08 95       	ret

000007aa <fdevopen>:
     7aa:	0f 93       	push	r16
     7ac:	1f 93       	push	r17
     7ae:	cf 93       	push	r28
     7b0:	df 93       	push	r29
     7b2:	ec 01       	movw	r28, r24
     7b4:	8b 01       	movw	r16, r22
     7b6:	00 97       	sbiw	r24, 0x00	; 0
     7b8:	31 f4       	brne	.+12     	; 0x7c6 <fdevopen+0x1c>
     7ba:	61 15       	cp	r22, r1
     7bc:	71 05       	cpc	r23, r1
     7be:	19 f4       	brne	.+6      	; 0x7c6 <fdevopen+0x1c>
     7c0:	80 e0       	ldi	r24, 0x00	; 0
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	37 c0       	rjmp	.+110    	; 0x834 <fdevopen+0x8a>
     7c6:	6e e0       	ldi	r22, 0x0E	; 14
     7c8:	70 e0       	ldi	r23, 0x00	; 0
     7ca:	81 e0       	ldi	r24, 0x01	; 1
     7cc:	90 e0       	ldi	r25, 0x00	; 0
     7ce:	63 d2       	rcall	.+1222   	; 0xc96 <calloc>
     7d0:	fc 01       	movw	r30, r24
     7d2:	00 97       	sbiw	r24, 0x00	; 0
     7d4:	a9 f3       	breq	.-22     	; 0x7c0 <fdevopen+0x16>
     7d6:	80 e8       	ldi	r24, 0x80	; 128
     7d8:	83 83       	std	Z+3, r24	; 0x03
     7da:	01 15       	cp	r16, r1
     7dc:	11 05       	cpc	r17, r1
     7de:	71 f0       	breq	.+28     	; 0x7fc <fdevopen+0x52>
     7e0:	13 87       	std	Z+11, r17	; 0x0b
     7e2:	02 87       	std	Z+10, r16	; 0x0a
     7e4:	81 e8       	ldi	r24, 0x81	; 129
     7e6:	83 83       	std	Z+3, r24	; 0x03
     7e8:	80 91 5f 02 	lds	r24, 0x025F
     7ec:	90 91 60 02 	lds	r25, 0x0260
     7f0:	89 2b       	or	r24, r25
     7f2:	21 f4       	brne	.+8      	; 0x7fc <fdevopen+0x52>
     7f4:	f0 93 60 02 	sts	0x0260, r31
     7f8:	e0 93 5f 02 	sts	0x025F, r30
     7fc:	20 97       	sbiw	r28, 0x00	; 0
     7fe:	c9 f0       	breq	.+50     	; 0x832 <fdevopen+0x88>
     800:	d1 87       	std	Z+9, r29	; 0x09
     802:	c0 87       	std	Z+8, r28	; 0x08
     804:	83 81       	ldd	r24, Z+3	; 0x03
     806:	82 60       	ori	r24, 0x02	; 2
     808:	83 83       	std	Z+3, r24	; 0x03
     80a:	80 91 61 02 	lds	r24, 0x0261
     80e:	90 91 62 02 	lds	r25, 0x0262
     812:	89 2b       	or	r24, r25
     814:	71 f4       	brne	.+28     	; 0x832 <fdevopen+0x88>
     816:	f0 93 62 02 	sts	0x0262, r31
     81a:	e0 93 61 02 	sts	0x0261, r30
     81e:	80 91 63 02 	lds	r24, 0x0263
     822:	90 91 64 02 	lds	r25, 0x0264
     826:	89 2b       	or	r24, r25
     828:	21 f4       	brne	.+8      	; 0x832 <fdevopen+0x88>
     82a:	f0 93 64 02 	sts	0x0264, r31
     82e:	e0 93 63 02 	sts	0x0263, r30
     832:	cf 01       	movw	r24, r30
     834:	df 91       	pop	r29
     836:	cf 91       	pop	r28
     838:	1f 91       	pop	r17
     83a:	0f 91       	pop	r16
     83c:	08 95       	ret

0000083e <printf>:
     83e:	cf 93       	push	r28
     840:	df 93       	push	r29
     842:	cd b7       	in	r28, 0x3d	; 61
     844:	de b7       	in	r29, 0x3e	; 62
     846:	fe 01       	movw	r30, r28
     848:	36 96       	adiw	r30, 0x06	; 6
     84a:	61 91       	ld	r22, Z+
     84c:	71 91       	ld	r23, Z+
     84e:	af 01       	movw	r20, r30
     850:	80 91 61 02 	lds	r24, 0x0261
     854:	90 91 62 02 	lds	r25, 0x0262
     858:	30 d0       	rcall	.+96     	; 0x8ba <vfprintf>
     85a:	df 91       	pop	r29
     85c:	cf 91       	pop	r28
     85e:	08 95       	ret

00000860 <puts>:
     860:	0f 93       	push	r16
     862:	1f 93       	push	r17
     864:	cf 93       	push	r28
     866:	df 93       	push	r29
     868:	e0 91 61 02 	lds	r30, 0x0261
     86c:	f0 91 62 02 	lds	r31, 0x0262
     870:	23 81       	ldd	r18, Z+3	; 0x03
     872:	21 ff       	sbrs	r18, 1
     874:	1b c0       	rjmp	.+54     	; 0x8ac <puts+0x4c>
     876:	ec 01       	movw	r28, r24
     878:	00 e0       	ldi	r16, 0x00	; 0
     87a:	10 e0       	ldi	r17, 0x00	; 0
     87c:	89 91       	ld	r24, Y+
     87e:	60 91 61 02 	lds	r22, 0x0261
     882:	70 91 62 02 	lds	r23, 0x0262
     886:	db 01       	movw	r26, r22
     888:	18 96       	adiw	r26, 0x08	; 8
     88a:	ed 91       	ld	r30, X+
     88c:	fc 91       	ld	r31, X
     88e:	19 97       	sbiw	r26, 0x09	; 9
     890:	88 23       	and	r24, r24
     892:	31 f0       	breq	.+12     	; 0x8a0 <puts+0x40>
     894:	19 95       	eicall
     896:	89 2b       	or	r24, r25
     898:	89 f3       	breq	.-30     	; 0x87c <puts+0x1c>
     89a:	0f ef       	ldi	r16, 0xFF	; 255
     89c:	1f ef       	ldi	r17, 0xFF	; 255
     89e:	ee cf       	rjmp	.-36     	; 0x87c <puts+0x1c>
     8a0:	8a e0       	ldi	r24, 0x0A	; 10
     8a2:	19 95       	eicall
     8a4:	89 2b       	or	r24, r25
     8a6:	11 f4       	brne	.+4      	; 0x8ac <puts+0x4c>
     8a8:	c8 01       	movw	r24, r16
     8aa:	02 c0       	rjmp	.+4      	; 0x8b0 <puts+0x50>
     8ac:	8f ef       	ldi	r24, 0xFF	; 255
     8ae:	9f ef       	ldi	r25, 0xFF	; 255
     8b0:	df 91       	pop	r29
     8b2:	cf 91       	pop	r28
     8b4:	1f 91       	pop	r17
     8b6:	0f 91       	pop	r16
     8b8:	08 95       	ret

000008ba <vfprintf>:
     8ba:	2f 92       	push	r2
     8bc:	3f 92       	push	r3
     8be:	4f 92       	push	r4
     8c0:	5f 92       	push	r5
     8c2:	6f 92       	push	r6
     8c4:	7f 92       	push	r7
     8c6:	8f 92       	push	r8
     8c8:	9f 92       	push	r9
     8ca:	af 92       	push	r10
     8cc:	bf 92       	push	r11
     8ce:	cf 92       	push	r12
     8d0:	df 92       	push	r13
     8d2:	ef 92       	push	r14
     8d4:	ff 92       	push	r15
     8d6:	0f 93       	push	r16
     8d8:	1f 93       	push	r17
     8da:	cf 93       	push	r28
     8dc:	df 93       	push	r29
     8de:	cd b7       	in	r28, 0x3d	; 61
     8e0:	de b7       	in	r29, 0x3e	; 62
     8e2:	2c 97       	sbiw	r28, 0x0c	; 12
     8e4:	0f b6       	in	r0, 0x3f	; 63
     8e6:	f8 94       	cli
     8e8:	de bf       	out	0x3e, r29	; 62
     8ea:	0f be       	out	0x3f, r0	; 63
     8ec:	cd bf       	out	0x3d, r28	; 61
     8ee:	7c 01       	movw	r14, r24
     8f0:	6b 01       	movw	r12, r22
     8f2:	8a 01       	movw	r16, r20
     8f4:	fc 01       	movw	r30, r24
     8f6:	17 82       	std	Z+7, r1	; 0x07
     8f8:	16 82       	std	Z+6, r1	; 0x06
     8fa:	83 81       	ldd	r24, Z+3	; 0x03
     8fc:	81 ff       	sbrs	r24, 1
     8fe:	b0 c1       	rjmp	.+864    	; 0xc60 <vfprintf+0x3a6>
     900:	ce 01       	movw	r24, r28
     902:	01 96       	adiw	r24, 0x01	; 1
     904:	4c 01       	movw	r8, r24
     906:	f7 01       	movw	r30, r14
     908:	93 81       	ldd	r25, Z+3	; 0x03
     90a:	f6 01       	movw	r30, r12
     90c:	93 fd       	sbrc	r25, 3
     90e:	85 91       	lpm	r24, Z+
     910:	93 ff       	sbrs	r25, 3
     912:	81 91       	ld	r24, Z+
     914:	6f 01       	movw	r12, r30
     916:	88 23       	and	r24, r24
     918:	09 f4       	brne	.+2      	; 0x91c <vfprintf+0x62>
     91a:	9e c1       	rjmp	.+828    	; 0xc58 <vfprintf+0x39e>
     91c:	85 32       	cpi	r24, 0x25	; 37
     91e:	39 f4       	brne	.+14     	; 0x92e <vfprintf+0x74>
     920:	93 fd       	sbrc	r25, 3
     922:	85 91       	lpm	r24, Z+
     924:	93 ff       	sbrs	r25, 3
     926:	81 91       	ld	r24, Z+
     928:	6f 01       	movw	r12, r30
     92a:	85 32       	cpi	r24, 0x25	; 37
     92c:	21 f4       	brne	.+8      	; 0x936 <vfprintf+0x7c>
     92e:	b7 01       	movw	r22, r14
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	0f d3       	rcall	.+1566   	; 0xf52 <fputc>
     934:	e8 cf       	rjmp	.-48     	; 0x906 <vfprintf+0x4c>
     936:	51 2c       	mov	r5, r1
     938:	31 2c       	mov	r3, r1
     93a:	20 e0       	ldi	r18, 0x00	; 0
     93c:	20 32       	cpi	r18, 0x20	; 32
     93e:	a0 f4       	brcc	.+40     	; 0x968 <vfprintf+0xae>
     940:	8b 32       	cpi	r24, 0x2B	; 43
     942:	69 f0       	breq	.+26     	; 0x95e <vfprintf+0xa4>
     944:	30 f4       	brcc	.+12     	; 0x952 <vfprintf+0x98>
     946:	80 32       	cpi	r24, 0x20	; 32
     948:	59 f0       	breq	.+22     	; 0x960 <vfprintf+0xa6>
     94a:	83 32       	cpi	r24, 0x23	; 35
     94c:	69 f4       	brne	.+26     	; 0x968 <vfprintf+0xae>
     94e:	20 61       	ori	r18, 0x10	; 16
     950:	2c c0       	rjmp	.+88     	; 0x9aa <vfprintf+0xf0>
     952:	8d 32       	cpi	r24, 0x2D	; 45
     954:	39 f0       	breq	.+14     	; 0x964 <vfprintf+0xaa>
     956:	80 33       	cpi	r24, 0x30	; 48
     958:	39 f4       	brne	.+14     	; 0x968 <vfprintf+0xae>
     95a:	21 60       	ori	r18, 0x01	; 1
     95c:	26 c0       	rjmp	.+76     	; 0x9aa <vfprintf+0xf0>
     95e:	22 60       	ori	r18, 0x02	; 2
     960:	24 60       	ori	r18, 0x04	; 4
     962:	23 c0       	rjmp	.+70     	; 0x9aa <vfprintf+0xf0>
     964:	28 60       	ori	r18, 0x08	; 8
     966:	21 c0       	rjmp	.+66     	; 0x9aa <vfprintf+0xf0>
     968:	27 fd       	sbrc	r18, 7
     96a:	27 c0       	rjmp	.+78     	; 0x9ba <vfprintf+0x100>
     96c:	30 ed       	ldi	r19, 0xD0	; 208
     96e:	38 0f       	add	r19, r24
     970:	3a 30       	cpi	r19, 0x0A	; 10
     972:	78 f4       	brcc	.+30     	; 0x992 <vfprintf+0xd8>
     974:	26 ff       	sbrs	r18, 6
     976:	06 c0       	rjmp	.+12     	; 0x984 <vfprintf+0xca>
     978:	fa e0       	ldi	r31, 0x0A	; 10
     97a:	5f 9e       	mul	r5, r31
     97c:	30 0d       	add	r19, r0
     97e:	11 24       	eor	r1, r1
     980:	53 2e       	mov	r5, r19
     982:	13 c0       	rjmp	.+38     	; 0x9aa <vfprintf+0xf0>
     984:	8a e0       	ldi	r24, 0x0A	; 10
     986:	38 9e       	mul	r3, r24
     988:	30 0d       	add	r19, r0
     98a:	11 24       	eor	r1, r1
     98c:	33 2e       	mov	r3, r19
     98e:	20 62       	ori	r18, 0x20	; 32
     990:	0c c0       	rjmp	.+24     	; 0x9aa <vfprintf+0xf0>
     992:	8e 32       	cpi	r24, 0x2E	; 46
     994:	21 f4       	brne	.+8      	; 0x99e <vfprintf+0xe4>
     996:	26 fd       	sbrc	r18, 6
     998:	5f c1       	rjmp	.+702    	; 0xc58 <vfprintf+0x39e>
     99a:	20 64       	ori	r18, 0x40	; 64
     99c:	06 c0       	rjmp	.+12     	; 0x9aa <vfprintf+0xf0>
     99e:	8c 36       	cpi	r24, 0x6C	; 108
     9a0:	11 f4       	brne	.+4      	; 0x9a6 <vfprintf+0xec>
     9a2:	20 68       	ori	r18, 0x80	; 128
     9a4:	02 c0       	rjmp	.+4      	; 0x9aa <vfprintf+0xf0>
     9a6:	88 36       	cpi	r24, 0x68	; 104
     9a8:	41 f4       	brne	.+16     	; 0x9ba <vfprintf+0x100>
     9aa:	f6 01       	movw	r30, r12
     9ac:	93 fd       	sbrc	r25, 3
     9ae:	85 91       	lpm	r24, Z+
     9b0:	93 ff       	sbrs	r25, 3
     9b2:	81 91       	ld	r24, Z+
     9b4:	6f 01       	movw	r12, r30
     9b6:	81 11       	cpse	r24, r1
     9b8:	c1 cf       	rjmp	.-126    	; 0x93c <vfprintf+0x82>
     9ba:	98 2f       	mov	r25, r24
     9bc:	9f 7d       	andi	r25, 0xDF	; 223
     9be:	95 54       	subi	r25, 0x45	; 69
     9c0:	93 30       	cpi	r25, 0x03	; 3
     9c2:	28 f4       	brcc	.+10     	; 0x9ce <vfprintf+0x114>
     9c4:	0c 5f       	subi	r16, 0xFC	; 252
     9c6:	1f 4f       	sbci	r17, 0xFF	; 255
     9c8:	ff e3       	ldi	r31, 0x3F	; 63
     9ca:	f9 83       	std	Y+1, r31	; 0x01
     9cc:	0d c0       	rjmp	.+26     	; 0x9e8 <vfprintf+0x12e>
     9ce:	83 36       	cpi	r24, 0x63	; 99
     9d0:	31 f0       	breq	.+12     	; 0x9de <vfprintf+0x124>
     9d2:	83 37       	cpi	r24, 0x73	; 115
     9d4:	71 f0       	breq	.+28     	; 0x9f2 <vfprintf+0x138>
     9d6:	83 35       	cpi	r24, 0x53	; 83
     9d8:	09 f0       	breq	.+2      	; 0x9dc <vfprintf+0x122>
     9da:	57 c0       	rjmp	.+174    	; 0xa8a <vfprintf+0x1d0>
     9dc:	21 c0       	rjmp	.+66     	; 0xa20 <vfprintf+0x166>
     9de:	f8 01       	movw	r30, r16
     9e0:	80 81       	ld	r24, Z
     9e2:	89 83       	std	Y+1, r24	; 0x01
     9e4:	0e 5f       	subi	r16, 0xFE	; 254
     9e6:	1f 4f       	sbci	r17, 0xFF	; 255
     9e8:	44 24       	eor	r4, r4
     9ea:	43 94       	inc	r4
     9ec:	51 2c       	mov	r5, r1
     9ee:	54 01       	movw	r10, r8
     9f0:	14 c0       	rjmp	.+40     	; 0xa1a <vfprintf+0x160>
     9f2:	38 01       	movw	r6, r16
     9f4:	f2 e0       	ldi	r31, 0x02	; 2
     9f6:	6f 0e       	add	r6, r31
     9f8:	71 1c       	adc	r7, r1
     9fa:	f8 01       	movw	r30, r16
     9fc:	a0 80       	ld	r10, Z
     9fe:	b1 80       	ldd	r11, Z+1	; 0x01
     a00:	26 ff       	sbrs	r18, 6
     a02:	03 c0       	rjmp	.+6      	; 0xa0a <vfprintf+0x150>
     a04:	65 2d       	mov	r22, r5
     a06:	70 e0       	ldi	r23, 0x00	; 0
     a08:	02 c0       	rjmp	.+4      	; 0xa0e <vfprintf+0x154>
     a0a:	6f ef       	ldi	r22, 0xFF	; 255
     a0c:	7f ef       	ldi	r23, 0xFF	; 255
     a0e:	c5 01       	movw	r24, r10
     a10:	2c 87       	std	Y+12, r18	; 0x0c
     a12:	94 d2       	rcall	.+1320   	; 0xf3c <strnlen>
     a14:	2c 01       	movw	r4, r24
     a16:	83 01       	movw	r16, r6
     a18:	2c 85       	ldd	r18, Y+12	; 0x0c
     a1a:	2f 77       	andi	r18, 0x7F	; 127
     a1c:	22 2e       	mov	r2, r18
     a1e:	16 c0       	rjmp	.+44     	; 0xa4c <vfprintf+0x192>
     a20:	38 01       	movw	r6, r16
     a22:	f2 e0       	ldi	r31, 0x02	; 2
     a24:	6f 0e       	add	r6, r31
     a26:	71 1c       	adc	r7, r1
     a28:	f8 01       	movw	r30, r16
     a2a:	a0 80       	ld	r10, Z
     a2c:	b1 80       	ldd	r11, Z+1	; 0x01
     a2e:	26 ff       	sbrs	r18, 6
     a30:	03 c0       	rjmp	.+6      	; 0xa38 <vfprintf+0x17e>
     a32:	65 2d       	mov	r22, r5
     a34:	70 e0       	ldi	r23, 0x00	; 0
     a36:	02 c0       	rjmp	.+4      	; 0xa3c <vfprintf+0x182>
     a38:	6f ef       	ldi	r22, 0xFF	; 255
     a3a:	7f ef       	ldi	r23, 0xFF	; 255
     a3c:	c5 01       	movw	r24, r10
     a3e:	2c 87       	std	Y+12, r18	; 0x0c
     a40:	6b d2       	rcall	.+1238   	; 0xf18 <strnlen_P>
     a42:	2c 01       	movw	r4, r24
     a44:	2c 85       	ldd	r18, Y+12	; 0x0c
     a46:	20 68       	ori	r18, 0x80	; 128
     a48:	22 2e       	mov	r2, r18
     a4a:	83 01       	movw	r16, r6
     a4c:	23 fc       	sbrc	r2, 3
     a4e:	19 c0       	rjmp	.+50     	; 0xa82 <vfprintf+0x1c8>
     a50:	83 2d       	mov	r24, r3
     a52:	90 e0       	ldi	r25, 0x00	; 0
     a54:	48 16       	cp	r4, r24
     a56:	59 06       	cpc	r5, r25
     a58:	a0 f4       	brcc	.+40     	; 0xa82 <vfprintf+0x1c8>
     a5a:	b7 01       	movw	r22, r14
     a5c:	80 e2       	ldi	r24, 0x20	; 32
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	78 d2       	rcall	.+1264   	; 0xf52 <fputc>
     a62:	3a 94       	dec	r3
     a64:	f5 cf       	rjmp	.-22     	; 0xa50 <vfprintf+0x196>
     a66:	f5 01       	movw	r30, r10
     a68:	27 fc       	sbrc	r2, 7
     a6a:	85 91       	lpm	r24, Z+
     a6c:	27 fe       	sbrs	r2, 7
     a6e:	81 91       	ld	r24, Z+
     a70:	5f 01       	movw	r10, r30
     a72:	b7 01       	movw	r22, r14
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	6d d2       	rcall	.+1242   	; 0xf52 <fputc>
     a78:	31 10       	cpse	r3, r1
     a7a:	3a 94       	dec	r3
     a7c:	f1 e0       	ldi	r31, 0x01	; 1
     a7e:	4f 1a       	sub	r4, r31
     a80:	51 08       	sbc	r5, r1
     a82:	41 14       	cp	r4, r1
     a84:	51 04       	cpc	r5, r1
     a86:	79 f7       	brne	.-34     	; 0xa66 <vfprintf+0x1ac>
     a88:	de c0       	rjmp	.+444    	; 0xc46 <vfprintf+0x38c>
     a8a:	84 36       	cpi	r24, 0x64	; 100
     a8c:	11 f0       	breq	.+4      	; 0xa92 <vfprintf+0x1d8>
     a8e:	89 36       	cpi	r24, 0x69	; 105
     a90:	31 f5       	brne	.+76     	; 0xade <vfprintf+0x224>
     a92:	f8 01       	movw	r30, r16
     a94:	27 ff       	sbrs	r18, 7
     a96:	07 c0       	rjmp	.+14     	; 0xaa6 <vfprintf+0x1ec>
     a98:	60 81       	ld	r22, Z
     a9a:	71 81       	ldd	r23, Z+1	; 0x01
     a9c:	82 81       	ldd	r24, Z+2	; 0x02
     a9e:	93 81       	ldd	r25, Z+3	; 0x03
     aa0:	0c 5f       	subi	r16, 0xFC	; 252
     aa2:	1f 4f       	sbci	r17, 0xFF	; 255
     aa4:	08 c0       	rjmp	.+16     	; 0xab6 <vfprintf+0x1fc>
     aa6:	60 81       	ld	r22, Z
     aa8:	71 81       	ldd	r23, Z+1	; 0x01
     aaa:	88 27       	eor	r24, r24
     aac:	77 fd       	sbrc	r23, 7
     aae:	80 95       	com	r24
     ab0:	98 2f       	mov	r25, r24
     ab2:	0e 5f       	subi	r16, 0xFE	; 254
     ab4:	1f 4f       	sbci	r17, 0xFF	; 255
     ab6:	2f 76       	andi	r18, 0x6F	; 111
     ab8:	b2 2e       	mov	r11, r18
     aba:	97 ff       	sbrs	r25, 7
     abc:	09 c0       	rjmp	.+18     	; 0xad0 <vfprintf+0x216>
     abe:	90 95       	com	r25
     ac0:	80 95       	com	r24
     ac2:	70 95       	com	r23
     ac4:	61 95       	neg	r22
     ac6:	7f 4f       	sbci	r23, 0xFF	; 255
     ac8:	8f 4f       	sbci	r24, 0xFF	; 255
     aca:	9f 4f       	sbci	r25, 0xFF	; 255
     acc:	20 68       	ori	r18, 0x80	; 128
     ace:	b2 2e       	mov	r11, r18
     ad0:	2a e0       	ldi	r18, 0x0A	; 10
     ad2:	30 e0       	ldi	r19, 0x00	; 0
     ad4:	a4 01       	movw	r20, r8
     ad6:	6f d2       	rcall	.+1246   	; 0xfb6 <__ultoa_invert>
     ad8:	a8 2e       	mov	r10, r24
     ada:	a8 18       	sub	r10, r8
     adc:	43 c0       	rjmp	.+134    	; 0xb64 <vfprintf+0x2aa>
     ade:	85 37       	cpi	r24, 0x75	; 117
     ae0:	29 f4       	brne	.+10     	; 0xaec <vfprintf+0x232>
     ae2:	2f 7e       	andi	r18, 0xEF	; 239
     ae4:	b2 2e       	mov	r11, r18
     ae6:	2a e0       	ldi	r18, 0x0A	; 10
     ae8:	30 e0       	ldi	r19, 0x00	; 0
     aea:	25 c0       	rjmp	.+74     	; 0xb36 <vfprintf+0x27c>
     aec:	f2 2f       	mov	r31, r18
     aee:	f9 7f       	andi	r31, 0xF9	; 249
     af0:	bf 2e       	mov	r11, r31
     af2:	8f 36       	cpi	r24, 0x6F	; 111
     af4:	c1 f0       	breq	.+48     	; 0xb26 <vfprintf+0x26c>
     af6:	18 f4       	brcc	.+6      	; 0xafe <vfprintf+0x244>
     af8:	88 35       	cpi	r24, 0x58	; 88
     afa:	79 f0       	breq	.+30     	; 0xb1a <vfprintf+0x260>
     afc:	ad c0       	rjmp	.+346    	; 0xc58 <vfprintf+0x39e>
     afe:	80 37       	cpi	r24, 0x70	; 112
     b00:	19 f0       	breq	.+6      	; 0xb08 <vfprintf+0x24e>
     b02:	88 37       	cpi	r24, 0x78	; 120
     b04:	21 f0       	breq	.+8      	; 0xb0e <vfprintf+0x254>
     b06:	a8 c0       	rjmp	.+336    	; 0xc58 <vfprintf+0x39e>
     b08:	2f 2f       	mov	r18, r31
     b0a:	20 61       	ori	r18, 0x10	; 16
     b0c:	b2 2e       	mov	r11, r18
     b0e:	b4 fe       	sbrs	r11, 4
     b10:	0d c0       	rjmp	.+26     	; 0xb2c <vfprintf+0x272>
     b12:	8b 2d       	mov	r24, r11
     b14:	84 60       	ori	r24, 0x04	; 4
     b16:	b8 2e       	mov	r11, r24
     b18:	09 c0       	rjmp	.+18     	; 0xb2c <vfprintf+0x272>
     b1a:	24 ff       	sbrs	r18, 4
     b1c:	0a c0       	rjmp	.+20     	; 0xb32 <vfprintf+0x278>
     b1e:	9f 2f       	mov	r25, r31
     b20:	96 60       	ori	r25, 0x06	; 6
     b22:	b9 2e       	mov	r11, r25
     b24:	06 c0       	rjmp	.+12     	; 0xb32 <vfprintf+0x278>
     b26:	28 e0       	ldi	r18, 0x08	; 8
     b28:	30 e0       	ldi	r19, 0x00	; 0
     b2a:	05 c0       	rjmp	.+10     	; 0xb36 <vfprintf+0x27c>
     b2c:	20 e1       	ldi	r18, 0x10	; 16
     b2e:	30 e0       	ldi	r19, 0x00	; 0
     b30:	02 c0       	rjmp	.+4      	; 0xb36 <vfprintf+0x27c>
     b32:	20 e1       	ldi	r18, 0x10	; 16
     b34:	32 e0       	ldi	r19, 0x02	; 2
     b36:	f8 01       	movw	r30, r16
     b38:	b7 fe       	sbrs	r11, 7
     b3a:	07 c0       	rjmp	.+14     	; 0xb4a <vfprintf+0x290>
     b3c:	60 81       	ld	r22, Z
     b3e:	71 81       	ldd	r23, Z+1	; 0x01
     b40:	82 81       	ldd	r24, Z+2	; 0x02
     b42:	93 81       	ldd	r25, Z+3	; 0x03
     b44:	0c 5f       	subi	r16, 0xFC	; 252
     b46:	1f 4f       	sbci	r17, 0xFF	; 255
     b48:	06 c0       	rjmp	.+12     	; 0xb56 <vfprintf+0x29c>
     b4a:	60 81       	ld	r22, Z
     b4c:	71 81       	ldd	r23, Z+1	; 0x01
     b4e:	80 e0       	ldi	r24, 0x00	; 0
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	0e 5f       	subi	r16, 0xFE	; 254
     b54:	1f 4f       	sbci	r17, 0xFF	; 255
     b56:	a4 01       	movw	r20, r8
     b58:	2e d2       	rcall	.+1116   	; 0xfb6 <__ultoa_invert>
     b5a:	a8 2e       	mov	r10, r24
     b5c:	a8 18       	sub	r10, r8
     b5e:	fb 2d       	mov	r31, r11
     b60:	ff 77       	andi	r31, 0x7F	; 127
     b62:	bf 2e       	mov	r11, r31
     b64:	b6 fe       	sbrs	r11, 6
     b66:	0b c0       	rjmp	.+22     	; 0xb7e <vfprintf+0x2c4>
     b68:	2b 2d       	mov	r18, r11
     b6a:	2e 7f       	andi	r18, 0xFE	; 254
     b6c:	a5 14       	cp	r10, r5
     b6e:	50 f4       	brcc	.+20     	; 0xb84 <vfprintf+0x2ca>
     b70:	b4 fe       	sbrs	r11, 4
     b72:	0a c0       	rjmp	.+20     	; 0xb88 <vfprintf+0x2ce>
     b74:	b2 fc       	sbrc	r11, 2
     b76:	08 c0       	rjmp	.+16     	; 0xb88 <vfprintf+0x2ce>
     b78:	2b 2d       	mov	r18, r11
     b7a:	2e 7e       	andi	r18, 0xEE	; 238
     b7c:	05 c0       	rjmp	.+10     	; 0xb88 <vfprintf+0x2ce>
     b7e:	7a 2c       	mov	r7, r10
     b80:	2b 2d       	mov	r18, r11
     b82:	03 c0       	rjmp	.+6      	; 0xb8a <vfprintf+0x2d0>
     b84:	7a 2c       	mov	r7, r10
     b86:	01 c0       	rjmp	.+2      	; 0xb8a <vfprintf+0x2d0>
     b88:	75 2c       	mov	r7, r5
     b8a:	24 ff       	sbrs	r18, 4
     b8c:	0d c0       	rjmp	.+26     	; 0xba8 <vfprintf+0x2ee>
     b8e:	fe 01       	movw	r30, r28
     b90:	ea 0d       	add	r30, r10
     b92:	f1 1d       	adc	r31, r1
     b94:	80 81       	ld	r24, Z
     b96:	80 33       	cpi	r24, 0x30	; 48
     b98:	11 f4       	brne	.+4      	; 0xb9e <vfprintf+0x2e4>
     b9a:	29 7e       	andi	r18, 0xE9	; 233
     b9c:	09 c0       	rjmp	.+18     	; 0xbb0 <vfprintf+0x2f6>
     b9e:	22 ff       	sbrs	r18, 2
     ba0:	06 c0       	rjmp	.+12     	; 0xbae <vfprintf+0x2f4>
     ba2:	73 94       	inc	r7
     ba4:	73 94       	inc	r7
     ba6:	04 c0       	rjmp	.+8      	; 0xbb0 <vfprintf+0x2f6>
     ba8:	82 2f       	mov	r24, r18
     baa:	86 78       	andi	r24, 0x86	; 134
     bac:	09 f0       	breq	.+2      	; 0xbb0 <vfprintf+0x2f6>
     bae:	73 94       	inc	r7
     bb0:	23 fd       	sbrc	r18, 3
     bb2:	12 c0       	rjmp	.+36     	; 0xbd8 <vfprintf+0x31e>
     bb4:	20 ff       	sbrs	r18, 0
     bb6:	06 c0       	rjmp	.+12     	; 0xbc4 <vfprintf+0x30a>
     bb8:	5a 2c       	mov	r5, r10
     bba:	73 14       	cp	r7, r3
     bbc:	18 f4       	brcc	.+6      	; 0xbc4 <vfprintf+0x30a>
     bbe:	53 0c       	add	r5, r3
     bc0:	57 18       	sub	r5, r7
     bc2:	73 2c       	mov	r7, r3
     bc4:	73 14       	cp	r7, r3
     bc6:	60 f4       	brcc	.+24     	; 0xbe0 <vfprintf+0x326>
     bc8:	b7 01       	movw	r22, r14
     bca:	80 e2       	ldi	r24, 0x20	; 32
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	2c 87       	std	Y+12, r18	; 0x0c
     bd0:	c0 d1       	rcall	.+896    	; 0xf52 <fputc>
     bd2:	73 94       	inc	r7
     bd4:	2c 85       	ldd	r18, Y+12	; 0x0c
     bd6:	f6 cf       	rjmp	.-20     	; 0xbc4 <vfprintf+0x30a>
     bd8:	73 14       	cp	r7, r3
     bda:	10 f4       	brcc	.+4      	; 0xbe0 <vfprintf+0x326>
     bdc:	37 18       	sub	r3, r7
     bde:	01 c0       	rjmp	.+2      	; 0xbe2 <vfprintf+0x328>
     be0:	31 2c       	mov	r3, r1
     be2:	24 ff       	sbrs	r18, 4
     be4:	11 c0       	rjmp	.+34     	; 0xc08 <vfprintf+0x34e>
     be6:	b7 01       	movw	r22, r14
     be8:	80 e3       	ldi	r24, 0x30	; 48
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	2c 87       	std	Y+12, r18	; 0x0c
     bee:	b1 d1       	rcall	.+866    	; 0xf52 <fputc>
     bf0:	2c 85       	ldd	r18, Y+12	; 0x0c
     bf2:	22 ff       	sbrs	r18, 2
     bf4:	16 c0       	rjmp	.+44     	; 0xc22 <vfprintf+0x368>
     bf6:	21 ff       	sbrs	r18, 1
     bf8:	03 c0       	rjmp	.+6      	; 0xc00 <vfprintf+0x346>
     bfa:	88 e5       	ldi	r24, 0x58	; 88
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	02 c0       	rjmp	.+4      	; 0xc04 <vfprintf+0x34a>
     c00:	88 e7       	ldi	r24, 0x78	; 120
     c02:	90 e0       	ldi	r25, 0x00	; 0
     c04:	b7 01       	movw	r22, r14
     c06:	0c c0       	rjmp	.+24     	; 0xc20 <vfprintf+0x366>
     c08:	82 2f       	mov	r24, r18
     c0a:	86 78       	andi	r24, 0x86	; 134
     c0c:	51 f0       	breq	.+20     	; 0xc22 <vfprintf+0x368>
     c0e:	21 fd       	sbrc	r18, 1
     c10:	02 c0       	rjmp	.+4      	; 0xc16 <vfprintf+0x35c>
     c12:	80 e2       	ldi	r24, 0x20	; 32
     c14:	01 c0       	rjmp	.+2      	; 0xc18 <vfprintf+0x35e>
     c16:	8b e2       	ldi	r24, 0x2B	; 43
     c18:	27 fd       	sbrc	r18, 7
     c1a:	8d e2       	ldi	r24, 0x2D	; 45
     c1c:	b7 01       	movw	r22, r14
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	98 d1       	rcall	.+816    	; 0xf52 <fputc>
     c22:	a5 14       	cp	r10, r5
     c24:	30 f4       	brcc	.+12     	; 0xc32 <vfprintf+0x378>
     c26:	b7 01       	movw	r22, r14
     c28:	80 e3       	ldi	r24, 0x30	; 48
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	92 d1       	rcall	.+804    	; 0xf52 <fputc>
     c2e:	5a 94       	dec	r5
     c30:	f8 cf       	rjmp	.-16     	; 0xc22 <vfprintf+0x368>
     c32:	aa 94       	dec	r10
     c34:	f4 01       	movw	r30, r8
     c36:	ea 0d       	add	r30, r10
     c38:	f1 1d       	adc	r31, r1
     c3a:	80 81       	ld	r24, Z
     c3c:	b7 01       	movw	r22, r14
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	88 d1       	rcall	.+784    	; 0xf52 <fputc>
     c42:	a1 10       	cpse	r10, r1
     c44:	f6 cf       	rjmp	.-20     	; 0xc32 <vfprintf+0x378>
     c46:	33 20       	and	r3, r3
     c48:	09 f4       	brne	.+2      	; 0xc4c <vfprintf+0x392>
     c4a:	5d ce       	rjmp	.-838    	; 0x906 <vfprintf+0x4c>
     c4c:	b7 01       	movw	r22, r14
     c4e:	80 e2       	ldi	r24, 0x20	; 32
     c50:	90 e0       	ldi	r25, 0x00	; 0
     c52:	7f d1       	rcall	.+766    	; 0xf52 <fputc>
     c54:	3a 94       	dec	r3
     c56:	f7 cf       	rjmp	.-18     	; 0xc46 <vfprintf+0x38c>
     c58:	f7 01       	movw	r30, r14
     c5a:	86 81       	ldd	r24, Z+6	; 0x06
     c5c:	97 81       	ldd	r25, Z+7	; 0x07
     c5e:	02 c0       	rjmp	.+4      	; 0xc64 <vfprintf+0x3aa>
     c60:	8f ef       	ldi	r24, 0xFF	; 255
     c62:	9f ef       	ldi	r25, 0xFF	; 255
     c64:	2c 96       	adiw	r28, 0x0c	; 12
     c66:	0f b6       	in	r0, 0x3f	; 63
     c68:	f8 94       	cli
     c6a:	de bf       	out	0x3e, r29	; 62
     c6c:	0f be       	out	0x3f, r0	; 63
     c6e:	cd bf       	out	0x3d, r28	; 61
     c70:	df 91       	pop	r29
     c72:	cf 91       	pop	r28
     c74:	1f 91       	pop	r17
     c76:	0f 91       	pop	r16
     c78:	ff 90       	pop	r15
     c7a:	ef 90       	pop	r14
     c7c:	df 90       	pop	r13
     c7e:	cf 90       	pop	r12
     c80:	bf 90       	pop	r11
     c82:	af 90       	pop	r10
     c84:	9f 90       	pop	r9
     c86:	8f 90       	pop	r8
     c88:	7f 90       	pop	r7
     c8a:	6f 90       	pop	r6
     c8c:	5f 90       	pop	r5
     c8e:	4f 90       	pop	r4
     c90:	3f 90       	pop	r3
     c92:	2f 90       	pop	r2
     c94:	08 95       	ret

00000c96 <calloc>:
     c96:	0f 93       	push	r16
     c98:	1f 93       	push	r17
     c9a:	cf 93       	push	r28
     c9c:	df 93       	push	r29
     c9e:	86 9f       	mul	r24, r22
     ca0:	80 01       	movw	r16, r0
     ca2:	87 9f       	mul	r24, r23
     ca4:	10 0d       	add	r17, r0
     ca6:	96 9f       	mul	r25, r22
     ca8:	10 0d       	add	r17, r0
     caa:	11 24       	eor	r1, r1
     cac:	c8 01       	movw	r24, r16
     cae:	0d d0       	rcall	.+26     	; 0xcca <malloc>
     cb0:	ec 01       	movw	r28, r24
     cb2:	00 97       	sbiw	r24, 0x00	; 0
     cb4:	21 f0       	breq	.+8      	; 0xcbe <calloc+0x28>
     cb6:	a8 01       	movw	r20, r16
     cb8:	60 e0       	ldi	r22, 0x00	; 0
     cba:	70 e0       	ldi	r23, 0x00	; 0
     cbc:	38 d1       	rcall	.+624    	; 0xf2e <memset>
     cbe:	ce 01       	movw	r24, r28
     cc0:	df 91       	pop	r29
     cc2:	cf 91       	pop	r28
     cc4:	1f 91       	pop	r17
     cc6:	0f 91       	pop	r16
     cc8:	08 95       	ret

00000cca <malloc>:
     cca:	cf 93       	push	r28
     ccc:	df 93       	push	r29
     cce:	82 30       	cpi	r24, 0x02	; 2
     cd0:	91 05       	cpc	r25, r1
     cd2:	10 f4       	brcc	.+4      	; 0xcd8 <malloc+0xe>
     cd4:	82 e0       	ldi	r24, 0x02	; 2
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	e0 91 67 02 	lds	r30, 0x0267
     cdc:	f0 91 68 02 	lds	r31, 0x0268
     ce0:	20 e0       	ldi	r18, 0x00	; 0
     ce2:	30 e0       	ldi	r19, 0x00	; 0
     ce4:	a0 e0       	ldi	r26, 0x00	; 0
     ce6:	b0 e0       	ldi	r27, 0x00	; 0
     ce8:	30 97       	sbiw	r30, 0x00	; 0
     cea:	39 f1       	breq	.+78     	; 0xd3a <malloc+0x70>
     cec:	40 81       	ld	r20, Z
     cee:	51 81       	ldd	r21, Z+1	; 0x01
     cf0:	48 17       	cp	r20, r24
     cf2:	59 07       	cpc	r21, r25
     cf4:	b8 f0       	brcs	.+46     	; 0xd24 <malloc+0x5a>
     cf6:	48 17       	cp	r20, r24
     cf8:	59 07       	cpc	r21, r25
     cfa:	71 f4       	brne	.+28     	; 0xd18 <malloc+0x4e>
     cfc:	82 81       	ldd	r24, Z+2	; 0x02
     cfe:	93 81       	ldd	r25, Z+3	; 0x03
     d00:	10 97       	sbiw	r26, 0x00	; 0
     d02:	29 f0       	breq	.+10     	; 0xd0e <malloc+0x44>
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	2c c0       	rjmp	.+88     	; 0xd66 <malloc+0x9c>
     d0e:	90 93 68 02 	sts	0x0268, r25
     d12:	80 93 67 02 	sts	0x0267, r24
     d16:	27 c0       	rjmp	.+78     	; 0xd66 <malloc+0x9c>
     d18:	21 15       	cp	r18, r1
     d1a:	31 05       	cpc	r19, r1
     d1c:	31 f0       	breq	.+12     	; 0xd2a <malloc+0x60>
     d1e:	42 17       	cp	r20, r18
     d20:	53 07       	cpc	r21, r19
     d22:	18 f0       	brcs	.+6      	; 0xd2a <malloc+0x60>
     d24:	a9 01       	movw	r20, r18
     d26:	db 01       	movw	r26, r22
     d28:	01 c0       	rjmp	.+2      	; 0xd2c <malloc+0x62>
     d2a:	ef 01       	movw	r28, r30
     d2c:	9a 01       	movw	r18, r20
     d2e:	bd 01       	movw	r22, r26
     d30:	df 01       	movw	r26, r30
     d32:	02 80       	ldd	r0, Z+2	; 0x02
     d34:	f3 81       	ldd	r31, Z+3	; 0x03
     d36:	e0 2d       	mov	r30, r0
     d38:	d7 cf       	rjmp	.-82     	; 0xce8 <malloc+0x1e>
     d3a:	21 15       	cp	r18, r1
     d3c:	31 05       	cpc	r19, r1
     d3e:	f9 f0       	breq	.+62     	; 0xd7e <malloc+0xb4>
     d40:	28 1b       	sub	r18, r24
     d42:	39 0b       	sbc	r19, r25
     d44:	24 30       	cpi	r18, 0x04	; 4
     d46:	31 05       	cpc	r19, r1
     d48:	80 f4       	brcc	.+32     	; 0xd6a <malloc+0xa0>
     d4a:	8a 81       	ldd	r24, Y+2	; 0x02
     d4c:	9b 81       	ldd	r25, Y+3	; 0x03
     d4e:	61 15       	cp	r22, r1
     d50:	71 05       	cpc	r23, r1
     d52:	21 f0       	breq	.+8      	; 0xd5c <malloc+0x92>
     d54:	fb 01       	movw	r30, r22
     d56:	93 83       	std	Z+3, r25	; 0x03
     d58:	82 83       	std	Z+2, r24	; 0x02
     d5a:	04 c0       	rjmp	.+8      	; 0xd64 <malloc+0x9a>
     d5c:	90 93 68 02 	sts	0x0268, r25
     d60:	80 93 67 02 	sts	0x0267, r24
     d64:	fe 01       	movw	r30, r28
     d66:	32 96       	adiw	r30, 0x02	; 2
     d68:	44 c0       	rjmp	.+136    	; 0xdf2 <malloc+0x128>
     d6a:	fe 01       	movw	r30, r28
     d6c:	e2 0f       	add	r30, r18
     d6e:	f3 1f       	adc	r31, r19
     d70:	81 93       	st	Z+, r24
     d72:	91 93       	st	Z+, r25
     d74:	22 50       	subi	r18, 0x02	; 2
     d76:	31 09       	sbc	r19, r1
     d78:	39 83       	std	Y+1, r19	; 0x01
     d7a:	28 83       	st	Y, r18
     d7c:	3a c0       	rjmp	.+116    	; 0xdf2 <malloc+0x128>
     d7e:	20 91 65 02 	lds	r18, 0x0265
     d82:	30 91 66 02 	lds	r19, 0x0266
     d86:	23 2b       	or	r18, r19
     d88:	41 f4       	brne	.+16     	; 0xd9a <malloc+0xd0>
     d8a:	20 91 02 02 	lds	r18, 0x0202
     d8e:	30 91 03 02 	lds	r19, 0x0203
     d92:	30 93 66 02 	sts	0x0266, r19
     d96:	20 93 65 02 	sts	0x0265, r18
     d9a:	20 91 00 02 	lds	r18, 0x0200
     d9e:	30 91 01 02 	lds	r19, 0x0201
     da2:	21 15       	cp	r18, r1
     da4:	31 05       	cpc	r19, r1
     da6:	41 f4       	brne	.+16     	; 0xdb8 <malloc+0xee>
     da8:	2d b7       	in	r18, 0x3d	; 61
     daa:	3e b7       	in	r19, 0x3e	; 62
     dac:	40 91 04 02 	lds	r20, 0x0204
     db0:	50 91 05 02 	lds	r21, 0x0205
     db4:	24 1b       	sub	r18, r20
     db6:	35 0b       	sbc	r19, r21
     db8:	e0 91 65 02 	lds	r30, 0x0265
     dbc:	f0 91 66 02 	lds	r31, 0x0266
     dc0:	e2 17       	cp	r30, r18
     dc2:	f3 07       	cpc	r31, r19
     dc4:	a0 f4       	brcc	.+40     	; 0xdee <malloc+0x124>
     dc6:	2e 1b       	sub	r18, r30
     dc8:	3f 0b       	sbc	r19, r31
     dca:	28 17       	cp	r18, r24
     dcc:	39 07       	cpc	r19, r25
     dce:	78 f0       	brcs	.+30     	; 0xdee <malloc+0x124>
     dd0:	ac 01       	movw	r20, r24
     dd2:	4e 5f       	subi	r20, 0xFE	; 254
     dd4:	5f 4f       	sbci	r21, 0xFF	; 255
     dd6:	24 17       	cp	r18, r20
     dd8:	35 07       	cpc	r19, r21
     dda:	48 f0       	brcs	.+18     	; 0xdee <malloc+0x124>
     ddc:	4e 0f       	add	r20, r30
     dde:	5f 1f       	adc	r21, r31
     de0:	50 93 66 02 	sts	0x0266, r21
     de4:	40 93 65 02 	sts	0x0265, r20
     de8:	81 93       	st	Z+, r24
     dea:	91 93       	st	Z+, r25
     dec:	02 c0       	rjmp	.+4      	; 0xdf2 <malloc+0x128>
     dee:	e0 e0       	ldi	r30, 0x00	; 0
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	cf 01       	movw	r24, r30
     df4:	df 91       	pop	r29
     df6:	cf 91       	pop	r28
     df8:	08 95       	ret

00000dfa <free>:
     dfa:	cf 93       	push	r28
     dfc:	df 93       	push	r29
     dfe:	00 97       	sbiw	r24, 0x00	; 0
     e00:	09 f4       	brne	.+2      	; 0xe04 <free+0xa>
     e02:	87 c0       	rjmp	.+270    	; 0xf12 <free+0x118>
     e04:	fc 01       	movw	r30, r24
     e06:	32 97       	sbiw	r30, 0x02	; 2
     e08:	13 82       	std	Z+3, r1	; 0x03
     e0a:	12 82       	std	Z+2, r1	; 0x02
     e0c:	c0 91 67 02 	lds	r28, 0x0267
     e10:	d0 91 68 02 	lds	r29, 0x0268
     e14:	20 97       	sbiw	r28, 0x00	; 0
     e16:	81 f4       	brne	.+32     	; 0xe38 <free+0x3e>
     e18:	20 81       	ld	r18, Z
     e1a:	31 81       	ldd	r19, Z+1	; 0x01
     e1c:	28 0f       	add	r18, r24
     e1e:	39 1f       	adc	r19, r25
     e20:	80 91 65 02 	lds	r24, 0x0265
     e24:	90 91 66 02 	lds	r25, 0x0266
     e28:	82 17       	cp	r24, r18
     e2a:	93 07       	cpc	r25, r19
     e2c:	79 f5       	brne	.+94     	; 0xe8c <free+0x92>
     e2e:	f0 93 66 02 	sts	0x0266, r31
     e32:	e0 93 65 02 	sts	0x0265, r30
     e36:	6d c0       	rjmp	.+218    	; 0xf12 <free+0x118>
     e38:	de 01       	movw	r26, r28
     e3a:	20 e0       	ldi	r18, 0x00	; 0
     e3c:	30 e0       	ldi	r19, 0x00	; 0
     e3e:	ae 17       	cp	r26, r30
     e40:	bf 07       	cpc	r27, r31
     e42:	50 f4       	brcc	.+20     	; 0xe58 <free+0x5e>
     e44:	12 96       	adiw	r26, 0x02	; 2
     e46:	4d 91       	ld	r20, X+
     e48:	5c 91       	ld	r21, X
     e4a:	13 97       	sbiw	r26, 0x03	; 3
     e4c:	9d 01       	movw	r18, r26
     e4e:	41 15       	cp	r20, r1
     e50:	51 05       	cpc	r21, r1
     e52:	09 f1       	breq	.+66     	; 0xe96 <free+0x9c>
     e54:	da 01       	movw	r26, r20
     e56:	f3 cf       	rjmp	.-26     	; 0xe3e <free+0x44>
     e58:	b3 83       	std	Z+3, r27	; 0x03
     e5a:	a2 83       	std	Z+2, r26	; 0x02
     e5c:	40 81       	ld	r20, Z
     e5e:	51 81       	ldd	r21, Z+1	; 0x01
     e60:	84 0f       	add	r24, r20
     e62:	95 1f       	adc	r25, r21
     e64:	8a 17       	cp	r24, r26
     e66:	9b 07       	cpc	r25, r27
     e68:	71 f4       	brne	.+28     	; 0xe86 <free+0x8c>
     e6a:	8d 91       	ld	r24, X+
     e6c:	9c 91       	ld	r25, X
     e6e:	11 97       	sbiw	r26, 0x01	; 1
     e70:	84 0f       	add	r24, r20
     e72:	95 1f       	adc	r25, r21
     e74:	02 96       	adiw	r24, 0x02	; 2
     e76:	91 83       	std	Z+1, r25	; 0x01
     e78:	80 83       	st	Z, r24
     e7a:	12 96       	adiw	r26, 0x02	; 2
     e7c:	8d 91       	ld	r24, X+
     e7e:	9c 91       	ld	r25, X
     e80:	13 97       	sbiw	r26, 0x03	; 3
     e82:	93 83       	std	Z+3, r25	; 0x03
     e84:	82 83       	std	Z+2, r24	; 0x02
     e86:	21 15       	cp	r18, r1
     e88:	31 05       	cpc	r19, r1
     e8a:	29 f4       	brne	.+10     	; 0xe96 <free+0x9c>
     e8c:	f0 93 68 02 	sts	0x0268, r31
     e90:	e0 93 67 02 	sts	0x0267, r30
     e94:	3e c0       	rjmp	.+124    	; 0xf12 <free+0x118>
     e96:	d9 01       	movw	r26, r18
     e98:	13 96       	adiw	r26, 0x03	; 3
     e9a:	fc 93       	st	X, r31
     e9c:	ee 93       	st	-X, r30
     e9e:	12 97       	sbiw	r26, 0x02	; 2
     ea0:	4d 91       	ld	r20, X+
     ea2:	5d 91       	ld	r21, X+
     ea4:	a4 0f       	add	r26, r20
     ea6:	b5 1f       	adc	r27, r21
     ea8:	ea 17       	cp	r30, r26
     eaa:	fb 07       	cpc	r31, r27
     eac:	79 f4       	brne	.+30     	; 0xecc <free+0xd2>
     eae:	80 81       	ld	r24, Z
     eb0:	91 81       	ldd	r25, Z+1	; 0x01
     eb2:	84 0f       	add	r24, r20
     eb4:	95 1f       	adc	r25, r21
     eb6:	02 96       	adiw	r24, 0x02	; 2
     eb8:	d9 01       	movw	r26, r18
     eba:	11 96       	adiw	r26, 0x01	; 1
     ebc:	9c 93       	st	X, r25
     ebe:	8e 93       	st	-X, r24
     ec0:	82 81       	ldd	r24, Z+2	; 0x02
     ec2:	93 81       	ldd	r25, Z+3	; 0x03
     ec4:	13 96       	adiw	r26, 0x03	; 3
     ec6:	9c 93       	st	X, r25
     ec8:	8e 93       	st	-X, r24
     eca:	12 97       	sbiw	r26, 0x02	; 2
     ecc:	e0 e0       	ldi	r30, 0x00	; 0
     ece:	f0 e0       	ldi	r31, 0x00	; 0
     ed0:	8a 81       	ldd	r24, Y+2	; 0x02
     ed2:	9b 81       	ldd	r25, Y+3	; 0x03
     ed4:	00 97       	sbiw	r24, 0x00	; 0
     ed6:	19 f0       	breq	.+6      	; 0xede <free+0xe4>
     ed8:	fe 01       	movw	r30, r28
     eda:	ec 01       	movw	r28, r24
     edc:	f9 cf       	rjmp	.-14     	; 0xed0 <free+0xd6>
     ede:	ce 01       	movw	r24, r28
     ee0:	02 96       	adiw	r24, 0x02	; 2
     ee2:	28 81       	ld	r18, Y
     ee4:	39 81       	ldd	r19, Y+1	; 0x01
     ee6:	82 0f       	add	r24, r18
     ee8:	93 1f       	adc	r25, r19
     eea:	20 91 65 02 	lds	r18, 0x0265
     eee:	30 91 66 02 	lds	r19, 0x0266
     ef2:	28 17       	cp	r18, r24
     ef4:	39 07       	cpc	r19, r25
     ef6:	69 f4       	brne	.+26     	; 0xf12 <free+0x118>
     ef8:	30 97       	sbiw	r30, 0x00	; 0
     efa:	29 f4       	brne	.+10     	; 0xf06 <free+0x10c>
     efc:	10 92 68 02 	sts	0x0268, r1
     f00:	10 92 67 02 	sts	0x0267, r1
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <free+0x110>
     f06:	13 82       	std	Z+3, r1	; 0x03
     f08:	12 82       	std	Z+2, r1	; 0x02
     f0a:	d0 93 66 02 	sts	0x0266, r29
     f0e:	c0 93 65 02 	sts	0x0265, r28
     f12:	df 91       	pop	r29
     f14:	cf 91       	pop	r28
     f16:	08 95       	ret

00000f18 <strnlen_P>:
     f18:	fc 01       	movw	r30, r24
     f1a:	05 90       	lpm	r0, Z+
     f1c:	61 50       	subi	r22, 0x01	; 1
     f1e:	70 40       	sbci	r23, 0x00	; 0
     f20:	01 10       	cpse	r0, r1
     f22:	d8 f7       	brcc	.-10     	; 0xf1a <strnlen_P+0x2>
     f24:	80 95       	com	r24
     f26:	90 95       	com	r25
     f28:	8e 0f       	add	r24, r30
     f2a:	9f 1f       	adc	r25, r31
     f2c:	08 95       	ret

00000f2e <memset>:
     f2e:	dc 01       	movw	r26, r24
     f30:	01 c0       	rjmp	.+2      	; 0xf34 <memset+0x6>
     f32:	6d 93       	st	X+, r22
     f34:	41 50       	subi	r20, 0x01	; 1
     f36:	50 40       	sbci	r21, 0x00	; 0
     f38:	e0 f7       	brcc	.-8      	; 0xf32 <memset+0x4>
     f3a:	08 95       	ret

00000f3c <strnlen>:
     f3c:	fc 01       	movw	r30, r24
     f3e:	61 50       	subi	r22, 0x01	; 1
     f40:	70 40       	sbci	r23, 0x00	; 0
     f42:	01 90       	ld	r0, Z+
     f44:	01 10       	cpse	r0, r1
     f46:	d8 f7       	brcc	.-10     	; 0xf3e <strnlen+0x2>
     f48:	80 95       	com	r24
     f4a:	90 95       	com	r25
     f4c:	8e 0f       	add	r24, r30
     f4e:	9f 1f       	adc	r25, r31
     f50:	08 95       	ret

00000f52 <fputc>:
     f52:	0f 93       	push	r16
     f54:	1f 93       	push	r17
     f56:	cf 93       	push	r28
     f58:	df 93       	push	r29
     f5a:	18 2f       	mov	r17, r24
     f5c:	09 2f       	mov	r16, r25
     f5e:	eb 01       	movw	r28, r22
     f60:	8b 81       	ldd	r24, Y+3	; 0x03
     f62:	81 fd       	sbrc	r24, 1
     f64:	03 c0       	rjmp	.+6      	; 0xf6c <fputc+0x1a>
     f66:	8f ef       	ldi	r24, 0xFF	; 255
     f68:	9f ef       	ldi	r25, 0xFF	; 255
     f6a:	20 c0       	rjmp	.+64     	; 0xfac <fputc+0x5a>
     f6c:	82 ff       	sbrs	r24, 2
     f6e:	10 c0       	rjmp	.+32     	; 0xf90 <fputc+0x3e>
     f70:	4e 81       	ldd	r20, Y+6	; 0x06
     f72:	5f 81       	ldd	r21, Y+7	; 0x07
     f74:	2c 81       	ldd	r18, Y+4	; 0x04
     f76:	3d 81       	ldd	r19, Y+5	; 0x05
     f78:	42 17       	cp	r20, r18
     f7a:	53 07       	cpc	r21, r19
     f7c:	7c f4       	brge	.+30     	; 0xf9c <fputc+0x4a>
     f7e:	e8 81       	ld	r30, Y
     f80:	f9 81       	ldd	r31, Y+1	; 0x01
     f82:	9f 01       	movw	r18, r30
     f84:	2f 5f       	subi	r18, 0xFF	; 255
     f86:	3f 4f       	sbci	r19, 0xFF	; 255
     f88:	39 83       	std	Y+1, r19	; 0x01
     f8a:	28 83       	st	Y, r18
     f8c:	10 83       	st	Z, r17
     f8e:	06 c0       	rjmp	.+12     	; 0xf9c <fputc+0x4a>
     f90:	e8 85       	ldd	r30, Y+8	; 0x08
     f92:	f9 85       	ldd	r31, Y+9	; 0x09
     f94:	81 2f       	mov	r24, r17
     f96:	19 95       	eicall
     f98:	89 2b       	or	r24, r25
     f9a:	29 f7       	brne	.-54     	; 0xf66 <fputc+0x14>
     f9c:	2e 81       	ldd	r18, Y+6	; 0x06
     f9e:	3f 81       	ldd	r19, Y+7	; 0x07
     fa0:	2f 5f       	subi	r18, 0xFF	; 255
     fa2:	3f 4f       	sbci	r19, 0xFF	; 255
     fa4:	3f 83       	std	Y+7, r19	; 0x07
     fa6:	2e 83       	std	Y+6, r18	; 0x06
     fa8:	81 2f       	mov	r24, r17
     faa:	90 2f       	mov	r25, r16
     fac:	df 91       	pop	r29
     fae:	cf 91       	pop	r28
     fb0:	1f 91       	pop	r17
     fb2:	0f 91       	pop	r16
     fb4:	08 95       	ret

00000fb6 <__ultoa_invert>:
     fb6:	fa 01       	movw	r30, r20
     fb8:	aa 27       	eor	r26, r26
     fba:	28 30       	cpi	r18, 0x08	; 8
     fbc:	51 f1       	breq	.+84     	; 0x1012 <__ultoa_invert+0x5c>
     fbe:	20 31       	cpi	r18, 0x10	; 16
     fc0:	81 f1       	breq	.+96     	; 0x1022 <__ultoa_invert+0x6c>
     fc2:	e8 94       	clt
     fc4:	6f 93       	push	r22
     fc6:	6e 7f       	andi	r22, 0xFE	; 254
     fc8:	6e 5f       	subi	r22, 0xFE	; 254
     fca:	7f 4f       	sbci	r23, 0xFF	; 255
     fcc:	8f 4f       	sbci	r24, 0xFF	; 255
     fce:	9f 4f       	sbci	r25, 0xFF	; 255
     fd0:	af 4f       	sbci	r26, 0xFF	; 255
     fd2:	b1 e0       	ldi	r27, 0x01	; 1
     fd4:	3e d0       	rcall	.+124    	; 0x1052 <__ultoa_invert+0x9c>
     fd6:	b4 e0       	ldi	r27, 0x04	; 4
     fd8:	3c d0       	rcall	.+120    	; 0x1052 <__ultoa_invert+0x9c>
     fda:	67 0f       	add	r22, r23
     fdc:	78 1f       	adc	r23, r24
     fde:	89 1f       	adc	r24, r25
     fe0:	9a 1f       	adc	r25, r26
     fe2:	a1 1d       	adc	r26, r1
     fe4:	68 0f       	add	r22, r24
     fe6:	79 1f       	adc	r23, r25
     fe8:	8a 1f       	adc	r24, r26
     fea:	91 1d       	adc	r25, r1
     fec:	a1 1d       	adc	r26, r1
     fee:	6a 0f       	add	r22, r26
     ff0:	71 1d       	adc	r23, r1
     ff2:	81 1d       	adc	r24, r1
     ff4:	91 1d       	adc	r25, r1
     ff6:	a1 1d       	adc	r26, r1
     ff8:	20 d0       	rcall	.+64     	; 0x103a <__ultoa_invert+0x84>
     ffa:	09 f4       	brne	.+2      	; 0xffe <__ultoa_invert+0x48>
     ffc:	68 94       	set
     ffe:	3f 91       	pop	r19
    1000:	2a e0       	ldi	r18, 0x0A	; 10
    1002:	26 9f       	mul	r18, r22
    1004:	11 24       	eor	r1, r1
    1006:	30 19       	sub	r19, r0
    1008:	30 5d       	subi	r19, 0xD0	; 208
    100a:	31 93       	st	Z+, r19
    100c:	de f6       	brtc	.-74     	; 0xfc4 <__ultoa_invert+0xe>
    100e:	cf 01       	movw	r24, r30
    1010:	08 95       	ret
    1012:	46 2f       	mov	r20, r22
    1014:	47 70       	andi	r20, 0x07	; 7
    1016:	40 5d       	subi	r20, 0xD0	; 208
    1018:	41 93       	st	Z+, r20
    101a:	b3 e0       	ldi	r27, 0x03	; 3
    101c:	0f d0       	rcall	.+30     	; 0x103c <__ultoa_invert+0x86>
    101e:	c9 f7       	brne	.-14     	; 0x1012 <__ultoa_invert+0x5c>
    1020:	f6 cf       	rjmp	.-20     	; 0x100e <__ultoa_invert+0x58>
    1022:	46 2f       	mov	r20, r22
    1024:	4f 70       	andi	r20, 0x0F	; 15
    1026:	40 5d       	subi	r20, 0xD0	; 208
    1028:	4a 33       	cpi	r20, 0x3A	; 58
    102a:	18 f0       	brcs	.+6      	; 0x1032 <__ultoa_invert+0x7c>
    102c:	49 5d       	subi	r20, 0xD9	; 217
    102e:	31 fd       	sbrc	r19, 1
    1030:	40 52       	subi	r20, 0x20	; 32
    1032:	41 93       	st	Z+, r20
    1034:	02 d0       	rcall	.+4      	; 0x103a <__ultoa_invert+0x84>
    1036:	a9 f7       	brne	.-22     	; 0x1022 <__ultoa_invert+0x6c>
    1038:	ea cf       	rjmp	.-44     	; 0x100e <__ultoa_invert+0x58>
    103a:	b4 e0       	ldi	r27, 0x04	; 4
    103c:	a6 95       	lsr	r26
    103e:	97 95       	ror	r25
    1040:	87 95       	ror	r24
    1042:	77 95       	ror	r23
    1044:	67 95       	ror	r22
    1046:	ba 95       	dec	r27
    1048:	c9 f7       	brne	.-14     	; 0x103c <__ultoa_invert+0x86>
    104a:	00 97       	sbiw	r24, 0x00	; 0
    104c:	61 05       	cpc	r22, r1
    104e:	71 05       	cpc	r23, r1
    1050:	08 95       	ret
    1052:	9b 01       	movw	r18, r22
    1054:	ac 01       	movw	r20, r24
    1056:	0a 2e       	mov	r0, r26
    1058:	06 94       	lsr	r0
    105a:	57 95       	ror	r21
    105c:	47 95       	ror	r20
    105e:	37 95       	ror	r19
    1060:	27 95       	ror	r18
    1062:	ba 95       	dec	r27
    1064:	c9 f7       	brne	.-14     	; 0x1058 <__ultoa_invert+0xa2>
    1066:	62 0f       	add	r22, r18
    1068:	73 1f       	adc	r23, r19
    106a:	84 1f       	adc	r24, r20
    106c:	95 1f       	adc	r25, r21
    106e:	a0 1d       	adc	r26, r0
    1070:	08 95       	ret

00001072 <_exit>:
    1072:	f8 94       	cli

00001074 <__stop_program>:
    1074:	ff cf       	rjmp	.-2      	; 0x1074 <__stop_program>
