P5 Printout for CS 3410
----------------------------------
Trace  		trace.4t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		 2048 B
associativity 		4-way
n_set 			8
n_cache_line 	32
tag: 18, index: 3, offset: 11
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
4 2
Processed 999998 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		249917
0.n_misses 		84
0.hit_rate 		99.97
0.miss_rate 		0.03
0.n_upgrade_miss 	22
0.n_bus_snoops 	180
0.n_snoop_hits 	54
0.n_writebacks 	54
Memory Traffic:
0.B_written_bus_to_cache 	172032
0.B_written_cache_to_bus_wb 	110592
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	282624
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		249931
1.n_misses 		68
1.hit_rate 		99.97
1.miss_rate 		0.03
1.n_upgrade_miss 	18
1.n_bus_snoops 	196
1.n_snoop_hits 	69
1.n_writebacks 	58
Memory Traffic:
1.B_written_bus_to_cache 	139264
1.B_written_cache_to_bus_wb 	118784
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	258048
1.B_total_traffic_wt 	0
    *** Results for Core 2 ***
2.n_cpu_accesses 	249999
2.n_loads 		190395
2.n_stores 		59604
2.n_hits 		249951
2.n_misses 		48
2.hit_rate 		99.98
2.miss_rate 		0.02
2.n_upgrade_miss 	14
2.n_bus_snoops 	216
2.n_snoop_hits 	39
2.n_writebacks 	19
Memory Traffic:
2.B_written_bus_to_cache 	98304
2.B_written_cache_to_bus_wb 	38912
2.B_written_cache_to_bus_wt 	0
2.B_total_traffic_wb 	137216
2.B_total_traffic_wt 	0
    *** Results for Core 3 ***
3.n_cpu_accesses 	249999
3.n_loads 		192244
3.n_stores 		57755
3.n_hits 		249935
3.n_misses 		64
3.hit_rate 		99.97
3.miss_rate 		0.03
3.n_upgrade_miss 	14
3.n_bus_snoops 	200
3.n_snoop_hits 	33
3.n_writebacks 	27
Memory Traffic:
3.B_written_bus_to_cache 	131072
3.B_written_cache_to_bus_wb 	55296
3.B_written_cache_to_bus_wt 	0
3.B_total_traffic_wb 	186368
3.B_total_traffic_wt 	0
